# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1980 6.4e-05 4096 400 3620 284672 71.848 55.6126 4573.04 1675.35 6375.97 6376.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1190 0.001024 1024 320 1540 15488 0.79888 0.753376 22.2515 51.2162 75.0949 75.1705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1840 0.000256 4096 380 3880 70208 13.9855 993.258 419.103 1426.39 1426.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1080 0.000128 4096 250 16580 127488 27.7016 33.4418 8840.01 992.254 9893.56 9893.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1810 0.000512 1024 340 1240 35456 1.88982 41.0248 101.435 144.392 144.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 290 0.000128 512 65 400 40960 16.3859 3.40726 10.5308 145.25 175.821 176.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 470 0.001024 512 112 400 9728 0.883936 0.364288 2.42045 13.2484 17.0427 17.1518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1550 0.000256 4096 160 670 73408 13.9775 184.441 418.769 617.231 617.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 930 0.000512 1024 210 540 30464 2.31027 1.66954 18.1904 59.8848 82.1534 82.2456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 940 0.000512 2048 180 1580 32192 3.48323 93.4662 104.793 201.785 201.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1980 6.4e-05 4096 400 3620 284544 71.9584 55.7181 5223.14 1676.54 7027.48 7027.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1190 0.001024 1024 320 1540 15408 0.754176 0.749568 25.8802 51.2351 78.6893 78.7626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1840 0.000256 4096 380 3880 70200 13.9849 1170.95 419.555 1604.53 1604.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1080 0.000128 4096 250 16580 127440 27.7115 33.5132 10759.9 1016.52 11837.8 11838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1810 0.000512 1024 340 1240 35424 1.88835 47.5685 101.456 150.957 151.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 290 0.000128 512 65 400 27648 16.6164 3.34813 8.28272 133.856 162.348 162.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 470 0.001024 512 112 400 9216 0.877312 0.357824 2.66419 12.9658 16.9916 17.0967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1550 0.000256 4096 160 670 73440 13.9721 209.2 419.441 642.656 642.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 930 0.000512 1024 210 540 30240 2.32029 1.65904 20.6627 61.0323 85.7768 85.8663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 940 0.000512 2048 180 1580 32184 3.48109 107.379 104.908 215.811 215.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1980 6.4e-05 4096 400 3620 284480 71.8126 55.6832 5446.64 1675.65 7249.9 7250.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1190 0.001024 1024 320 1540 15360 0.794656 0.744064 27.1542 51.1126 79.8784 79.9537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1840 0.000256 4096 380 3880 70160 13.9896 1214.34 418.978 1647.35 1647.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1080 0.000128 4096 250 16580 127520 27.6039 33.4804 11172.3 992.364 12225.9 12226.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1810 0.000512 1024 340 1240 35440 1.8857 50.0085 101.446 153.386 153.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 290 0.000128 512 65 400 40960 16.1605 3.39562 12.7933 140.959 173.558 173.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 470 0.001024 512 112 400 9600 0.878944 0.360864 2.91424 13.0849 17.3645 17.4684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1550 0.000256 4096 160 670 73440 13.9785 219.095 419.082 652.202 652.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 930 0.000512 1024 210 540 30080 2.30429 1.64659 21.7914 60.3447 86.188 86.2781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 940 0.000512 2048 180 1580 32160 3.47795 112.794 104.759 221.074 221.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1980 6.4e-05 4096 400 3620 284544 71.649 55.636 5082.72 1676.45 6886.57 6886.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1190 0.001024 1024 320 1540 15360 0.796672 0.747168 25.0483 51.2043 77.8687 77.9405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1840 0.000256 4096 380 3880 70176 13.9791 1132.34 419.517 1565.88 1565.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1080 0.000128 4096 250 16580 127488 27.603 33.4439 10432.8 992.868 11486.8 11487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1810 0.000512 1024 340 1240 35424 1.88806 46.0706 101.492 149.493 149.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 290 0.000128 512 65 400 24576 16.8513 3.34406 7.30768 136.977 164.721 164.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 470 0.001024 512 112 400 9216 0.884768 0.3608 2.62467 13.1059 17.101 17.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1550 0.000256 4096 160 670 73344 13.9773 204.026 419.004 637.049 637.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 930 0.000512 1024 210 540 30336 2.30198 1.66221 20.369 60.674 85.1042 85.1961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 940 0.000512 2048 180 1580 32160 3.4816 104.902 104.894 213.32 213.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1980 6.4e-05 4096 400 3620 284800 72.1886 55.765 5143.34 1676.06 6947.47 6947.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1190 0.001024 1024 320 1540 15400 0.723872 0.749408 25.2535 51.1914 77.9914 78.0636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1840 0.000256 4096 380 3880 70100 13.9756 1142.96 418.681 1575.66 1575.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1080 0.000128 4096 250 16580 127400 27.8303 33.4805 10494.4 991.319 11547.2 11547.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1810 0.000512 1024 340 1240 35400 1.88675 46.3751 101.405 149.712 149.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 290 0.000128 512 65 400 38400 16.6338 3.40218 11.3204 139.588 171.414 171.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 470 0.001024 512 112 400 9600 0.88016 0.362016 2.75475 13.0983 17.221 17.3248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1550 0.000256 4096 160 670 73400 13.9464 205.754 418.896 638.641 638.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 930 0.000512 1024 210 540 30000 2.32618 1.65936 20.5011 59.3817 83.9698 84.0587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 940 0.000512 2048 180 1580 32100 3.47712 105.943 104.631 214.097 214.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1980 6.4e-05 4096 400 3620 284480 71.7821 55.6712 5238.86 1676.91 7043.34 7043.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1190 0.001024 1024 320 1540 15232 0.794624 0.742592 26.1776 50.0005 77.7851 77.8585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1840 0.000256 4096 380 3880 70112 13.9858 1168.41 419.232 1601.68 1601.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1080 0.000128 4096 250 16580 127456 27.65 33.4827 10713.2 995.775 11770.3 11770.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1810 0.000512 1024 340 1240 35392 1.88624 48.4229 101.466 151.82 151.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 290 0.000128 512 65 400 28672 15.9612 3.26042 8.86592 130.4 158.728 158.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 470 0.001024 512 112 400 8960 0.871584 0.356768 2.66643 12.8593 16.881 16.9882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1550 0.000256 4096 160 670 73360 13.9828 210.975 419.18 644.181 644.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 930 0.000512 1024 210 540 30016 2.29299 1.64467 21.0916 60.1878 85.3183 85.4066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 940 0.000512 2048 180 1580 32144 3.476 108.712 104.896 217.127 217.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1980 6.4e-05 4096 400 3620 284160 72.0274 55.733 5280.36 1674.02 7082.25 7082.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1190 0.001024 1024 320 1540 15120 0.768 0.739552 26.0428 51.654 79.2781 79.3518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1840 0.000256 4096 380 3880 70080 13.9887 1176.97 418.721 1609.73 1609.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1080 0.000128 4096 250 16580 127200 27.7471 33.5244 10784 992.723 11838.1 11838.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1810 0.000512 1024 340 1240 35400 1.88826 48.556 101.443 151.93 151.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 290 0.000128 512 65 400 30720 17.1134 3.39843 9.51498 136.87 167.141 167.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 470 0.001024 512 112 400 9600 0.881056 0.362496 2.86912 13.1173 17.359 17.4628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1550 0.000256 4096 160 670 73320 13.9672 212.449 418.628 645.092 645.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 930 0.000512 1024 210 540 30240 2.32314 1.66298 21.3372 60.6044 86.0275 86.1205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 940 0.000512 2048 180 1580 32160 3.48774 109.558 104.866 217.955 218.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1980 6.4e-05 4096 400 3620 284672 71.7933 55.6257 5112.78 1676.96 6917.27 6917.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1190 0.001024 1024 320 1540 15104 0.79072 0.743968 25.2486 49.9291 76.7862 76.8614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1840 0.000256 4096 380 3880 70144 13.9817 1139.95 419.411 1573.39 1573.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1080 0.000128 4096 250 16580 127232 27.546 33.4496 10412.6 992.309 11466 11466.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1810 0.000512 1024 340 1240 35328 1.88826 46.9955 101.392 150.318 150.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 290 0.000128 512 65 400 32768 16.1097 3.34592 9.81299 136.152 165.66 165.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 470 0.001024 512 112 400 8192 0.872384 0.350208 2.36909 12.6118 16.3297 16.4404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1550 0.000256 4096 160 670 73344 13.9694 205.283 419.09 638.384 638.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 930 0.000512 1024 210 540 30208 2.31888 1.6713 20.6852 60.7227 85.4958 85.5878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 940 0.000512 2048 180 1580 32128 3.47872 105.644 104.877 214.044 214.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1980 6.4e-05 4096 400 3620 284160 71.7805 55.6237 5153.19 1674.93 6955.65 6955.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1190 0.001024 1024 320 1540 14976 0.793248 0.747392 25.27 50.0188 76.9037 76.9794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1840 0.000256 4096 380 3880 70080 13.9858 1151.5 419.569 1585.1 1585.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1080 0.000128 4096 250 16580 127104 27.5638 33.5265 10603.6 993.97 11658.8 11659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1810 0.000512 1024 340 1240 35328 1.8887 47.3814 101.488 150.804 150.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 290 0.000128 512 65 400 24576 16.8758 3.34854 7.5713 133.749 161.794 161.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 470 0.001024 512 112 400 7680 0.884992 0.34912 2.2929 12.66 16.32 16.4252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1550 0.000256 4096 160 670 73152 13.9618 207.022 418.493 639.523 639.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 930 0.000512 1024 210 540 29952 2.29683 1.64509 20.7299 58.9672 83.739 83.8328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 940 0.000512 2048 180 1580 32064 3.47722 106.572 104.897 214.99 215.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1980 6.4e-05 4096 400 3620 284000 71.9711 55.7305 5466.85 1676.21 7270.88 7270.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1190 0.001024 1024 320 1540 15200 0.719008 0.74432 27.8767 50.0326 79.4454 79.5201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1840 0.000256 4096 380 3880 70000 13.9832 1228.1 420.458 1662.59 1662.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1080 0.000128 4096 250 16580 127200 27.7579 33.5462 11366.7 994.617 12422.8 12423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1810 0.000512 1024 340 1240 35200 1.87907 51.1974 101.331 154.45 154.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 290 0.000128 512 65 400 25600 17.6436 3.39968 8.42202 133.449 163.165 163.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 470 0.001024 512 112 400 9600 0.884704 0.363712 3.0033 13.1874 17.5677 17.6763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1550 0.000256 4096 160 670 73200 13.9749 220.224 419.447 653.692 653.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 930 0.000512 1024 210 540 29600 2.3097 1.64166 21.7873 58.8077 84.6484 84.7404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 940 0.000512 2048 180 1580 32000 3.4816 113.215 104.758 221.501 221.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1980 6.4e-05 4096 400 3620 283648 71.6472 55.568 6413.81 1671.12 8212.26 8212.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1190 0.001024 1024 320 1540 14848 0.710816 0.735232 31.683 49.7425 82.9437 83.0173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1840 0.000256 4096 380 3880 69888 13.9747 1426.33 418.435 1858.79 1858.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1080 0.000128 4096 250 16580 126976 27.5242 33.4266 13039.9 991.79 14092.9 14093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1810 0.000512 1024 340 1240 35072 1.86902 60.3925 100.132 162.436 162.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 64 10 290 0.000128 512 65 400 0 2.90499 0.004896 111.774 114.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 470 0.001024 512 112 400 8192 0.878912 3.27363 2.90416 124.465 131.728 17.0592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1550 0.000256 4096 160 670 73216 13.9809 258.875 418.832 691.734 691.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 930 0.000512 1024 210 540 28672 2.28893 1.61878 24.988 58.0628 87.0612 87.1468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 940 0.000512 2048 180 1580 32000 3.4855 133.069 104.806 241.404 241.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1980 6.4e-05 4096 400 3630 284672 71.7331 55.6114 4494.77 1676.33 6298.56 6298.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1190 0.001024 1024 320 1545 15488 0.796832 0.749728 21.8916 51.1718 74.683 74.7602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1840 0.000256 4096 380 3885 70240 13.9824 998.514 419.243 1431.79 1431.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1080 0.000128 4096 250 16590 127552 27.6043 33.4281 9154.6 993.87 10209.7 10209.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1810 0.000512 1024 340 1245 35488 1.88835 39.8778 101.46 143.271 143.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 290 0.000128 512 65 405 40960 16.3809 3.40371 10.3727 149.097 179.505 179.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 470 0.001024 512 112 405 9472 0.888032 0.36512 2.34115 13.2267 16.9508 17.0557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1550 0.000256 4096 160 675 73440 13.998 348.035 419.013 781.093 781.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 930 0.000512 1024 210 540 30464 2.31286 1.66432 32.8846 61.9913 98.9561 99.0578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 940 0.000512 2048 180 1575 32256 3.49485 91.5656 104.836 199.941 199.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1980 6.4e-05 4096 400 3630 284480 72.1056 55.7222 4524.05 1675.7 6327.7 6327.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1190 0.001024 1024 320 1545 15520 0.79872 0.745824 22.3862 51.1693 75.1723 75.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1840 0.000256 4096 380 3885 70200 13.9781 1006.32 419.118 1439.46 1439.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1080 0.000128 4096 250 16590 127520 27.7387 33.4689 9217.5 992.177 10271 10271.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1810 0.000512 1024 340 1245 35480 1.89302 40.8495 101.475 144.263 144.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 290 0.000128 512 65 405 40960 16.1806 3.39763 10.5208 149.638 179.982 180.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 470 0.001024 512 112 405 9280 0.883296 0.360672 2.34416 13.0612 16.7768 16.8786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1550 0.000256 4096 160 675 73440 13.9808 182.8 419.114 615.942 615.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 930 0.000512 1024 210 540 30400 2.31587 1.65891 17.8692 61.3362 83.2838 83.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 940 0.000512 2048 180 1575 32240 3.47907 93.1203 107.183 203.827 203.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1980 6.4e-05 4096 400 3630 284544 71.8715 55.679 4516.69 1676.1 6320.45 6320.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1190 0.001024 1024 320 1545 15456 0.795968 0.74608 22.2443 51.1158 74.9764 75.0496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1840 0.000256 4096 380 3885 70224 13.9855 1005.16 419.284 1438.48 1438.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1080 0.000128 4096 250 16590 127584 27.6457 33.4741 9210.08 992.493 10263.9 10264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1810 0.000512 1024 340 1245 35472 1.88826 40.9531 101.472 144.356 144.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 290 0.000128 512 65 405 36864 16.5183 3.39574 9.50362 147.93 177.585 177.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 470 0.001024 512 112 405 9216 0.884128 0.360224 2.3255 13.0742 16.7713 16.8752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1550 0.000256 4096 160 675 73440 13.9836 181.006 419.166 614.201 614.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 930 0.000512 1024 210 540 30528 2.31424 1.66726 17.8177 60.2136 82.1116 82.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 940 0.000512 2048 180 1575 32256 3.4897 91.8505 104.893 200.277 200.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1980 6.4e-05 4096 400 3630 284480 72.0964 55.715 4597.64 1691.39 6416.96 6417.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1190 0.001024 1024 320 1545 15456 0.795232 0.74496 22.9399 51.3457 75.8972 75.9726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1840 0.000256 4096 380 3885 70168 13.9745 1022.3 422.918 1459.24 1459.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1080 0.000128 4096 250 16590 127456 27.7221 33.4908 9368.14 1001.6 10431.1 10431.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1810 0.000512 1024 340 1245 35448 1.88826 41.9355 101.921 145.788 145.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 290 0.000128 512 65 405 35840 16.2484 3.37027 9.49347 145.476 174.832 175.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 470 0.001024 512 112 405 9408 0.882624 0.362496 2.43581 13.2324 17.0388 17.1436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1550 0.000256 4096 160 675 73416 13.9878 186.534 423.037 623.604 623.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 930 0.000512 1024 210 540 30464 2.32019 1.66912 18.4205 61.9329 84.4395 84.5312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 940 0.000512 2048 180 1575 32200 3.48118 94.1014 105.749 203.375 203.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1980 6.4e-05 4096 400 3630 284416 71.8294 55.6091 4697.52 1675.86 6500.94 6501.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1190 0.001024 1024 320 1545 15488 0.79776 0.749504 22.9459 51.2226 75.7886 75.8633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1840 0.000256 4096 380 3885 70208 13.9919 1020.78 419.289 1454.11 1454.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1080 0.000128 4096 250 16590 127488 27.6116 33.4709 9100.18 992.571 10154 10154.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1810 0.000512 1024 340 1245 35456 1.892 42.4815 101.47 145.886 145.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 290 0.000128 512 65 405 40960 16.3944 3.40653 11.1218 146.735 177.905 178.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 470 0.001024 512 112 405 9216 0.895904 0.364864 2.46694 13.2513 17.1053 17.2117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1550 0.000256 4096 160 675 73408 13.9873 190.679 419.082 623.792 623.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 930 0.000512 1024 210 540 30464 2.31219 1.67117 18.904 60.0798 83.0685 83.1611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 940 0.000512 2048 180 1575 32192 3.47501 96.5718 104.764 204.854 204.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1980 6.4e-05 4096 400 3630 284256 71.9824 55.7279 5297.27 1676.76 7101.86 7101.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1190 0.001024 1024 320 1545 15408 0.723168 0.747872 26.5933 51.2391 79.3747 79.4517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1840 0.000256 4096 380 3885 70200 13.9837 1183.44 419.63 1617.1 1617.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1080 0.000128 4096 250 16590 127440 27.698 33.4869 10815.6 993.012 11869.9 11870.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1810 0.000512 1024 340 1245 35424 1.88816 48.5165 101.477 151.922 151.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 290 0.000128 512 65 405 27648 16.6232 3.34816 8.72656 132.971 161.912 162.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 470 0.001024 512 112 405 8640 0.892672 0.360448 2.60784 12.9638 16.9497 17.0613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1550 0.000256 4096 160 675 73368 13.974 214.315 419.246 647.58 647.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 930 0.000512 1024 210 540 30240 2.32307 1.6624 21.5462 60.4305 86.0622 86.1534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 940 0.000512 2048 180 1575 32184 3.48234 109.615 104.849 217.993 218.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1980 6.4e-05 4096 400 3630 284480 71.7597 55.6955 5173.04 1675.94 6976.57 6976.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1190 0.001024 1024 320 1545 15360 0.796192 0.74464 25.693 51.1201 78.4237 78.4977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1840 0.000256 4096 380 3885 70160 13.9753 1152.68 433.747 1600.45 1600.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1080 0.000128 4096 250 16590 127520 27.6089 33.4789 10560.2 1009.79 11631.3 11631.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1810 0.000512 1024 340 1245 35440 1.88621 47.2189 101.466 150.616 150.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 290 0.000128 512 65 405 40960 16.1523 3.39763 12.4219 140.295 172.508 172.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 470 0.001024 512 112 405 8960 0.888832 0.360448 2.69757 13.0899 17.1634 17.2667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1550 0.000256 4096 160 675 73360 13.9756 209.279 418.988 642.287 642.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 930 0.000512 1024 210 540 30080 2.30832 1.64813 20.8352 60.4289 85.3195 85.4094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 940 0.000512 2048 180 1575 32160 3.47526 106.844 104.724 215.09 215.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1980 6.4e-05 4096 400 3630 284160 71.6327 55.6052 5500.05 1676.46 7303.87 7303.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1190 0.001024 1024 320 1545 15360 0.719456 0.745504 27.9297 51.1998 80.6668 80.7383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1840 0.000256 4096 380 3885 70176 13.9821 1225.47 419.641 1659.14 1659.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1080 0.000128 4096 250 16590 127488 27.5143 33.4521 11240.7 992.933 12294.8 12294.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1810 0.000512 1024 340 1245 35424 1.8903 50.9995 101.504 154.436 154.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 290 0.000128 512 65 405 24576 16.8658 3.34467 8.12925 133.341 161.925 162.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 470 0.001024 512 112 405 9216 0.886592 0.362752 2.88656 13.1093 17.3708 17.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1550 0.000256 4096 160 675 73344 13.9776 222.82 419.897 656.738 656.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 930 0.000512 1024 210 540 30336 2.30285 1.66502 22.5099 61.1912 87.7682 87.8574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 940 0.000512 2048 180 1575 32160 3.4791 113.934 104.835 222.292 222.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1980 6.4e-05 4096 400 3630 284400 72.1301 55.7464 5461.77 1675.92 7265.68 7265.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1190 0.001024 1024 320 1545 15400 0.799296 0.751296 27.9292 51.1834 80.7359 80.8079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1840 0.000256 4096 380 3885 70100 13.9817 1216.24 418.768 1649.04 1649.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1080 0.000128 4096 250 16590 127200 27.7692 33.5313 11100.5 992.451 12154.4 12154.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1810 0.000512 1024 340 1245 35400 1.89283 50.8457 101.43 154.212 154.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 290 0.000128 512 65 405 38400 16.4082 3.4015 12.4221 134.365 166.844 167.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 470 0.001024 512 112 405 8800 0.89856 0.361344 2.75971 13.0979 17.245 17.3527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1550 0.000256 4096 160 675 73300 13.9781 221.024 418.551 653.597 653.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 930 0.000512 1024 210 540 30000 2.32672 1.65869 22.071 59.0638 85.2192 85.3098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 940 0.000512 2048 180 1575 32200 3.49184 113.168 104.847 221.549 221.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1980 6.4e-05 4096 400 3630 284480 71.7942 55.668 5515.17 1675.71 7318.45 7318.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1190 0.001024 1024 320 1545 15232 0.716416 0.745056 27.2788 49.9782 78.7866 78.8592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1840 0.000256 4096 380 3885 70112 13.9858 1227.16 420.414 1661.61 1661.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1080 0.000128 4096 250 16590 127456 27.6444 33.4733 11248.3 992.735 12302.4 12302.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1810 0.000512 1024 340 1245 35392 1.88621 50.4416 101.441 153.812 153.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 290 0.000128 512 65 405 28672 15.9754 3.25837 9.45402 126.734 155.66 155.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 470 0.001024 512 112 405 8960 0.872768 0.354688 2.85802 12.8511 17.0611 17.1647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1550 0.000256 4096 160 675 73360 13.9816 223.357 422.351 659.733 659.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 930 0.000512 1024 210 540 30016 2.29462 1.6409 22.2624 59.0051 85.3019 85.3951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 940 0.000512 2048 180 1575 32144 3.47546 114.021 104.745 222.284 222.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1980 6.4e-05 4096 400 3630 284160 71.9633 55.7205 5442.71 1690.58 7261.09 7261.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1190 0.001024 1024 320 1545 15120 0.792576 0.742016 26.6887 51.1968 79.4943 79.5689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1840 0.000256 4096 380 3885 70080 13.9756 1211.73 422.866 1648.62 1648.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1080 0.000128 4096 250 16590 127200 27.7217 33.4987 11095 1002.49 12158.8 12159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1810 0.000512 1024 340 1245 35400 1.88826 49.6529 101.955 153.537 153.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 290 0.000128 512 65 405 30720 17.1121 3.40134 9.98285 137.838 168.582 168.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 470 0.001024 512 112 405 8640 0.900256 0.361504 2.72544 13.2439 17.3553 17.4647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1550 0.000256 4096 160 675 73320 13.9788 220.442 422.946 657.411 657.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 930 0.000512 1024 210 540 30240 2.32243 1.66502 22.0097 60.8272 86.9268 87.0217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 940 0.000512 2048 180 1575 32160 3.47936 112.01 105.842 221.378 221.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1980 6.4e-05 4096 400 3630 284160 71.7111 55.6222 5211.5 1676.08 7015.04 7015.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1190 0.001024 1024 320 1545 15104 0.717024 0.742176 25.4207 49.9171 76.8718 76.9454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1840 0.000256 4096 380 3885 70144 13.9882 1163.94 419.264 1597.24 1597.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1080 0.000128 4096 250 16590 127232 27.5518 33.4638 10614.9 993.684 11669.8 11669.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1810 0.000512 1024 340 1245 35328 1.88608 47.286 101.375 150.592 150.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 290 0.000128 512 65 405 32768 16.1064 3.34557 10.2186 131.477 161.392 161.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 470 0.001024 512 112 405 8192 0.872736 0.350208 2.54778 12.6087 16.5008 16.6113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1550 0.000256 4096 160 675 73344 13.9837 211.19 419.047 644.265 644.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 930 0.000512 1024 210 540 30208 2.32096 1.67133 21.1746 59.5111 84.7792 84.8732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 940 0.000512 2048 180 1575 32128 3.47939 107.335 104.758 215.615 215.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1980 6.4e-05 4096 400 3630 283392 71.7668 55.6155 6019.36 1673.52 7820.38 7820.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1190 0.001024 1024 320 1545 14976 0.71696 0.744448 30.1219 49.9913 81.648 81.7254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1840 0.000256 4096 380 3885 70080 13.9888 1343.59 419.095 1776.71 1776.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1080 0.000128 4096 250 16590 127104 27.5395 33.5313 12269 993.133 13323.3 13323.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1810 0.000512 1024 340 1245 35328 1.89472 56.3633 106.67 164.973 165.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 290 0.000128 512 65 405 24576 16.8812 3.34669 9.14406 121.625 151.243 151.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 470 0.001024 512 112 405 7680 0.885056 0.348704 2.76906 12.6468 16.7776 16.8858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1550 0.000256 4096 160 675 73152 13.9715 243.968 418.321 676.304 676.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 930 0.000512 1024 210 540 29952 2.29402 1.64234 24.6718 58.661 87.3683 87.4596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 940 0.000512 2048 180 1575 32064 3.47757 124.79 104.747 233.06 233.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1980 6.4e-05 4096 400 3630 284000 71.9719 55.7131 6086.24 1691.04 7905.09 7905.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1190 0.001024 1024 320 1545 15200 0.720896 0.743904 31.4986 51.3085 84.3427 84.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1840 0.000256 4096 380 3885 70000 13.9784 1363.3 422.871 1800.2 1800.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1080 0.000128 4096 250 16590 127200 27.6806 33.5836 12605.9 1005.22 13672.5 13672.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1810 0.000512 1024 340 1245 35200 1.88387 58.0342 101.79 161.75 161.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 290 0.000128 512 65 405 25600 17.642 3.40317 9.6049 127.629 158.522 158.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 470 0.001024 512 112 405 8000 0.919648 0.362208 2.91126 13.2928 17.6108 17.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1550 0.000256 4096 160 675 73200 13.9806 245.75 427.717 687.493 687.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 930 0.000512 1024 210 540 29600 2.30605 1.64218 24.4039 60.2294 88.6828 88.7726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 940 0.000512 2048 180 1575 32000 3.47226 124.578 105.626 233.723 233.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1980 6.4e-05 4096 400 3630 282624 71.7125 55.6278 5540.04 1671.15 7338.64 7338.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1190 0.001024 1024 320 1545 14848 0.788448 0.73728 26.8475 49.7395 78.185 78.2585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1840 0.000256 4096 380 3885 69888 13.9756 1234.23 418.585 1666.83 1666.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1080 0.000128 4096 250 16590 126976 27.5352 33.4517 11266.2 991.977 12319.3 12319.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1810 0.000512 1024 340 1245 35072 1.87379 50.876 101.199 153.993 154.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 64 15 290 0.000128 512 65 405 0 2.90202 0.005056 129.651 132.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 470 0.001024 512 112 405 8192 0.878784 3.2688 2.79088 142.341 149.491 16.9457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1550 0.000256 4096 160 675 73216 13.9889 225.142 419.02 658.195 658.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 930 0.000512 1024 210 540 28672 2.28774 1.61587 21.5664 58.1392 83.7108 83.8001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 940 0.000512 2048 180 1575 32000 3.47546 114.474 104.749 222.743 222.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1980 6.4e-05 4096 400 3620 284800 71.723 55.6093 4225.19 1677.34 6029.98 6030.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1190 0.001024 1024 320 1540 15424 0.796672 0.75104 20.7585 51.1976 73.5756 73.6537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1840 0.000256 4096 380 3880 70240 13.9843 941.246 419.449 1374.73 1374.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1080 0.000128 4096 250 16580 127552 27.6118 33.4254 8614.76 992.484 9668.44 9668.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1810 0.000512 1024 340 1240 35488 1.89235 37.7768 101.487 141.199 141.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 290 0.000128 512 65 400 36864 16.7708 3.40157 8.81978 149.845 179.077 179.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 470 0.001024 512 112 400 9984 0.87648 0.362752 2.31933 13.2376 16.9225 17.0291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1550 0.000256 4096 160 680 73408 13.9746 340.105 419.333 773.455 773.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 930 0.000512 1024 210 540 29952 2.31984 1.67107 30.6375 61.9096 96.6397 96.7373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 940 0.000512 2048 180 1580 32224 3.4816 86.7492 104.89 195.166 195.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1980 6.4e-05 4096 400 3620 284640 72.0957 55.7207 4740.45 1675.72 6544.1 6544.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1190 0.001024 1024 320 1540 15440 0.797664 0.745472 23.6348 51.168 76.4218 76.4969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1840 0.000256 4096 380 3880 70240 13.9916 1057.8 419.221 1491.06 1491.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1080 0.000128 4096 250 16580 127520 27.7527 33.4872 9687.73 992.017 10741.1 10741.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1810 0.000512 1024 340 1240 35480 1.8904 43.0452 101.443 146.424 146.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 290 0.000128 512 65 400 35840 16.6692 3.39558 9.80938 144.578 174.704 174.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 470 0.001024 512 112 400 9600 0.879328 0.362496 2.54685 13.0622 16.978 17.0866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1550 0.000256 4096 160 680 73400 13.9703 193.944 419.031 626.992 627.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 930 0.000512 1024 210 540 29920 2.32141 1.66093 18.9838 59.7733 82.8407 82.9308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 940 0.000512 2048 180 1580 32240 3.48528 98.1764 104.873 206.579 206.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1980 6.4e-05 4096 400 3620 284736 71.872 55.6775 4409.33 1675.74 6212.74 6212.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1190 0.001024 1024 320 1540 15360 0.796672 0.753408 21.6067 51.1094 74.338 74.4117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1840 0.000256 4096 380 3880 70224 13.98 982.155 419.189 1415.37 1415.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1080 0.000128 4096 250 16580 127584 27.6531 33.4479 9003.72 992.079 10057.1 10057.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1810 0.000512 1024 340 1240 35472 1.89405 39.4497 101.442 142.829 142.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 290 0.000128 512 65 400 30720 17.092 3.39942 7.89904 146.725 175.363 175.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 470 0.001024 512 112 400 9600 0.874976 0.360192 2.36013 13.0638 16.7847 16.8919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1550 0.000256 4096 160 680 73392 13.9693 179.492 418.994 612.499 612.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 930 0.000512 1024 210 540 29952 2.32531 1.66749 17.6683 59.8839 81.6482 81.7406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 940 0.000512 2048 180 1580 32208 3.4816 91.0494 104.802 199.375 199.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1980 6.4e-05 4096 400 3620 284704 72.0324 55.7241 4466.04 1676.6 6270.52 6270.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1190 0.001024 1024 320 1540 15344 0.797792 0.748 22.4852 51.1273 75.234 75.3126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1840 0.000256 4096 380 3880 70224 13.9919 996.596 419.568 1430.2 1430.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1080 0.000128 4096 250 16580 127456 27.7817 33.4658 9116.15 992.954 10170.5 10170.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1810 0.000512 1024 340 1240 35448 1.88419 41.1382 101.467 144.532 144.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 290 0.000128 512 65 400 28672 16.9019 3.36966 7.61622 140.669 168.8 168.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 470 0.001024 512 112 400 9856 0.873792 0.362848 2.50541 13.1241 16.9921 17.1008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1550 0.000256 4096 160 680 73360 13.9391 0 419.238 433.187 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1980 6.4e-05 4096 400 3620 284672 71.7783 55.614 4531.7 1675.5 6334.71 6334.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1190 0.001024 1024 320 1540 15360 0.79712 0.757568 22.0818 51.2262 74.9336 75.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1840 0.000256 4096 380 3880 70208 13.9852 988.24 419.156 1421.43 1421.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1080 0.000128 4096 250 16580 127488 27.6628 33.4592 8769.13 992.398 9822.81 9822.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1810 0.000512 1024 340 1240 35456 1.89008 40.7388 101.446 144.117 144.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 290 0.000128 512 65 400 32768 17.149 3.40835 8.74358 146.654 176.206 176.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 470 0.001024 512 112 400 9728 0.884 0.366368 2.48653 13.2474 17.1084 17.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1550 0.000256 4096 160 680 73344 13.9612 186.53 418.838 619.374 619.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 930 0.000512 1024 210 540 29952 2.31786 1.66912 18.3727 59.7189 82.1761 82.2688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 940 0.000512 2048 180 1580 32192 3.47738 93.884 104.8 202.205 202.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1980 6.4e-05 4096 400 3620 284544 71.8977 55.7145 5524.1 1676.36 7328.2 7328.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1190 0.001024 1024 320 1540 15408 0.724672 0.747808 27.9116 51.2318 80.6866 80.7588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1840 0.000256 4096 380 3880 70200 13.9875 1234.1 419.496 1667.63 1667.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1080 0.000128 4096 250 16580 127440 27.6682 33.4932 11289.1 992.834 12343.2 12343.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1810 0.000512 1024 340 1240 35424 1.88576 51.0803 101.453 154.463 154.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 290 0.000128 512 65 400 27648 16.6238 3.34694 9.08877 128.025 157.33 157.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 470 0.001024 512 112 400 9216 0.87712 0.356288 2.89027 12.9652 17.2144 17.3222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1550 0.000256 4096 160 680 73368 13.9663 226.535 419.435 659.978 660.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 930 0.000512 1024 210 540 29952 2.3233 1.66112 22.6953 59.2613 86.0414 86.1352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 940 0.000512 2048 180 1580 32184 3.48 115.335 104.892 223.751 223.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1980 6.4e-05 4096 400 3620 284544 71.7451 55.6685 3836.39 1675.58 5639.5 5639.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1190 0.001024 1024 320 1540 15264 0.794624 0.743424 19.5867 51.1161 72.3168 72.3916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1840 0.000256 4096 380 3880 70128 13.9858 856.229 419.214 1289.47 1289.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1080 0.000128 4096 250 16580 127296 27.6424 33.5193 7817.64 995.156 8874.12 8874.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1810 0.000512 1024 340 1240 35280 1.88611 35.6884 101.329 138.945 139.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 290 0.000128 512 65 400 18432 17.4644 3.34643 4.54045 142.75 168.344 168.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 470 0.001024 512 112 400 8064 0.87456 0.34816 1.9104 12.6166 15.8747 15.9805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1550 0.000256 4096 160 680 73296 13.976 157.382 419.086 590.489 590.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 930 0.000512 1024 210 540 29376 2.31424 1.64157 15.6382 58.7255 78.4231 78.5161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 940 0.000512 2048 180 1580 32112 3.47955 79.9782 104.822 188.323 188.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1980 6.4e-05 4096 400 3620 284480 71.7509 55.6913 5353.76 1677.06 7158.38 7158.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1190 0.001024 1024 320 1540 15360 0.774528 0.743424 27.1372 51.1363 79.8631 79.9375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1840 0.000256 4096 380 3880 70160 13.9823 1196.08 419.383 1629.49 1629.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1080 0.000128 4096 250 16580 127520 27.5945 33.4843 11000.3 993.742 12055.2 12055.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1810 0.000512 1024 340 1240 35440 1.88675 49.69 101.485 153.107 153.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 290 0.000128 512 65 400 30720 17.0839 3.39149 9.76394 135.318 165.799 165.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 470 0.001024 512 112 400 9600 0.875104 0.359744 2.9567 13.0974 17.4109 17.5186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1550 0.000256 4096 160 680 73360 13.9664 218.665 419.373 652.047 652.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 930 0.000512 1024 210 540 29760 2.31229 1.64659 21.7067 60.1085 85.8726 85.9648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 940 0.000512 2048 180 1580 32160 3.4775 111.245 104.855 219.62 219.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1980 6.4e-05 4096 400 3620 284160 71.5995 55.6046 3737.96 1676.41 5541.68 5541.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1190 0.001024 1024 320 1540 15040 0.788992 0.744032 18.5594 49.9572 70.1217 70.1928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1840 0.000256 4096 380 3880 70080 13.9782 832.872 419.036 1265.93 1265.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1080 0.000128 4096 250 16580 127040 27.5142 33.4807 7627.77 992.543 8681.46 8681.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1810 0.000512 1024 340 1240 35360 1.89046 34.3204 101.453 137.705 137.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 290 0.000128 512 65 400 20480 16.7002 3.26019 4.89421 146.141 171.237 171.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 470 0.001024 512 112 400 8960 0.893024 0.363808 2.05914 13.1418 16.583 16.6951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1550 0.000256 4096 160 680 73280 13.9755 153.243 419.093 586.354 586.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 930 0.000512 1024 210 540 29440 2.29603 1.64454 15.1716 59.5508 78.7628 78.8502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 940 0.000512 2048 180 1580 32000 3.47434 77.5985 104.566 185.681 185.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1980 6.4e-05 4096 400 3620 284544 71.6536 55.6003 5030.52 1675.34 6833.24 6833.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1190 0.001024 1024 320 1540 15360 0.745312 0.750912 25.2309 51.1794 77.9758 78.0517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1840 0.000256 4096 380 3880 70176 13.9736 1126.33 419.156 1559.5 1559.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1080 0.000128 4096 250 16580 127488 27.5872 33.4316 10364.1 992.011 11417.3 11417.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1810 0.000512 1024 340 1240 35424 1.88733 45.8075 101.443 149.18 149.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 290 0.000128 512 65 400 24576 16.8589 3.34186 7.45926 135.762 163.67 163.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 470 0.001024 512 112 400 9216 0.88416 0.362112 2.68877 13.1 17.1597 17.2682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1550 0.000256 4096 160 680 73344 13.9736 206.13 419.119 639.266 639.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 930 0.000512 1024 210 540 29568 2.32038 1.66374 20.2986 59.3294 83.7142 83.8054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 940 0.000512 2048 180 1580 32160 3.48198 103.959 104.806 212.292 212.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1980 6.4e-05 4096 400 3620 284160 71.7537 55.6175 3573.36 1674.75 5375.6 5375.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1190 0.001024 1024 320 1540 14976 0.794624 0.742816 17.822 50.0183 69.4513 69.5251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1840 0.000256 4096 380 3880 70080 13.9841 799.173 420.088 1233.29 1233.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1080 0.000128 4096 250 16580 127104 27.5573 33.5237 7315.61 993.812 8370.67 8370.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1810 0.000512 1024 340 1240 35328 1.8944 32.8218 104.145 138.907 138.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 290 0.000128 512 65 400 24576 16.886 3.34886 5.54634 147.77 173.799 173.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 470 0.001024 512 112 400 7680 0.886016 0.351744 1.75149 12.6995 15.8064 15.9089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1550 0.000256 4096 160 680 73152 13.9634 146.466 418.818 579.295 579.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 930 0.000512 1024 210 540 29184 2.3072 1.64368 14.5313 59.5586 78.1402 78.2336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 940 0.000512 2048 180 1580 32064 3.48605 74.4714 104.882 182.886 182.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1980 6.4e-05 4096 400 3620 284800 72.161 55.7521 5230.38 1676.38 7034.79 7034.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1190 0.001024 1024 320 1540 15400 0.769824 0.747456 26.1018 51.1959 78.8864 78.9605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1840 0.000256 4096 380 3880 70100 13.9841 1165.77 418.767 1598.57 1598.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1080 0.000128 4096 250 16580 127400 27.7664 33.4582 10677.9 993.998 11733.3 11733.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1810 0.000512 1024 340 1240 35400 1.8904 47.2545 101.42 150.609 150.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 290 0.000128 512 65 400 25600 17.61 3.40006 8.09485 138.434 167.786 167.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 470 0.001024 512 112 400 9600 0.878304 0.3616 2.90086 13.1006 17.3673 17.4735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1550 0.000256 4096 160 680 73300 13.9601 214.079 418.8 646.884 646.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 930 0.000512 1024 210 540 29600 2.32813 1.65744 21.2154 59.0643 84.3658 84.4556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 940 0.000512 2048 180 1580 32100 3.48365 108.792 104.655 216.973 217.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1980 6.4e-05 4096 400 3620 284000 71.9384 55.7204 3666.3 1674.32 5468.39 5468.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1190 0.001024 1024 320 1540 15200 0.794656 0.745856 18.4894 50.0023 70.1045 70.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1840 0.000256 4096 380 3880 70000 13.9788 815.962 418.705 1248.69 1248.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1080 0.000128 4096 250 16580 127200 27.7365 33.5348 7447.54 993.587 8502.55 8502.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1810 0.000512 1024 340 1240 35200 1.88675 33.4738 101.273 136.677 136.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 290 0.000128 512 65 400 25600 17.6372 3.40022 5.91238 151.676 178.866 179.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 470 0.001024 512 112 400 9600 0.884864 0.362144 2.16758 13.1657 16.7068 16.8119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1550 0.000256 4096 160 680 73200 13.9546 150.069 418.746 582.813 582.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 930 0.000512 1024 210 540 28800 2.32083 1.64144 14.7349 59.439 78.2348 78.3259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 940 0.000512 2048 180 1580 32000 3.47571 76.0463 104.637 184.2 184.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1980 6.4e-05 4096 400 3620 284480 71.7316 55.678 6628.42 1675.49 8431.43 8431.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1190 0.001024 1024 320 1540 15232 0.716256 0.741248 33.5351 49.9738 85.0354 85.1108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1840 0.000256 4096 380 3880 70112 13.9899 1473.22 418.786 1906.04 1906.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1080 0.000128 4096 250 16580 127456 27.5948 33.4737 13472.6 992.603 14526.5 14526.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1810 0.000512 1024 340 1240 35392 1.88701 62.9147 101.423 166.268 166.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 290 0.000128 512 65 400 14336 17.2852 3.26096 5.90698 115.899 142.598 142.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 470 0.001024 512 112 400 8960 0.869472 0.354304 3.45411 12.8518 17.6568 17.7603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1550 0.000256 4096 160 680 73248 13.9633 271.069 418.779 703.854 703.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 930 0.000512 1024 210 540 29568 2.30269 1.64307 26.7289 58.4457 89.2194 89.3094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 940 0.000512 2048 180 1580 32144 3.4783 137.742 104.805 246.069 246.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1980 6.4e-05 4096 400 3620 284032 71.6024 55.622 4379.96 1673.69 6180.99 6181.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1190 0.001024 1024 320 1540 15232 0.796992 0.747328 22.4163 51.1804 75.2126 75.2875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1840 0.000256 4096 380 3880 69888 13.9806 974.094 418.311 1406.43 1406.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1080 0.000128 4096 250 16580 127232 27.506 33.4889 8936.79 992.726 9990.66 9990.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1810 0.000512 1024 340 1240 35168 1.87798 40.6445 101.267 143.832 143.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 20 290 0.000128 512 65 400 0 3.25632 0.0056 136.683 140.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 470 0.001024 512 112 400 7168 0.869024 3.61702 1.88845 149.005 155.591 15.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1550 0.000256 4096 160 680 73024 13.9613 179.341 417.995 611.342 611.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 930 0.000512 1024 210 540 29568 2.30605 1.64746 17.729 58.625 80.409 80.4984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 940 0.000512 2048 180 1580 32032 3.48768 90.8595 104.804 199.194 199.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1980 6.4e-05 4096 400 3620 284160 71.9226 55.7275 6392.65 1675.58 8196 8196.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1190 0.001024 1024 320 1540 15120 0.717184 0.741376 32.5557 49.9228 84.0092 84.0826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1840 0.000256 4096 380 3880 70080 13.9842 1426.92 419.007 1859.96 1860.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1080 0.000128 4096 250 16580 127200 27.7178 33.5023 13039 993.903 14094.3 14094.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1810 0.000512 1024 340 1240 35400 1.89072 60.9547 101.482 164.371 164.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 290 0.000128 512 65 400 30720 17.1109 3.40131 11.7819 127.01 159.559 159.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 470 0.001024 512 112 400 9600 0.883904 0.362752 3.55571 13.1246 18.0528 18.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1550 0.000256 4096 160 680 73320 13.9735 263.039 419.463 696.519 696.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 930 0.000512 1024 210 540 29760 2.33094 1.664 26.0075 61.434 91.5365 91.6296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 940 0.000512 2048 180 1580 32160 3.49101 133.062 104.962 241.557 241.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1980 6.4e-05 4096 400 3620 284160 71.749 55.6887 4318.23 1674.82 6120.6 6120.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1190 0.001024 1024 320 1540 14880 0.794496 0.744512 20.9824 51.1111 73.707 73.7809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1840 0.000256 4096 380 3880 69840 13.9719 958.338 418.134 1390.49 1390.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1080 0.000128 4096 250 16580 127200 27.6251 33.5956 8776.6 994.102 9832.08 9832.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1810 0.000512 1024 340 1240 35280 1.89293 39.2874 101.442 142.668 142.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 290 0.000128 512 65 400 30720 17.0923 3.39011 8.14026 144.311 173.181 173.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 470 0.001024 512 112 400 9600 0.880704 0.362496 2.56694 13.1902 17.128 17.2352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1550 0.000256 4096 160 680 73200 13.9737 177.329 419.031 610.379 610.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 930 0.000512 1024 210 540 28800 2.32022 1.64314 17.1038 59.6677 80.8371 80.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 940 0.000512 2048 180 1580 31920 3.46861 89.2208 104.548 197.285 197.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1980 6.4e-05 4096 400 3620 284672 71.7336 55.6083 6244.46 1676.21 8048.13 8048.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1190 0.001024 1024 320 1540 15104 0.715936 0.741888 31.4245 49.9105 82.8674 82.9376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1840 0.000256 4096 380 3880 70144 13.9795 1390.84 419.093 1823.96 1824.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1080 0.000128 4096 250 16580 127232 27.5265 33.4467 12674.7 991.839 13727.6 13727.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1810 0.000512 1024 340 1240 35328 1.88362 58.7906 101.37 162.087 162.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 290 0.000128 512 65 400 16384 17.6224 3.34438 6.33213 120.553 148.095 148.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 470 0.001024 512 112 400 8192 0.870528 0.349824 2.90998 12.6074 16.8666 16.9718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1550 0.000256 4096 160 680 73216 13.9599 254.655 418.631 687.291 687.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 930 0.000512 1024 210 540 29696 2.32832 1.66986 25.1014 59.0649 88.2637 88.3547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 940 0.000512 2048 180 1580 32128 3.48256 128.945 104.823 237.294 237.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1980 6.4e-05 4096 400 3620 283648 71.6 55.5806 4167.32 1672.7 5967.31 5967.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1190 0.001024 1024 320 1540 14848 0.78848 0.736512 20.3163 49.7626 71.6754 71.7476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1840 0.000256 4096 380 3880 69888 13.9806 927.773 418.906 1360.71 1360.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1080 0.000128 4096 250 16580 126976 27.5321 33.4314 8461.08 992.726 9514.93 9515.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1810 0.000512 1024 340 1240 35072 1.87392 38.0007 100.179 140.1 140.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 20 290 0.000128 512 65 400 0 2.91344 0.008544 131.759 134.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 470 0.001024 512 112 400 8192 0.878048 3.28003 2.06992 144.461 150.895 16.2279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1550 0.000256 4096 160 680 72960 13.9409 170.341 418.215 602.541 602.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 930 0.000512 1024 210 540 28672 2.28966 1.61987 16.5578 57.8648 78.4334 78.5203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 940 0.000512 2048 180 1580 32000 3.4775 86.4767 104.91 194.907 194.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1980 6.4e-05 4096 400 3620 284160 71.7394 55.6155 5460.13 1675.09 7262.7 7262.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1190 0.001024 1024 320 1540 14976 0.7168 0.746848 27.1116 50.0222 78.6672 78.7381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1840 0.000256 4096 380 3880 70080 13.9786 1218.19 419.531 1651.74 1651.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1080 0.000128 4096 250 16580 127104 27.5419 33.513 11161 993.987 12216.2 12216.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1810 0.000512 1024 340 1240 35328 1.88826 50.4537 101.493 153.878 153.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 290 0.000128 512 65 400 24576 16.8768 3.34666 8.23498 130.016 158.722 158.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 470 0.001024 512 112 400 7680 0.88432 0.34816 2.58515 12.6618 16.6073 16.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1550 0.000256 4096 160 680 73152 13.9589 222.919 418.904 655.823 655.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 930 0.000512 1024 210 540 29184 2.30624 1.6487 21.8752 58.7081 84.6361 84.7262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 940 0.000512 2048 180 1580 32064 3.4816 112.634 104.902 221.059 221.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1980 6.4e-05 4096 400 3620 284160 71.7119 55.595 3792.01 1676.15 5595.59 5595.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1190 0.001024 1024 320 1540 13824 0.772096 0.721824 17.1018 49.256 67.9249 67.9989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1840 0.000256 4096 380 3880 69888 13.9873 842.738 419.599 1276.37 1276.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1080 0.000128 4096 250 16580 125952 27.5755 33.5496 7665.2 993.998 8720.49 8720.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1810 0.000512 1024 340 1240 34944 1.87494 34.1386 100.176 136.233 136.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 48 20 290 0.000128 512 65 400 0 3.35462 0.004224 146.492 149.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 470 0.001024 512 112 400 6144 0.929856 3.72326 1.58 159.282 165.722 15.8881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1550 0.000256 4096 160 680 72960 13.9596 155.134 418.907 588.045 588.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 930 0.000512 1024 210 540 29184 2.32038 1.65446 15.7114 58.7636 78.5516 78.6432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 940 0.000512 2048 180 1580 31872 3.47565 78.5873 104.905 187.011 187.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1980 6.4e-05 4096 400 3620 284000 71.9537 55.7202 5565.22 1674.86 7367.88 7367.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1190 0.001024 1024 320 1540 15200 0.718848 0.74208 28.5001 50.0085 80.0428 80.1164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1840 0.000256 4096 380 3880 70000 13.9891 1243.77 418.82 1676.63 1676.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1080 0.000128 4096 250 16580 127200 27.717 33.548 11514.8 993.874 12570.1 12570.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1810 0.000512 1024 340 1240 35200 1.88006 51.6203 101.294 154.837 154.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 290 0.000128 512 65 400 25600 17.641 3.40134 8.792 136.535 166.616 166.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 470 0.001024 512 112 400 9600 0.887296 0.362496 3.26803 13.172 17.8182 17.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1550 0.000256 4096 160 680 73200 13.9461 228.086 418.873 660.95 661.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 930 0.000512 1024 210 540 28800 2.32314 1.64106 22.3815 60.7811 87.2266 87.3185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 940 0.000512 2048 180 1580 32000 3.4751 115.792 104.673 223.985 224.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1980 6.4e-05 4096 400 3620 283200 71.8035 55.6995 3975.47 1675.51 5778.59 5778.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1190 0.001024 1024 320 1540 14400 0.774432 0.724992 19.1262 49.2076 69.9034 69.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1840 0.000256 4096 380 3880 69600 13.9633 895.373 417.663 1327.05 1327.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1080 0.000128 4096 250 16580 126400 27.5571 33.4903 8336.98 992.131 9390.32 9390.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1810 0.000512 1024 340 1240 34800 1.86573 36.8599 99.9601 138.728 138.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 50 20 290 0.000128 512 65 400 0 3.40365 0.004928 150.289 153.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 470 0.001024 512 112 400 6400 0.790976 3.73267 1.71722 161.446 167.888 14.2071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1550 0.000256 4096 160 680 72800 13.9526 161.872 423.451 599.321 599.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 930 0.000512 1024 210 540 28800 2.3303 1.64598 15.9182 59.7486 79.7422 79.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 940 0.000512 2048 180 1580 31600 3.4497 81.8442 104.11 189.448 189.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1980 6.4e-05 4096 400 3624 284800 71.7513 55.6041 4190.32 1676.09 5993.88 5993.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1190 0.001024 1024 320 1536 15424 0.7928 0.745472 20.5562 51.1774 73.3452 73.4206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1840 0.000256 4096 380 3888 70240 13.9812 930.526 419.241 1363.8 1363.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1080 0.000128 4096 250 16584 127552 27.5841 33.4206 8527.5 991.772 9580.43 9580.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1810 0.000512 1024 340 1248 35488 1.8929 37.8335 101.473 141.243 141.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 290 0.000128 512 65 408 36864 16.7772 3.40403 9.04432 153.617 183.085 183.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 470 0.001024 512 112 408 9216 0.895584 0.365664 2.19898 13.2283 16.8124 16.9208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1550 0.000256 4096 160 672 73472 13.9885 170.949 419.072 604.055 604.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 930 0.000512 1024 210 552 29696 2.32202 1.66842 30.6687 60.9556 95.7133 95.8056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 940 0.000512 2048 180 1584 32224 3.48637 85.7498 104.855 194.133 194.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1980 6.4e-05 4096 400 3624 284640 72.0611 55.7335 4402.75 1677.13 6207.8 6207.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1190 0.001024 1024 320 1536 15360 0.798976 0.74752 21.4696 51.1941 74.2836 74.3567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1840 0.000256 4096 380 3888 70200 13.9776 981.793 421.664 1417.48 1417.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1080 0.000128 4096 250 16584 127520 27.7465 33.4698 8966.81 993.017 10021.2 10021.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1810 0.000512 1024 340 1248 35480 1.88653 39.7209 101.519 143.171 143.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 290 0.000128 512 65 408 35840 16.683 3.39434 9.38461 146.552 176.26 176.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 470 0.001024 512 112 408 8960 0.890432 0.360768 2.28227 13.0725 16.7362 16.8495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1550 0.000256 4096 160 672 73440 13.9816 177.39 419.355 610.774 610.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 930 0.000512 1024 210 552 29600 2.3296 1.66234 17.7659 59.9986 81.8553 81.9471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 940 0.000512 2048 180 1584 32200 3.47136 90.8838 104.915 199.311 199.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1980 6.4e-05 4096 400 3624 284736 71.8175 55.6687 4345.21 1675.83 6148.65 6148.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1190 0.001024 1024 320 1536 15360 0.793024 0.747456 21.7329 51.1126 74.4565 74.5297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1840 0.000256 4096 380 3888 70224 13.9849 967.886 419.215 1401.13 1401.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1080 0.000128 4096 250 16584 127584 27.6316 33.4607 8845.43 991.969 9898.65 9898.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1810 0.000512 1024 340 1248 35472 1.89187 40.1359 101.467 143.539 143.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 290 0.000128 512 65 408 30720 17.0951 3.39446 8.07421 146.301 175.104 175.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 470 0.001024 512 112 408 8832 0.889344 0.360448 2.2535 13.0642 16.6932 16.7997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1550 0.000256 4096 160 672 73440 13.9858 174.885 418.936 607.854 607.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 930 0.000512 1024 210 552 29760 2.32976 1.67126 17.717 59.9139 81.7297 81.8196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 940 0.000512 2048 180 1584 32208 3.48618 89.8544 104.839 198.227 198.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1980 6.4e-05 4096 400 3624 284544 71.6265 55.6079 2800.32 1676.67 4604.33 4604.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1190 0.001024 1024 320 1536 15360 0.79872 0.747008 14.1798 51.2051 67.0016 67.0764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1840 0.000256 4096 380 3888 70176 13.9858 621.071 419.583 1054.69 1054.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1080 0.000128 4096 250 16584 127488 27.5204 33.4564 5713.92 992.965 6768.01 6768.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1810 0.000512 1024 340 1248 35424 1.89021 26.0649 101.521 129.52 129.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 290 0.000128 512 65 408 24576 16.8585 3.34627 4.53942 155.769 180.762 180.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 470 0.001024 512 112 408 8448 0.903648 0.362368 1.51302 13.1105 16.0146 16.1199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1550 0.000256 4096 160 672 73344 13.9759 112.281 419.232 545.534 545.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 930 0.000512 1024 210 552 29568 2.31667 1.6617 11.5535 60.188 75.8193 75.9091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 940 0.000512 2048 180 1584 32160 3.48845 57.473 104.948 165.953 166.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1980 6.4e-05 4096 400 3624 284480 72.0087 55.7158 5032.26 1676.61 6836.71 6836.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1190 0.001024 1024 320 1536 15344 0.79872 0.739936 25.5861 51.1277 78.3254 78.4017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1840 0.000256 4096 380 3888 70168 13.9692 1120.23 419.354 1553.6 1553.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1080 0.000128 4096 250 16584 127456 27.7532 33.4634 10240 992.963 11294.4 11294.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1810 0.000512 1024 340 1248 35448 1.89059 46.7901 101.493 150.217 150.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 290 0.000128 512 65 408 28672 16.9035 3.36752 8.79606 136.81 166.123 166.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 470 0.001024 512 112 408 8960 0.893184 0.362496 2.67491 13.1295 17.1878 17.2935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1550 0.000256 4096 160 672 73416 13.9767 202.556 419.249 635.824 635.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 930 0.000512 1024 210 552 29792 2.33411 1.66912 20.5957 60.4167 85.1145 85.2048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 940 0.000512 2048 180 1584 32200 3.48797 103.983 104.941 212.455 212.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1980 6.4e-05 4096 400 3624 284480 71.8067 55.6788 3165.5 1677.13 4970.22 4970.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1190 0.001024 1024 320 1536 15232 0.794048 0.747488 16.0155 50.0021 67.6345 67.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1840 0.000256 4096 380 3888 70112 13.9799 704.068 419.365 1137.46 1137.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1080 0.000128 4096 250 16584 127456 27.6161 33.4766 6447.6 993.726 7502.56 7502.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1810 0.000512 1024 340 1248 35392 1.8919 29.5486 101.493 132.979 133.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 290 0.000128 512 65 408 14336 17.2902 3.26205 3.16128 147.691 171.645 171.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 470 0.001024 512 112 408 8064 0.896256 0.355008 1.53098 12.8642 15.7708 15.8763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1550 0.000256 4096 160 672 73360 13.9837 129.423 419.304 562.752 562.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 930 0.000512 1024 210 552 29120 2.31331 1.64438 13.0145 59.7847 76.8563 76.9488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 940 0.000512 2048 180 1584 32144 3.48867 65.9713 104.955 174.458 174.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1980 6.4e-05 4096 400 3624 284672 71.7234 55.6205 4865.76 1675.53 6668.76 6668.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1190 0.001024 1024 320 1536 15360 0.800768 0.749792 24.1979 51.2213 77.0412 77.1167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1840 0.000256 4096 380 3888 70208 13.9879 1058.96 419.226 1492.22 1492.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1080 0.000128 4096 250 16584 127488 27.6287 33.4356 9373.43 992.355 10427 10427.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1810 0.000512 1024 340 1248 35456 1.89408 44.6184 101.468 148.026 148.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 290 0.000128 512 65 408 32768 17.1369 3.40378 9.67251 143.228 173.682 173.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 470 0.001024 512 112 408 9216 0.897152 0.364288 2.60486 13.2485 17.24 17.3466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1550 0.000256 4096 160 672 73408 13.9817 197.841 428.784 640.649 640.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 930 0.000512 1024 210 552 29696 2.32528 1.66586 19.9935 60.2611 84.346 84.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 940 0.000512 2048 180 1584 32192 3.49133 101.29 104.849 209.675 209.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1980 6.4e-05 4096 400 3624 284672 71.7197 55.6278 3213.87 1676.05 5017.39 5017.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1190 0.001024 1024 320 1536 15104 0.791968 0.739936 15.6448 49.9121 67.1606 67.2357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1840 0.000256 4096 380 3888 70144 13.9899 681.589 419.24 1114.86 1114.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1080 0.000128 4096 250 16584 127232 27.541 33.4628 5944.38 991.906 6997.46 6997.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1810 0.000512 1024 340 1248 35328 1.88816 29.2423 101.387 132.563 132.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 290 0.000128 512 65 408 16384 17.627 3.42762 3.63171 149.973 174.908 175.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 470 0.001024 512 112 408 8192 0.872032 0.354304 1.66333 12.6037 15.6215 15.7272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1550 0.000256 4096 160 672 73344 13.9786 132.558 418.894 565.476 565.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 930 0.000512 1024 210 552 29696 2.33162 1.67139 13.6318 59.3363 77.0755 77.1707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 940 0.000512 2048 180 1584 32128 3.48752 67.0108 104.852 175.393 175.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1980 6.4e-05 4096 400 3624 284544 71.9396 55.7158 5331.1 1675.2 7134.09 7134.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1190 0.001024 1024 320 1536 15408 0.724576 0.74912 26.6849 51.2118 79.4403 79.5176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1840 0.000256 4096 380 3888 70200 13.9837 1191.32 419.315 1624.66 1624.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1080 0.000128 4096 250 16584 127440 27.6748 33.4978 10878 992.159 11931.4 11931.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1810 0.000512 1024 340 1248 35424 1.8881 48.8797 101.453 152.264 152.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 290 0.000128 512 65 408 27648 16.6218 3.34723 8.99379 130.094 159.304 159.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 470 0.001024 512 112 408 8640 0.8944 0.358688 2.72154 12.9547 17.0522 17.1617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1550 0.000256 4096 160 672 73440 13.982 215.747 419.163 648.937 648.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 930 0.000512 1024 210 552 29664 2.32726 1.66298 21.9818 59.2292 85.3005 85.3949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 940 0.000512 2048 180 1584 32184 3.48979 110.859 104.87 219.262 219.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1980 6.4e-05 4096 400 3624 284544 71.7803 55.6691 3731.39 1676.73 5535.69 5535.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1190 0.001024 1024 320 1536 15264 0.796384 0.743744 18.5651 51.1342 71.3139 71.3929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1840 0.000256 4096 380 3888 70128 13.9834 833.716 419.588 1267.33 1267.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1080 0.000128 4096 250 16584 127296 27.6268 33.5028 7603.1 994.396 8658.78 8658.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1810 0.000512 1024 340 1248 35280 1.88806 33.9364 102.437 138.31 138.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 290 0.000128 512 65 408 18432 17.4647 3.77242 4.57824 145.142 171.202 171.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 470 0.001024 512 112 408 8064 0.878624 0.349536 1.85466 12.6288 15.8382 15.9447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1550 0.000256 4096 160 672 73296 13.9763 150.656 419.08 583.76 583.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 930 0.000512 1024 210 552 29376 2.31498 1.64518 15.4001 58.7114 78.17 78.2622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 940 0.000512 2048 180 1584 32112 3.488 77.5578 104.937 186.029 186.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1980 6.4e-05 4096 400 3624 284480 71.7985 55.7046 5070.81 1676.92 6875.35 6875.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1190 0.001024 1024 320 1536 15200 0.79872 0.745216 24.9774 51.1334 77.7297 77.8015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1840 0.000256 4096 380 3888 70160 13.9695 1132.06 419.397 1565.47 1565.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1080 0.000128 4096 250 16584 127520 27.625 33.4926 10395.1 993.187 11449.6 11449.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1810 0.000512 1024 340 1248 35440 1.88858 46.2922 101.509 149.73 149.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 290 0.000128 512 65 408 30720 17.0948 3.39728 9.49878 141.146 171.383 171.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 470 0.001024 512 112 408 8960 0.8904 0.361312 2.65792 13.0963 17.1345 17.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1550 0.000256 4096 160 672 73360 13.984 204.115 419.047 637.19 637.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 930 0.000512 1024 210 552 29440 2.32045 1.64835 20.7424 59.1912 84.0041 84.0916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 940 0.000512 2048 180 1584 32160 3.47821 105.136 104.886 213.543 213.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1980 6.4e-05 4096 400 3624 284160 71.6102 55.6191 3617.87 1676.1 5421.32 5421.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1190 0.001024 1024 320 1536 15040 0.791104 0.74272 17.9573 49.9544 69.5188 69.5958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1840 0.000256 4096 380 3888 70080 13.9789 805.988 419.076 1239.09 1239.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1080 0.000128 4096 250 16584 127040 27.5156 33.4843 7352.02 992.436 8405.62 8405.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1810 0.000512 1024 340 1248 35360 1.89235 33.3227 101.468 136.728 136.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 290 0.000128 512 65 408 20480 16.7023 3.26451 4.9127 144.013 169.141 169.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 470 0.001024 512 112 408 8960 0.894464 0.362496 1.98272 13.1474 16.5137 16.6236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1550 0.000256 4096 160 672 73280 13.9878 146.345 418.721 579.101 579.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 930 0.000512 1024 210 552 28800 2.30979 1.64333 14.5348 58.4058 76.9928 77.0855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 940 0.000512 2048 180 1584 32000 3.4703 75.1168 104.596 183.227 183.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1980 6.4e-05 4096 400 3624 284544 71.6155 55.6092 6440.07 1675.08 8242.48 8242.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1190 0.001024 1024 320 1536 15360 0.720768 0.747072 32.7786 51.1809 85.4992 85.5749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1840 0.000256 4096 380 3888 70176 13.9846 1432.5 419.142 1865.68 1865.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1080 0.000128 4096 250 16584 127488 27.5045 33.4806 13108 992.032 14161.2 14161.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1810 0.000512 1024 340 1248 35424 1.89437 61.0709 101.465 164.474 164.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 290 0.000128 512 65 408 24576 16.8712 4.32822 9.86707 118.456 149.766 149.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 470 0.001024 512 112 408 8448 0.902144 0.36096 3.23456 13.0972 17.7252 17.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1550 0.000256 4096 160 672 73344 13.9833 259.627 418.731 692.387 692.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 930 0.000512 1024 210 552 29568 2.32064 1.66502 26.6434 59.061 89.7924 89.8867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 940 0.000512 2048 180 1584 32160 3.49085 134.012 104.851 242.4 242.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1980 6.4e-05 4096 400 3624 284160 71.7108 55.6237 4197.9 1673.57 5998.92 5999.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1190 0.001024 1024 320 1536 14976 0.793792 0.744608 21.2678 49.9936 72.8696 72.9436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1840 0.000256 4096 380 3888 70080 13.9836 932.006 419.312 1365.35 1365.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1080 0.000128 4096 250 16584 127104 27.5404 33.5168 8521.7 993.133 9576.05 9576.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1810 0.000512 1024 340 1248 35328 1.89235 39.4007 109.002 150.335 150.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 290 0.000128 512 65 408 24576 16.8857 3.34848 6.68544 135.824 162.991 163.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 470 0.001024 512 112 408 7680 0.886368 0.348832 2.10643 12.6476 16.1178 16.2226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1550 0.000256 4096 160 672 73152 13.9848 167.108 418.218 599.353 599.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 930 0.000512 1024 210 552 29184 2.30902 1.64387 17.1763 58.3952 79.6246 79.7173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 940 0.000512 2048 180 1584 32064 3.488 85.9701 104.848 194.349 194.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1980 6.4e-05 4096 400 3624 284400 72.1695 55.747 6375.24 1677.66 8180.95 8181.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1190 0.001024 1024 320 1536 15200 0.723936 0.749056 32.3932 51.2163 85.1544 85.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1840 0.000256 4096 380 3888 70100 13.9633 1417.27 419.051 1850.33 1850.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1080 0.000128 4096 250 16584 127200 27.7861 33.5269 12964.5 993.32 14019.2 14019.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1810 0.000512 1024 340 1248 35400 1.89059 60.8714 101.485 164.291 164.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 290 0.000128 512 65 408 25600 17.6239 3.40378 10.1825 127.378 158.832 159.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 470 0.001024 512 112 408 8800 0.901088 0.362432 3.37456 13.1078 17.8707 17.9794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1550 0.000256 4096 160 672 73400 13.9814 257.545 419.437 691.01 691.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 930 0.000512 1024 210 552 29600 2.33206 1.66048 26.2457 59.1852 89.5239 89.6184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 940 0.000512 2048 180 1584 32100 3.47638 132.184 104.776 240.482 240.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1980 6.4e-05 4096 400 3624 284000 71.9333 55.7196 4308.93 1675.85 6112.55 6112.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1190 0.001024 1024 320 1536 14800 0.794688 0.743008 20.815 50.0283 72.452 72.5265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1840 0.000256 4096 380 3888 70000 13.9624 958.845 419.098 1391.95 1392.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1080 0.000128 4096 250 16584 127200 27.686 33.5873 8729.87 994.366 9785.67 9785.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1810 0.000512 1024 340 1248 35200 1.88368 38.9431 101.352 142.221 142.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 290 0.000128 512 65 408 25600 17.6321 3.39622 7.12134 143.861 172.255 172.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 470 0.001024 512 112 408 8000 0.919968 0.362304 2.2304 13.1762 16.8149 16.9204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1550 0.000256 4096 160 672 73200 13.9756 173.416 418.77 606.204 606.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 930 0.000512 1024 210 552 28800 2.32454 1.6417 17.5453 59.4782 81.0855 81.1733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 940 0.000512 2048 180 1584 32000 3.47466 88.9643 104.765 197.244 197.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1980 6.4e-05 4096 400 3624 284480 71.7884 55.6819 6265.36 1676.62 8069.56 8069.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1190 0.001024 1024 320 1536 15232 0.71792 0.741664 31.5577 49.9918 83.0824 83.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1840 0.000256 4096 380 3888 70112 13.9757 1394.85 419.156 1828.03 1828.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1080 0.000128 4096 250 16584 127456 27.6216 33.4822 12732.5 993.384 13787.2 13787.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1810 0.000512 1024 340 1248 35392 1.89254 58.6383 101.494 162.068 162.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 290 0.000128 512 65 408 14336 17.2922 3.25878 5.81664 119.145 145.763 145.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 470 0.001024 512 112 408 8064 0.894272 0.35616 2.97158 12.8581 17.2087 17.3179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1550 0.000256 4096 160 672 73360 13.9776 251.429 419.179 684.627 684.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 930 0.000512 1024 210 552 29120 2.31091 1.64858 25.2026 58.5566 87.8192 87.9103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 940 0.000512 2048 180 1584 32144 3.4871 129.495 104.923 237.948 238.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1980 6.4e-05 4096 400 3624 284032 71.634 55.6278 4113.01 1675.09 5915.47 5915.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1190 0.001024 1024 320 1536 15232 0.7968 0.746208 20.5245 51.2025 73.3435 73.4173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1840 0.000256 4096 380 3888 69888 13.9665 912.872 418.736 1345.62 1345.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1080 0.000128 4096 250 16584 127232 27.498 33.4858 8354.21 994.316 9409.66 9409.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1810 0.000512 1024 340 1248 35168 1.88618 37.589 101.343 140.862 140.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 24 290 0.000128 512 65 408 0 3.26042 0.005856 145.371 148.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 470 0.001024 512 112 408 7168 0.870944 3.61907 1.84688 157.706 164.251 15.6285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1550 0.000256 4096 160 672 73248 13.9804 165.746 422.333 602.105 602.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 930 0.000512 1024 210 552 28672 2.32387 1.65206 16.6071 58.7883 79.4681 79.5645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 940 0.000512 2048 180 1584 32032 3.48774 85.4201 104.938 193.888 193.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1980 6.4e-05 4096 400 3624 284160 71.9728 55.7385 6033.51 1675.38 7836.72 7836.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1190 0.001024 1024 320 1536 15120 0.718848 0.741376 29.9223 49.9187 81.3748 81.4537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1840 0.000256 4096 380 3888 70080 13.9732 1341.17 419.045 1774.23 1774.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1080 0.000128 4096 250 16584 127200 27.6892 33.5116 12250.1 993.589 13305 13305.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1810 0.000512 1024 340 1248 35400 1.88928 55.8997 101.509 159.34 159.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 290 0.000128 512 65 408 30720 17.1275 3.40173 11.4836 130.197 162.457 162.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 470 0.001024 512 112 408 8640 0.90016 0.362912 3.15485 13.1238 17.6692 17.7766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1550 0.000256 4096 160 672 73320 13.9855 243.019 419.03 676.081 676.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 930 0.000512 1024 210 552 29280 2.33901 1.66707 24.6826 60.2977 89.0884 89.1828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 940 0.000512 2048 180 1584 32040 3.47152 125.159 104.67 233.346 233.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1980 6.4e-05 4096 400 3624 284160 71.7476 55.6872 3881.86 1674.34 5683.76 5683.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1190 0.001024 1024 320 1536 14880 0.7952 0.743424 19.2288 51.1124 71.9545 72.0281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1840 0.000256 4096 380 3888 69840 13.9651 860.277 418.08 1292.37 1292.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1080 0.000128 4096 250 16584 127200 27.6337 33.5802 7891.89 994.035 8947.29 8947.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1810 0.000512 1024 340 1248 35280 1.89037 36.6113 101.458 140.005 140.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 290 0.000128 512 65 408 30720 17.0965 3.39709 7.79498 148.428 176.96 177.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 470 0.001024 512 112 408 7680 0.929856 0.362272 1.89949 13.1891 16.5064 16.6102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1550 0.000256 4096 160 672 73200 13.9774 155.84 418.709 588.57 588.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 930 0.000512 1024 210 552 28800 2.31805 1.6447 15.6308 59.5375 79.229 79.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 940 0.000512 2048 180 1584 31920 3.47098 80.5613 104.567 188.643 188.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1980 6.4e-05 4096 400 3624 284672 71.7544 55.6052 5776.5 1676.11 7580.09 7580.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1190 0.001024 1024 320 1536 15104 0.79104 0.743328 28.6669 49.9128 80.186 80.2591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1840 0.000256 4096 380 3888 70144 13.9796 1284.62 419.222 1717.87 1717.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1080 0.000128 4096 250 16584 127232 27.5253 33.4455 11699.4 991.661 12752.2 12752.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1810 0.000512 1024 340 1248 35328 1.88656 53.1721 101.387 156.488 156.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 290 0.000128 512 65 408 16384 17.6385 3.34819 6.11395 128.938 156.282 156.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 470 0.001024 512 112 408 8192 0.870368 0.34816 2.87334 12.6073 16.8236 16.9247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1550 0.000256 4096 160 672 73344 13.9779 232.802 425.404 672.227 672.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 930 0.000512 1024 210 552 29696 2.32883 1.67117 23.927 59.3346 87.3598 87.4522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 940 0.000512 2048 180 1584 32128 3.48979 120.013 104.85 228.397 228.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1980 6.4e-05 4096 400 3624 283648 71.6113 55.5738 3924.65 1671.09 5723.04 5723.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1190 0.001024 1024 320 1536 14848 0.789632 0.741632 19.4036 49.7453 70.7525 70.8283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1840 0.000256 4096 380 3888 69888 13.9713 868.8 418.545 1301.36 1301.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1080 0.000128 4096 250 16584 126976 27.5353 33.4275 8013.38 991.867 9066.37 9066.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1810 0.000512 1024 340 1248 35072 1.87597 36.5814 101.218 139.717 139.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 24 290 0.000128 512 65 408 0 2.90611 0.00464 134.975 137.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 470 0.001024 512 112 408 8192 0.879392 3.27411 2.02163 147.666 154.049 16.1792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1550 0.000256 4096 160 672 73216 13.9837 158.683 418.896 591.605 591.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 930 0.000512 1024 210 552 28672 2.2919 1.61734 15.7758 59.1911 78.9734 79.0654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 940 0.000512 2048 180 1584 32000 3.48624 81.2912 104.855 189.675 189.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1980 6.4e-05 4096 400 3625 284800 71.6724 55.6093 4714 1677.51 6518.91 6519.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1190 0.001024 1024 320 1550 15360 0.796672 0.75136 23.6305 51.202 76.4514 76.5272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1840 0.000256 4096 380 3900 70208 13.9814 1055.18 419.545 1488.76 1488.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1080 0.000128 4096 250 16600 127552 27.5333 33.4786 9617.27 992.591 10671 10671.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1810 0.000512 1024 340 1250 35456 1.89235 43.3039 101.481 146.724 146.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 290 0.000128 512 65 400 36864 16.7806 3.40714 10.0907 146.804 177.329 177.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 470 0.001024 512 112 400 8960 0.899968 0.365152 2.43226 13.2404 17.0615 17.1666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1550 0.000256 4096 160 675 73440 13.9876 193.224 419.369 626.625 626.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 930 0.000512 1024 210 550 29440 2.32438 1.66307 34.6565 60.7908 99.5383 99.6291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 940 0.000512 2048 180 1575 32256 3.48774 97.1789 104.925 205.634 205.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1980 6.4e-05 4096 400 3625 284640 72.1066 55.7242 4232.88 1676.73 6037.55 6037.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1190 0.001024 1024 320 1550 15360 0.797536 0.748832 20.8374 51.1842 73.6397 73.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1840 0.000256 4096 380 3900 70200 13.986 946.858 419.521 1380.41 1380.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1080 0.000128 4096 250 16600 127520 27.7266 33.5007 8632.21 992.723 9686.32 9686.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1810 0.000512 1024 340 1250 35440 1.8873 38.1195 101.466 141.516 141.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 290 0.000128 512 65 400 35840 16.66 3.39792 8.83648 148.777 177.909 178.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 470 0.001024 512 112 400 8640 0.896448 0.36096 2.128 13.0683 16.5814 16.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1550 0.000256 4096 160 675 73440 13.9792 171.352 419.373 604.744 604.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 930 0.000512 1024 210 550 29440 2.3321 1.66093 17.0861 60.8624 82.0394 82.1332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 940 0.000512 2048 180 1575 32240 3.48262 87.0071 104.893 195.425 195.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1980 6.4e-05 4096 400 3625 284480 71.8053 55.6933 2725.63 1675.9 4529.14 4529.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1190 0.001024 1024 320 1550 15200 0.797024 0.741664 13.5436 51.112 66.2676 66.3407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1840 0.000256 4096 380 3900 70160 13.9836 608.401 419.21 1041.64 1041.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1080 0.000128 4096 250 16600 127520 27.5727 33.4966 5563.68 992.461 6617.37 6617.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1810 0.000512 1024 340 1250 35360 1.88621 24.9304 101.378 128.237 128.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 290 0.000128 512 65 400 30720 17.0985 3.39315 5.26067 162.318 188.315 188.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 470 0.001024 512 112 400 8320 0.904608 0.359968 1.44138 13.0896 15.9211 16.0269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1550 0.000256 4096 160 675 73360 13.9788 110.379 419.001 543.405 543.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 930 0.000512 1024 210 550 29120 2.32445 1.64845 29.6556 59.1268 92.8568 92.9457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 940 0.000512 2048 180 1575 32160 3.4775 56.1234 104.72 164.363 164.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1980 6.4e-05 4096 400 3625 284736 71.7944 55.6731 4509.77 1675.57 6312.93 6313.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1190 0.001024 1024 320 1550 15264 0.795136 0.746816 22.4725 51.1076 75.197 75.2723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1840 0.000256 4096 380 3900 70176 13.9803 1009.16 419.054 1442.24 1442.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1080 0.000128 4096 250 16600 127584 27.5906 33.4991 9213.4 991.937 10266.6 10266.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1810 0.000512 1024 340 1250 35424 1.88826 41.4468 101.405 144.786 144.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 290 0.000128 512 65 400 30720 17.1091 3.39683 8.23744 143.113 172.109 172.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 470 0.001024 512 112 400 8448 0.899808 0.360448 2.25565 13.1313 16.7708 16.8755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1550 0.000256 4096 160 675 73440 13.9854 182.635 419.023 615.692 615.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 930 0.000512 1024 210 550 29568 2.33078 1.66787 18.2732 59.7923 82.1682 82.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 940 0.000512 2048 180 1575 32256 3.48352 93.0638 107.234 203.828 203.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1980 6.4e-05 4096 400 3625 284544 71.6116 55.6034 2911.58 1675.05 4713.96 4714.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1190 0.001024 1024 320 1550 15168 0.797792 0.746656 14.473 51.1832 67.2735 67.3526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1840 0.000256 4096 380 3900 70080 13.9711 647.461 418.789 1080.27 1080.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1080 0.000128 4096 250 16600 127488 27.5007 33.4807 5959.18 992.706 7013.02 7013.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1810 0.000512 1024 340 1250 35328 1.88403 26.5639 101.345 129.836 129.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 290 0.000128 512 65 400 24576 16.8601 3.34714 4.59805 153.695 178.744 178.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 470 0.001024 512 112 400 8448 0.901984 0.362496 1.56541 13.102 16.0568 16.1644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1550 0.000256 4096 160 675 73344 13.9735 117.24 418.961 550.217 550.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 930 0.000512 1024 210 550 29184 2.32666 1.66301 11.8927 59.0836 75.0678 75.1596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 940 0.000512 2048 180 1575 32160 3.47898 59.7361 104.759 168.016 168.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1980 6.4e-05 4096 400 3625 284480 71.9227 55.7076 4824.28 1676.62 6628.64 6628.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1190 0.001024 1024 320 1550 15232 0.796864 0.745472 24.469 51.1279 77.2116 77.2876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1840 0.000256 4096 380 3900 70168 13.9843 1079.48 419.455 1512.97 1513.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1080 0.000128 4096 250 16600 127456 27.6439 33.508 9839.03 993.056 10893.4 10893.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1810 0.000512 1024 340 1250 35448 1.89654 44.9807 101.585 148.506 148.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 290 0.000128 512 65 400 28672 16.9005 3.37283 8.25488 136.734 165.507 165.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 470 0.001024 512 112 400 8512 0.902592 0.361952 2.36787 13.1269 16.887 16.9957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1550 0.000256 4096 160 675 73416 13.9899 196.378 419.365 629.778 629.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 930 0.000512 1024 210 550 29568 2.34038 1.66752 19.6641 59.2235 83.0002 83.0952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 940 0.000512 2048 180 1575 32200 3.47978 100.002 104.835 208.363 208.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1980 6.4e-05 4096 400 3625 284480 71.7573 55.687 3042.19 1675.48 4845.23 4845.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1190 0.001024 1024 320 1550 15008 0.792576 0.741376 15.3321 49.9693 66.9084 66.9839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1840 0.000256 4096 380 3900 70112 13.9796 678.787 419.124 1111.94 1111.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1080 0.000128 4096 250 16600 127456 27.5512 33.5108 6205.58 992.731 7259.53 7259.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1810 0.000512 1024 340 1250 35392 1.90669 28.5553 101.456 131.96 132.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 290 0.000128 512 65 400 14336 17.2947 3.25421 3.0617 150.515 174.369 174.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 470 0.001024 512 112 400 8064 0.894464 0.354464 1.49616 12.8516 15.7252 15.8287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1550 0.000256 4096 160 675 73360 13.986 125.817 419.111 558.966 559.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 930 0.000512 1024 210 550 29120 2.31168 1.64637 12.7302 59.8558 76.6399 76.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 940 0.000512 2048 180 1575 32144 3.48144 63.1925 104.746 171.461 171.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1980 6.4e-05 4096 400 3625 284672 71.7267 55.6142 4999.19 1677.21 6803.86 6803.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1190 0.001024 1024 320 1550 15360 0.798688 0.745728 24.8715 51.2391 77.7272 77.8051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1840 0.000256 4096 380 3900 70144 13.9683 1103.55 420.211 1537.78 1537.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1080 0.000128 4096 250 16600 127488 27.5645 33.4712 9871.79 993.206 10926.2 10926.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1810 0.000512 1024 340 1250 35392 1.88771 45.7585 101.434 149.126 149.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 290 0.000128 512 65 400 32768 17.1444 3.40637 9.79728 142.476 173.068 173.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 470 0.001024 512 112 400 8704 0.906848 0.364768 2.53827 13.2619 17.2003 17.3079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1550 0.000256 4096 160 675 73408 13.9858 203.889 419.37 637.29 637.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 930 0.000512 1024 210 550 29440 2.32541 1.66678 20.5823 60.4382 85.1107 85.2007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 940 0.000512 2048 180 1575 32192 3.48182 103.69 104.845 212.059 212.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1980 6.4e-05 4096 400 3625 284672 71.7619 55.6265 3320.99 1677.53 5126.03 5126.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1190 0.001024 1024 320 1550 15104 0.790944 0.746784 16.2663 49.9365 67.8138 67.8871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1840 0.000256 4096 380 3900 70016 13.973 713.488 419.199 1146.71 1146.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1080 0.000128 4096 250 16600 127232 27.5397 33.4479 6221 992.637 7274.78 7274.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1810 0.000512 1024 340 1250 35328 1.88109 30.3923 101.439 133.758 133.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 290 0.000128 512 65 400 16384 17.6297 3.34333 3.73827 150.267 175.224 175.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 470 0.001024 512 112 400 7168 0.894592 0.349888 1.56384 12.6208 15.5569 15.6616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1550 0.000256 4096 160 675 73344 13.9773 137.179 419.483 570.684 570.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 930 0.000512 1024 210 550 29184 2.34013 1.67075 13.8539 59.3901 77.3492 77.4422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 940 0.000512 2048 180 1575 32128 3.47766 68.9887 104.847 177.357 177.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1980 6.4e-05 4096 400 3625 284544 71.9398 55.7345 5323.49 1676.18 7127.46 7127.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1190 0.001024 1024 320 1550 15264 0.72224 0.7472 26.8207 51.2315 79.5926 79.6675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1840 0.000256 4096 380 3900 70128 13.9695 1197.3 419.279 1630.6 1630.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1080 0.000128 4096 250 16600 127440 27.6419 33.4926 10938.2 994.292 11993.7 11993.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1810 0.000512 1024 340 1250 35424 1.89235 48.9697 101.489 152.393 152.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 290 0.000128 512 65 400 27648 16.6302 3.34451 8.91011 132.328 161.458 161.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 470 0.001024 512 112 400 8064 0.903872 0.357216 2.53504 12.9647 16.8893 16.9975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1550 0.000256 4096 160 675 73368 13.9776 215.853 419.144 649.023 649.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 930 0.000512 1024 210 550 29376 2.33398 1.66323 21.7043 59.1805 84.9792 85.0739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 940 0.000512 2048 180 1575 32184 3.4807 109.935 104.827 218.286 218.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1980 6.4e-05 4096 400 3625 284544 71.7447 55.6724 3804.43 1675.52 5607.49 5607.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1190 0.001024 1024 320 1550 14976 0.794848 0.745472 18.9685 51.1118 71.6919 71.7698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1840 0.000256 4096 380 3900 69984 13.966 854.567 418.648 1287.23 1287.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1080 0.000128 4096 250 16600 127296 27.5589 33.53 7783.93 993.868 8839.05 8839.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1810 0.000512 1024 340 1250 35280 1.88778 35.1155 101.352 138.399 138.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 290 0.000128 512 65 400 18432 17.4673 3.34499 4.62448 144.752 170.425 170.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 470 0.001024 512 112 400 6912 0.895328 0.346112 1.75645 12.6229 15.7486 15.8536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1550 0.000256 4096 160 675 73296 13.9817 154.672 418.836 587.534 587.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 930 0.000512 1024 210 550 28800 2.32442 1.64205 15.4611 59.7182 79.2441 79.3359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 940 0.000512 2048 180 1575 32112 3.47222 79.0155 104.749 187.281 187.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1980 6.4e-05 4096 400 3625 284480 71.7915 55.6913 5164.26 1675.26 6967.11 6967.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1190 0.001024 1024 320 1550 15200 0.79872 0.747296 25.6326 51.1081 78.3575 78.4324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1840 0.000256 4096 380 3900 70160 13.9828 1159.91 419.09 1593.03 1593.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1080 0.000128 4096 250 16600 127520 27.5408 33.4921 10602.5 992.13 11655.8 11656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1810 0.000512 1024 340 1250 35360 1.88483 46.9912 101.364 150.284 150.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 290 0.000128 512 65 400 30720 17.0866 3.3945 9.62272 138.708 169.056 169.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 470 0.001024 512 112 400 8320 0.903648 0.361888 2.5679 13.0856 17.046 17.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1550 0.000256 4096 160 675 73360 13.9758 209.711 418.735 642.468 642.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 930 0.000512 1024 210 550 29120 2.32461 1.65043 21.0505 58.9218 84.0512 84.1414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 940 0.000512 2048 180 1575 32160 3.48269 107.147 104.676 215.348 215.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1980 6.4e-05 4096 400 3625 284160 71.5969 55.6118 3622.74 1676.32 5426.38 5426.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1190 0.001024 1024 320 1550 15040 0.790528 0.743424 18.1367 49.9509 69.6956 69.7711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1840 0.000256 4096 380 3900 70080 13.9806 810.897 419.191 1244.11 1244.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1080 0.000128 4096 250 16600 127040 27.5049 33.472 7391.67 992.362 8445.16 8445.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1810 0.000512 1024 340 1250 35200 1.88006 33.3517 101.261 136.537 136.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 290 0.000128 512 65 400 20480 16.704 3.2528 4.8817 146.421 171.505 171.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 470 0.001024 512 112 400 7680 0.922016 0.361312 1.87296 13.1387 16.4269 16.5318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1550 0.000256 4096 160 675 73280 13.9798 148.101 419.943 582.066 582.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 930 0.000512 1024 210 550 28800 2.3113 1.6425 14.8029 59.6673 78.5234 78.6111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 940 0.000512 2048 180 1575 32000 3.46931 75.2444 104.489 183.245 183.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1980 6.4e-05 4096 400 3625 284544 71.6233 55.5993 6281.4 1675.3 8084.03 8084.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1190 0.001024 1024 320 1550 15168 0.718752 0.749824 32.4092 51.179 85.1294 85.2009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1840 0.000256 4096 380 3900 70080 13.968 1402.85 418.884 1835.75 1835.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1080 0.000128 4096 250 16600 127488 27.507 33.4693 12804.4 993.796 13859.3 13859.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1810 0.000512 1024 340 1250 35328 1.89008 60.0249 101.362 163.32 163.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 290 0.000128 512 65 400 24576 16.8561 3.3479 9.4399 119.781 149.68 149.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 470 0.001024 512 112 400 8448 0.899296 0.362272 3.19862 13.1037 17.6962 17.7992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1550 0.000256 4096 160 675 73344 13.9852 254.109 418.899 687.038 687.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 930 0.000512 1024 210 550 29184 2.32272 1.66403 25.6371 59.9149 89.6377 89.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 940 0.000512 2048 180 1575 32160 3.48128 129.869 104.766 238.16 238.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1980 6.4e-05 4096 400 3625 284160 71.7459 55.6503 4231.3 1673.79 6032.6 6032.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1190 0.001024 1024 320 1550 14976 0.794048 0.745472 21.1016 49.9964 72.7093 72.7818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1840 0.000256 4096 380 3900 69888 13.9728 942.739 418.472 1375.23 1375.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1080 0.000128 4096 250 16600 127104 27.5579 33.5199 8627.88 993.289 9682.41 9682.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1810 0.000512 1024 340 1250 35136 1.8793 38.6049 101.231 141.758 141.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 290 0.000128 512 65 400 24576 16.8814 3.39974 6.6017 145.882 173.008 173.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 470 0.001024 512 112 400 7680 0.886816 0.34864 2.19978 12.6492 16.2125 16.3182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1550 0.000256 4096 160 675 73152 13.9655 171.217 418.382 603.608 603.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 930 0.000512 1024 210 550 28416 2.32054 1.64147 17.0084 59.4979 80.5689 80.6605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 940 0.000512 2048 180 1575 32064 3.48022 87.5827 104.76 195.868 195.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1980 6.4e-05 4096 400 3625 284800 72.1224 55.7555 6339.23 1677.42 8144.63 8144.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1190 0.001024 1024 320 1550 15200 0.722944 0.746656 32.6699 51.2104 85.419 85.4938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1840 0.000256 4096 380 3900 70100 13.9735 1416.51 419.233 1849.76 1849.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1080 0.000128 4096 250 16600 127400 27.7006 33.4989 12936.5 992.32 13990.2 13990.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1810 0.000512 1024 340 1250 35400 1.8937 60.7804 101.489 164.207 164.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 290 0.000128 512 65 400 25600 17.6182 3.39968 9.92662 125.884 157.074 157.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 470 0.001024 512 112 400 8000 0.913344 0.361472 3.1063 13.1166 17.6234 17.7337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1550 0.000256 4096 160 675 73300 13.9826 257.568 425.718 697.312 697.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 930 0.000512 1024 210 550 29200 2.33878 1.65862 25.8805 59.1036 89.0779 89.1693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 940 0.000512 2048 180 1575 32200 3.488 130.925 104.941 239.395 239.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1980 6.4e-05 4096 400 3625 284000 71.906 55.722 4223.64 1676 6027.39 6027.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1190 0.001024 1024 320 1550 14800 0.794624 0.743968 20.9572 50.0261 72.5964 72.6733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1840 0.000256 4096 380 3900 70000 13.9695 945.664 419.316 1378.99 1379.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1080 0.000128 4096 250 16600 127200 27.675 33.6033 8591.54 994.57 9647.55 9647.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1810 0.000512 1024 340 1250 35200 1.88624 38.8485 101.365 142.144 142.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 290 0.000128 512 65 400 25600 17.6383 3.40054 6.90832 146.679 174.871 175.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 470 0.001024 512 112 400 8000 0.91872 0.36272 2.29485 13.1802 16.8828 16.9882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1550 0.000256 4096 160 675 73200 13.977 170.922 418.972 603.918 603.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 930 0.000512 1024 210 550 28800 2.32269 1.64051 17.3212 59.5572 80.9448 81.0373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 940 0.000512 2048 180 1575 32000 3.47341 86.8146 104.684 195.015 195.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1980 6.4e-05 4096 400 3625 284480 71.7433 55.6687 6089.05 1675.51 7892.09 7892.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1190 0.001024 1024 320 1550 15008 0.717856 0.741216 30.4072 49.9725 81.9099 81.9878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1840 0.000256 4096 380 3900 70112 13.9809 1361.75 419.076 1794.85 1794.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1080 0.000128 4096 250 16600 127456 27.5577 33.5162 12427.4 1008.87 13497.5 13497.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1810 0.000512 1024 340 1250 35392 1.89171 56.9364 101.455 160.327 160.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 290 0.000128 512 65 400 14336 17.2915 3.24973 5.63789 120.029 146.453 146.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 470 0.001024 512 112 400 8064 0.894784 0.355424 2.90947 12.8529 17.1419 17.2483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1550 0.000256 4096 160 675 73360 13.988 247.351 419.011 680.397 680.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 930 0.000512 1024 210 550 29120 2.31232 1.6425 24.9754 58.8025 87.8323 87.9274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 940 0.000512 2048 180 1575 32144 3.48122 126.364 104.75 234.638 234.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1980 6.4e-05 4096 400 3625 284032 71.5964 55.6114 3969.18 1673.93 5770.44 5770.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1190 0.001024 1024 320 1550 14784 0.795424 0.746304 19.3975 51.1812 72.194 72.2688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1840 0.000256 4096 380 3900 69888 13.9681 885.208 418.518 1317.74 1317.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1080 0.000128 4096 250 16600 127232 27.5076 33.4828 8061.13 992.72 9115 9115.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1810 0.000512 1024 340 1250 35168 1.88147 36.4292 101.306 139.661 139.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 25 290 0.000128 512 65 400 0 3.26214 0.004128 141.099 144.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 470 0.001024 512 112 400 7168 0.86992 3.62243 1.87328 153.427 159.996 15.6468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1550 0.000256 4096 160 675 73248 13.9951 160.636 419.019 593.696 593.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 930 0.000512 1024 210 550 28672 2.32192 1.64864 16.1285 58.7556 78.9545 79.0467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 940 0.000512 2048 180 1575 32032 3.47606 82.2226 104.749 190.492 190.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1980 6.4e-05 4096 400 3625 284160 71.9066 55.7286 5875.37 1674.07 7677.18 7677.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1190 0.001024 1024 320 1550 15120 0.717216 0.735232 29.4059 49.8972 80.8296 80.9023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1840 0.000256 4096 380 3900 70080 13.9776 1315.89 419.068 1748.98 1749.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1080 0.000128 4096 250 16600 127200 27.6562 33.5478 11959 995.619 13016 13016.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1810 0.000512 1024 340 1250 35280 1.88461 54.2621 101.314 157.504 157.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 290 0.000128 512 65 400 30720 17.1145 3.39763 11.0404 120.668 152.471 152.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 470 0.001024 512 112 400 8640 0.902432 0.364 3.01082 13.1158 17.5164 17.6232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1550 0.000256 4096 160 675 73320 13.9835 238.489 418.814 671.329 671.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 930 0.000512 1024 210 550 29280 2.33706 1.66656 24.1285 60.2531 88.4858 88.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 940 0.000512 2048 180 1575 32160 3.4848 121.951 104.805 230.283 230.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1980 6.4e-05 4096 400 3625 284160 71.7191 55.6801 3931.62 1674.82 5733.95 5734.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1190 0.001024 1024 320 1550 14880 0.794368 0.745472 19.6327 51.1085 72.3547 72.4316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1840 0.000256 4096 380 3900 69840 13.976 875.692 418.336 1308.05 1308.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1080 0.000128 4096 250 16600 127200 27.6343 33.6129 8012.54 994.112 9068.05 9068.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1810 0.000512 1024 340 1250 35040 1.86982 36.6145 100.11 138.64 138.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 290 0.000128 512 65 400 30720 17.1085 3.40176 7.75805 148.598 177.113 177.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 470 0.001024 512 112 400 7680 0.929216 0.363232 1.98579 13.1945 16.599 16.7092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1550 0.000256 4096 160 675 73200 13.9838 159.286 418.843 592.158 592.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 930 0.000512 1024 210 550 28800 2.32038 1.64416 15.8015 58.5138 78.3806 78.4712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 940 0.000512 2048 180 1575 31920 3.47341 80.9678 104.49 188.974 189.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1980 6.4e-05 4096 400 3625 284672 71.6983 55.6063 5649.23 1677.15 7453.8 7453.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1190 0.001024 1024 320 1550 15104 0.7168 0.746752 28.9524 49.9307 80.4151 80.4864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1840 0.000256 4096 380 3900 70016 13.9694 1261.42 418.9 1694.34 1694.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1080 0.000128 4096 250 16600 127232 27.5176 33.4445 11474.5 992.484 12528.1 12528.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1810 0.000512 1024 340 1250 35328 1.88656 53.7423 101.437 157.11 157.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 290 0.000128 512 65 400 16384 17.6348 3.34438 6.01584 127.146 154.377 154.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 470 0.001024 512 112 400 7168 0.892608 0.349152 2.53347 12.6201 16.5198 16.6217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1550 0.000256 4096 160 675 73344 13.9983 228.514 419.31 661.868 661.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 930 0.000512 1024 210 550 29184 2.33827 1.66982 23.0803 60.2128 87.3982 87.4866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 940 0.000512 2048 180 1575 32128 3.47312 116.052 104.821 224.391 224.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1980 6.4e-05 4096 400 3625 283648 71.6431 55.5727 4027.26 1670.73 5825.33 5825.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1190 0.001024 1024 320 1550 14848 0.786432 0.737184 19.9366 49.7366 71.2673 71.3438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1840 0.000256 4096 380 3900 69888 13.9726 896.649 418.687 1329.36 1329.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1080 0.000128 4096 250 16600 126976 27.5212 33.4912 8188.81 991.441 9241.43 9241.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1810 0.000512 1024 340 1250 35072 1.87706 36.9766 101.209 140.103 140.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 25 290 0.000128 512 65 400 0 2.90611 0.004928 134.474 137.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 470 0.001024 512 112 400 6144 0.92704 3.27152 1.76733 147.16 153.329 15.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1550 0.000256 4096 160 675 73216 13.9802 162.691 418.98 595.696 595.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 930 0.000512 1024 210 550 27648 2.30605 1.61587 15.6817 58.9915 78.696 78.7845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 940 0.000512 2048 180 1575 32000 3.47974 82.6471 104.72 190.891 190.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1980 6.4e-05 4096 400 3648 284672 71.71 55.6218 4148.44 1676.08 5951.98 5952.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1190 0.001024 1024 320 1536 15488 0.796672 0.74752 20.1379 51.1791 72.9349 73.0101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1840 0.000256 4096 380 3904 70208 13.9924 924.149 419.251 1357.44 1357.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1080 0.000128 4096 250 16576 127488 27.5931 33.4469 8395.98 993.401 9450.59 9450.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1810 0.000512 1024 340 1248 35488 1.89248 36.8991 101.469 140.305 140.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 290 0.000128 512 65 416 20480 18.3016 3.40787 5.16125 150.154 177.273 177.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 470 0.001024 512 112 416 8704 0.905664 0.363968 2.10166 13.231 16.7253 16.8325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1550 0.000256 4096 160 672 73472 13.9883 168.673 421.382 604.087 604.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 930 0.000512 1024 210 544 30080 2.31811 1.66243 28.6966 60.8844 93.6599 93.7524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 940 0.000512 2048 180 1600 32160 3.49226 86.059 104.875 194.472 194.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1980 6.4e-05 4096 400 3648 284416 71.732 55.6421 2665.96 1675.37 4468.81 4468.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1190 0.001024 1024 320 1536 15488 0.799872 0.749312 13.1301 51.2132 65.9653 66.0397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1840 0.000256 4096 380 3904 70144 13.9724 591.051 418.868 1023.94 1023.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1080 0.000128 4096 250 16576 127488 27.6294 33.4428 5400.62 992.151 6454.01 6454.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1810 0.000512 1024 340 1248 35456 1.89142 24.1115 101.464 127.511 127.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 290 0.000128 512 65 416 16384 18.7529 3.4041 3.01398 162.276 187.685 187.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 470 0.001024 512 112 416 8704 0.906688 0.363968 1.48781 13.2449 16.1291 16.2376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1550 0.000256 4096 160 672 73408 13.9861 305.339 418.917 738.29 738.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 930 0.000512 1024 210 544 29952 2.32691 1.66685 28.5448 61.1726 93.814 93.9145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 940 0.000512 2048 180 1600 32128 3.48957 55.4656 104.842 163.839 163.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1980 6.4e-05 4096 400 3648 284480 72.0302 55.7339 4243.24 1676.85 6047.97 6048.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1190 0.001024 1024 320 1536 15520 0.796672 0.744672 21.062 51.1875 73.8622 73.9389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1840 0.000256 4096 380 3904 70200 13.9837 943.443 419.613 1377.09 1377.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1080 0.000128 4096 250 16576 127520 27.7456 33.4719 8610.3 994.204 9665.88 9666.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1810 0.000512 1024 340 1248 35480 1.88973 38.7338 101.515 142.185 142.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 290 0.000128 512 65 416 20480 18.0923 3.39632 5.38666 148.407 175.523 175.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 470 0.001024 512 112 416 8320 0.903552 0.360448 2.09754 13.0704 16.559 16.6682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1550 0.000256 4096 160 672 73440 13.9817 170.087 421.411 605.525 605.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 930 0.000512 1024 210 544 30080 2.31965 1.66093 17.1477 59.7429 80.9726 81.0676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 940 0.000512 2048 180 1600 32120 3.48147 87.8592 104.869 196.255 196.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1980 6.4e-05 4096 400 3648 284480 71.7753 55.6913 2730.29 1677.28 4535.16 4535.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1190 0.001024 1024 320 1536 15360 0.794688 0.739488 13.4317 51.1415 66.1794 66.2522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1840 0.000256 4096 380 3904 70160 13.9805 605.324 419.525 1038.87 1038.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1080 0.000128 4096 250 16576 127520 27.6332 33.4605 5550.86 993.228 6605.34 6605.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1810 0.000512 1024 340 1248 35440 1.888 24.873 101.521 128.324 128.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 290 0.000128 512 65 416 20480 18.0819 3.39558 3.76806 160.107 185.595 185.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 470 0.001024 512 112 416 8320 0.905888 0.36016 1.43878 13.0993 15.9316 16.0378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1550 0.000256 4096 160 672 73360 13.9799 109.104 419.227 542.354 542.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 930 0.000512 1024 210 544 29760 2.32035 1.64816 29.946 58.9455 92.9609 93.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 940 0.000512 2048 180 1600 32080 3.47904 56.0907 104.877 164.493 164.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1980 6.4e-05 4096 400 3648 284544 71.792 55.6789 4589.94 1675.81 6393.34 6393.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1190 0.001024 1024 320 1536 15456 0.796224 0.745344 23.2987 51.1154 76.0263 76.1016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1840 0.000256 4096 380 3904 70176 13.9817 1021.36 419.209 1454.59 1454.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1080 0.000128 4096 250 16576 127488 27.6416 33.4991 9308.81 992.627 10362.7 10362.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1810 0.000512 1024 340 1248 35472 1.8905 42.6965 101.468 146.099 146.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 290 0.000128 512 65 416 18432 18.2378 3.39616 5.34822 142.501 169.727 169.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 470 0.001024 512 112 416 8448 0.907584 0.360224 2.33446 13.1259 16.8563 16.9762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1550 0.000256 4096 160 672 73440 13.9796 183.61 418.977 616.612 616.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 930 0.000512 1024 210 544 30144 2.32282 1.6689 18.8788 59.489 82.459 82.5549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 940 0.000512 2048 180 1600 32112 3.4824 95.177 104.848 203.553 203.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1980 6.4e-05 4096 400 3648 284160 71.6041 55.6068 2918.6 1675.11 4721.04 4721.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1190 0.001024 1024 320 1536 15360 0.796928 0.744032 14.9711 51.1783 67.7653 67.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1840 0.000256 4096 380 3904 70080 13.9776 649.447 418.919 1082.39 1082.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1080 0.000128 4096 250 16576 127296 27.5896 33.4791 5902.29 993.197 6956.7 6956.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1810 0.000512 1024 340 1248 35424 1.89251 27.3447 101.471 130.753 130.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 290 0.000128 512 65 416 12288 18.0152 3.34378 2.70707 151.665 175.977 176.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 470 0.001024 512 112 416 8448 0.901056 0.359392 1.58141 13.0956 16.066 16.1731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1550 0.000256 4096 160 672 73344 13.9859 117.043 418.74 549.813 549.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 930 0.000512 1024 210 544 29952 2.31059 1.66298 12.2058 58.7667 75.0452 75.1373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 940 0.000512 2048 180 1600 32064 3.47722 61.0263 104.781 169.33 169.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1980 6.4e-05 4096 400 3648 284480 72.0258 55.7241 4493.46 1676.8 6298.13 6298.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1190 0.001024 1024 320 1536 15456 0.798208 0.745024 22.3086 51.1271 75.0541 75.1278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1840 0.000256 4096 380 3904 70168 13.9796 999.959 419.571 1433.55 1433.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1080 0.000128 4096 250 16576 127456 27.748 33.4648 9088.02 993.092 10142.5 10142.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1810 0.000512 1024 340 1248 35448 1.89117 40.8605 101.499 144.296 144.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 290 0.000128 512 65 416 14336 18.2667 3.37472 4.21712 142.552 168.658 168.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 470 0.001024 512 112 416 8512 0.903392 0.362176 2.30077 13.1254 16.8223 16.9288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1550 0.000256 4096 160 672 73416 13.9737 180.751 419.367 614.14 614.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 930 0.000512 1024 210 544 30016 2.33427 1.66653 18.3292 59.464 81.894 81.9857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 940 0.000512 2048 180 1600 32088 3.48138 93.765 104.835 202.126 202.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1980 6.4e-05 4096 400 3648 284480 71.8138 55.6761 2883 1676.89 4687.5 4687.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1190 0.001024 1024 320 1536 15232 0.790912 0.743424 14.2095 50.0019 65.8175 65.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1840 0.000256 4096 380 3904 70112 13.9783 640.168 419.348 1073.54 1073.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1080 0.000128 4096 250 16576 127456 27.6371 33.4796 5849.48 993.638 6904.39 6904.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1810 0.000512 1024 340 1248 35392 1.89008 26.3496 101.49 129.772 129.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 32 290 0.000128 512 65 416 0 3.26042 0.006144 151.544 154.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 470 0.001024 512 112 416 8064 0.89488 3.63389 1.55696 164.402 170.698 15.9027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1550 0.000256 4096 160 672 73360 13.9881 116.957 432.366 563.356 563.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 930 0.000512 1024 210 544 29568 2.30694 1.64614 11.8839 58.5615 74.4992 74.5901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 940 0.000512 2048 180 1600 32032 3.48368 59.8902 104.812 168.231 168.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1980 6.4e-05 4096 400 3648 283584 72.0462 55.7366 2364.62 1673.4 4165.92 4166.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1190 0.001024 1024 320 1536 15120 0.792384 0.737408 11.725 49.9014 63.2293 63.3048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1840 0.000256 4096 380 3904 70056 13.9835 525.486 419.052 958.563 958.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1080 0.000128 4096 250 16576 127008 27.7478 33.5195 4791.29 993.232 5845.95 5846.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1810 0.000512 1024 340 1248 35280 1.88621 21.758 101.374 125.06 125.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 32 290 0.000128 512 65 416 0 3.37101 0.005568 161.614 165.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 470 0.001024 512 112 416 8064 0.902048 3.74374 1.38134 174.503 180.739 15.7594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1550 0.000256 4096 160 672 73248 13.9804 96.7556 430.162 540.941 540.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 930 0.000512 1024 210 544 28896 2.31318 1.62835 9.75456 58.2211 72.0193 72.1072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 940 0.000512 2048 180 1600 31920 3.4775 49.0907 104.587 157.198 157.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1980 6.4e-05 4096 400 3648 284416 71.7409 55.6155 4573.56 1676.81 6377.84 6377.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1190 0.001024 1024 320 1536 15488 0.797728 0.749568 22.6377 51.2392 75.4963 75.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1840 0.000256 4096 380 3904 70144 13.9791 994.012 419.389 1427.43 1427.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1080 0.000128 4096 250 16576 127488 27.614 33.4506 8844.5 993.172 9898.9 9899.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1810 0.000512 1024 340 1248 35456 1.89034 41.9185 101.513 145.367 145.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 290 0.000128 512 65 416 16384 18.7516 3.40525 4.89882 156.333 183.632 183.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 470 0.001024 512 112 416 8704 0.905344 0.364608 2.3928 13.2582 17.0465 17.1518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1550 0.000256 4096 160 672 73408 13.9829 185.879 419.213 619.119 619.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 930 0.000512 1024 210 544 29952 2.31837 1.66736 18.8538 59.3606 82.2988 82.3874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 940 0.000512 2048 180 1600 32128 3.49082 95.6726 104.943 204.149 204.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1980 6.4e-05 4096 400 3648 284160 71.7264 55.6134 3086.82 1675.69 4889.96 4890.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1190 0.001024 1024 320 1536 15104 0.79088 0.745472 14.7486 49.9103 66.2682 66.3433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1840 0.000256 4096 380 3904 70016 13.9731 653.751 418.558 1086.33 1086.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1080 0.000128 4096 250 16576 127232 27.5944 33.4145 5642.2 991.458 6694.82 6694.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1810 0.000512 1024 340 1248 35328 1.88771 27.8835 101.376 131.192 131.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 32 290 0.000128 512 65 416 0 3.34438 0.004384 153.305 156.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 470 0.001024 512 112 416 7168 0.891424 3.71507 1.57418 165.91 172.299 15.6543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1550 0.000256 4096 160 672 73344 13.9917 125.852 432.277 572.164 572.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 930 0.000512 1024 210 544 29696 2.33363 1.66912 12.7048 60.1003 76.9076 77.0009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 940 0.000512 2048 180 1600 32000 3.48077 63.9877 104.679 172.188 172.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1980 6.4e-05 4096 400 3648 283392 71.7556 55.6115 2533.48 1675.02 4335.98 4336.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1190 0.001024 1024 320 1536 14976 0.794784 0.746784 12.263 50.0202 63.8984 63.9761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1840 0.000256 4096 380 3904 69888 13.9636 540.137 418.654 972.801 972.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1080 0.000128 4096 250 16576 127104 27.5439 33.5309 4697.09 993.969 5752.28 5752.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1810 0.000512 1024 340 1248 35328 1.89232 23.0453 101.515 126.498 126.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 32 290 0.000128 512 65 416 0 3.34848 0.004736 158.278 161.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 470 0.001024 512 112 416 7680 0.887904 3.71558 1.42314 170.935 177.17 15.5546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1550 0.000256 4096 160 672 73152 13.9775 104.346 418.872 537.24 537.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 930 0.000512 1024 210 544 29184 2.30957 1.64045 10.5433 58.4286 73.0186 73.1117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 940 0.000512 2048 180 1600 31872 3.46323 53.0391 104.612 161.158 161.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1980 6.4e-05 4096 400 3648 284256 71.9442 55.7199 6461.59 1675.35 8264.72 8264.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1190 0.001024 1024 320 1536 15408 0.722848 0.747744 32.5233 51.2111 85.2785 85.3545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1840 0.000256 4096 380 3904 70128 13.9715 1437.85 419.059 1870.92 1870.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1080 0.000128 4096 250 16576 127440 27.7012 33.4719 13051.3 992.17 14104.8 14105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1810 0.000512 1024 340 1248 35424 1.89114 60.3726 101.451 163.759 163.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 290 0.000128 512 65 416 9216 18.373 3.35011 4.05741 119.175 145.202 145.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 470 0.001024 512 112 416 8064 0.90112 0.356896 3.18067 12.9538 17.5219 17.6273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1550 0.000256 4096 160 672 73440 13.9839 259.863 419.214 693.106 693.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 930 0.000512 1024 210 544 29952 2.3271 1.6632 26.514 58.9481 89.5494 89.6424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 940 0.000512 2048 180 1600 32112 3.49389 135.256 104.859 243.651 243.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1980 6.4e-05 4096 400 3648 283968 71.7326 55.6688 4179.76 1676.94 5984.22 5984.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1190 0.001024 1024 320 1536 15264 0.793056 0.743488 21.1656 51.1348 73.9099 73.9865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1840 0.000256 4096 380 3904 69984 13.9674 933.043 419.775 1366.83 1366.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1080 0.000128 4096 250 16576 127296 27.6496 33.519 8487.38 994.583 9543.3 9543.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1810 0.000512 1024 340 1248 35280 1.88416 39.1279 101.386 142.443 142.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 32 290 0.000128 512 65 416 0 3.34579 0.00512 141.115 144.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 470 0.001024 512 112 416 6912 0.899584 3.71318 1.89472 153.743 160.457 16.0076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1550 0.000256 4096 160 672 73296 13.98 166.472 419.121 599.62 599.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 930 0.000512 1024 210 544 29376 2.31619 1.64275 16.7909 59.6786 80.5299 80.6216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 940 0.000512 2048 180 1600 31968 3.47712 85.3873 104.753 193.662 193.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1980 6.4e-05 4096 400 3648 283392 71.9485 55.7384 3412.21 1674.18 5214.18 5214.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1190 0.001024 1024 320 1536 14688 0.790528 0.735232 17.1102 49.7725 68.4781 68.5524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1840 0.000256 4096 380 3904 69984 13.9709 762.675 418.918 1195.61 1195.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1080 0.000128 4096 250 16576 127008 27.7865 33.5741 6953.22 994.246 8008.98 8009.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1810 0.000512 1024 340 1248 35208 1.88774 32.2171 101.339 135.486 135.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 32 290 0.000128 512 65 416 0 3.11296 0.006144 141.364 144.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 470 0.001024 512 112 416 6912 0.93504 3.49389 1.79014 154.413 160.842 16.3718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1550 0.000256 4096 160 672 73224 13.9844 136.872 418.731 569.631 569.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 930 0.000512 1024 210 544 28512 2.3081 1.61178 13.6286 57.9033 75.552 75.6408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 940 0.000512 2048 180 1600 31968 3.49235 71.1144 104.848 179.497 179.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1980 6.4e-05 4096 400 3648 284480 71.7615 55.6956 6107.32 1677.1 7912 7912.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1190 0.001024 1024 320 1536 15360 0.72048 0.74304 31.5085 51.1385 84.1824 84.2568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1840 0.000256 4096 380 3904 70160 13.9921 1358.22 419.598 1791.86 1791.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1080 0.000128 4096 250 16576 127520 27.6412 33.4417 12388.7 1005.51 13455.4 13455.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1810 0.000512 1024 340 1248 35440 1.89494 58.6083 101.513 162.06 162.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 290 0.000128 512 65 416 20480 18.0708 3.39482 7.97805 127.092 156.78 156.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 470 0.001024 512 112 416 8320 0.904992 0.35984 3.00285 13.0983 17.4883 17.5986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1550 0.000256 4096 160 672 73360 13.9798 244.04 430.442 688.507 688.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 930 0.000512 1024 210 544 29760 2.31216 1.64864 24.8693 58.7728 87.7036 87.7976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 940 0.000512 2048 180 1600 32080 3.48106 126.722 104.87 235.117 235.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1980 6.4e-05 4096 400 3648 284160 71.611 55.6161 4092.93 1675.66 5895.93 5896.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1190 0.001024 1024 320 1536 15040 0.793728 0.743712 20.0644 49.9477 71.623 71.6994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1840 0.000256 4096 380 3904 70080 13.9786 911.268 419.802 1345.09 1345.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1080 0.000128 4096 250 16576 127040 27.5125 33.4768 8245.65 992.121 9298.91 9299.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1810 0.000512 1024 340 1248 35360 1.89222 37.346 101.461 140.743 140.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 32 290 0.000128 512 65 416 0 3.26246 0.005536 139.159 142.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 470 0.001024 512 112 416 7680 0.925632 3.64349 2.04157 152.295 159.112 16.7055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1550 0.000256 4096 160 672 73280 13.9784 162.972 418.62 595.613 595.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 930 0.000512 1024 210 544 29440 2.29907 1.6384 16.6225 59.3745 80.0358 80.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 940 0.000512 2048 180 1600 32000 3.48218 84.247 104.75 192.525 192.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1980 6.4e-05 4096 400 3648 284160 71.7541 55.6754 3456.99 1675.07 5259.61 5259.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1190 0.001024 1024 320 1536 14880 0.797376 0.744896 16.5888 51.1177 69.3213 69.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1840 0.000256 4096 380 3904 69840 13.9693 766.244 418.337 1198.6 1198.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1080 0.000128 4096 250 16576 127200 27.6414 33.5231 6978.92 997.997 8038.23 8038.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1810 0.000512 1024 340 1248 35280 1.8944 31.2341 101.474 134.648 134.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 32 290 0.000128 512 65 416 0 3.39558 0.005568 154.761 158.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 470 0.001024 512 112 416 7680 0.929632 3.77651 1.92349 167.959 174.799 16.6543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1550 0.000256 4096 160 672 73200 13.9797 138.084 418.789 570.896 570.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 930 0.000512 1024 210 544 28800 2.3153 1.64627 13.9593 59.5119 77.5324 77.6253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 940 0.000512 2048 180 1600 31920 3.47955 70.9628 104.793 179.278 179.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1980 6.4e-05 4096 400 3648 284160 71.6043 55.6216 5736.01 1675.34 7538.69 7538.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1190 0.001024 1024 320 1536 15360 0.719072 0.748256 28.6414 51.1816 81.3637 81.4362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1840 0.000256 4096 380 3904 70080 13.9759 1276.17 419.036 1709.23 1709.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1080 0.000128 4096 250 16576 127296 27.5739 33.4776 11617.3 993.442 12671.9 12672.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1810 0.000512 1024 340 1248 35424 1.89142 52.6498 101.481 156.063 156.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 290 0.000128 512 65 416 12288 18.0166 3.34682 4.80003 127.049 153.456 153.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 470 0.001024 512 112 416 8448 0.899648 0.364384 2.95286 13.1016 17.4459 17.5508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1550 0.000256 4096 160 672 73344 13.9772 230.283 418.793 663.095 663.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 930 0.000512 1024 210 544 29952 2.31101 1.66077 23.691 59.8933 87.6568 87.7526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 940 0.000512 2048 180 1600 32064 3.4816 119.726 104.797 228.047 228.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1980 6.4e-05 4096 400 3648 283392 71.7356 55.6114 3742.42 1673.27 5543.16 5543.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1190 0.001024 1024 320 1536 14976 0.794624 0.745472 18.785 49.995 70.3916 70.4659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1840 0.000256 4096 380 3904 69888 13.9675 831.222 418.317 1263.55 1263.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1080 0.000128 4096 250 16576 127104 27.5397 33.531 7649.12 992.928 8703.28 8703.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1810 0.000512 1024 340 1248 35328 1.89021 34.9962 101.462 138.393 138.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 32 290 0.000128 512 65 416 0 3.35053 0.004704 144.478 147.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 470 0.001024 512 112 416 7680 0.8848 3.71888 1.95338 157.126 163.893 16.0745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1550 0.000256 4096 160 672 73152 13.9769 150.708 418.16 582.889 582.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 930 0.000512 1024 210 544 29184 2.30918 1.64877 15.2216 58.4538 77.7352 77.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 940 0.000512 2048 180 1600 31872 3.47091 78.1926 104.507 186.213 186.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1980 6.4e-05 4096 400 3648 283392 71.7044 55.6182 3221.29 1676.11 5024.84 5024.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1190 0.001024 1024 320 1536 14976 0.790816 0.739104 15.6672 49.8669 67.1381 67.2147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1840 0.000256 4096 380 3904 69696 13.9579 714.899 417.759 1146.66 1146.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1080 0.000128 4096 250 16576 126720 27.5089 33.4643 6488.46 991.929 7541.52 7541.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1810 0.000512 1024 340 1248 35136 1.88826 29.0968 101.343 132.373 132.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 24 32 290 0.000128 512 65 416 0 3.34397 0.005408 150.928 154.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 470 0.001024 512 112 416 6912 0.909696 3.7113 1.62067 163.642 170.092 15.8324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1550 0.000256 4096 160 672 73152 13.988 129.913 418.789 562.734 562.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 930 0.000512 1024 210 544 28800 2.29894 1.62611 13.1388 59.1259 76.2892 76.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 940 0.000512 2048 180 1600 31680 3.46378 66.7652 104.266 174.54 174.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1980 6.4e-05 4096 400 3648 284400 72.153 55.7568 5656.23 1676.48 7460.73 7460.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1190 0.001024 1024 320 1536 15400 0.7272 0.747392 29.0995 51.1955 81.8432 81.9201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1840 0.000256 4096 380 3904 70100 13.9711 1258.39 419.942 1692.35 1692.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1080 0.000128 4096 250 16576 127200 27.7953 33.5142 11442.2 992.815 12496.5 12496.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1810 0.000512 1024 340 1248 35400 1.88998 53.5081 101.452 156.896 156.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 290 0.000128 512 65 416 12800 18.9065 3.39658 4.99795 132.103 159.654 159.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 470 0.001024 512 112 416 8000 0.913344 0.36208 2.81584 13.1028 17.321 17.4291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1550 0.000256 4096 160 672 73400 13.9812 227.361 425.609 666.998 667.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 930 0.000512 1024 210 544 30000 2.32819 1.65651 23.3926 59.154 86.6342 86.7267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 940 0.000512 2048 180 1600 32000 3.46781 117.453 104.636 225.604 225.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1980 6.4e-05 4096 400 3648 284000 71.9275 55.7123 3996.09 1674.83 5798.68 5798.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1190 0.001024 1024 320 1536 15200 0.796512 0.747136 19.9012 50.0071 71.5279 71.6044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1840 0.000256 4096 380 3904 70000 13.9762 889.104 419.101 1322.23 1322.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1080 0.000128 4096 250 16576 127200 27.7479 33.541 8105.35 993.868 9160.67 9160.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1810 0.000512 1024 340 1248 35200 1.88211 36.66 101.315 139.901 139.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 32 290 0.000128 512 65 416 0 3.404 0.004352 145.75 149.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 470 0.001024 512 112 416 8000 0.922528 3.78698 2.11936 158.925 165.965 16.8186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1550 0.000256 4096 160 672 73200 13.9796 159.166 418.576 591.765 591.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 930 0.000512 1024 210 544 29600 2.31014 1.64326 16.3497 58.4651 78.8737 78.9681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 940 0.000512 2048 180 1600 31800 3.46118 82.1518 104.36 190.018 190.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1980 6.4e-05 4096 400 3648 283200 72.1271 55.7584 3285.57 1676.37 5089.94 5090.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1190 0.001024 1024 320 1536 15000 0.800512 0.745472 16.3577 51.2127 69.187 69.2603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1840 0.000256 4096 380 3904 69900 13.9738 730.779 419.225 1164.02 1164.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1080 0.000128 4096 250 16576 126600 27.7265 33.5466 6648.42 995.737 7705.58 7705.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1810 0.000512 1024 340 1248 35100 1.88416 30.1545 101.355 133.436 133.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 25 32 290 0.000128 512 65 416 0 3.39808 0.006144 154.741 158.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 470 0.001024 512 112 416 7200 0.941024 3.77949 1.7487 167.988 174.668 16.5373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1550 0.000256 4096 160 672 73200 13.9798 132.138 419.359 565.52 565.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 930 0.000512 1024 210 544 28800 2.34 1.63962 13.2156 58.7242 76.0183 76.1107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 940 0.000512 2048 180 1600 31800 3.47021 68.3057 104.698 176.518 176.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1980 6.4e-05 4096 400 3648 284480 71.7418 55.6684 5553.3 1676.92 7357.75 7357.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1190 0.001024 1024 320 1536 15232 0.729824 0.744832 27.5404 49.9976 79.085 79.1572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1840 0.000256 4096 380 3904 70112 13.9752 1238.06 419.584 1671.67 1671.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1080 0.000128 4096 250 16576 127456 27.641 33.4799 11284.2 993.563 12339 12339.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1810 0.000512 1024 340 1248 35392 1.89142 51.403 101.494 154.831 154.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 32 290 0.000128 512 65 416 0 3.25632 0.004768 127.384 130.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 470 0.001024 512 112 416 8064 0.894272 3.62934 2.81197 140.245 147.788 17.1597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1550 0.000256 4096 160 672 73360 13.9735 223.17 419.26 656.448 656.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 930 0.000512 1024 210 544 29568 2.30445 1.6425 22.432 58.8484 85.3267 85.4197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 940 0.000512 2048 180 1600 32032 3.47962 116.033 104.827 224.382 224.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1980 6.4e-05 4096 400 3648 284032 71.6444 55.6186 3884.44 1674.14 5685.96 5686.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1190 0.001024 1024 320 1536 15232 0.796576 0.747776 19.1202 51.1814 71.918 71.9933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1840 0.000256 4096 380 3904 69888 13.9776 862.228 418.623 1294.87 1294.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1080 0.000128 4096 250 16576 127232 27.5087 33.4881 7840.77 993.789 8895.71 8895.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1810 0.000512 1024 340 1248 35168 1.88032 35.0106 101.311 138.246 138.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 32 290 0.000128 512 65 416 0 3.26093 0.006144 141.311 144.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 470 0.001024 512 112 416 7168 0.871104 3.61562 2.01875 153.637 160.351 15.7878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1550 0.000256 4096 160 672 73248 14.0024 154.9 418.96 587.908 587.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 930 0.000512 1024 210 544 29568 2.30902 1.6448 15.8007 58.6788 78.5311 78.6212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 940 0.000512 2048 180 1600 31808 3.46813 79.8843 107.522 190.918 190.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1980 6.4e-05 4096 400 3648 283584 71.6881 55.6876 3171.35 1674.53 4973.37 4973.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1190 0.001024 1024 320 1536 14784 0.787712 0.733184 15.7318 49.6853 67.0071 67.0828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1840 0.000256 4096 380 3904 69888 13.974 704.776 419.101 1137.9 1137.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1080 0.000128 4096 250 16576 127008 27.6705 33.6399 6455.45 995.173 7512.09 7512.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1810 0.000512 1024 340 1248 34944 1.87008 28.8809 100.11 130.905 130.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1980 6.4e-05 4096 400 3648 284160 71.961 55.7284 5484.62 1674.14 7286.57 7286.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1190 0.001024 1024 320 1536 15120 0.719744 0.738848 27.256 49.9013 78.6881 78.7598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1840 0.000256 4096 380 3904 70080 13.9692 1217.55 419.033 1650.59 1650.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1080 0.000128 4096 250 16576 127200 27.6894 33.503 11115.7 992.766 12169.8 12170
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1810 0.000512 1024 340 1248 35400 1.89219 51.0565 101.468 154.461 154.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 290 0.000128 512 65 416 15360 18.6036 3.39968 5.7017 134.243 162.194 162.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 470 0.001024 512 112 416 7680 0.920416 0.3624 2.75843 13.1132 17.2845 17.3893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1550 0.000256 4096 160 672 73320 13.9793 220.936 418.716 653.676 653.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 930 0.000512 1024 210 544 29760 2.33213 1.66464 22.1465 59.202 85.4444 85.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 940 0.000512 2048 180 1600 32040 3.48384 113.469 104.778 221.775 221.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1980 6.4e-05 4096 400 3648 284160 71.7252 55.6843 3859.34 1676.23 5663.1 5663.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1190 0.001024 1024 320 1536 14880 0.796672 0.745344 18.434 51.1386 71.1879 71.2604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1840 0.000256 4096 380 3904 69840 13.9628 855.338 418.815 1288.16 1288.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1080 0.000128 4096 250 16576 127200 27.6672 33.5288 7785.27 995.033 8841.66 8841.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1810 0.000512 1024 340 1248 35280 1.8903 34.8978 101.509 138.339 138.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 32 290 0.000128 512 65 416 0 3.39558 0.005632 149.062 152.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 470 0.001024 512 112 416 7680 0.927328 3.77446 2.16608 162.266 169.341 16.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1550 0.000256 4096 160 672 73200 13.9771 155.329 419.072 588.422 588.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 930 0.000512 1024 210 544 28800 2.3185 1.64131 15.4852 58.5598 78.1045 78.1952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 940 0.000512 2048 180 1600 31920 3.47984 80.3594 104.865 188.751 188.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1980 6.4e-05 4096 400 3648 282240 71.9827 55.6841 3233.62 1671.72 5033.12 5033.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1190 0.001024 1024 320 1536 14400 0.784672 0.729664 15.474 49.6031 66.665 66.7411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1840 0.000256 4096 380 3904 69840 13.9756 718.201 419.269 1151.49 1151.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1080 0.000128 4096 250 16576 126720 27.6795 33.5759 6558.07 993.73 7613.22 7613.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1810 0.000512 1024 340 1248 34920 1.87165 29.2946 100.14 131.348 131.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 30 32 290 0.000128 512 65 416 0 3.124 0.005536 144.887 148.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 470 0.001024 512 112 416 5760 0.87632 3.47216 1.69523 156.893 163.143 15.1431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1550 0.000256 4096 160 672 73080 13.9871 128.581 419.134 561.746 561.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 930 0.000512 1024 210 544 27360 2.29482 1.58704 12.3838 57.3696 73.734 73.8262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 940 0.000512 2048 180 1600 31680 3.46826 66.2098 104.544 174.265 174.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1980 6.4e-05 4096 400 3648 284160 71.6806 55.6083 5423.25 1677.12 7227.77 7227.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1190 0.001024 1024 320 1536 15104 0.715776 0.739328 26.2168 49.9328 77.6785 77.7544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1840 0.000256 4096 380 3904 70016 13.9696 1207.52 418.959 1640.5 1640.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1080 0.000128 4096 250 16576 127232 27.5785 33.4172 10962.2 992.385 12015.8 12015.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1810 0.000512 1024 340 1248 35328 1.88454 49.1338 101.422 152.486 152.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 32 32 290 0.000128 512 65 416 0 3.34262 0.005312 130.331 133.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 470 0.001024 512 112 416 7168 0.893344 3.70922 2.58643 142.944 150.338 16.6707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1550 0.000256 4096 160 672 73344 13.9813 218.045 419.195 651.265 651.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 930 0.000512 1024 210 544 29696 2.33395 1.67117 21.9137 59.3783 85.398 85.4926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 940 0.000512 2048 180 1600 32000 3.48614 113.216 104.767 221.514 221.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1980 6.4e-05 4096 400 3648 282624 71.7251 55.5704 3667.62 1670.69 5465.72 5465.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1190 0.001024 1024 320 1536 14848 0.788768 0.741216 17.6919 49.7412 69.0337 69.1074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1840 0.000256 4096 380 3904 69888 13.9715 817.786 418.634 1250.44 1250.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1080 0.000128 4096 250 16576 126976 27.5528 33.4329 7435.41 991.469 8488.03 8488.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1810 0.000512 1024 340 1248 35072 1.87862 33.5258 101.202 136.649 136.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1980 6.4e-05 4096 400 3648 282624 71.7437 55.6037 3363.36 1674.79 5165.62 5165.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1190 0.001024 1024 320 1536 13824 0.772672 0.722496 14.9138 49.233 65.7119 65.7839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1840 0.000256 4096 380 3904 69504 13.97 745.558 417.242 1176.82 1176.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1080 0.000128 4096 250 16576 125952 27.5655 33.5463 6751.99 993.179 7806.43 7806.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1810 0.000512 1024 340 1248 34944 1.87398 30.2775 101.21 133.406 133.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 32 32 290 0.000128 512 65 416 0 3.35053 0.004896 148.987 152.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 470 0.001024 512 112 416 6144 0.932192 3.72016 1.76397 161.766 168.389 16.0614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1550 0.000256 4096 160 672 72960 13.9801 135.697 418.208 567.93 567.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 930 0.000512 1024 210 544 29184 2.32355 1.6496 13.698 59.691 77.4615 77.5526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 940 0.000512 2048 180 1600 31488 3.45088 69.021 104.011 176.524 176.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1980 6.4e-05 4096 400 3640 284288 71.6544 55.6073 4213.78 1677.31 6018.47 6018.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1190 0.001024 1024 320 1560 15424 0.795168 0.747328 21.2855 51.1972 74.099 74.1733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1840 0.000256 4096 380 3880 70240 13.9801 933.591 419.459 1367.08 1367.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1080 0.000128 4096 250 16600 127552 27.5134 33.4533 8554.44 992.423 9607.99 9608.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1810 0.000512 1024 340 1240 35488 1.88685 38.2694 101.504 141.705 141.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 290 0.000128 512 65 400 32768 17.1322 3.40115 8.13674 151.608 180.518 180.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 470 0.001024 512 112 400 9984 0.87792 0.362976 2.40701 13.2441 17.0181 17.1283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1550 0.000256 4096 160 680 73408 13.976 173.582 419.325 606.93 606.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 930 0.000512 1024 210 560 29440 2.32109 1.66502 29.7958 60.6561 94.5394 94.6315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 940 0.000512 2048 180 1600 32160 3.49379 87.5131 104.951 196.003 196.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1980 6.4e-05 4096 400 3640 284160 71.7185 55.6187 2706.41 1675.62 4509.48 4509.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1190 0.001024 1024 320 1560 15360 0.800288 0.747296 13.5394 51.2148 66.3743 66.4494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1840 0.000256 4096 380 3880 70208 13.9817 596.849 419.045 1029.92 1029.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1080 0.000128 4096 250 16600 127488 27.5926 33.476 5503.11 993.076 6557.4 6557.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1810 0.000512 1024 340 1240 35456 1.89206 24.4882 101.449 127.873 127.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 290 0.000128 512 65 400 32768 17.1528 3.40787 5.50938 162.253 188.564 188.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 470 0.001024 512 112 400 9728 0.887552 0.365088 1.6615 13.249 16.2889 16.3959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1550 0.000256 4096 160 680 73344 13.9652 319.02 419.024 752.054 752.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 930 0.000512 1024 210 560 29440 2.33146 1.66502 29.9658 52.4148 86.48 86.5804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 940 0.000512 2048 180 1600 32128 3.48931 56.5047 104.876 164.913 164.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1980 6.4e-05 4096 400 3640 284160 71.9829 55.7363 4811.67 1675.38 6614.88 6614.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1190 0.001024 1024 320 1560 15360 0.79872 0.744544 24.2501 51.1584 77.0243 77.0988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1840 0.000256 4096 380 3880 70240 13.9976 1066.24 420.71 1500.99 1501.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1080 0.000128 4096 250 16600 127520 27.6953 33.4964 9777.46 991.939 10830.7 10830.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1810 0.000512 1024 340 1240 35480 1.89184 43.2558 101.44 146.63 146.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 290 0.000128 512 65 400 30720 17.1055 3.39965 8.7119 140.876 170.338 170.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 470 0.001024 512 112 400 9600 0.878656 0.360448 2.64922 13.0593 17.0728 17.1786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1550 0.000256 4096 160 680 73400 13.9668 195.538 419.005 628.553 628.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 930 0.000512 1024 210 560 29440 2.33088 1.66128 19.9568 59.2647 83.3087 83.3989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 940 0.000512 2048 180 1600 32120 3.48205 100.565 104.775 208.868 208.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1980 6.4e-05 4096 400 3640 284160 71.7363 55.6993 3041.6 1675.26 4844.4 4844.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1190 0.001024 1024 320 1560 15200 0.79584 0.745472 15.3644 51.0997 68.076 68.1494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1840 0.000256 4096 380 3880 70160 13.9777 670.43 418.871 1103.32 1103.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1080 0.000128 4096 250 16600 127520 27.5464 33.4932 6179.09 992.135 7232.42 7232.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1810 0.000512 1024 340 1240 35440 1.88557 27.9107 101.431 131.271 131.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 290 0.000128 512 65 400 30720 17.091 3.40198 5.91114 160.43 187.075 187.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 470 0.001024 512 112 400 9600 0.876544 0.359328 1.79891 13.0813 16.2433 16.3471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1550 0.000256 4096 160 680 73360 13.9627 123.841 418.979 556.823 556.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 930 0.000512 1024 210 560 29120 2.31891 1.64778 12.8547 59.8746 76.7927 76.8842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 940 0.000512 2048 180 1600 32080 3.48058 63.2832 104.757 171.564 171.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1980 6.4e-05 4096 400 3640 283680 71.9419 55.7124 2477 1675.56 4280.33 4280.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1190 0.001024 1024 320 1560 15120 0.7928 0.739328 12.7161 49.9176 64.2366 64.3131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1840 0.000256 4096 380 3880 70080 13.9758 548.01 419.011 981.042 981.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1080 0.000128 4096 250 16600 127200 27.6488 33.5474 5027.91 993.515 6082.78 6082.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1810 0.000512 1024 340 1240 35400 1.89101 23.1 101.485 126.52 126.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 290 0.000128 512 65 400 30720 17.1211 3.39824 5.024 162.632 188.419 188.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 470 0.001024 512 112 400 9600 0.882208 0.360864 1.6552 13.1247 16.1461 16.2523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1550 0.000256 4096 160 680 73320 13.9715 100.981 419.484 534.478 534.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 930 0.000512 1024 210 560 29280 2.34086 1.66522 34.284 59.0482 97.4374 97.5277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 940 0.000512 2048 180 1600 32040 3.47898 51.9924 104.921 160.436 160.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1980 6.4e-05 4096 400 3640 284160 71.7587 55.6839 4408.46 1675.86 6211.87 6211.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1190 0.001024 1024 320 1560 15360 0.794624 0.743424 22.1621 51.1057 74.8785 74.9528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1840 0.000256 4096 380 3880 70224 13.9842 977.253 419.215 1410.5 1410.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1080 0.000128 4096 250 16600 127584 27.607 33.4576 8966.37 993.587 10021.2 10021.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1810 0.000512 1024 340 1240 35472 1.88832 39.8409 101.446 143.218 143.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 290 0.000128 512 65 400 30720 17.0871 3.39558 8.09901 146.796 175.627 175.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 470 0.001024 512 112 400 9600 0.87632 0.362144 2.4248 13.0654 16.8548 16.9634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1550 0.000256 4096 160 680 73392 13.9715 179.103 421.132 614.248 614.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 930 0.000512 1024 210 560 29568 2.33168 1.66912 18.4947 59.4429 82.0362 82.1269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 940 0.000512 2048 180 1600 32112 3.48336 91.9757 104.779 200.282 200.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1980 6.4e-05 4096 400 3640 283776 71.5957 55.6175 2869.23 1676.66 4673.22 4673.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1190 0.001024 1024 320 1560 15360 0.795104 0.749568 14.6187 51.1987 67.4338 67.5082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1840 0.000256 4096 380 3880 70176 13.9778 635.467 419.533 1069.02 1069.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1080 0.000128 4096 250 16600 127488 27.5083 33.4498 5821.52 992.935 6875.58 6875.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1810 0.000512 1024 340 1240 35424 1.89174 26.132 101.489 129.556 129.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 290 0.000128 512 65 400 24576 16.8592 3.34234 4.52214 155.543 180.515 180.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 470 0.001024 512 112 400 9216 0.886752 0.362496 1.7105 13.1151 16.1993 16.3078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1550 0.000256 4096 160 680 73344 13.965 116.623 419.422 550.053 550.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 930 0.000512 1024 210 560 29184 2.32618 1.65917 12.1286 58.902 75.1154 75.2046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 940 0.000512 2048 180 1600 32064 3.48147 59.9859 104.879 168.39 168.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1980 6.4e-05 4096 400 3640 283968 71.7098 55.6708 2362.49 1676.7 4166.68 4166.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1190 0.001024 1024 320 1560 15264 0.794976 0.739328 12.023 51.1266 64.7574 64.8307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1840 0.000256 4096 380 3880 70128 13.9876 523.688 419.364 957.086 957.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1080 0.000128 4096 250 16600 127296 27.5702 33.5344 4804.07 994.224 5859.56 5859.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1810 0.000512 1024 340 1240 35280 1.88253 21.6524 101.354 124.933 124.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 290 0.000128 512 65 400 18432 17.4686 3.34672 3.14176 159.556 183.758 183.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 470 0.001024 512 112 400 8064 0.878176 0.346144 1.35386 12.627 15.3258 15.4369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1550 0.000256 4096 160 680 73296 13.9714 96.2117 419.435 529.661 529.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 930 0.000512 1024 210 560 28800 2.32621 1.64397 9.9768 58.6916 72.7404 72.8343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 940 0.000512 2048 180 1600 31968 3.47539 49.5021 108.164 161.186 161.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1980 6.4e-05 4096 400 3640 284032 71.9606 55.7248 6255.65 1676.61 8060.06 8060.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1190 0.001024 1024 320 1560 15344 0.718912 0.74144 32.9296 51.1185 85.5805 85.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1840 0.000256 4096 380 3880 70224 13.9871 1383.4 419.509 1816.94 1817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1080 0.000128 4096 250 16600 127456 27.6276 33.5276 12664.4 996.393 13722.1 13722.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1810 0.000512 1024 340 1240 35448 1.88982 59.7034 101.461 163.102 163.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 290 0.000128 512 65 400 28672 16.9053 3.3687 10.6066 121.092 152.215 152.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 470 0.001024 512 112 400 9856 0.874176 0.360448 3.54045 13.1845 18.0846 18.1906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1550 0.000256 4096 160 680 73360 13.9425 0 419.244 433.195 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1980 6.4e-05 4096 400 3640 284032 71.7179 55.6844 3950.8 1691.77 5770.09 5770.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1190 0.001024 1024 320 1560 15232 0.718848 0.74144 19.6711 51.2638 72.4697 72.5483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1840 0.000256 4096 380 3880 70112 13.9858 872.942 422.846 1309.82 1309.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1080 0.000128 4096 250 16600 127456 27.5521 33.5235 7981.63 1002.18 9045.04 9045.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1810 0.000512 1024 340 1240 35392 1.89069 36.3459 101.904 140.186 140.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 290 0.000128 512 65 400 14336 17.2863 3.26042 3.78602 144.146 168.726 168.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 470 0.001024 512 112 400 8960 0.876192 0.35328 2.24557 12.9748 16.5717 16.6791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1550 0.000256 4096 160 680 73248 13.9633 160.656 422.609 597.272 597.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 930 0.000512 1024 210 560 29120 2.31187 1.64496 16.5471 59.9919 80.5982 80.6884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 940 0.000512 2048 180 1600 32032 3.4816 82.6476 105.742 191.915 191.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1980 6.4e-05 4096 400 3640 283584 72.0467 55.7443 3214.58 1673.37 5015.86 5015.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1190 0.001024 1024 320 1560 15120 0.793504 0.741376 16.4096 49.8979 67.9175 67.9937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1840 0.000256 4096 380 3880 70056 13.9836 711.018 418.773 1143.82 1143.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1080 0.000128 4096 250 16600 127008 27.6785 33.5701 6479.3 993.198 7533.9 7534.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1810 0.000512 1024 340 1240 35280 1.88678 29.7001 101.341 132.973 133.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 290 0.000128 512 65 400 21504 17.6011 3.3751 4.62173 151.401 177.246 177.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 470 0.001024 512 112 400 9408 0.8712 0.355232 1.97997 12.89 16.2233 16.3343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1550 0.000256 4096 160 680 73248 13.9325 131.306 418.957 564.241 564.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 930 0.000512 1024 210 560 28896 2.31251 1.63046 13.6727 58.2421 75.9612 76.0542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 940 0.000512 2048 180 1600 31920 3.47437 67.0013 104.587 175.107 175.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1980 6.4e-05 4096 400 3640 284160 71.6615 55.6196 5832.77 1675.64 7635.81 7635.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1190 0.001024 1024 320 1560 15360 0.722208 0.74896 30.3587 51.2172 83.1205 83.1955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1840 0.000256 4096 380 3880 70208 13.9924 1282.96 419.048 1716.05 1716.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1080 0.000128 4096 250 16600 127488 27.5374 33.4694 11655.5 994.857 12711.6 12711.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1810 0.000512 1024 340 1240 35456 1.89594 55.3902 101.443 158.771 158.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 290 0.000128 512 65 400 32768 17.136 3.40787 11.4398 128.82 161.041 161.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 470 0.001024 512 112 400 9728 0.88432 0.364544 3.35798 13.2514 17.9866 18.0949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1550 0.000256 4096 160 680 73344 13.9662 236.458 418.855 669.325 669.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 930 0.000512 1024 210 560 29440 2.32691 1.66707 24.7128 58.9068 87.717 87.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 940 0.000512 2048 180 1600 32128 3.48867 121.904 104.868 230.305 230.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1980 6.4e-05 4096 400 3640 284160 71.6797 55.6099 3745.51 1677.49 5550.41 5550.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1190 0.001024 1024 320 1560 15104 0.79632 0.740192 18.92 49.9281 70.4597 70.5372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1840 0.000256 4096 380 3880 70144 13.9859 800.77 419.521 1234.33 1234.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1080 0.000128 4096 250 16600 127232 27.5052 33.4511 7066.61 992.862 8120.58 8120.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1810 0.000512 1024 340 1240 35328 1.88813 34.5742 101.403 137.91 137.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 290 0.000128 512 65 400 16384 17.6243 3.34394 4.08982 145.424 170.724 170.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 470 0.001024 512 112 400 8192 0.870272 0.348672 1.89718 12.6141 15.8557 15.9602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1550 0.000256 4096 160 680 73216 13.9692 152.576 418.907 585.497 585.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 930 0.000512 1024 210 560 29184 2.34182 1.67171 15.7558 59.0282 78.8972 78.9902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 940 0.000512 2048 180 1600 32000 3.4775 77.8951 104.79 186.205 186.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1980 6.4e-05 4096 400 3640 283392 71.7342 55.6216 3031.16 1673.52 4832.14 4832.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1190 0.001024 1024 320 1560 14976 0.79248 0.743424 15.1523 49.9927 66.7537 66.8239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1840 0.000256 4096 380 3880 70080 13.9859 655.716 419.037 1088.78 1088.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1080 0.000128 4096 250 16600 127104 27.5439 33.516 5855.16 992.964 6909.33 6909.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1810 0.000512 1024 340 1240 35328 1.88893 27.9355 101.438 131.306 131.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 290 0.000128 512 65 400 24576 16.8788 3.34621 4.98051 152.172 177.624 177.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 470 0.001024 512 112 400 7680 0.887616 0.350208 1.65104 14.0594 17.0764 17.1788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1550 0.000256 4096 160 680 73152 13.9666 124.544 418.57 557.124 557.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 930 0.000512 1024 210 560 28416 2.32243 1.64477 12.6969 59.5184 76.2824 76.3707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 940 0.000512 2048 180 1600 31872 3.47139 63.1337 104.53 171.179 171.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1980 6.4e-05 4096 400 3640 283968 71.9231 55.7183 5981.63 1676.51 7785.89 7785.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1190 0.001024 1024 320 1560 15408 0.722944 0.744992 30.6269 51.2328 83.3996 83.4727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1840 0.000256 4096 380 3880 70200 13.9854 1324.67 419.535 1758.24 1758.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1080 0.000128 4096 250 16600 127440 27.6398 33.4841 12137 993.155 13191.5 13191.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1810 0.000512 1024 340 1240 35424 1.8903 55.3803 101.457 158.772 158.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 290 0.000128 512 65 400 18432 17.4864 3.34848 6.80973 124.889 152.774 152.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 470 0.001024 512 112 400 9216 0.877408 0.3584 3.16362 12.9675 17.4904 17.5964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1550 0.000256 4096 160 680 73368 13.9735 242.995 419.488 676.499 676.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 930 0.000512 1024 210 560 29376 2.33488 1.66349 24.9941 59.0531 88.1456 88.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 940 0.000512 2048 180 1600 32112 3.48653 125.438 104.944 233.912 233.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1980 6.4e-05 4096 400 3640 283968 71.7494 55.6637 3878.55 1675.18 5681.25 5681.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1190 0.001024 1024 320 1560 15264 0.794624 0.743872 19.6035 51.1098 72.3267 72.3984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1840 0.000256 4096 380 3880 70128 13.9833 858.37 419.103 1291.5 1291.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1080 0.000128 4096 250 16600 127296 27.5616 33.5549 7834.57 994.429 8890.27 8890.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1810 0.000512 1024 340 1240 35280 1.88621 35.263 101.314 138.507 138.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 290 0.000128 512 65 400 18432 17.4579 3.34397 4.69907 144.702 170.45 170.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 470 0.001024 512 112 400 8064 0.87824 0.348832 2.0344 12.6142 16.0051 16.1075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1550 0.000256 4096 160 680 73296 13.9674 157.86 419.075 590.945 591.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 930 0.000512 1024 210 560 28800 2.32634 1.6497 16.1251 59.7646 79.9629 80.0564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 940 0.000512 2048 180 1600 31968 3.47578 81.0398 104.643 189.203 189.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1980 6.4e-05 4096 400 3640 283392 71.9503 55.7314 3427.28 1675.57 5230.65 5230.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1190 0.001024 1024 320 1560 14688 0.79184 0.735616 16.5202 49.7914 67.913 67.9859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1840 0.000256 4096 380 3880 69984 13.9805 758.784 419.007 1191.81 1191.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1080 0.000128 4096 250 16600 127008 27.7014 33.6169 6921.67 995.757 7978.91 7979.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1810 0.000512 1024 340 1240 35208 1.8825 30.7579 101.358 134.044 134.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 40 290 0.000128 512 65 400 0 3.11123 0.004096 142.123 145.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 470 0.001024 512 112 400 8640 0.898464 3.48774 2.00979 155.181 161.784 16.5626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1550 0.000256 4096 160 680 73224 13.9686 139.446 419.451 572.908 572.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 930 0.000512 1024 210 560 28512 2.30768 1.61456 14.28 58.135 76.4394 76.5288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 940 0.000512 2048 180 1600 31968 3.48957 72.0273 104.93 180.489 180.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1980 6.4e-05 4096 400 3640 283392 71.703 55.6012 3068.55 1676.11 4872.08 4872.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1190 0.001024 1024 320 1560 14976 0.788544 0.740992 15.3411 49.8656 66.81 66.8852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1840 0.000256 4096 380 3880 69984 13.9828 680.384 419.045 1113.46 1113.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1080 0.000128 4096 250 16600 126720 27.513 33.4496 6212.72 991.94 7265.79 7265.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1810 0.000512 1024 340 1240 35136 1.88566 27.7955 101.312 131.037 131.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 40 290 0.000128 512 65 400 0 3.34506 0.004576 151.7 155.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 470 0.001024 512 112 400 6912 0.905344 3.71347 1.67987 164.413 170.922 15.8852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1550 0.000256 4096 160 680 73152 13.9711 124.946 419.04 558.004 558.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 930 0.000512 1024 210 560 27648 2.32189 1.62272 12.7169 58.1159 74.8796 74.9707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 940 0.000512 2048 180 1600 31680 3.46275 63.4651 104.266 171.236 171.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1980 6.4e-05 4096 400 3640 284160 71.733 55.697 5625.22 1677.12 7429.89 7429.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1190 0.001024 1024 320 1560 15200 0.7168 0.743584 28.7352 51.1311 81.3964 81.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1840 0.000256 4096 380 3880 70160 13.9796 1244.27 419.299 1677.59 1677.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1080 0.000128 4096 250 16600 127520 27.5577 33.5061 11377.8 993.323 12432.3 12432.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1810 0.000512 1024 340 1240 35440 1.88704 52.4563 101.485 155.873 155.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 290 0.000128 512 65 400 30720 17.0935 3.39552 10.515 133.202 164.451 164.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 470 0.001024 512 112 400 9600 0.874592 0.360448 3.20886 13.0947 17.6636 17.7687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1550 0.000256 4096 160 680 73360 13.9818 227.678 419.384 661.088 661.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 930 0.000512 1024 210 560 29120 2.32246 1.64659 23.4558 58.7837 86.3087 86.4007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 940 0.000512 2048 180 1600 32080 3.48224 117.283 104.87 225.678 225.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1980 6.4e-05 4096 400 3640 284160 71.6194 55.6018 3867.51 1676.35 5671.21 5671.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1190 0.001024 1024 320 1560 15040 0.79248 0.741248 19.513 49.9487 71.0693 71.1454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1840 0.000256 4096 380 3880 70080 13.9836 855.3 419.035 1288.36 1288.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1080 0.000128 4096 250 16600 127040 27.5029 33.4815 7834.27 992.548 8887.97 8888.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1810 0.000512 1024 340 1240 35360 1.89072 35.5615 101.452 138.949 139.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 290 0.000128 512 65 400 20480 16.7044 3.26256 5.20035 142.719 168.135 168.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 470 0.001024 512 112 400 8960 0.893504 0.362496 2.21923 13.1424 16.7453 16.8553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1550 0.000256 4096 160 680 73280 13.9742 156.262 419.082 589.365 589.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 930 0.000512 1024 210 560 28800 2.31008 1.64045 15.9676 58.4245 78.4399 78.5301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 940 0.000512 2048 180 1600 32000 3.48774 79.9252 104.796 188.254 188.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1980 6.4e-05 4096 400 3640 283200 71.7802 55.6831 3225.76 1676.2 5029.54 5029.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1190 0.001024 1024 320 1560 14880 0.795232 0.743424 16.0708 51.1291 68.8102 68.8851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1840 0.000256 4096 380 3880 69840 13.9655 712.264 418.359 1144.64 1144.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1080 0.000128 4096 250 16600 127200 27.6182 33.5868 6575.18 994.833 7631.37 7631.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1810 0.000512 1024 340 1240 35280 1.8913 29.6181 101.489 133.043 133.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 290 0.000128 512 65 400 30720 17.1054 3.39763 6.47571 153.929 181.15 181.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 470 0.001024 512 112 400 9600 0.886816 0.362496 2.14563 13.2037 16.7209 16.8321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1550 0.000256 4096 160 680 73200 13.9671 131.434 423.304 568.751 568.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 930 0.000512 1024 210 560 28800 2.31987 1.6449 13.7077 58.6279 76.3977 76.4917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 940 0.000512 2048 180 1600 31920 3.47955 67.4199 104.872 175.813 175.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1980 6.4e-05 4096 400 3640 282880 71.6768 55.5648 3245.26 1670.09 5042.71 5042.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1190 0.001024 1024 320 1560 14720 0.800288 0.74752 15.4684 51.2136 68.301 68.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1840 0.000256 4096 380 3880 69760 13.9785 714.14 418.012 1146.17 1146.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1080 0.000128 4096 250 16600 126720 27.55 33.5324 6570.07 992.269 7623.57 7623.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1810 0.000512 1024 340 1240 35200 1.89398 28.7928 102.265 132.996 133.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 20 40 290 0.000128 512 65 400 0 2.69005 0.00512 134.677 137.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 470 0.001024 512 112 400 7680 0.863968 3.04982 1.83283 147.076 153.024 15.6672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1550 0.000256 4096 160 680 72960 13.9583 132.67 418.224 564.893 564.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 930 0.000512 1024 210 560 28160 2.33562 1.65069 12.9583 59.5668 76.6064 76.6974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 940 0.000512 2048 180 1600 31680 3.46522 66.651 104.349 174.507 174.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1980 6.4e-05 4096 400 3640 283776 71.6133 55.6132 5371.01 1675.28 7173.64 7173.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1190 0.001024 1024 320 1560 15360 0.786912 0.751616 27.9078 51.1738 80.6953 80.7686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1840 0.000256 4096 380 3880 70176 13.9812 1190.14 419.274 1623.44 1623.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1080 0.000128 4096 250 16600 127488 27.5067 33.4718 10986.7 994.118 12042 12042.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1810 0.000512 1024 340 1240 35424 1.89235 50.1538 101.452 153.543 153.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 290 0.000128 512 65 400 24576 16.8607 3.34662 8.12845 132.339 160.929 161.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 470 0.001024 512 112 400 9216 0.884384 0.361248 3.01386 13.098 17.4831 17.5894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1550 0.000256 4096 160 680 73344 13.9734 218.48 419.066 651.561 651.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 930 0.000512 1024 210 560 29184 2.32125 1.6591 22.3585 59.1253 85.5638 85.6561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 940 0.000512 2048 180 1600 32064 3.48221 111.456 104.796 219.779 219.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1980 6.4e-05 4096 400 3640 283392 71.7478 55.6237 3781.1 1690.12 5598.71 5598.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1190 0.001024 1024 320 1560 14976 0.793696 0.749568 18.6962 51.2878 71.5987 71.6728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1840 0.000256 4096 380 3880 70080 13.9842 839.156 423.197 1276.38 1276.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1080 0.000128 4096 250 16600 127104 27.5307 33.5265 7674.97 1002.75 8738.93 8739.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1810 0.000512 1024 340 1240 35328 1.89056 33.9958 101.927 137.857 137.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 290 0.000128 512 65 400 24576 16.8776 3.34896 6.0024 147.711 174.187 174.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 470 0.001024 512 112 400 7680 0.884896 0.349248 1.96899 12.7697 16.0972 16.2061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1550 0.000256 4096 160 680 73152 13.9577 153.473 422.61 590.084 590.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 930 0.000512 1024 210 560 28416 2.32451 1.64272 15.6981 59.9398 79.7032 79.7929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 940 0.000512 2048 180 1600 31872 3.46566 78.5714 105.545 187.623 187.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1980 6.4e-05 4096 400 3640 283392 71.6744 55.6052 3116.34 1677.51 4921.25 4921.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1190 0.001024 1024 320 1560 14976 0.794368 0.741312 15.4777 49.8905 66.9764 67.0519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1840 0.000256 4096 380 3880 69984 13.9831 689.533 419.391 1122.95 1123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1080 0.000128 4096 250 16600 126720 27.5026 33.4533 6362.35 992.773 7416.23 7416.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1810 0.000512 1024 340 1240 35136 1.8839 28.3576 101.364 131.649 131.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 24 40 290 0.000128 512 65 400 0 3.34854 0.005888 152.187 155.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 470 0.001024 512 112 400 6912 0.91088 3.71718 1.6977 164.909 171.439 15.9154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1550 0.000256 4096 160 680 73152 13.9699 126.991 422.633 563.638 563.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 930 0.000512 1024 210 560 27648 2.31974 1.62202 12.9068 58.1784 75.1247 75.2151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 940 0.000512 2048 180 1600 31680 3.45904 64.7067 104.35 172.56 172.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1980 6.4e-05 4096 400 3640 282624 71.7561 55.6155 2898.93 1675.76 4702.18 4702.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1190 0.001024 1024 320 1560 13824 0.774144 0.724576 13.5353 49.2512 64.3578 64.4298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1840 0.000256 4096 380 3880 69888 13.9785 642.932 419.339 1076.3 1076.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1080 0.000128 4096 250 16600 125952 27.582 33.5581 5821.43 994.294 6877.01 6877.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1810 0.000512 1024 340 1240 34944 1.87437 26.1243 100.17 128.212 128.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 24 40 290 0.000128 512 65 400 0 3.35843 0.004928 155.571 159.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 470 0.001024 512 112 400 6144 0.931776 3.73034 1.65344 168.356 174.882 15.9621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1550 0.000256 4096 160 680 72960 13.9663 118.674 418.802 551.488 551.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 930 0.000512 1024 210 560 27648 2.35194 1.65267 12.181 58.7641 75.0475 75.1391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 940 0.000512 2048 180 1600 31488 3.45309 60.6235 104.083 168.203 168.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1980 6.4e-05 4096 400 3640 284000 72.1592 55.7814 5518.01 1677.63 7323.68 7323.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1190 0.001024 1024 320 1560 15200 0.80128 0.749568 27.7162 51.2169 80.5554 80.6277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1840 0.000256 4096 380 3880 70100 13.9878 1221.37 419.141 1654.55 1654.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1080 0.000128 4096 250 16600 127400 27.7232 33.4923 11188.6 992.362 12242.3 12242.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1810 0.000512 1024 340 1240 35400 1.8903 49.9812 101.464 153.379 153.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 290 0.000128 512 65 400 25600 17.6229 3.39763 8.62115 135.339 165.229 165.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 470 0.001024 512 112 400 9600 0.87888 0.364544 3.19405 13.1151 17.6773 17.7894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1550 0.000256 4096 160 680 73300 13.9467 225.12 419.167 658.279 658.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 930 0.000512 1024 210 560 29200 2.34278 1.6607 23.2196 59.1159 86.4391 86.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 940 0.000512 2048 180 1600 32000 3.47136 115.494 104.709 223.716 223.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1980 6.4e-05 4096 400 3640 283200 71.9964 55.7131 3740.57 1676.01 5544.4 5544.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1190 0.001024 1024 320 1560 14800 0.794624 0.7416 18.5452 50.0211 70.1755 70.2485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1840 0.000256 4096 380 3880 70000 13.9791 828.291 419.167 1261.48 1261.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1080 0.000128 4096 250 16600 127200 27.6583 33.5831 7561.25 994.622 8617.27 8617.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1810 0.000512 1024 340 1240 35200 1.88621 34.0193 101.324 137.276 137.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 290 0.000128 512 65 400 25600 17.6319 3.39763 6.18838 152.558 180.016 180.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 470 0.001024 512 112 400 9600 0.883872 0.362496 2.41949 13.1778 16.9693 17.0762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1550 0.000256 4096 160 680 73200 13.9454 151.912 419.165 585.067 585.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 930 0.000512 1024 210 560 28800 2.32426 1.63798 15.774 59.5294 79.3648 79.4563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 940 0.000512 2048 180 1600 31800 3.46726 77.5967 107.519 188.626 188.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1980 6.4e-05 4096 400 3640 283200 72.2036 55.7621 3355.11 1676.34 5159.53 5159.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1190 0.001024 1024 320 1560 15000 0.800704 0.7472 16.4782 51.2119 69.3101 69.3862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1840 0.000256 4096 380 3880 69900 13.9826 743.701 419.001 1176.73 1176.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1080 0.000128 4096 250 16600 126600 27.7064 33.5431 6794.75 992.921 7849.07 7849.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1810 0.000512 1024 340 1240 35100 1.88538 29.7347 101.324 132.988 133.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 25 40 290 0.000128 512 65 400 0 3.39888 0.005632 153.356 156.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 470 0.001024 512 112 400 9600 0.893088 3.7799 2.10582 166.601 173.59 16.8476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1550 0.000256 4096 160 680 72900 13.951 133.128 418.028 565.151 565.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 930 0.000512 1024 210 560 28800 2.32954 1.64768 13.9833 59.5745 77.6328 77.7268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 940 0.000512 2048 180 1600 31800 3.47488 67.7045 104.69 175.911 175.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1980 6.4e-05 4096 400 3640 283200 71.7666 55.6931 2978.22 1675.55 4781.34 4781.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1190 0.001024 1024 320 1560 13600 0.775392 0.718848 13.9573 49.2055 64.7293 64.8034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1840 0.000256 4096 380 3880 69600 13.967 656.381 417.555 1087.95 1088.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1080 0.000128 4096 250 16600 126400 27.5213 33.4946 6008.72 995.925 7065.81 7065.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1810 0.000512 1024 340 1240 34800 1.86723 26.7244 99.9613 128.597 128.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 25 40 290 0.000128 512 65 400 0 3.40547 0.00416 157.757 161.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 470 0.001024 512 112 400 6400 0.787104 3.73037 1.80246 168.923 175.452 14.2968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1550 0.000256 4096 160 680 72800 13.9466 121.905 422.743 558.638 558.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 930 0.000512 1024 210 560 28800 2.33126 1.64768 13.2849 59.7271 77.0911 77.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 940 0.000512 2048 180 1600 31600 3.4727 62.3234 104.352 170.191 170.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1980 6.4e-05 4096 400 3648 284416 71.6253 55.6073 4558.96 1677.51 6363.81 6363.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1190 0.001024 1024 320 1536 15424 0.794624 0.746976 23.0292 51.1995 75.8405 75.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1840 0.000256 4096 380 3888 70240 13.9796 1008.89 419.677 1442.59 1442.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1080 0.000128 4096 250 16608 127488 27.5193 33.4667 9221.48 992.876 10275.5 10275.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1810 0.000512 1024 340 1248 35488 1.8919 42.2298 101.519 145.684 145.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 290 0.000128 512 65 432 24576 17.9271 3.40589 7.50205 144.812 173.888 174.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 470 0.001024 512 112 432 8192 0.917504 0.364896 2.35357 13.2366 16.9979 17.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1550 0.000256 4096 160 672 73472 13.9941 184.612 419.424 618.072 618.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 930 0.000512 1024 210 576 29056 2.33146 1.66502 33.3223 60.5413 97.9592 98.0485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 940 0.000512 2048 180 1584 32224 3.48528 93.5585 104.943 202.03 202.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1980 6.4e-05 4096 400 3648 284160 71.7216 55.6216 2908.75 1675.59 4711.8 4711.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1190 0.001024 1024 320 1536 15360 0.800224 0.747264 14.7168 51.2246 67.5596 67.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1840 0.000256 4096 380 3888 70208 13.9858 643.761 419.194 1076.98 1077.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1080 0.000128 4096 250 16608 127488 27.5292 33.4933 5878.16 992.359 6931.69 6931.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1810 0.000512 1024 340 1248 35456 1.89235 27.2261 101.469 130.629 130.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 290 0.000128 512 65 432 24576 17.9518 3.40582 5.06266 161.979 188.642 188.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 470 0.001024 512 112 432 8192 0.9224 0.36464 1.59626 13.2559 16.2641 16.3753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1550 0.000256 4096 160 672 73408 13.9841 363.78 419.024 796.832 796.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 930 0.000512 1024 210 576 28928 2.3408 1.68566 33.3147 61.184 98.6257 98.7263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 940 0.000512 2048 180 1584 32192 3.48979 60.7724 104.86 169.164 169.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1980 6.4e-05 4096 400 3648 284160 71.6286 55.5951 2410.01 1674.75 4212.1 4212.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1190 0.001024 1024 320 1536 15360 0.797792 0.74352 12.0826 51.1762 64.8722 64.9475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1840 0.000256 4096 380 3888 70176 13.9754 532.628 419.057 965.706 965.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1080 0.000128 4096 250 16608 127296 27.5177 33.5197 4855.78 992.764 5909.73 5909.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1810 0.000512 1024 340 1248 35424 1.8944 22.0005 101.466 125.403 125.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 290 0.000128 512 65 432 12288 18.0118 3.34531 2.72464 157.192 181.513 181.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 470 0.001024 512 112 432 7680 0.919584 0.360448 1.40931 13.0968 15.9086 16.0174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1550 0.000256 4096 160 672 73344 13.9794 363.774 418.749 796.546 796.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 930 0.000512 1024 210 576 28800 2.33165 1.66304 32.8424 60.1043 97.0421 97.1459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 940 0.000512 2048 180 1584 32160 3.48579 50.1535 105.028 158.713 158.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1980 6.4e-05 4096 400 3648 284320 71.9872 55.7236 4410.36 1677.06 6215.26 6215.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1190 0.001024 1024 320 1536 15360 0.797248 0.745376 21.6615 51.1898 74.4668 74.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1840 0.000256 4096 380 3888 70200 13.9756 976.46 420.152 1410.63 1410.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1080 0.000128 4096 250 16608 127520 27.6674 33.4947 8925.75 992.914 9979.99 9980.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1810 0.000512 1024 340 1248 35480 1.89254 40.0833 101.521 143.539 143.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 290 0.000128 512 65 432 25600 17.6152 3.39968 7.48509 144.514 173.258 173.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 470 0.001024 512 112 432 8000 0.911072 0.360704 2.24653 13.0733 16.7187 16.8284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1550 0.000256 4096 160 672 73440 13.9761 176.95 419.35 610.321 610.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 930 0.000512 1024 210 576 29120 2.33478 1.66419 18.6175 59.4361 82.1527 82.2484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 940 0.000512 2048 180 1584 32200 3.47546 90.9988 104.909 199.426 199.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1980 6.4e-05 4096 400 3648 284160 71.711 55.6981 2876.67 1677.07 4681.26 4681.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1190 0.001024 1024 320 1536 15200 0.794624 0.74752 14.0982 51.1397 66.8541 66.9284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1840 0.000256 4096 380 3888 70160 13.9715 635.56 419.312 1068.89 1068.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1080 0.000128 4096 250 16608 127520 27.546 33.4721 5815.34 993.193 6869.7 6869.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1810 0.000512 1024 340 1248 35440 1.89235 26.1146 101.514 129.564 129.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 290 0.000128 512 65 432 20480 18.0775 3.39558 4.21677 158.548 184.481 184.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 470 0.001024 512 112 432 7680 0.919008 0.361952 1.55555 13.101 16.0618 16.1669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1550 0.000256 4096 160 672 73360 13.9813 115.085 419.219 548.328 548.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 930 0.000512 1024 210 576 28800 2.32918 1.64752 12.2744 58.7042 75.053 75.1456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 940 0.000512 2048 180 1584 32160 3.48106 59.5847 104.899 168.006 168.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1980 6.4e-05 4096 400 3648 283680 71.936 55.7302 2351.68 1675.34 4154.8 4154.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1190 0.001024 1024 320 1536 15120 0.792896 0.737248 11.807 49.9196 63.3288 63.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1840 0.000256 4096 380 3888 70080 13.9702 520.285 419.039 953.341 953.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1080 0.000128 4096 250 16608 127200 27.6468 33.5286 4775.58 993.401 5830.31 5830.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1810 0.000512 1024 340 1248 35400 1.89466 21.8329 101.511 125.283 125.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 290 0.000128 512 65 432 15360 18.6119 3.40173 2.96074 165.887 191.105 191.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 470 0.001024 512 112 432 7680 0.925248 0.362496 1.36176 13.1248 15.9015 16.0092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1550 0.000256 4096 160 672 73320 13.9802 95.3793 419.17 528.574 528.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 930 0.000512 1024 210 576 28800 2.3455 1.66403 30.3182 59.0517 93.4785 93.5731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 940 0.000512 2048 180 1584 32040 3.47555 48.7206 104.67 156.911 156.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1980 6.4e-05 4096 400 3648 284352 71.7271 55.6667 6108.96 1677.26 7913.73 7913.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1190 0.001024 1024 320 1536 15360 0.717152 0.743264 31.5741 51.1368 84.2436 84.3162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1840 0.000256 4096 380 3888 70224 13.9854 1346.65 419.661 1780.35 1780.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1080 0.000128 4096 250 16608 127488 27.5681 33.4911 12307.7 995.85 13364.8 13364.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1810 0.000512 1024 340 1248 35472 1.89034 58.4397 101.508 161.881 161.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 290 0.000128 512 65 432 24576 17.677 3.39904 9.79453 128.506 159.617 159.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 470 0.001024 512 112 432 8064 0.907104 0.3584 3.07603 13.0785 17.5445 17.6497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1550 0.000256 4096 160 672 73440 13.9871 243.106 419.339 676.475 676.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 930 0.000512 1024 210 576 29184 2.3361 1.66726 26.3279 60.1355 90.5655 90.6536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 940 0.000512 2048 180 1584 32208 3.49158 126.545 104.94 235.019 235.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1980 6.4e-05 4096 400 3648 284160 71.6083 55.6052 3853.8 1675.07 5656.2 5656.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1190 0.001024 1024 320 1536 15360 0.796672 0.74848 19.5618 51.1754 72.3571 72.4314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1840 0.000256 4096 380 3888 70176 13.9912 850.92 419.233 1284.19 1284.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1080 0.000128 4096 250 16608 127296 27.5374 33.5273 7755.14 993.764 8810.12 8810.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1810 0.000512 1024 340 1248 35424 1.88621 35.5952 101.47 138.998 139.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 290 0.000128 512 65 432 12288 18.0138 3.34602 3.53949 143.089 168.23 168.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 470 0.001024 512 112 432 7680 0.92 0.35888 2.13162 13.1155 16.6533 16.7593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1550 0.000256 4096 160 672 73344 13.9879 154.322 418.723 587.08 587.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 930 0.000512 1024 210 576 28800 2.33341 1.6648 16.4595 58.7626 79.3232 79.4194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 940 0.000512 2048 180 1584 32160 3.48774 79.7313 106.296 189.56 189.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1980 6.4e-05 4096 400 3648 283968 71.7164 55.6708 3118.8 1674.94 4921.24 4921.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1190 0.001024 1024 320 1536 15264 0.797184 0.742528 15.7828 51.1112 68.5066 68.5802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1840 0.000256 4096 380 3888 70128 13.9845 688.864 419.03 1121.92 1121.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1080 0.000128 4096 250 16608 127296 27.5554 33.5542 6282.55 994.07 7337.89 7338.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1810 0.000512 1024 340 1248 35280 1.8863 29.055 101.336 132.321 132.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 290 0.000128 512 65 432 18432 17.464 3.34986 4.31475 150.558 175.924 176.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 470 0.001024 512 112 432 6912 0.90016 0.350304 1.67555 12.6157 15.667 15.7716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1550 0.000256 4096 160 672 73296 13.9917 124.436 423.196 561.668 561.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 930 0.000512 1024 210 576 28800 2.32333 1.64454 13.4852 58.5668 76.1181 76.2103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 940 0.000512 2048 180 1584 32112 3.48653 64.7356 104.827 173.091 173.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1980 6.4e-05 4096 400 3648 283392 71.75 55.6287 2624.6 1674.76 4426.86 4426.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1190 0.001024 1024 320 1536 14976 0.793376 0.745024 13.367 50.0156 64.9937 65.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1840 0.000256 4096 380 3888 70080 13.9832 580.819 419.443 1014.29 1014.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1080 0.000128 4096 250 16608 127104 27.5603 33.5462 5288.24 993.686 6343.19 6343.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1810 0.000512 1024 340 1248 35328 1.89235 24.895 101.513 128.345 128.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 12 48 290 0.000128 512 65 432 0 3.34893 0.005568 152.735 156.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 470 0.001024 512 112 432 6144 0.920064 3.71619 1.39904 165.401 171.639 15.5672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1550 0.000256 4096 160 672 73152 13.978 105.458 418.593 538.073 538.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 930 0.000512 1024 210 576 28416 2.32538 1.64496 11.4261 58.4745 73.9731 74.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 940 0.000512 2048 180 1584 32064 3.48973 54.6101 109.979 168.124 168.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1980 6.4e-05 4096 400 3648 284256 71.9233 55.71 5638.55 1674.79 7441.09 7441.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1190 0.001024 1024 320 1536 15344 0.718848 0.743328 29.427 51.0982 82.0601 82.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1840 0.000256 4096 380 3888 70168 13.9762 1239.47 418.76 1672.25 1672.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1080 0.000128 4096 250 16608 127456 27.6262 33.5018 11391.8 991.924 12445 12445.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1810 0.000512 1024 340 1248 35448 1.89418 55.0767 101.444 158.459 158.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 290 0.000128 512 65 432 21504 17.5914 3.36918 8.21194 127.183 156.604 156.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 470 0.001024 512 112 432 8064 0.912864 0.360896 3.0817 13.1093 17.592 17.7009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1550 0.000256 4096 160 672 73416 13.9815 225.449 418.895 658.372 658.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 930 0.000512 1024 210 576 29120 2.34893 1.66358 24.3677 59.1459 87.6286 87.7207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 940 0.000512 2048 180 1584 32200 3.49229 117.191 104.823 225.55 225.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1980 6.4e-05 4096 400 3648 284032 71.7613 55.6687 3577.6 1677.11 5382.26 5382.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1190 0.001024 1024 320 1536 15232 0.793312 0.742208 18.3292 50.0018 69.9416 70.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1840 0.000256 4096 380 3888 70112 13.9698 789.484 420.025 1223.53 1223.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1080 0.000128 4096 250 16608 127456 27.538 33.528 7206.47 993.648 8261.34 8261.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1810 0.000512 1024 340 1248 35392 1.89821 33.9447 101.492 137.378 137.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 290 0.000128 512 65 432 14336 17.2799 3.26042 3.90672 144.613 169.305 169.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 470 0.001024 512 112 432 7168 0.912128 0.354304 1.80294 12.8618 16.0572 16.1628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1550 0.000256 4096 160 672 73360 13.9828 143.918 419.285 577.227 577.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 930 0.000512 1024 210 576 28672 2.32093 1.64682 15.4266 58.5753 78.0674 78.1571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 940 0.000512 2048 180 1584 32144 3.49078 74.0823 104.958 182.577 182.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1980 6.4e-05 4096 400 3648 283584 72.0436 55.7793 2939.9 1673.37 4741.21 4741.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1190 0.001024 1024 320 1536 15120 0.792576 0.739328 15.0957 49.8998 66.6003 66.6749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1840 0.000256 4096 380 3888 70056 13.9719 649.195 418.871 1082.08 1082.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1080 0.000128 4096 250 16608 127008 27.6723 33.573 5925.93 993.209 6980.53 6980.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1810 0.000512 1024 340 1248 35280 1.88826 27.87 101.372 131.173 131.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 290 0.000128 512 65 432 21504 17.6036 3.37306 4.77126 154.206 180.195 180.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 470 0.001024 512 112 432 6720 0.930784 0.35456 1.68806 12.8893 15.9883 16.0978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1550 0.000256 4096 160 672 73248 13.9923 119.076 418.637 551.75 551.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 930 0.000512 1024 210 576 28224 2.32672 1.63331 12.6524 58.2227 74.9331 75.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 940 0.000512 2048 180 1584 32088 3.48854 60.9038 104.861 169.296 169.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1980 6.4e-05 4096 400 3648 283136 71.6576 55.6115 2654.42 1673.69 4455.5 4455.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1190 0.001024 1024 320 1536 15232 0.796512 0.748992 13.5378 51.1754 66.3299 66.4062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1840 0.000256 4096 380 3888 69888 13.9612 587.307 418.281 1019.59 1019.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1080 0.000128 4096 250 16608 127232 27.519 33.5626 5348.85 992.62 6402.7 6402.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1810 0.000512 1024 340 1248 35168 1.88451 24.9573 101.3 128.185 128.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 48 290 0.000128 512 65 432 0 3.26451 0.005024 151.543 154.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 470 0.001024 512 112 432 5376 0.913088 3.62435 1.41917 163.865 170.027 15.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1550 0.000256 4096 160 672 73248 13.9858 108.38 423.6 546.007 546.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 930 0.000512 1024 210 576 28672 2.32752 1.64675 11.6509 59.8239 75.5477 75.6408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 940 0.000512 2048 180 1584 32032 3.4935 55.0789 104.852 163.467 163.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1980 6.4e-05 4096 400 3648 284160 71.6701 55.61 5486.07 1675.6 7289.07 7289.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1190 0.001024 1024 320 1536 15360 0.723168 0.752352 27.847 51.2204 80.6166 80.6873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1840 0.000256 4096 380 3888 70208 13.9868 1191.04 419.315 1624.39 1624.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1080 0.000128 4096 250 16608 127488 27.5304 33.4793 10743 994.75 11798.9 11799.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1810 0.000512 1024 340 1248 35456 1.892 51.7612 101.467 155.166 155.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 290 0.000128 512 65 432 24576 17.9458 3.40362 9.19568 134.566 165.353 165.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 470 0.001024 512 112 432 8192 0.919584 0.364544 2.87411 13.2525 17.5359 17.6424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1550 0.000256 4096 160 672 73408 13.9817 220.987 418.909 653.924 653.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 930 0.000512 1024 210 576 28928 2.33779 1.66912 23.3587 59.2517 86.7184 86.8086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 940 0.000512 2048 180 1584 32192 3.48726 114.401 104.855 222.788 222.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1980 6.4e-05 4096 400 3648 284160 71.6838 55.6189 3553.26 1677.31 5357.99 5358.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1190 0.001024 1024 320 1536 15104 0.794528 0.741376 17.5914 49.9326 69.1332 69.2081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1840 0.000256 4096 380 3888 70144 13.9881 764.631 419.573 1198.24 1198.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1080 0.000128 4096 250 16608 127232 27.5001 33.452 6748.89 992.561 7802.55 7802.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1810 0.000512 1024 340 1248 35328 1.88813 32.7127 101.423 136.067 136.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 290 0.000128 512 65 432 16384 17.6307 3.34781 4.30301 146.58 172.101 172.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 470 0.001024 512 112 432 7168 0.893088 0.349184 1.83622 12.6166 15.8196 15.9314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1550 0.000256 4096 160 672 73344 13.9902 142.502 419.25 575.788 575.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 930 0.000512 1024 210 576 28672 2.34902 1.67283 15.1426 59.1037 78.3663 78.4565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 940 0.000512 2048 180 1584 32128 3.49389 73.332 104.935 181.803 181.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1980 6.4e-05 4096 400 3648 283392 71.7404 55.6058 2970.48 1673.05 4770.99 4771.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1190 0.001024 1024 320 1536 14976 0.794624 0.742784 14.4993 49.989 66.0969 66.1717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1840 0.000256 4096 380 3888 70080 13.9858 635.033 418.998 1068.06 1068.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1080 0.000128 4096 250 16608 127104 27.5564 33.5216 5554.97 992.697 6608.91 6609.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1810 0.000512 1024 340 1248 35328 1.89501 27.3754 101.462 130.777 130.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 48 290 0.000128 512 65 432 0 3.34848 0.00544 152.071 155.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 470 0.001024 512 112 432 6144 0.922048 3.71664 1.50947 164.719 171.076 15.6628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1550 0.000256 4096 160 672 73152 13.9817 120.945 418.091 553.061 553.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 930 0.000512 1024 210 576 28416 2.32275 1.64659 13.0735 58.435 75.5761 75.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 940 0.000512 2048 180 1584 32064 3.48966 61.9577 104.821 170.311 170.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1980 6.4e-05 4096 400 3648 282624 71.763 55.5633 2611.99 1672.71 4412.14 4412.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1190 0.001024 1024 320 1536 14848 0.7904 0.737312 12.7415 49.7644 64.1075 64.1847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1840 0.000256 4096 380 3888 69888 13.9719 558.125 418.849 990.993 991.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1080 0.000128 4096 250 16608 126976 27.5122 33.4921 4882.51 992.535 5936.2 5936.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1810 0.000512 1024 340 1248 35072 1.87597 23.767 101.259 126.945 127.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 16 48 290 0.000128 512 65 432 0 2.90611 0.004992 142.422 145.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 470 0.001024 512 112 432 6144 0.92176 3.27491 1.55302 155.124 161.083 15.7644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1550 0.000256 4096 160 672 73216 13.9872 105.937 419.313 539.283 539.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 930 0.000512 1024 210 576 27648 2.31382 1.61587 11.1981 57.9081 73.1352 73.2303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 940 0.000512 2048 180 1584 32000 3.48672 54.2085 104.953 162.693 162.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1980 6.4e-05 4096 400 3648 284256 71.943 55.698 5449.19 1675.21 7252.16 7252.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1190 0.001024 1024 320 1536 15408 0.72352 0.74752 28.0485 51.2119 80.803 80.8795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1840 0.000256 4096 380 3888 70200 13.9908 1204.49 419.935 1638.46 1638.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1080 0.000128 4096 250 16608 127440 27.6045 33.4881 11058.8 992.185 12112.2 12112.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1810 0.000512 1024 340 1248 35424 1.88806 51.7527 101.442 155.129 155.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 290 0.000128 512 65 432 18432 17.4997 3.34643 6.97046 128.122 156.182 156.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 470 0.001024 512 112 432 7488 0.916832 0.356352 2.78586 12.9602 17.1415 17.2508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1550 0.000256 4096 160 672 73440 13.9908 216.058 419.18 649.276 649.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 930 0.000512 1024 210 576 29088 2.33738 1.66266 22.9326 58.9461 85.9775 86.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 940 0.000512 2048 180 1584 32184 3.49043 111.157 104.87 219.563 219.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1980 6.4e-05 4096 400 3648 283968 71.7021 55.6769 3748.08 1676.92 5552.49 5552.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1190 0.001024 1024 320 1536 15264 0.795072 0.7432 18.687 51.1372 71.4378 71.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1840 0.000256 4096 380 3888 70128 13.9805 832.569 419.627 1266.22 1266.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1080 0.000128 4096 250 16608 127296 27.5495 33.5467 7602.49 994.491 8658.23 8658.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1810 0.000512 1024 340 1248 35280 1.88477 34.2221 101.386 137.536 137.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 290 0.000128 512 65 432 18432 17.46 3.34992 5.05104 146.667 172.798 172.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 470 0.001024 512 112 432 6912 0.89888 0.348352 1.97507 12.6295 15.9766 16.0843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1550 0.000256 4096 160 672 73296 13.9841 148.769 419.13 581.927 581.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 930 0.000512 1024 210 576 28800 2.32381 1.6464 16.0496 59.6751 79.7943 79.8838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 940 0.000512 2048 180 1584 32112 3.48774 77.2549 104.953 185.738 185.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1980 6.4e-05 4096 400 3648 283392 71.954 55.7363 3169.64 1675.76 4973.21 4973.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1190 0.001024 1024 320 1536 14688 0.790528 0.73728 15.2205 49.7977 66.6175 66.6933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1840 0.000256 4096 380 3888 69984 13.9735 703.255 419.133 1136.41 1136.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1080 0.000128 4096 250 16608 127008 27.7208 33.6432 6451.26 995.202 7507.99 7508.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1810 0.000512 1024 340 1248 35208 1.89008 29.0282 101.394 132.357 132.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 48 290 0.000128 512 65 432 0 3.11274 0.005664 144.849 148.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 470 0.001024 512 112 432 6912 0.937056 3.49008 1.7784 157.911 164.328 16.3761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1550 0.000256 4096 160 672 73224 13.9817 127.609 422.582 564.218 564.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 930 0.000512 1024 210 576 27648 2.32422 1.6113 13.154 58.026 75.2178 75.3111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 940 0.000512 2048 180 1584 31968 3.47744 65.5954 104.758 173.875 173.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1980 6.4e-05 4096 400 3648 283392 71.682 55.5958 3178.48 1676.33 4982.2 4982.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1190 0.001024 1024 320 1536 14976 0.792256 0.743584 15.5371 51.1023 68.2504 68.3213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1840 0.000256 4096 380 3888 69984 13.9806 705.487 419.187 1138.7 1138.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1080 0.000128 4096 250 16608 126720 27.5231 33.5308 6415.06 992.093 7468.36 7468.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1810 0.000512 1024 340 1248 35136 1.8903 28.4261 101.35 131.71 131.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 48 290 0.000128 512 65 432 0 3.34634 0.005312 149.969 153.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 470 0.001024 512 112 432 6912 0.906176 3.71667 1.9807 162.688 169.497 16.1976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1550 0.000256 4096 160 672 73152 13.9858 128.832 421.205 564.066 564.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 930 0.000512 1024 210 576 27648 2.3225 1.62691 13.2803 58.0066 75.3397 75.4278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 940 0.000512 2048 180 1584 31968 3.48989 65.8001 104.867 174.202 174.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1980 6.4e-05 4096 400 3648 284160 71.7804 55.6868 5404.48 1675.47 7207.53 7207.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1190 0.001024 1024 320 1536 15200 0.720896 0.743424 27.2219 51.1106 79.8682 79.9405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1840 0.000256 4096 380 3888 70160 13.9748 1194.84 419.016 1627.88 1627.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1080 0.000128 4096 250 16608 127520 27.5538 33.4841 10957.2 992.246 12010.6 12010.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1810 0.000512 1024 340 1248 35440 1.89206 50.559 101.463 153.958 154.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 290 0.000128 512 65 432 20480 30.7585 3.39354 7.55002 134.298 176.245 176.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 470 0.001024 512 112 432 7680 0.919104 0.35936 2.74448 13.0828 17.2348 17.3432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1550 0.000256 4096 160 672 73360 13.9899 214.603 418.676 647.316 647.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 930 0.000512 1024 210 576 28800 2.32934 1.6505 22.5896 58.659 85.3279 85.4193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 940 0.000512 2048 180 1584 32160 3.47946 110.076 104.794 218.39 218.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1980 6.4e-05 4096 400 3648 284160 71.6072 55.613 3831.63 1676.09 5635.06 5635.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1190 0.001024 1024 320 1536 15040 0.789408 0.740192 18.6511 49.9541 70.2094 70.2828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1840 0.000256 4096 380 3888 70080 13.9755 845.928 419.07 1279.02 1279.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1080 0.000128 4096 250 16608 127040 27.5238 33.4996 7718.35 992.388 8771.93 8772.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1810 0.000512 1024 340 1248 35360 1.88925 34.5102 101.468 137.911 137.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 48 290 0.000128 512 65 432 0 3.26246 0.004096 145.437 148.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 470 0.001024 512 112 432 7680 0.921248 3.64339 2.1863 158.576 165.538 16.8492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1550 0.000256 4096 160 672 73280 14.0001 153.372 418.718 586.132 586.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 930 0.000512 1024 210 576 28160 2.32326 1.6425 16.1404 59.3945 79.5999 79.6937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 940 0.000512 2048 180 1584 32000 3.47341 79.0196 104.595 187.128 187.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1980 6.4e-05 4096 400 3648 283200 71.7678 55.6769 3157.03 1676.23 4960.82 4960.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1190 0.001024 1024 320 1536 14880 0.796672 0.741696 15.5006 51.1345 68.2462 68.3194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1840 0.000256 4096 380 3888 69840 13.9676 697.131 418.448 1129.59 1129.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1080 0.000128 4096 250 16608 127200 27.5942 33.5921 6416.56 994.837 7472.74 7472.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1810 0.000512 1024 340 1248 35280 1.8921 28.8686 101.511 132.316 132.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 48 290 0.000128 512 65 432 0 3.39539 0.005824 154.533 158.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 470 0.001024 512 112 432 7680 0.928128 3.7761 1.9904 167.738 174.639 16.7219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1550 0.000256 4096 160 672 73200 13.9797 125.75 423.919 563.692 563.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 930 0.000512 1024 210 576 27840 2.33347 1.64851 13.4235 58.4877 75.995 76.0845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 940 0.000512 2048 180 1584 31920 3.47222 64.9974 104.684 173.197 173.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1980 6.4e-05 4096 400 3648 282880 71.6755 55.5636 2913.92 1671.28 4712.55 4712.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1190 0.001024 1024 320 1536 14720 0.79872 0.747424 14.2315 51.2436 67.0922 67.1643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1840 0.000256 4096 380 3888 69760 13.9652 643.715 418.391 1076.12 1076.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1080 0.000128 4096 250 16608 126720 27.5448 33.5182 5862.88 992.989 6917.09 6917.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1810 0.000512 1024 340 1248 35200 1.89242 26.6495 101.511 130.095 130.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1980 6.4e-05 4096 400 3650 284672 71.6665 55.6031 4761.16 1677.23 6565.78 6565.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1190 0.001024 1024 320 1550 15360 0.796672 0.748672 24.0854 51.1914 76.8922 76.9659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1840 0.000256 4096 380 3900 70208 13.9817 1061.44 431.346 1506.81 1506.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1080 0.000128 4096 250 16600 127552 27.5249 33.4697 9670.96 1007.81 10741.3 10741.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1810 0.000512 1024 340 1250 35456 1.89165 44.2453 101.474 147.656 147.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 290 0.000128 512 65 400 28672 17.5645 3.40365 8.35613 144.252 173.826 174.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 470 0.001024 512 112 400 7936 0.9272 0.366464 2.33702 17.9084 21.6674 21.7743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1550 0.000256 4096 160 700 73280 13.9868 201.235 419.345 634.613 634.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 930 0.000512 1024 210 550 29056 2.33594 1.66502 32.6948 60.294 97.0934 97.1876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 940 0.000512 2048 180 1600 32160 3.49402 99.7449 104.937 208.218 208.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1980 6.4e-05 4096 400 3650 284416 71.7105 55.6289 3016.84 1675.81 4820.11 4820.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1190 0.001024 1024 320 1550 15360 0.796768 0.74624 15.4178 51.2216 68.2573 68.3336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1840 0.000256 4096 380 3900 70144 13.9793 669.997 419.095 1103.12 1103.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1080 0.000128 4096 250 16600 127488 27.5627 33.4746 6132.48 992.521 7186.19 7186.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1810 0.000512 1024 340 1250 35392 1.88826 27.9818 101.4 131.315 131.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 290 0.000128 512 65 400 24576 17.9447 3.40992 5.06653 156.722 183.389 183.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 470 0.001024 512 112 400 7680 0.931136 0.364672 1.5871 13.2506 16.2628 16.3685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1550 0.000256 4096 160 700 73216 13.9827 373.082 423.24 810.351 810.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 930 0.000512 1024 210 550 28928 2.34134 1.66742 32.584 60.0635 96.7583 96.8585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 940 0.000512 2048 180 1600 32128 3.49306 63.5822 104.95 172.068 172.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1980 6.4e-05 4096 400 3650 284160 71.6045 55.6026 2469.69 1676.45 4273.46 4273.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1190 0.001024 1024 320 1550 15168 0.795328 0.747392 12.7213 51.1966 65.5345 65.6083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1840 0.000256 4096 380 3900 70080 13.9697 549.458 419.051 982.525 982.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1080 0.000128 4096 250 16600 127488 27.5141 33.4826 5029.89 992.653 6083.7 6083.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1810 0.000512 1024 340 1250 35328 1.88416 23.0772 101.393 126.397 126.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 290 0.000128 512 65 400 12288 18.0193 3.34867 2.56941 158.666 182.85 183.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 470 0.001024 512 112 400 7680 0.923456 0.362496 1.47309 13.1074 15.9934 16.0996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1550 0.000256 4096 160 700 73152 13.9826 373.238 419.141 806.408 806.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 930 0.000512 1024 210 550 28800 2.33248 1.66298 32.3614 60.911 97.3668 97.4657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 940 0.000512 2048 180 1600 32064 3.47424 52.0049 104.856 160.38 160.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1980 6.4e-05 4096 400 3650 284640 72.0318 55.7185 4414.89 1675.72 6218.48 6218.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1190 0.001024 1024 320 1550 15360 0.796736 0.748864 22.3995 51.1696 75.186 75.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1840 0.000256 4096 380 3900 70200 13.9796 982.53 419.26 1415.82 1415.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1080 0.000128 4096 250 16600 127520 27.6974 33.4861 8956.02 993.695 10011.1 10011.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1810 0.000512 1024 340 1250 35440 1.88918 40.6267 101.438 143.999 144.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 290 0.000128 512 65 400 25600 17.6146 3.39968 7.02061 134.919 163.2 163.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 470 0.001024 512 112 400 7680 0.917312 0.3616 2.11325 13.062 16.582 16.6912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1550 0.000256 4096 160 700 73280 13.9938 184.578 421.277 619.894 619.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 930 0.000512 1024 210 550 29120 2.33472 1.66189 18.2446 59.4026 81.7458 81.8401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 940 0.000512 2048 180 1600 32120 3.47341 92.4635 104.794 200.777 200.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1980 6.4e-05 4096 400 3650 284480 71.7943 55.6796 2835.34 1675.44 4638.37 4638.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1190 0.001024 1024 320 1550 15200 0.798272 0.742208 14.2504 51.1068 66.9732 67.0439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1840 0.000256 4096 380 3900 70160 13.9796 630.307 419.154 1063.48 1063.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1080 0.000128 4096 250 16600 127520 27.5623 33.4856 5750.22 992.257 6803.68 6803.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1810 0.000512 1024 340 1250 35360 1.88886 25.8955 101.371 129.201 129.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 290 0.000128 512 65 400 20480 18.0621 3.39283 4.04592 157.27 183.024 183.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 470 0.001024 512 112 400 7680 0.918208 0.36032 1.52851 13.0857 16.0197 16.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1550 0.000256 4096 160 700 73200 13.9754 118.908 418.839 551.77 551.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 930 0.000512 1024 210 550 28800 2.32531 1.64986 11.8782 58.9036 74.8601 74.9519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 940 0.000512 2048 180 1600 32080 3.47856 59.3615 104.765 167.65 167.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1980 6.4e-05 4096 400 3650 284160 71.9557 55.7205 2362.31 1675.34 4165.44 4165.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1190 0.001024 1024 320 1550 15120 0.792576 0.74096 11.9309 49.9207 63.4584 63.5332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1840 0.000256 4096 380 3900 70080 13.9653 525.014 419.172 958.194 958.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1080 0.000128 4096 250 16600 127200 27.6641 33.5448 4800.26 993.395 5855.02 5855.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1810 0.000512 1024 340 1250 35280 1.88323 21.975 101.353 125.254 125.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 290 0.000128 512 65 400 15360 18.6047 3.39552 2.95795 163.662 188.864 189.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 470 0.001024 512 112 400 7680 0.927488 0.362496 1.31699 13.1259 15.8574 15.9664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1550 0.000256 4096 160 700 73200 13.9856 99.0392 419.504 532.572 532.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 930 0.000512 1024 210 550 28800 2.35619 1.66509 29.5793 59.0318 92.7362 92.8276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 940 0.000512 2048 180 1600 32040 3.48202 49.647 104.858 158.03 158.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1980 6.4e-05 4096 400 3650 284160 71.5897 55.6058 2034.11 1677.51 3838.93 3839.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1190 0.001024 1024 320 1550 15040 0.792864 0.741376 10.2154 49.9791 61.8014 61.8762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1840 0.000256 4096 380 3900 70080 13.9866 451.621 419.441 885.093 885.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1080 0.000128 4096 250 16600 127040 27.4992 33.48 4124.53 993.097 5178.76 5178.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1810 0.000512 1024 340 1250 35200 1.87622 18.6615 101.308 121.89 121.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 10 50 290 0.000128 512 65 400 0 3.25018 0.004608 158.887 162.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 470 0.001024 512 112 400 7680 0.925408 3.6287 1.29885 172.04 178.098 15.9735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1550 0.000256 4096 160 700 73120 13.992 85.4502 431.279 530.765 530.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 930 0.000512 1024 210 550 28160 2.32176 1.64208 27.8571 58.4614 90.3798 90.4705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 940 0.000512 2048 180 1600 32000 3.47309 42.7777 104.869 151.165 151.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1980 6.4e-05 4096 400 3650 284544 71.7517 55.6826 5996.27 1677.21 7801.03 7801.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1190 0.001024 1024 320 1550 15264 0.718848 0.744896 30.7542 51.2387 83.527 83.6014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1840 0.000256 4096 380 3900 70176 13.9861 1330.42 419.418 1763.86 1763.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1080 0.000128 4096 250 16600 127584 27.5824 33.4646 12127.2 992.884 13181.3 13181.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1810 0.000512 1024 340 1250 35424 1.89434 56.7076 101.459 160.104 160.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 290 0.000128 512 65 400 24576 17.6913 3.39558 9.01344 128.551 158.89 159.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 470 0.001024 512 112 400 7680 0.915584 0.3584 2.77501 13.0781 17.2509 17.3572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1550 0.000256 4096 160 700 73248 13.994 249.139 419.334 682.507 682.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 930 0.000512 1024 210 550 29184 2.33728 1.66707 25.1474 60.1336 89.3834 89.4728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 940 0.000512 2048 180 1600 32112 3.48365 125.378 104.868 233.772 233.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1980 6.4e-05 4096 400 3650 284160 71.6185 55.6012 3721.15 1676.47 5524.96 5525.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1190 0.001024 1024 320 1550 15168 0.798112 0.747168 19.2195 51.1977 72.0334 72.1084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1840 0.000256 4096 380 3900 70080 13.9756 828.118 419.145 1261.28 1261.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1080 0.000128 4096 250 16600 127488 27.5153 33.47 7528.28 995.002 8584.42 8584.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1810 0.000512 1024 340 1250 35328 1.88765 34.8795 101.394 138.205 138.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 290 0.000128 512 65 400 12288 18.0159 3.34672 3.44845 143.812 168.865 169.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 470 0.001024 512 112 400 7680 0.919648 0.363136 2.03859 13.1083 16.5558 16.6605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1550 0.000256 4096 160 700 73152 13.9753 155.232 419.083 588.337 588.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 930 0.000512 1024 210 550 28800 2.33226 1.66112 15.7135 58.87 78.6781 78.7721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 940 0.000512 2048 180 1600 32064 3.47546 78.3243 104.868 186.714 186.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1980 6.4e-05 4096 400 3650 283968 71.7376 55.6646 3047.58 1691.76 4866.86 4866.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1190 0.001024 1024 320 1550 14976 0.796672 0.743392 15.2306 51.3561 68.1988 68.2747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1840 0.000256 4096 380 3900 69984 13.9695 676.659 422.583 1113.26 1113.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1080 0.000128 4096 250 16600 127296 27.5549 33.5362 6161.15 1003.22 7225.6 7225.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1810 0.000512 1024 340 1250 35280 1.88928 28.2558 101.84 132.028 132.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 290 0.000128 512 65 400 18432 17.4625 3.3489 4.19645 152.446 177.694 177.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 470 0.001024 512 112 400 6912 0.894208 0.350304 1.55245 12.7385 15.6652 15.7703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1550 0.000256 4096 160 700 73152 14.009 127.394 423.1 564.546 564.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 930 0.000512 1024 210 550 28800 2.32301 1.64307 12.8219 59.1563 76.0419 76.1376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 940 0.000512 2048 180 1600 31968 3.48352 63.7829 105.681 172.99 173.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1980 6.4e-05 4096 400 3650 283392 71.7258 55.6219 2591.35 1673.5 4392.31 4392.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1190 0.001024 1024 320 1550 14976 0.796672 0.74752 13.2998 49.9959 64.9118 64.9861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1840 0.000256 4096 380 3900 69888 13.9682 575.813 418.22 1008.05 1008.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1080 0.000128 4096 250 16600 127104 27.5541 33.5259 5240.02 992.952 6294.2 6294.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1810 0.000512 1024 340 1250 35136 1.87802 24.3767 101.443 127.741 127.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 12 50 290 0.000128 512 65 400 0 3.35053 0.005088 153.585 157.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 470 0.001024 512 112 400 6144 0.922432 3.72077 1.26026 166.235 172.343 15.4205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1550 0.000256 4096 160 700 72960 13.9776 108.362 418.212 540.595 540.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 930 0.000512 1024 210 550 28416 2.32646 1.64096 10.7915 58.38 73.2362 73.3286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 940 0.000512 2048 180 1600 31872 3.47341 54.2292 104.52 162.266 162.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1980 6.4e-05 4096 400 3650 284480 71.9586 55.7261 5502.89 1676.6 7307.29 7307.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1190 0.001024 1024 320 1550 15232 0.720896 0.743264 28.6983 51.1221 81.3562 81.4285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1840 0.000256 4096 380 3900 70168 13.9807 1220.19 419.516 1653.73 1653.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1080 0.000128 4096 250 16600 127456 27.6371 33.494 11169.9 993.055 12224.2 12224.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1810 0.000512 1024 340 1250 35448 1.89318 53.5511 101.517 157.005 157.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 290 0.000128 512 65 400 21504 17.5818 3.36896 7.71565 127.059 155.967 156.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 470 0.001024 512 112 400 7616 0.9208 0.360768 2.54851 13.1235 17.0808 17.1857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1550 0.000256 4096 160 700 73248 13.9807 230.176 419.384 663.585 663.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 930 0.000512 1024 210 550 29120 2.34701 1.66621 23.367 60.2285 87.7077 87.7957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 940 0.000512 2048 180 1600 32088 3.47728 115.239 104.824 223.582 223.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1980 6.4e-05 4096 400 3650 284480 71.7537 55.6728 3506.74 1677.03 5311.31 5311.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1190 0.001024 1024 320 1550 15008 0.794624 0.743008 18.1374 49.9983 69.7454 69.8225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1840 0.000256 4096 380 3900 70112 13.9751 778.67 419.473 1212.16 1212.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1080 0.000128 4096 250 16600 127456 27.5495 33.5058 7077.66 993.572 8132.44 8132.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1810 0.000512 1024 340 1250 35392 1.8944 33.5259 101.498 136.962 137.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 290 0.000128 512 65 400 14336 17.2824 3.2519 3.83686 143.651 168.266 168.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 470 0.001024 512 112 400 7168 0.912096 0.354304 1.70742 12.8633 15.9647 16.0718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1550 0.000256 4096 160 700 73136 13.9772 147.505 419.14 580.666 580.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 930 0.000512 1024 210 550 28672 2.32291 1.64195 14.6833 58.4903 77.2397 77.3304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 940 0.000512 2048 180 1600 32032 3.484 73.2379 104.824 181.59 181.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1980 6.4e-05 4096 400 3650 283584 72.0421 55.7322 2868.36 1673 4669.25 4669.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1190 0.001024 1024 320 1550 14784 0.794624 0.739392 14.6822 49.8956 66.1871 66.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1840 0.000256 4096 380 3900 70056 13.9832 638.297 419.386 1071.71 1071.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1080 0.000128 4096 250 16600 127008 27.6686 33.5666 5801.68 992.993 6856.06 6856.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1810 0.000512 1024 340 1250 35280 1.88602 27.312 101.376 130.617 130.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 290 0.000128 512 65 400 21504 17.5977 3.37814 4.66029 155.002 180.884 181.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 470 0.001024 512 112 400 6720 0.928896 0.355456 1.54864 12.8894 15.8491 15.9573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1550 0.000256 4096 160 700 73080 13.9858 121.234 418.688 553.953 554.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 930 0.000512 1024 210 550 28224 2.3233 1.63232 12.222 58.2391 74.5185 74.6066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 940 0.000512 2048 180 1600 31920 3.47546 59.9203 104.562 168.002 168.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1980 6.4e-05 4096 400 3650 284032 71.6058 55.6073 2590.58 1674.78 4392.68 4392.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1190 0.001024 1024 320 1550 14784 0.79744 0.745632 13.1934 51.1918 66.0007 66.0756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1840 0.000256 4096 380 3900 69888 13.9694 574.642 418.687 1007.34 1007.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1080 0.000128 4096 250 16600 127232 27.511 33.4884 5229.29 993.262 6283.7 6283.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1810 0.000512 1024 340 1250 35168 1.8855 23.9082 101.337 127.172 127.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 50 290 0.000128 512 65 400 0 3.2584 0.005536 154.243 157.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 470 0.001024 512 112 400 5376 0.91264 3.61485 1.23978 166.583 172.557 15.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1550 0.000256 4096 160 700 73024 13.9796 109.652 418.99 542.667 542.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 930 0.000512 1024 210 550 28672 2.32867 1.64685 10.9869 59.6807 74.7423 74.8334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 940 0.000512 2048 180 1600 31808 3.46685 53.7702 104.499 161.777 161.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1980 6.4e-05 4096 400 3650 284416 71.7071 55.6114 5452.35 1676.77 7256.56 7256.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1190 0.001024 1024 320 1550 15360 0.720896 0.747296 27.8463 51.2364 80.6221 80.6973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1840 0.000256 4096 380 3900 70144 13.9715 1193.6 419.284 1626.9 1626.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1080 0.000128 4096 250 16600 127488 27.5578 33.4848 10717.2 993.158 11771.6 11771.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1810 0.000512 1024 340 1250 35392 1.8903 50.8985 101.432 154.262 154.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 290 0.000128 512 65 400 24576 17.9645 3.40694 8.7128 138.917 169.242 169.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 470 0.001024 512 112 400 7680 0.933216 0.364544 2.7144 13.2591 17.3969 17.5043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1550 0.000256 4096 160 700 73216 13.9803 228.372 419.203 661.599 661.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 930 0.000512 1024 210 550 28928 2.33882 1.66742 22.542 60.0612 86.7082 86.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 940 0.000512 2048 180 1600 32128 3.49184 114.426 104.938 222.898 222.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1980 6.4e-05 4096 400 3650 284160 71.6663 55.6155 3545.24 1675.87 5348.5 5348.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1190 0.001024 1024 320 1550 15104 0.791808 0.741216 17.581 49.905 69.0903 69.1631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1840 0.000256 4096 380 3900 70016 13.9715 775.888 418.53 1208.44 1208.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1080 0.000128 4096 250 16600 127232 27.5108 33.4417 6983.01 991.461 8035.58 8035.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1810 0.000512 1024 340 1250 35328 1.88915 32.7496 101.387 136.07 136.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 290 0.000128 512 65 400 16384 17.6285 3.34755 4.35491 148.011 173.587 173.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 470 0.001024 512 112 400 6144 0.915552 0.346848 1.6216 12.6039 15.6115 15.7184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1550 0.000256 4096 160 700 73088 13.9756 148.745 418.585 581.348 581.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 930 0.000512 1024 210 550 28672 2.34909 1.67277 14.8864 59.0521 78.061 78.1496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 940 0.000512 2048 180 1600 32000 3.47546 74.0797 104.685 182.281 182.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1980 6.4e-05 4096 400 3650 283392 71.7493 55.6094 2988.16 1674.92 4790.55 4790.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1190 0.001024 1024 320 1550 14976 0.794048 0.7432 14.975 50.0151 66.598 66.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1840 0.000256 4096 380 3900 69888 13.9676 647.638 418.581 1080.23 1080.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1080 0.000128 4096 250 16600 127104 27.5338 33.5176 5699.33 993.813 6754.35 6754.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1810 0.000512 1024 340 1250 35136 1.876 27.638 101.261 130.82 130.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 50 290 0.000128 512 65 400 0 3.34742 0.004096 151.597 155.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 470 0.001024 512 112 400 6144 0.92304 3.71344 1.41002 164.256 170.503 15.5747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1550 0.000256 4096 160 700 72960 13.9754 127.009 418.72 559.749 559.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 930 0.000512 1024 210 550 28416 2.32653 1.64608 12.5487 59.4809 76.0994 76.1925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 940 0.000512 2048 180 1600 31872 3.46653 62.9064 104.608 171.023 171.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1980 6.4e-05 4096 400 3650 282624 71.6838 55.5766 2669.83 1672.36 4469.57 4469.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1190 0.001024 1024 320 1550 14848 0.790272 0.73376 13.1565 49.7584 64.5106 64.5837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1840 0.000256 4096 380 3900 69888 13.9715 571.068 418.884 1003.97 1004.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1080 0.000128 4096 250 16600 126976 27.514 33.4889 4978.71 992.324 6032.18 6032.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1810 0.000512 1024 340 1250 35072 1.87942 24.4059 101.257 127.583 127.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 16 50 290 0.000128 512 65 400 0 2.90406 0.005504 143.361 146.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 470 0.001024 512 112 400 6144 0.92976 3.2727 1.43267 156.068 161.91 15.6549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1550 0.000256 4096 160 700 72960 13.9837 112.709 418.941 545.682 545.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 930 0.000512 1024 210 550 27648 2.31027 1.6176 10.9129 57.9137 72.8537 72.9426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 940 0.000512 2048 180 1600 31744 3.46112 55.5433 104.426 163.472 163.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1980 6.4e-05 4096 400 3650 284256 71.9344 55.7286 5630.89 1676.36 7435.03 7435.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1190 0.001024 1024 320 1550 15264 0.723488 0.7472 28.7328 51.2249 81.501 81.5736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1840 0.000256 4096 380 3900 70128 13.9694 1251.67 419.279 1684.96 1685.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1080 0.000128 4096 250 16600 127440 27.6333 33.4806 11411.7 996.463 12469.4 12469.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1810 0.000512 1024 340 1250 35424 1.88707 52.9942 101.491 156.417 156.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 290 0.000128 512 65 400 18432 17.4866 3.34739 6.8447 128.149 156.066 156.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 470 0.001024 512 112 400 7488 0.91872 0.3568 2.82406 12.9631 17.1884 17.2934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1550 0.000256 4096 160 700 73224 13.9844 233.272 431.065 678.365 678.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 930 0.000512 1024 210 550 29088 2.33677 1.66192 23.1538 58.9897 86.2425 86.3326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 940 0.000512 2048 180 1600 32112 3.4888 116.773 104.934 225.239 225.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1980 6.4e-05 4096 400 3650 283968 71.7336 55.6585 3996.03 1677.07 5800.6 5800.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1190 0.001024 1024 320 1550 14976 0.796896 0.743424 19.6995 51.1307 72.4436 72.5214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1840 0.000256 4096 380 3900 69984 13.9676 889.51 418.963 1322.49 1322.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1080 0.000128 4096 250 16600 127296 27.5443 33.543 8099.59 995.645 9156.48 9156.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1810 0.000512 1024 340 1250 35280 1.88787 36.2986 101.392 139.622 139.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 290 0.000128 512 65 400 18432 17.4664 3.35018 5.26838 143.224 169.554 169.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 470 0.001024 512 112 400 6912 0.902208 0.34816 1.94736 12.6268 15.9497 16.0563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1550 0.000256 4096 160 700 73152 13.9845 166.152 419.363 599.544 599.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 930 0.000512 1024 210 550 28800 2.32288 1.6465 16.7224 59.7507 80.5389 80.6319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 940 0.000512 2048 180 1600 31968 3.47898 82.917 107.812 194.25 194.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1980 6.4e-05 4096 400 3650 283392 71.9273 55.7275 3287.26 1675.28 5090.31 5090.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1190 0.001024 1024 320 1550 14688 0.790528 0.738016 16.0259 49.7934 67.4187 67.4945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1840 0.000256 4096 380 3900 69984 13.9674 733.086 419.145 1166.24 1166.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1080 0.000128 4096 250 16600 127008 27.7121 33.635 6670.41 995.579 7727.49 7727.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1810 0.000512 1024 340 1250 35208 1.88646 29.9356 101.466 133.331 133.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 50 290 0.000128 512 65 400 0 3.11152 0.005376 143.673 146.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 470 0.001024 512 112 400 6912 0.937152 3.4904 1.70781 156.73 163.068 16.2939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1550 0.000256 4096 160 700 73008 13.9845 137.326 418.874 570.229 570.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 930 0.000512 1024 210 550 27648 2.32147 1.61264 13.2519 58.0103 75.2965 75.3889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 940 0.000512 2048 180 1600 31968 3.49107 68.8148 104.911 177.257 177.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1980 6.4e-05 4096 400 3650 283392 71.682 55.61 3092.82 1677.9 4898.14 4898.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1190 0.001024 1024 320 1550 14400 0.792576 0.741632 14.7479 49.8927 66.2484 66.3245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1840 0.000256 4096 380 3900 69696 13.9596 685.965 418.112 1118.08 1118.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1080 0.000128 4096 250 16600 126720 27.5005 33.4635 6230.8 997.54 7289.46 7289.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1810 0.000512 1024 340 1250 35136 1.88992 27.8776 101.396 131.206 131.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 50 290 0.000128 512 65 400 0 3.34643 0.004576 150.744 154.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 470 0.001024 512 112 400 6912 0.907776 3.71715 1.78205 163.469 170.087 16.0073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1550 0.000256 4096 160 700 72864 13.9776 130.202 418.617 562.842 562.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 930 0.000512 1024 210 550 27648 2.32003 1.62739 12.8814 58.0508 74.9787 75.0735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 940 0.000512 2048 180 1600 31680 3.46528 64.2335 104.362 172.103 172.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1980 6.4e-05 4096 400 3650 282240 71.994 55.6857 2822.46 1671.9 4622.15 4622.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1190 0.001024 1024 320 1550 14400 0.787584 0.735232 14.1784 49.6026 65.3735 65.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1840 0.000256 4096 380 3900 69840 13.9726 632.142 419.881 1066.04 1066.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1080 0.000128 4096 250 16600 126720 27.7028 33.5838 5743.12 993.658 6798.21 6798.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1810 0.000512 1024 340 1250 34920 1.86992 25.8601 100.145 127.919 127.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 18 50 290 0.000128 512 65 400 0 3.12301 0.004096 148.324 151.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 470 0.001024 512 112 400 5760 0.88048 3.47213 1.58733 160.327 166.474 15.0349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1550 0.000256 4096 160 700 72720 13.9721 119.286 420.952 554.259 554.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 930 0.000512 1024 210 550 27360 2.30358 1.5856 11.985 57.3952 73.3684 73.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 940 0.000512 2048 180 1600 31680 3.46726 59.5617 104.56 167.63 167.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1980 6.4e-05 4096 400 3650 284480 71.7508 55.7033 5450.55 1675.47 7253.6 7253.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1190 0.001024 1024 320 1550 15200 0.718848 0.744224 27.322 51.1081 79.9646 80.0336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1840 0.000256 4096 380 3900 70160 13.9796 1212.33 419.113 1645.46 1645.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1080 0.000128 4096 250 16600 127520 27.5503 33.5035 11099.6 992.269 12153.1 12153.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1810 0.000512 1024 340 1250 35360 1.88643 50.183 101.368 153.482 153.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 290 0.000128 512 65 400 20480 18.074 3.39862 7.32554 136.278 165.327 165.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 470 0.001024 512 112 400 7680 0.921984 0.360448 2.71344 13.0871 17.2064 17.3142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1550 0.000256 4096 160 700 73200 13.9786 228.218 425.335 667.577 667.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 930 0.000512 1024 210 550 28800 2.32637 1.6527 22.6796 59.0091 85.7647 85.8571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 940 0.000512 2048 180 1600 32080 3.47603 114.302 104.765 222.585 222.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1980 6.4e-05 4096 400 3650 284160 71.6065 55.5909 3720.25 1677.55 5525.11 5525.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1190 0.001024 1024 320 1550 15040 0.79632 0.741344 18.3504 49.975 69.9337 70.0088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1840 0.000256 4096 380 3900 70080 13.9837 828.079 419.549 1261.66 1261.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1080 0.000128 4096 250 16600 127040 27.4982 33.4595 7501.34 995.43 8557.88 8558.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1810 0.000512 1024 340 1250 35200 1.88621 33.7187 101.307 136.955 137.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 50 290 0.000128 512 65 400 0 3.2576 0.004384 143.675 147.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 470 0.001024 512 112 400 7680 0.920064 3.63709 2.03837 156.83 163.63 16.7137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1550 0.000256 4096 160 700 73120 13.9895 155.994 419.264 589.291 589.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 930 0.000512 1024 210 550 28160 2.32141 1.6456 15.2555 58.4661 77.7894 77.8827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 940 0.000512 2048 180 1600 32000 3.4823 78.2108 104.871 186.607 186.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1980 6.4e-05 4096 400 3650 284160 71.7039 55.6728 3231.31 1676.21 5035.01 5035.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1190 0.001024 1024 320 1550 14880 0.794944 0.742368 15.922 51.1344 68.6668 68.7432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1840 0.000256 4096 380 3900 69840 13.9735 715.908 419.142 1149.07 1149.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1080 0.000128 4096 250 16600 127200 27.6171 33.5932 6619.38 994.824 7675.56 7675.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1810 0.000512 1024 340 1250 35040 1.86848 29.0611 100.147 131.121 131.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 50 290 0.000128 512 65 400 0 3.39731 0.00608 155.947 159.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 470 0.001024 512 112 400 7680 0.929856 3.78026 1.80442 169.152 175.875 16.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1550 0.000256 4096 160 700 72960 13.982 133.085 423.481 570.596 570.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 930 0.000512 1024 210 550 27840 2.33882 1.64454 13.1213 58.5592 75.7618 75.8538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 940 0.000512 2048 180 1600 31920 3.47805 66.5068 106.449 176.477 176.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1980 6.4e-05 4096 400 3650 282880 71.6994 55.55 2921.45 1671.47 4720.29 4720.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1190 0.001024 1024 320 1550 14720 0.800768 0.745472 14.5333 51.2451 67.3972 67.4701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1840 0.000256 4096 380 3900 69760 13.9663 650.548 418.577 1083.14 1083.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1080 0.000128 4096 250 16600 126720 27.5564 33.529 5928.69 993.122 6983.05 6983.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1810 0.000512 1024 340 1250 34880 1.86797 26.7271 100.04 128.68 128.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1980 6.4e-05 4096 400 3650 283200 71.7947 55.6938 2832.89 1676.89 4637.38 4637.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1190 0.001024 1024 320 1550 13600 0.775584 0.71904 13.262 49.2271 64.0554 64.1263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1840 0.000256 4096 380 3900 69600 13.958 626.674 418.1 1058.78 1058.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1080 0.000128 4096 250 16600 126400 27.5372 33.5021 5750.03 992.142 6803.36 6803.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1810 0.000512 1024 340 1250 34800 1.8671 25.1904 100.037 127.137 127.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 20 50 290 0.000128 512 65 400 0 3.40173 0.005088 160.611 164.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 470 0.001024 512 112 400 3200 0.865344 3.72979 1.30362 171.776 177.882 13.8768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1550 0.000256 4096 160 700 72800 13.9796 118.343 418.773 551.14 551.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 930 0.000512 1024 210 550 27200 2.36224 1.64883 11.5838 58.6982 74.3927 74.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 940 0.000512 2048 180 1600 31600 3.46874 59.1414 104.42 167.074 167.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1980 6.4e-05 4096 400 3660 284160 71.6639 55.6092 4392.64 1676.36 6196.39 6196.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1190 0.001024 1024 320 1560 15232 0.798624 0.753056 21.8137 51.1756 74.6128 74.6885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1840 0.000256 4096 380 3900 70208 13.9776 974.152 419.289 1407.46 1407.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1080 0.000128 4096 250 16620 127488 27.501 33.4778 8897.79 994.013 9952.94 9953.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1810 0.000512 1024 340 1260 35456 1.88765 40.2022 101.478 143.611 143.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 290 0.000128 512 65 420 20480 18.3172 3.4055 5.8569 146.968 174.791 174.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 470 0.001024 512 112 420 8192 0.918496 0.36384 2.23334 13.2337 16.8727 16.9758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1550 0.000256 4096 160 720 73152 13.9902 189.766 419.206 623.006 623.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 930 0.000512 1024 210 540 29056 2.33299 1.66477 28.4729 60.4323 93.0057 93.0959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 940 0.000512 2048 180 1620 32064 3.49376 92.3382 104.855 200.732 200.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1980 6.4e-05 4096 400 3660 283904 71.7333 55.6232 2864.8 1677.05 4669.33 4669.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1190 0.001024 1024 320 1560 15232 0.798272 0.75104 14.295 51.2316 67.1516 67.2256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1840 0.000256 4096 380 3900 70144 13.9759 634.016 419.334 1067.37 1067.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1080 0.000128 4096 250 16620 127488 27.5416 33.526 5793.21 993.097 6847.53 6847.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1810 0.000512 1024 340 1260 35392 1.88771 26.0813 101.468 129.482 129.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 290 0.000128 512 65 420 16384 18.7506 3.40582 3.44406 160.858 186.7 186.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 470 0.001024 512 112 420 8192 0.920096 0.364544 1.62144 13.2596 16.2914 16.3986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1550 0.000256 4096 160 720 73088 13.974 124.251 419.261 557.531 557.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 930 0.000512 1024 210 540 28928 2.34064 1.66906 27.9707 60.0826 92.1609 92.2542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 940 0.000512 2048 180 1620 32000 3.46957 60.2833 104.835 168.635 168.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1980 6.4e-05 4096 400 3660 283776 71.5504 55.6103 2320.51 1675.33 4123.11 4123.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1190 0.001024 1024 320 1560 15168 0.796672 0.74752 12.0588 51.1769 64.8509 64.9259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1840 0.000256 4096 380 3900 70080 13.9692 513.839 418.817 946.674 946.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1080 0.000128 4096 250 16620 127296 27.5411 33.5108 4712.78 993.117 5767.1 5767.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1810 0.000512 1024 340 1260 35328 1.8857 21.9255 101.399 125.253 125.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 290 0.000128 512 65 420 12288 18.02 3.34262 2.54986 160.677 184.836 185.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 470 0.001024 512 112 420 7680 0.923008 0.360448 1.34598 13.0982 15.8543 15.9599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1550 0.000256 4096 160 720 73056 13.9808 333.677 419.166 766.868 766.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 930 0.000512 1024 210 540 28800 2.33434 1.66355 28.1276 52.4091 84.6341 84.7316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 940 0.000512 2048 180 1620 31968 3.47347 49.6701 104.77 157.957 158.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1980 6.4e-05 4096 400 3660 283648 71.744 55.6074 2013.61 1676.11 3817.19 3817.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1190 0.001024 1024 320 1560 14848 0.792256 0.739072 10.1654 49.9049 61.6757 61.7496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1840 0.000256 4096 380 3900 70016 13.9727 444.829 418.571 877.416 877.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1080 0.000128 4096 250 16620 127232 27.5476 33.4748 4073.82 992.244 5127.24 5127.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1810 0.000512 1024 340 1260 35328 1.88842 18.8918 101.427 122.251 122.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 8 60 290 0.000128 512 65 420 0 3.34643 0.004384 162.596 166.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 470 0.001024 512 112 420 7168 0.897088 3.70733 1.23936 175.241 181.292 15.3624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1550 0.000256 4096 160 720 72960 13.9899 332.866 435.556 782.458 782.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 930 0.000512 1024 210 540 28672 2.35315 1.67341 28.0929 71.7384 103.964 104.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 940 0.000512 2048 180 1620 31872 3.47421 42.59 104.585 150.693 150.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1980 6.4e-05 4096 400 3660 284000 71.9606 55.7265 6017.98 1675.71 7821.5 7821.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1190 0.001024 1024 320 1560 15200 0.721728 0.743808 30.8545 51.1712 83.5629 83.6403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1840 0.000256 4096 380 3900 70200 13.9839 1328.5 419.214 1761.75 1761.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1080 0.000128 4096 250 16620 127440 27.6393 33.5258 12124.4 992.611 13178.4 13178.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1810 0.000512 1024 340 1260 35440 1.89235 57.1629 101.466 160.562 160.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 290 0.000128 512 65 420 20480 18.0823 3.39542 7.82064 125.363 154.906 155.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 470 0.001024 512 112 420 8000 0.911488 0.359456 2.9353 13.0624 17.3932 17.5022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1550 0.000256 4096 160 720 73120 13.9911 256.023 419.05 689.107 689.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 930 0.000512 1024 210 540 28960 2.33555 1.6632 24.4288 58.906 87.4343 87.5274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 940 0.000512 2048 180 1620 32040 3.47955 127.028 104.808 235.361 235.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1980 6.4e-05 4096 400 3660 283840 71.7855 55.6888 3738.79 1675.68 5542.06 5542.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1190 0.001024 1024 320 1560 15040 0.796672 0.743008 18.888 51.1052 71.6057 71.6804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1840 0.000256 4096 380 3900 70160 13.9796 828.977 419.096 1262.1 1262.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1080 0.000128 4096 250 16620 127360 27.6001 33.5528 7537.78 993.154 8592.25 8592.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1810 0.000512 1024 340 1260 35360 1.89062 35.0944 101.405 138.434 138.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 290 0.000128 512 65 420 20480 18.068 3.39386 5.33418 147.771 174.821 174.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 470 0.001024 512 112 420 7680 0.92 0.360064 2.03581 13.0924 16.5314 16.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1550 0.000256 4096 160 720 73040 13.9855 160.109 418.789 592.928 592.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 930 0.000512 1024 210 540 28800 2.32874 1.6495 15.2322 58.7252 78.0395 78.1328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 940 0.000512 2048 180 1620 32000 3.4775 78.8582 104.797 187.177 187.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1980 6.4e-05 4096 400 3660 283680 71.9299 55.7284 3063.21 1674.32 4865.31 4865.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1190 0.001024 1024 320 1560 14880 0.794272 0.742944 15.2401 49.8954 66.7454 66.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1840 0.000256 4096 380 3900 70080 13.9714 677.748 418.903 1110.67 1110.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1080 0.000128 4096 250 16620 127200 27.637 33.5462 6167.35 993.454 7222.15 7222.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1810 0.000512 1024 340 1260 35280 1.88221 28.2798 101.36 131.563 131.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 290 0.000128 512 65 420 15360 18.6011 3.39824 3.73853 155.879 181.859 182.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 470 0.001024 512 112 420 7680 0.923072 0.360448 1.71971 13.1152 16.2424 16.3504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1550 0.000256 4096 160 720 72960 13.9756 131.582 418.684 564.285 564.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 930 0.000512 1024 210 540 28800 2.34838 1.66528 12.5666 60.0271 76.7081 76.7984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 940 0.000512 2048 180 1620 31920 3.47386 64.5583 104.695 172.77 172.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1980 6.4e-05 4096 400 3660 283520 71.6656 55.5996 2595.38 1676.1 4398.86 4398.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1190 0.001024 1024 320 1560 14720 0.793056 0.744224 13.2212 49.949 64.7802 64.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1840 0.000256 4096 380 3900 70080 13.9817 575.104 419.09 1008.22 1008.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1080 0.000128 4096 250 16620 127040 27.5363 33.4871 5218.39 992.283 6271.84 6272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1810 0.000512 1024 340 1260 35200 1.88416 24.3528 101.298 127.578 127.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 10 60 290 0.000128 512 65 420 0 3.2583 0.0056 149.762 153.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 470 0.001024 512 112 420 7680 0.925312 3.63837 1.60829 162.901 169.284 16.2766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1550 0.000256 4096 160 720 72960 13.9859 110.76 418.769 543.563 543.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 930 0.000512 1024 210 540 28160 2.32278 1.64659 38.2085 58.3419 100.624 100.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 940 0.000512 2048 180 1620 31840 3.47546 54.7652 104.582 162.864 162.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1980 6.4e-05 4096 400 3660 284160 71.7213 55.6585 5540.76 1677.22 7345.48 7345.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1190 0.001024 1024 320 1560 15168 0.71952 0.743136 28.9576 51.1263 81.6189 81.6905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1840 0.000256 4096 380 3900 70176 13.9819 1221.6 419.461 1655.09 1655.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1080 0.000128 4096 250 16620 127488 27.5158 33.5018 11164.4 996.686 12222.3 12222.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1810 0.000512 1024 340 1260 35424 1.89085 53.4441 101.489 156.867 156.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 290 0.000128 512 65 420 18432 18.2397 3.39363 6.81987 130.731 159.432 159.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 470 0.001024 512 112 420 7680 0.916384 0.3584 2.67286 13.0763 17.152 17.2558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1550 0.000256 4096 160 720 73104 13.9757 234.767 419.305 668.09 668.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 930 0.000512 1024 210 540 28992 2.34176 1.6704 22.496 59.0771 85.6853 85.7764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 940 0.000512 2048 180 1620 32064 3.48954 116.551 104.966 225.05 225.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1980 6.4e-05 4096 400 3660 283776 71.6061 55.6135 3465.9 1675.07 5268.3 5268.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1190 0.001024 1024 320 1560 15168 0.798208 0.749568 18.3469 51.1771 71.1399 71.2171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1840 0.000256 4096 380 3900 70080 13.9766 766.304 418.745 1199.07 1199.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1080 0.000128 4096 250 16620 127296 27.4965 33.528 6992.5 992.969 8046.65 8046.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1810 0.000512 1024 340 1260 35328 1.89155 33.3837 101.382 136.696 136.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 290 0.000128 512 65 420 12288 18.0188 3.34467 3.49658 148.896 174.002 174.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 470 0.001024 512 112 420 7680 0.920128 0.360448 1.88474 13.0986 16.3854 16.4913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1550 0.000256 4096 160 720 73056 13.9756 148.351 418.957 581.33 581.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 930 0.000512 1024 210 540 28800 2.33088 1.66093 14.3015 61.0014 79.3927 79.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 940 0.000512 2048 180 1620 31968 3.47741 73.4697 104.755 181.744 181.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1980 6.4e-05 4096 400 3660 283968 71.6824 55.6844 2860.77 1675.54 4663.78 4663.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1190 0.001024 1024 320 1560 14976 0.79776 0.74288 14.5448 51.1111 67.268 67.3405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1840 0.000256 4096 380 3900 69984 13.9714 631.971 418.537 1064.53 1064.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1080 0.000128 4096 250 16620 127296 27.5476 33.5439 5772.48 993.627 6827.34 6827.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1810 0.000512 1024 340 1260 35280 1.88749 27.009 101.391 130.332 130.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 12 60 290 0.000128 512 65 420 0 3.34858 0.005376 153.205 156.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 470 0.001024 512 112 420 6912 0.89888 3.71466 1.58301 165.823 172.224 15.6792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1550 0.000256 4096 160 720 73008 13.9818 122.324 419.074 555.423 555.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 930 0.000512 1024 210 540 28224 2.34 1.64138 11.353 58.7145 74.1442 74.2359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 940 0.000512 2048 180 1620 31968 3.49293 60.6103 104.89 169.034 169.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1980 6.4e-05 4096 400 3660 283392 71.7597 55.5991 2575.28 1674.74 4377.49 4377.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1190 0.001024 1024 320 1560 14976 0.796416 0.745728 12.8294 50.0135 64.4576 64.5305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1840 0.000256 4096 380 3900 69888 13.9675 568.456 418.544 1001.01 1001.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1080 0.000128 4096 250 16620 127104 27.5696 33.5602 5184.85 993.688 6239.82 6239.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1810 0.000512 1024 340 1260 35136 1.87904 23.5561 101.291 126.768 126.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 12 60 290 0.000128 512 65 420 0 3.35251 0.00576 157.541 160.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 470 0.001024 512 112 420 6144 0.9232 3.72144 1.47114 170.198 176.526 15.6426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1550 0.000256 4096 160 720 72960 13.9817 111.289 419.336 544.65 544.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 930 0.000512 1024 210 540 28416 2.32445 1.64454 10.6906 59.5929 74.3535 74.4498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 940 0.000512 2048 180 1620 31872 3.4809 53.9995 104.831 162.356 162.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1980 6.4e-05 4096 400 3660 283200 71.7765 55.6895 2232.99 1676.39 4036.96 4037.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1190 0.001024 1024 320 1560 14880 0.800096 0.741536 11.3684 51.1316 64.1139 64.1905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1840 0.000256 4096 380 3900 69840 13.9703 493.82 418.869 926.702 926.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1080 0.000128 4096 250 16620 127200 27.6124 33.5921 4513.74 994.945 5570.04 5570.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1810 0.000512 1024 340 1260 35040 1.87555 21.1948 100.187 123.299 123.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 12 60 290 0.000128 512 65 420 0 3.39846 0.005248 163.509 166.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 470 0.001024 512 112 420 7680 0.92848 3.77939 1.59251 176.718 183.227 16.3328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1550 0.000256 4096 160 720 72720 13.9677 95.3875 418.475 527.875 527.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 930 0.000512 1024 210 540 27840 2.33574 1.64438 9.30099 58.4574 71.8378 71.9319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 940 0.000512 2048 180 1620 31680 3.46931 46.9156 104.462 154.889 154.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1980 6.4e-05 4096 400 3660 284032 71.9188 55.7142 5287.94 1675.2 7090.9 7090.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1190 0.001024 1024 320 1560 15120 0.719072 0.742272 26.7122 51.0968 79.3444 79.4207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1840 0.000256 4096 380 3900 70168 13.9785 1167.47 419.171 1600.67 1600.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1080 0.000128 4096 250 16620 127456 27.6288 33.4994 10660 992.392 11713.7 11713.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1810 0.000512 1024 340 1260 35392 1.88646 49.6548 101.411 152.998 153.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 290 0.000128 512 65 420 14336 18.2566 3.37056 5.27334 133.302 160.447 160.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 470 0.001024 512 112 420 8064 0.915808 0.361952 2.74234 13.1116 17.2579 17.3633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1550 0.000256 4096 160 720 73080 13.9833 225.621 418.865 658.513 658.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 930 0.000512 1024 210 540 29120 2.3464 1.6672 21.4707 58.9663 84.5518 84.6418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 940 0.000512 2048 180 1620 32032 3.48291 111.291 104.817 219.633 219.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1980 6.4e-05 4096 400 3660 284032 71.7358 55.6646 3348.32 1675.46 5151.3 5151.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1190 0.001024 1024 320 1560 15008 0.792544 0.742144 17.1436 49.9724 68.724 68.8006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1840 0.000256 4096 380 3900 70112 13.9764 741.394 419.124 1174.54 1174.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1080 0.000128 4096 250 16620 127456 27.5583 33.5444 6766.83 992.777 7820.86 7821.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1810 0.000512 1024 340 1260 35280 1.88637 31.6735 101.338 134.94 134.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 60 290 0.000128 512 65 420 0 3.25216 0.005792 143.179 146.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 470 0.001024 512 112 420 7168 0.915168 3.62486 1.77939 156.032 162.56 16.1382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1550 0.000256 4096 160 720 73024 13.9817 144.489 418.864 577.379 577.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 930 0.000512 1024 210 540 28672 2.32518 1.64454 13.5957 58.5039 76.1752 76.2716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 940 0.000512 2048 180 1620 31920 3.47011 70.654 104.663 178.83 178.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1980 6.4e-05 4096 400 3660 283584 72.0485 55.7615 2822.47 1673.61 4624.01 4624.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1190 0.001024 1024 320 1560 14784 0.793824 0.740576 14.3158 49.8995 65.8216 65.8971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1840 0.000256 4096 380 3900 70056 13.9887 624.848 419.049 1057.93 1057.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1080 0.000128 4096 250 16620 127008 27.6692 33.5686 5678.19 993.338 6732.92 6733.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1810 0.000512 1024 340 1260 35280 1.8903 26.5876 101.417 129.938 129.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 60 290 0.000128 512 65 420 0 3.37322 0.004096 155.823 159.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 470 0.001024 512 112 420 6720 0.92704 3.74662 1.60877 168.713 175.203 16.0195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1550 0.000256 4096 160 720 72912 13.994 121.949 418.614 554.606 554.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 930 0.000512 1024 210 540 28224 2.32918 1.63075 11.6054 57.3238 72.9899 73.0819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 940 0.000512 2048 180 1620 31920 3.48285 59.4795 104.825 167.829 167.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1980 6.4e-05 4096 400 3660 283136 71.6544 55.6222 2474.17 1673.52 4275.08 4275.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1190 0.001024 1024 320 1560 14784 0.79872 0.745984 12.6236 51.1717 65.4125 65.4889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1840 0.000256 4096 380 3900 69888 13.9756 547.383 418.369 979.772 979.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1080 0.000128 4096 250 16620 127232 27.536 33.531 4989.89 992.507 6043.62 6043.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1810 0.000512 1024 340 1260 35168 1.88826 23.1564 101.341 126.43 126.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 60 290 0.000128 512 65 420 0 3.25632 0.005568 151.698 155.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 470 0.001024 512 112 420 5376 0.911392 3.61677 1.40058 164.026 170.167 15.2173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1550 0.000256 4096 160 720 72800 13.9862 107.201 418.236 539.468 539.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 930 0.000512 1024 210 540 28672 2.32928 1.64771 10.2331 58.5932 72.9007 72.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 940 0.000512 2048 180 1620 31808 3.47488 52.0867 104.653 160.261 160.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1980 6.4e-05 4096 400 3660 282240 72.0343 55.7042 2182.44 1673 3983.29 3983.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1190 0.001024 1024 320 1560 14560 0.796192 0.737952 10.8664 49.9224 62.3953 62.4681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1840 0.000256 4096 380 3900 69720 13.9579 483.192 418.301 915.496 915.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1080 0.000128 4096 250 16620 126560 27.7707 33.6426 4399.01 995.261 5455.84 5456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1810 0.000512 1024 340 1260 35000 1.87088 20.5674 100.18 122.659 122.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 14 60 290 0.000128 512 65 420 0 3.26394 0.00464 157.718 161.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 470 0.001024 512 112 420 6720 0.888384 3.62349 1.56061 170.092 176.368 15.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1550 0.000256 4096 160 720 72800 13.9752 95.4225 419.089 528.53 528.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 930 0.000512 1024 210 540 28000 2.32534 1.62115 9.31872 59.171 72.5372 72.6282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 940 0.000512 2048 180 1620 31640 3.45952 45.4592 104.454 153.417 153.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1980 6.4e-05 4096 400 3660 283904 71.7341 55.6196 5014.62 1675.47 6817.57 6817.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1190 0.001024 1024 320 1560 15232 0.800576 0.749376 26.0641 51.2139 78.9008 78.9788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1840 0.000256 4096 380 3900 70144 13.9776 1088.33 418.965 1521.33 1521.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1080 0.000128 4096 250 16620 127488 27.5559 33.5117 9775.18 993.326 10829.7 10829.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1810 0.000512 1024 340 1260 35392 1.8903 47.6093 101.42 150.962 151.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 290 0.000128 512 65 420 16384 18.7454 3.40438 5.76013 136.684 164.842 165.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 470 0.001024 512 112 420 8192 0.9184 0.364704 2.73766 13.2473 17.3965 17.5099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1550 0.000256 4096 160 720 73088 13.9807 216.296 418.873 649.194 649.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 930 0.000512 1024 210 540 28928 2.33782 1.66912 20.577 59.0305 83.7144 83.8114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 940 0.000512 2048 180 1620 32000 3.47405 105.907 104.733 214.16 214.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1980 6.4e-05 4096 400 3660 283648 71.747 55.6073 3426.18 1677.52 5231.16 5231.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1190 0.001024 1024 320 1560 14848 0.792512 0.743232 16.8863 49.9252 68.4187 68.4913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1840 0.000256 4096 380 3900 70016 13.9673 736.515 419.056 1169.58 1169.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1080 0.000128 4096 250 16620 127232 27.5504 33.4806 6498.47 992.593 7552.25 7552.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1810 0.000512 1024 340 1260 35328 1.8903 31.9556 101.475 135.363 135.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 60 290 0.000128 512 65 420 0 3.34486 0.006144 151.639 155.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 470 0.001024 512 112 420 7168 0.895136 3.7135 1.85405 164.257 170.927 15.9496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1550 0.000256 4096 160 720 72960 13.9841 149.508 419.017 582.552 582.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 930 0.000512 1024 210 540 28672 2.35402 1.67491 14.0624 59.3107 77.5021 77.5961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 940 0.000512 2048 180 1620 31872 3.46835 72.3476 104.68 180.541 180.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1980 6.4e-05 4096 400 3660 283392 71.7435 55.6279 2843.06 1689.94 4660.49 4660.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1190 0.001024 1024 320 1560 14976 0.7952 0.740928 14.1051 51.2862 66.9996 67.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1840 0.000256 4096 380 3900 69888 13.9728 609.582 422.327 1045.93 1045.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1080 0.000128 4096 250 16620 127104 27.5961 33.5682 5353.79 1002.74 6417.85 6418.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1810 0.000512 1024 340 1260 35136 1.87997 26.1767 101.748 129.847 129.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 60 290 0.000128 512 65 420 0 3.3487 0.004448 154.827 158.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 470 0.001024 512 112 420 6144 0.920256 3.7153 1.57984 167.598 174.023 15.8595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1550 0.000256 4096 160 720 72960 13.9832 123.845 423.068 560.938 560.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 930 0.000512 1024 210 540 28416 2.32358 1.64858 11.9204 59.0513 75.0412 75.1367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 940 0.000512 2048 180 1620 31872 3.47373 59.976 105.777 169.271 169.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1980 6.4e-05 4096 400 3660 282624 71.6919 55.5567 2615.12 1672.5 4414.99 4415.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1190 0.001024 1024 320 1560 14336 0.790688 0.741376 12.4725 49.7602 63.8361 63.9097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1840 0.000256 4096 380 3900 69888 13.9677 552.521 418.925 985.456 985.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1080 0.000128 4096 250 16620 126976 27.5378 33.4828 4749.14 992.417 5802.73 5802.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1810 0.000512 1024 340 1260 35072 1.88006 24.0169 101.298 127.239 127.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1980 6.4e-05 4096 400 3660 281600 71.7127 55.5496 2381.18 1670.44 4178.99 4179.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1190 0.001024 1024 320 1560 14720 0.802112 0.746368 11.8316 51.2201 64.6715 64.7441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1840 0.000256 4096 380 3900 69760 13.9606 506.636 418.286 938.927 938.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1080 0.000128 4096 250 16620 126720 27.5671 33.5342 4365.55 992.617 5419.42 5419.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1810 0.000512 1024 340 1260 34880 1.86576 21.6801 100.04 123.629 123.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1980 6.4e-05 4096 400 3648 284032 71.6732 55.6032 4324.18 1676.35 6127.92 6128.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1190 0.001024 1024 320 1536 15296 0.79664 0.74928 21.4649 51.1754 74.2571 74.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1840 0.000256 4096 380 3904 70208 13.9859 959.809 419.328 1393.17 1393.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1080 0.000128 4096 250 16576 127488 27.5824 33.4395 8726.6 992.177 9779.94 9780.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1810 0.000512 1024 340 1280 35392 1.88826 40.7212 101.466 144.119 144.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 290 0.000128 512 65 448 12288 19.1435 3.40374 3.9863 146.947 173.719 173.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 470 0.001024 512 112 448 7424 0.937184 0.36496 2.17389 13.2288 16.8327 16.9383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1550 0.000256 4096 160 704 73248 13.9901 182.936 419.113 616.082 616.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 930 0.000512 1024 210 576 28416 2.33917 1.66282 28.8079 60.4674 93.377 93.4678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 940 0.000512 2048 180 1600 32160 3.48778 90.1919 104.88 198.604 198.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1980 6.4e-05 4096 400 3648 283904 71.7062 55.6181 2771.52 1677.19 4576.16 4576.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1190 0.001024 1024 320 1536 15232 0.72416 0.749568 13.6819 51.2487 66.4763 66.5506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1840 0.000256 4096 380 3904 70144 13.97 614.925 419.457 1048.4 1048.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1080 0.000128 4096 250 16576 127488 27.6206 33.4697 5595.9 993.347 6650.49 6650.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1810 0.000512 1024 340 1280 35328 1.89552 25.8116 101.46 129.209 129.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 290 0.000128 512 65 448 8192 19.6061 3.40403 2.16384 160.068 185.486 185.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 470 0.001024 512 112 448 7168 0.944096 0.363744 1.5207 13.2627 16.2188 16.3246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1550 0.000256 4096 160 704 73216 13.9886 119.114 419.45 552.595 552.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 930 0.000512 1024 210 576 28416 2.35046 1.66912 28.8071 59.2176 92.1421 92.2364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 940 0.000512 2048 180 1600 32128 3.4897 57.9994 104.966 166.498 166.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1980 6.4e-05 4096 400 3648 283776 71.5838 55.5971 2286.53 1675.29 4089.11 4089.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1190 0.001024 1024 320 1536 15168 0.80192 0.74496 11.6294 51.1831 64.4281 64.5038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1840 0.000256 4096 380 3904 70080 13.9776 506.627 418.843 939.49 939.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1080 0.000128 4096 250 16576 127296 27.589 33.495 4636.99 993.092 5691.31 5691.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1810 0.000512 1024 340 1280 35328 1.88621 21.8556 101.464 125.249 125.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 8 64 290 0.000128 512 65 448 0 3.34624 0.004384 159.698 163.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 470 0.001024 512 112 448 6912 0.939712 3.72282 1.31213 172.797 178.979 15.9457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1550 0.000256 4096 160 704 73152 13.9781 319.472 419.093 752.587 752.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 930 0.000512 1024 210 576 28032 2.34387 1.66314 28.2101 62.214 94.53 94.6234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 940 0.000512 2048 180 1600 32064 3.47955 48.0481 104.808 156.389 156.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1980 6.4e-05 4096 400 3648 283648 71.7473 55.6032 1975.97 1677.34 3780.77 3780.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1190 0.001024 1024 320 1536 14848 0.794432 0.740352 9.67027 49.9327 61.208 61.2844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1840 0.000256 4096 380 3904 70016 13.9719 437.561 418.969 870.549 870.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1080 0.000128 4096 250 16576 127232 27.5878 33.4269 3996.66 992.436 5050.27 5050.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1810 0.000512 1024 340 1280 35200 1.8839 18.4955 101.372 121.795 121.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 8 64 290 0.000128 512 65 448 0 3.34643 0.004576 163.918 167.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 470 0.001024 512 112 448 6144 0.918368 3.71309 1.17478 176.532 182.547 15.2917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1550 0.000256 4096 160 704 73088 13.9796 319.893 419.17 753.086 753.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 930 0.000512 1024 210 576 28160 2.35946 1.67165 28.471 62.2285 94.8316 94.9231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 940 0.000512 2048 180 1600 32000 3.48182 41.1935 104.784 149.502 149.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1980 6.4e-05 4096 400 3648 283840 71.9596 55.7343 5797.61 1675.44 7600.86 7600.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1190 0.001024 1024 320 1536 15280 0.720992 0.74752 29.5247 51.1671 82.2329 82.3115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1840 0.000256 4096 380 3904 70200 13.9878 1282.95 419.119 1716.1 1716.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1080 0.000128 4096 250 16576 127520 27.7054 33.4763 11668.8 991.931 12722 12722.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1810 0.000512 1024 340 1280 35360 1.89267 55.8152 101.42 159.172 159.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 290 0.000128 512 65 448 10240 19.095 3.39792 4.30326 126.394 153.43 153.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 470 0.001024 512 112 448 7040 0.93536 0.35936 2.63651 13.0612 17.1196 17.2319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1550 0.000256 4096 160 704 73240 13.9919 242.15 419.042 675.229 675.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 930 0.000512 1024 210 576 28320 2.35293 1.66077 24.3034 58.8991 87.3187 87.4168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 940 0.000512 2048 180 1600 32120 3.48029 121.04 104.786 229.35 229.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1980 6.4e-05 4096 400 3648 283840 71.7228 55.6749 3520.2 1675.93 5323.64 5323.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1190 0.001024 1024 320 1536 15200 0.795968 0.741376 18.3545 51.1164 71.0801 71.1516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1840 0.000256 4096 380 3904 70160 13.982 780.423 419.191 1213.64 1213.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1080 0.000128 4096 250 16576 127520 27.6095 33.4605 7081.79 996.625 8139.64 8139.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1810 0.000512 1024 340 1280 35280 1.88509 34.3142 101.372 137.616 137.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 290 0.000128 512 65 448 10240 19.0764 3.38893 3.1488 150.137 175.994 176.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 470 0.001024 512 112 448 7040 0.933248 0.360192 1.82938 13.0888 16.3374 16.4418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1550 0.000256 4096 160 704 73200 13.9839 147.746 419.113 580.884 580.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 930 0.000512 1024 210 576 28160 2.33965 1.64659 15.1928 58.8117 78.0886 78.1832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 940 0.000512 2048 180 1600 32080 3.48016 73.8722 104.795 182.191 182.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1980 6.4e-05 4096 400 3648 283200 71.9627 55.7241 2915.95 1673.89 4717.65 4717.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1190 0.001024 1024 320 1536 14880 0.792576 0.741888 14.1517 49.8984 65.6565 65.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1840 0.000256 4096 380 3904 70080 13.9788 646.955 418.839 1079.82 1079.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1080 0.000128 4096 250 16576 127200 27.6902 33.5053 5861.36 992.535 6915.24 6915.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1810 0.000512 1024 340 1280 35280 1.89034 27.3092 101.409 130.651 130.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 10 64 290 0.000128 512 65 448 0 3.39885 0.004384 156.747 160.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 470 0.001024 512 112 448 6720 0.944704 3.77875 1.59594 169.863 176.387 16.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1550 0.000256 4096 160 704 73080 13.982 122.254 418.628 554.909 554.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 930 0.000512 1024 210 576 28320 2.3633 1.66298 12.4597 58.9846 75.5673 75.6599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 940 0.000512 2048 180 1600 32040 3.48333 61.2659 108.642 173.437 173.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1980 6.4e-05 4096 400 3648 283520 71.6621 55.5969 2506.27 1677.36 4311.01 4311.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1190 0.001024 1024 320 1536 15040 0.792992 0.740192 12.9638 49.9754 64.5441 64.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1840 0.000256 4096 380 3904 70080 13.9854 555.49 419.456 988.974 989.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1080 0.000128 4096 250 16576 127040 27.5117 33.4781 5026.92 993.825 6081.88 6082.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1810 0.000512 1024 340 1280 35200 1.88816 24.0999 101.408 127.438 127.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 10 64 290 0.000128 512 65 448 0 3.25971 0.004768 154.077 157.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 470 0.001024 512 112 448 6400 0.953344 3.63856 1.47722 167.226 173.5 16.1777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1550 0.000256 4096 160 704 73120 13.9891 104.764 419.436 538.232 538.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 930 0.000512 1024 210 576 27520 2.33434 1.64045 37.892 59.5579 101.525 101.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 940 0.000512 2048 180 1600 32000 3.4775 52.4547 104.854 160.829 160.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1980 6.4e-05 4096 400 3648 283200 72.0145 55.7121 2295.8 1691.01 4114.65 4114.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1190 0.001024 1024 320 1536 14800 0.796512 0.74352 11.5666 51.3047 64.485 64.5572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1840 0.000256 4096 380 3904 70000 13.9735 509.41 423.025 946.452 946.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1080 0.000128 4096 250 16576 127200 27.7484 33.533 4615.67 1003.3 5680.4 5680.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1810 0.000512 1024 340 1280 35200 1.88826 21.4885 101.912 125.334 125.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 10 64 290 0.000128 512 65 448 0 3.39818 0.004832 163.136 166.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 470 0.001024 512 112 448 6400 0.957504 3.77712 1.45805 176.43 182.829 16.3074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1550 0.000256 4096 160 704 73000 13.991 97.2085 422.725 533.968 534.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 930 0.000512 1024 210 576 27200 2.34931 1.64122 40.827 58.9772 103.898 103.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 940 0.000512 2048 180 1600 31800 3.46922 47.8228 105.371 156.706 156.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1980 6.4e-05 4096 400 3648 283968 71.7667 55.6688 5343.95 1677.03 7148.53 7148.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1190 0.001024 1024 320 1536 15168 0.734592 0.74512 27.5537 51.134 80.2383 80.3108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1840 0.000256 4096 380 3904 70176 13.9674 1181.06 421.265 1616.33 1616.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1080 0.000128 4096 250 16576 127488 27.6403 33.4707 10768.1 993.358 11822.8 11822.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1810 0.000512 1024 340 1280 35376 1.88826 52.2757 101.493 155.699 155.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 290 0.000128 512 65 448 6144 19.547 3.3896 2.79622 135.534 161.512 161.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 470 0.001024 512 112 448 7296 0.924928 0.360448 2.63325 13.0749 17.1209 17.2261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1550 0.000256 4096 160 704 73248 13.9919 222.595 419.511 656.139 656.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 930 0.000512 1024 210 576 28416 2.35267 1.66794 22.9706 61.2642 88.3542 88.4449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 940 0.000512 2048 180 1600 32112 3.47792 111.577 104.857 219.957 220.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1980 6.4e-05 4096 400 3648 283776 71.6045 55.6084 3346.3 1676.68 5150.3 5150.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1190 0.001024 1024 320 1536 15168 0.797024 0.744896 17.438 51.2035 70.2527 70.3287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1840 0.000256 4096 380 3904 70080 13.9759 739.543 419.207 1172.77 1172.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1080 0.000128 4096 250 16576 127296 27.5901 33.486 6747.75 994.556 7803.54 7803.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1810 0.000512 1024 340 1280 35328 1.89645 32.866 101.501 136.307 136.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 64 290 0.000128 512 65 448 0 3.34438 0.004928 147.02 150.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 470 0.001024 512 112 448 6912 0.938432 3.72403 1.79264 160.129 166.788 16.4351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1550 0.000256 4096 160 704 73152 13.9786 140.132 419.216 573.372 573.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 930 0.000512 1024 210 576 28032 2.34499 1.66307 14.4295 58.8819 77.4202 77.5145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 940 0.000512 2048 180 1600 32064 3.4801 69.9762 104.867 178.369 178.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1980 6.4e-05 4096 400 3648 283392 71.7825 55.6728 2752.8 1675.35 4555.72 4555.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1190 0.001024 1024 320 1536 14976 0.794624 0.74224 13.7918 51.1102 66.513 66.5889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1840 0.000256 4096 380 3904 69984 13.9741 609.931 418.52 1042.47 1042.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1080 0.000128 4096 250 16576 127296 27.6284 33.5094 5534.54 994.19 6590.02 6590.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1810 0.000512 1024 340 1280 35280 1.89222 26.5057 101.451 129.892 129.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 12 64 290 0.000128 512 65 448 0 3.34538 0.006144 152.685 156.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 470 0.001024 512 112 448 5760 0.928128 3.7127 1.44128 165.307 171.596 15.5791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1550 0.000256 4096 160 704 73152 13.9997 115.457 419.138 548.64 548.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 930 0.000512 1024 210 576 27648 2.35046 1.64454 11.6204 58.6548 74.3673 74.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 940 0.000512 2048 180 1600 31968 3.47341 57.2972 104.651 165.464 165.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1980 6.4e-05 4096 400 3648 283392 71.741 55.6123 2430.71 1673.32 4231.5 4231.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1190 0.001024 1024 320 1536 14976 0.796672 0.746784 12.1652 49.9924 63.7734 63.8484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1840 0.000256 4096 380 3904 69888 13.9653 538.198 418.846 971.052 971.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1080 0.000128 4096 250 16576 127104 27.5549 33.5136 4882.76 992.826 5936.8 5936.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1810 0.000512 1024 340 1280 35136 1.88803 22.6755 101.32 125.928 125.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 12 64 290 0.000128 512 65 448 0 3.34586 0.004448 154.493 157.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 470 0.001024 512 112 448 6144 0.92288 3.71245 1.49107 167.14 173.477 15.6467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1550 0.000256 4096 160 704 72960 13.9817 102.068 418.305 534.402 534.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 930 0.000512 1024 210 576 27648 2.34096 1.64336 10.7868 59.4262 74.2979 74.3932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 940 0.000512 2048 180 1600 31872 3.46931 51.1343 104.509 159.154 159.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1980 6.4e-05 4096 400 3648 283200 71.7577 55.6625 2150.79 1675.06 3953.39 3953.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1190 0.001024 1024 320 1536 14880 0.798432 0.743392 10.7209 51.1151 63.4508 63.5269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1840 0.000256 4096 380 3904 69840 13.9715 475.843 418.335 908.194 908.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1080 0.000128 4096 250 16576 127200 27.6371 33.5265 4327.41 994.13 5382.86 5383.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1810 0.000512 1024 340 1280 35040 1.8784 20.2476 101.266 123.436 123.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 12 64 290 0.000128 512 65 448 0 3.39558 0.005888 162.173 165.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 470 0.001024 512 112 448 5760 0.970528 3.77651 1.40829 175.368 181.727 16.1723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1550 0.000256 4096 160 704 72960 13.9843 90.8121 418.853 523.695 523.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 930 0.000512 1024 210 576 27840 2.34109 1.64464 9.55802 58.454 72.0989 72.1934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 940 0.000512 2048 180 1600 31920 3.48301 44.4501 104.794 152.771 152.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1980 6.4e-05 4096 400 3648 283808 71.945 55.7173 5013.53 1674.89 6816.21 6816.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1190 0.001024 1024 320 1536 15232 0.755584 0.743072 25.3689 51.3411 78.2814 78.3544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1840 0.000256 4096 380 3904 70168 13.972 1112.19 419.088 1545.3 1545.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1080 0.000128 4096 250 16576 127456 27.7186 33.4768 10083.2 1005.67 11150.2 11150.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1810 0.000512 1024 340 1280 35336 1.88688 48.4275 101.399 151.757 151.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 290 0.000128 512 65 448 7168 18.9827 3.36746 3.0791 134.529 160.199 160.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 470 0.001024 512 112 448 7168 0.934592 0.362656 2.5408 13.1117 17.0771 17.1842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1550 0.000256 4096 160 704 73192 13.969 209.695 418.805 642.514 642.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 930 0.000512 1024 210 576 28448 2.35734 1.66941 21.2753 59.013 84.4138 84.5049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 940 0.000512 2048 180 1600 32088 3.48365 104.662 104.717 212.905 212.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1980 6.4e-05 4096 400 3648 283584 71.8008 55.6769 3194.11 1676.92 4998.63 4998.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1190 0.001024 1024 320 1536 15008 0.791328 0.741728 16.2656 49.9985 67.8694 67.9441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1840 0.000256 4096 380 3904 70112 13.9789 708.727 419.508 1142.26 1142.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1080 0.000128 4096 250 16576 127456 27.6403 33.4725 6466.45 994.292 7522.02 7522.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1810 0.000512 1024 340 1280 35280 1.88621 30.8668 101.458 134.254 134.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 64 290 0.000128 512 65 448 0 3.25427 0.005408 148.519 151.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 470 0.001024 512 112 448 6272 0.934208 3.62598 1.64643 161.383 167.798 16.0358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1550 0.000256 4096 160 704 73136 13.9749 135.952 419.316 569.288 569.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 930 0.000512 1024 210 576 27776 2.33677 1.64326 13.5997 58.7891 76.4658 76.5585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 940 0.000512 2048 180 1600 32032 3.4832 67.0802 104.828 175.438 175.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1980 6.4e-05 4096 400 3648 282912 72.0601 55.7363 2702.84 1674.6 4505.36 4505.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1190 0.001024 1024 320 1536 14784 0.794656 0.740448 13.6212 49.9231 65.1491 65.2227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1840 0.000256 4096 380 3904 70056 13.9734 599.71 419.348 1033.08 1033.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1080 0.000128 4096 250 16576 127008 27.7371 33.532 5430.87 993.95 6486.24 6486.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1810 0.000512 1024 340 1280 35112 1.88541 25.5755 101.298 128.804 128.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 64 290 0.000128 512 65 448 0 3.37306 0.004704 155.867 159.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 470 0.001024 512 112 448 6720 0.930944 3.74432 1.63827 168.765 175.283 16.0556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1550 0.000256 4096 160 704 73080 13.9817 114.685 419.25 547.96 548.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 930 0.000512 1024 210 576 27552 2.33891 1.63021 11.4146 58.2714 73.7534 73.8447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 940 0.000512 2048 180 1600 31920 3.47411 56.2278 104.659 164.405 164.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1980 6.4e-05 4096 400 3648 283136 71.6678 55.6216 2368.25 1674.92 4170.58 4170.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1190 0.001024 1024 320 1536 14784 0.797184 0.746304 11.9722 51.199 64.7895 64.8635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1840 0.000256 4096 380 3904 69888 13.9744 523.405 418.751 956.176 956.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1080 0.000128 4096 250 16576 127232 27.5031 33.4801 4764.04 993.344 5818.53 5818.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1810 0.000512 1024 340 1280 35168 1.88874 22.8311 101.444 126.208 126.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 64 290 0.000128 512 65 448 0 3.25555 0.005504 153.073 156.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 470 0.001024 512 112 448 5376 0.908192 3.616 1.43907 165.41 171.578 15.2654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1550 0.000256 4096 160 704 73024 13.9817 100.038 419.179 533.242 533.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 930 0.000512 1024 210 576 27776 2.34627 1.65226 10.4564 58.6322 73.1835 73.2743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 940 0.000512 2048 180 1600 31808 3.4679 49.4142 104.516 157.442 157.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1980 6.4e-05 4096 400 3648 282240 72.0388 55.7125 2096.54 1672.84 3897.25 3897.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1190 0.001024 1024 320 1536 14560 0.79376 0.739328 10.5599 49.9236 62.0888 62.1633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1840 0.000256 4096 380 3904 69720 13.9615 464.71 418.15 896.866 896.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1080 0.000128 4096 250 16576 126560 27.7743 33.6314 4209.13 995.156 5265.85 5266.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1810 0.000512 1024 340 1280 35000 1.87811 19.7734 101.303 122.997 123.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 14 64 290 0.000128 512 65 448 0 3.25632 0.004864 156.816 160.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 470 0.001024 512 112 448 4480 0.939904 3.61293 1.3169 169.186 175.262 15.1982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1550 0.000256 4096 160 704 72800 13.976 91.021 418.41 523.449 523.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 930 0.000512 1024 210 576 26880 2.34637 1.62704 9.03904 58.075 71.1885 71.2786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 940 0.000512 2048 180 1600 31640 3.45507 43.5248 104.211 151.233 151.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1980 6.4e-05 4096 400 3648 283904 71.7188 55.6073 4976.28 1677 6780.72 6780.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1190 0.001024 1024 320 1536 15232 0.721216 0.74752 25.1069 51.2458 77.8937 77.9694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1840 0.000256 4096 380 3904 70144 13.9783 1081.35 419.417 1514.79 1514.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1080 0.000128 4096 250 16576 127488 27.6107 33.4489 9671.81 993.214 10726.2 10726.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1810 0.000512 1024 340 1280 35328 1.89011 47.9457 101.454 151.332 151.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 290 0.000128 512 65 448 8192 19.612 3.40493 3.47373 137.908 164.638 164.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 470 0.001024 512 112 448 7168 0.943456 0.367584 2.59533 13.2621 17.2938 17.3978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1550 0.000256 4096 160 704 73216 13.9951 209.021 419.405 642.465 642.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 930 0.000512 1024 210 576 28416 2.34499 1.66707 21.3589 59.0144 84.4862 84.5783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 940 0.000512 2048 180 1600 32128 3.49354 103.66 104.951 212.148 212.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1980 6.4e-05 4096 400 3648 283648 71.7418 55.636 3345.89 1677.35 5150.73 5150.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1190 0.001024 1024 320 1536 14848 0.791776 0.739808 16.0507 49.9322 67.5888 67.6639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1840 0.000256 4096 380 3904 70016 13.9747 717.664 419.076 1150.76 1150.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1080 0.000128 4096 250 16576 127232 27.5668 33.429 6252.91 992.506 7306.57 7306.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1810 0.000512 1024 340 1280 35200 1.88618 31.048 101.367 134.347 134.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 64 290 0.000128 512 65 448 0 3.34445 0.004096 150.79 154.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 470 0.001024 512 112 448 6144 0.915584 3.71427 1.72048 163.407 169.963 15.8372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1550 0.000256 4096 160 704 73088 13.9812 141.644 419.07 574.739 574.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 930 0.000512 1024 210 576 28160 2.36141 1.67059 14.5206 60.0762 78.7292 78.8257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 940 0.000512 2048 180 1600 32000 3.48477 69.5183 104.988 178.034 178.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1980 6.4e-05 4096 400 3648 283392 71.7171 55.6505 2778.15 1673.53 4579.17 4579.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1190 0.001024 1024 320 1536 14976 0.793856 0.747008 13.6722 49.9953 65.2785 65.3513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1840 0.000256 4096 380 3904 69888 13.9657 591.907 418.275 1024.19 1024.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1080 0.000128 4096 250 16576 127104 27.5512 33.5392 5168.58 992.969 6222.79 6222.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1810 0.000512 1024 340 1280 35136 1.89021 25.8142 101.326 129.072 129.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 64 290 0.000128 512 65 448 0 3.3433 0.005568 154.071 157.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 470 0.001024 512 112 448 6144 0.922848 3.70944 1.6328 166.72 173.19 15.7895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1550 0.000256 4096 160 704 72960 13.9868 118.227 418.434 550.697 550.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 930 0.000512 1024 210 576 27648 2.33738 1.6447 12.3158 59.4363 75.8335 75.9239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 940 0.000512 2048 180 1600 31872 3.47574 58.0906 104.523 166.135 166.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1980 6.4e-05 4096 400 3648 282624 71.7154 55.5786 2544.49 1670.69 4342.58 4342.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1190 0.001024 1024 320 1536 14336 0.793984 0.737056 11.7978 49.7421 63.1424 63.2157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1840 0.000256 4096 380 3904 69888 13.9776 537.33 418.519 969.874 969.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1080 0.000128 4096 250 16576 126976 27.5367 33.4521 4604.33 991.317 5656.79 5656.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1810 0.000512 1024 340 1280 35072 1.87827 23.663 101.314 126.9 126.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1980 6.4e-05 4096 400 3648 281600 71.7017 55.5745 2339.3 1671.51 4138.2 4138.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1190 0.001024 1024 320 1536 14720 0.799424 0.7456 11.6427 51.2445 64.5057 64.5816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1840 0.000256 4096 380 3904 69760 13.9694 494.822 418.631 927.466 927.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1080 0.000128 4096 250 16576 126720 27.6117 33.4461 4233.42 993.115 5287.75 5287.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1810 0.000512 1024 340 1280 34880 1.8712 21.8132 100.14 123.866 123.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1980 6.4e-05 4096 400 3648 282624 71.7421 55.6037 2221.91 1675.79 4025.16 4025.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1190 0.001024 1024 320 1536 13824 0.774944 0.723648 10.1837 49.2493 61.0062 61.0779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1840 0.000256 4096 380 3904 69504 13.9486 461.675 417.651 893.319 893.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1080 0.000128 4096 250 16576 125952 27.5794 33.5512 3856.77 993.687 4911.74 4911.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1810 0.000512 1024 340 1280 34944 1.88416 20.2772 101.365 123.569 123.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 12 16 64 290 0.000128 512 65 448 0 3.34592 0.005216 158.644 162.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 470 0.001024 512 112 448 6144 0.93392 3.71661 1.76566 171.431 178.051 16.0736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1550 0.000256 4096 160 704 72576 13.9551 95.8566 417.736 527.589 527.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 930 0.000512 1024 210 576 27648 2.34947 1.65312 10.5025 58.5852 73.1933 73.2836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 940 0.000512 2048 180 1600 31488 3.45466 46.7777 104.083 154.354 154.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1980 6.4e-05 4096 400 3712 283264 72.0008 55.6642 7193.9 1677.43 8999.12 8999.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1190 0.001024 1024 320 1536 14848 0.79648 0.748224 21.1608 51.2233 74.0015 74.0777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1840 0.000256 4096 380 3968 70096 13.9858 969.843 419.488 1403.36 1403.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1080 0.000128 4096 250 16640 127360 27.6283 33.5706 8707.95 1004.88 9774.18 9774.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1810 0.000512 1024 340 1280 35408 1.88861 40.5178 101.497 143.949 144.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1980 6.4e-05 4096 400 3712 283264 71.6718 55.6005 4907.55 1677.69 6712.63 6712.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1190 0.001024 1024 320 1536 14784 0.79488 0.747648 24.5638 51.2036 77.3824 77.4595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1840 0.000256 4096 380 3968 70080 13.9898 1082.74 419.66 1516.43 1516.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1080 0.000128 4096 250 16640 127296 27.5337 33.5258 9748.8 994.005 10804 10804.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1810 0.000512 1024 340 1280 35392 1.8903 46.451 101.501 149.886 149.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1980 6.4e-05 4096 400 3712 283136 71.7517 55.6106 3169.35 1677.2 4974.02 4974.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1190 0.001024 1024 320 1536 14720 0.79872 0.749376 15.5906 51.2491 68.4614 68.5359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1840 0.000256 4096 380 3968 70016 13.9876 699.074 419.359 1132.47 1132.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1080 0.000128 4096 250 16640 127232 27.5998 33.6022 6286.82 994.607 7342.78 7342.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1810 0.000512 1024 340 1280 35328 1.89293 29.8491 101.458 133.244 133.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1980 6.4e-05 4096 400 3712 283008 71.7073 55.636 2589.88 1676.3 4393.64 4393.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1190 0.001024 1024 320 1536 14592 0.797952 0.74944 12.8959 51.2033 65.7168 65.7917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1840 0.000256 4096 380 3968 69984 13.9881 570.882 419.276 1004.19 1004.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1080 0.000128 4096 250 16640 127104 27.5731 33.606 5130.57 995.401 6187.3 6187.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1810 0.000512 1024 340 1280 35328 1.88925 24.5699 101.493 127.998 128.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1980 6.4e-05 4096 400 3712 283136 71.7704 55.6121 2319.01 1677.62 4124.12 4124.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1190 0.001024 1024 320 1536 14336 0.79632 0.73728 11.0352 49.9298 62.571 62.6493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1840 0.000256 4096 380 3968 69888 13.9758 508.592 419.043 941.655 941.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1080 0.000128 4096 250 16640 126976 27.5608 33.5487 4572.68 996.975 5630.91 5631.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1810 0.000512 1024 340 1280 35200 1.88547 21.5347 101.372 124.835 124.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1980 6.4e-05 4096 400 3712 282880 71.6968 55.6114 2120.38 1676.13 3923.93 3924.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1190 0.001024 1024 320 1536 14400 0.79312 0.740352 10.3134 49.9545 61.8756 61.9494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1840 0.000256 4096 380 3968 69920 13.9846 467.704 418.972 900.703 900.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1080 0.000128 4096 250 16640 126720 27.5598 33.5911 4178.52 994.009 5233.83 5233.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1810 0.000512 1024 340 1280 35200 1.8887 19.9229 101.371 123.225 123.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1980 6.4e-05 4096 400 3712 282624 71.8271 55.6175 1959.21 1674.72 3761.49 3761.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1190 0.001024 1024 320 1536 14208 0.792576 0.74368 9.95312 50.0169 61.5801 61.6565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1840 0.000256 4096 380 3968 69888 13.9796 431.568 419.266 864.861 864.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1080 0.000128 4096 250 16640 126720 27.6812 33.6455 3868.61 996.484 4926.58 4926.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1810 0.000512 1024 340 1280 35136 1.88416 17.9721 101.362 121.263 121.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1980 6.4e-05 4096 400 3712 282240 71.7273 55.6134 1833.97 1673.3 3634.73 3634.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1190 0.001024 1024 320 1536 14336 0.801632 0.746528 9.43386 51.1756 62.2289 62.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1840 0.000256 4096 380 3968 69888 13.986 405.299 419.04 838.373 838.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1080 0.000128 4096 250 16640 126784 27.6148 33.6292 3629.47 994.802 4685.67 4685.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1810 0.000512 1024 340 1280 35168 1.88768 17.5238 101.398 120.852 120.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1980 6.4e-05 4096 400 3712 281600 71.801 55.5665 1740.92 1672.7 3541.1 3541.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1190 0.001024 1024 320 1536 13824 0.792576 0.737216 8.66336 49.7623 60.0277 60.1033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1840 0.000256 4096 380 3968 69632 13.9791 383.752 418.332 816.107 816.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1080 0.000128 4096 250 16640 126464 27.6275 33.6143 3443.21 995.711 4500.31 4500.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1810 0.000512 1024 340 1280 35072 1.88016 16.5903 101.368 119.882 119.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1980 6.4e-05 4096 400 3660 283136 71.8527 55.6037 6649.19 1673.27 8450.04 8450.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1190 0.001024 1024 320 1560 14784 0.79872 0.74736 8.60272 51.1714 61.3945 61.4687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1840 0.000256 4096 380 3900 69888 13.9798 369.452 418.508 801.988 802.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1080 0.000128 4096 250 16620 127232 27.5146 33.5324 3373.19 992.458 4426.85 4427.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1810 0.000512 1024 340 1260 35168 1.88739 15.4604 101.331 118.721 118.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 14 8 60 290 0.000128 512 65 420 0 3.25632 0.004512 163.786 167.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 470 0.001024 512 112 420 5376 0.909056 3.6169 2.21194 176.111 183.058 16.0263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1550 0.000256 4096 160 720 72800 13.9857 333.242 418.258 765.532 765.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 930 0.000512 1024 210 540 28672 2.33149 1.65018 28.2639 62.7161 95.0639 95.1587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 940 0.000512 2048 180 1620 31808 3.47341 35.5475 104.645 143.71 143.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1980 6.4e-05 4096 400 3648 283136 71.6765 55.6121 1635.6 1674.74 3437.75 3437.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1190 0.001024 1024 320 1536 14784 0.798816 0.745728 8.33741 51.1939 61.1507 61.2289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1840 0.000256 4096 380 3904 69888 13.9714 362.456 418.708 795.181 795.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1080 0.000128 4096 250 16576 127232 27.5087 33.4878 3304.27 993.237 4358.65 4358.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1810 0.000512 1024 340 1280 35168 1.88992 15.5177 101.446 118.895 118.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 14 8 64 290 0.000128 512 65 448 0 3.25811 0.012 161.905 165.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 470 0.001024 512 112 448 5376 0.9112 3.61728 2.3105 174.241 181.289 16.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1550 0.000256 4096 160 704 73024 13.9839 319.121 419.258 752.41 752.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 930 0.000512 1024 210 576 27776 2.34467 1.64909 28.0555 60.6088 92.7597 92.8502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 940 0.000512 2048 180 1600 31808 3.4728 34.3864 104.505 142.407 142.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1980 6.4e-05 4096 400 3650 283360 72.1145 55.7255 6806.37 1673.2 8607.52 8607.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1190 0.001024 1024 320 1550 14560 0.796672 0.741376 8.39952 49.9203 59.934 60.0105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1840 0.000256 4096 380 3900 69720 13.9609 372.06 419.557 805.624 805.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1080 0.000128 4096 250 16600 126560 27.7592 33.6383 3388.72 1000.04 4450.31 4450.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1810 0.000512 1024 340 1250 35000 1.86864 15.359 100.151 117.423 117.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 14 10 50 290 0.000128 512 65 400 0 3.25402 0.00512 161.752 165.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 470 0.001024 512 112 400 4480 0.938368 3.61446 1.85552 174.125 180.742 15.7441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1550 0.000256 4096 160 700 72800 13.966 324.6 418.37 756.981 757.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 930 0.000512 1024 210 550 28000 2.32714 1.62678 28.8032 61.3813 94.2396 94.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 940 0.000512 2048 180 1600 31640 3.45827 35.4597 104.24 143.202 143.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1980 6.4e-05 4096 400 3648 283360 72.2043 55.7019 6707.37 1673.18 8508.57 8508.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1190 0.001024 1024 320 1536 14560 0.795904 0.739328 8.36947 49.9235 59.8977 59.9713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1840 0.000256 4096 380 3888 69720 13.95 367.483 418.174 799.65 799.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1080 0.000128 4096 250 16608 126560 27.7584 33.638 3367.84 997.583 4426.97 4427.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1810 0.000512 1024 340 1248 35000 1.86816 15.2228 100.145 117.283 117.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 14 10 48 290 0.000128 512 65 432 0 3.2544 0.00416 163.846 167.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 470 0.001024 512 112 432 6720 0.885984 3.61498 2.9344 176.224 183.864 16.7746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1550 0.000256 4096 160 672 73080 13.981 305.034 418.892 737.95 738.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 930 0.000512 1024 210 576 28000 2.32579 1.62406 29.8955 61.2573 95.2003 95.2906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 940 0.000512 2048 180 1584 31920 3.47837 155.238 104.806 263.566 263.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1980 6.4e-05 4096 400 3648 284160 71.92 55.6087 6648.75 1675.55 8451.95 8452.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1190 0.001024 1024 320 1536 15104 0.792576 0.742752 9.41955 49.9111 60.9371 61.0125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1840 0.000256 4096 380 3904 70016 13.9742 428.989 418.526 861.535 861.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1080 0.000128 4096 250 16576 127232 27.6052 33.4152 3903.49 995.003 4959.67 4959.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1810 0.000512 1024 340 1248 35328 1.88986 17.356 101.368 120.659 120.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 8 32 290 0.000128 512 65 416 0 3.34438 0.004096 161.478 164.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 470 0.001024 512 112 416 7168 0.891392 3.70966 2.79696 174.085 181.69 16.8776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1550 0.000256 4096 160 672 73344 14.0082 305.223 418.884 738.161 738.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 930 0.000512 1024 210 544 29696 2.33658 1.67322 28.4646 62.9493 95.5251 95.6191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 940 0.000512 2048 180 1600 32000 3.48531 153.563 104.673 261.772 261.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1980 6.4e-05 4096 400 3648 282240 71.624 55.5596 2878.15 1672.57 4678.01 4678.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1190 0.001024 1024 320 1536 13440 0.772096 0.71824 12.7359 49.1326 63.4301 63.5029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1840 0.000256 4096 380 3904 69600 13.9664 640.758 418.674 1073.44 1073.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1080 0.000128 4096 250 16576 126720 27.5532 33.5546 5825.03 994.948 6881.24 6881.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1810 0.000512 1024 340 1248 35040 1.89539 25.9077 101.51 129.357 129.415
