{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523466583985 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523466583989 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 11 19:09:43 2018 " "Processing started: Wed Apr 11 19:09:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523466583989 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523466583989 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_Nano_HDMI_TX -c DE10_Nano_HDMI_TX " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Nano_HDMI_TX -c DE10_Nano_HDMI_TX" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523466583989 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1523466585977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2nd/fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 2nd/fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-SYN " "Found design unit 1: fifo-SYN" {  } { { "2nd/fifo.vhd" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/fifo.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466619332 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "2nd/fifo.vhd" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466619332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523466619332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2nd/tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 2nd/tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TX-BEH " "Found design unit 1: TX-BEH" {  } { { "2nd/tx.vhd" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/tx.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466619336 ""} { "Info" "ISGN_ENTITY_NAME" "1 TX " "Found entity 1: TX" {  } { { "2nd/tx.vhd" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/tx.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466619336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523466619336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2nd/arbiter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 2nd/arbiter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ARBITER-BEH " "Found design unit 1: ARBITER-BEH" {  } { { "2nd/arbiter.vhd" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/arbiter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466619338 ""} { "Info" "ISGN_ENTITY_NAME" "1 ARBITER " "Found entity 1: ARBITER" {  } { { "2nd/arbiter.vhd" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/arbiter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466619338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523466619338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2nd/pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 2nd/pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM-BEH " "Found design unit 1: PWM-BEH" {  } { { "2nd/pwm.vhd" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/pwm.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466619341 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "2nd/pwm.vhd" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/pwm.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466619341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523466619341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2nd/M1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 2nd/M1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 M1-BEH " "Found design unit 1: M1-BEH" {  } { { "2nd/M1.vhd" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/M1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466619344 ""} { "Info" "ISGN_ENTITY_NAME" "1 M1 " "Found entity 1: M1" {  } { { "2nd/M1.vhd" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/M1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466619344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523466619344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2nd/rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 2nd/rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RX-BEH " "Found design unit 1: RX-BEH" {  } { { "2nd/rx.vhd" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/rx.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466619348 ""} { "Info" "ISGN_ENTITY_NAME" "1 RX " "Found entity 1: RX" {  } { { "2nd/rx.vhd" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/rx.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466619348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523466619348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2nd/arbiter_pumps.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 2nd/arbiter_pumps.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ARBITER_PUMPS-BEH " "Found design unit 1: ARBITER_PUMPS-BEH" {  } { { "2nd/arbiter_pumps.vhd" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/arbiter_pumps.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466619350 ""} { "Info" "ISGN_ENTITY_NAME" "1 ARBITER_PUMPS " "Found entity 1: ARBITER_PUMPS" {  } { { "2nd/arbiter_pumps.vhd" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/arbiter_pumps.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466619350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523466619350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2nd/pumps.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 2nd/pumps.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pumps " "Found entity 1: pumps" {  } { { "2nd/pumps.bdf" "" { Schematic "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/pumps.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466619371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523466619371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2nd/loads.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 2nd/loads.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 loads " "Found entity 1: loads" {  } { { "2nd/loads.bdf" "" { Schematic "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/loads.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466619388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523466619388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2nd/sirc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 2nd/sirc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SIRC-BEH " "Found design unit 1: SIRC-BEH" {  } { { "2nd/sirc.vhd" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/sirc.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466619392 ""} { "Info" "ISGN_ENTITY_NAME" "1 SIRC " "Found entity 1: SIRC" {  } { { "2nd/sirc.vhd" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/sirc.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466619392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523466619392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2nd/loads1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 2nd/loads1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LOADS1-BEH " "Found design unit 1: LOADS1-BEH" {  } { { "2nd/loads1.vhd" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/loads1.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466619396 ""} { "Info" "ISGN_ENTITY_NAME" "1 LOADS1 " "Found entity 1: LOADS1" {  } { { "2nd/loads1.vhd" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/loads1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466619396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523466619396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2nd/arbiter2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 2nd/arbiter2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ARBITER2-BEH " "Found design unit 1: ARBITER2-BEH" {  } { { "2nd/arbiter2.vhd" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/arbiter2.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466619399 ""} { "Info" "ISGN_ENTITY_NAME" "1 ARBITER2 " "Found entity 1: ARBITER2" {  } { { "2nd/arbiter2.vhd" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/arbiter2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466619399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523466619399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2nd/innovate.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 2nd/innovate.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 innovate " "Found entity 1: innovate" {  } { { "2nd/innovate.bdf" "" { Schematic "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/innovate.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466619415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523466619415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/vpg_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/vpg_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 vpg_mode " "Found entity 1: vpg_mode" {  } { { "vpg_source/vpg_mode.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/vpg_source/vpg_mode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466619443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523466619443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/vpg.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/vpg.v" { { "Info" "ISGN_ENTITY_NAME" "1 vpg " "Found entity 1: vpg" {  } { { "vpg_source/vpg.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/vpg_source/vpg.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466619449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523466619449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/pll_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/pll_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_controller " "Found entity 1: pll_controller" {  } { { "vpg_source/pll_controller.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/vpg_source/pll_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466619454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523466619454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "I2C_HDMI_Config.v 1 1 " "Found 1 design units, including 1 entities, in source file I2C_HDMI_Config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_HDMI_Config " "Found entity 1: I2C_HDMI_Config" {  } { { "I2C_HDMI_Config.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/I2C_HDMI_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466619457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523466619457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "I2C_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file I2C_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "I2C_Controller.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/I2C_Controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466619460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523466619460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AUDIO_IF.v 1 1 " "Found 1 design units, including 1 entities, in source file AUDIO_IF.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_IF " "Found entity 1: AUDIO_IF" {  } { { "AUDIO_IF.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/AUDIO_IF.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466619462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523466619462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_pll " "Found entity 1: sys_pll" {  } { { "pll/sys_pll.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/sys_pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466619466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523466619466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/sys_pll/sys_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/sys_pll/sys_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_pll_0002 " "Found entity 1: sys_pll_0002" {  } { { "pll/sys_pll/sys_pll_0002.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/sys_pll/sys_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466619468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523466619468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_reconfig.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_reconfig.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_reconfig " "Found entity 1: pll_reconfig" {  } { { "pll/pll_reconfig.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466619471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523466619471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_reconfig/altera_pll_reconfig_top.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_reconfig/altera_pll_reconfig_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pll_reconfig_top " "Found entity 1: altera_pll_reconfig_top" {  } { { "pll/pll_reconfig/altera_pll_reconfig_top.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_top.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466619476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523466619476 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LOCKED locked altera_pll_reconfig_core.v(112) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(112): object \"LOCKED\" differs only in case from object \"locked\" in the same scope" {  } { { "pll/pll_reconfig/altera_pll_reconfig_core.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v" 112 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1523466619487 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dps_done DPS_DONE altera_pll_reconfig_core.v(1901) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(1901): object \"dps_done\" differs only in case from object \"DPS_DONE\" in the same scope" {  } { { "pll/pll_reconfig/altera_pll_reconfig_core.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v" 1901 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1523466619490 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dps_changed DPS_CHANGED altera_pll_reconfig_core.v(1893) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(1893): object \"dps_changed\" differs only in case from object \"DPS_CHANGED\" in the same scope" {  } { { "pll/pll_reconfig/altera_pll_reconfig_core.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v" 1893 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1523466619490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_reconfig/altera_pll_reconfig_core.v 6 6 " "Found 6 design units, including 6 entities, in source file pll/pll_reconfig/altera_pll_reconfig_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pll_reconfig_core " "Found entity 1: altera_pll_reconfig_core" {  } { { "pll/pll_reconfig/altera_pll_reconfig_core.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466619493 ""} { "Info" "ISGN_ENTITY_NAME" "2 self_reset " "Found entity 2: self_reset" {  } { { "pll/pll_reconfig/altera_pll_reconfig_core.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v" 1691 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466619493 ""} { "Info" "ISGN_ENTITY_NAME" "3 dprio_mux " "Found entity 3: dprio_mux" {  } { { "pll/pll_reconfig/altera_pll_reconfig_core.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v" 1739 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466619493 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpll_dprio_init " "Found entity 4: fpll_dprio_init" {  } { { "pll/pll_reconfig/altera_pll_reconfig_core.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v" 1789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466619493 ""} { "Info" "ISGN_ENTITY_NAME" "5 dyn_phase_shift " "Found entity 5: dyn_phase_shift" {  } { { "pll/pll_reconfig/altera_pll_reconfig_core.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466619493 ""} { "Info" "ISGN_ENTITY_NAME" "6 generic_lcell_comb " "Found entity 6: generic_lcell_comb" {  } { { "pll/pll_reconfig/altera_pll_reconfig_core.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v" 2112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466619493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523466619493 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altera_std_synchronizer pll/pll_reconfig/altera_std_synchronizer.v " "Entity \"altera_std_synchronizer\" obtained from \"pll/pll_reconfig/altera_std_synchronizer.v\" instead of from Quartus Prime megafunction library" {  } { { "pll/pll_reconfig/altera_std_synchronizer.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_std_synchronizer.v" 37 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1523466619496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_reconfig/altera_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_reconfig/altera_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer " "Found entity 1: altera_std_synchronizer" {  } { { "pll/pll_reconfig/altera_std_synchronizer.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_std_synchronizer.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466619497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523466619497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll/pll.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466619500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523466619500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll/pll_0002.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466619502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523466619502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "I2C_WRITE_WDATA.v 1 1 " "Found 1 design units, including 1 entities, in source file I2C_WRITE_WDATA.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_WDATA " "Found entity 1: I2C_WRITE_WDATA" {  } { { "I2C_WRITE_WDATA.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/I2C_WRITE_WDATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466619505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523466619505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE10_Nano_HDMI_TX.bdf 1 1 " "Found 1 design units, including 1 entities, in source file DE10_Nano_HDMI_TX.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Nano_HDMI_TX " "Found entity 1: DE10_Nano_HDMI_TX" {  } { { "DE10_Nano_HDMI_TX.bdf" "" { Schematic "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466619514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523466619514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE10_Nano_HDMI_TX1.v 1 1 " "Found 1 design units, including 1 entities, in source file DE10_Nano_HDMI_TX1.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Nano_HDMI_TX1 " "Found entity 1: DE10_Nano_HDMI_TX1" {  } { { "DE10_Nano_HDMI_TX1.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/DE10_Nano_HDMI_TX1.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466619519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523466619519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_serial_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_serial_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc_serial_control-rtl " "Found design unit 1: adc_serial_control-rtl" {  } { { "adc_serial_control.vhd" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/adc_serial_control.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466619522 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc_serial_control " "Found entity 1: adc_serial_control" {  } { { "adc_serial_control.vhd" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/adc_serial_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466619522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523466619522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADC_READER.v 1 1 " "Found 1 design units, including 1 entities, in source file ADC_READER.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_reader " "Found entity 1: adc_reader" {  } { { "ADC_READER.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/ADC_READER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466619527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523466619527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2nd/time1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 2nd/time1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TIME1-BEH " "Found design unit 1: TIME1-BEH" {  } { { "2nd/time1.vhd" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/time1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466619529 ""} { "Info" "ISGN_ENTITY_NAME" "1 TIME1 " "Found entity 1: TIME1" {  } { { "2nd/time1.vhd" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/time1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466619529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523466619529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/vga_generator1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vpg_source/vga_generator1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_generator1-BEH " "Found design unit 1: vga_generator1-BEH" {  } { { "vpg_source/vga_generator1.vhd" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/vpg_source/vga_generator1.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466619536 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_generator1 " "Found entity 1: vga_generator1" {  } { { "vpg_source/vga_generator1.vhd" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/vpg_source/vga_generator1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466619536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523466619536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_arbiter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_arbiter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_ARBITER-BEH " "Found design unit 1: ADC_ARBITER-BEH" {  } { { "adc_arbiter.vhd" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/adc_arbiter.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466619538 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_ARBITER " "Found entity 1: ADC_ARBITER" {  } { { "adc_arbiter.vhd" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/adc_arbiter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466619538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523466619538 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_Nano_HDMI_TX " "Elaborating entity \"DE10_Nano_HDMI_TX\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1523466620230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pumps pumps:inst6 " "Elaborating entity \"pumps\" for hierarchy \"pumps:inst6\"" {  } { { "DE10_Nano_HDMI_TX.bdf" "inst6" { Schematic "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.bdf" { { -40 528 816 120 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466620238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM pumps:inst6\|PWM:CHARGE " "Elaborating entity \"PWM\" for hierarchy \"pumps:inst6\|PWM:CHARGE\"" {  } { { "2nd/pumps.bdf" "CHARGE" { Schematic "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/pumps.bdf" { { 320 296 528 432 "CHARGE" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466620241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ARBITER_PUMPS pumps:inst6\|ARBITER_PUMPS:inst " "Elaborating entity \"ARBITER_PUMPS\" for hierarchy \"pumps:inst6\|ARBITER_PUMPS:inst\"" {  } { { "2nd/pumps.bdf" "inst" { Schematic "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/pumps.bdf" { { 112 152 464 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466620249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M1 M1:inst1 " "Elaborating entity \"M1\" for hierarchy \"M1:inst1\"" {  } { { "DE10_Nano_HDMI_TX.bdf" "inst1" { Schematic "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.bdf" { { 8 64 304 120 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466620259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RX RX:inst12 " "Elaborating entity \"RX\" for hierarchy \"RX:inst12\"" {  } { { "DE10_Nano_HDMI_TX.bdf" "inst12" { Schematic "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.bdf" { { 40 -224 0 152 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466620263 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PARITY_OK rx.vhd(27) " "Verilog HDL or VHDL warning at rx.vhd(27): object \"PARITY_OK\" assigned a value but never read" {  } { { "2nd/rx.vhd" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/rx.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1523466620266 "|DE10_Nano_HDMI_TX|RX:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_ARBITER ADC_ARBITER:inst4 " "Elaborating entity \"ADC_ARBITER\" for hierarchy \"ADC_ARBITER:inst4\"" {  } { { "DE10_Nano_HDMI_TX.bdf" "inst4" { Schematic "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.bdf" { { 400 -224 16 512 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466620268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_reader adc_reader:inst11 " "Elaborating entity \"adc_reader\" for hierarchy \"adc_reader:inst11\"" {  } { { "DE10_Nano_HDMI_TX.bdf" "inst11" { Schematic "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.bdf" { { 384 48 320 528 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466620273 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ADC_READER.v(84) " "Verilog HDL assignment warning at ADC_READER.v(84): truncated value with size 32 to match size of target (16)" {  } { { "ADC_READER.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/ADC_READER.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523466620279 "|DE10_Nano_HDMI_TX|adc_reader:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ADC_READER.v(121) " "Verilog HDL assignment warning at ADC_READER.v(121): truncated value with size 32 to match size of target (4)" {  } { { "ADC_READER.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/ADC_READER.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523466620281 "|DE10_Nano_HDMI_TX|adc_reader:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ADC_READER.v(126) " "Verilog HDL assignment warning at ADC_READER.v(126): truncated value with size 32 to match size of target (4)" {  } { { "ADC_READER.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/ADC_READER.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523466620282 "|DE10_Nano_HDMI_TX|adc_reader:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ADC_READER.v(188) " "Verilog HDL assignment warning at ADC_READER.v(188): truncated value with size 32 to match size of target (3)" {  } { { "ADC_READER.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/ADC_READER.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523466620285 "|DE10_Nano_HDMI_TX|adc_reader:inst11"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ADC_READER.v(193) " "Verilog HDL assignment warning at ADC_READER.v(193): truncated value with size 32 to match size of target (3)" {  } { { "ADC_READER.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/ADC_READER.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523466620286 "|DE10_Nano_HDMI_TX|adc_reader:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_Nano_HDMI_TX1 DE10_Nano_HDMI_TX1:inst " "Elaborating entity \"DE10_Nano_HDMI_TX1\" for hierarchy \"DE10_Nano_HDMI_TX1:inst\"" {  } { { "DE10_Nano_HDMI_TX.bdf" "inst" { Schematic "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.bdf" { { 112 1000 1264 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466620422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_pll DE10_Nano_HDMI_TX1:inst\|sys_pll:u_sys_pll " "Elaborating entity \"sys_pll\" for hierarchy \"DE10_Nano_HDMI_TX1:inst\|sys_pll:u_sys_pll\"" {  } { { "DE10_Nano_HDMI_TX1.v" "u_sys_pll" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/DE10_Nano_HDMI_TX1.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466620427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_pll_0002 DE10_Nano_HDMI_TX1:inst\|sys_pll:u_sys_pll\|sys_pll_0002:sys_pll_inst " "Elaborating entity \"sys_pll_0002\" for hierarchy \"DE10_Nano_HDMI_TX1:inst\|sys_pll:u_sys_pll\|sys_pll_0002:sys_pll_inst\"" {  } { { "pll/sys_pll.v" "sys_pll_inst" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/sys_pll.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466620431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll DE10_Nano_HDMI_TX1:inst\|sys_pll:u_sys_pll\|sys_pll_0002:sys_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"DE10_Nano_HDMI_TX1:inst\|sys_pll:u_sys_pll\|sys_pll_0002:sys_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/sys_pll/sys_pll_0002.v" "altera_pll_i" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/sys_pll/sys_pll_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466620508 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1523466620549 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_Nano_HDMI_TX1:inst\|sys_pll:u_sys_pll\|sys_pll_0002:sys_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"DE10_Nano_HDMI_TX1:inst\|sys_pll:u_sys_pll\|sys_pll_0002:sys_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/sys_pll/sys_pll_0002.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/sys_pll/sys_pll_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466620549 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_Nano_HDMI_TX1:inst\|sys_pll:u_sys_pll\|sys_pll_0002:sys_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"DE10_Nano_HDMI_TX1:inst\|sys_pll:u_sys_pll\|sys_pll_0002:sys_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 100.0 MHz " "Parameter \"reference_clock_frequency\" = \"100.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 1.199882 MHz " "Parameter \"output_clock_frequency0\" = \"1.199882 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 1.536155 MHz " "Parameter \"output_clock_frequency1\" = \"1.536155 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620552 ""}  } { { "pll/sys_pll/sys_pll_0002.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/sys_pll/sys_pll_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523466620552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vpg_mode DE10_Nano_HDMI_TX1:inst\|vpg_mode:u_vpg_mode " "Elaborating entity \"vpg_mode\" for hierarchy \"DE10_Nano_HDMI_TX1:inst\|vpg_mode:u_vpg_mode\"" {  } { { "DE10_Nano_HDMI_TX1.v" "u_vpg_mode" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/DE10_Nano_HDMI_TX1.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466620561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vpg DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg " "Elaborating entity \"vpg\" for hierarchy \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\"" {  } { { "DE10_Nano_HDMI_TX1.v" "u_vpg" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/DE10_Nano_HDMI_TX1.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466620565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_reconfig DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig " "Elaborating entity \"pll_reconfig\" for hierarchy \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\"" {  } { { "vpg_source/vpg.v" "u_pll_reconfig" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/vpg_source/vpg.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466620575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_reconfig_top DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst " "Elaborating entity \"altera_pll_reconfig_top\" for hierarchy \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\"" {  } { { "pll/pll_reconfig.v" "pll_reconfig_inst" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466620585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_reconfig_core DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0 " "Elaborating entity \"altera_pll_reconfig_core\" for hierarchy \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\"" {  } { { "pll/pll_reconfig/altera_pll_reconfig_top.v" "NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_top.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466620606 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dps_start_assert altera_pll_reconfig_core.v(208) " "Verilog HDL or VHDL warning at altera_pll_reconfig_core.v(208): object \"dps_start_assert\" assigned a value but never read" {  } { { "pll/pll_reconfig/altera_pll_reconfig_core.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v" 208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1523466620649 "|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "altera_pll_reconfig_core.v(1510) " "Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1510): incomplete case statement has no default case item" {  } { { "pll/pll_reconfig/altera_pll_reconfig_core.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v" 1510 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1523466620649 "|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "altera_pll_reconfig_core.v(1526) " "Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1526): incomplete case statement has no default case item" {  } { { "pll/pll_reconfig/altera_pll_reconfig_core.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v" 1526 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1523466620649 "|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|altera_std_synchronizer:altera_std_synchronizer_inst " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|altera_std_synchronizer:altera_std_synchronizer_inst\"" {  } { { "pll/pll_reconfig/altera_pll_reconfig_core.v" "altera_std_synchronizer_inst" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466620655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dyn_phase_shift DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst " "Elaborating entity \"dyn_phase_shift\" for hierarchy \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\"" {  } { { "pll/pll_reconfig/altera_pll_reconfig_core.v" "dyn_phase_shift_inst" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v" 1577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466620660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0\"" {  } { { "pll/pll_reconfig/altera_pll_reconfig_core.v" "lcell_cnt_sel_0" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v" 2060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466620667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1\"" {  } { { "pll/pll_reconfig/altera_pll_reconfig_core.v" "lcell_cnt_sel_1" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v" 2071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466620672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2\"" {  } { { "pll/pll_reconfig/altera_pll_reconfig_core.v" "lcell_cnt_sel_2" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v" 2082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466620677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3\"" {  } { { "pll/pll_reconfig/altera_pll_reconfig_core.v" "lcell_cnt_sel_3" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v" 2093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466620682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4\"" {  } { { "pll/pll_reconfig/altera_pll_reconfig_core.v" "lcell_cnt_sel_4" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v" 2104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466620687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "self_reset DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|self_reset:self_reset_inst " "Elaborating entity \"self_reset\" for hierarchy \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|self_reset:self_reset_inst\"" {  } { { "pll/pll_reconfig/altera_pll_reconfig_core.v" "self_reset_inst" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v" 1581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466620694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dprio_mux DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux:dprio_mux_inst " "Elaborating entity \"dprio_mux\" for hierarchy \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux:dprio_mux_inst\"" {  } { { "pll/pll_reconfig/altera_pll_reconfig_core.v" "dprio_mux_inst" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v" 1619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466620699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpll_dprio_init DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|fpll_dprio_init:fpll_dprio_init_inst " "Elaborating entity \"fpll_dprio_init\" for hierarchy \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|fpll_dprio_init:fpll_dprio_init_inst\"" {  } { { "pll/pll_reconfig/altera_pll_reconfig_core.v" "fpll_dprio_init_inst" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v" 1638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466620704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll " "Elaborating entity \"pll\" for hierarchy \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\"" {  } { { "vpg_source/vpg.v" "u_pll" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/vpg_source/vpg.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466620720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\"" {  } { { "pll/pll.v" "pll_inst" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466620726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll/pll_0002.v" "altera_pll_i" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll/pll_0002.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466620750 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvds_clk altera_pll.v(319) " "Output port \"lvds_clk\" at altera_pll.v(319) has no driver" {  } { { "altera_pll.v" "" { Text "/home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll.v" 319 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1523466620756 "|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_pll.v(320) " "Output port \"loaden\" at altera_pll.v(320) has no driver" {  } { { "altera_pll.v" "" { Text "/home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll.v" 320 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1523466620756 "|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extclk_out altera_pll.v(321) " "Output port \"extclk_out\" at altera_pll.v(321) has no driver" {  } { { "altera_pll.v" "" { Text "/home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll.v" 321 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1523466620756 "|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1523466620756 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll/pll_0002.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll/pll_0002.v" 239 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466620757 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_cout 32 " "Parameter \"pll_fractional_cout\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_dsm_out_sel 1st_order " "Parameter \"pll_dsm_out_sel\" = \"1st_order\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 162.000000 MHz " "Parameter \"output_clock_frequency0\" = \"162.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Cyclone V " "Parameter \"pll_type\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype Reconfigurable " "Parameter \"pll_subtype\" = \"Reconfigurable\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_hi_div 41 " "Parameter \"m_cnt_hi_div\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_lo_div 40 " "Parameter \"m_cnt_lo_div\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_hi_div 3 " "Parameter \"n_cnt_hi_div\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_lo_div 2 " "Parameter \"n_cnt_lo_div\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_bypass_en false " "Parameter \"m_cnt_bypass_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_bypass_en false " "Parameter \"n_cnt_bypass_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_odd_div_duty_en true " "Parameter \"m_cnt_odd_div_duty_en\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_odd_div_duty_en true " "Parameter \"n_cnt_odd_div_duty_en\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div0 3 " "Parameter \"c_cnt_hi_div0\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div0 2 " "Parameter \"c_cnt_lo_div0\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst0 1 " "Parameter \"c_cnt_prst0\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst0 0 " "Parameter \"c_cnt_ph_mux_prst0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src0 ph_mux_clk " "Parameter \"c_cnt_in_src0\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en0 false " "Parameter \"c_cnt_bypass_en0\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en0 true " "Parameter \"c_cnt_odd_div_duty_en0\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div1 1 " "Parameter \"c_cnt_hi_div1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div1 1 " "Parameter \"c_cnt_lo_div1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst1 1 " "Parameter \"c_cnt_prst1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst1 0 " "Parameter \"c_cnt_ph_mux_prst1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src1 ph_mux_clk " "Parameter \"c_cnt_in_src1\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en1 true " "Parameter \"c_cnt_bypass_en1\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en1 false " "Parameter \"c_cnt_odd_div_duty_en1\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div2 1 " "Parameter \"c_cnt_hi_div2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div2 1 " "Parameter \"c_cnt_lo_div2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst2 1 " "Parameter \"c_cnt_prst2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst2 0 " "Parameter \"c_cnt_ph_mux_prst2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src2 ph_mux_clk " "Parameter \"c_cnt_in_src2\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en2 true " "Parameter \"c_cnt_bypass_en2\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en2 false " "Parameter \"c_cnt_odd_div_duty_en2\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div3 1 " "Parameter \"c_cnt_hi_div3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div3 1 " "Parameter \"c_cnt_lo_div3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst3 1 " "Parameter \"c_cnt_prst3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst3 0 " "Parameter \"c_cnt_ph_mux_prst3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src3 ph_mux_clk " "Parameter \"c_cnt_in_src3\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en3 true " "Parameter \"c_cnt_bypass_en3\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en3 false " "Parameter \"c_cnt_odd_div_duty_en3\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div4 1 " "Parameter \"c_cnt_hi_div4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div4 1 " "Parameter \"c_cnt_lo_div4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst4 1 " "Parameter \"c_cnt_prst4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst4 0 " "Parameter \"c_cnt_ph_mux_prst4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src4 ph_mux_clk " "Parameter \"c_cnt_in_src4\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en4 true " "Parameter \"c_cnt_bypass_en4\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en4 false " "Parameter \"c_cnt_odd_div_duty_en4\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div5 1 " "Parameter \"c_cnt_hi_div5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div5 1 " "Parameter \"c_cnt_lo_div5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst5 1 " "Parameter \"c_cnt_prst5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst5 0 " "Parameter \"c_cnt_ph_mux_prst5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src5 ph_mux_clk " "Parameter \"c_cnt_in_src5\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en5 true " "Parameter \"c_cnt_bypass_en5\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en5 false " "Parameter \"c_cnt_odd_div_duty_en5\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div6 1 " "Parameter \"c_cnt_hi_div6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div6 1 " "Parameter \"c_cnt_lo_div6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst6 1 " "Parameter \"c_cnt_prst6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst6 0 " "Parameter \"c_cnt_ph_mux_prst6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src6 ph_mux_clk " "Parameter \"c_cnt_in_src6\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en6 true " "Parameter \"c_cnt_bypass_en6\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en6 false " "Parameter \"c_cnt_odd_div_duty_en6\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div7 1 " "Parameter \"c_cnt_hi_div7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div7 1 " "Parameter \"c_cnt_lo_div7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst7 1 " "Parameter \"c_cnt_prst7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst7 0 " "Parameter \"c_cnt_ph_mux_prst7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src7 ph_mux_clk " "Parameter \"c_cnt_in_src7\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en7 true " "Parameter \"c_cnt_bypass_en7\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en7 false " "Parameter \"c_cnt_odd_div_duty_en7\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div8 1 " "Parameter \"c_cnt_hi_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div8 1 " "Parameter \"c_cnt_lo_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst8 1 " "Parameter \"c_cnt_prst8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst8 0 " "Parameter \"c_cnt_ph_mux_prst8\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src8 ph_mux_clk " "Parameter \"c_cnt_in_src8\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en8 true " "Parameter \"c_cnt_bypass_en8\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en8 false " "Parameter \"c_cnt_odd_div_duty_en8\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div9 1 " "Parameter \"c_cnt_hi_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div9 1 " "Parameter \"c_cnt_lo_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst9 1 " "Parameter \"c_cnt_prst9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst9 0 " "Parameter \"c_cnt_ph_mux_prst9\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src9 ph_mux_clk " "Parameter \"c_cnt_in_src9\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en9 true " "Parameter \"c_cnt_bypass_en9\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en9 false " "Parameter \"c_cnt_odd_div_duty_en9\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div10 1 " "Parameter \"c_cnt_hi_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div10 1 " "Parameter \"c_cnt_lo_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst10 1 " "Parameter \"c_cnt_prst10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst10 0 " "Parameter \"c_cnt_ph_mux_prst10\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src10 ph_mux_clk " "Parameter \"c_cnt_in_src10\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en10 true " "Parameter \"c_cnt_bypass_en10\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en10 false " "Parameter \"c_cnt_odd_div_duty_en10\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div11 1 " "Parameter \"c_cnt_hi_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div11 1 " "Parameter \"c_cnt_lo_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst11 1 " "Parameter \"c_cnt_prst11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst11 0 " "Parameter \"c_cnt_ph_mux_prst11\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src11 ph_mux_clk " "Parameter \"c_cnt_in_src11\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en11 true " "Parameter \"c_cnt_bypass_en11\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en11 false " "Parameter \"c_cnt_odd_div_duty_en11\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div12 1 " "Parameter \"c_cnt_hi_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div12 1 " "Parameter \"c_cnt_lo_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst12 1 " "Parameter \"c_cnt_prst12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst12 0 " "Parameter \"c_cnt_ph_mux_prst12\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src12 ph_mux_clk " "Parameter \"c_cnt_in_src12\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en12 true " "Parameter \"c_cnt_bypass_en12\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en12 false " "Parameter \"c_cnt_odd_div_duty_en12\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div13 1 " "Parameter \"c_cnt_hi_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div13 1 " "Parameter \"c_cnt_lo_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst13 1 " "Parameter \"c_cnt_prst13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst13 0 " "Parameter \"c_cnt_ph_mux_prst13\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src13 ph_mux_clk " "Parameter \"c_cnt_in_src13\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en13 true " "Parameter \"c_cnt_bypass_en13\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en13 false " "Parameter \"c_cnt_odd_div_duty_en13\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div14 1 " "Parameter \"c_cnt_hi_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div14 1 " "Parameter \"c_cnt_lo_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst14 1 " "Parameter \"c_cnt_prst14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst14 0 " "Parameter \"c_cnt_ph_mux_prst14\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src14 ph_mux_clk " "Parameter \"c_cnt_in_src14\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en14 true " "Parameter \"c_cnt_bypass_en14\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en14 false " "Parameter \"c_cnt_odd_div_duty_en14\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div15 1 " "Parameter \"c_cnt_hi_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div15 1 " "Parameter \"c_cnt_lo_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst15 1 " "Parameter \"c_cnt_prst15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst15 0 " "Parameter \"c_cnt_ph_mux_prst15\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src15 ph_mux_clk " "Parameter \"c_cnt_in_src15\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en15 true " "Parameter \"c_cnt_bypass_en15\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en15 false " "Parameter \"c_cnt_odd_div_duty_en15\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div16 1 " "Parameter \"c_cnt_hi_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div16 1 " "Parameter \"c_cnt_lo_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst16 1 " "Parameter \"c_cnt_prst16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst16 0 " "Parameter \"c_cnt_ph_mux_prst16\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src16 ph_mux_clk " "Parameter \"c_cnt_in_src16\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en16 true " "Parameter \"c_cnt_bypass_en16\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en16 false " "Parameter \"c_cnt_odd_div_duty_en16\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div17 1 " "Parameter \"c_cnt_hi_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div17 1 " "Parameter \"c_cnt_lo_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst17 1 " "Parameter \"c_cnt_prst17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst17 0 " "Parameter \"c_cnt_ph_mux_prst17\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src17 ph_mux_clk " "Parameter \"c_cnt_in_src17\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en17 true " "Parameter \"c_cnt_bypass_en17\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en17 false " "Parameter \"c_cnt_odd_div_duty_en17\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_vco_div 1 " "Parameter \"pll_vco_div\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_cp_current 20 " "Parameter \"pll_cp_current\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_bwctrl 10000 " "Parameter \"pll_bwctrl\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_output_clk_frequency 810.0 MHz " "Parameter \"pll_output_clk_frequency\" = \"810.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_division 1 " "Parameter \"pll_fractional_division\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mimic_fbclk_type gclk " "Parameter \"mimic_fbclk_type\" = \"gclk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_1 glb " "Parameter \"pll_fbclk_mux_1\" = \"glb\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_2 fb_1 " "Parameter \"pll_fbclk_mux_2\" = \"fb_1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_m_cnt_in_src ph_mux_clk " "Parameter \"pll_m_cnt_in_src\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_slf_rst false " "Parameter \"pll_slf_rst\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466620760 ""}  } { { "pll/pll/pll_0002.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll/pll_0002.v" 239 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523466620760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dps_extra_kick DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst " "Elaborating entity \"dps_extra_kick\" for hierarchy \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\"" {  } { { "altera_pll.v" "dps_extra_inst" { Text "/home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466620778 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\", which is child of megafunction instantiation \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "/home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll.v" 768 0 0 } } { "pll/pll/pll_0002.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll/pll_0002.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466620781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dprio_init DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst " "Elaborating entity \"dprio_init\" for hierarchy \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst\"" {  } { { "altera_pll.v" "dprio_init_inst" { Text "/home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll.v" 783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466620784 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst\", which is child of megafunction instantiation \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "/home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll.v" 783 0 0 } } { "pll/pll/pll_0002.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll/pll_0002.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466620786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0\"" {  } { { "altera_pll.v" "lcell_cntsel_int_0" { Text "/home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll.v" 1960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466620799 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0\", which is child of megafunction instantiation \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "/home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll.v" 1960 0 0 } } { "pll/pll/pll_0002.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll/pll_0002.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466620801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1\"" {  } { { "altera_pll.v" "lcell_cntsel_int_1" { Text "/home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll.v" 1971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466620805 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1\", which is child of megafunction instantiation \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "/home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll.v" 1971 0 0 } } { "pll/pll/pll_0002.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll/pll_0002.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466620807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2\"" {  } { { "altera_pll.v" "lcell_cntsel_int_2" { Text "/home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll.v" 1982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466620810 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2\", which is child of megafunction instantiation \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "/home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll.v" 1982 0 0 } } { "pll/pll/pll_0002.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll/pll_0002.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466620812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3\"" {  } { { "altera_pll.v" "lcell_cntsel_int_3" { Text "/home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll.v" 1993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466620815 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3\", which is child of megafunction instantiation \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "/home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll.v" 1993 0 0 } } { "pll/pll/pll_0002.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll/pll_0002.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466620817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4\"" {  } { { "altera_pll.v" "lcell_cntsel_int_4" { Text "/home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll.v" 2004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466620821 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4\", which is child of megafunction instantiation \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "/home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll.v" 2004 0 0 } } { "pll/pll/pll_0002.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll/pll_0002.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466620824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll " "Elaborating entity \"altera_cyclonev_pll\" for hierarchy \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\"" {  } { { "altera_pll.v" "cyclonev_pll" { Text "/home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll.v" 2223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466620861 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extclk altera_cyclonev_pll.v(631) " "Output port \"extclk\" at altera_cyclonev_pll.v(631) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "/home/camp/altera/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 631 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1523466620871 "|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clkout\[0\] altera_cyclonev_pll.v(636) " "Output port \"clkout\[0\]\" at altera_cyclonev_pll.v(636) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "/home/camp/altera/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 636 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1523466620872 "|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_cyclonev_pll.v(640) " "Output port \"loaden\" at altera_cyclonev_pll.v(640) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "/home/camp/altera/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 640 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1523466620872 "|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvdsclk altera_cyclonev_pll.v(641) " "Output port \"lvdsclk\" at altera_cyclonev_pll.v(641) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "/home/camp/altera/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 641 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1523466620872 "|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\", which is child of megafunction instantiation \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "/home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll.v" 2223 0 0 } } { "pll/pll/pll_0002.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll/pll_0002.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466620872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll_base DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 " "Elaborating entity \"altera_cyclonev_pll_base\" for hierarchy \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\"" {  } { { "altera_cyclonev_pll.v" "fpll_0" { Text "/home/camp/altera/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466620876 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\", which is child of megafunction instantiation \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_cyclonev_pll.v" "" { Text "/home/camp/altera/17.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1152 0 0 } } { "pll/pll/pll_0002.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll/pll_0002.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466620916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_controller DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_controller:u_pll_controller " "Elaborating entity \"pll_controller\" for hierarchy \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_controller:u_pll_controller\"" {  } { { "vpg_source/vpg.v" "u_pll_controller" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/vpg_source/vpg.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466620925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_generator1 DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|vga_generator1:u_vga_generator1 " "Elaborating entity \"vga_generator1\" for hierarchy \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|vga_generator1:u_vga_generator1\"" {  } { { "vpg_source/vpg.v" "u_vga_generator1" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/vpg_source/vpg.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466620932 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "color_mode vga_generator1.vhd(277) " "Verilog HDL or VHDL warning at vga_generator1.vhd(277): object \"color_mode\" assigned a value but never read" {  } { { "vpg_source/vga_generator1.vhd" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/vpg_source/vga_generator1.vhd" 277 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1523466620988 "|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|vga_generator1:u_vga_generator1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "V_EN vga_generator1.vhd(278) " "Verilog HDL or VHDL warning at vga_generator1.vhd(278): object \"V_EN\" assigned a value but never read" {  } { { "vpg_source/vga_generator1.vhd" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/vpg_source/vga_generator1.vhd" 278 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1523466620988 "|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|vga_generator1:u_vga_generator1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H_EN vga_generator1.vhd(278) " "Verilog HDL or VHDL warning at vga_generator1.vhd(278): object \"H_EN\" assigned a value but never read" {  } { { "vpg_source/vga_generator1.vhd" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/vpg_source/vga_generator1.vhd" 278 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1523466620989 "|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|vga_generator1:u_vga_generator1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_HDMI_Config DE10_Nano_HDMI_TX1:inst\|I2C_HDMI_Config:u_I2C_HDMI_Config " "Elaborating entity \"I2C_HDMI_Config\" for hierarchy \"DE10_Nano_HDMI_TX1:inst\|I2C_HDMI_Config:u_I2C_HDMI_Config\"" {  } { { "DE10_Nano_HDMI_TX1.v" "u_I2C_HDMI_Config" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/DE10_Nano_HDMI_TX1.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466620993 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_HDMI_Config.v(48) " "Verilog HDL assignment warning at I2C_HDMI_Config.v(48): truncated value with size 32 to match size of target (16)" {  } { { "I2C_HDMI_Config.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/I2C_HDMI_Config.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523466620997 "|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|I2C_HDMI_Config:u_I2C_HDMI_Config"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_HDMI_Config.v(98) " "Verilog HDL assignment warning at I2C_HDMI_Config.v(98): truncated value with size 32 to match size of target (6)" {  } { { "I2C_HDMI_Config.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/I2C_HDMI_Config.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523466620997 "|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|I2C_HDMI_Config:u_I2C_HDMI_Config"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller DE10_Nano_HDMI_TX1:inst\|I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"DE10_Nano_HDMI_TX1:inst\|I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\"" {  } { { "I2C_HDMI_Config.v" "u0" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/I2C_HDMI_Config.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466620998 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(57) " "Verilog HDL assignment warning at I2C_Controller.v(57): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/I2C_Controller.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523466621000 "|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_WRITE_WDATA DE10_Nano_HDMI_TX1:inst\|I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|I2C_WRITE_WDATA:wrd " "Elaborating entity \"I2C_WRITE_WDATA\" for hierarchy \"DE10_Nano_HDMI_TX1:inst\|I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|I2C_WRITE_WDATA:wrd\"" {  } { { "I2C_Controller.v" "wrd" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/I2C_Controller.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466621002 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(54) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(54): truncated value with size 32 to match size of target (8)" {  } { { "I2C_WRITE_WDATA.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/I2C_WRITE_WDATA.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523466621007 "|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|I2C_HDMI_Config:u_I2C_HDMI_Config|I2C_Controller:u0|I2C_WRITE_WDATA:wrd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_IF DE10_Nano_HDMI_TX1:inst\|AUDIO_IF:u_AVG " "Elaborating entity \"AUDIO_IF\" for hierarchy \"DE10_Nano_HDMI_TX1:inst\|AUDIO_IF:u_AVG\"" {  } { { "DE10_Nano_HDMI_TX1.v" "u_AVG" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/DE10_Nano_HDMI_TX1.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466621010 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 AUDIO_IF.v(113) " "Verilog HDL assignment warning at AUDIO_IF.v(113): truncated value with size 32 to match size of target (6)" {  } { { "AUDIO_IF.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/AUDIO_IF.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523466621012 "|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|AUDIO_IF:u_AVG"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 AUDIO_IF.v(129) " "Verilog HDL assignment warning at AUDIO_IF.v(129): truncated value with size 32 to match size of target (7)" {  } { { "AUDIO_IF.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/AUDIO_IF.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523466621012 "|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|AUDIO_IF:u_AVG"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 AUDIO_IF.v(155) " "Verilog HDL assignment warning at AUDIO_IF.v(155): truncated value with size 32 to match size of target (6)" {  } { { "AUDIO_IF.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/AUDIO_IF.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523466621012 "|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|AUDIO_IF:u_AVG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loads loads:inst5 " "Elaborating entity \"loads\" for hierarchy \"loads:inst5\"" {  } { { "DE10_Nano_HDMI_TX.bdf" "inst5" { Schematic "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.bdf" { { 256 528 784 448 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466621015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TX loads:inst5\|TX:inst4 " "Elaborating entity \"TX\" for hierarchy \"loads:inst5\|TX:inst4\"" {  } { { "2nd/loads.bdf" "inst4" { Schematic "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/loads.bdf" { { 408 416 648 520 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466621017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ARBITER loads:inst5\|ARBITER:inst5 " "Elaborating entity \"ARBITER\" for hierarchy \"loads:inst5\|ARBITER:inst5\"" {  } { { "2nd/loads.bdf" "inst5" { Schematic "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/loads.bdf" { { 304 144 320 416 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466621020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo loads:inst5\|fifo:inst " "Elaborating entity \"fifo\" for hierarchy \"loads:inst5\|fifo:inst\"" {  } { { "2nd/loads.bdf" "inst" { Schematic "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/loads.bdf" { { 56 480 640 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466621023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo loads:inst5\|fifo:inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"loads:inst5\|fifo:inst\|scfifo:scfifo_component\"" {  } { { "2nd/fifo.vhd" "scfifo_component" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/fifo.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466622204 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "loads:inst5\|fifo:inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"loads:inst5\|fifo:inst\|scfifo:scfifo_component\"" {  } { { "2nd/fifo.vhd" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/fifo.vhd" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466622272 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "loads:inst5\|fifo:inst\|scfifo:scfifo_component " "Instantiated megafunction \"loads:inst5\|fifo:inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466622272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466622272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466622272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466622272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466622272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466622272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466622272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466622272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466622272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523466622272 ""}  } { { "2nd/fifo.vhd" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/fifo.vhd" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523466622272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ai91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ai91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ai91 " "Found entity 1: scfifo_ai91" {  } { { "db/scfifo_ai91.tdf" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/db/scfifo_ai91.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466622453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523466622453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ai91 loads:inst5\|fifo:inst\|scfifo:scfifo_component\|scfifo_ai91:auto_generated " "Elaborating entity \"scfifo_ai91\" for hierarchy \"loads:inst5\|fifo:inst\|scfifo:scfifo_component\|scfifo_ai91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/camp/altera/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466622455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ho91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ho91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ho91 " "Found entity 1: a_dpfifo_ho91" {  } { { "db/a_dpfifo_ho91.tdf" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/db/a_dpfifo_ho91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466622466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523466622466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ho91 loads:inst5\|fifo:inst\|scfifo:scfifo_component\|scfifo_ai91:auto_generated\|a_dpfifo_ho91:dpfifo " "Elaborating entity \"a_dpfifo_ho91\" for hierarchy \"loads:inst5\|fifo:inst\|scfifo:scfifo_component\|scfifo_ai91:auto_generated\|a_dpfifo_ho91:dpfifo\"" {  } { { "db/scfifo_ai91.tdf" "dpfifo" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/db/scfifo_ai91.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466622467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_66e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_66e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_66e " "Found entity 1: a_fefifo_66e" {  } { { "db/a_fefifo_66e.tdf" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/db/a_fefifo_66e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466622478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523466622478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_66e loads:inst5\|fifo:inst\|scfifo:scfifo_component\|scfifo_ai91:auto_generated\|a_dpfifo_ho91:dpfifo\|a_fefifo_66e:fifo_state " "Elaborating entity \"a_fefifo_66e\" for hierarchy \"loads:inst5\|fifo:inst\|scfifo:scfifo_component\|scfifo_ai91:auto_generated\|a_dpfifo_ho91:dpfifo\|a_fefifo_66e:fifo_state\"" {  } { { "db/a_dpfifo_ho91.tdf" "fifo_state" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/db/a_dpfifo_ho91.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466622480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ug7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ug7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ug7 " "Found entity 1: cntr_ug7" {  } { { "db/cntr_ug7.tdf" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/db/cntr_ug7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466622601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523466622601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ug7 loads:inst5\|fifo:inst\|scfifo:scfifo_component\|scfifo_ai91:auto_generated\|a_dpfifo_ho91:dpfifo\|a_fefifo_66e:fifo_state\|cntr_ug7:count_usedw " "Elaborating entity \"cntr_ug7\" for hierarchy \"loads:inst5\|fifo:inst\|scfifo:scfifo_component\|scfifo_ai91:auto_generated\|a_dpfifo_ho91:dpfifo\|a_fefifo_66e:fifo_state\|cntr_ug7:count_usedw\"" {  } { { "db/a_fefifo_66e.tdf" "count_usedw" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/db/a_fefifo_66e.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466622603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mns1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mns1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mns1 " "Found entity 1: altsyncram_mns1" {  } { { "db/altsyncram_mns1.tdf" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/db/altsyncram_mns1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466622735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523466622735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mns1 loads:inst5\|fifo:inst\|scfifo:scfifo_component\|scfifo_ai91:auto_generated\|a_dpfifo_ho91:dpfifo\|altsyncram_mns1:FIFOram " "Elaborating entity \"altsyncram_mns1\" for hierarchy \"loads:inst5\|fifo:inst\|scfifo:scfifo_component\|scfifo_ai91:auto_generated\|a_dpfifo_ho91:dpfifo\|altsyncram_mns1:FIFOram\"" {  } { { "db/a_dpfifo_ho91.tdf" "FIFOram" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/db/a_dpfifo_ho91.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466622736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igb " "Found entity 1: cntr_igb" {  } { { "db/cntr_igb.tdf" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/db/cntr_igb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523466622883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523466622883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_igb loads:inst5\|fifo:inst\|scfifo:scfifo_component\|scfifo_ai91:auto_generated\|a_dpfifo_ho91:dpfifo\|cntr_igb:rd_ptr_count " "Elaborating entity \"cntr_igb\" for hierarchy \"loads:inst5\|fifo:inst\|scfifo:scfifo_component\|scfifo_ai91:auto_generated\|a_dpfifo_ho91:dpfifo\|cntr_igb:rd_ptr_count\"" {  } { { "db/a_dpfifo_ho91.tdf" "rd_ptr_count" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/db/a_dpfifo_ho91.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466622884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOADS1 loads:inst5\|LOADS1:inst1 " "Elaborating entity \"LOADS1\" for hierarchy \"loads:inst5\|LOADS1:inst1\"" {  } { { "2nd/loads.bdf" "inst1" { Schematic "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/loads.bdf" { { 64 96 384 240 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466622915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ARBITER2 ARBITER2:inst2 " "Elaborating entity \"ARBITER2\" for hierarchy \"ARBITER2:inst2\"" {  } { { "DE10_Nano_HDMI_TX.bdf" "inst2" { Schematic "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.bdf" { { 128 40 320 272 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466622921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SIRC SIRC:inst7 " "Elaborating entity \"SIRC\" for hierarchy \"SIRC:inst7\"" {  } { { "DE10_Nano_HDMI_TX.bdf" "inst7" { Schematic "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.bdf" { { 160 -224 0 272 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466622933 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SHIFT sirc.vhd(167) " "VHDL Process Statement warning at sirc.vhd(167): signal \"SHIFT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "2nd/sirc.vhd" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/sirc.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523466622958 "|DE10_Nano_HDMI_TX|SIRC:inst7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "extclk cyclonev_pll 1 2 " "Port \"extclk\" on the entity instantiation of \"cyclonev_pll\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic." {  } { { "altera_pll.v" "cyclonev_pll" { Text "/home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll.v" 2223 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1523466624598 "|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|cntsel_temp\[4\] " "Synthesized away node \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|cntsel_temp\[4\]\"" {  } { { "altera_pll.v" "" { Text "/home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "pll/pll/pll_0002.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll/pll_0002.v" 239 0 0 } } { "pll/pll.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll.v" 24 0 0 } } { "vpg_source/vpg.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/vpg_source/vpg.v" 116 0 0 } } { "DE10_Nano_HDMI_TX1.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/DE10_Nano_HDMI_TX1.v" 204 0 0 } } { "DE10_Nano_HDMI_TX.bdf" "" { Schematic "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.bdf" { { 112 1000 1264 352 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523466625570 "|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|cntsel_temp[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|cntsel_temp\[3\] " "Synthesized away node \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|cntsel_temp\[3\]\"" {  } { { "altera_pll.v" "" { Text "/home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "pll/pll/pll_0002.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll/pll_0002.v" 239 0 0 } } { "pll/pll.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll.v" 24 0 0 } } { "vpg_source/vpg.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/vpg_source/vpg.v" 116 0 0 } } { "DE10_Nano_HDMI_TX1.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/DE10_Nano_HDMI_TX1.v" 204 0 0 } } { "DE10_Nano_HDMI_TX.bdf" "" { Schematic "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.bdf" { { 112 1000 1264 352 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523466625570 "|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|cntsel_temp[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|cntsel_temp\[2\] " "Synthesized away node \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|cntsel_temp\[2\]\"" {  } { { "altera_pll.v" "" { Text "/home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "pll/pll/pll_0002.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll/pll_0002.v" 239 0 0 } } { "pll/pll.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll.v" 24 0 0 } } { "vpg_source/vpg.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/vpg_source/vpg.v" 116 0 0 } } { "DE10_Nano_HDMI_TX1.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/DE10_Nano_HDMI_TX1.v" 204 0 0 } } { "DE10_Nano_HDMI_TX.bdf" "" { Schematic "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.bdf" { { 112 1000 1264 352 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523466625570 "|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|cntsel_temp[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|cntsel_temp\[1\] " "Synthesized away node \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|cntsel_temp\[1\]\"" {  } { { "altera_pll.v" "" { Text "/home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "pll/pll/pll_0002.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll/pll_0002.v" 239 0 0 } } { "pll/pll.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll.v" 24 0 0 } } { "vpg_source/vpg.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/vpg_source/vpg.v" 116 0 0 } } { "DE10_Nano_HDMI_TX1.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/DE10_Nano_HDMI_TX1.v" 204 0 0 } } { "DE10_Nano_HDMI_TX.bdf" "" { Schematic "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.bdf" { { 112 1000 1264 352 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523466625570 "|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|cntsel_temp[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|cntsel_temp\[0\] " "Synthesized away node \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|cntsel_temp\[0\]\"" {  } { { "altera_pll.v" "" { Text "/home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "pll/pll/pll_0002.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll/pll_0002.v" 239 0 0 } } { "pll/pll.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll.v" 24 0 0 } } { "vpg_source/vpg.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/vpg_source/vpg.v" 116 0 0 } } { "DE10_Nano_HDMI_TX1.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/DE10_Nano_HDMI_TX1.v" 204 0 0 } } { "DE10_Nano_HDMI_TX.bdf" "" { Schematic "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.bdf" { { 112 1000 1264 352 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523466625570 "|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|cntsel_temp[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|gnd " "Synthesized away node \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|gnd\"" {  } { { "altera_pll.v" "" { Text "/home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll.v" 426 -1 0 } } { "pll/pll/pll_0002.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll/pll_0002.v" 239 0 0 } } { "pll/pll.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll.v" 24 0 0 } } { "vpg_source/vpg.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/vpg_source/vpg.v" 116 0 0 } } { "DE10_Nano_HDMI_TX1.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/DE10_Nano_HDMI_TX1.v" 204 0 0 } } { "DE10_Nano_HDMI_TX.bdf" "" { Schematic "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.bdf" { { 112 1000 1264 352 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523466625570 "|DE10_Nano_HDMI_TX|DE10_Nano_HDMI_TX1:inst|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|gnd"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1523466625570 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1523466625570 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|DE10_Nano_HDMI_TX\|RX:inst8\|PRES_STATE " "State machine \"\|DE10_Nano_HDMI_TX\|RX:inst8\|PRES_STATE\" will be implemented as a safe state machine." {  } { { "2nd/rx.vhd" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/rx.vhd" 23 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1523466661408 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|DE10_Nano_HDMI_TX\|SIRC:inst7\|PRES_STATE " "State machine \"\|DE10_Nano_HDMI_TX\|SIRC:inst7\|PRES_STATE\" will be implemented as a safe state machine." {  } { { "2nd/sirc.vhd" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/sirc.vhd" 29 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1523466661425 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|DE10_Nano_HDMI_TX\|ARBITER2:inst2\|PRES_STATE2 " "State machine \"\|DE10_Nano_HDMI_TX\|ARBITER2:inst2\|PRES_STATE2\" will be implemented as a safe state machine." {  } { { "2nd/arbiter2.vhd" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/arbiter2.vhd" 25 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1523466661430 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|DE10_Nano_HDMI_TX\|ARBITER2:inst2\|PRES_STATE1 " "State machine \"\|DE10_Nano_HDMI_TX\|ARBITER2:inst2\|PRES_STATE1\" will be implemented as a safe state machine." {  } { { "2nd/arbiter2.vhd" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/arbiter2.vhd" 24 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1523466661432 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|DE10_Nano_HDMI_TX\|loads:inst5\|LOADS1:inst1\|PRES_STATE " "State machine \"\|DE10_Nano_HDMI_TX\|loads:inst5\|LOADS1:inst1\|PRES_STATE\" will be implemented as a safe state machine." {  } { { "2nd/loads1.vhd" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/loads1.vhd" 28 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1523466661447 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|DE10_Nano_HDMI_TX\|loads:inst5\|ARBITER:inst5\|PRES_STATE " "State machine \"\|DE10_Nano_HDMI_TX\|loads:inst5\|ARBITER:inst5\|PRES_STATE\" will be implemented as a safe state machine." {  } { { "2nd/arbiter.vhd" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/arbiter.vhd" 20 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1523466661455 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|DE10_Nano_HDMI_TX\|loads:inst5\|TX:inst4\|PRES_STATE " "State machine \"\|DE10_Nano_HDMI_TX\|loads:inst5\|TX:inst4\|PRES_STATE\" will be implemented as a safe state machine." {  } { { "2nd/tx.vhd" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/tx.vhd" 24 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1523466661462 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|DE10_Nano_HDMI_TX\|DE10_Nano_HDMI_TX1:inst\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mSetup_ST " "State machine \"\|DE10_Nano_HDMI_TX\|DE10_Nano_HDMI_TX1:inst\|I2C_HDMI_Config:u_I2C_HDMI_Config\|mSetup_ST\" will be implemented as a safe state machine." {  } { { "I2C_HDMI_Config.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/I2C_HDMI_Config.v" 28 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1523466661468 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|DE10_Nano_HDMI_TX\|DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_controller:u_pll_controller\|state " "State machine \"\|DE10_Nano_HDMI_TX\|DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_controller:u_pll_controller\|state\" will be implemented as a safe state machine." {  } { { "vpg_source/pll_controller.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/vpg_source/pll_controller.v" 21 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1523466661483 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|DE10_Nano_HDMI_TX\|DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\|dps_current_state " "State machine \"\|DE10_Nano_HDMI_TX\|DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\|dps_current_state\" will be implemented as a safe state machine." {  } { { "altera_pll.v" "" { Text "/home/camp/altera/17.1/quartus/libraries/megafunctions/altera_pll.v" 2672 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1523466661493 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|DE10_Nano_HDMI_TX\|DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|current_read_state " "State machine \"\|DE10_Nano_HDMI_TX\|DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|current_read_state\" will be implemented as a safe state machine." {  } { { "pll/pll_reconfig/altera_pll_reconfig_core.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v" 1380 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1523466661502 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|DE10_Nano_HDMI_TX\|DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|operation_address " "State machine \"\|DE10_Nano_HDMI_TX\|DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|operation_address\" will be implemented as a safe state machine." {  } { { "pll/pll_reconfig/altera_pll_reconfig_core.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v" 285 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1523466661555 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|DE10_Nano_HDMI_TX\|DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|current_state " "State machine \"\|DE10_Nano_HDMI_TX\|DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|current_state\" will be implemented as a safe state machine." {  } { { "pll/pll_reconfig/altera_pll_reconfig_core.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v" 151 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1523466661608 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|DE10_Nano_HDMI_TX\|DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_cur_state " "State machine \"\|DE10_Nano_HDMI_TX\|DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_cur_state\" will be implemented as a safe state machine." {  } { { "pll/pll_reconfig/altera_pll_reconfig_core.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v" 210 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1523466661665 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|DE10_Nano_HDMI_TX\|DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|dps_current_state " "State machine \"\|DE10_Nano_HDMI_TX\|DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|dps_current_state\" will be implemented as a safe state machine." {  } { { "pll/pll_reconfig/altera_pll_reconfig_core.v" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v" 1912 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1523466661725 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|DE10_Nano_HDMI_TX\|ADC_ARBITER:inst4\|PRES_STATE " "State machine \"\|DE10_Nano_HDMI_TX\|ADC_ARBITER:inst4\|PRES_STATE\" will be implemented as a safe state machine." {  } { { "adc_arbiter.vhd" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/adc_arbiter.vhd" 22 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1523466661731 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|DE10_Nano_HDMI_TX\|RX:inst12\|PRES_STATE " "State machine \"\|DE10_Nano_HDMI_TX\|RX:inst12\|PRES_STATE\" will be implemented as a safe state machine." {  } { { "2nd/rx.vhd" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/rx.vhd" 23 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1523466661739 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|DE10_Nano_HDMI_TX\|M1:inst1\|PRES_STATE " "State machine \"\|DE10_Nano_HDMI_TX\|M1:inst1\|PRES_STATE\" will be implemented as a safe state machine." {  } { { "2nd/M1.vhd" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/M1.vhd" 21 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1523466661751 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|DE10_Nano_HDMI_TX\|pumps:inst6\|ARBITER_PUMPS:inst\|PRES_STATE " "State machine \"\|DE10_Nano_HDMI_TX\|pumps:inst6\|ARBITER_PUMPS:inst\|PRES_STATE\" will be implemented as a safe state machine." {  } { { "2nd/arbiter_pumps.vhd" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/arbiter_pumps.vhd" 28 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1523466661765 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1523466671009 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "HDMI_I2C_SCL " "Inserted always-enabled tri-state buffer between \"HDMI_I2C_SCL\" and its non-tri-state driver." {  } { { "DE10_Nano_HDMI_TX.bdf" "" { Schematic "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.bdf" { { 136 1264 1440 152 "HDMI_I2C_SCL" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1523466671404 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "HDMI_SCLK " "Inserted always-enabled tri-state buffer between \"HDMI_SCLK\" and its non-tri-state driver." {  } { { "DE10_Nano_HDMI_TX.bdf" "" { Schematic "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.bdf" { { 216 1264 1440 232 "HDMI_SCLK" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1523466671404 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1523466671404 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDMI_MCLK " "bidirectional pin \"HDMI_MCLK\" has no driver" {  } { { "DE10_Nano_HDMI_TX.bdf" "" { Schematic "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.bdf" { { 200 1264 1440 216 "HDMI_MCLK" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1523466671404 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1523466671404 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "HDMI_I2S GND pin " "The pin \"HDMI_I2S\" is fed by GND" {  } { { "DE10_Nano_HDMI_TX.bdf" "" { Schematic "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.bdf" { { 168 1264 1440 184 "HDMI_I2S" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1523466671405 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "HDMI_LRCLK GND pin " "The pin \"HDMI_LRCLK\" is fed by GND" {  } { { "DE10_Nano_HDMI_TX.bdf" "" { Schematic "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.bdf" { { 184 1264 1440 200 "HDMI_LRCLK" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1523466671405 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1523466671405 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HDMI_I2C_SCL~synth " "Node \"HDMI_I2C_SCL~synth\"" {  } { { "DE10_Nano_HDMI_TX.bdf" "" { Schematic "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.bdf" { { 136 1264 1440 152 "HDMI_I2C_SCL" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523466717799 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HDMI_SCLK~synth " "Node \"HDMI_SCLK~synth\"" {  } { { "DE10_Nano_HDMI_TX.bdf" "" { Schematic "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.bdf" { { 216 1264 1440 232 "HDMI_SCLK" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523466717799 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1523466717799 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1523466718618 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "loads:inst5\|LOADS1:inst1\|INDEX1\[1\] High " "Register loads:inst5\|LOADS1:inst1\|INDEX1\[1\] will power up to High" {  } { { "2nd/loads1.vhd" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/loads1.vhd" 131 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1523466719730 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "loads:inst5\|LOADS1:inst1\|INDEX1\[0\] High " "Register loads:inst5\|LOADS1:inst1\|INDEX1\[0\] will power up to High" {  } { { "2nd/loads1.vhd" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/loads1.vhd" 131 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1523466719730 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "loads:inst5\|LOADS1:inst1\|INDEX1\[3\] High " "Register loads:inst5\|LOADS1:inst1\|INDEX1\[3\] will power up to High" {  } { { "2nd/loads1.vhd" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/loads1.vhd" 131 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1523466719730 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "loads:inst5\|LOADS1:inst1\|INDEX1\[2\] High " "Register loads:inst5\|LOADS1:inst1\|INDEX1\[2\] will power up to High" {  } { { "2nd/loads1.vhd" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/loads1.vhd" 131 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1523466719730 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "M1:inst1\|COUNT\[1\] High " "Register M1:inst1\|COUNT\[1\] will power up to High" {  } { { "2nd/M1.vhd" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/M1.vhd" 103 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1523466719730 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "M1:inst1\|COUNT\[0\] High " "Register M1:inst1\|COUNT\[0\] will power up to High" {  } { { "2nd/M1.vhd" "" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/2nd/M1.vhd" 103 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1523466719730 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1523466719730 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "26 " "26 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1523466744773 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_dprio_read\|combout " "Logic cell \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_dprio_read\|combout\"" {  } { { "pll/pll_reconfig/altera_pll_reconfig_core.v" "lcell_inst" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1523466744884 ""} { "Info" "ISCL_SCL_CELL_NAME" "DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0\|combout " "Logic cell \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0\|combout\"" {  } { { "pll/pll_reconfig/altera_pll_reconfig_core.v" "lcell_inst" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1523466744884 ""} { "Info" "ISCL_SCL_CELL_NAME" "DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1\|combout " "Logic cell \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1\|combout\"" {  } { { "pll/pll_reconfig/altera_pll_reconfig_core.v" "lcell_inst" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1523466744884 ""} { "Info" "ISCL_SCL_CELL_NAME" "DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2\|combout " "Logic cell \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2\|combout\"" {  } { { "pll/pll_reconfig/altera_pll_reconfig_core.v" "lcell_inst" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1523466744884 ""} { "Info" "ISCL_SCL_CELL_NAME" "DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3\|combout " "Logic cell \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3\|combout\"" {  } { { "pll/pll_reconfig/altera_pll_reconfig_core.v" "lcell_inst" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1523466744884 ""} { "Info" "ISCL_SCL_CELL_NAME" "DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4\|combout " "Logic cell \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4\|combout\"" {  } { { "pll/pll_reconfig/altera_pll_reconfig_core.v" "lcell_inst" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1523466744884 ""} { "Info" "ISCL_SCL_CELL_NAME" "DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_fpll_0_1\|combout " "Logic cell \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_fpll_0_1\|combout\"" {  } { { "pll/pll_reconfig/altera_pll_reconfig_core.v" "lcell_inst" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1523466744884 ""} { "Info" "ISCL_SCL_CELL_NAME" "DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|up_dn " "Logic cell \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|up_dn\"" {  } { { "pll/pll_reconfig/altera_pll_reconfig_core.v" "up_dn" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v" 196 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1523466744884 ""} { "Info" "ISCL_SCL_CELL_NAME" "DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_ser_shift_load " "Logic cell \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_ser_shift_load\"" {  } { { "pll/pll_reconfig/altera_pll_reconfig_core.v" "dprio_ser_shift_load" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v" 188 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1523466744884 ""} { "Info" "ISCL_SCL_CELL_NAME" "DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|gnd " "Logic cell \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|gnd\"" {  } { { "pll/pll_reconfig/altera_pll_reconfig_core.v" "gnd" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v" 1919 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1523466744884 ""} { "Info" "ISCL_SCL_CELL_NAME" "DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|phase_done " "Logic cell \"DE10_Nano_HDMI_TX1:inst\|vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|phase_done\"" {  } { { "pll/pll_reconfig/altera_pll_reconfig_core.v" "phase_done" { Text "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/pll/pll_reconfig/altera_pll_reconfig_core.v" 194 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1523466744884 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1523466744884 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/output_files/DE10_Nano_HDMI_TX.map.smsg " "Generated suppressed messages file /home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/output_files/DE10_Nano_HDMI_TX.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523466745347 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "15 0 2 0 0 " "Adding 15 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1523466746929 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523466746929 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "DE10_Nano_HDMI_TX.bdf" "" { Schematic "/home/camp/Downloads/Demonstrations/FPGA/HDMI_TX/DE10_Nano_HDMI_TX.bdf" { { 280 824 1000 296 "FPGA_CLK3_50" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523466748824 "|DE10_Nano_HDMI_TX|FPGA_CLK3_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1523466748824 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4004 " "Implemented 4004 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1523466748879 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1523466748879 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "6 " "Implemented 6 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1523466748879 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3933 " "Implemented 3933 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1523466748879 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1523466748879 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1523466748879 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1523466748879 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1161 " "Peak virtual memory: 1161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523466748981 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 11 19:12:28 2018 " "Processing ended: Wed Apr 11 19:12:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523466748981 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:45 " "Elapsed time: 00:02:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523466748981 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:32 " "Total CPU time (on all processors): 00:03:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523466748981 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523466748981 ""}
