# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-Wno-fatal -O3 --cc /home/sreejita/litex-env/lib/python3.12/site-packages/pythondata_cpu_vexriscv/verilog/VexRiscv_Full.v --cc /mnt/c/Users/sreej/OneDrive/Documents/GitHub/Team94_L1/LP_Constraint_Env_Sim/build/sim/gateware/sim.v --top-module sim --exe -DPRINTF_COND=0 sim_init.cpp /mnt/c/Users/sreej/OneDrive/Documents/GitHub/Team94_L1/LP_Constraint_Env_Sim/litex/litex/build/sim/core/veril.cpp libdylib.o modules.o pads.o parse.o sim.o --top-module sim -CFLAGS -ggdb -Wall -O3    -I/mnt/c/Users/sreej/OneDrive/Documents/GitHub/Team94_L1/LP_Constraint_Env_Sim/litex/litex/build/sim/core -LDFLAGS -lpthread -Wl,--no-as-needed -ljson-c -lz -lm -lstdc++ -Wl,--no-as-needed -ldl -levent  --trace --unroll-count 256 --output-split 5000 --output-split-cfuncs 500 --output-split-ctrace 500 -Wno-BLKANDNBLK -Wno-WIDTH -Wno-COMBDLY -Wno-CASEINCOMPLETE --relative-includes"
S    342515    79953  1764689469   235142495  1764689469   235142495 "/home/sreejita/litex-env/lib/python3.12/site-packages/pythondata_cpu_vexriscv/verilog/VexRiscv_Full.v"
S     67351 7318349394798050  1764689615   770457400  1764689615   770457400 "/mnt/c/Users/sreej/OneDrive/Documents/GitHub/Team94_L1/LP_Constraint_Env_Sim/build/sim/gateware/sim.v"
S  10993608    68943  1764676023   730469729  1705136080           0 "/usr/bin/verilator_bin"
S      4942    69105  1764676023   794620025  1705136080           0 "/usr/share/verilator/include/verilated_std.sv"
T      5109 7318349395235026  1764689619   649875700  1764689619   649875700 "obj_dir/Vsim.cpp"
T      3542 5066549581549095  1764689619   645843400  1764689619   645843400 "obj_dir/Vsim.h"
T      2400 2251799814453861  1764689619   816822000  1764689619   816822000 "obj_dir/Vsim.mk"
T     40775 3096224744577030  1764689619   669640100  1764689619   669640100 "obj_dir/Vsim_VexRiscv.h"
T    155865 2533274791164495  1764689619   772327300  1764689619   772327300 "obj_dir/Vsim_VexRiscv__DepSet_h9f7c89a9__0.cpp"
T     17553 3096224744585793  1764689619   750960100  1764689619   750960100 "obj_dir/Vsim_VexRiscv__DepSet_h9f7c89a9__0__Slow.cpp"
T     19679 3096224744585812  1764689619   777791900  1764689619   777791900 "obj_dir/Vsim_VexRiscv__DepSet_h9f7c89a9__1.cpp"
T     71082 2533274791164493  1764689619   760366800  1764689619   760366800 "obj_dir/Vsim_VexRiscv__DepSet_hda50bfa8__0.cpp"
T    163221 3377699721296399  1764689619   739465400  1764689619   739465400 "obj_dir/Vsim_VexRiscv__DepSet_hda50bfa8__0__Slow.cpp"
T     10953 2533274791164477  1764689619   745584000  1764689619   745584000 "obj_dir/Vsim_VexRiscv__DepSet_hda50bfa8__1__Slow.cpp"
T       604 2533274791164430  1764689619   727823800  1764689619   727823800 "obj_dir/Vsim_VexRiscv__Slow.cpp"
T      5583 3377699721284197  1764689619   640594400  1764689619   640594400 "obj_dir/Vsim__ConstPool_0.cpp"
T       669 5629499534969397  1764689619   636128100  1764689619   636128100 "obj_dir/Vsim__Dpi.cpp"
T       520 3377699721275547  1764689619   632124500  1764689619   632124500 "obj_dir/Vsim__Dpi.h"
T      3527 5910974511590696  1764689619   621300600  1764689619   621300600 "obj_dir/Vsim__Syms.cpp"
T      1358 1970324837663697  1764689619   626006500  1764689619   626006500 "obj_dir/Vsim__Syms.h"
T       290 2251799814453856  1764689619   799607500  1764689619   799607500 "obj_dir/Vsim__TraceDecls__0__Slow.cpp"
T    148877 1970324837743203  1764689619   808321100  1764689619   808321100 "obj_dir/Vsim__Trace__0.cpp"
T    418861 2814749767875163  1764689619   794501900  1764689619   794501900 "obj_dir/Vsim__Trace__0__Slow.cpp"
T      5706 2251799814453857  1764689619   798540400  1764689619   798540400 "obj_dir/Vsim__Trace__1__Slow.cpp"
T      1373 1970324837734212  1764689619   658712900  1764689619   658712900 "obj_dir/Vsim___024root.h"
T      7291 1970324837742318  1764689619   690629500  1764689619   690629500 "obj_dir/Vsim___024root__DepSet_h104c642d__0.cpp"
T      5280 2251799814445186  1764689619   679936200  1764689619   679936200 "obj_dir/Vsim___024root__DepSet_h104c642d__0__Slow.cpp"
T      5852 3940649674717101  1764689619   695620100  1764689619   695620100 "obj_dir/Vsim___024root__DepSet_hb1836b75__0.cpp"
T      6005 8162774325368973  1764689619   685238600  1764689619   685238600 "obj_dir/Vsim___024root__DepSet_hb1836b75__0__Slow.cpp"
T       613 2533274791155841  1764689619   674505900  1764689619   674505900 "obj_dir/Vsim___024root__Slow.cpp"
T       711 3096224744576724  1764689619   654356000  1764689619   654356000 "obj_dir/Vsim__pch.h"
T      1503 2251799814453862  1764689619   819966700  1764689619   819966700 "obj_dir/Vsim__ver.d"
T         0        0  1764689619   823426400  1764689619   823426400 "obj_dir/Vsim__verFiles.dat"
T      2217 2251799814453860  1764689619   812643100  1764689619   812643100 "obj_dir/Vsim_classes.mk"
T     11975 1970324837734367  1764689619   664240000  1764689619   664240000 "obj_dir/Vsim_sim.h"
T     27057 2251799814453752  1764689619   723776800  1764689619   723776800 "obj_dir/Vsim_sim__DepSet_h40728c06__0.cpp"
T     28550 2814749767875019  1764689619   712312800  1764689619   712312800 "obj_dir/Vsim_sim__DepSet_h40728c06__0__Slow.cpp"
T     29516 1970324837743088  1764689619   718770600  1764689619   718770600 "obj_dir/Vsim_sim__DepSet_h837b84dc__0.cpp"
T     19700 2251799814453378  1764689619   706774300  1764689619   706774300 "obj_dir/Vsim_sim__DepSet_h837b84dc__0__Slow.cpp"
T       559 4222124651427887  1764689619   699615400  1764689619   699615400 "obj_dir/Vsim_sim__Slow.cpp"
