<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="OExp12new.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="M_controller.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="M_controller.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="M_controller.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="M_decoder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="M_decoder.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="M_decoder.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="OExp05_framework.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="OExp05_framework.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="OExp05_framework.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="OExp05_framework.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="OExp05_framework.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="OExp05_framework.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="OExp05_framework.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="OExp05_framework.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="OExp05_framework.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="OExp05_framework.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="OExp05_framework_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="OExp05_framework_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mcpu_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mcpu_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="mcpu_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mcpu_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1593154566" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1593154566">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1593154566" xil_pn:in_ck="-4976215463087447209" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1593154566">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU_v1.v"/>
      <outfile xil_pn:name="Counter_3_IO.v"/>
      <outfile xil_pn:name="MCPU_v1.v"/>
      <outfile xil_pn:name="MIO_BUS_IO.v"/>
      <outfile xil_pn:name="MUX16T1_32.v"/>
      <outfile xil_pn:name="MUX2T1_32.v"/>
      <outfile xil_pn:name="MUX4T1_32.v"/>
      <outfile xil_pn:name="MUX4T1_5.v"/>
      <outfile xil_pn:name="MUX8T1_32.v"/>
      <outfile xil_pn:name="M_controller.v"/>
      <outfile xil_pn:name="M_decoder.v"/>
      <outfile xil_pn:name="Multi_8CH32_IO.v"/>
      <outfile xil_pn:name="PIO_IO.v"/>
      <outfile xil_pn:name="Regs.v"/>
      <outfile xil_pn:name="SAnti_jitter_IO.v"/>
      <outfile xil_pn:name="SPIO_IO.v"/>
      <outfile xil_pn:name="SSeg7_Dev_IO.v"/>
      <outfile xil_pn:name="Seg7_Dev_IO.v"/>
      <outfile xil_pn:name="SignalExt_32.v"/>
      <outfile xil_pn:name="addc_32.v"/>
      <outfile xil_pn:name="and32.v"/>
      <outfile xil_pn:name="clk_div.v"/>
      <outfile xil_pn:name="controller.v"/>
      <outfile xil_pn:name="mcpu_test.v"/>
      <outfile xil_pn:name="nor32.v"/>
      <outfile xil_pn:name="or32.v"/>
      <outfile xil_pn:name="or_bit_32 .v"/>
      <outfile xil_pn:name="signExt_16T32.v"/>
      <outfile xil_pn:name="sll32.v"/>
      <outfile xil_pn:name="srl32.v"/>
      <outfile xil_pn:name="xor32.v"/>
      <outfile xil_pn:name="zeroExt_16T32.v"/>
    </transform>
    <transform xil_pn:end_ts="1593156674" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8389342450776815388" xil_pn:start_ts="1593156674">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1593156676" xil_pn:in_ck="-3383121637851909222" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2567125380754918360" xil_pn:start_ts="1593156674">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1593156676" xil_pn:in_ck="-5112010202250014648" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5589698245121919375" xil_pn:start_ts="1593156676">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1593156676" xil_pn:in_ck="-4976215463087447209" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1593156676">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU_v1.v"/>
      <outfile xil_pn:name="Counter_3_IO.v"/>
      <outfile xil_pn:name="MCPU_v1.v"/>
      <outfile xil_pn:name="MIO_BUS_IO.v"/>
      <outfile xil_pn:name="MUX16T1_32.v"/>
      <outfile xil_pn:name="MUX2T1_32.v"/>
      <outfile xil_pn:name="MUX4T1_32.v"/>
      <outfile xil_pn:name="MUX4T1_5.v"/>
      <outfile xil_pn:name="MUX8T1_32.v"/>
      <outfile xil_pn:name="M_controller.v"/>
      <outfile xil_pn:name="M_decoder.v"/>
      <outfile xil_pn:name="Multi_8CH32_IO.v"/>
      <outfile xil_pn:name="PIO_IO.v"/>
      <outfile xil_pn:name="Regs.v"/>
      <outfile xil_pn:name="SAnti_jitter_IO.v"/>
      <outfile xil_pn:name="SPIO_IO.v"/>
      <outfile xil_pn:name="SSeg7_Dev_IO.v"/>
      <outfile xil_pn:name="Seg7_Dev_IO.v"/>
      <outfile xil_pn:name="SignalExt_32.v"/>
      <outfile xil_pn:name="addc_32.v"/>
      <outfile xil_pn:name="and32.v"/>
      <outfile xil_pn:name="clk_div.v"/>
      <outfile xil_pn:name="controller.v"/>
      <outfile xil_pn:name="mcpu_test.v"/>
      <outfile xil_pn:name="nor32.v"/>
      <outfile xil_pn:name="or32.v"/>
      <outfile xil_pn:name="or_bit_32 .v"/>
      <outfile xil_pn:name="signExt_16T32.v"/>
      <outfile xil_pn:name="sll32.v"/>
      <outfile xil_pn:name="srl32.v"/>
      <outfile xil_pn:name="xor32.v"/>
      <outfile xil_pn:name="zeroExt_16T32.v"/>
    </transform>
    <transform xil_pn:end_ts="1593156692" xil_pn:in_ck="-7789136101778136149" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6474739330770226007" xil_pn:start_ts="1593156676">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="mcpu_test_beh.prj"/>
      <outfile xil_pn:name="mcpu_test_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1593156692" xil_pn:in_ck="-8596363135810325565" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7912183453432150420" xil_pn:start_ts="1593156692">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="mcpu_test_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1593155346" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1593155346">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1593155349" xil_pn:in_ck="-3383121637851909222" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4088408849535913806" xil_pn:start_ts="1593155346">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="OExp05_framework.vf"/>
    </transform>
    <transform xil_pn:end_ts="1593155349" xil_pn:in_ck="-5112010202250014648" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5589698245121919375" xil_pn:start_ts="1593155349">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/RAM_B.ngc"/>
      <outfile xil_pn:name="ipcore_dir/RAM_B.v"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1593155349" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7520808059939559746" xil_pn:start_ts="1593155349">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1593155349" xil_pn:in_ck="-2675640010864512073" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-679146238375871736" xil_pn:start_ts="1593155349">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1593155349" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="3661103601541823867" xil_pn:start_ts="1593155349">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1593155381" xil_pn:in_ck="2111184452156368259" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-5802495105055213774" xil_pn:start_ts="1593155349">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="OExp05_framework.jhd"/>
      <outfile xil_pn:name="OExp05_framework.lso"/>
      <outfile xil_pn:name="OExp05_framework.ngc"/>
      <outfile xil_pn:name="OExp05_framework.ngr"/>
      <outfile xil_pn:name="OExp05_framework.prj"/>
      <outfile xil_pn:name="OExp05_framework.stx"/>
      <outfile xil_pn:name="OExp05_framework.syr"/>
      <outfile xil_pn:name="OExp05_framework.xst"/>
      <outfile xil_pn:name="OExp05_framework_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
