Release 14.3 - xst P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fpgaTop-n210.prj"
Input Format                       : mixed

---- Target Parameters
Output File Name                   : "fpgaTop"
Output Format                      : NGC
Target Device                      : xc3sd3400a-fg676-5

---- Source Options
Top Module Name                    : fpgaTop
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : auto
Automatic Register Balancing       : NO

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : work.lso
Keep Hierarchy                     : soft
Netlist Hierarchy                  : rebuilt
RTL Output                         : Yes
Read Cores                         : optimize
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../../libsrc/hdl/bsv/BRAM1BE.v" in library work
Compiling verilog file "../../libsrc/hdl/bsv/BRAM1.v" in library work
Module <BRAM1BE> compiled
Compiling verilog file "../../libsrc/hdl/bsv/BRAM1Load.v" in library work
Module <BRAM1> compiled
Compiling verilog file "../../libsrc/hdl/bsv/BRAM2.v" in library work
Module <BRAM1Load> compiled
Compiling verilog file "../../libsrc/hdl/bsv/BypassCrossingWire.v" in library work
Module <BRAM2> compiled
Compiling verilog file "../../libsrc/hdl/bsv/BypassWire.v" in library work
Module <BypassCrossingWire> compiled
Compiling verilog file "../../libsrc/hdl/bsv/ClockDiv.v" in library work
Module <BypassWire> compiled
Compiling verilog file "../../libsrc/hdl/bsv/ClockInverter.v" in library work
Module <ClockDiv> compiled
Compiling verilog file "../../libsrc/hdl/bsv/Counter.v" in library work
Module <ClockInverter> compiled
Compiling verilog file "../../libsrc/hdl/bsv/FIFO10.v" in library work
Module <Counter> compiled
Compiling verilog file "../../libsrc/hdl/bsv/FIFO1.v" in library work
Module <FIFO10> compiled
Compiling verilog file "../../libsrc/hdl/bsv/FIFO20.v" in library work
Module <FIFO1> compiled
Compiling verilog file "../../libsrc/hdl/bsv/FIFO2.v" in library work
Module <FIFO20> compiled
Compiling verilog file "../../libsrc/hdl/bsv/MakeReset0.v" in library work
Module <FIFO2> compiled
Compiling verilog file "../../libsrc/hdl/bsv/MakeResetA.v" in library work
Module <MakeReset0> compiled
Compiling verilog file "../../libsrc/hdl/bsv/ResetEither.v" in library work
Module <MakeResetA> compiled
Compiling verilog file "../../libsrc/hdl/bsv/ResetInverter.v" in library work
Module <ResetEither> compiled
Compiling verilog file "../../libsrc/hdl/bsv/ResetToBool.v" in library work
Module <ResetInverter> compiled
Compiling verilog file "../../libsrc/hdl/bsv/RevertReg.v" in library work
Module <ResetToBool> compiled
Compiling verilog file "../../libsrc/hdl/bsv/SizedFIFO.v" in library work
Module <RevertReg> compiled
Compiling verilog file "../../libsrc/hdl/bsv/SyncBit.v" in library work
Module <SizedFIFO> compiled
Compiling verilog file "../../libsrc/hdl/bsv/SyncFIFO.v" in library work
Module <SyncBit> compiled
Compiling verilog file "../../libsrc/hdl/bsv/SyncHandshake.v" in library work
Module <SyncFIFO> compiled
Compiling verilog file "../../libsrc/hdl/bsv/SyncPulse.v" in library work
Module <SyncHandshake> compiled
Compiling verilog file "../../libsrc/hdl/bsv/SyncRegister.v" in library work
Module <SyncPulse> compiled
Compiling verilog file "../../libsrc/hdl/bsv/SyncReset0.v" in library work
Module <SyncRegister> compiled
Compiling verilog file "../../libsrc/hdl/bsv/SyncResetA.v" in library work
Module <SyncReset0> compiled
Compiling verilog file "../../libsrc/hdl/bsv/TriState.v" in library work
Module <SyncResetA> compiled
Compiling verilog file "../../rtl/mkCRC32.v" in library work
Module <TriState> compiled
Compiling verilog file "../../rtl/mkGMAC.v" in library work
Module <mkCRC32> compiled
Compiling verilog file "../../rtl/mkQBGMAC.v" in library work
Module <mkGMAC> compiled
Compiling verilog file "../../rtl/mkGbeWrk.v" in library work
Module <mkQBGMAC> compiled
Compiling verilog file "../../rtl/mkGbeQABS.v" in library work
Module <mkGbeWrk> compiled
Compiling verilog file "../../rtl/mkQABSMF3.v" in library work
Module <mkGbeQABS> compiled
Compiling verilog file "../../rtl/mkEDCPAdapter.v" in library work
Module <mkQABSMF3> compiled
Compiling verilog file "../../rtl/mkEDDPAdapter.v" in library work
Module <mkEDCPAdapter> compiled
Compiling verilog file "../../rtl/mkOCCP.v" in library work
Module <mkEDDPAdapter> compiled
Compiling verilog file "../../rtl/mkOCEDP4B.v" in library work
Module <mkOCCP> compiled
Compiling verilog file "../../rtl/mkLedN210.v" in library work
Module <mkOCEDP4B> compiled
Compiling verilog file "../../rtl/mkIQADCWorker.v" in library work
Module <mkLedN210> compiled
Compiling verilog file "../../rtl/mkWSICaptureWorker4B.v" in library work
Module <mkIQADCWorker> compiled
Compiling verilog file "../../rtl/mkWSIPatternWorker4B.v" in library work
Module <mkWSICaptureWorker4B> compiled
Compiling verilog file "../../rtl/mkBiasWorker4B.v" in library work
Module <mkWSIPatternWorker4B> compiled
Compiling verilog file "../../rtl/mkSMAdapter4B.v" in library work
Module <mkBiasWorker4B> compiled
Compiling verilog file "../../rtl/mkPWrk_n210.v" in library work
Module <mkSMAdapter4B> compiled
Compiling verilog file "../../rtl/mkFTop_n210.v" in library work
Module <mkPWrk_n210> compiled
Compiling verilog file "../../libsrc/hdl/ocpi/n210_uuid.v" in library work
Module <mkFTop_n210> compiled
Compiling verilog file "../../libsrc/hdl/ocpi/arSRLFIFOD.v" in library work
Module <mkUUID> compiled
Compiling verilog file "../../libsrc/hdl/ocpi/clock_n210.v" in library work
Module <arSRLFIFOD> compiled
Compiling verilog file "../../libsrc/hdl/ocpi/fpgaTop_n210.v" in library work
Module <clock_n210> compiled
Module <fpgaTop> compiled
No errors in compilation
Analysis of file <"fpgaTop-n210.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <fpgaTop> in library <work>.

Analyzing hierarchy for module <mkFTop_n210> in library <work>.


Analyzing hierarchy for module <clock_n210> in library <work>.

Analyzing hierarchy for module <mkOCCP> in library <work>.

Analyzing hierarchy for module <mkEDCPAdapter> in library <work>.

Analyzing hierarchy for module <mkEDDPAdapter> in library <work>.



Analyzing hierarchy for module <mkQABSMF3> in library <work>.





Analyzing hierarchy for module <mkLedN210> in library <work>.

Analyzing hierarchy for module <mkPWrk_n210> in library <work>.































Analyzing hierarchy for module <mkQBGMAC> in library <work>.












Analyzing hierarchy for module <ClockInverter> in library <work>.

Analyzing hierarchy for module <ResetEither> in library <work>.

Analyzing hierarchy for module <SyncReset0> in library <work>.

Analyzing hierarchy for module <ResetToBool> in library <work>.














Analyzing hierarchy for module <mkGMAC> in library <work>.






Analyzing hierarchy for module <mkCRC32> in library <work>.



Analyzing hierarchy for module <ClockInverter> in library <work>.

Analyzing hierarchy for module <ResetInverter> in library <work>.



=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <fpgaTop>.
Module <fpgaTop> is correct for synthesis.
 
Analyzing module <mkFTop_n210> in library <work>.
Module <mkFTop_n210> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <clkIn> in unit <mkFTop_n210>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <clkIn> in unit <mkFTop_n210>.
    Set user-defined property "DQS_BIAS =  FALSE" for instance <clkIn> in unit <mkFTop_n210>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <clkIn> in unit <mkFTop_n210>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <clkIn> in unit <mkFTop_n210>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <clkIn> in unit <mkFTop_n210>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <clkIn> in unit <mkFTop_n210>.
Analyzing module <mkBiasWorker4B> in library <work>.
"../../rtl/mkBiasWorker4B.v" line 784: Found Parallel Case directive in module <mkBiasWorker4B>.
"../../rtl/mkBiasWorker4B.v" line 1016: Found Parallel Case directive in module <mkBiasWorker4B>.
"../../rtl/mkBiasWorker4B.v" line 1040: Found Parallel Case directive in module <mkBiasWorker4B>.
"../../rtl/mkBiasWorker4B.v" line 1125: Found Parallel Case directive in module <mkBiasWorker4B>.
"../../rtl/mkBiasWorker4B.v" line 1148: Found Parallel Case directive in module <mkBiasWorker4B>.
Module <mkBiasWorker4B> is correct for synthesis.
 
Analyzing module <SizedFIFO.1> in library <work>.
Module <SizedFIFO.1> is correct for synthesis.
 
Analyzing module <SizedFIFO.2> in library <work>.
Module <SizedFIFO.2> is correct for synthesis.
 
Analyzing module <clock_n210> in library <work>.
Module <clock_n210> is correct for synthesis.
 
    Set user-defined property "CLKDV_DIVIDE =  2.000000" for instance <dcm> in unit <clock_n210>.
    Set user-defined property "CLKFX_DIVIDE =  4" for instance <dcm> in unit <clock_n210>.
    Set user-defined property "CLKFX_MULTIPLY =  5" for instance <dcm> in unit <clock_n210>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <dcm> in unit <clock_n210>.
    Set user-defined property "CLKIN_PERIOD =  10.000000" for instance <dcm> in unit <clock_n210>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <dcm> in unit <clock_n210>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <dcm> in unit <clock_n210>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <dcm> in unit <clock_n210>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <dcm> in unit <clock_n210>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <dcm> in unit <clock_n210>.
    Set user-defined property "DSS_MODE =  NONE" for instance <dcm> in unit <clock_n210>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <dcm> in unit <clock_n210>.
    Set user-defined property "FACTORY_JF =  C080" for instance <dcm> in unit <clock_n210>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <dcm> in unit <clock_n210>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <dcm> in unit <clock_n210>.
Analyzing module <mkOCCP> in library <work>.
"../../rtl/mkOCCP.v" line 9818: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 9851: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 9882: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 9913: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 9944: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 9979: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 10010: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 10041: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 10072: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 10103: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 10134: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 10165: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 10196: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 10227: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 10258: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 13265: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 13297: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 13329: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 13361: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 13393: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 13424: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 13455: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 13486: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 13517: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 13548: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 13579: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 13610: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 13641: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 13672: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 13702: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 13724: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 13745: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 13766: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 13790: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 13814: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 13838: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 13862: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 13886: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 13907: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 13929: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 13952: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 13976: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 14000: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 14024: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 14048: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 15077: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 15387: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 15596: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 15650: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 15704: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 15759: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 15814: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 15869: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 15924: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 15979: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 16034: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 16089: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 16144: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 16199: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 16254: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 16309: Found Parallel Case directive in module <mkOCCP>.
"../../rtl/mkOCCP.v" line 16364: Found Parallel Case directive in module <mkOCCP>.
Module <mkOCCP> is correct for synthesis.
 
    Set user-defined property "SIM_DNA_VALUE =  000000000000000" for instance <dna_dna> in unit <mkOCCP>.
Analyzing module <FIFO1.1> in library <work>.
Module <FIFO1.1> is correct for synthesis.
 
Analyzing module <FIFO2.1> in library <work>.
Module <FIFO2.1> is correct for synthesis.
 
Analyzing module <FIFO2.2> in library <work>.
Module <FIFO2.2> is correct for synthesis.
 
Analyzing module <BRAM1Load> in library <work>.
Module <BRAM1Load> is correct for synthesis.
 
Analyzing module <SizedFIFO.3> in library <work>.
Module <SizedFIFO.3> is correct for synthesis.
 
Analyzing module <SyncRegister.1> in library <work>.
Module <SyncRegister.1> is correct for synthesis.
 
Analyzing module <SyncHandshake> in library <work>.
Module <SyncHandshake> is correct for synthesis.
 
Analyzing module <SyncRegister.2> in library <work>.
Module <SyncRegister.2> is correct for synthesis.
 
Analyzing module <SyncRegister.3> in library <work>.
Module <SyncRegister.3> is correct for synthesis.
 
Analyzing module <SyncRegister.4> in library <work>.
Module <SyncRegister.4> is correct for synthesis.
 
Analyzing module <SyncRegister.5> in library <work>.
Module <SyncRegister.5> is correct for synthesis.
 
Analyzing module <SyncFIFO.1> in library <work>.
	Calling function <incrGrayP>.
	Calling function <incrGray>.
	Calling function <incrGrayP>.
	Calling function <incrGray>.
Module <SyncFIFO.1> is correct for synthesis.
 
Analyzing module <MakeResetA> in library <work>.
WARNING:Xst:863 - "../../libsrc/hdl/bsv/MakeResetA.v" line 54: Name conflict (<rst> and <RST>, renaming rst as rst_rnm0).
Module <MakeResetA> is correct for synthesis.
 
Analyzing module <SyncResetA.2> in library <work>.
Module <SyncResetA.2> is correct for synthesis.
 
Analyzing module <FIFO1.2> in library <work>.
Module <FIFO1.2> is correct for synthesis.
 
Analyzing module <mkEDCPAdapter> in library <work>.
"../../rtl/mkEDCPAdapter.v" line 734: Found Parallel Case directive in module <mkEDCPAdapter>.
"../../rtl/mkEDCPAdapter.v" line 918: Found Parallel Case directive in module <mkEDCPAdapter>.
Module <mkEDCPAdapter> is correct for synthesis.
 
Analyzing module <FIFO2.3> in library <work>.
Module <FIFO2.3> is correct for synthesis.
 
Analyzing module <FIFO2.4> in library <work>.
Module <FIFO2.4> is correct for synthesis.
 
Analyzing module <FIFO2.5> in library <work>.
Module <FIFO2.5> is correct for synthesis.
 
Analyzing module <mkEDDPAdapter> in library <work>.
"../../rtl/mkEDDPAdapter.v" line 610: Found Parallel Case directive in module <mkEDDPAdapter>.
"../../rtl/mkEDDPAdapter.v" line 709: Found Parallel Case directive in module <mkEDDPAdapter>.
Module <mkEDDPAdapter> is correct for synthesis.
 
Analyzing module <mkOCEDP4B.1> in library <work>.
"../../rtl/mkOCEDP4B.v" line 3875: Found Parallel Case directive in module <mkOCEDP4B.1>.
"../../rtl/mkOCEDP4B.v" line 4246: Found Parallel Case directive in module <mkOCEDP4B.1>.
"../../rtl/mkOCEDP4B.v" line 4623: Found Parallel Case directive in module <mkOCEDP4B.1>.
"../../rtl/mkOCEDP4B.v" line 5159: Found Parallel Case directive in module <mkOCEDP4B.1>.
"../../rtl/mkOCEDP4B.v" line 5352: Found Parallel Case directive in module <mkOCEDP4B.1>.
"../../rtl/mkOCEDP4B.v" line 5778: Found Parallel Case directive in module <mkOCEDP4B.1>.
"../../rtl/mkOCEDP4B.v" line 5798: Found Parallel Case directive in module <mkOCEDP4B.1>.
"../../rtl/mkOCEDP4B.v" line 6045: Found Parallel Case directive in module <mkOCEDP4B.1>.
"../../rtl/mkOCEDP4B.v" line 6068: Found Parallel Case directive in module <mkOCEDP4B.1>.
"../../rtl/mkOCEDP4B.v" line 6136: Found Parallel Case directive in module <mkOCEDP4B.1>.
"../../rtl/mkOCEDP4B.v" line 6154: Found Parallel Case directive in module <mkOCEDP4B.1>.
"../../rtl/mkOCEDP4B.v" line 6171: Found Parallel Case directive in module <mkOCEDP4B.1>.
"../../rtl/mkOCEDP4B.v" line 6187: Found Parallel Case directive in module <mkOCEDP4B.1>.
"../../rtl/mkOCEDP4B.v" line 6227: Found Parallel Case directive in module <mkOCEDP4B.1>.
"../../rtl/mkOCEDP4B.v" line 6245: Found Parallel Case directive in module <mkOCEDP4B.1>.
"../../rtl/mkOCEDP4B.v" line 6262: Found Parallel Case directive in module <mkOCEDP4B.1>.
"../../rtl/mkOCEDP4B.v" line 6279: Found Parallel Case directive in module <mkOCEDP4B.1>.
"../../rtl/mkOCEDP4B.v" line 6320: Found Parallel Case directive in module <mkOCEDP4B.1>.
"../../rtl/mkOCEDP4B.v" line 6338: Found Parallel Case directive in module <mkOCEDP4B.1>.
"../../rtl/mkOCEDP4B.v" line 6355: Found Parallel Case directive in module <mkOCEDP4B.1>.
"../../rtl/mkOCEDP4B.v" line 6372: Found Parallel Case directive in module <mkOCEDP4B.1>.
"../../rtl/mkOCEDP4B.v" line 6413: Found Parallel Case directive in module <mkOCEDP4B.1>.
"../../rtl/mkOCEDP4B.v" line 6431: Found Parallel Case directive in module <mkOCEDP4B.1>.
"../../rtl/mkOCEDP4B.v" line 6448: Found Parallel Case directive in module <mkOCEDP4B.1>.
"../../rtl/mkOCEDP4B.v" line 6465: Found Parallel Case directive in module <mkOCEDP4B.1>.
"../../rtl/mkOCEDP4B.v" line 6721: Found Parallel Case directive in module <mkOCEDP4B.1>.
Module <mkOCEDP4B.1> is correct for synthesis.
 
Analyzing module <BRAM2.1> in library <work>.
Module <BRAM2.1> is correct for synthesis.
 
Analyzing module <BRAM2.2> in library <work>.
Module <BRAM2.2> is correct for synthesis.
 
Analyzing module <FIFO2.6> in library <work>.
Module <FIFO2.6> is correct for synthesis.
 
Analyzing module <FIFO2.7> in library <work>.
Module <FIFO2.7> is correct for synthesis.
 
Analyzing module <FIFO20> in library <work>.
Module <FIFO20> is correct for synthesis.
 
Analyzing module <FIFO2.8> in library <work>.
Module <FIFO2.8> is correct for synthesis.
 
Analyzing module <FIFO2.9> in library <work>.
Module <FIFO2.9> is correct for synthesis.
 
Analyzing module <FIFO2.10> in library <work>.
Module <FIFO2.10> is correct for synthesis.
 
Analyzing module <FIFO2.11> in library <work>.
Module <FIFO2.11> is correct for synthesis.
 
Analyzing module <SizedFIFO.4> in library <work>.
Module <SizedFIFO.4> is correct for synthesis.
 
Analyzing module <mkOCEDP4B.2> in library <work>.
"../../rtl/mkOCEDP4B.v" line 3875: Found Parallel Case directive in module <mkOCEDP4B.2>.
"../../rtl/mkOCEDP4B.v" line 4246: Found Parallel Case directive in module <mkOCEDP4B.2>.
"../../rtl/mkOCEDP4B.v" line 4623: Found Parallel Case directive in module <mkOCEDP4B.2>.
"../../rtl/mkOCEDP4B.v" line 5159: Found Parallel Case directive in module <mkOCEDP4B.2>.
"../../rtl/mkOCEDP4B.v" line 5352: Found Parallel Case directive in module <mkOCEDP4B.2>.
"../../rtl/mkOCEDP4B.v" line 5778: Found Parallel Case directive in module <mkOCEDP4B.2>.
"../../rtl/mkOCEDP4B.v" line 5798: Found Parallel Case directive in module <mkOCEDP4B.2>.
"../../rtl/mkOCEDP4B.v" line 6045: Found Parallel Case directive in module <mkOCEDP4B.2>.
"../../rtl/mkOCEDP4B.v" line 6068: Found Parallel Case directive in module <mkOCEDP4B.2>.
"../../rtl/mkOCEDP4B.v" line 6136: Found Parallel Case directive in module <mkOCEDP4B.2>.
"../../rtl/mkOCEDP4B.v" line 6154: Found Parallel Case directive in module <mkOCEDP4B.2>.
"../../rtl/mkOCEDP4B.v" line 6171: Found Parallel Case directive in module <mkOCEDP4B.2>.
"../../rtl/mkOCEDP4B.v" line 6187: Found Parallel Case directive in module <mkOCEDP4B.2>.
"../../rtl/mkOCEDP4B.v" line 6227: Found Parallel Case directive in module <mkOCEDP4B.2>.
"../../rtl/mkOCEDP4B.v" line 6245: Found Parallel Case directive in module <mkOCEDP4B.2>.
"../../rtl/mkOCEDP4B.v" line 6262: Found Parallel Case directive in module <mkOCEDP4B.2>.
"../../rtl/mkOCEDP4B.v" line 6279: Found Parallel Case directive in module <mkOCEDP4B.2>.
"../../rtl/mkOCEDP4B.v" line 6320: Found Parallel Case directive in module <mkOCEDP4B.2>.
"../../rtl/mkOCEDP4B.v" line 6338: Found Parallel Case directive in module <mkOCEDP4B.2>.
"../../rtl/mkOCEDP4B.v" line 6355: Found Parallel Case directive in module <mkOCEDP4B.2>.
"../../rtl/mkOCEDP4B.v" line 6372: Found Parallel Case directive in module <mkOCEDP4B.2>.
"../../rtl/mkOCEDP4B.v" line 6413: Found Parallel Case directive in module <mkOCEDP4B.2>.
"../../rtl/mkOCEDP4B.v" line 6431: Found Parallel Case directive in module <mkOCEDP4B.2>.
"../../rtl/mkOCEDP4B.v" line 6448: Found Parallel Case directive in module <mkOCEDP4B.2>.
"../../rtl/mkOCEDP4B.v" line 6465: Found Parallel Case directive in module <mkOCEDP4B.2>.
"../../rtl/mkOCEDP4B.v" line 6721: Found Parallel Case directive in module <mkOCEDP4B.2>.
Module <mkOCEDP4B.2> is correct for synthesis.
 
Analyzing module <mkQABSMF3> in library <work>.
"../../rtl/mkQABSMF3.v" line 970: Found Parallel Case directive in module <mkQABSMF3>.
"../../rtl/mkQABSMF3.v" line 1044: Found Parallel Case directive in module <mkQABSMF3>.
"../../rtl/mkQABSMF3.v" line 1112: Found Parallel Case directive in module <mkQABSMF3>.
"../../rtl/mkQABSMF3.v" line 1148: Found Parallel Case directive in module <mkQABSMF3>.
"../../rtl/mkQABSMF3.v" line 1277: Found Parallel Case directive in module <mkQABSMF3>.
"../../rtl/mkQABSMF3.v" line 1333: Found Parallel Case directive in module <mkQABSMF3>.
Module <mkQABSMF3> is correct for synthesis.
 
Analyzing module <mkGbeQABS> in library <work>.
Module <mkGbeQABS> is correct for synthesis.
 
Analyzing module <mkQBGMAC> in library <work>.
Module <mkQBGMAC> is correct for synthesis.
 
Analyzing module <mkGMAC> in library <work>.
"../../rtl/mkGMAC.v" line 1044: Found Parallel Case directive in module <mkGMAC>.
Module <mkGMAC> is correct for synthesis.
 
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <txRS_iobTxClk> in unit <mkGMAC>.
    Set user-defined property "SRTYPE =  SYNC" for instance <txRS_iobTxClk> in unit <mkGMAC>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <txRS_iobTxData> in unit <mkGMAC>.
    Set user-defined property "SRTYPE =  SYNC" for instance <txRS_iobTxData> in unit <mkGMAC>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <txRS_iobTxData_1> in unit <mkGMAC>.
    Set user-defined property "SRTYPE =  SYNC" for instance <txRS_iobTxData_1> in unit <mkGMAC>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <txRS_iobTxData_2> in unit <mkGMAC>.
    Set user-defined property "SRTYPE =  SYNC" for instance <txRS_iobTxData_2> in unit <mkGMAC>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <txRS_iobTxData_3> in unit <mkGMAC>.
    Set user-defined property "SRTYPE =  SYNC" for instance <txRS_iobTxData_3> in unit <mkGMAC>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <txRS_iobTxData_4> in unit <mkGMAC>.
    Set user-defined property "SRTYPE =  SYNC" for instance <txRS_iobTxData_4> in unit <mkGMAC>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <txRS_iobTxData_5> in unit <mkGMAC>.
    Set user-defined property "SRTYPE =  SYNC" for instance <txRS_iobTxData_5> in unit <mkGMAC>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <txRS_iobTxData_6> in unit <mkGMAC>.
    Set user-defined property "SRTYPE =  SYNC" for instance <txRS_iobTxData_6> in unit <mkGMAC>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <txRS_iobTxData_7> in unit <mkGMAC>.
    Set user-defined property "SRTYPE =  SYNC" for instance <txRS_iobTxData_7> in unit <mkGMAC>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <txRS_iobTxEna> in unit <mkGMAC>.
    Set user-defined property "SRTYPE =  SYNC" for instance <txRS_iobTxEna> in unit <mkGMAC>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <txRS_iobTxErr> in unit <mkGMAC>.
    Set user-defined property "SRTYPE =  SYNC" for instance <txRS_iobTxErr> in unit <mkGMAC>.
Analyzing module <SyncResetA.3> in library <work>.
Module <SyncResetA.3> is correct for synthesis.
 
Analyzing module <mkCRC32> in library <work>.
Module <mkCRC32> is correct for synthesis.
 
Analyzing module <SyncFIFO.3> in library <work>.
	Calling function <incrGrayP>.
	Calling function <incrGray>.
	Calling function <incrGrayP>.
	Calling function <incrGray>.
Module <SyncFIFO.3> is correct for synthesis.
 
Analyzing module <ClockInverter> in library <work>.
Module <ClockInverter> is correct for synthesis.
 
Analyzing module <ResetInverter> in library <work>.
Module <ResetInverter> is correct for synthesis.
 
Analyzing module <SyncFIFO.4> in library <work>.
	Calling function <incrGrayP>.
	Calling function <incrGray>.
	Calling function <incrGrayP>.
	Calling function <incrGray>.
Module <SyncFIFO.4> is correct for synthesis.
 
Analyzing module <SyncBit> in library <work>.
Module <SyncBit> is correct for synthesis.
 
Analyzing module <SyncFIFO.2> in library <work>.
	Calling function <incrGrayP>.
	Calling function <incrGray>.
	Calling function <incrGrayP>.
	Calling function <incrGray>.
Module <SyncFIFO.2> is correct for synthesis.
 
Analyzing module <FIFO2.16> in library <work>.
Module <FIFO2.16> is correct for synthesis.
 
Analyzing module <FIFO2.12> in library <work>.
Module <FIFO2.12> is correct for synthesis.
 
Analyzing module <FIFO2.13> in library <work>.
Module <FIFO2.13> is correct for synthesis.
 
Analyzing module <Counter.1> in library <work>.
Module <Counter.1> is correct for synthesis.
 
Analyzing module <Counter.2> in library <work>.
Module <Counter.2> is correct for synthesis.
 
Analyzing module <TriState> in library <work>.
Module <TriState> is correct for synthesis.
 
Analyzing module <mkGbeWrk> in library <work>.
"../../rtl/mkGbeWrk.v" line 413: Found Parallel Case directive in module <mkGbeWrk>.
"../../rtl/mkGbeWrk.v" line 577: Found Parallel Case directive in module <mkGbeWrk>.
"../../rtl/mkGbeWrk.v" line 601: Found Parallel Case directive in module <mkGbeWrk>.
Module <mkGbeWrk> is correct for synthesis.
 
Analyzing module <SyncResetA.1> in library <work>.
Module <SyncResetA.1> is correct for synthesis.
 
Analyzing module <mkIQADCWorker> in library <work>.
"../../rtl/mkIQADCWorker.v" line 1883: Found Parallel Case directive in module <mkIQADCWorker>.
"../../rtl/mkIQADCWorker.v" line 2197: Found Parallel Case directive in module <mkIQADCWorker>.
"../../rtl/mkIQADCWorker.v" line 2315: Found Parallel Case directive in module <mkIQADCWorker>.
"../../rtl/mkIQADCWorker.v" line 2496: Found Parallel Case directive in module <mkIQADCWorker>.
"../../rtl/mkIQADCWorker.v" line 2746: Found Parallel Case directive in module <mkIQADCWorker>.
"../../rtl/mkIQADCWorker.v" line 2770: Found Parallel Case directive in module <mkIQADCWorker>.
"../../rtl/mkIQADCWorker.v" line 2855: Found Parallel Case directive in module <mkIQADCWorker>.
"../../rtl/mkIQADCWorker.v" line 2878: Found Parallel Case directive in module <mkIQADCWorker>.
"../../rtl/mkIQADCWorker.v" line 2954: Found Parallel Case directive in module <mkIQADCWorker>.
Module <mkIQADCWorker> is correct for synthesis.
 
Analyzing module <arSRLFIFOD> in library <work>.
INFO:Xst:1432 - Contents of array <dat> may be accessed with a negative index, causing simulation mismatch.
Module <arSRLFIFOD> is correct for synthesis.
 
Analyzing module <SyncRegister.6> in library <work>.
Module <SyncRegister.6> is correct for synthesis.
 
Analyzing module <SyncRegister.7> in library <work>.
Module <SyncRegister.7> is correct for synthesis.
 
Analyzing module <BRAM2.3> in library <work>.
Module <BRAM2.3> is correct for synthesis.
 
Analyzing module <ClockDiv> in library <work>.
Module <ClockDiv> is correct for synthesis.
 
Analyzing module <ResetEither> in library <work>.
Module <ResetEither> is correct for synthesis.
 
Analyzing module <SyncReset0> in library <work>.
Module <SyncReset0> is correct for synthesis.
 
Analyzing module <ResetToBool> in library <work>.
Module <ResetToBool> is correct for synthesis.
 
Analyzing module <SyncRegister.8> in library <work>.
Module <SyncRegister.8> is correct for synthesis.
 
Analyzing module <mkLedN210> in library <work>.
Module <mkLedN210> is correct for synthesis.
 
Analyzing module <mkPWrk_n210> in library <work>.
"../../rtl/mkPWrk_n210.v" line 802: Found Parallel Case directive in module <mkPWrk_n210>.
"../../rtl/mkPWrk_n210.v" line 1120: Found Parallel Case directive in module <mkPWrk_n210>.
"../../rtl/mkPWrk_n210.v" line 1144: Found Parallel Case directive in module <mkPWrk_n210>.
Module <mkPWrk_n210> is correct for synthesis.
 
Analyzing module <FIFO2.14> in library <work>.
Module <FIFO2.14> is correct for synthesis.
 
Analyzing module <SizedFIFO.5> in library <work>.
Module <SizedFIFO.5> is correct for synthesis.
 
Analyzing module <SizedFIFO.6> in library <work>.
Module <SizedFIFO.6> is correct for synthesis.
 
Analyzing module <Counter.3> in library <work>.
Module <Counter.3> is correct for synthesis.
 
Analyzing module <Counter.4> in library <work>.
Module <Counter.4> is correct for synthesis.
 
Analyzing module <mkSMAdapter4B.1> in library <work>.
"../../rtl/mkSMAdapter4B.v" line 1530: Found Parallel Case directive in module <mkSMAdapter4B.1>.
"../../rtl/mkSMAdapter4B.v" line 1834: Found Parallel Case directive in module <mkSMAdapter4B.1>.
"../../rtl/mkSMAdapter4B.v" line 1933: Found Parallel Case directive in module <mkSMAdapter4B.1>.
"../../rtl/mkSMAdapter4B.v" line 2040: Found Parallel Case directive in module <mkSMAdapter4B.1>.
"../../rtl/mkSMAdapter4B.v" line 2064: Found Parallel Case directive in module <mkSMAdapter4B.1>.
"../../rtl/mkSMAdapter4B.v" line 2108: Found Parallel Case directive in module <mkSMAdapter4B.1>.
"../../rtl/mkSMAdapter4B.v" line 2128: Found Parallel Case directive in module <mkSMAdapter4B.1>.
"../../rtl/mkSMAdapter4B.v" line 2166: Found Parallel Case directive in module <mkSMAdapter4B.1>.
"../../rtl/mkSMAdapter4B.v" line 2185: Found Parallel Case directive in module <mkSMAdapter4B.1>.
"../../rtl/mkSMAdapter4B.v" line 2221: Found Parallel Case directive in module <mkSMAdapter4B.1>.
"../../rtl/mkSMAdapter4B.v" line 2241: Found Parallel Case directive in module <mkSMAdapter4B.1>.
"../../rtl/mkSMAdapter4B.v" line 2347: Found Parallel Case directive in module <mkSMAdapter4B.1>.
"../../rtl/mkSMAdapter4B.v" line 2370: Found Parallel Case directive in module <mkSMAdapter4B.1>.
Module <mkSMAdapter4B.1> is correct for synthesis.
 
Analyzing module <FIFO10> in library <work>.
Module <FIFO10> is correct for synthesis.
 
Analyzing module <BRAM2.4> in library <work>.
Module <BRAM2.4> is correct for synthesis.
 
Analyzing module <FIFO2.15> in library <work>.
Module <FIFO2.15> is correct for synthesis.
 
Analyzing module <mkSMAdapter4B.2> in library <work>.
"../../rtl/mkSMAdapter4B.v" line 1530: Found Parallel Case directive in module <mkSMAdapter4B.2>.
"../../rtl/mkSMAdapter4B.v" line 1834: Found Parallel Case directive in module <mkSMAdapter4B.2>.
"../../rtl/mkSMAdapter4B.v" line 1933: Found Parallel Case directive in module <mkSMAdapter4B.2>.
"../../rtl/mkSMAdapter4B.v" line 2040: Found Parallel Case directive in module <mkSMAdapter4B.2>.
"../../rtl/mkSMAdapter4B.v" line 2064: Found Parallel Case directive in module <mkSMAdapter4B.2>.
"../../rtl/mkSMAdapter4B.v" line 2108: Found Parallel Case directive in module <mkSMAdapter4B.2>.
"../../rtl/mkSMAdapter4B.v" line 2128: Found Parallel Case directive in module <mkSMAdapter4B.2>.
"../../rtl/mkSMAdapter4B.v" line 2166: Found Parallel Case directive in module <mkSMAdapter4B.2>.
"../../rtl/mkSMAdapter4B.v" line 2185: Found Parallel Case directive in module <mkSMAdapter4B.2>.
"../../rtl/mkSMAdapter4B.v" line 2221: Found Parallel Case directive in module <mkSMAdapter4B.2>.
"../../rtl/mkSMAdapter4B.v" line 2241: Found Parallel Case directive in module <mkSMAdapter4B.2>.
"../../rtl/mkSMAdapter4B.v" line 2347: Found Parallel Case directive in module <mkSMAdapter4B.2>.
"../../rtl/mkSMAdapter4B.v" line 2370: Found Parallel Case directive in module <mkSMAdapter4B.2>.
Module <mkSMAdapter4B.2> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <rogueTLP> in unit <mkOCCP> has a constant value of 0000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <timeServ_gpsInSticky> in unit <mkOCCP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_mFlagReg> in unit <mkOCCP> has a constant value of 10 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_mFlagReg_1> in unit <mkOCCP> has a constant value of 10 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_mFlagReg_10> in unit <mkOCCP> has a constant value of 10 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_mFlagReg_11> in unit <mkOCCP> has a constant value of 10 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_mFlagReg_12> in unit <mkOCCP> has a constant value of 10 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_mFlagReg_13> in unit <mkOCCP> has a constant value of 10 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_mFlagReg_14> in unit <mkOCCP> has a constant value of 10 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_mFlagReg_2> in unit <mkOCCP> has a constant value of 10 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_mFlagReg_3> in unit <mkOCCP> has a constant value of 10 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_mFlagReg_4> in unit <mkOCCP> has a constant value of 10 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_mFlagReg_5> in unit <mkOCCP> has a constant value of 10 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_mFlagReg_6> in unit <mkOCCP> has a constant value of 10 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_mFlagReg_7> in unit <mkOCCP> has a constant value of 10 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_mFlagReg_8> in unit <mkOCCP> has a constant value of 10 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_mFlagReg_9> in unit <mkOCCP> has a constant value of 10 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <timeServ_ppsExtCapture> in unit <mkOCCP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_sfCapSet> in unit <mkOCCP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_sfCapSet_11> in unit <mkOCCP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_sfCapSet_12> in unit <mkOCCP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_sfCapSet_1_1> in unit <mkOCCP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_sfCapSet_5> in unit <mkOCCP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_sfCapSet_6> in unit <mkOCCP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_sfCapSet_8> in unit <mkOCCP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_slvPresent> in unit <mkOCCP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_slvPresent_1> in unit <mkOCCP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_slvPresent_11> in unit <mkOCCP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_slvPresent_12> in unit <mkOCCP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_slvPresent_5> in unit <mkOCCP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_slvPresent_6> in unit <mkOCCP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_slvPresent_8> in unit <mkOCCP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <switch_d> in unit <mkOCCP> has a constant value of 000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <timeServ_ppsExtSync_d1> in unit <mkOCCP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_reqERR> in unit <mkOCCP> has a constant value of 000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_reqERR_1> in unit <mkOCCP> has a constant value of 000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_reqERR_11> in unit <mkOCCP> has a constant value of 000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_reqERR_12> in unit <mkOCCP> has a constant value of 000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_reqERR_5> in unit <mkOCCP> has a constant value of 000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_reqERR_6> in unit <mkOCCP> has a constant value of 000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_reqERR_8> in unit <mkOCCP> has a constant value of 000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_reqFAIL> in unit <mkOCCP> has a constant value of 000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_reqFAIL_1> in unit <mkOCCP> has a constant value of 000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_reqFAIL_11> in unit <mkOCCP> has a constant value of 000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_reqFAIL_12> in unit <mkOCCP> has a constant value of 000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_reqFAIL_5> in unit <mkOCCP> has a constant value of 000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_reqFAIL_6> in unit <mkOCCP> has a constant value of 000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_reqFAIL_8> in unit <mkOCCP> has a constant value of 000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_sfCap> in unit <mkOCCP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_sfCap_1> in unit <mkOCCP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_sfCap_11> in unit <mkOCCP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_sfCap_12> in unit <mkOCCP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_sfCap_5> in unit <mkOCCP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_sfCap_6> in unit <mkOCCP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_sfCap_8> in unit <mkOCCP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <timeServ_ppsExtSync_d2> in unit <mkOCCP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <timeServ_delSecond> in unit <mkOCCP> has a constant value of 01000000000000000000000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <timeServ_lastSecond> in unit <mkOCCP> has a constant value of 00000000000000000000000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <timeServ_ppsEdgeCount> in unit <mkOCCP> has a constant value of 00000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <timeServ_ppsExtSyncD> in unit <mkOCCP> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <timeServ_refFreeSamp> in unit <mkOCCP> has a constant value of 0000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <timeServ_refFreeSpan> in unit <mkOCCP> has a constant value of 0000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <timeServ_fracInc> in unit <mkOCCP> has a constant value of 00000000000000000000000000000101010111100110001110 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_ackCount> in unit <mkOCEDP4B_1> has a constant value of 00000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_ackStart> in unit <mkOCEDP4B_1> has a constant value of 0000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_complTimerRunning> in unit <mkOCEDP4B_1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_dbgBytesTxDeq> in unit <mkOCEDP4B_1> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_dbgBytesTxEnq> in unit <mkOCEDP4B_1> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_dmaDoTailEvent> in unit <mkOCEDP4B_1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_dmaTag> in unit <mkOCEDP4B_1> has a constant value of 00000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_firstMesgMH> in unit <mkOCEDP4B_1> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_firstMetaMH> in unit <mkOCEDP4B_1> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_frmFlags> in unit <mkOCEDP4B_1> has a constant value of 00000001 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_gotResponseHeader> in unit <mkOCEDP4B_1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_maxPayloadSize> in unit <mkOCEDP4B_1> has a constant value of 0000010000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_maxReadReqSize> in unit <mkOCEDP4B_1> has a constant value of 1000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_pullTagMatch> in unit <mkOCEDP4B_1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_reqMesgInFlight> in unit <mkOCEDP4B_1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_reqMetaBodyInFlight> in unit <mkOCEDP4B_1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_tlpMetaSent> in unit <mkOCEDP4B_1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_tlpRcvBusy> in unit <mkOCEDP4B_1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_xactionNumber> in unit <mkOCEDP4B_1> has a constant value of 00010010001101000101011001111000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_sFlagReg> in unit <mkOCEDP4B_1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wmi_wmi_errorSticky> in unit <mkOCEDP4B_1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wmi_wmi_trafficSticky> in unit <mkOCEDP4B_1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wti_operateD> in unit <mkOCEDP4B_1> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_dmaPullRemainDWLen> in unit <mkOCEDP4B_1> has a constant value of XXXXXXXXXX during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_dmaPullRemainDWSub> in unit <mkOCEDP4B_1> has a constant value of XXXXXXXXXX during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_dmaReqTag> in unit <mkOCEDP4B_1> has a constant value of XXXXX during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_igDID> in unit <mkOCEDP4B_1> has a constant value of XXXXXXXXXXXXXXXX during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_inIgnorePkt> in unit <mkOCEDP4B_1> has a constant value of X during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_mesgComplReceived> in unit <mkOCEDP4B_1> has a constant value of XXXXXXXXXXXXXXXXX during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_mesgLengthRemainPull> in unit <mkOCEDP4B_1> has a constant value of XXXXXXXXXXXXXXXXX during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_rcvLiveDA> in unit <mkOCEDP4B_1> has a constant value of XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_rcvLiveDL> in unit <mkOCEDP4B_1> has a constant value of XXXXXXXXXXXXXXXX during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wmi_wmi_statusR> in unit <mkOCEDP4B_1> has a constant value of XXXXXXXX during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wti_nowReq> in unit <mkOCEDP4B_1> has a constant value of 0000000000000000000000000000000000000000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_dmaStartMark> in unit <mkOCEDP4B_1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_doXmtMetaBody> in unit <mkOCEDP4B_1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_frameNumber> in unit <mkOCEDP4B_1> has a constant value of 0001001000110100 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_frmAckOK> in unit <mkOCEDP4B_1> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_frmMesgBusy> in unit <mkOCEDP4B_1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_lastMetaV> in unit <mkOCEDP4B_1> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_lastMetaV_1> in unit <mkOCEDP4B_1> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_lastMetaV_2> in unit <mkOCEDP4B_1> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_lastMetaV_3> in unit <mkOCEDP4B_1> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_reqMetaInFlight> in unit <mkOCEDP4B_1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_xmtMetaInFlight> in unit <mkOCEDP4B_1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_xmtMetaOK> in unit <mkOCEDP4B_1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_fabMesgAccu> in unit <mkOCEDP4B_1> has a constant value of XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_mesgLengthRemainPush> in unit <mkOCEDP4B_1> has a constant value of XXXXXXXXXXXXXXXXX during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_outDwRemain> in unit <mkOCEDP4B_1> has a constant value of XXXXXXXXXX during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_remMesgAccu> in unit <mkOCEDP4B_1> has a constant value of XXXXXXXXXXXXXXXX during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_srcMesgAccu> in unit <mkOCEDP4B_1> has a constant value of XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_complTimerCount> in unit <mkOCEDP4B_1> has a constant value of 000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dmaDoneTime> in unit <mkOCEDP4B_1> has a constant value of 0000000000000000000000000000000000000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dmaStartTime> in unit <mkOCEDP4B_1> has a constant value of 0000000000000000000000000000000000000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_complTimerRunning> in unit <mkOCEDP4B_2> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_dbgBytesTxDeq> in unit <mkOCEDP4B_2> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_dbgBytesTxEnq> in unit <mkOCEDP4B_2> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_dmaDoTailEvent> in unit <mkOCEDP4B_2> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_dmaTag> in unit <mkOCEDP4B_2> has a constant value of 00000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_firstMesgMH> in unit <mkOCEDP4B_2> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_firstMetaMH> in unit <mkOCEDP4B_2> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_frmFlags> in unit <mkOCEDP4B_2> has a constant value of 00000001 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_gotResponseHeader> in unit <mkOCEDP4B_2> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_maxPayloadSize> in unit <mkOCEDP4B_2> has a constant value of 0000010000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_maxReadReqSize> in unit <mkOCEDP4B_2> has a constant value of 1000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_pullTagMatch> in unit <mkOCEDP4B_2> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_rcvDoCompletion> in unit <mkOCEDP4B_2> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_rcvPtr> in unit <mkOCEDP4B_2> has a constant value of 0000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_reqMesgInFlight> in unit <mkOCEDP4B_2> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_reqMetaBodyInFlight> in unit <mkOCEDP4B_2> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_tlpRcvBusy> in unit <mkOCEDP4B_2> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_xactionNumber> in unit <mkOCEDP4B_2> has a constant value of 00010010001101000101011001111000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_sFlagReg> in unit <mkOCEDP4B_2> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wmi_wmi_errorSticky> in unit <mkOCEDP4B_2> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wmi_wmi_trafficSticky> in unit <mkOCEDP4B_2> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wti_operateD> in unit <mkOCEDP4B_2> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_dmaPullRemainDWLen> in unit <mkOCEDP4B_2> has a constant value of XXXXXXXXXX during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_dmaPullRemainDWSub> in unit <mkOCEDP4B_2> has a constant value of XXXXXXXXXX during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_dmaReqTag> in unit <mkOCEDP4B_2> has a constant value of XXXXX during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_igDID> in unit <mkOCEDP4B_2> has a constant value of XXXXXXXXXXXXXXXX during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_inIgnorePkt> in unit <mkOCEDP4B_2> has a constant value of X during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_mesgComplReceived> in unit <mkOCEDP4B_2> has a constant value of XXXXXXXXXXXXXXXXX during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_mesgLengthRemainPull> in unit <mkOCEDP4B_2> has a constant value of XXXXXXXXXXXXXXXXX during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_rcvDA> in unit <mkOCEDP4B_2> has a constant value of XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_rcvDL> in unit <mkOCEDP4B_2> has a constant value of XXXXXXXXXXXXXXXX during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_rcvFA> in unit <mkOCEDP4B_2> has a constant value of XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_rcvFV> in unit <mkOCEDP4B_2> has a constant value of XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_rcvLiveDA> in unit <mkOCEDP4B_2> has a constant value of XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_rcvLiveDL> in unit <mkOCEDP4B_2> has a constant value of XXXXXXXXXXXXXXXX during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_rcvMS> in unit <mkOCEDP4B_2> has a constant value of XXXXXXXXXXXXXXXX during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_rcvMT> in unit <mkOCEDP4B_2> has a constant value of XXXXXXXX during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_rcvNM> in unit <mkOCEDP4B_2> has a constant value of XXXXXXXXXXXXXXXX during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_rcvTID> in unit <mkOCEDP4B_2> has a constant value of XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_rcvTM> in unit <mkOCEDP4B_2> has a constant value of XXXXXXXX during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wmi_wmi_statusR> in unit <mkOCEDP4B_2> has a constant value of XXXXXXXX during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wti_nowReq> in unit <mkOCEDP4B_2> has a constant value of 0000000000000000000000000000000000000000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <edp_complTimerCount> in unit <mkOCEDP4B_2> has a constant value of 000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dmaDoneTime> in unit <mkOCEDP4B_2> has a constant value of 0000000000000000000000000000000000000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dmaStartTime> in unit <mkOCEDP4B_2> has a constant value of 0000000000000000000000000000000000000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_wslv_sFlagReg> in unit <mkGbeWrk> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <CASE_adcCore_colGate_avgPhase_0b1_0_1_1_1_2_1__ETC__q2> in unit <mkIQADCWorker> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <adcCore_iseqFsm_start_reg> in unit <mkIQADCWorker> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <initOpInFlight> in unit <mkIQADCWorker> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <sFlagState> in unit <mkIQADCWorker> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wsiM_errorSticky> in unit <mkIQADCWorker> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wti_operateD> in unit <mkIQADCWorker> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wsiM_peerIsReady> in unit <mkIQADCWorker> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wti_nowReq> in unit <mkIQADCWorker> has a constant value of 0000000000000000000000000000000000000000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_wslv_sFlagReg> in unit <mkIQADCWorker> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wsiM_tBusyCount> in unit <mkIQADCWorker> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <i> in unit <arSRLFIFOD> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <doAbort> in unit <mkSMAdapter4B_1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <firstMsgReq> in unit <mkSMAdapter4B_1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <readyToRequest> in unit <mkSMAdapter4B_1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_wslv_sFlagReg> in unit <mkSMAdapter4B_1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wmi_busyWithMessage> in unit <mkSMAdapter4B_1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wmi_errorSticky> in unit <mkSMAdapter4B_1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wmi_trafficSticky> in unit <mkSMAdapter4B_1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wsiM_errorSticky> in unit <mkSMAdapter4B_1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wsiS_errorSticky> in unit <mkSMAdapter4B_1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wmi_statusR> in unit <mkSMAdapter4B_1> has a constant value of XXXXXXXX during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wsiS_peerIsReady> in unit <mkSMAdapter4B_1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wsiS_iMesgCount> in unit <mkSMAdapter4B_1> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wsiS_pMesgCount> in unit <mkSMAdapter4B_1> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wsiS_mesgWordLength> in unit <mkSMAdapter4B_1> has a constant value of XXXXXXXXXXXX during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wsiS_burstKind> in unit <mkSMAdapter4B_1> has a constant value of 00 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wsiS_trafficSticky> in unit <mkSMAdapter4B_1> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wsiS_wordCount> in unit <mkSMAdapter4B_1> has a constant value of 000000000001 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <abortCount> in unit <mkSMAdapter4B_1> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wsiS_tBusyCount> in unit <mkSMAdapter4B_1> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <doAbort> in unit <mkSMAdapter4B_2> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <firstMsgReq> in unit <mkSMAdapter4B_2> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <readyToRequest> in unit <mkSMAdapter4B_2> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wci_wslv_sFlagReg> in unit <mkSMAdapter4B_2> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wmi_busyWithMessage> in unit <mkSMAdapter4B_2> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wmi_errorSticky> in unit <mkSMAdapter4B_2> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wmi_trafficSticky> in unit <mkSMAdapter4B_2> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wsiM_errorSticky> in unit <mkSMAdapter4B_2> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wsiS_errorSticky> in unit <mkSMAdapter4B_2> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wmi_statusR> in unit <mkSMAdapter4B_2> has a constant value of XXXXXXXX during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wsiM_peerIsReady> in unit <mkSMAdapter4B_2> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <SyncResetA_1>.
    Related source file is "../../libsrc/hdl/bsv/SyncResetA.v".
WARNING:Xst:646 - Signal <next_reset<2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 2-bit register for signal <reset_hold>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <SyncResetA_1> synthesized.


Synthesizing Unit <mkLedN210>.
    Related source file is "../../rtl/mkLedN210.v".
    Found 5-bit 8-to-1 multiplexer for signal <CASE_freeCnt_BITS_25_TO_23_3_0_IF_freeCnt_BIT__ETC__q1>.
    Found 1-bit register for signal <doInit>.
    Found 32-bit comparator greater for signal <doInit$EN>.
    Found 32-bit up counter for signal <freeCnt>.
    Found 5-bit register for signal <ledReg>.
    Summary:
	inferred   1 Counter(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <mkLedN210> synthesized.


Synthesizing Unit <SizedFIFO_1>.
    Related source file is "../../libsrc/hdl/bsv/SizedFIFO.v".
    Found 2x72-bit dual-port RAM <Mram_arr> for signal <arr>.
    Found 72-bit register for signal <D_OUT>.
    Found 72-bit 4-to-1 multiplexer for signal <D_OUT$mux0000>.
    Found 1-bit register for signal <hasodata>.
    Found 1-bit register for signal <head<0>>.
    Found 1-bit adder for signal <incr_head<0>>.
    Found 1-bit adder for signal <incr_tail<0>>.
    Found 1-bit register for signal <not_ring_full>.
    Found 1-bit xor2 for signal <not_ring_full$xor0000> created at line 199.
    Found 1-bit register for signal <ring_empty>.
    Found 1-bit xor2 for signal <ring_empty$xor0000> created at line 180.
    Found 1-bit register for signal <tail<0>>.
    Summary:
	inferred   1 RAM(s).
	inferred  77 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred  72 Multiplexer(s).
Unit <SizedFIFO_1> synthesized.


Synthesizing Unit <SizedFIFO_2>.
    Related source file is "../../libsrc/hdl/bsv/SizedFIFO.v".
    Found 2x61-bit dual-port RAM <Mram_arr> for signal <arr>.
    Found 61-bit register for signal <D_OUT>.
    Found 61-bit 4-to-1 multiplexer for signal <D_OUT$mux0000>.
    Found 1-bit register for signal <hasodata>.
    Found 1-bit register for signal <head<0>>.
    Found 1-bit adder for signal <incr_head<0>>.
    Found 1-bit adder for signal <incr_tail<0>>.
    Found 1-bit register for signal <not_ring_full>.
    Found 1-bit xor2 for signal <not_ring_full$xor0000> created at line 199.
    Found 1-bit register for signal <ring_empty>.
    Found 1-bit xor2 for signal <ring_empty$xor0000> created at line 180.
    Found 1-bit register for signal <tail<0>>.
    Summary:
	inferred   1 RAM(s).
	inferred  66 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred  61 Multiplexer(s).
Unit <SizedFIFO_2> synthesized.


Synthesizing Unit <FIFO1_1>.
    Related source file is "../../libsrc/hdl/bsv/FIFO1.v".
    Found 33-bit register for signal <D_OUT>.
    Found 1-bit register for signal <empty_reg>.
    Summary:
	inferred  34 D-type flip-flop(s).
Unit <FIFO1_1> synthesized.


Synthesizing Unit <FIFO2_1>.
    Related source file is "../../libsrc/hdl/bsv/FIFO2.v".
    Found 59-bit register for signal <data0_reg>.
    Found 59-bit register for signal <data1_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 1-bit register for signal <full_reg>.
    Summary:
	inferred 120 D-type flip-flop(s).
Unit <FIFO2_1> synthesized.


Synthesizing Unit <FIFO2_2>.
    Related source file is "../../libsrc/hdl/bsv/FIFO2.v".
    Found 40-bit register for signal <data0_reg>.
    Found 40-bit register for signal <data1_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 1-bit register for signal <full_reg>.
    Summary:
	inferred  82 D-type flip-flop(s).
Unit <FIFO2_2> synthesized.


Synthesizing Unit <BRAM1Load>.
    Related source file is "../../libsrc/hdl/bsv/BRAM1Load.v".
WARNING:Xst:646 - Signal <DO_R2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1024x32-bit single-port RAM <Mram_RAM> for signal <RAM>.
    Found 32-bit register for signal <DO_R>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <BRAM1Load> synthesized.


Synthesizing Unit <SizedFIFO_3>.
    Related source file is "../../libsrc/hdl/bsv/SizedFIFO.v".
    Found 2x32-bit dual-port RAM <Mram_arr> for signal <arr>.
    Found 32-bit register for signal <D_OUT>.
    Found 32-bit 4-to-1 multiplexer for signal <D_OUT$mux0000>.
    Found 1-bit register for signal <hasodata>.
    Found 1-bit register for signal <head<0>>.
    Found 1-bit adder for signal <incr_head<0>>.
    Found 1-bit adder for signal <incr_tail<0>>.
    Found 1-bit register for signal <not_ring_full>.
    Found 1-bit xor2 for signal <not_ring_full$xor0000> created at line 199.
    Found 1-bit register for signal <ring_empty>.
    Found 1-bit xor2 for signal <ring_empty$xor0000> created at line 180.
    Found 1-bit register for signal <tail<0>>.
    Summary:
	inferred   1 RAM(s).
	inferred  37 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred  32 Multiplexer(s).
Unit <SizedFIFO_3> synthesized.


Synthesizing Unit <SyncFIFO_1>.
    Related source file is "../../libsrc/hdl/bsv/SyncFIFO.v".
WARNING:Xst:646 - Signal <incrGrayP/2/incrGrayPBlock/p> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <incrGrayP/2/incrGrayPBlock/incrGray/2/incrGrayBlock/tempshift> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <incrGrayP/2/incrGrayPBlock/incrGray/2/incrGrayBlock/flips> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <incrGrayP/2/incrGrayPBlock/i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <incrGrayP/2/incrGrayPBlock/g> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <incrGrayP/1/incrGrayPBlock/p> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <incrGrayP/1/incrGrayPBlock/incrGray/1/incrGrayBlock/tempshift> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <incrGrayP/1/incrGrayPBlock/incrGray/1/incrGrayBlock/flips> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <incrGrayP/1/incrGrayPBlock/i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <incrGrayP/1/incrGrayPBlock/g> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 2x64-bit dual-port RAM <Mram_fifoMem> for signal <fifoMem>.
    Found 64-bit register for signal <dDoutReg>.
    Found 2-bit register for signal <dEnqPtr>.
    Found 3-bit register for signal <dGDeqPtr>.
    Found 3-bit register for signal <dGDeqPtr1>.
    Found 2-bit comparator not equal for signal <dNextNotEmpty>.
    Found 1-bit register for signal <dNotEmptyReg>.
    Found 2-bit register for signal <dSyncReg1>.
    Found 2-bit xor2 for signal <incrGrayP/1/incrGrayPBlock/incrGray/1/incrGray>.
    Found 2-bit xor2 for signal <incrGrayP/2/incrGrayPBlock/incrGray/2/incrGray>.
    Found 2-bit register for signal <sDeqPtr>.
    Found 2-bit comparator not equal for signal <sFutureNotFull>.
    Found 3-bit register for signal <sGEnqPtr>.
    Found 3-bit register for signal <sGEnqPtr1>.
    Found 2-bit comparator not equal for signal <sNextNotFull>.
    Found 1-bit register for signal <sNotFullReg>.
    Found 2-bit register for signal <sSyncReg1>.
    Summary:
	inferred   1 RAM(s).
	inferred  80 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <SyncFIFO_1> synthesized.


Synthesizing Unit <FIFO1_2>.
    Related source file is "../../libsrc/hdl/bsv/FIFO1.v".
    Found 34-bit register for signal <D_OUT>.
    Found 1-bit register for signal <empty_reg>.
    Summary:
	inferred  35 D-type flip-flop(s).
Unit <FIFO1_2> synthesized.


Synthesizing Unit <SyncHandshake>.
    Related source file is "../../libsrc/hdl/bsv/SyncHandshake.v".
    Found 1-bit xor2 for signal <dPulse>.
    Found 1-bit register for signal <dLastState>.
    Found 1-bit register for signal <dSyncReg1>.
    Found 1-bit register for signal <dSyncReg2>.
    Found 1-bit xor2 for signal <sRDY$xor0000> created at line 69.
    Found 1-bit register for signal <sSyncReg1>.
    Found 1-bit register for signal <sSyncReg2>.
    Found 1-bit register for signal <sToggleReg>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <SyncHandshake> synthesized.


Synthesizing Unit <SyncResetA_2>.
    Related source file is "../../libsrc/hdl/bsv/SyncResetA.v".
WARNING:Xst:646 - Signal <next_reset<17>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 17-bit register for signal <reset_hold>.
    Summary:
	inferred  17 D-type flip-flop(s).
Unit <SyncResetA_2> synthesized.


Synthesizing Unit <FIFO2_3>.
    Related source file is "../../libsrc/hdl/bsv/FIFO2.v".
    Found 79-bit register for signal <data0_reg>.
    Found 79-bit register for signal <data1_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 1-bit register for signal <full_reg>.
    Summary:
	inferred 160 D-type flip-flop(s).
Unit <FIFO2_3> synthesized.


Synthesizing Unit <FIFO2_4>.
    Related source file is "../../libsrc/hdl/bsv/FIFO2.v".
    Found 45-bit register for signal <data0_reg>.
    Found 45-bit register for signal <data1_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 1-bit register for signal <full_reg>.
    Summary:
	inferred  92 D-type flip-flop(s).
Unit <FIFO2_4> synthesized.


Synthesizing Unit <FIFO2_5>.
    Related source file is "../../libsrc/hdl/bsv/FIFO2.v".
    Found 48-bit register for signal <data0_reg>.
    Found 48-bit register for signal <data1_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 1-bit register for signal <full_reg>.
    Summary:
	inferred  98 D-type flip-flop(s).
Unit <FIFO2_5> synthesized.


Synthesizing Unit <BRAM2_1>.
    Related source file is "../../libsrc/hdl/bsv/BRAM2.v".
WARNING:Xst:646 - Signal <DOB_R2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DOA_R2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 2048x32-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Found 32-bit register for signal <DOA_R>.
    Found 32-bit register for signal <DOB_R>.
    Summary:
	inferred   1 RAM(s).
	inferred  64 D-type flip-flop(s).
Unit <BRAM2_1> synthesized.


Synthesizing Unit <BRAM2_2>.
    Related source file is "../../libsrc/hdl/bsv/BRAM2.v".
WARNING:Xst:646 - Signal <DOB_R2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DOA_R2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 2048x40-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Found 40-bit register for signal <DOA_R>.
    Found 40-bit register for signal <DOB_R>.
    Summary:
	inferred   1 RAM(s).
	inferred  80 D-type flip-flop(s).
Unit <BRAM2_2> synthesized.


Synthesizing Unit <FIFO2_6>.
    Related source file is "../../libsrc/hdl/bsv/FIFO2.v".
    Found 128-bit register for signal <data0_reg>.
    Found 128-bit register for signal <data1_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 1-bit register for signal <full_reg>.
    Summary:
	inferred 258 D-type flip-flop(s).
Unit <FIFO2_6> synthesized.


Synthesizing Unit <FIFO2_7>.
    Related source file is "../../libsrc/hdl/bsv/FIFO2.v".
    Found 32-bit register for signal <data0_reg>.
    Found 32-bit register for signal <data1_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 1-bit register for signal <full_reg>.
    Summary:
	inferred  66 D-type flip-flop(s).
Unit <FIFO2_7> synthesized.


Synthesizing Unit <FIFO20>.
    Related source file is "../../libsrc/hdl/bsv/FIFO20.v".
    Found 1-bit register for signal <empty_reg>.
    Found 1-bit register for signal <full_reg>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <FIFO20> synthesized.


Synthesizing Unit <FIFO2_8>.
    Related source file is "../../libsrc/hdl/bsv/FIFO2.v".
    Found 1-bit register for signal <data0_reg<0>>.
    Found 1-bit register for signal <data1_reg<0>>.
    Found 1-bit register for signal <empty_reg>.
    Found 1-bit register for signal <full_reg>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <FIFO2_8> synthesized.


Synthesizing Unit <FIFO2_9>.
    Related source file is "../../libsrc/hdl/bsv/FIFO2.v".
    Found 130-bit register for signal <data0_reg>.
    Found 130-bit register for signal <data1_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 1-bit register for signal <full_reg>.
    Summary:
	inferred 262 D-type flip-flop(s).
Unit <FIFO2_9> synthesized.


Synthesizing Unit <FIFO2_10>.
    Related source file is "../../libsrc/hdl/bsv/FIFO2.v".
    Found 139-bit register for signal <data0_reg>.
    Found 139-bit register for signal <data1_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 1-bit register for signal <full_reg>.
    Summary:
	inferred 280 D-type flip-flop(s).
Unit <FIFO2_10> synthesized.


Synthesizing Unit <FIFO2_11>.
    Related source file is "../../libsrc/hdl/bsv/FIFO2.v".
    Found 61-bit register for signal <data0_reg>.
    Found 61-bit register for signal <data1_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 1-bit register for signal <full_reg>.
    Summary:
	inferred 124 D-type flip-flop(s).
Unit <FIFO2_11> synthesized.


Synthesizing Unit <SizedFIFO_4>.
    Related source file is "../../libsrc/hdl/bsv/SizedFIFO.v".
    Found 2x38-bit dual-port RAM <Mram_arr> for signal <arr>.
    Found 38-bit register for signal <D_OUT>.
    Found 38-bit 4-to-1 multiplexer for signal <D_OUT$mux0000>.
    Found 1-bit register for signal <hasodata>.
    Found 1-bit register for signal <head<0>>.
    Found 1-bit adder for signal <incr_head<0>>.
    Found 1-bit adder for signal <incr_tail<0>>.
    Found 1-bit register for signal <not_ring_full>.
    Found 1-bit xor2 for signal <not_ring_full$xor0000> created at line 199.
    Found 1-bit register for signal <ring_empty>.
    Found 1-bit xor2 for signal <ring_empty$xor0000> created at line 180.
    Found 1-bit register for signal <tail<0>>.
    Summary:
	inferred   1 RAM(s).
	inferred  43 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred  38 Multiplexer(s).
Unit <SizedFIFO_4> synthesized.


Synthesizing Unit <FIFO2_12>.
    Related source file is "../../libsrc/hdl/bsv/FIFO2.v".
    Found 27-bit register for signal <data0_reg>.
    Found 27-bit register for signal <data1_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 1-bit register for signal <full_reg>.
    Summary:
	inferred  56 D-type flip-flop(s).
Unit <FIFO2_12> synthesized.


Synthesizing Unit <FIFO2_13>.
    Related source file is "../../libsrc/hdl/bsv/FIFO2.v".
    Found 17-bit register for signal <data0_reg>.
    Found 17-bit register for signal <data1_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 1-bit register for signal <full_reg>.
    Summary:
	inferred  36 D-type flip-flop(s).
Unit <FIFO2_13> synthesized.


Synthesizing Unit <Counter_1>.
    Related source file is "../../libsrc/hdl/bsv/Counter.v".
    Found 8-bit register for signal <q_state>.
    Found 8-bit adder for signal <q_state$add0000> created at line 78.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Counter_1> synthesized.


Synthesizing Unit <Counter_2>.
    Related source file is "../../libsrc/hdl/bsv/Counter.v".
    Found 4-bit register for signal <q_state>.
    Found 4-bit adder for signal <q_state$addsub0000> created at line 78.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Counter_2> synthesized.


Synthesizing Unit <TriState>.
    Related source file is "../../libsrc/hdl/bsv/TriState.v".
    Found 1-bit tristate buffer for signal <IO<0>>.
    Summary:
	inferred   1 Tristate(s).
Unit <TriState> synthesized.


Synthesizing Unit <SyncBit>.
    Related source file is "../../libsrc/hdl/bsv/SyncBit.v".
    Found 1-bit register for signal <dSyncReg1>.
    Found 1-bit register for signal <dSyncReg2>.
    Found 1-bit register for signal <sSyncReg>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <SyncBit> synthesized.


Synthesizing Unit <SyncFIFO_2>.
    Related source file is "../../libsrc/hdl/bsv/SyncFIFO.v".
WARNING:Xst:646 - Signal <incrGrayP/2/incrGrayPBlock/p> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <incrGrayP/2/incrGrayPBlock/incrGray/2/incrGrayBlock/tempshift> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <incrGrayP/2/incrGrayPBlock/incrGray/2/incrGrayBlock/flips> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <incrGrayP/2/incrGrayPBlock/i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <incrGrayP/2/incrGrayPBlock/g> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <incrGrayP/1/incrGrayPBlock/p> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <incrGrayP/1/incrGrayPBlock/incrGray/1/incrGrayBlock/tempshift> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <incrGrayP/1/incrGrayPBlock/incrGray/1/incrGrayBlock/flips> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <incrGrayP/1/incrGrayPBlock/i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <incrGrayP/1/incrGrayPBlock/g> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8x40-bit dual-port RAM <Mram_fifoMem> for signal <fifoMem>.
    Found 40-bit register for signal <dDoutReg>.
    Found 4-bit register for signal <dEnqPtr>.
    Found 5-bit register for signal <dGDeqPtr>.
    Found 5-bit register for signal <dGDeqPtr1>.
    Found 4-bit comparator not equal for signal <dNextNotEmpty>.
    Found 1-bit register for signal <dNotEmptyReg>.
    Found 4-bit register for signal <dSyncReg1>.
    Found 4-bit xor2 for signal <incrGrayP/1/incrGrayPBlock/incrGray/1/incrGray>.
    Found 4-bit xor2 for signal <incrGrayP/2/incrGrayPBlock/incrGray/2/incrGray>.
    Found 4-bit register for signal <sDeqPtr>.
    Found 4-bit comparator not equal for signal <sFutureNotFull>.
    Found 5-bit register for signal <sGEnqPtr>.
    Found 5-bit register for signal <sGEnqPtr1>.
    Found 4-bit comparator not equal for signal <sNextNotFull>.
    Found 1-bit register for signal <sNotFullReg>.
    Found 4-bit register for signal <sSyncReg1>.
    Summary:
	inferred   1 RAM(s).
	inferred  68 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <SyncFIFO_2> synthesized.


Synthesizing Unit <FIFO2_16>.
    Related source file is "../../libsrc/hdl/bsv/FIFO2.v".
    Found 10-bit register for signal <data0_reg>.
    Found 10-bit register for signal <data1_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 1-bit register for signal <full_reg>.
    Summary:
	inferred  22 D-type flip-flop(s).
Unit <FIFO2_16> synthesized.


Synthesizing Unit <SyncResetA_3>.
    Related source file is "../../libsrc/hdl/bsv/SyncResetA.v".
WARNING:Xst:646 - Signal <next_reset<8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <reset_hold>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <SyncResetA_3> synthesized.


Synthesizing Unit <mkCRC32>.
    Related source file is "../../rtl/mkCRC32.v".
    Found 32-bit register for signal <rRemainder>.
    Found 32-bit xor2 for signal <rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_rwAdd_ETC___d361>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <mkCRC32> synthesized.


Synthesizing Unit <SyncFIFO_3>.
    Related source file is "../../libsrc/hdl/bsv/SyncFIFO.v".
WARNING:Xst:646 - Signal <incrGrayP/2/incrGrayPBlock/p> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <incrGrayP/2/incrGrayPBlock/incrGray/2/incrGrayBlock/tempshift> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <incrGrayP/2/incrGrayPBlock/incrGray/2/incrGrayBlock/flips> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <incrGrayP/2/incrGrayPBlock/i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <incrGrayP/2/incrGrayPBlock/g> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <incrGrayP/1/incrGrayPBlock/p> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <incrGrayP/1/incrGrayPBlock/incrGray/1/incrGrayBlock/tempshift> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <incrGrayP/1/incrGrayPBlock/incrGray/1/incrGrayBlock/flips> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <incrGrayP/1/incrGrayPBlock/i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <incrGrayP/1/incrGrayPBlock/g> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8x10-bit dual-port RAM <Mram_fifoMem> for signal <fifoMem>.
    Found 10-bit register for signal <dDoutReg>.
    Found 4-bit register for signal <dEnqPtr>.
    Found 5-bit register for signal <dGDeqPtr>.
    Found 5-bit register for signal <dGDeqPtr1>.
    Found 4-bit comparator not equal for signal <dNextNotEmpty>.
    Found 1-bit register for signal <dNotEmptyReg>.
    Found 4-bit register for signal <dSyncReg1>.
    Found 4-bit xor2 for signal <incrGrayP/1/incrGrayPBlock/incrGray/1/incrGray>.
    Found 4-bit xor2 for signal <incrGrayP/2/incrGrayPBlock/incrGray/2/incrGray>.
    Found 4-bit register for signal <sDeqPtr>.
    Found 4-bit comparator not equal for signal <sFutureNotFull>.
    Found 5-bit register for signal <sGEnqPtr>.
    Found 5-bit register for signal <sGEnqPtr1>.
    Found 4-bit comparator not equal for signal <sNextNotFull>.
    Found 1-bit register for signal <sNotFullReg>.
    Found 4-bit register for signal <sSyncReg1>.
    Summary:
	inferred   1 RAM(s).
	inferred  38 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <SyncFIFO_3> synthesized.


Synthesizing Unit <ClockInverter>.
    Related source file is "../../libsrc/hdl/bsv/ClockInverter.v".
Unit <ClockInverter> synthesized.


Synthesizing Unit <ResetInverter>.
    Related source file is "../../libsrc/hdl/bsv/ResetInverter.v".
Unit <ResetInverter> synthesized.


Synthesizing Unit <SyncFIFO_4>.
    Related source file is "../../libsrc/hdl/bsv/SyncFIFO.v".
WARNING:Xst:646 - Signal <incrGrayP/2/incrGrayPBlock/p> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <incrGrayP/2/incrGrayPBlock/incrGray/2/incrGrayBlock/tempshift> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <incrGrayP/2/incrGrayPBlock/incrGray/2/incrGrayBlock/flips> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <incrGrayP/2/incrGrayPBlock/i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <incrGrayP/2/incrGrayPBlock/g> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <incrGrayP/1/incrGrayPBlock/p> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <incrGrayP/1/incrGrayPBlock/incrGray/1/incrGrayBlock/tempshift> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <incrGrayP/1/incrGrayPBlock/incrGray/1/incrGrayBlock/flips> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <incrGrayP/1/incrGrayPBlock/i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <incrGrayP/1/incrGrayPBlock/g> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16x10-bit dual-port RAM <Mram_fifoMem> for signal <fifoMem>.
    Found 10-bit register for signal <dDoutReg>.
    Found 5-bit register for signal <dEnqPtr>.
    Found 6-bit register for signal <dGDeqPtr>.
    Found 6-bit register for signal <dGDeqPtr1>.
    Found 5-bit comparator not equal for signal <dNextNotEmpty>.
    Found 1-bit register for signal <dNotEmptyReg>.
    Found 5-bit register for signal <dSyncReg1>.
    Found 5-bit xor2 for signal <incrGrayP/1/incrGrayPBlock/incrGray/1/incrGray>.
    Found 5-bit xor2 for signal <incrGrayP/2/incrGrayPBlock/incrGray/2/incrGray>.
    Found 5-bit register for signal <sDeqPtr>.
    Found 5-bit comparator not equal for signal <sFutureNotFull>.
    Found 6-bit register for signal <sGEnqPtr>.
    Found 6-bit register for signal <sGEnqPtr1>.
    Found 5-bit comparator not equal for signal <sNextNotFull>.
    Found 1-bit register for signal <sNotFullReg>.
    Found 5-bit register for signal <sSyncReg1>.
    Summary:
	inferred   1 RAM(s).
	inferred  44 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <SyncFIFO_4> synthesized.


Synthesizing Unit <arSRLFIFOD>.
    Related source file is "../../libsrc/hdl/ocpi/arSRLFIFOD.v".
    Found 39-bit 16-to-1 multiplexer for signal <$varindex0000> created at line 51.
    Found 624-bit register for signal <dat>.
    Found 1-bit register for signal <dempty>.
    Found 39-bit register for signal <dreg>.
    Found 4-bit updown counter for signal <pos>.
    Found 1-bit register for signal <sempty>.
    Found 1-bit register for signal <sfull>.
INFO:Xst:738 - HDL ADVISOR - 624 flip-flops were inferred for signal <dat>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred   1 Counter(s).
	inferred 666 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  39 Multiplexer(s).
Unit <arSRLFIFOD> synthesized.


Synthesizing Unit <BRAM2_3>.
    Related source file is "../../libsrc/hdl/bsv/BRAM2.v".
WARNING:Xst:646 - Signal <DOB_R2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DOA_R2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1024x39-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Found 39-bit register for signal <DOA_R>.
    Found 39-bit register for signal <DOB_R>.
    Summary:
	inferred   1 RAM(s).
	inferred  78 D-type flip-flop(s).
Unit <BRAM2_3> synthesized.


Synthesizing Unit <ClockDiv>.
    Related source file is "../../libsrc/hdl/bsv/ClockDiv.v".
    Found 3-bit up counter for signal <cntr>.
    Found 3-bit comparator less for signal <cntr$cmp_lt0000> created at line 105.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <ClockDiv> synthesized.


Synthesizing Unit <ResetEither>.
    Related source file is "../../libsrc/hdl/bsv/ResetEither.v".
Unit <ResetEither> synthesized.


Synthesizing Unit <SyncReset0>.
    Related source file is "../../libsrc/hdl/bsv/SyncReset0.v".
Unit <SyncReset0> synthesized.


Synthesizing Unit <ResetToBool>.
    Related source file is "../../libsrc/hdl/bsv/ResetToBool.v".
Unit <ResetToBool> synthesized.


Synthesizing Unit <FIFO2_14>.
    Related source file is "../../libsrc/hdl/bsv/FIFO2.v".
    Found 53-bit register for signal <data0_reg>.
    Found 53-bit register for signal <data1_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 1-bit register for signal <full_reg>.
    Summary:
	inferred 108 D-type flip-flop(s).
Unit <FIFO2_14> synthesized.


Synthesizing Unit <SizedFIFO_5>.
    Related source file is "../../libsrc/hdl/bsv/SizedFIFO.v".
    Found 15x24-bit dual-port RAM <Mram_arr> for signal <arr>.
    Found 24-bit register for signal <D_OUT>.
    Found 1-bit register for signal <hasodata>.
    Found 4-bit register for signal <head>.
    Found 4-bit adder for signal <incr_head>.
    Found 4-bit adder for signal <incr_tail>.
    Found 1-bit register for signal <not_ring_full>.
    Found 4-bit comparator equal for signal <not_ring_full$cmp_eq0000> created at line 199.
    Found 1-bit register for signal <ring_empty>.
    Found 4-bit comparator equal for signal <ring_empty$cmp_eq0000> created at line 180.
    Found 4-bit register for signal <tail>.
    Summary:
	inferred   1 RAM(s).
	inferred  35 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <SizedFIFO_5> synthesized.


Synthesizing Unit <SizedFIFO_6>.
    Related source file is "../../libsrc/hdl/bsv/SizedFIFO.v".
    Found 15x8-bit dual-port RAM <Mram_arr> for signal <arr>.
    Found 8-bit register for signal <D_OUT>.
    Found 1-bit register for signal <hasodata>.
    Found 4-bit register for signal <head>.
    Found 4-bit adder for signal <incr_head>.
    Found 4-bit adder for signal <incr_tail>.
    Found 1-bit register for signal <not_ring_full>.
    Found 4-bit comparator equal for signal <not_ring_full$cmp_eq0000> created at line 199.
    Found 1-bit register for signal <ring_empty>.
    Found 4-bit comparator equal for signal <ring_empty$cmp_eq0000> created at line 180.
    Found 4-bit register for signal <tail>.
    Summary:
	inferred   1 RAM(s).
	inferred  19 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <SizedFIFO_6> synthesized.


Synthesizing Unit <Counter_3>.
    Related source file is "../../libsrc/hdl/bsv/Counter.v".
    Found 10-bit register for signal <q_state>.
    Found 10-bit adder for signal <q_state$addsub0000> created at line 78.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Counter_3> synthesized.


Synthesizing Unit <Counter_4>.
    Related source file is "../../libsrc/hdl/bsv/Counter.v".
    Found 32-bit register for signal <q_state>.
    Found 32-bit adder for signal <q_state$addsub0000> created at line 78.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Counter_4> synthesized.


Synthesizing Unit <FIFO10>.
    Related source file is "../../libsrc/hdl/bsv/FIFO10.v".
    Found 1-bit register for signal <empty_reg>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FIFO10> synthesized.


Synthesizing Unit <BRAM2_4>.
    Related source file is "../../libsrc/hdl/bsv/BRAM2.v".
WARNING:Xst:646 - Signal <DOB_R2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DOA_R2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 2048x61-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Found 61-bit register for signal <DOA_R>.
    Found 61-bit register for signal <DOB_R>.
    Summary:
	inferred   1 RAM(s).
	inferred 122 D-type flip-flop(s).
Unit <BRAM2_4> synthesized.


Synthesizing Unit <FIFO2_15>.
    Related source file is "../../libsrc/hdl/bsv/FIFO2.v".
    Found 34-bit register for signal <data0_reg>.
    Found 34-bit register for signal <data1_reg>.
    Found 1-bit register for signal <empty_reg>.
    Found 1-bit register for signal <full_reg>.
    Summary:
	inferred  70 D-type flip-flop(s).
Unit <FIFO2_15> synthesized.


Synthesizing Unit <mkBiasWorker4B>.
    Related source file is "../../rtl/mkBiasWorker4B.v".
WARNING:Xst:647 - Input <wciS0_MFlag> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <wsi_Es_mReqLast_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsi_Es_mReqInfo_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsi_Es_mReqInfo_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsi_Es_mData_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsi_Es_mData_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsi_Es_mDataInfo_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsi_Es_mCmd_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsi_Es_mCmd_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsi_Es_mByteEn_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsi_Es_mByteEn_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsi_Es_mBurstPrecise_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsi_Es_mBurstLength_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsi_Es_mBurstLength_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiS_wsiReq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiS_reqFifo_r_enq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiS_reqFifo_r_deq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiS_reqFifo_r_clr$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiS_reqFifo_doResetEnq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiS_reqFifo_doResetDeq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiS_reqFifo_doResetClr$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiS_peerIsReady_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiS_peerIsReady_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiS_operateD_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiS_operateD_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiS_mesgWordLength> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiM_sThreadBusy_pw$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiM_reqFifo_x_wire$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiM_reqFifo_x_wire$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiM_reqFifo_enqueueing$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiM_reqFifo_dequeueing$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiM_peerIsReady_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiM_peerIsReady_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiM_operateD_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiM_operateD_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_wciReq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_wEdge$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_wEdge$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_sThreadBusy_pw$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_sThreadBusy_d> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_sFlagReg_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_sFlagReg_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_respF_x_wire$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_respF_dequeueing$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_reqF_r_enq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_reqF_r_clr$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_reqF$D_OUT<67:40>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_ctlAckReg_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_cEdge> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mData_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mData_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mCmd_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mCmd_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mByteEn_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mByteEn_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mAddr_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mAddr_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mAddrSpace_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mAddrSpace_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h4025> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h3881> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h3706> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h11070> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h10915> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <wsiM_burstKind>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | wciS0_Clk                 (rising_edge)        |
    | Clock enable       | wsiM_burstKind$EN         (positive)           |
    | Reset              | wciS0_MReset_n            (negative)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <wsiS_burstKind>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | wciS0_Clk                 (rising_edge)        |
    | Clock enable       | wsiS_burstKind$EN         (positive)           |
    | Reset              | wciS0_MReset_n            (negative)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <wci_wslv_cState>.
    Found 32-bit register for signal <biasValue>.
    Found 32-bit register for signal <controlReg>.
    Found 2-bit adder for signal <MUX_wci_wslv_respF_c_r$write_1__VAL_1>.
    Found 2-bit subtractor for signal <MUX_wci_wslv_respF_c_r$write_1__VAL_2>.
    Found 2-bit adder for signal <MUX_wsiM_reqFifo_c_r$write_1__VAL_1>.
    Found 2-bit subtractor for signal <MUX_wsiM_reqFifo_c_r$write_1__VAL_2>.
    Found 4-bit register for signal <wci_wslv_cState>.
    Found 1-bit register for signal <wci_wslv_ctlAckReg>.
    Found 1-bit register for signal <wci_wslv_ctlOpActive>.
    Found 1-bit register for signal <wci_wslv_illegalEdge>.
    Found 1-bit register for signal <wci_wslv_isReset_isInReset>.
    Found 4-bit register for signal <wci_wslv_nState>.
    Found 2-bit register for signal <wci_wslv_reqF_countReg>.
    Found 2-bit addsub for signal <wci_wslv_reqF_countReg$D_IN>.
    Found 1-bit xor2 for signal <wci_wslv_reqF_countReg$EN>.
    Found 2-bit register for signal <wci_wslv_respF_c_r>.
    Found 34-bit register for signal <wci_wslv_respF_q_0>.
    Found 34-bit register for signal <wci_wslv_respF_q_1>.
    Found 1-bit register for signal <wci_wslv_sFlagReg>.
    Found 2-bit comparator greater for signal <wciS0_SThreadBusy$cmp_gt0000> created at line 572.
    Found 1-bit register for signal <wsiM_errorSticky>.
    Found 32-bit up counter for signal <wsiM_iMesgCount>.
    Found 1-bit register for signal <wsiM_isReset_isInReset>.
    Found 1-bit register for signal <wsiM_operateD>.
    Found 1-bit register for signal <wsiM_peerIsReady>.
    Found 32-bit up counter for signal <wsiM_pMesgCount>.
    Found 2-bit register for signal <wsiM_reqFifo_c_r>.
    Found 61-bit register for signal <wsiM_reqFifo_q_0>.
    Found 61-bit register for signal <wsiM_reqFifo_q_1>.
    Found 8-bit register for signal <wsiM_statusR>.
    Found 1-bit register for signal <wsiM_sThreadBusy_d>.
    Found 32-bit up counter for signal <wsiM_tBusyCount>.
    Found 1-bit register for signal <wsiM_trafficSticky>.
    Found 32-bit up counter for signal <wsiS_iMesgCount>.
    Found 1-bit register for signal <wsiS_isReset_isInReset>.
    Found 1-bit register for signal <wsiS_operateD>.
    Found 1-bit register for signal <wsiS_peerIsReady>.
    Found 32-bit up counter for signal <wsiS_pMesgCount>.
    Found 2-bit register for signal <wsiS_reqFifo_countReg>.
    Found 2-bit addsub for signal <wsiS_reqFifo_countReg$D_IN>.
    Found 1-bit xor2 for signal <wsiS_reqFifo_countReg$EN>.
    Found 1-bit register for signal <wsiS_reqFifo_levelsValid>.
    Found 8-bit register for signal <wsiS_statusR>.
    Found 2-bit comparator greater for signal <wsiS_sThreadBusy_dw$wget>.
    Found 32-bit up counter for signal <wsiS_tBusyCount>.
    Found 1-bit register for signal <wsiS_trafficSticky>.
    Found 12-bit register for signal <wsiS_wordCount>.
    Found 12-bit adder for signal <wsiS_wordCount$addsub0000> created at line 1275.
    Found 32-bit adder for signal <x_data__h10386>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   6 Counter(s).
	inferred 314 D-type flip-flop(s).
	inferred   8 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <mkBiasWorker4B> synthesized.


Synthesizing Unit <clock_n210>.
    Related source file is "../../libsrc/hdl/ocpi/clock_n210.v".
WARNING:Xst:646 - Signal <dcmStatus> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <clock_n210> synthesized.


Synthesizing Unit <mkEDCPAdapter>.
    Related source file is "../../rtl/mkEDCPAdapter.v".
WARNING:Xst:646 - Signal <edpFsm_state_overlap_pw$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edpFsm_state_fired_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edpFsm_state_fired_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edpFsm_start_wire$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edpFsm_start_reg_1_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edpFsm_start_reg_1_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edpFsm_abort$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edpFsm_abort$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ecpIngress_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ecpIngress_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ecpEgress_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <eDoReq_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <eDMH<31:15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dcpRespF$D_OUT<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dcpReqF$D_OUT<31:24>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dcpReqF$D_OUT<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <edpFsm_state_mkFSMstate>.
    Found 79-bit 4-to-1 multiplexer for signal <dcpReqF$D_IN>.
    Found 8-bit comparator equal for signal <dcpReqF_first__19_BITS_39_TO_32_24_EQ_IF_lastT_ETC___d463>.
    Found 8-bit comparator equal for signal <dcpReqF_first__19_BITS_71_TO_64_37_EQ_IF_lastT_ETC___d464>.
    Found 1-bit register for signal <doInFlight>.
    Found 32-bit register for signal <eAddr>.
    Found 1-bit register for signal <ecpEgress>.
    Found 1-bit register for signal <ecpIngress>.
    Found 48-bit register for signal <eDAddr>.
    Found 32-bit register for signal <eData>.
    Found 32-bit register for signal <eDMH>.
    Found 1-bit register for signal <eDoReq>.
    Found 48-bit comparator equal for signal <eDoReq_1$cmp_eq0000> created at line 616.
    Found 48-bit comparator equal for signal <eDoReq_1$cmp_eq0001> created at line 616.
    Found 1-bit register for signal <edpFsm_start_reg>.
    Found 1-bit register for signal <edpFsm_start_reg_1>.
    Found 1-bit register for signal <edpFsm_state_can_overlap>.
    Found 1-bit register for signal <edpFsm_state_fired>.
    Found 9-bit register for signal <edpFsm_state_mkFSMstate>.
    Found 32-bit register for signal <eeDat>.
    Found 32-bit register for signal <eeDmh>.
    Found 48-bit register for signal <eeMDst>.
    Found 16-bit register for signal <eePli>.
    Found 48-bit register for signal <eMAddr>.
    Found 16-bit register for signal <ePli>.
    Found 16-bit register for signal <eTyp>.
    Found 1-bit register for signal <isWrtResp>.
    Found 45-bit register for signal <lastResp>.
    Found 9-bit register for signal <lastTag>.
    Found 45-bit 4-to-1 multiplexer for signal <MUX_dcpRespF$enq_1__VAL_1>.
    Found 4-bit register for signal <ptr>.
    Found 4-bit adder for signal <ptr$addsub0000> created at line 820.
    Found 48-bit register for signal <uMAddr>.
    Summary:
	inferred 476 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 Comparator(s).
	inferred 124 Multiplexer(s).
Unit <mkEDCPAdapter> synthesized.


Synthesizing Unit <mkEDDPAdapter>.
    Related source file is "../../rtl/mkEDDPAdapter.v".
WARNING:Xst:646 - Signal <edpIngress_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edpFsm_state_overlap_pw$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edpFsm_state_fired_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edpFsm_state_fired_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edpFsm_start_wire$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edpFsm_start_wire$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edpFsm_start_reg_1_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edpFsm_abort$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edpFsm_abort$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edpEgress_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edpEgress_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edpEgressEOP_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbge3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbge2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbge1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbge0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_2> for signal <edpFsm_state_mkFSMstate>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 16                                             |
    | Inputs             | 3                                              |
    | Outputs            | 6                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Clock enable       | edpFsm_state_mkFSMstate$EN (positive)          |
    | Reset              | RST_N                     (negative)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit register for signal <dEType>.
    Found 48-bit register for signal <dMAddr>.
    Found 1-bit register for signal <edpEgress>.
    Found 1-bit register for signal <edpEgressEOP>.
    Found 1-bit register for signal <edpFsm_start_reg>.
    Found 1-bit register for signal <edpFsm_start_reg_1>.
    Found 1-bit register for signal <edpFsm_state_can_overlap>.
    Found 1-bit register for signal <edpFsm_state_fired>.
    Found 1-bit register for signal <edpIngress>.
    Found 16-bit register for signal <eeDID>.
    Found 4-bit register for signal <igPtr>.
    Found 4-bit adder for signal <igPtr$addsub0000> created at line 637.
    Found 4-bit comparator lessequal for signal <igPtr_1_ULE_3___d12>.
    Found 1-bit register for signal <txPayload>.
    Found 48-bit register for signal <uMAddr>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 140 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <mkEDDPAdapter> synthesized.


Synthesizing Unit <mkOCEDP4B_1>.
    Related source file is "../../rtl/mkOCEDP4B.v".
WARNING:Xst:647 - Input <pciDevice> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wciS0_MFlag> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <x__h87033<16:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wti_wtiReq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wti_wtiReq$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wti_operateD_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wti_operateD_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wti_nowReq<66:64>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_wmiReq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_wmiMFlag$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_wmiMFlag$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_wmiDh$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_trafficSticky> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_statusR> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_respF_x_wire$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_respF_x_wire$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_respF_enqueueing$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_respF_dequeueing$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_reqF_r_enq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_reqF_r_deq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_reqF_r_clr$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_reqF_doResetEnq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_reqF_doResetDeq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_reqF_doResetClr$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_reqF$D_OUT<26>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_peerIsReady_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_peerIsReady_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_operateD_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_operateD_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_mFlagF_r_enq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_mFlagF_r_deq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_mFlagF_r_clr$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_mFlagF_levelsValid> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_mFlagF_doResetEnq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_mFlagF_doResetDeq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_mFlagF_doResetClr$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_errorSticky> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_dhF_r_enq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_dhF_r_deq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_dhF_r_clr$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_dhF_doResetEnq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_dhF_doResetDeq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_dhF_doResetClr$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_dhF$D_OUT<37:36>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_dhF$D_OUT<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_nowW$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_mesgStart_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_mesgMeta<127:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_mesgDone_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_mesgBufReady_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_lclMetaAddr<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_lclMesgAddr<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_dpControl$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_dpControl$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_Es_mReqLast_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_Es_mReqInfo_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_Es_mReqInfo_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_Es_mData_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_Es_mData_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_Es_mDataValid_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_Es_mDataLast_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_Es_mDataInfo_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_Es_mDataByteEn_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_Es_mDataByteEn_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_Es_mCmd_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_Es_mCmd_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_Es_mBurstLength_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_Es_mBurstLength_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_Es_mAddr_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_Es_mAddr_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_Es_mAddrSpace_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_Es_mAddrSpace_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wciReq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wEdge$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wEdge$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sThreadBusy_pw$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sThreadBusy_d> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sFlagReg_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sFlagReg_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_respF_x_wire$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_respF_x_wire$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_respF_dequeueing$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_reqF_r_enq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_reqF_r_clr$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_reqF$D_OUT<67:40>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_ctlAckReg_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_cEdge> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Es_mData_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Es_mData_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Es_mCmd_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Es_mCmd_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Es_mByteEn_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Es_mByteEn_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Es_mAddr_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Es_mAddr_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Es_mAddrSpace_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Es_mAddrSpace_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h95995> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h95233> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h93330> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h93195> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h93048> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h92899> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h87568> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h87277> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h85104> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h80805> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h78512> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h16016> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h15872> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h15697> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h124749> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h124593> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h115778> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_xmtMetaOK> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_xmtMetaInFlight> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_tlpMetaSent> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_tlpBRAM_writeLastBE> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_tlpBRAM_writeDWAddr_PLUS_3__q11<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_tlpBRAM_writeDWAddr_PLUS_2__q13<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_tlpBRAM_writeDWAddr_PLUS_1__q12<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_tlpBRAM_readReq$D_OUT<41:34>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_tlpBRAM_readNxtDWAddr_PLUS_3__q14<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_tlpBRAM_readNxtDWAddr_PLUS_2__q16<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_tlpBRAM_readNxtDWAddr_PLUS_1__q15<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_tlpBRAM_mRespF$D_OUT<138:136>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_tlpBRAM_debugBdata> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_reqMetaInFlight> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_reqMetaBodyInFlight> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_reqMesgInFlight> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_remStart_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_remMetaAddr<15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_remMetaAddr<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_remDone_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_rcvTM> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_rcvTID> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_rcvNM> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_rcvMT> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_rcvMS> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_rcvLiveDL> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_rcvLiveDA> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_rcvFV> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_rcvFA> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_pullTagMatch_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_pullTagMatch_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_pullTagMatch> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_outTF$FULL_N> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_outBF_wDataOut$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_nowW$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_nowW$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_nearBufReady_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_nearBufReady> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_mhFsm_state_overlap_pw$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_mhFsm_state_fired_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_mhFsm_state_fired_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_mhFsm_start_wire$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_mhFsm_start_reg_1_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_mhFsm_start_reg_1_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_mhFsm_abort$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_mhFsm_abort$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_mesgLengthRemainPush_PLUS_3__q18<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_mesgLengthRemainPull> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_mesgComplReceived> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_maxReadReqSize> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_inIgnorePkt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_igSID> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_igFS> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_igF> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_igDID> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_igAS> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_igAC> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_gotResponseHeader> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_frmMesgBusy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_firstMetaMH> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_firstMesgMH> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_fhFsm_state_overlap_pw$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_fhFsm_state_fired_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_fhFsm_state_fired_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_fhFsm_start_wire$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_fhFsm_start_wire$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_fhFsm_start_reg_1_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_fhFsm_abort$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_fhFsm_abort$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_farBufReady_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_farBufReady> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_fabMeta_444_BIT_128_445_AND_NOT_edp_fabMet_ETC___d1568> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_fabMetaAddrMS> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_fabMeta<95:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_dpControl$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_dpControl$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_doorBell_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_doXmtMetaBody> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_dmaTag> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_dmaStartMark_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_dmaStartMark_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_dmaReqTag> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_dmaPullRemainDWSub> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_dmaPullRemainDWLen> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_dmaDoneMark_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_dmaDoneMark_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_dmaDoTailEvent> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_creditReady_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_writeWithResp$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_s1_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_outData_outData$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_outData_enqData$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_cnt_3$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_cnt_3$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_cnt_2$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_cnt_2$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_cnt_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_3_writeWithResp$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_3_s1_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_3_outData_outData$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_3_outData_enqData$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_3_cnt_3$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_3_cnt_3$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_3_cnt_2$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_3_cnt_2$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_3_cnt_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_2_writeWithResp$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_2_s1_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_2_outData_outData$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_2_outData_enqData$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_2_cnt_3$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_2_cnt_3$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_2_cnt_2$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_2_cnt_2$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_2_cnt_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_1_writeWithResp$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_1_s1_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_1_outData_outData$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_1_outData_enqData$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_1_cnt_3$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_1_cnt_3$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_1_cnt_2$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_1_cnt_2$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_1_cnt_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_writeWithResp$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_s1_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_outData_enqData$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_cnt_3$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_cnt_3$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_cnt_2$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_cnt_2$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_cnt_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_3_writeWithResp$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_3_s1_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_3_outData_enqData$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_3_cnt_3$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_3_cnt_3$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_3_cnt_2$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_3_cnt_2$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_3_cnt_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_2_writeWithResp$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_2_s1_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_2_outData_enqData$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_2_cnt_3$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_2_cnt_3$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_2_cnt_2$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_2_cnt_2$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_2_cnt_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_1_writeWithResp$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_1_s1_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_1_outData_enqData$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_1_cnt_3$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_1_cnt_3$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_1_cnt_2$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_1_cnt_2$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_1_cnt_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bml_remStart_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bml_remStart_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bml_remDone_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bml_remDone_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bml_remBuf_modulus_bw$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bml_remBuf_incAction$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bml_remBuf_decAction$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bml_lclBuf_modulus_bw$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bml_lclBuf_incAction$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bml_lclBuf_decAction$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bml_lclBufStart_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bml_lclBufStart_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bml_lclBufDone_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bml_lclBufDone_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bml_fabDone_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bml_fabBuf_modulus_bw$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bml_fabBuf_incAction$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bml_fabBuf_decAction$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bml_fabAvail_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bml_dpControl$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bml_dpControl$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bml_datumAReg_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bml_datumAReg_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bml_datumAReg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bml_crdBuf_modulus_bw$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bml_crdBuf_incAction$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bml_crdBuf_decAction$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <edp_fhFsm_state_mkFSMstate>.
    Using one-hot encoding for signal <edp_mhFsm_state_mkFSMstate>.
    Using one-hot encoding for signal <wci_cState>.
    Found 16-bit register for signal <bml_crdBuf_modulus>.
    Found 16-bit subtractor for signal <bml_crdBuf_modulus$D_IN>.
    Found 16-bit register for signal <bml_crdBuf_value>.
    Found 16-bit comparator equal for signal <bml_crdBuf_value_272_EQ_bml_crdBuf_modulus_bw__ETC___d3259>.
    Found 1-bit register for signal <bml_fabAvail>.
    Found 16-bit register for signal <bml_fabBuf_modulus>.
    Found 16-bit subtractor for signal <bml_fabBuf_modulus$D_IN>.
    Found 16-bit register for signal <bml_fabBuf_value>.
    Found 16-bit comparator equal for signal <bml_fabBuf_value_257_EQ_bml_fabBuf_modulus_bw__ETC___d3260>.
    Found 16-bit register for signal <bml_fabBufsAvail>.
    Found 1-bit register for signal <bml_fabDone>.
    Found 32-bit register for signal <bml_fabFlowAddr>.
    Found 32-bit adder for signal <bml_fabFlowAddr_329_PLUS_bml_fabFlowSize_330___d3070>.
    Found 32-bit register for signal <bml_fabFlowBase>.
    Found 32-bit register for signal <bml_fabFlowBaseMS>.
    Found 32-bit register for signal <bml_fabFlowSize>.
    Found 32-bit register for signal <bml_fabMesgAddr>.
    Found 32-bit register for signal <bml_fabMesgBase>.
    Found 32-bit register for signal <bml_fabMesgBaseMS>.
    Found 32-bit register for signal <bml_fabMesgSize>.
    Found 32-bit register for signal <bml_fabMetaAddr>.
    Found 32-bit register for signal <bml_fabMetaBase>.
    Found 32-bit register for signal <bml_fabMetaBaseMS>.
    Found 32-bit register for signal <bml_fabMetaSize>.
    Found 16-bit register for signal <bml_fabNumBufs>.
    Found 16-bit register for signal <bml_lclBuf_value>.
    Found 16-bit comparator equal for signal <bml_lclBuf_value_227_EQ_bml_lclBuf_modulus_bw__ETC___d3277>.
    Found 1-bit register for signal <bml_lclBufDone>.
    Found 16-bit register for signal <bml_lclBufsAR>.
    Found 16-bit register for signal <bml_lclBufsCF>.
    Found 1-bit register for signal <bml_lclBufStart>.
    Found 16-bit register for signal <bml_lclCredit>.
    Found 16-bit up counter for signal <bml_lclDones>.
    Found 16-bit register for signal <bml_lclMesgAddr>.
    Found 16-bit register for signal <bml_lclMetaAddr>.
    Found 16-bit register for signal <bml_lclNumBufs>.
    Found 16-bit up counter for signal <bml_lclStarts>.
    Found 16-bit register for signal <bml_mesgBase>.
    Found 16-bit register for signal <bml_mesgSize>.
    Found 16-bit register for signal <bml_metaBase>.
    Found 16-bit register for signal <bml_metaSize>.
    Found 16-bit register for signal <bml_remBuf_value>.
    Found 16-bit comparator equal for signal <bml_remBuf_value_242_EQ_bml_remBuf_modulus_bw__ETC___d3278>.
    Found 1-bit register for signal <bml_remDone>.
    Found 16-bit up counter for signal <bml_remDones>.
    Found 16-bit register for signal <bml_remMesgAddr>.
    Found 16-bit register for signal <bml_remMetaAddr>.
    Found 1-bit register for signal <bml_remStart>.
    Found 16-bit up counter for signal <bml_remStarts>.
    Found 3-bit register for signal <bram_serverAdapterA_1_cnt>.
    Found 3-bit adder for signal <bram_serverAdapterA_1_cnt_44_PLUS_IF_bram_serv_ETC___d150>.
    Found 3-bit adder for signal <bram_serverAdapterA_1_cnt_44_PLUS_IF_bram_serv_ETC___d150$addsub0000> created at line 6980.
    Found 3-bit comparator less for signal <bram_serverAdapterA_1_cnt_44_SLT_3___d2765>.
    Found 2-bit register for signal <bram_serverAdapterA_1_s1>.
    Found 3-bit register for signal <bram_serverAdapterA_2_cnt>.
    Found 3-bit adder for signal <bram_serverAdapterA_2_cnt_62_PLUS_IF_bram_serv_ETC___d268>.
    Found 3-bit adder for signal <bram_serverAdapterA_2_cnt_62_PLUS_IF_bram_serv_ETC___d268$addsub0000> created at line 6986.
    Found 3-bit comparator less for signal <bram_serverAdapterA_2_cnt_62_SLT_3___d2838>.
    Found 2-bit register for signal <bram_serverAdapterA_2_s1>.
    Found 3-bit register for signal <bram_serverAdapterA_3_cnt>.
    Found 3-bit adder for signal <bram_serverAdapterA_3_cnt_80_PLUS_IF_bram_serv_ETC___d386>.
    Found 3-bit adder for signal <bram_serverAdapterA_3_cnt_80_PLUS_IF_bram_serv_ETC___d386$addsub0000> created at line 7002.
    Found 3-bit comparator less for signal <bram_serverAdapterA_3_cnt_80_SLT_3___d2766>.
    Found 2-bit register for signal <bram_serverAdapterA_3_s1>.
    Found 3-bit register for signal <bram_serverAdapterA_cnt>.
    Found 3-bit adder for signal <bram_serverAdapterA_cnt_6_PLUS_IF_bram_serverA_ETC___d32>.
    Found 3-bit adder for signal <bram_serverAdapterA_cnt_6_PLUS_IF_bram_serverA_ETC___d32$addsub0000> created at line 7008.
    Found 3-bit comparator less for signal <bram_serverAdapterA_cnt_6_SLT_3___d2767>.
    Found 2-bit register for signal <bram_serverAdapterA_s1>.
    Found 3-bit register for signal <bram_serverAdapterB_1_cnt>.
    Found 3-bit adder for signal <bram_serverAdapterB_1_cnt_03_PLUS_IF_bram_serv_ETC___d209>.
    Found 3-bit adder for signal <bram_serverAdapterB_1_cnt_03_PLUS_IF_bram_serv_ETC___d209$addsub0000> created at line 7020.
    Found 3-bit comparator less for signal <bram_serverAdapterB_1_cnt_03_SLT_3___d2038>.
    Found 2-bit register for signal <bram_serverAdapterB_1_s1>.
    Found 3-bit register for signal <bram_serverAdapterB_2_cnt>.
    Found 3-bit adder for signal <bram_serverAdapterB_2_cnt_21_PLUS_IF_bram_serv_ETC___d327>.
    Found 3-bit adder for signal <bram_serverAdapterB_2_cnt_21_PLUS_IF_bram_serv_ETC___d327$addsub0000> created at line 7034.
    Found 3-bit comparator less for signal <bram_serverAdapterB_2_cnt_21_SLT_3___d2039>.
    Found 2-bit register for signal <bram_serverAdapterB_2_s1>.
    Found 3-bit register for signal <bram_serverAdapterB_3_cnt>.
    Found 3-bit adder for signal <bram_serverAdapterB_3_cnt_39_PLUS_IF_bram_serv_ETC___d445>.
    Found 3-bit adder for signal <bram_serverAdapterB_3_cnt_39_PLUS_IF_bram_serv_ETC___d445$addsub0000> created at line 7040.
    Found 3-bit comparator less for signal <bram_serverAdapterB_3_cnt_39_SLT_3___d2040>.
    Found 2-bit register for signal <bram_serverAdapterB_3_s1>.
    Found 3-bit register for signal <bram_serverAdapterB_cnt>.
    Found 3-bit adder for signal <bram_serverAdapterB_cnt_5_PLUS_IF_bram_serverA_ETC___d91>.
    Found 3-bit adder for signal <bram_serverAdapterB_cnt_5_PLUS_IF_bram_serverA_ETC___d91$addsub0000> created at line 7046.
    Found 3-bit comparator less for signal <bram_serverAdapterB_cnt_5_SLT_3___d2037>.
    Found 2-bit register for signal <bram_serverAdapterB_s1>.
    Found 12-bit subtractor for signal <byteCount__h35520>.
    Found 1-bit 4-to-1 multiplexer for signal <CASE_edp_tlpBRAM_mReqFD_OUT_BITS_30_TO_29_NOT_ETC__q8>.
    Found 1-bit 4-to-1 multiplexer for signal <CASE_edp_tlpBRAM_mReqFD_OUT_BITS_51_TO_50_NOT_ETC__q7>.
    Found 1-bit 4-to-1 multiplexer for signal <CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q19>.
    Found 1-bit 4-to-1 multiplexer for signal <CASE_wmi_p4B_NOT_wmi_p4B_EQ_3_OR_bram_serverAd_ETC__q20>.
    Found 8-bit register for signal <dpControl>.
    Found 1-bit register for signal <edp_creditReady>.
    Found 32-bit register for signal <edp_dataAddr>.
    Found 16-bit register for signal <edp_dataLen>.
    Found 1-bit register for signal <edp_dmaDoneMark>.
    Found 1-bit register for signal <edp_doMesgMH>.
    Found 1-bit register for signal <edp_doMetaMH>.
    Found 1-bit register for signal <edp_doorBell>.
    Found 4-bit register for signal <edp_doorSeqDwell>.
    Found 32-bit register for signal <edp_fabFlowAddr>.
    Found 32-bit register for signal <edp_fabFlowAddrMS>.
    Found 32-bit register for signal <edp_fabMesgAddr>.
    Found 32-bit register for signal <edp_fabMesgAddrMS>.
    Found 129-bit register for signal <edp_fabMeta>.
    Found 32-bit register for signal <edp_fabMetaAddr>.
    Found 1-bit register for signal <edp_fhFsm_start_reg>.
    Found 1-bit register for signal <edp_fhFsm_start_reg_1>.
    Found 1-bit register for signal <edp_fhFsm_state_can_overlap>.
    Found 1-bit register for signal <edp_fhFsm_state_fired>.
    Found 4-bit register for signal <edp_fhFsm_state_mkFSMstate>.
    Found 32-bit up counter for signal <edp_flowDiagCount>.
    Found 4-bit register for signal <edp_igPtr>.
    Found 4-bit adder for signal <edp_igPtr$addsub0000> created at line 5236.
    Found 4-bit comparator lessequal for signal <edp_igPtr_753_ULE_1___d1754>.
    Found 4-bit register for signal <edp_lastRuleFired>.
    Found 16-bit register for signal <edp_mesgSeq>.
    Found 8-bit register for signal <edp_mhFlags>.
    Found 1-bit register for signal <edp_mhFsm_start_reg>.
    Found 1-bit register for signal <edp_mhFsm_start_reg_1>.
    Found 1-bit register for signal <edp_mhFsm_state_can_overlap>.
    Found 1-bit register for signal <edp_mhFsm_state_fired>.
    Found 8-bit register for signal <edp_mhFsm_state_mkFSMstate>.
    Found 8-bit register for signal <edp_mhType>.
    Found 53-bit register for signal <edp_outBF_rCache>.
    Found 12-bit register for signal <edp_outBF_rRdPtr>.
    Found 12-bit comparator equal for signal <edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455>.
    Found 12-bit up counter for signal <edp_outBF_rWrPtr>.
    Found 12-bit comparator equal for signal <edp_outBF_wDataOut$cmp_eq0000> created at line 4284.
    Found 32-bit 4-to-1 multiplexer for signal <edp_outFunl_outF$D_IN>.
    Found 2-bit up counter for signal <edp_outFunl_ptr>.
    Found 4-bit register for signal <edp_postSeqDwell>.
    Found 32-bit register for signal <edp_rcvDA>.
    Found 16-bit register for signal <edp_rcvDL>.
    Found 1-bit register for signal <edp_rcvDoCompletion>.
    Found 4-bit register for signal <edp_rcvPtr>.
    Found 4-bit adder for signal <edp_rcvPtr$addsub0000> created at line 5484.
    Found 4-bit comparator lessequal for signal <edp_rcvPtr_824_ULE_5___d1825>.
    Found 1-bit register for signal <edp_remDone>.
    Found 16-bit register for signal <edp_remMesgAddr>.
    Found 16-bit register for signal <edp_remMetaAddr>.
    Found 1-bit register for signal <edp_remStart>.
    Found 1-bit register for signal <edp_sentTail4DWHeader>.
    Found 10-bit register for signal <edp_tlpBRAM_rdRespDwRemain>.
    Found 10-bit comparator lessequal for signal <edp_tlpBRAM_rdRespDwRemain_188_ULE_4___d1190>.
    Found 1-bit register for signal <edp_tlpBRAM_readHeaderSent>.
    Found 13-bit register for signal <edp_tlpBRAM_readNxtDWAddr>.
    Found 13-bit adder for signal <edp_tlpBRAM_readNxtDWAddr_PLUS_1__q15>.
    Found 13-bit adder for signal <edp_tlpBRAM_readNxtDWAddr_PLUS_2__q16>.
    Found 13-bit adder for signal <edp_tlpBRAM_readNxtDWAddr_PLUS_3__q14>.
    Found 10-bit register for signal <edp_tlpBRAM_readRemainDWLen>.
    Found 10-bit comparator lessequal for signal <edp_tlpBRAM_readRemainDWLen_010_ULE_4___d1011>.
    Found 2-bit adder for signal <edp_tlpBRAM_readReq_first__061_BITS_30_TO_29_0_ETC___d2774>.
    Found 1-bit register for signal <edp_tlpBRAM_readStarted>.
    Found 13-bit register for signal <edp_tlpBRAM_writeDWAddr>.
    Found 13-bit adder for signal <edp_tlpBRAM_writeDWAddr_PLUS_1__q12>.
    Found 13-bit adder for signal <edp_tlpBRAM_writeDWAddr_PLUS_2__q13>.
    Found 13-bit adder for signal <edp_tlpBRAM_writeDWAddr_PLUS_3__q11>.
    Found 10-bit register for signal <edp_tlpBRAM_writeRemainDWLen>.
    Found 10-bit comparator lessequal for signal <edp_tlpBRAM_writeRemainDWLen_26_ULE_1___d2772>.
    Found 10-bit comparator lessequal for signal <edp_tlpBRAM_writeRemainDWLen_26_ULE_2___d2773>.
    Found 10-bit comparator lessequal for signal <edp_tlpBRAM_writeRemainDWLen_26_ULE_3___d2771>.
    Found 1-bit register for signal <edp_tlpXmtBusy>.
    Found 32-bit register for signal <edpDebug>.
    Found 2-bit adder for signal <idx__h26295>.
    Found 2-bit adder for signal <idx__h28526>.
    Found 2-bit adder for signal <idx__h29830>.
    Found 2-bit adder for signal <idx__h31134>.
    Found 2-bit adder for signal <idx__h33375>.
    Found 2-bit adder for signal <idx__h33843>.
    Found 2-bit adder for signal <idx__h34216>.
    Found 2-bit adder for signal <idx__h34589>.
    Found 1-bit 4-to-1 multiplexer for signal <IF_0_MINUS_edp_tlpBRAM_writeDWAddr_22_BITS_1_T_ETC___d2899>.
    Found 32-bit 4-to-1 multiplexer for signal <IF_0_MINUS_edp_tlpBRAM_writeDWAddr_22_BITS_1_T_ETC___d2940>.
    Found 1-bit 4-to-1 multiplexer for signal <IF_0_MINUS_edp_tlpBRAM_writeDWAddr_22_BITS_1_T_ETC___d839>.
    Found 1-bit 4-to-1 multiplexer for signal <IF_1_MINUS_edp_tlpBRAM_writeDWAddr_22_BITS_1_T_ETC___d2900>.
    Found 32-bit 4-to-1 multiplexer for signal <IF_1_MINUS_edp_tlpBRAM_writeDWAddr_22_BITS_1_T_ETC___d2941>.
    Found 1-bit 4-to-1 multiplexer for signal <IF_1_MINUS_edp_tlpBRAM_writeDWAddr_22_BITS_1_T_ETC___d849>.
    Found 1-bit 4-to-1 multiplexer for signal <IF_2_MINUS_edp_tlpBRAM_writeDWAddr_22_BITS_1_T_ETC___d2901>.
    Found 32-bit 4-to-1 multiplexer for signal <IF_2_MINUS_edp_tlpBRAM_writeDWAddr_22_BITS_1_T_ETC___d2942>.
    Found 1-bit 4-to-1 multiplexer for signal <IF_2_MINUS_edp_tlpBRAM_writeDWAddr_22_BITS_1_T_ETC___d859>.
    Found 1-bit 4-to-1 multiplexer for signal <IF_3_MINUS_edp_tlpBRAM_writeDWAddr_22_BITS_1_T_ETC___d2902>.
    Found 32-bit 4-to-1 multiplexer for signal <IF_3_MINUS_edp_tlpBRAM_writeDWAddr_22_BITS_1_T_ETC___d2943>.
    Found 1-bit 4-to-1 multiplexer for signal <IF_3_MINUS_edp_tlpBRAM_writeDWAddr_22_BITS_1_T_ETC___d869>.
    Found 1-bit 4-to-1 multiplexer for signal <IF_edp_tlpBRAM_readReq_first__061_BITS_30_TO_2_ETC___d1076>.
    Found 32-bit 4-to-1 multiplexer for signal <IF_edp_tlpBRAM_readReq_first__061_BITS_30_TO_2_ETC___d2798>.
    Found 1-bit 4-to-1 multiplexer for signal <IF_wmi_addr_116_BITS_3_TO_2_117_EQ_0_118_THEN__ETC___d3312>.
    Found 1-bit 4-to-1 multiplexer for signal <IF_wmi_p4B_173_EQ_1_176_THEN_bram_serverAdapte_ETC___d2182>.
    Found 16-bit adder for signal <MUX_bml_crdBuf_value$addsub0000> created at line 3459.
    Found 16-bit adder for signal <MUX_bml_fabBuf_value$addsub0000> created at line 3463.
    Found 32-bit adder for signal <MUX_bml_fabMesgAddr$addsub0000> created at line 3479.
    Found 32-bit adder for signal <MUX_bml_fabMetaAddr$addsub0000> created at line 3483.
    Found 16-bit adder for signal <MUX_bml_lclBuf_value$addsub0000> created at line 3487.
    Found 16-bit adder for signal <MUX_bml_lclMesgAddr$addsub0000> created at line 3506.
    Found 16-bit adder for signal <MUX_bml_lclMetaAddr$addsub0000> created at line 3510.
    Found 16-bit adder for signal <MUX_bml_remBuf_value$addsub0000> created at line 3514.
    Found 16-bit adder for signal <MUX_bml_remMesgAddr$addsub0000> created at line 3518.
    Found 16-bit adder for signal <MUX_bml_remMetaAddr$addsub0000> created at line 3522.
    Found 11-bit 4-to-1 multiplexer for signal <MUX_bram_memory$a_put_2__VAL_3>.
    Found 11-bit 4-to-1 multiplexer for signal <MUX_bram_memory$a_put_2__VAL_4>.
    Found 11-bit adder for signal <MUX_bram_memory$b_put_2__VAL_1>.
    Found 11-bit 4-to-1 multiplexer for signal <MUX_bram_memory_1$a_put_2__VAL_3>.
    Found 11-bit 4-to-1 multiplexer for signal <MUX_bram_memory_1$a_put_2__VAL_4>.
    Found 11-bit 4-to-1 multiplexer for signal <MUX_bram_memory_2$a_put_2__VAL_3>.
    Found 11-bit 4-to-1 multiplexer for signal <MUX_bram_memory_2$a_put_2__VAL_4>.
    Found 11-bit 4-to-1 multiplexer for signal <MUX_bram_memory_3$a_put_2__VAL_3>.
    Found 11-bit 4-to-1 multiplexer for signal <MUX_bram_memory_3$a_put_2__VAL_4>.
    Found 4-bit subtractor for signal <MUX_edp_doorSeqDwell$write_1__VAL_1>.
    Found 10-bit subtractor for signal <MUX_edp_outDwRemain$write_1__VAL_1>.
    Found 4-bit subtractor for signal <MUX_edp_postSeqDwell$write_1__VAL_2>.
    Found 4-bit comparator greatequal for signal <MUX_edp_rcvDoCompletion$cmp_ge0000> created at line 3805.
    Found 10-bit subtractor for signal <MUX_edp_tlpBRAM_rdRespDwRemain$write_1__VAL_1>.
    Found 10-bit subtractor for signal <MUX_edp_tlpBRAM_rdRespDwRemain$write_1__VAL_2>.
    Found 13-bit adder for signal <MUX_edp_tlpBRAM_readNxtDWAddr$write_1__VAL_1>.
    Found 13-bit adder for signal <MUX_edp_tlpBRAM_readNxtDWAddr$write_1__VAL_2>.
    Found 10-bit subtractor for signal <MUX_edp_tlpBRAM_readRemainDWLen$write_1__VAL_1>.
    Found 10-bit subtractor for signal <MUX_edp_tlpBRAM_readRemainDWLen$write_1__VAL_2>.
    Found 13-bit adder for signal <MUX_edp_tlpBRAM_writeDWAddr$write_1__VAL_1>.
    Found 13-bit adder for signal <MUX_edp_tlpBRAM_writeDWAddr$write_1__VAL_2>.
    Found 10-bit subtractor for signal <MUX_edp_tlpBRAM_writeRemainDWLen$write_1__VAL_1>.
    Found 10-bit subtractor for signal <MUX_edp_tlpBRAM_writeRemainDWLen$write_1__VAL_2>.
    Found 2-bit adder for signal <MUX_wci_respF_c_r$write_1__VAL_1>.
    Found 2-bit subtractor for signal <MUX_wci_respF_c_r$write_1__VAL_2>.
    Found 14-bit adder for signal <MUX_wmi_addr$write_1__VAL_1>.
    Found 2-bit subtractor for signal <MUX_wmi_bufDwell$write_1__VAL_3>.
    Found 14-bit subtractor for signal <MUX_wmi_bytesRemainReq$write_1__VAL_1>.
    Found 14-bit subtractor for signal <MUX_wmi_bytesRemainResp$write_1__VAL_2>.
    Found 32-bit adder for signal <MUX_wmi_mesgCount$write_1__VAL_1>.
    Found 2-bit adder for signal <MUX_wmi_p4B$write_1__VAL_2>.
    Found 2-bit adder for signal <MUX_wmi_wmi_respF_c_r$write_1__VAL_1>.
    Found 2-bit subtractor for signal <MUX_wmi_wmi_respF_c_r$write_1__VAL_2>.
    Found 12-bit comparator not equal for signal <NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285>.
    Found 12-bit adder for signal <NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285$addsub0000> created at line 6922.
    Found 32-bit 4-to-1 multiplexer for signal <rdata__h116899>.
    Found 4-bit register for signal <wci_cState>.
    Found 1-bit register for signal <wci_ctlAckReg>.
    Found 1-bit register for signal <wci_ctlOpActive>.
    Found 1-bit register for signal <wci_illegalEdge>.
    Found 1-bit register for signal <wci_isReset_isInReset>.
    Found 4-bit register for signal <wci_nState>.
    Found 2-bit register for signal <wci_reqF_countReg>.
    Found 2-bit addsub for signal <wci_reqF_countReg$D_IN>.
    Found 1-bit xor2 for signal <wci_reqF_countReg$EN>.
    Found 2-bit register for signal <wci_respF_c_r>.
    Found 34-bit register for signal <wci_respF_q_0>.
    Found 34-bit register for signal <wci_respF_q_1>.
    Found 2-bit comparator greater for signal <wciS0_SThreadBusy$cmp_gt0000> created at line 2365.
    Found 14-bit register for signal <wmi_addr>.
    Found 2-bit register for signal <wmi_bufDwell>.
    Found 14-bit register for signal <wmi_bytesRemainReq>.
    Found 14-bit register for signal <wmi_bytesRemainResp>.
    Found 1-bit register for signal <wmi_doneWithMesg>.
    Found 32-bit register for signal <wmi_lastMesg>.
    Found 15-bit register for signal <wmi_lclMesgAddr>.
    Found 15-bit register for signal <wmi_lclMetaAddr>.
    Found 1-bit register for signal <wmi_mesgBufReady>.
    Found 1-bit register for signal <wmi_mesgBusy>.
    Found 32-bit register for signal <wmi_mesgCount>.
    Found 1-bit register for signal <wmi_mesgDone>.
    Found 129-bit register for signal <wmi_mesgMeta>.
    Found 1-bit register for signal <wmi_mesgStart>.
    Found 1-bit register for signal <wmi_metaBusy>.
    Found 2-bit register for signal <wmi_p4B>.
    Found 1-bit register for signal <wmi_rdActive>.
    Found 16-bit up counter for signal <wmi_reqCount>.
    Found 32-bit register for signal <wmi_thisMesg>.
    Found 1-bit register for signal <wmi_wmi_blockReq>.
    Found 2-bit register for signal <wmi_wmi_dhF_countReg>.
    Found 2-bit addsub for signal <wmi_wmi_dhF_countReg$D_IN>.
    Found 1-bit xor2 for signal <wmi_wmi_dhF_countReg$EN>.
    Found 1-bit register for signal <wmi_wmi_dhF_levelsValid>.
    Found 1-bit register for signal <wmi_wmi_isReset_isInReset>.
    Found 2-bit register for signal <wmi_wmi_mFlagF_countReg>.
    Found 2-bit addsub for signal <wmi_wmi_mFlagF_countReg$D_IN>.
    Found 1-bit xor2 for signal <wmi_wmi_mFlagF_countReg$EN>.
    Found 1-bit register for signal <wmi_wmi_operateD>.
    Found 1-bit register for signal <wmi_wmi_peerIsReady>.
    Found 2-bit register for signal <wmi_wmi_reqF_countReg>.
    Found 2-bit addsub for signal <wmi_wmi_reqF_countReg$D_IN>.
    Found 1-bit xor2 for signal <wmi_wmi_reqF_countReg$EN>.
    Found 1-bit register for signal <wmi_wmi_reqF_levelsValid>.
    Found 2-bit register for signal <wmi_wmi_respF_c_r>.
    Found 34-bit register for signal <wmi_wmi_respF_q_0>.
    Found 34-bit register for signal <wmi_wmi_respF_q_1>.
    Found 2-bit comparator greater for signal <wmi_wmi_sDataThreadBusy_dw$wget>.
    Found 32-bit register for signal <wmi_wmi_sFlagReg>.
    Found 2-bit comparator greater for signal <wmi_wmi_sThreadBusy_dw$wget>.
    Found 1-bit register for signal <wmi_wrActive>.
    Found 1-bit register for signal <wmi_wrFinalize>.
    Found 16-bit up counter for signal <wmi_wrtCount>.
    Found 1-bit register for signal <wti_isReset_isInReset>.
    Found 32-bit adder for signal <x__h105432>.
    Found 16-bit subtractor for signal <x__h105463>.
    Found 16-bit adder for signal <x__h122618>.
    Found 16-bit subtractor for signal <x__h122623>.
    Found 16-bit adder for signal <x__h122730>.
    Found 16-bit subtractor for signal <x__h122767>.
    Found 16-bit adder for signal <x__h122849>.
    Found 16-bit subtractor for signal <x__h122854>.
    Found 16-bit adder for signal <x__h122888>.
    Found 16-bit subtractor for signal <x__h122893>.
    Found 12-bit adder for signal <x__h20843>.
    Found 12-bit subtractor for signal <x__h35638>.
    Summary:
	inferred   9 Counter(s).
	inferred 1921 D-type flip-flop(s).
	inferred  88 Adder/Subtractor(s).
	inferred  26 Comparator(s).
	inferred 327 Multiplexer(s).
Unit <mkOCEDP4B_1> synthesized.


Synthesizing Unit <mkOCEDP4B_2>.
    Related source file is "../../rtl/mkOCEDP4B.v".
WARNING:Xst:647 - Input <pciDevice> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wciS0_MFlag> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <x__h87033<16:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wti_wtiReq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wti_wtiReq$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wti_operateD_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wti_operateD_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wti_nowReq<66:64>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_wmiReq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_wmiMFlag$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_wmiMFlag$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_wmiDh$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_trafficSticky> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_statusR> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_respF_x_wire$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_respF_x_wire$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_respF_enqueueing$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_respF_dequeueing$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_reqF_r_enq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_reqF_r_deq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_reqF_r_clr$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_reqF_doResetEnq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_reqF_doResetDeq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_reqF_doResetClr$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_reqF$D_OUT<26>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_peerIsReady_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_peerIsReady_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_operateD_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_operateD_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_mFlagF_r_enq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_mFlagF_r_deq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_mFlagF_r_clr$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_mFlagF_levelsValid> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_mFlagF_doResetEnq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_mFlagF_doResetDeq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_mFlagF_doResetClr$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_errorSticky> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_dhF_r_enq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_dhF_r_deq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_dhF_r_clr$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_dhF_doResetEnq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_dhF_doResetDeq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_dhF_doResetClr$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_dhF$D_OUT<37:36>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmi_dhF$D_OUT<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_nowW$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_mesgStart_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_mesgMeta<127:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_mesgDone_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_mesgBufReady_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_lclMetaAddr<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_lclMesgAddr<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_dpControl$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_dpControl$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_Es_mReqLast_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_Es_mReqInfo_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_Es_mReqInfo_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_Es_mData_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_Es_mData_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_Es_mDataValid_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_Es_mDataLast_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_Es_mDataInfo_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_Es_mDataByteEn_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_Es_mDataByteEn_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_Es_mCmd_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_Es_mCmd_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_Es_mBurstLength_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_Es_mBurstLength_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_Es_mAddr_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_Es_mAddr_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_Es_mAddrSpace_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_Es_mAddrSpace_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wciReq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wEdge$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wEdge$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sThreadBusy_pw$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sThreadBusy_d> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sFlagReg_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sFlagReg_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_respF_x_wire$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_respF_x_wire$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_respF_dequeueing$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_reqF_r_enq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_reqF_r_clr$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_reqF$D_OUT<67:40>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_ctlAckReg_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_cEdge> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Es_mData_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Es_mData_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Es_mCmd_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Es_mCmd_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Es_mByteEn_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Es_mByteEn_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Es_mAddr_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Es_mAddr_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Es_mAddrSpace_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Es_mAddrSpace_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h95995> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h95233> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h93330> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h93195> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h93048> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h92899> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h87568> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h87277> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h85104> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h80805> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h78512> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h16016> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h15872> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h15697> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h124749> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h124593> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h115778> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_tlpBRAM_writeLastBE> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_tlpBRAM_writeDWAddr_PLUS_3__q11<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_tlpBRAM_writeDWAddr_PLUS_2__q13<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_tlpBRAM_writeDWAddr_PLUS_1__q12<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_tlpBRAM_readReq$D_OUT<41:34>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_tlpBRAM_readNxtDWAddr_PLUS_3__q14<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_tlpBRAM_readNxtDWAddr_PLUS_2__q16<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_tlpBRAM_readNxtDWAddr_PLUS_1__q15<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_tlpBRAM_debugBdata> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_reqMetaBodyInFlight> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_reqMesgInFlight> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_remStart_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_remMetaAddr<15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_remMetaAddr<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_remDone_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_rcvTM> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_rcvTID> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_rcvNM> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_rcvMT> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_rcvMS> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_rcvLiveDL> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_rcvLiveDA> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_rcvFV> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_rcvFA> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_rcvDoCompletion> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_pullTagMatch_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_pullTagMatch_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_pullTagMatch> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_outBF_wDataOut$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_nowW$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_nowW$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_nearBufReady_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_mhFsm_state_overlap_pw$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_mhFsm_state_fired_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_mhFsm_state_fired_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_mhFsm_start_wire$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_mhFsm_start_reg_1_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_mhFsm_start_reg_1_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_mhFsm_abort$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_mhFsm_abort$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_mesgLengthRemainPush_PLUS_3__q18<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_mesgLengthRemainPull> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_mesgComplReceived> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_maxReadReqSize> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_inProcF$FULL_N> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_inProcF$EMPTY_N> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_inIgnorePkt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_igSID> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_igPtr_753_ULE_1___d1754> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_igFS> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_igF> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_igDID> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_igAS> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_igAC> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_gotResponseHeader> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_frmMesgBusy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_firstMetaMH> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_firstMesgMH> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_fhFsm_state_overlap_pw$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_fhFsm_state_fired_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_fhFsm_state_fired_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_fhFsm_start_wire$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_fhFsm_start_wire$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_fhFsm_start_reg_1_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_fhFsm_abort$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_fhFsm_abort$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_farBufReady_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_fabMetaAddrMS> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_fabMeta<95:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_dpControl$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_dpControl$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_doorBell_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_dmaTag> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_dmaStartMark_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_dmaStartMark_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_dmaReqTag> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_dmaPullRemainDWSub> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_dmaPullRemainDWLen> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_dmaDoneMark_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_dmaDoneMark_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_dmaDoTailEvent> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <edp_creditReady_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_writeWithResp$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_s1_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_outData_outData$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_outData_enqData$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_cnt_3$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_cnt_3$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_cnt_2$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_cnt_2$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_cnt_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_3_writeWithResp$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_3_s1_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_3_outData_outData$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_3_outData_enqData$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_3_cnt_3$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_3_cnt_3$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_3_cnt_2$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_3_cnt_2$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_3_cnt_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_2_writeWithResp$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_2_s1_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_2_outData_outData$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_2_outData_enqData$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_2_cnt_3$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_2_cnt_3$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_2_cnt_2$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_2_cnt_2$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_2_cnt_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_1_writeWithResp$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_1_s1_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_1_outData_outData$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_1_outData_enqData$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_1_cnt_3$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_1_cnt_3$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_1_cnt_2$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_1_cnt_2$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterB_1_cnt_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_writeWithResp$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_s1_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_outData_enqData$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_cnt_3$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_cnt_3$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_cnt_2$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_cnt_2$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_cnt_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_3_writeWithResp$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_3_s1_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_3_outData_enqData$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_3_cnt_3$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_3_cnt_3$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_3_cnt_2$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_3_cnt_2$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_3_cnt_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_2_writeWithResp$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_2_s1_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_2_outData_enqData$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_2_cnt_3$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_2_cnt_3$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_2_cnt_2$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_2_cnt_2$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_2_cnt_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_1_writeWithResp$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_1_s1_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_1_outData_enqData$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_1_cnt_3$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_1_cnt_3$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_1_cnt_2$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_1_cnt_2$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bram_serverAdapterA_1_cnt_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bml_remStart_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bml_remStart_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bml_remDone_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bml_remDone_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bml_remBuf_modulus_bw$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bml_remBuf_incAction$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bml_remBuf_decAction$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bml_lclBuf_modulus_bw$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bml_lclBuf_incAction$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bml_lclBuf_decAction$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bml_lclBufStart_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bml_lclBufStart_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bml_lclBufDone_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bml_lclBufDone_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bml_fabDone_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bml_fabBuf_modulus_bw$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bml_fabBuf_incAction$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bml_fabBuf_decAction$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bml_fabAvail_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bml_dpControl$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bml_dpControl$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bml_datumAReg_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bml_datumAReg_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bml_datumAReg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bml_crdBuf_modulus_bw$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bml_crdBuf_incAction$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bml_crdBuf_decAction$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <MUX_edp_rcvDoCompletion$write_1__VAL_1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <edp_fhFsm_state_mkFSMstate>.
    Using one-hot encoding for signal <edp_mhFsm_state_mkFSMstate>.
    Using one-hot encoding for signal <wci_cState>.
    Found 16-bit register for signal <bml_crdBuf_modulus>.
    Found 16-bit subtractor for signal <bml_crdBuf_modulus$D_IN>.
    Found 16-bit register for signal <bml_crdBuf_value>.
    Found 16-bit comparator equal for signal <bml_crdBuf_value_272_EQ_bml_crdBuf_modulus_bw__ETC___d3259>.
    Found 1-bit register for signal <bml_fabAvail>.
    Found 16-bit register for signal <bml_fabBuf_modulus>.
    Found 16-bit subtractor for signal <bml_fabBuf_modulus$D_IN>.
    Found 16-bit register for signal <bml_fabBuf_value>.
    Found 16-bit comparator equal for signal <bml_fabBuf_value_257_EQ_bml_fabBuf_modulus_bw__ETC___d3260>.
    Found 16-bit register for signal <bml_fabBufsAvail>.
    Found 1-bit register for signal <bml_fabDone>.
    Found 32-bit register for signal <bml_fabFlowAddr>.
    Found 32-bit adder for signal <bml_fabFlowAddr_329_PLUS_bml_fabFlowSize_330___d3070>.
    Found 32-bit register for signal <bml_fabFlowBase>.
    Found 32-bit register for signal <bml_fabFlowBaseMS>.
    Found 32-bit register for signal <bml_fabFlowSize>.
    Found 32-bit register for signal <bml_fabMesgAddr>.
    Found 32-bit register for signal <bml_fabMesgBase>.
    Found 32-bit register for signal <bml_fabMesgBaseMS>.
    Found 32-bit register for signal <bml_fabMesgSize>.
    Found 32-bit register for signal <bml_fabMetaAddr>.
    Found 32-bit register for signal <bml_fabMetaBase>.
    Found 32-bit register for signal <bml_fabMetaBaseMS>.
    Found 32-bit register for signal <bml_fabMetaSize>.
    Found 16-bit register for signal <bml_fabNumBufs>.
    Found 16-bit register for signal <bml_lclBuf_value>.
    Found 16-bit comparator equal for signal <bml_lclBuf_value_227_EQ_bml_lclBuf_modulus_bw__ETC___d3277>.
    Found 1-bit register for signal <bml_lclBufDone>.
    Found 16-bit register for signal <bml_lclBufsAR>.
    Found 16-bit register for signal <bml_lclBufsCF>.
    Found 1-bit register for signal <bml_lclBufStart>.
    Found 16-bit register for signal <bml_lclCredit>.
    Found 16-bit up counter for signal <bml_lclDones>.
    Found 16-bit register for signal <bml_lclMesgAddr>.
    Found 16-bit register for signal <bml_lclMetaAddr>.
    Found 16-bit register for signal <bml_lclNumBufs>.
    Found 16-bit up counter for signal <bml_lclStarts>.
    Found 16-bit register for signal <bml_mesgBase>.
    Found 16-bit register for signal <bml_mesgSize>.
    Found 16-bit register for signal <bml_metaBase>.
    Found 16-bit register for signal <bml_metaSize>.
    Found 16-bit register for signal <bml_remBuf_value>.
    Found 16-bit comparator equal for signal <bml_remBuf_value_242_EQ_bml_remBuf_modulus_bw__ETC___d3278>.
    Found 1-bit register for signal <bml_remDone>.
    Found 16-bit up counter for signal <bml_remDones>.
    Found 16-bit register for signal <bml_remMesgAddr>.
    Found 16-bit register for signal <bml_remMetaAddr>.
    Found 1-bit register for signal <bml_remStart>.
    Found 16-bit up counter for signal <bml_remStarts>.
    Found 3-bit register for signal <bram_serverAdapterA_1_cnt>.
    Found 3-bit adder for signal <bram_serverAdapterA_1_cnt_44_PLUS_IF_bram_serv_ETC___d150>.
    Found 3-bit adder for signal <bram_serverAdapterA_1_cnt_44_PLUS_IF_bram_serv_ETC___d150$addsub0000> created at line 6980.
    Found 3-bit comparator less for signal <bram_serverAdapterA_1_cnt_44_SLT_3___d2765>.
    Found 2-bit register for signal <bram_serverAdapterA_1_s1>.
    Found 3-bit register for signal <bram_serverAdapterA_2_cnt>.
    Found 3-bit adder for signal <bram_serverAdapterA_2_cnt_62_PLUS_IF_bram_serv_ETC___d268>.
    Found 3-bit adder for signal <bram_serverAdapterA_2_cnt_62_PLUS_IF_bram_serv_ETC___d268$addsub0000> created at line 6986.
    Found 3-bit comparator less for signal <bram_serverAdapterA_2_cnt_62_SLT_3___d2838>.
    Found 2-bit register for signal <bram_serverAdapterA_2_s1>.
    Found 3-bit register for signal <bram_serverAdapterA_3_cnt>.
    Found 3-bit adder for signal <bram_serverAdapterA_3_cnt_80_PLUS_IF_bram_serv_ETC___d386>.
    Found 3-bit adder for signal <bram_serverAdapterA_3_cnt_80_PLUS_IF_bram_serv_ETC___d386$addsub0000> created at line 7002.
    Found 3-bit comparator less for signal <bram_serverAdapterA_3_cnt_80_SLT_3___d2766>.
    Found 2-bit register for signal <bram_serverAdapterA_3_s1>.
    Found 3-bit register for signal <bram_serverAdapterA_cnt>.
    Found 3-bit adder for signal <bram_serverAdapterA_cnt_6_PLUS_IF_bram_serverA_ETC___d32>.
    Found 3-bit adder for signal <bram_serverAdapterA_cnt_6_PLUS_IF_bram_serverA_ETC___d32$addsub0000> created at line 7008.
    Found 3-bit comparator less for signal <bram_serverAdapterA_cnt_6_SLT_3___d2767>.
    Found 2-bit register for signal <bram_serverAdapterA_s1>.
    Found 3-bit register for signal <bram_serverAdapterB_1_cnt>.
    Found 3-bit adder for signal <bram_serverAdapterB_1_cnt_03_PLUS_IF_bram_serv_ETC___d209>.
    Found 3-bit adder for signal <bram_serverAdapterB_1_cnt_03_PLUS_IF_bram_serv_ETC___d209$addsub0000> created at line 7020.
    Found 3-bit comparator less for signal <bram_serverAdapterB_1_cnt_03_SLT_3___d2038>.
    Found 2-bit register for signal <bram_serverAdapterB_1_s1>.
    Found 3-bit register for signal <bram_serverAdapterB_2_cnt>.
    Found 3-bit adder for signal <bram_serverAdapterB_2_cnt_21_PLUS_IF_bram_serv_ETC___d327>.
    Found 3-bit adder for signal <bram_serverAdapterB_2_cnt_21_PLUS_IF_bram_serv_ETC___d327$addsub0000> created at line 7034.
    Found 3-bit comparator less for signal <bram_serverAdapterB_2_cnt_21_SLT_3___d2039>.
    Found 2-bit register for signal <bram_serverAdapterB_2_s1>.
    Found 3-bit register for signal <bram_serverAdapterB_3_cnt>.
    Found 3-bit adder for signal <bram_serverAdapterB_3_cnt_39_PLUS_IF_bram_serv_ETC___d445>.
    Found 3-bit adder for signal <bram_serverAdapterB_3_cnt_39_PLUS_IF_bram_serv_ETC___d445$addsub0000> created at line 7040.
    Found 3-bit comparator less for signal <bram_serverAdapterB_3_cnt_39_SLT_3___d2040>.
    Found 2-bit register for signal <bram_serverAdapterB_3_s1>.
    Found 3-bit register for signal <bram_serverAdapterB_cnt>.
    Found 3-bit adder for signal <bram_serverAdapterB_cnt_5_PLUS_IF_bram_serverA_ETC___d91>.
    Found 3-bit adder for signal <bram_serverAdapterB_cnt_5_PLUS_IF_bram_serverA_ETC___d91$addsub0000> created at line 7046.
    Found 3-bit comparator less for signal <bram_serverAdapterB_cnt_5_SLT_3___d2037>.
    Found 2-bit register for signal <bram_serverAdapterB_s1>.
    Found 12-bit subtractor for signal <byteCount__h35520>.
    Found 1-bit 4-to-1 multiplexer for signal <CASE_edp_tlpBRAM_mReqFD_OUT_BITS_30_TO_29_NOT_ETC__q8>.
    Found 1-bit 4-to-1 multiplexer for signal <CASE_edp_tlpBRAM_mReqFD_OUT_BITS_51_TO_50_NOT_ETC__q7>.
    Found 1-bit 4-to-1 multiplexer for signal <CASE_edp_tlpBRAM_readReqD_OUT_BITS_30_TO_29_N_ETC__q19>.
    Found 1-bit 4-to-1 multiplexer for signal <CASE_wmi_p4B_NOT_wmi_p4B_EQ_3_OR_bram_serverAd_ETC__q20>.
    Found 8-bit register for signal <dpControl>.
    Found 8-bit register for signal <edp_ackCount>.
    Found 16-bit register for signal <edp_ackStart>.
    Found 1-bit register for signal <edp_creditReady>.
    Found 32-bit register for signal <edp_dataAddr>.
    Found 16-bit register for signal <edp_dataLen>.
    Found 1-bit register for signal <edp_dmaDoneMark>.
    Found 1-bit register for signal <edp_dmaStartMark>.
    Found 1-bit register for signal <edp_doMesgMH>.
    Found 1-bit register for signal <edp_doMetaMH>.
    Found 1-bit register for signal <edp_doorBell>.
    Found 4-bit register for signal <edp_doorSeqDwell>.
    Found 1-bit register for signal <edp_doXmtMetaBody>.
    Found 32-bit register for signal <edp_fabFlowAddr>.
    Found 32-bit register for signal <edp_fabFlowAddrMS>.
    Found 32-bit register for signal <edp_fabMesgAccu>.
    Found 32-bit register for signal <edp_fabMesgAddr>.
    Found 32-bit register for signal <edp_fabMesgAddrMS>.
    Found 129-bit register for signal <edp_fabMeta>.
    Found 32-bit register for signal <edp_fabMetaAddr>.
    Found 1-bit register for signal <edp_farBufReady>.
    Found 1-bit register for signal <edp_fhFsm_start_reg>.
    Found 1-bit register for signal <edp_fhFsm_start_reg_1>.
    Found 1-bit register for signal <edp_fhFsm_state_can_overlap>.
    Found 1-bit register for signal <edp_fhFsm_state_fired>.
    Found 4-bit register for signal <edp_fhFsm_state_mkFSMstate>.
    Found 32-bit up counter for signal <edp_flowDiagCount>.
    Found 16-bit up counter for signal <edp_frameNumber>.
    Found 1-bit register for signal <edp_frmAckOK>.
    Found 4-bit register for signal <edp_igPtr>.
    Found 4-bit adder for signal <edp_igPtr$addsub0000> created at line 5236.
    Found 32-bit register for signal <edp_lastMetaV>.
    Found 32-bit register for signal <edp_lastMetaV_1>.
    Found 32-bit register for signal <edp_lastMetaV_2>.
    Found 32-bit register for signal <edp_lastMetaV_3>.
    Found 4-bit register for signal <edp_lastRuleFired>.
    Found 17-bit register for signal <edp_mesgLengthRemainPush>.
    Found 17-bit adder for signal <edp_mesgLengthRemainPush_PLUS_3__q18>.
    Found 16-bit register for signal <edp_mesgSeq>.
    Found 8-bit register for signal <edp_mhFlags>.
    Found 1-bit register for signal <edp_mhFsm_start_reg>.
    Found 1-bit register for signal <edp_mhFsm_start_reg_1>.
    Found 1-bit register for signal <edp_mhFsm_state_can_overlap>.
    Found 1-bit register for signal <edp_mhFsm_state_fired>.
    Found 8-bit register for signal <edp_mhFsm_state_mkFSMstate>.
    Found 8-bit register for signal <edp_mhType>.
    Found 1-bit register for signal <edp_nearBufReady>.
    Found 53-bit register for signal <edp_outBF_rCache>.
    Found 12-bit register for signal <edp_outBF_rRdPtr>.
    Found 12-bit comparator equal for signal <edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1455>.
    Found 12-bit up counter for signal <edp_outBF_rWrPtr>.
    Found 12-bit comparator equal for signal <edp_outBF_wDataOut$cmp_eq0000> created at line 4284.
    Found 10-bit register for signal <edp_outDwRemain>.
    Found 10-bit comparator lessequal for signal <edp_outDwRemain_622_ULE_4___d1624>.
    Found 32-bit 4-to-1 multiplexer for signal <edp_outFunl_outF$D_IN>.
    Found 2-bit up counter for signal <edp_outFunl_ptr>.
    Found 4-bit register for signal <edp_postSeqDwell>.
    Found 1-bit register for signal <edp_remDone>.
    Found 16-bit register for signal <edp_remMesgAccu>.
    Found 16-bit register for signal <edp_remMesgAddr>.
    Found 16-bit register for signal <edp_remMetaAddr>.
    Found 1-bit register for signal <edp_remStart>.
    Found 1-bit register for signal <edp_reqMetaInFlight>.
    Found 1-bit register for signal <edp_sentTail4DWHeader>.
    Found 32-bit register for signal <edp_srcMesgAccu>.
    Found 10-bit register for signal <edp_tlpBRAM_rdRespDwRemain>.
    Found 10-bit comparator lessequal for signal <edp_tlpBRAM_rdRespDwRemain_188_ULE_4___d1190>.
    Found 1-bit register for signal <edp_tlpBRAM_readHeaderSent>.
    Found 13-bit register for signal <edp_tlpBRAM_readNxtDWAddr>.
    Found 13-bit adder for signal <edp_tlpBRAM_readNxtDWAddr_PLUS_1__q15>.
    Found 13-bit adder for signal <edp_tlpBRAM_readNxtDWAddr_PLUS_2__q16>.
    Found 13-bit adder for signal <edp_tlpBRAM_readNxtDWAddr_PLUS_3__q14>.
    Found 10-bit register for signal <edp_tlpBRAM_readRemainDWLen>.
    Found 10-bit comparator lessequal for signal <edp_tlpBRAM_readRemainDWLen_010_ULE_4___d1011>.
    Found 2-bit adder for signal <edp_tlpBRAM_readReq_first__061_BITS_30_TO_29_0_ETC___d2774>.
    Found 1-bit register for signal <edp_tlpBRAM_readStarted>.
    Found 13-bit register for signal <edp_tlpBRAM_writeDWAddr>.
    Found 13-bit adder for signal <edp_tlpBRAM_writeDWAddr_PLUS_1__q12>.
    Found 13-bit adder for signal <edp_tlpBRAM_writeDWAddr_PLUS_2__q13>.
    Found 13-bit adder for signal <edp_tlpBRAM_writeDWAddr_PLUS_3__q11>.
    Found 10-bit register for signal <edp_tlpBRAM_writeRemainDWLen>.
    Found 10-bit comparator lessequal for signal <edp_tlpBRAM_writeRemainDWLen_26_ULE_1___d2772>.
    Found 10-bit comparator lessequal for signal <edp_tlpBRAM_writeRemainDWLen_26_ULE_2___d2773>.
    Found 10-bit comparator lessequal for signal <edp_tlpBRAM_writeRemainDWLen_26_ULE_3___d2771>.
    Found 1-bit register for signal <edp_tlpMetaSent>.
    Found 1-bit register for signal <edp_tlpXmtBusy>.
    Found 1-bit register for signal <edp_xmtMetaInFlight>.
    Found 1-bit register for signal <edp_xmtMetaOK>.
    Found 32-bit register for signal <edpDebug>.
    Found 2-bit adder for signal <idx__h26295>.
    Found 2-bit adder for signal <idx__h28526>.
    Found 2-bit adder for signal <idx__h29830>.
    Found 2-bit adder for signal <idx__h31134>.
    Found 2-bit adder for signal <idx__h33375>.
    Found 2-bit adder for signal <idx__h33843>.
    Found 2-bit adder for signal <idx__h34216>.
    Found 2-bit adder for signal <idx__h34589>.
    Found 1-bit 4-to-1 multiplexer for signal <IF_0_MINUS_edp_tlpBRAM_writeDWAddr_22_BITS_1_T_ETC___d2899>.
    Found 32-bit 4-to-1 multiplexer for signal <IF_0_MINUS_edp_tlpBRAM_writeDWAddr_22_BITS_1_T_ETC___d2940>.
    Found 1-bit 4-to-1 multiplexer for signal <IF_0_MINUS_edp_tlpBRAM_writeDWAddr_22_BITS_1_T_ETC___d839>.
    Found 1-bit 4-to-1 multiplexer for signal <IF_1_MINUS_edp_tlpBRAM_writeDWAddr_22_BITS_1_T_ETC___d2900>.
    Found 32-bit 4-to-1 multiplexer for signal <IF_1_MINUS_edp_tlpBRAM_writeDWAddr_22_BITS_1_T_ETC___d2941>.
    Found 1-bit 4-to-1 multiplexer for signal <IF_1_MINUS_edp_tlpBRAM_writeDWAddr_22_BITS_1_T_ETC___d849>.
    Found 1-bit 4-to-1 multiplexer for signal <IF_2_MINUS_edp_tlpBRAM_writeDWAddr_22_BITS_1_T_ETC___d2901>.
    Found 32-bit 4-to-1 multiplexer for signal <IF_2_MINUS_edp_tlpBRAM_writeDWAddr_22_BITS_1_T_ETC___d2942>.
    Found 1-bit 4-to-1 multiplexer for signal <IF_2_MINUS_edp_tlpBRAM_writeDWAddr_22_BITS_1_T_ETC___d859>.
    Found 1-bit 4-to-1 multiplexer for signal <IF_3_MINUS_edp_tlpBRAM_writeDWAddr_22_BITS_1_T_ETC___d2902>.
    Found 32-bit 4-to-1 multiplexer for signal <IF_3_MINUS_edp_tlpBRAM_writeDWAddr_22_BITS_1_T_ETC___d2943>.
    Found 1-bit 4-to-1 multiplexer for signal <IF_3_MINUS_edp_tlpBRAM_writeDWAddr_22_BITS_1_T_ETC___d869>.
    Found 1-bit 4-to-1 multiplexer for signal <IF_edp_tlpBRAM_readReq_first__061_BITS_30_TO_2_ETC___d1076>.
    Found 32-bit 4-to-1 multiplexer for signal <IF_edp_tlpBRAM_readReq_first__061_BITS_30_TO_2_ETC___d2798>.
    Found 1-bit 4-to-1 multiplexer for signal <IF_wmi_addr_116_BITS_3_TO_2_117_EQ_0_118_THEN__ETC___d3312>.
    Found 1-bit 4-to-1 multiplexer for signal <IF_wmi_p4B_173_EQ_1_176_THEN_bram_serverAdapte_ETC___d2182>.
    Found 16-bit adder for signal <MUX_bml_crdBuf_value$addsub0000> created at line 3459.
    Found 16-bit adder for signal <MUX_bml_fabBuf_value$addsub0000> created at line 3463.
    Found 32-bit adder for signal <MUX_bml_fabMesgAddr$addsub0000> created at line 3479.
    Found 32-bit adder for signal <MUX_bml_fabMetaAddr$addsub0000> created at line 3483.
    Found 16-bit adder for signal <MUX_bml_lclBuf_value$addsub0000> created at line 3487.
    Found 16-bit adder for signal <MUX_bml_lclMesgAddr$addsub0000> created at line 3506.
    Found 16-bit adder for signal <MUX_bml_lclMetaAddr$addsub0000> created at line 3510.
    Found 16-bit adder for signal <MUX_bml_remBuf_value$addsub0000> created at line 3514.
    Found 16-bit adder for signal <MUX_bml_remMesgAddr$addsub0000> created at line 3518.
    Found 16-bit adder for signal <MUX_bml_remMetaAddr$addsub0000> created at line 3522.
    Found 11-bit 4-to-1 multiplexer for signal <MUX_bram_memory$a_put_2__VAL_3>.
    Found 11-bit 4-to-1 multiplexer for signal <MUX_bram_memory$a_put_2__VAL_4>.
    Found 11-bit adder for signal <MUX_bram_memory$b_put_2__VAL_1>.
    Found 11-bit 4-to-1 multiplexer for signal <MUX_bram_memory_1$a_put_2__VAL_3>.
    Found 11-bit 4-to-1 multiplexer for signal <MUX_bram_memory_1$a_put_2__VAL_4>.
    Found 11-bit 4-to-1 multiplexer for signal <MUX_bram_memory_2$a_put_2__VAL_3>.
    Found 11-bit 4-to-1 multiplexer for signal <MUX_bram_memory_2$a_put_2__VAL_4>.
    Found 11-bit 4-to-1 multiplexer for signal <MUX_bram_memory_3$a_put_2__VAL_3>.
    Found 11-bit 4-to-1 multiplexer for signal <MUX_bram_memory_3$a_put_2__VAL_4>.
    Found 4-bit subtractor for signal <MUX_edp_doorSeqDwell$write_1__VAL_1>.
    Found 32-bit adder for signal <MUX_edp_fabMesgAccu$write_1__VAL_2>.
    Found 17-bit subtractor for signal <MUX_edp_mesgLengthRemainPush$write_1__VAL_3>.
    Found 10-bit subtractor for signal <MUX_edp_outDwRemain$write_1__VAL_1>.
    Found 10-bit subtractor for signal <MUX_edp_outDwRemain$write_1__VAL_2>.
    Found 4-bit subtractor for signal <MUX_edp_postSeqDwell$write_1__VAL_2>.
    Found 16-bit adder for signal <MUX_edp_remMesgAccu$write_1__VAL_2>.
    Found 32-bit adder for signal <MUX_edp_srcMesgAccu$write_1__VAL_2>.
    Found 10-bit subtractor for signal <MUX_edp_tlpBRAM_rdRespDwRemain$write_1__VAL_1>.
    Found 10-bit subtractor for signal <MUX_edp_tlpBRAM_rdRespDwRemain$write_1__VAL_2>.
    Found 13-bit adder for signal <MUX_edp_tlpBRAM_readNxtDWAddr$write_1__VAL_1>.
    Found 13-bit adder for signal <MUX_edp_tlpBRAM_readNxtDWAddr$write_1__VAL_2>.
    Found 10-bit subtractor for signal <MUX_edp_tlpBRAM_readRemainDWLen$write_1__VAL_1>.
    Found 10-bit subtractor for signal <MUX_edp_tlpBRAM_readRemainDWLen$write_1__VAL_2>.
    Found 13-bit adder for signal <MUX_edp_tlpBRAM_writeDWAddr$write_1__VAL_1>.
    Found 13-bit adder for signal <MUX_edp_tlpBRAM_writeDWAddr$write_1__VAL_2>.
    Found 10-bit subtractor for signal <MUX_edp_tlpBRAM_writeRemainDWLen$write_1__VAL_1>.
    Found 10-bit subtractor for signal <MUX_edp_tlpBRAM_writeRemainDWLen$write_1__VAL_2>.
    Found 2-bit adder for signal <MUX_wci_respF_c_r$write_1__VAL_1>.
    Found 2-bit subtractor for signal <MUX_wci_respF_c_r$write_1__VAL_2>.
    Found 14-bit adder for signal <MUX_wmi_addr$write_1__VAL_1>.
    Found 2-bit subtractor for signal <MUX_wmi_bufDwell$write_1__VAL_3>.
    Found 14-bit subtractor for signal <MUX_wmi_bytesRemainReq$write_1__VAL_1>.
    Found 14-bit subtractor for signal <MUX_wmi_bytesRemainResp$write_1__VAL_2>.
    Found 32-bit adder for signal <MUX_wmi_mesgCount$write_1__VAL_1>.
    Found 2-bit adder for signal <MUX_wmi_p4B$write_1__VAL_2>.
    Found 2-bit adder for signal <MUX_wmi_wmi_respF_c_r$write_1__VAL_1>.
    Found 2-bit subtractor for signal <MUX_wmi_wmi_respF_c_r$write_1__VAL_2>.
    Found 12-bit comparator not equal for signal <NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285>.
    Found 12-bit adder for signal <NOT_edp_outBF_rRdPtr_83_PLUS_1024_283_EQ_edp_o_ETC___d1285$addsub0000> created at line 6922.
    Found 32-bit 4-to-1 multiplexer for signal <rdata__h116899>.
    Found 17-bit comparator equal for signal <rreq_tag__h87207$cmp_eq0000> created at line 7230.
    Found 13-bit adder for signal <spanToNextPage__h86997>.
    Found 13-bit comparator lessequal for signal <thisRequestLength__h86998$cmp_le0000> created at line 7238.
    Found 4-bit register for signal <wci_cState>.
    Found 1-bit register for signal <wci_ctlAckReg>.
    Found 1-bit register for signal <wci_ctlOpActive>.
    Found 1-bit register for signal <wci_illegalEdge>.
    Found 1-bit register for signal <wci_isReset_isInReset>.
    Found 4-bit register for signal <wci_nState>.
    Found 2-bit register for signal <wci_reqF_countReg>.
    Found 2-bit addsub for signal <wci_reqF_countReg$D_IN>.
    Found 1-bit xor2 for signal <wci_reqF_countReg$EN>.
    Found 2-bit register for signal <wci_respF_c_r>.
    Found 34-bit register for signal <wci_respF_q_0>.
    Found 34-bit register for signal <wci_respF_q_1>.
    Found 2-bit comparator greater for signal <wciS0_SThreadBusy$cmp_gt0000> created at line 2365.
    Found 14-bit register for signal <wmi_addr>.
    Found 2-bit register for signal <wmi_bufDwell>.
    Found 14-bit register for signal <wmi_bytesRemainReq>.
    Found 14-bit register for signal <wmi_bytesRemainResp>.
    Found 1-bit register for signal <wmi_doneWithMesg>.
    Found 32-bit register for signal <wmi_lastMesg>.
    Found 15-bit register for signal <wmi_lclMesgAddr>.
    Found 15-bit register for signal <wmi_lclMetaAddr>.
    Found 1-bit register for signal <wmi_mesgBufReady>.
    Found 1-bit register for signal <wmi_mesgBusy>.
    Found 32-bit register for signal <wmi_mesgCount>.
    Found 1-bit register for signal <wmi_mesgDone>.
    Found 129-bit register for signal <wmi_mesgMeta>.
    Found 1-bit register for signal <wmi_mesgStart>.
    Found 1-bit register for signal <wmi_metaBusy>.
    Found 2-bit register for signal <wmi_p4B>.
    Found 1-bit register for signal <wmi_rdActive>.
    Found 16-bit up counter for signal <wmi_reqCount>.
    Found 32-bit register for signal <wmi_thisMesg>.
    Found 1-bit register for signal <wmi_wmi_blockReq>.
    Found 2-bit register for signal <wmi_wmi_dhF_countReg>.
    Found 2-bit addsub for signal <wmi_wmi_dhF_countReg$D_IN>.
    Found 1-bit xor2 for signal <wmi_wmi_dhF_countReg$EN>.
    Found 1-bit register for signal <wmi_wmi_dhF_levelsValid>.
    Found 1-bit register for signal <wmi_wmi_isReset_isInReset>.
    Found 2-bit register for signal <wmi_wmi_mFlagF_countReg>.
    Found 2-bit addsub for signal <wmi_wmi_mFlagF_countReg$D_IN>.
    Found 1-bit xor2 for signal <wmi_wmi_mFlagF_countReg$EN>.
    Found 1-bit register for signal <wmi_wmi_operateD>.
    Found 1-bit register for signal <wmi_wmi_peerIsReady>.
    Found 2-bit register for signal <wmi_wmi_reqF_countReg>.
    Found 2-bit addsub for signal <wmi_wmi_reqF_countReg$D_IN>.
    Found 1-bit xor2 for signal <wmi_wmi_reqF_countReg$EN>.
    Found 1-bit register for signal <wmi_wmi_reqF_levelsValid>.
    Found 2-bit register for signal <wmi_wmi_respF_c_r>.
    Found 34-bit register for signal <wmi_wmi_respF_q_0>.
    Found 34-bit register for signal <wmi_wmi_respF_q_1>.
    Found 2-bit comparator greater for signal <wmi_wmi_sDataThreadBusy_dw$wget>.
    Found 32-bit register for signal <wmi_wmi_sFlagReg>.
    Found 2-bit comparator greater for signal <wmi_wmi_sThreadBusy_dw$wget>.
    Found 1-bit register for signal <wmi_wrActive>.
    Found 1-bit register for signal <wmi_wrFinalize>.
    Found 16-bit up counter for signal <wmi_wrtCount>.
    Found 1-bit register for signal <wti_isReset_isInReset>.
    Found 16-bit adder for signal <x__h122618>.
    Found 16-bit subtractor for signal <x__h122623>.
    Found 16-bit adder for signal <x__h122730>.
    Found 16-bit subtractor for signal <x__h122767>.
    Found 16-bit adder for signal <x__h122849>.
    Found 16-bit subtractor for signal <x__h122854>.
    Found 16-bit adder for signal <x__h122888>.
    Found 16-bit subtractor for signal <x__h122893>.
    Found 12-bit adder for signal <x__h20843>.
    Found 12-bit subtractor for signal <x__h35638>.
    Found 17-bit comparator lessequal for signal <x__h87033$cmp_le0000> created at line 7284.
    Summary:
	inferred  10 Counter(s).
	inferred 2136 D-type flip-flop(s).
	inferred  92 Adder/Subtractor(s).
	inferred  27 Comparator(s).
	inferred 327 Multiplexer(s).
Unit <mkOCEDP4B_2> synthesized.


Synthesizing Unit <mkQABSMF3>.
    Related source file is "../../rtl/mkQABSMF3.v".
    Found 1-bit register for signal <fork0_decided>.
    Found 1-bit register for signal <fork0_match0>.
    Found 3-bit register for signal <fork0_ptr>.
    Found 3-bit adder for signal <fork0_ptr_90_PLUS_1___d1433>.
    Found 120-bit register for signal <fork0_sr>.
    Found 1-bit register for signal <fork0_staged>.
    Found 1-bit register for signal <fork0_stageSent>.
    Found 1-bit register for signal <fork1_decided>.
    Found 1-bit register for signal <fork1_match0>.
    Found 3-bit register for signal <fork1_ptr>.
    Found 3-bit adder for signal <fork1_ptr_57_PLUS_1___d1434>.
    Found 120-bit register for signal <fork1_sr>.
    Found 1-bit register for signal <fork1_staged>.
    Found 1-bit register for signal <fork1_stageSent>.
    Found 1-bit register for signal <merge0_fi0Active>.
    Found 1-bit register for signal <merge0_fi0HasPrio>.
    Found 1-bit register for signal <merge0_fi1Active>.
    Found 1-bit register for signal <merge1_fi0Active>.
    Found 1-bit register for signal <merge1_fi0HasPrio>.
    Found 1-bit register for signal <merge1_fi1Active>.
    Summary:
	inferred 260 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <mkQABSMF3> synthesized.


Synthesizing Unit <mkGbeWrk>.
    Related source file is "../../rtl/mkGbeWrk.v".
WARNING:Xst:647 - Input <wciS0_MFlag> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <wci_wslv_wciReq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_wEdge$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_wEdge$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_sThreadBusy_pw$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_sThreadBusy_d> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_sFlagReg_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_sFlagReg_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_respF_x_wire$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_respF_dequeueing$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_reqF_r_enq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_reqF_r_clr$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_reqF$D_OUT<67:40>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_ctlAckReg_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_cEdge> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mData_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mData_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mCmd_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mCmd_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mByteEn_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mByteEn_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mAddr_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mAddr_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mAddrSpace_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mAddrSpace_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h4015> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h3871> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h3696> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dgdpEgressCnt_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dgdpEgressCnt_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <wci_wslv_cState>.
    Found 32-bit register for signal <ctlReg>.
    Found 2-bit adder for signal <MUX_wci_wslv_respF_c_r$write_1__VAL_1>.
    Found 2-bit subtractor for signal <MUX_wci_wslv_respF_c_r$write_1__VAL_2>.
    Found 32-bit register for signal <r10>.
    Found 32-bit register for signal <r14>.
    Found 4-bit register for signal <wci_wslv_cState>.
    Found 1-bit register for signal <wci_wslv_ctlAckReg>.
    Found 1-bit register for signal <wci_wslv_ctlOpActive>.
    Found 1-bit register for signal <wci_wslv_illegalEdge>.
    Found 1-bit register for signal <wci_wslv_isReset_isInReset>.
    Found 4-bit register for signal <wci_wslv_nState>.
    Found 2-bit register for signal <wci_wslv_reqF_countReg>.
    Found 2-bit addsub for signal <wci_wslv_reqF_countReg$D_IN>.
    Found 1-bit xor2 for signal <wci_wslv_reqF_countReg$EN>.
    Found 2-bit register for signal <wci_wslv_respF_c_r>.
    Found 34-bit register for signal <wci_wslv_respF_q_0>.
    Found 34-bit register for signal <wci_wslv_respF_q_1>.
    Found 2-bit comparator greater for signal <wciS0_SThreadBusy$cmp_gt0000> created at line 276.
    Summary:
	inferred 180 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <mkGbeWrk> synthesized.


Synthesizing Unit <mkPWrk_n210>.
    Related source file is "../../rtl/mkPWrk_n210.v".
WARNING:Xst:647 - Input <wciS0_MFlag> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <wci_wslv_wciReq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_wEdge$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_wEdge$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_sThreadBusy_pw$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_sThreadBusy_d> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_sFlagReg_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_sFlagReg_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_respF_x_wire$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_respF_dequeueing$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_reqF_r_enq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_reqF_r_clr$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_reqF$D_OUT<67:54>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_ctlAckReg_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_cEdge> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mData_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mData_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mCmd_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mCmd_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mByteEn_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mByteEn_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mAddr_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mAddr_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mAddrSpace_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mAddrSpace_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h24410> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h20103> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h19959> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h19784> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <i2cC_tSDA$IO> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <i2cC_tSCL$IO> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <i2cC_pwTick$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <flashC_mosiReg_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <flashC_mosiReg_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <flashC_misoReg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <flashC_csReg_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <flashC_csReg_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <flashC_clkReg_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <flashC_clkReg_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <wci_wslv_cState>.
    Found 87x2-bit ROM for signal <COND_501$rom0000>.
    Found 117x3-bit ROM for signal <COND_501$rom0001>.
    Found 32-bit register for signal <aReg>.
    Found 8-bit down counter for signal <doGetMAC>.
    Found 1-bit register for signal <flashC_clkReg>.
    Found 1-bit register for signal <flashC_waitReg>.
    Found 32-bit register for signal <flashCtrl>.
    Found 8-bit register for signal <i2cC_rAddress>.
    Found 1-bit register for signal <i2cC_rOutEn>.
    Found 1-bit register for signal <i2cC_rSCL>.
    Found 1-bit register for signal <i2cC_rSDA>.
    Found 7-bit register for signal <i2cC_rSlaveAddr>.
    Found 1-bit register for signal <i2cC_rState>.
    Found 1-bit register for signal <i2cC_rWrite>.
    Found 8-bit register for signal <i2cC_rWriteData>.
    Found 1-bit register for signal <i2cC_vrReadData>.
    Found 1-bit register for signal <i2cC_vrReadData_1>.
    Found 1-bit register for signal <i2cC_vrReadData_2>.
    Found 1-bit register for signal <i2cC_vrReadData_3>.
    Found 1-bit register for signal <i2cC_vrReadData_4>.
    Found 1-bit register for signal <i2cC_vrReadData_5>.
    Found 1-bit register for signal <i2cC_vrReadData_6>.
    Found 1-bit register for signal <i2cC_vrReadData_7>.
    Found 48-bit register for signal <macV>.
    Found 1-bit 117-to-1 multiplexer for signal <MUX_i2cC_rSDA$write_1__VAL_1>.
    Found 1-bit 87-to-1 multiplexer for signal <MUX_i2cC_rSDA$write_1__VAL_2>.
    Found 2-bit adder for signal <MUX_wci_wslv_respF_c_r$write_1__VAL_1>.
    Found 2-bit subtractor for signal <MUX_wci_wslv_respF_c_r$write_1__VAL_2>.
    Found 32-bit register for signal <rdReg>.
    Found 1-bit register for signal <splitReadInFlight>.
    Found 4-bit register for signal <wci_wslv_cState>.
    Found 1-bit register for signal <wci_wslv_ctlAckReg>.
    Found 1-bit register for signal <wci_wslv_ctlOpActive>.
    Found 1-bit register for signal <wci_wslv_illegalEdge>.
    Found 1-bit register for signal <wci_wslv_isReset_isInReset>.
    Found 4-bit register for signal <wci_wslv_nState>.
    Found 2-bit register for signal <wci_wslv_reqF_countReg>.
    Found 2-bit addsub for signal <wci_wslv_reqF_countReg$D_IN>.
    Found 1-bit xor2 for signal <wci_wslv_reqF_countReg$EN>.
    Found 2-bit register for signal <wci_wslv_respF_c_r>.
    Found 34-bit register for signal <wci_wslv_respF_q_0>.
    Found 34-bit register for signal <wci_wslv_respF_q_1>.
    Found 2-bit comparator greater for signal <wciS0_SThreadBusy$cmp_gt0000> created at line 519.
    Found 32-bit register for signal <wdReg>.
    Found 8-bit adder for signal <x__h21933>.
    Summary:
	inferred   2 ROM(s).
	inferred   1 Counter(s).
	inferred 299 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <mkPWrk_n210> synthesized.


Synthesizing Unit <mkSMAdapter4B_1>.
    Related source file is "../../rtl/mkSMAdapter4B.v".
WARNING:Xst:647 - Input <wmiM0_SRespLast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wciS0_MFlag> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <x__h19302<31:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsi_Es_mReqLast_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsi_Es_mReqInfo_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsi_Es_mReqInfo_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsi_Es_mData_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsi_Es_mData_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsi_Es_mDataInfo_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsi_Es_mCmd_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsi_Es_mCmd_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsi_Es_mByteEn_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsi_Es_mByteEn_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsi_Es_mBurstPrecise_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsi_Es_mBurstLength_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsi_Es_mBurstLength_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiS_wsiReq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiS_reqFifo_r_enq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiS_reqFifo_r_clr$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiS_reqFifo_doResetEnq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiS_reqFifo_doResetDeq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiS_reqFifo_doResetClr$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiS_peerIsReady_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiS_peerIsReady_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiS_operateD_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiS_operateD_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiS_mesgWordLength> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiM_sThreadBusy_pw$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiM_reqFifo_x_wire$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiM_reqFifo_x_wire$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiM_reqFifo_dequeueing$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiM_peerIsReady_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiM_peerIsReady_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiM_operateD_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiM_operateD_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiBurstLength__h19161<15:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmiResponse$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_trafficSticky> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_statusR> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_sThreadBusy_d_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_sThreadBusy_d_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_sDataThreadBusy_d_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_sDataThreadBusy_d_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_respF$D_OUT<33:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_reqF_x_wire$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_peerIsReady_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_peerIsReady_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_operateD_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_operateD_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_mFlagF_x_wire$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_mFlagF_x_wire$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_errorSticky> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_dhF_x_wire$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_dhF_x_wire$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_dhF_enqueueing$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_busyWithMessage> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_Em_sResp_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_Em_sResp_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_Em_sData_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_Em_sData_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_wciReq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_wEdge$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_wEdge$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_sThreadBusy_pw$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_sThreadBusy_d> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_sFlagReg_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_sFlagReg_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_respF_x_wire$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_respF_dequeueing$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_reqF_r_enq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_reqF_r_clr$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_reqF$D_OUT<67:40>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_ctlAckReg_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_cEdge> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mData_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mData_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mCmd_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mCmd_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mByteEn_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mByteEn_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mAddr_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mAddr_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mAddrSpace_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mAddrSpace_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h4048> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h3904> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h3729> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h25563> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h24901> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h24705> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h24522> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h23174> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h23115> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h18699> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <respF_wDataOut$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <respF_wDataOut$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <respF_wDataIn$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <respF_pwDequeue$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <readyToRequest> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mesgPreRequest_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mesgPreRequest_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <firstMsgReq> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fabRespCredit_acc_v2$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fabRespCredit_acc_v2$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fabRespCredit_acc_v1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fabRespCredit_acc_v1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <b__h18410<23:16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_3> for signal <wsiM_burstKind>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | wciS0_Clk                 (rising_edge)        |
    | Clock enable       | wsiM_burstKind$EN         (positive)           |
    | Reset              | wciS0_MReset_n            (negative)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <wci_wslv_cState>.
    Found 12-bit adder for signal <b__h15473>.
    Found 24-bit adder for signal <b__h18410>.
    Found 12-bit comparator greater for signal <CAN_FIRE_RL_wmrd_mesgBodyPreRequest$cmp_gt0000> created at line 1197.
    Found 1-bit register for signal <endOfMessage>.
    Found 32-bit up counter for signal <errCount>.
    Found 32-bit comparator not equal for signal <errCount$cmp_ne0000> created at line 1786.
    Found 12-bit register for signal <fabRespCredit_value>.
    Found 14-bit register for signal <fabWordsCurReq>.
    Found 14-bit comparator lessequal for signal <fabWordsCurReq$cmp_le0000> created at line 1800.
    Found 14-bit register for signal <fabWordsRemain>.
    Found 32-bit register for signal <lastMesg>.
    Found 32-bit register for signal <mesgCount>.
    Found 14-bit register for signal <mesgLengthSoFar>.
    Found 1-bit register for signal <mesgPreRequest>.
    Found 14-bit register for signal <mesgReqAddr>.
    Found 1-bit register for signal <mesgReqOK>.
    Found 14-bit adder for signal <mlB__h23529>.
    Found 3-bit adder for signal <mlInc__h23528$add0000> created at line 2560.
    Found 12-bit adder for signal <MUX_fabRespCredit_value$addsub0000> created at line 1497.
    Found 12-bit adder for signal <MUX_fabRespCredit_value$write_1__VAL_2>.
    Found 14-bit subtractor for signal <MUX_fabWordsRemain$write_1__VAL_2>.
    Found 32-bit adder for signal <MUX_mesgCount$write_1__VAL_2>.
    Found 14-bit adder for signal <MUX_mesgReqAddr$write_1__VAL_2>.
    Found 16-bit subtractor for signal <MUX_unrollCnt$write_1__VAL_2>.
    Found 2-bit adder for signal <MUX_wci_wslv_respF_c_r$write_1__VAL_1>.
    Found 2-bit subtractor for signal <MUX_wci_wslv_respF_c_r$write_1__VAL_2>.
    Found 2-bit adder for signal <MUX_wmi_dhF_c_r$write_1__VAL_1>.
    Found 2-bit subtractor for signal <MUX_wmi_dhF_c_r$write_1__VAL_2>.
    Found 2-bit adder for signal <MUX_wmi_mFlagF_c_r$write_1__VAL_1>.
    Found 2-bit subtractor for signal <MUX_wmi_mFlagF_c_r$write_1__VAL_2>.
    Found 2-bit adder for signal <MUX_wmi_reqF_c_r$write_1__VAL_1>.
    Found 2-bit subtractor for signal <MUX_wmi_reqF_c_r$write_1__VAL_2>.
    Found 2-bit adder for signal <MUX_wsiM_reqFifo_c_r$write_1__VAL_1>.
    Found 2-bit subtractor for signal <MUX_wsiM_reqFifo_c_r$write_1__VAL_2>.
    Found 12-bit comparator equal for signal <MUX_wsiM_reqFifo_x_wire$cmp_eq0000> created at line 1601.
    Found 9-bit register for signal <opcode>.
    Found 1-bit register for signal <readyToPush>.
    Found 74-bit register for signal <respF_rCache>.
    Found 12-bit register for signal <respF_rRdPtr>.
    Found 12-bit up counter for signal <respF_rWrPtr>.
    Found 32-bit register for signal <smaCtrl>.
    Found 32-bit register for signal <thisMesg>.
    Found 16-bit register for signal <unrollCnt>.
    Found 32-bit up counter for signal <valExpect>.
    Found 4-bit register for signal <wci_wslv_cState>.
    Found 1-bit register for signal <wci_wslv_ctlAckReg>.
    Found 1-bit register for signal <wci_wslv_ctlOpActive>.
    Found 1-bit register for signal <wci_wslv_illegalEdge>.
    Found 1-bit register for signal <wci_wslv_isReset_isInReset>.
    Found 4-bit register for signal <wci_wslv_nState>.
    Found 2-bit register for signal <wci_wslv_reqF_countReg>.
    Found 2-bit addsub for signal <wci_wslv_reqF_countReg$D_IN>.
    Found 1-bit xor2 for signal <wci_wslv_reqF_countReg$EN>.
    Found 2-bit register for signal <wci_wslv_respF_c_r>.
    Found 34-bit register for signal <wci_wslv_respF_q_0>.
    Found 34-bit register for signal <wci_wslv_respF_q_1>.
    Found 2-bit comparator greater for signal <wciS0_SThreadBusy$cmp_gt0000> created at line 1057.
    Found 12-bit comparator not equal for signal <WILL_FIRE_RL_wmrd_mesgResptoWsi$cmp_ne0000> created at line 1369.
    Found 2-bit register for signal <wmi_dhF_c_r>.
    Found 38-bit register for signal <wmi_dhF_q_0>.
    Found 38-bit register for signal <wmi_dhF_q_1>.
    Found 1-bit register for signal <wmi_isReset_isInReset>.
    Found 2-bit register for signal <wmi_mFlagF_c_r>.
    Found 32-bit register for signal <wmi_mFlagF_q_0>.
    Found 32-bit register for signal <wmi_mFlagF_q_1>.
    Found 1-bit register for signal <wmi_operateD>.
    Found 1-bit register for signal <wmi_peerIsReady>.
    Found 2-bit register for signal <wmi_reqF_c_r>.
    Found 32-bit register for signal <wmi_reqF_q_0>.
    Found 32-bit register for signal <wmi_reqF_q_1>.
    Found 12-bit adder for signal <wmi_respF_i_notEmpty__36_AND_smaCtrl_65_BIT_4__ETC___d541$addsub0000> created at line 2594.
    Found 12-bit comparator not equal for signal <wmi_respF_i_notEmpty__36_AND_smaCtrl_65_BIT_4__ETC___d541$cmp_ne0000> created at line 2594.
    Found 1-bit register for signal <wmi_sDataThreadBusy_d>.
    Found 32-bit register for signal <wmi_sFlagReg>.
    Found 1-bit register for signal <wmi_sThreadBusy_d>.
    Found 32-bit up counter for signal <wmwtBeginCount>.
    Found 32-bit up counter for signal <wmwtFinalCount>.
    Found 32-bit up counter for signal <wmwtPushCount>.
    Found 32-bit up counter for signal <wsiM_iMesgCount>.
    Found 1-bit register for signal <wsiM_isReset_isInReset>.
    Found 1-bit register for signal <wsiM_operateD>.
    Found 1-bit register for signal <wsiM_peerIsReady>.
    Found 32-bit up counter for signal <wsiM_pMesgCount>.
    Found 2-bit register for signal <wsiM_reqFifo_c_r>.
    Found 61-bit register for signal <wsiM_reqFifo_q_0>.
    Found 61-bit register for signal <wsiM_reqFifo_q_1>.
    Found 8-bit register for signal <wsiM_statusR>.
    Found 1-bit register for signal <wsiM_sThreadBusy_d>.
    Found 32-bit up counter for signal <wsiM_tBusyCount>.
    Found 1-bit register for signal <wsiM_trafficSticky>.
    Found 1-bit register for signal <wsiS_isReset_isInReset>.
    Found 1-bit register for signal <wsiS_operateD>.
    Found 2-bit down counter for signal <wsiS_reqFifo_countReg>.
    Found 1-bit register for signal <wsiS_reqFifo_levelsValid>.
    Found 8-bit register for signal <wsiS_statusR>.
    Found 2-bit comparator greater for signal <wsiS_sThreadBusy_dw$wget>.
    Found 12-bit adder for signal <x__h16878>.
    Found 14-bit comparator equal for signal <x__h18954>.
    Found 6-bit comparator lessequal for signal <x__h19302$cmp_le0000> created at line 2606.
    Found 6-bit comparator lessequal for signal <x__h19302$cmp_le0001> created at line 2606.
    Found 3-bit adder for signal <x__h23735>.
    Found 3-bit adder for signal <x__h23747>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  10 Counter(s).
	inferred 790 D-type flip-flop(s).
	inferred  25 Adder/Subtractor(s).
	inferred  11 Comparator(s).
Unit <mkSMAdapter4B_1> synthesized.


Synthesizing Unit <mkSMAdapter4B_2>.
    Related source file is "../../rtl/mkSMAdapter4B.v".
WARNING:Xst:647 - Input <wmiM0_SRespLast> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wciS0_MFlag> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <x__h19302<31:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsi_Es_mReqLast_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsi_Es_mReqInfo_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsi_Es_mReqInfo_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsi_Es_mData_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsi_Es_mData_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsi_Es_mDataInfo_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsi_Es_mCmd_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsi_Es_mCmd_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsi_Es_mByteEn_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsi_Es_mByteEn_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsi_Es_mBurstPrecise_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsi_Es_mBurstLength_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsi_Es_mBurstLength_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiS_wsiReq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiS_reqFifo_r_enq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiS_reqFifo_r_clr$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiS_reqFifo_doResetEnq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiS_reqFifo_doResetDeq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiS_reqFifo_doResetClr$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiS_peerIsReady_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiS_peerIsReady_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiS_operateD_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiS_operateD_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiS_mesgWordLength> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiM_sThreadBusy_pw$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiM_reqFifo_x_wire$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiM_reqFifo_x_wire$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiM_reqFifo_dequeueing$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiM_peerIsReady_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiM_peerIsReady_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiM_operateD_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiM_operateD_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiBurstLength__h19161<15:12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_wmiResponse$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_trafficSticky> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_statusR> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_sThreadBusy_d_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_sThreadBusy_d_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_sDataThreadBusy_d_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_sDataThreadBusy_d_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_respF$D_OUT<33:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_reqF_x_wire$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_peerIsReady_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_peerIsReady_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_operateD_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_operateD_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_mFlagF_x_wire$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_mFlagF_x_wire$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_errorSticky> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_dhF_x_wire$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_dhF_x_wire$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_dhF_enqueueing$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_busyWithMessage> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_Em_sResp_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_Em_sResp_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_Em_sData_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wmi_Em_sData_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_wciReq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_wEdge$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_wEdge$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_sThreadBusy_pw$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_sThreadBusy_d> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_sFlagReg_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_sFlagReg_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_respF_x_wire$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_respF_dequeueing$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_reqF_r_enq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_reqF_r_clr$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_reqF$D_OUT<67:40>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_ctlAckReg_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_cEdge> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mData_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mData_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mCmd_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mCmd_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mByteEn_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mByteEn_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mAddr_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mAddr_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mAddrSpace_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mAddrSpace_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h4048> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h3904> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h3729> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h25563> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h24901> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h24705> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h24522> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h23174> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h23115> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h18699> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <respF_wDataOut$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <respF_wDataOut$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <respF_wDataIn$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <respF_pwDequeue$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <readyToRequest> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mesgPreRequest_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mesgPreRequest_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <firstMsgReq> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fabRespCredit_acc_v2$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fabRespCredit_acc_v2$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fabRespCredit_acc_v1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fabRespCredit_acc_v1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <b__h18410<23:16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_4> for signal <wsiM_burstKind>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | wciS0_Clk                 (rising_edge)        |
    | Clock enable       | wsiM_burstKind$EN         (positive)           |
    | Reset              | wciS0_MReset_n            (negative)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <wsiS_burstKind>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | wciS0_Clk                 (rising_edge)        |
    | Clock enable       | wsiS_burstKind$EN         (positive)           |
    | Reset              | wciS0_MReset_n            (negative)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <wci_wslv_cState>.
    Found 32-bit register for signal <abortCount>.
    Found 32-bit adder for signal <abortCount$D_IN>.
    Found 12-bit adder for signal <b__h15473>.
    Found 24-bit adder for signal <b__h18410>.
    Found 12-bit comparator greater for signal <CAN_FIRE_RL_wmrd_mesgBodyPreRequest$cmp_gt0000> created at line 1197.
    Found 1-bit register for signal <endOfMessage>.
    Found 32-bit up counter for signal <errCount>.
    Found 32-bit comparator not equal for signal <errCount$cmp_ne0000> created at line 1786.
    Found 12-bit register for signal <fabRespCredit_value>.
    Found 14-bit register for signal <fabWordsCurReq>.
    Found 14-bit comparator lessequal for signal <fabWordsCurReq$cmp_le0000> created at line 1800.
    Found 14-bit register for signal <fabWordsRemain>.
    Found 32-bit register for signal <lastMesg>.
    Found 32-bit register for signal <mesgCount>.
    Found 14-bit register for signal <mesgLengthSoFar>.
    Found 1-bit register for signal <mesgPreRequest>.
    Found 14-bit register for signal <mesgReqAddr>.
    Found 1-bit register for signal <mesgReqOK>.
    Found 14-bit adder for signal <mlB__h23529>.
    Found 3-bit adder for signal <mlInc__h23528$add0000> created at line 2560.
    Found 12-bit adder for signal <MUX_fabRespCredit_value$addsub0000> created at line 1497.
    Found 12-bit adder for signal <MUX_fabRespCredit_value$write_1__VAL_2>.
    Found 14-bit subtractor for signal <MUX_fabWordsRemain$write_1__VAL_2>.
    Found 32-bit adder for signal <MUX_mesgCount$write_1__VAL_2>.
    Found 14-bit adder for signal <MUX_mesgReqAddr$write_1__VAL_2>.
    Found 16-bit subtractor for signal <MUX_unrollCnt$write_1__VAL_2>.
    Found 2-bit adder for signal <MUX_wci_wslv_respF_c_r$write_1__VAL_1>.
    Found 2-bit subtractor for signal <MUX_wci_wslv_respF_c_r$write_1__VAL_2>.
    Found 2-bit adder for signal <MUX_wmi_dhF_c_r$write_1__VAL_1>.
    Found 2-bit subtractor for signal <MUX_wmi_dhF_c_r$write_1__VAL_2>.
    Found 2-bit adder for signal <MUX_wmi_mFlagF_c_r$write_1__VAL_1>.
    Found 2-bit subtractor for signal <MUX_wmi_mFlagF_c_r$write_1__VAL_2>.
    Found 2-bit adder for signal <MUX_wmi_reqF_c_r$write_1__VAL_1>.
    Found 2-bit subtractor for signal <MUX_wmi_reqF_c_r$write_1__VAL_2>.
    Found 2-bit adder for signal <MUX_wsiM_reqFifo_c_r$write_1__VAL_1>.
    Found 2-bit subtractor for signal <MUX_wsiM_reqFifo_c_r$write_1__VAL_2>.
    Found 12-bit comparator equal for signal <MUX_wsiM_reqFifo_x_wire$cmp_eq0000> created at line 1601.
    Found 9-bit register for signal <opcode>.
    Found 1-bit register for signal <readyToPush>.
    Found 74-bit register for signal <respF_rCache>.
    Found 12-bit register for signal <respF_rRdPtr>.
    Found 12-bit up counter for signal <respF_rWrPtr>.
    Found 32-bit register for signal <smaCtrl>.
    Found 32-bit register for signal <thisMesg>.
    Found 16-bit register for signal <unrollCnt>.
    Found 32-bit up counter for signal <valExpect>.
    Found 4-bit register for signal <wci_wslv_cState>.
    Found 1-bit register for signal <wci_wslv_ctlAckReg>.
    Found 1-bit register for signal <wci_wslv_ctlOpActive>.
    Found 1-bit register for signal <wci_wslv_illegalEdge>.
    Found 1-bit register for signal <wci_wslv_isReset_isInReset>.
    Found 4-bit register for signal <wci_wslv_nState>.
    Found 2-bit register for signal <wci_wslv_reqF_countReg>.
    Found 2-bit addsub for signal <wci_wslv_reqF_countReg$D_IN>.
    Found 1-bit xor2 for signal <wci_wslv_reqF_countReg$EN>.
    Found 2-bit register for signal <wci_wslv_respF_c_r>.
    Found 34-bit register for signal <wci_wslv_respF_q_0>.
    Found 34-bit register for signal <wci_wslv_respF_q_1>.
    Found 2-bit comparator greater for signal <wciS0_SThreadBusy$cmp_gt0000> created at line 1057.
    Found 12-bit comparator not equal for signal <WILL_FIRE_RL_wmrd_mesgResptoWsi$cmp_ne0000> created at line 1369.
    Found 2-bit register for signal <wmi_dhF_c_r>.
    Found 38-bit register for signal <wmi_dhF_q_0>.
    Found 38-bit register for signal <wmi_dhF_q_1>.
    Found 1-bit register for signal <wmi_isReset_isInReset>.
    Found 2-bit register for signal <wmi_mFlagF_c_r>.
    Found 32-bit register for signal <wmi_mFlagF_q_0>.
    Found 32-bit register for signal <wmi_mFlagF_q_1>.
    Found 1-bit register for signal <wmi_operateD>.
    Found 1-bit register for signal <wmi_peerIsReady>.
    Found 2-bit register for signal <wmi_reqF_c_r>.
    Found 32-bit register for signal <wmi_reqF_q_0>.
    Found 32-bit register for signal <wmi_reqF_q_1>.
    Found 12-bit adder for signal <wmi_respF_i_notEmpty__36_AND_smaCtrl_65_BIT_4__ETC___d541$addsub0000> created at line 2594.
    Found 12-bit comparator not equal for signal <wmi_respF_i_notEmpty__36_AND_smaCtrl_65_BIT_4__ETC___d541$cmp_ne0000> created at line 2594.
    Found 1-bit register for signal <wmi_sDataThreadBusy_d>.
    Found 32-bit register for signal <wmi_sFlagReg>.
    Found 1-bit register for signal <wmi_sThreadBusy_d>.
    Found 32-bit up counter for signal <wmwtBeginCount>.
    Found 32-bit up counter for signal <wmwtFinalCount>.
    Found 32-bit up counter for signal <wmwtPushCount>.
    Found 32-bit up counter for signal <wsiM_iMesgCount>.
    Found 1-bit register for signal <wsiM_isReset_isInReset>.
    Found 1-bit register for signal <wsiM_operateD>.
    Found 32-bit up counter for signal <wsiM_pMesgCount>.
    Found 2-bit register for signal <wsiM_reqFifo_c_r>.
    Found 61-bit register for signal <wsiM_reqFifo_q_0>.
    Found 61-bit register for signal <wsiM_reqFifo_q_1>.
    Found 8-bit register for signal <wsiM_statusR>.
    Found 1-bit register for signal <wsiM_sThreadBusy_d>.
    Found 32-bit adder for signal <wsiM_tBusyCount$D_IN>.
    Found 1-bit register for signal <wsiM_trafficSticky>.
    Found 32-bit up counter for signal <wsiS_iMesgCount>.
    Found 1-bit register for signal <wsiS_isReset_isInReset>.
    Found 1-bit register for signal <wsiS_operateD>.
    Found 1-bit register for signal <wsiS_peerIsReady>.
    Found 32-bit up counter for signal <wsiS_pMesgCount>.
    Found 2-bit register for signal <wsiS_reqFifo_countReg>.
    Found 2-bit addsub for signal <wsiS_reqFifo_countReg$D_IN>.
    Found 1-bit xor2 for signal <wsiS_reqFifo_countReg$EN>.
    Found 1-bit register for signal <wsiS_reqFifo_levelsValid>.
    Found 8-bit register for signal <wsiS_statusR>.
    Found 2-bit comparator greater for signal <wsiS_sThreadBusy_dw$wget>.
    Found 32-bit up counter for signal <wsiS_tBusyCount>.
    Found 1-bit register for signal <wsiS_trafficSticky>.
    Found 12-bit register for signal <wsiS_wordCount>.
    Found 12-bit adder for signal <wsiS_wordCount$addsub0000> created at line 2496.
    Found 12-bit adder for signal <x__h16878>.
    Found 14-bit comparator equal for signal <x__h18954>.
    Found 6-bit comparator lessequal for signal <x__h19302$cmp_le0000> created at line 2606.
    Found 6-bit comparator lessequal for signal <x__h19302$cmp_le0001> created at line 2606.
    Found 3-bit adder for signal <x__h23735>.
    Found 3-bit adder for signal <x__h23747>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred  11 Counter(s).
	inferred 837 D-type flip-flop(s).
	inferred  29 Adder/Subtractor(s).
	inferred  11 Comparator(s).
Unit <mkSMAdapter4B_2> synthesized.


Synthesizing Unit <SyncRegister_1>.
    Related source file is "../../libsrc/hdl/bsv/SyncRegister.v".
    Found 1-bit register for signal <dD_OUT<0>>.
    Found 1-bit register for signal <sDataSyncIn<0>>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <SyncRegister_1> synthesized.


Synthesizing Unit <SyncRegister_2>.
    Related source file is "../../libsrc/hdl/bsv/SyncRegister.v".
    Found 64-bit register for signal <dD_OUT>.
    Found 64-bit register for signal <sDataSyncIn>.
    Summary:
	inferred 128 D-type flip-flop(s).
Unit <SyncRegister_2> synthesized.


Synthesizing Unit <SyncRegister_3>.
    Related source file is "../../libsrc/hdl/bsv/SyncRegister.v".
    Found 2-bit register for signal <dD_OUT>.
    Found 2-bit register for signal <sDataSyncIn>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <SyncRegister_3> synthesized.


Synthesizing Unit <SyncRegister_4>.
    Related source file is "../../libsrc/hdl/bsv/SyncRegister.v".
    Found 28-bit register for signal <dD_OUT>.
    Found 28-bit register for signal <sDataSyncIn>.
    Summary:
	inferred  56 D-type flip-flop(s).
Unit <SyncRegister_4> synthesized.


Synthesizing Unit <SyncRegister_5>.
    Related source file is "../../libsrc/hdl/bsv/SyncRegister.v".
    Found 8-bit register for signal <dD_OUT>.
    Found 8-bit register for signal <sDataSyncIn>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <SyncRegister_5> synthesized.


Synthesizing Unit <MakeResetA>.
    Related source file is "../../libsrc/hdl/bsv/MakeResetA.v".
    Found 1-bit register for signal <rst_rnm0>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <MakeResetA> synthesized.


Synthesizing Unit <mkGMAC>.
    Related source file is "../../rtl/mkGMAC.v".
WARNING:Xst:1780 - Signal <v__h6418> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h12366> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <txRS_underflow_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <txRS_underflow_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <txRS_underflow> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <txRS_txOperateD_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <txRS_txOperateD_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <txRS_txER_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <txRS_txER_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <txRS_txDV_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <txRS_preambleCnt_incAction$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <txRS_preambleCnt_decAction$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <txRS_lenCnt_decAction$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <txRS_ifgCnt_incAction$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <txRS_crcDbgCnt_decAction$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxRS_rxOperateD_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxRS_rxOperateD_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxRS_rxDVD2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxRS_preambleCnt_decAction$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxRS_isSOF> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxRS_crcDbgCnt_decAction$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <gmacLED>.
    Found 12-bit adder for signal <MUX_rxRS_crcDbgCnt_value$addsub0000> created at line 974.
    Found 4-bit adder for signal <MUX_rxRS_preambleCnt_value$addsub0000> created at line 978.
    Found 32-bit comparator equal for signal <MUX_rxRS_rxF$cmp_eq0000> created at line 984.
    Found 12-bit adder for signal <MUX_txRS_crcDbgCnt_value$addsub0000> created at line 998.
    Found 3-bit subtractor for signal <MUX_txRS_emitFCS$write_1__VAL_2>.
    Found 5-bit subtractor for signal <MUX_txRS_ifgCnt_value$addsub0000> created at line 1003.
    Found 12-bit adder for signal <MUX_txRS_lenCnt_value$addsub0000> created at line 1007.
    Found 5-bit adder for signal <MUX_txRS_preambleCnt_value$addsub0000> created at line 1011.
    Found 12-bit register for signal <rxRS_crcDbgCnt_value>.
    Found 1-bit register for signal <rxRS_crcEnd>.
    Found 1-bit register for signal <rxRS_fullD>.
    Found 4-bit register for signal <rxRS_preambleCnt_value>.
    Found 1-bit register for signal <rxRS_rxActive>.
    Found 4-bit comparator greater for signal <rxRS_rxActive$cmp_gt0000> created at line 1143.
    Found 6-bit register for signal <rxRS_rxAPipe>.
    Found 8-bit register for signal <rxRS_rxData>.
    Found 1-bit register for signal <rxRS_rxDV>.
    Found 1-bit register for signal <rxRS_rxDVD>.
    Found 1-bit register for signal <rxRS_rxER>.
    Found 1-bit register for signal <rxRS_rxOperateD>.
    Found 48-bit register for signal <rxRS_rxPipe>.
    Found 12-bit register for signal <txRS_crcDbgCnt_value>.
    Found 1-bit register for signal <txRS_doPad>.
    Found 3-bit register for signal <txRS_emitFCS>.
    Found 5-bit register for signal <txRS_ifgCnt_value>.
    Found 1-bit register for signal <txRS_isSOF>.
    Found 12-bit register for signal <txRS_lenCnt_value>.
    Found 12-bit comparator less for signal <txRS_lenCnt_value_45_ULT_59___d293>.
    Found 5-bit register for signal <txRS_preambleCnt_value>.
    Found 5-bit comparator less for signal <txRS_preambleCnt_value_19_ULT_7___d291>.
    Found 1-bit register for signal <txRS_txActive>.
    Found 8-bit register for signal <txRS_txData>.
    Found 1-bit register for signal <txRS_txDV>.
    Found 1-bit register for signal <txRS_txER>.
    Found 1-bit register for signal <txRS_txOperateD>.
    Found 1-bit register for signal <txRS_unfD>.
    Summary:
	inferred 138 D-type flip-flop(s).
	inferred   7 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <mkGMAC> synthesized.


Synthesizing Unit <SyncRegister_6>.
    Related source file is "../../libsrc/hdl/bsv/SyncRegister.v".
    Found 16-bit register for signal <dD_OUT>.
    Found 16-bit register for signal <sDataSyncIn>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <SyncRegister_6> synthesized.


Synthesizing Unit <SyncRegister_7>.
    Related source file is "../../libsrc/hdl/bsv/SyncRegister.v".
    Found 32-bit register for signal <dD_OUT>.
    Found 32-bit register for signal <sDataSyncIn>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <SyncRegister_7> synthesized.


Synthesizing Unit <SyncRegister_8>.
    Related source file is "../../libsrc/hdl/bsv/SyncRegister.v".
    Found 128-bit register for signal <dD_OUT>.
    Found 128-bit register for signal <sDataSyncIn>.
    Summary:
	inferred 256 D-type flip-flop(s).
Unit <SyncRegister_8> synthesized.


Synthesizing Unit <mkOCCP>.
    Related source file is "../../rtl/mkOCCP.v".
WARNING:Xst:646 - Signal <wci_wciResponse_9$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wciResponse_8$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wciResponse_7$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wciResponse_6$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wciResponse_5$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wciResponse_4$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wciResponse_3$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wciResponse_2$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wciResponse_14$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wciResponse_13$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wciResponse_12$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wciResponse_11$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wciResponse_10$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wciResponse_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wciResponse$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sfCapSet_9_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sfCapSet_9_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sfCapSet_8_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sfCapSet_8_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sfCapSet_7_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sfCapSet_7_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sfCapSet_6_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sfCapSet_6_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sfCapSet_5_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sfCapSet_5_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sfCapSet_4_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sfCapSet_4_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sfCapSet_3_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sfCapSet_3_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sfCapSet_2_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sfCapSet_2_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sfCapSet_1_2$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sfCapSet_1_2$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sfCapSet_14_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sfCapSet_14_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sfCapSet_13_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sfCapSet_13_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sfCapSet_12_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sfCapSet_12_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sfCapSet_11_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sfCapSet_11_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sfCapSet_10_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sfCapSet_10_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sfCapSet_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sfCapSet_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sfCapClear_9_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sfCapClear_8_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sfCapClear_7_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sfCapClear_6_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sfCapClear_5_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sfCapClear_4_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sfCapClear_3_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sfCapClear_2_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sfCapClear_1_2$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sfCapClear_14_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sfCapClear_13_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sfCapClear_12_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sfCapClear_11_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sfCapClear_10_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sfCapClear_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sThreadBusy_pw_9$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sThreadBusy_pw_8$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sThreadBusy_pw_7$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sThreadBusy_pw_6$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sThreadBusy_pw_5$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sThreadBusy_pw_4$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sThreadBusy_pw_3$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sThreadBusy_pw_2$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sThreadBusy_pw_14$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sThreadBusy_pw_13$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sThreadBusy_pw_12$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sThreadBusy_pw_11$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sThreadBusy_pw_10$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sThreadBusy_pw_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_sThreadBusy_pw$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_respTimrAct_9> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_respTimrAct_8> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_respTimrAct_7> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_respTimrAct_6> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_respTimrAct_5> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_respTimrAct_4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_respTimrAct_3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_respTimrAct_2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_respTimrAct_14> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_respTimrAct_13> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_respTimrAct_12> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_respTimrAct_11> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_respTimrAct_10> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_respTimrAct_1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_respTimrAct> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_respF_9$D_OUT<33:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_respF_8$D_OUT<33:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_respF_7$D_OUT<33:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_respF_6$D_OUT<33:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_respF_5$D_OUT<33:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_respF_4$D_OUT<33:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_respF_3$D_OUT<33:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_respF_2$D_OUT<33:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_respF_14$D_OUT<33:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_respF_13$D_OUT<33:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_respF_12$D_OUT<33:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_respF_11$D_OUT<33:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_respF_10$D_OUT<33:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_respF_1$D_OUT<33:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_respF$D_OUT<33:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_reqF_x_wire$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_reqF_enqueueing$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_reqF_9_x_wire$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_reqF_9_enqueueing$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_reqF_8_x_wire$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_reqF_8_enqueueing$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_reqF_7_x_wire$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_reqF_7_enqueueing$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_reqF_6_x_wire$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_reqF_6_enqueueing$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_reqF_5_x_wire$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_reqF_5_enqueueing$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_reqF_4_x_wire$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_reqF_4_enqueueing$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_reqF_3_x_wire$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_reqF_3_enqueueing$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_reqF_2_x_wire$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_reqF_2_enqueueing$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_reqF_1_x_wire$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_reqF_1_enqueueing$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_reqF_14_x_wire$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_reqF_14_enqueueing$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_reqF_13_x_wire$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_reqF_13_enqueueing$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_reqF_12_x_wire$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_reqF_12_enqueueing$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_reqF_11_x_wire$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_reqF_11_enqueueing$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_reqF_10_x_wire$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_reqF_10_enqueueing$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_resp_w_9$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_resp_w_9$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_resp_w_8$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_resp_w_8$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_resp_w_7$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_resp_w_7$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_resp_w_6$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_resp_w_6$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_resp_w_5$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_resp_w_5$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_resp_w_4$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_resp_w_4$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_resp_w_3$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_resp_w_3$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_resp_w_2$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_resp_w_2$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_resp_w_14$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_resp_w_14$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_resp_w_13$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_resp_w_13$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_resp_w_12$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_resp_w_12$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_resp_w_11$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_resp_w_11$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_resp_w_10$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_resp_w_10$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_resp_w_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_resp_w_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_resp_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_resp_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_respData_w_9$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_respData_w_9$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_respData_w_8$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_respData_w_8$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_respData_w_7$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_respData_w_7$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_respData_w_6$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_respData_w_6$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_respData_w_5$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_respData_w_5$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_respData_w_4$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_respData_w_4$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_respData_w_3$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_respData_w_3$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_respData_w_2$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_respData_w_2$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_respData_w_14$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_respData_w_14$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_respData_w_13$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_respData_w_13$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_respData_w_12$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_respData_w_12$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_respData_w_11$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_respData_w_11$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_respData_w_10$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_respData_w_10$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_respData_w_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_respData_w_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_respData_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_Emv_respData_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <warmResetP_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <warmResetP_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <warmResetP> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h98138> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h98066> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h97994> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h97922> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h97850> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h97778> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h97706> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h97634> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h97562> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h97490> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h97418> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h97346> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h97274> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h97202> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h97130> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h89726> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h89147> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h89038> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h88459> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h88350> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h87771> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h87662> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h87083> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h86974> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h86395> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h86286> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h85707> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h85598> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h85019> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h84910> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h84331> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h84222> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h83643> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h83534> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h82955> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h82846> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h82267> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h82158> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h81579> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h81470> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h80891> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h80782> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h80203> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h80094> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h79502> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h75207> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h75118> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h75028> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h74799> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h74710> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h74620> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h74396> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h74307> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h74217> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h70767> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h70678> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h70588> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h70359> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h70270> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h70180> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h69956> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h69867> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h69777> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h66327> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h66238> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h66148> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h65919> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h65830> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h65740> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h65516> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h65427> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h65337> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h61887> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h61798> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h61708> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h61479> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h61390> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h61300> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h61076> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h60987> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h60897> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h57447> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h57358> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h57268> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h57039> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h56950> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h56860> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h56636> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h56547> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h56457> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h53007> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h52918> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h52828> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h52599> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h52510> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h52420> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h52196> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h52107> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h52017> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h48567> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h48478> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h48388> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h48159> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h48070> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h47980> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h47756> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h47667> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h47577> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h44127> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h44038> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h43948> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h43719> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h43630> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h43540> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h43316> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h43227> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h43137> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h39687> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h39598> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h39508> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h39279> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h39190> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h39100> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h38876> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h38787> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h38697> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h35247> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h35158> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h35068> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h34839> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h34750> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h34660> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h34436> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h34347> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h34257> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h30807> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h30718> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h30628> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h30399> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h30310> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h30220> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h29996> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h29907> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h29817> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h26367> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h26278> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h26188> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h25959> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h25870> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h25780> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h25556> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h25467> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h25377> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h21927> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h21838> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h21748> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h21519> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h21430> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h21340> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h21116> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h21027> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h20937> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h17487> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h17398> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h17308> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h17079> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h16990> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h16900> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h16676> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h16587> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h16497> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h13047> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h12958> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h12868> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h12639> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h12550> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h12460> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h12236> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h12147> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h12057> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h106171> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h106118> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <uuidV$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <uuidV$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <timeServ_ppsExtCapture> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <timeServ_jamFrac_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <timeServ_jamFracVal_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <timeServ_jamFracVal_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <switch_d> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rom_serverAdapter_writeWithResp$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rom_serverAdapter_writeWithResp$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rom_serverAdapter_s1_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rom_serverAdapter_s1_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rom_serverAdapter_outData_enqData$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rom_serverAdapter_cnt_3$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rom_serverAdapter_cnt_3$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rom_serverAdapter_cnt_2$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rom_serverAdapter_cnt_2$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rom_serverAdapter_cnt_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rom_serverAdapter_cnt_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dna_shftReg_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dna_rdReg_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <deviceDNA$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <devDNAV$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <_281474976710656_MINUS_timeServ_delSecond__q1<27:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <wci_reqPend>.
    Using one-hot encoding for signal <wci_reqPend_1>.
    Using one-hot encoding for signal <wci_reqPend_10>.
    Using one-hot encoding for signal <wci_reqPend_11>.
    Using one-hot encoding for signal <wci_reqPend_12>.
    Using one-hot encoding for signal <wci_reqPend_13>.
    Using one-hot encoding for signal <wci_reqPend_14>.
    Using one-hot encoding for signal <wci_reqPend_2>.
    Using one-hot encoding for signal <wci_reqPend_3>.
    Using one-hot encoding for signal <wci_reqPend_4>.
    Using one-hot encoding for signal <wci_reqPend_5>.
    Using one-hot encoding for signal <wci_reqPend_6>.
    Using one-hot encoding for signal <wci_reqPend_7>.
    Using one-hot encoding for signal <wci_reqPend_8>.
    Using one-hot encoding for signal <wci_reqPend_9>.
    Found 3-bit comparator less for signal <CAN_FIRE_RL_cpDispatch_F_T_F_F$cmp_lt0000> created at line 5716.
    Found 32-bit register for signal <cpControl>.
    Found 65-bit register for signal <cpReq>.
    Found 8-bit comparator less for signal <cpReq_363_BITS_11_TO_4_366_ULT_0x30___d2438>.
    Found 8-bit comparator less for signal <cpReq_363_BITS_11_TO_4_366_ULT_0xC0___d2594>.
    Found 24-bit comparator less for signal <cpReq_363_BITS_27_TO_4_436_ULT_0x1000___d2866>.
    Found 24-bit comparator less for signal <cpReq_363_BITS_27_TO_4_436_ULT_0x100___d2437>.
    Found 64-bit register for signal <deltaTime>.
    Found 64-bit subtractor for signal <deltaTime$D_IN>.
    Found 1-bit register for signal <dispatched>.
    Found 7-bit up counter for signal <dna_cnt>.
    Found 1-bit register for signal <dna_rdReg>.
    Found 1-bit register for signal <dna_shftReg>.
    Found 7-bit comparator greatequal for signal <dna_shftReg_1$cmp_ge0000> created at line 10678.
    Found 7-bit comparator lessequal for signal <dna_shftReg_1$cmp_le0000> created at line 10678.
    Found 57-bit register for signal <dna_sr>.
    Found 33-bit 4-to-1 multiplexer for signal <IF_adminResp2F_notEmpty__304_THEN_adminResp2F__ETC___d2342>.
    Found 2-bit comparator not equal for signal <IF_timeServ_ppsOK_7_THEN_timeServ_ppsExtSync_d_ETC___d6067$cmp_ne0000> created at line 16679.
    Found 1-bit 16-to-1 multiplexer for signal <IF_wrkAct_077_EQ_0_078_THEN_wci_respF_i_notEmp_ETC___d6132>.
    Found 32-bit adder for signal <MUX_readCntReg$write_1__VAL_2>.
    Found 1-bit adder for signal <MUX_wci_reqF_10_c_r$write_1__VAL_1>.
    Found 1-bit subtractor for signal <MUX_wci_reqF_10_c_r$write_1__VAL_2>.
    Found 1-bit adder for signal <MUX_wci_reqF_11_c_r$write_1__VAL_1>.
    Found 1-bit subtractor for signal <MUX_wci_reqF_11_c_r$write_1__VAL_2>.
    Found 1-bit adder for signal <MUX_wci_reqF_12_c_r$write_1__VAL_1>.
    Found 1-bit subtractor for signal <MUX_wci_reqF_12_c_r$write_1__VAL_2>.
    Found 1-bit adder for signal <MUX_wci_reqF_13_c_r$write_1__VAL_1>.
    Found 1-bit subtractor for signal <MUX_wci_reqF_13_c_r$write_1__VAL_2>.
    Found 1-bit adder for signal <MUX_wci_reqF_14_c_r$write_1__VAL_1>.
    Found 1-bit subtractor for signal <MUX_wci_reqF_14_c_r$write_1__VAL_2>.
    Found 1-bit adder for signal <MUX_wci_reqF_1_c_r$write_1__VAL_1>.
    Found 1-bit subtractor for signal <MUX_wci_reqF_1_c_r$write_1__VAL_2>.
    Found 1-bit adder for signal <MUX_wci_reqF_2_c_r$write_1__VAL_1>.
    Found 1-bit subtractor for signal <MUX_wci_reqF_2_c_r$write_1__VAL_2>.
    Found 1-bit adder for signal <MUX_wci_reqF_3_c_r$write_1__VAL_1>.
    Found 1-bit subtractor for signal <MUX_wci_reqF_3_c_r$write_1__VAL_2>.
    Found 1-bit adder for signal <MUX_wci_reqF_4_c_r$write_1__VAL_1>.
    Found 1-bit subtractor for signal <MUX_wci_reqF_4_c_r$write_1__VAL_2>.
    Found 1-bit adder for signal <MUX_wci_reqF_5_c_r$write_1__VAL_1>.
    Found 1-bit subtractor for signal <MUX_wci_reqF_5_c_r$write_1__VAL_2>.
    Found 1-bit adder for signal <MUX_wci_reqF_6_c_r$write_1__VAL_1>.
    Found 1-bit subtractor for signal <MUX_wci_reqF_6_c_r$write_1__VAL_2>.
    Found 1-bit adder for signal <MUX_wci_reqF_7_c_r$write_1__VAL_1>.
    Found 1-bit subtractor for signal <MUX_wci_reqF_7_c_r$write_1__VAL_2>.
    Found 1-bit adder for signal <MUX_wci_reqF_8_c_r$write_1__VAL_1>.
    Found 1-bit subtractor for signal <MUX_wci_reqF_8_c_r$write_1__VAL_2>.
    Found 1-bit adder for signal <MUX_wci_reqF_9_c_r$write_1__VAL_1>.
    Found 1-bit subtractor for signal <MUX_wci_reqF_9_c_r$write_1__VAL_2>.
    Found 1-bit adder for signal <MUX_wci_reqF_c_r$write_1__VAL_1>.
    Found 1-bit subtractor for signal <MUX_wci_reqF_c_r$write_1__VAL_2>.
    Found 32-bit 4-to-1 multiplexer for signal <MUX_wci_respTimr_10$write_1__VAL_2>.
    Found 32-bit 4-to-1 multiplexer for signal <MUX_wci_respTimr_13$write_1__VAL_2>.
    Found 32-bit 4-to-1 multiplexer for signal <MUX_wci_respTimr_14$write_1__VAL_2>.
    Found 32-bit 4-to-1 multiplexer for signal <MUX_wci_respTimr_2$write_1__VAL_2>.
    Found 32-bit 4-to-1 multiplexer for signal <MUX_wci_respTimr_3$write_1__VAL_2>.
    Found 32-bit 4-to-1 multiplexer for signal <MUX_wci_respTimr_4$write_1__VAL_2>.
    Found 32-bit 4-to-1 multiplexer for signal <MUX_wci_respTimr_7$write_1__VAL_2>.
    Found 32-bit 4-to-1 multiplexer for signal <MUX_wci_respTimr_9$write_1__VAL_2>.
    Found 32-bit register for signal <readCntReg>.
    Found 3-bit register for signal <rom_serverAdapter_cnt>.
    Found 3-bit adder for signal <rom_serverAdapter_cnt_29_PLUS_IF_rom_serverAda_ETC___d135>.
    Found 3-bit adder for signal <rom_serverAdapter_cnt_29_PLUS_IF_rom_serverAda_ETC___d135$addsub0000> created at line 17252.
    Found 2-bit register for signal <rom_serverAdapter_s1>.
    Found 32-bit 16-to-1 multiplexer for signal <rtnData__h113334>.
    Found 32-bit register for signal <scratch20>.
    Found 32-bit register for signal <scratch24>.
    Found 8-bit register for signal <seqTag>.
    Found 32-bit register for signal <td>.
    Found 2-bit register for signal <timeServ_delSec>.
    Found 50-bit register for signal <timeServ_fracSeconds>.
    Found 1-bit register for signal <timeServ_jamFrac>.
    Found 50-bit register for signal <timeServ_jamFracVal>.
    Found 64-bit register for signal <timeServ_now>.
    Found 1-bit register for signal <timeServ_ppsDrive>.
    Found 28-bit comparator less for signal <timeServ_ppsDrive$D_IN>.
    Found 28-bit comparator greater for signal <timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d61>.
    Found 1-bit register for signal <timeServ_ppsInSticky>.
    Found 1-bit register for signal <timeServ_ppsLost>.
    Found 1-bit register for signal <timeServ_ppsLostSticky>.
    Found 1-bit register for signal <timeServ_ppsOK>.
    Found 28-bit up counter for signal <timeServ_refFreeCount>.
    Found 28-bit up counter for signal <timeServ_refFromRise>.
    Found 28-bit comparator lessequal for signal <timeServ_refFromRise_3_ULE_199800000___d5457>.
    Found 28-bit comparator less for signal <timeServ_refFromRise_3_ULT_200200000___d5467>.
    Found 28-bit register for signal <timeServ_refPerCount>.
    Found 28-bit adder for signal <timeServ_refPerCount$addsub0000> created at line 12166.
    Found 32-bit register for signal <timeServ_refSecCount>.
    Found 5-bit register for signal <timeServ_rplTimeControl>.
    Found 1-bit register for signal <timeServ_timeSetSticky>.
    Found 1-bit register for signal <timeServ_xo2>.
    Found 32-bit shifter logical left for signal <toCount__h11764>.
    Found 32-bit shifter logical left for signal <toCount__h16210>.
    Found 32-bit shifter logical left for signal <toCount__h20650>.
    Found 32-bit shifter logical left for signal <toCount__h25090>.
    Found 32-bit shifter logical left for signal <toCount__h29530>.
    Found 32-bit shifter logical left for signal <toCount__h33970>.
    Found 32-bit shifter logical left for signal <toCount__h38410>.
    Found 32-bit shifter logical left for signal <toCount__h42850>.
    Found 32-bit shifter logical left for signal <toCount__h47290>.
    Found 32-bit shifter logical left for signal <toCount__h51730>.
    Found 32-bit shifter logical left for signal <toCount__h56170>.
    Found 32-bit shifter logical left for signal <toCount__h60610>.
    Found 32-bit shifter logical left for signal <toCount__h65050>.
    Found 32-bit shifter logical left for signal <toCount__h69490>.
    Found 32-bit shifter logical left for signal <toCount__h73930>.
    Found 1-bit register for signal <wci_busy>.
    Found 1-bit register for signal <wci_busy_1>.
    Found 1-bit register for signal <wci_busy_10>.
    Found 1-bit register for signal <wci_busy_11>.
    Found 1-bit register for signal <wci_busy_12>.
    Found 1-bit register for signal <wci_busy_13>.
    Found 1-bit register for signal <wci_busy_14>.
    Found 1-bit register for signal <wci_busy_2>.
    Found 1-bit register for signal <wci_busy_3>.
    Found 1-bit register for signal <wci_busy_4>.
    Found 1-bit register for signal <wci_busy_5>.
    Found 1-bit register for signal <wci_busy_6>.
    Found 1-bit register for signal <wci_busy_7>.
    Found 1-bit register for signal <wci_busy_8>.
    Found 1-bit register for signal <wci_busy_9>.
    Found 33-bit register for signal <wci_lastConfigAddr>.
    Found 33-bit register for signal <wci_lastConfigAddr_1>.
    Found 33-bit register for signal <wci_lastConfigAddr_10>.
    Found 33-bit register for signal <wci_lastConfigAddr_11>.
    Found 33-bit register for signal <wci_lastConfigAddr_12>.
    Found 33-bit register for signal <wci_lastConfigAddr_13>.
    Found 33-bit register for signal <wci_lastConfigAddr_14>.
    Found 33-bit register for signal <wci_lastConfigAddr_2>.
    Found 33-bit register for signal <wci_lastConfigAddr_3>.
    Found 33-bit register for signal <wci_lastConfigAddr_4>.
    Found 33-bit register for signal <wci_lastConfigAddr_5>.
    Found 33-bit register for signal <wci_lastConfigAddr_6>.
    Found 33-bit register for signal <wci_lastConfigAddr_7>.
    Found 33-bit register for signal <wci_lastConfigAddr_8>.
    Found 33-bit register for signal <wci_lastConfigAddr_9>.
    Found 5-bit register for signal <wci_lastConfigBE>.
    Found 5-bit register for signal <wci_lastConfigBE_1>.
    Found 5-bit register for signal <wci_lastConfigBE_10>.
    Found 5-bit register for signal <wci_lastConfigBE_11>.
    Found 5-bit register for signal <wci_lastConfigBE_12>.
    Found 5-bit register for signal <wci_lastConfigBE_13>.
    Found 5-bit register for signal <wci_lastConfigBE_14>.
    Found 5-bit register for signal <wci_lastConfigBE_2>.
    Found 5-bit register for signal <wci_lastConfigBE_3>.
    Found 5-bit register for signal <wci_lastConfigBE_4>.
    Found 5-bit register for signal <wci_lastConfigBE_5>.
    Found 5-bit register for signal <wci_lastConfigBE_6>.
    Found 5-bit register for signal <wci_lastConfigBE_7>.
    Found 5-bit register for signal <wci_lastConfigBE_8>.
    Found 5-bit register for signal <wci_lastConfigBE_9>.
    Found 4-bit register for signal <wci_lastControlOp>.
    Found 4-bit register for signal <wci_lastControlOp_1>.
    Found 4-bit register for signal <wci_lastControlOp_10>.
    Found 4-bit register for signal <wci_lastControlOp_11>.
    Found 4-bit register for signal <wci_lastControlOp_12>.
    Found 4-bit register for signal <wci_lastControlOp_13>.
    Found 4-bit register for signal <wci_lastControlOp_14>.
    Found 4-bit register for signal <wci_lastControlOp_2>.
    Found 4-bit register for signal <wci_lastControlOp_3>.
    Found 4-bit register for signal <wci_lastControlOp_4>.
    Found 4-bit register for signal <wci_lastControlOp_5>.
    Found 4-bit register for signal <wci_lastControlOp_6>.
    Found 4-bit register for signal <wci_lastControlOp_7>.
    Found 4-bit register for signal <wci_lastControlOp_8>.
    Found 4-bit register for signal <wci_lastControlOp_9>.
    Found 2-bit register for signal <wci_lastOpWrite>.
    Found 2-bit register for signal <wci_lastOpWrite_1>.
    Found 2-bit register for signal <wci_lastOpWrite_10>.
    Found 2-bit register for signal <wci_lastOpWrite_11>.
    Found 2-bit register for signal <wci_lastOpWrite_12>.
    Found 2-bit register for signal <wci_lastOpWrite_13>.
    Found 2-bit register for signal <wci_lastOpWrite_14>.
    Found 2-bit register for signal <wci_lastOpWrite_2>.
    Found 2-bit register for signal <wci_lastOpWrite_3>.
    Found 2-bit register for signal <wci_lastOpWrite_4>.
    Found 2-bit register for signal <wci_lastOpWrite_5>.
    Found 2-bit register for signal <wci_lastOpWrite_6>.
    Found 2-bit register for signal <wci_lastOpWrite_7>.
    Found 2-bit register for signal <wci_lastOpWrite_8>.
    Found 2-bit register for signal <wci_lastOpWrite_9>.
    Found 12-bit register for signal <wci_pageWindow>.
    Found 12-bit register for signal <wci_pageWindow_1>.
    Found 12-bit register for signal <wci_pageWindow_10>.
    Found 12-bit register for signal <wci_pageWindow_11>.
    Found 12-bit register for signal <wci_pageWindow_12>.
    Found 12-bit register for signal <wci_pageWindow_13>.
    Found 12-bit register for signal <wci_pageWindow_14>.
    Found 12-bit register for signal <wci_pageWindow_2>.
    Found 12-bit register for signal <wci_pageWindow_3>.
    Found 12-bit register for signal <wci_pageWindow_4>.
    Found 12-bit register for signal <wci_pageWindow_5>.
    Found 12-bit register for signal <wci_pageWindow_6>.
    Found 12-bit register for signal <wci_pageWindow_7>.
    Found 12-bit register for signal <wci_pageWindow_8>.
    Found 12-bit register for signal <wci_pageWindow_9>.
    Found 3-bit register for signal <wci_reqERR_10>.
    Found 3-bit register for signal <wci_reqERR_13>.
    Found 3-bit register for signal <wci_reqERR_14>.
    Found 3-bit register for signal <wci_reqERR_2>.
    Found 3-bit register for signal <wci_reqERR_3>.
    Found 3-bit register for signal <wci_reqERR_4>.
    Found 3-bit register for signal <wci_reqERR_7>.
    Found 3-bit register for signal <wci_reqERR_9>.
    Found 1-bit register for signal <wci_reqF_10_c_r>.
    Found 72-bit register for signal <wci_reqF_10_q_0>.
    Found 1-bit register for signal <wci_reqF_11_c_r>.
    Found 72-bit register for signal <wci_reqF_11_q_0>.
    Found 1-bit register for signal <wci_reqF_12_c_r>.
    Found 72-bit register for signal <wci_reqF_12_q_0>.
    Found 1-bit register for signal <wci_reqF_13_c_r>.
    Found 72-bit register for signal <wci_reqF_13_q_0>.
    Found 1-bit register for signal <wci_reqF_14_c_r>.
    Found 72-bit register for signal <wci_reqF_14_q_0>.
    Found 1-bit register for signal <wci_reqF_1_c_r>.
    Found 72-bit register for signal <wci_reqF_1_q_0>.
    Found 1-bit register for signal <wci_reqF_2_c_r>.
    Found 72-bit register for signal <wci_reqF_2_q_0>.
    Found 1-bit register for signal <wci_reqF_3_c_r>.
    Found 72-bit register for signal <wci_reqF_3_q_0>.
    Found 1-bit register for signal <wci_reqF_4_c_r>.
    Found 72-bit register for signal <wci_reqF_4_q_0>.
    Found 1-bit register for signal <wci_reqF_5_c_r>.
    Found 72-bit register for signal <wci_reqF_5_q_0>.
    Found 1-bit register for signal <wci_reqF_6_c_r>.
    Found 72-bit register for signal <wci_reqF_6_q_0>.
    Found 1-bit register for signal <wci_reqF_7_c_r>.
    Found 72-bit register for signal <wci_reqF_7_q_0>.
    Found 1-bit register for signal <wci_reqF_8_c_r>.
    Found 72-bit register for signal <wci_reqF_8_q_0>.
    Found 1-bit register for signal <wci_reqF_9_c_r>.
    Found 72-bit register for signal <wci_reqF_9_q_0>.
    Found 1-bit register for signal <wci_reqF_c_r>.
    Found 72-bit register for signal <wci_reqF_q_0>.
    Found 3-bit register for signal <wci_reqFAIL_10>.
    Found 3-bit register for signal <wci_reqFAIL_13>.
    Found 3-bit register for signal <wci_reqFAIL_14>.
    Found 3-bit register for signal <wci_reqFAIL_2>.
    Found 3-bit register for signal <wci_reqFAIL_3>.
    Found 3-bit register for signal <wci_reqFAIL_4>.
    Found 3-bit register for signal <wci_reqFAIL_7>.
    Found 3-bit register for signal <wci_reqFAIL_9>.
    Found 4-bit register for signal <wci_reqPend>.
    Found 4-bit register for signal <wci_reqPend_1>.
    Found 4-bit register for signal <wci_reqPend_10>.
    Found 4-bit register for signal <wci_reqPend_11>.
    Found 4-bit register for signal <wci_reqPend_12>.
    Found 4-bit register for signal <wci_reqPend_13>.
    Found 4-bit register for signal <wci_reqPend_14>.
    Found 4-bit register for signal <wci_reqPend_2>.
    Found 4-bit register for signal <wci_reqPend_3>.
    Found 4-bit register for signal <wci_reqPend_4>.
    Found 4-bit register for signal <wci_reqPend_5>.
    Found 4-bit register for signal <wci_reqPend_6>.
    Found 4-bit register for signal <wci_reqPend_7>.
    Found 4-bit register for signal <wci_reqPend_8>.
    Found 4-bit register for signal <wci_reqPend_9>.
    Found 3-bit register for signal <wci_reqTO>.
    Found 3-bit register for signal <wci_reqTO_1>.
    Found 3-bit register for signal <wci_reqTO_10>.
    Found 3-bit register for signal <wci_reqTO_11>.
    Found 3-bit register for signal <wci_reqTO_12>.
    Found 3-bit register for signal <wci_reqTO_13>.
    Found 3-bit register for signal <wci_reqTO_14>.
    Found 3-bit register for signal <wci_reqTO_2>.
    Found 3-bit register for signal <wci_reqTO_3>.
    Found 3-bit register for signal <wci_reqTO_4>.
    Found 3-bit register for signal <wci_reqTO_5>.
    Found 3-bit register for signal <wci_reqTO_6>.
    Found 3-bit register for signal <wci_reqTO_7>.
    Found 3-bit register for signal <wci_reqTO_8>.
    Found 3-bit register for signal <wci_reqTO_9>.
    Found 32-bit register for signal <wci_respTimr>.
    Found 32-bit register for signal <wci_respTimr_1>.
    Found 32-bit register for signal <wci_respTimr_10>.
    Found 32-bit comparator less for signal <wci_respTimr_10_628_ULT_1_SL_wci_wTimeout_10_6_ETC___d5887>.
    Found 32-bit register for signal <wci_respTimr_11>.
    Found 32-bit comparator less for signal <wci_respTimr_11_768_ULT_1_SL_wci_wTimeout_11_7_ETC___d5888>.
    Found 32-bit register for signal <wci_respTimr_12>.
    Found 32-bit comparator less for signal <wci_respTimr_12_908_ULT_1_SL_wci_wTimeout_12_9_ETC___d5889>.
    Found 32-bit register for signal <wci_respTimr_13>.
    Found 32-bit comparator less for signal <wci_respTimr_13_048_ULT_1_SL_wci_wTimeout_13_0_ETC___d5890>.
    Found 32-bit register for signal <wci_respTimr_14>.
    Found 32-bit comparator less for signal <wci_respTimr_14_188_ULT_1_SL_wci_wTimeout_14_1_ETC___d5891>.
    Found 32-bit comparator less for signal <wci_respTimr_1_68_ULT_1_SL_wci_wTimeout_1_69_70___d5878>.
    Found 32-bit register for signal <wci_respTimr_2>.
    Found 32-bit comparator less for signal <wci_respTimr_28_ULT_1_SL_wci_wTimeout_29_30___d5877>.
    Found 32-bit comparator less for signal <wci_respTimr_2_08_ULT_1_SL_wci_wTimeout_2_09_10___d5879>.
    Found 32-bit register for signal <wci_respTimr_3>.
    Found 32-bit comparator less for signal <wci_respTimr_3_48_ULT_1_SL_wci_wTimeout_3_49_50___d5880>.
    Found 32-bit register for signal <wci_respTimr_4>.
    Found 32-bit comparator less for signal <wci_respTimr_4_88_ULT_1_SL_wci_wTimeout_4_89_90___d5881>.
    Found 32-bit register for signal <wci_respTimr_5>.
    Found 32-bit comparator less for signal <wci_respTimr_5_28_ULT_1_SL_wci_wTimeout_5_29_30___d5882>.
    Found 32-bit register for signal <wci_respTimr_6>.
    Found 32-bit comparator less for signal <wci_respTimr_6_068_ULT_1_SL_wci_wTimeout_6_069_ETC___d5883>.
    Found 32-bit register for signal <wci_respTimr_7>.
    Found 32-bit comparator less for signal <wci_respTimr_7_208_ULT_1_SL_wci_wTimeout_7_209_ETC___d5884>.
    Found 32-bit register for signal <wci_respTimr_8>.
    Found 32-bit comparator less for signal <wci_respTimr_8_348_ULT_1_SL_wci_wTimeout_8_349_ETC___d5885>.
    Found 32-bit register for signal <wci_respTimr_9>.
    Found 32-bit comparator less for signal <wci_respTimr_9_488_ULT_1_SL_wci_wTimeout_9_489_ETC___d5886>.
    Found 1-bit register for signal <wci_sfCap_10>.
    Found 1-bit register for signal <wci_sfCap_13>.
    Found 1-bit register for signal <wci_sfCap_14>.
    Found 1-bit register for signal <wci_sfCap_2>.
    Found 1-bit register for signal <wci_sfCap_3>.
    Found 1-bit register for signal <wci_sfCap_4>.
    Found 1-bit register for signal <wci_sfCap_7>.
    Found 1-bit register for signal <wci_sfCap_9>.
    Found 1-bit register for signal <wci_sfCapClear>.
    Found 1-bit register for signal <wci_sfCapClear_10>.
    Found 1-bit register for signal <wci_sfCapClear_11>.
    Found 1-bit register for signal <wci_sfCapClear_12>.
    Found 1-bit register for signal <wci_sfCapClear_13>.
    Found 1-bit register for signal <wci_sfCapClear_14>.
    Found 1-bit register for signal <wci_sfCapClear_1_1>.
    Found 1-bit register for signal <wci_sfCapClear_2>.
    Found 1-bit register for signal <wci_sfCapClear_3>.
    Found 1-bit register for signal <wci_sfCapClear_4>.
    Found 1-bit register for signal <wci_sfCapClear_5>.
    Found 1-bit register for signal <wci_sfCapClear_6>.
    Found 1-bit register for signal <wci_sfCapClear_7>.
    Found 1-bit register for signal <wci_sfCapClear_8>.
    Found 1-bit register for signal <wci_sfCapClear_9>.
    Found 1-bit register for signal <wci_sfCapSet_10>.
    Found 1-bit register for signal <wci_sfCapSet_13>.
    Found 1-bit register for signal <wci_sfCapSet_14>.
    Found 1-bit register for signal <wci_sfCapSet_2>.
    Found 1-bit register for signal <wci_sfCapSet_3>.
    Found 1-bit register for signal <wci_sfCapSet_4>.
    Found 1-bit register for signal <wci_sfCapSet_7>.
    Found 1-bit register for signal <wci_sfCapSet_9>.
    Found 1-bit register for signal <wci_slvPresent_10>.
    Found 1-bit register for signal <wci_slvPresent_13>.
    Found 1-bit register for signal <wci_slvPresent_14>.
    Found 1-bit register for signal <wci_slvPresent_2>.
    Found 1-bit register for signal <wci_slvPresent_3>.
    Found 1-bit register for signal <wci_slvPresent_4>.
    Found 1-bit register for signal <wci_slvPresent_7>.
    Found 1-bit register for signal <wci_slvPresent_9>.
    Found 1-bit register for signal <wci_sThreadBusy_d>.
    Found 1-bit register for signal <wci_sThreadBusy_d_10>.
    Found 1-bit register for signal <wci_sThreadBusy_d_13>.
    Found 1-bit register for signal <wci_sThreadBusy_d_14>.
    Found 1-bit register for signal <wci_sThreadBusy_d_2>.
    Found 1-bit register for signal <wci_sThreadBusy_d_3>.
    Found 1-bit register for signal <wci_sThreadBusy_d_4>.
    Found 1-bit register for signal <wci_sThreadBusy_d_7>.
    Found 1-bit register for signal <wci_sThreadBusy_d_9>.
    Found 1-bit register for signal <wci_wReset_n>.
    Found 1-bit register for signal <wci_wReset_n_1>.
    Found 1-bit register for signal <wci_wReset_n_10>.
    Found 1-bit register for signal <wci_wReset_n_11>.
    Found 1-bit register for signal <wci_wReset_n_12>.
    Found 1-bit register for signal <wci_wReset_n_13>.
    Found 1-bit register for signal <wci_wReset_n_14>.
    Found 1-bit register for signal <wci_wReset_n_2>.
    Found 1-bit register for signal <wci_wReset_n_3>.
    Found 1-bit register for signal <wci_wReset_n_4>.
    Found 1-bit register for signal <wci_wReset_n_5>.
    Found 1-bit register for signal <wci_wReset_n_6>.
    Found 1-bit register for signal <wci_wReset_n_7>.
    Found 1-bit register for signal <wci_wReset_n_8>.
    Found 1-bit register for signal <wci_wReset_n_9>.
    Found 32-bit register for signal <wci_wStatus>.
    Found 32-bit register for signal <wci_wStatus_1>.
    Found 32-bit register for signal <wci_wStatus_10>.
    Found 32-bit register for signal <wci_wStatus_11>.
    Found 32-bit register for signal <wci_wStatus_12>.
    Found 32-bit register for signal <wci_wStatus_13>.
    Found 32-bit register for signal <wci_wStatus_14>.
    Found 32-bit register for signal <wci_wStatus_2>.
    Found 32-bit register for signal <wci_wStatus_3>.
    Found 32-bit register for signal <wci_wStatus_4>.
    Found 32-bit register for signal <wci_wStatus_5>.
    Found 32-bit register for signal <wci_wStatus_6>.
    Found 32-bit register for signal <wci_wStatus_7>.
    Found 32-bit register for signal <wci_wStatus_8>.
    Found 32-bit register for signal <wci_wStatus_9>.
    Found 5-bit register for signal <wci_wTimeout>.
    Found 5-bit register for signal <wci_wTimeout_1>.
    Found 5-bit register for signal <wci_wTimeout_10>.
    Found 5-bit register for signal <wci_wTimeout_11>.
    Found 5-bit register for signal <wci_wTimeout_12>.
    Found 5-bit register for signal <wci_wTimeout_13>.
    Found 5-bit register for signal <wci_wTimeout_14>.
    Found 5-bit register for signal <wci_wTimeout_2>.
    Found 5-bit register for signal <wci_wTimeout_3>.
    Found 5-bit register for signal <wci_wTimeout_4>.
    Found 5-bit register for signal <wci_wTimeout_5>.
    Found 5-bit register for signal <wci_wTimeout_6>.
    Found 5-bit register for signal <wci_wTimeout_7>.
    Found 5-bit register for signal <wci_wTimeout_8>.
    Found 5-bit register for signal <wci_wTimeout_9>.
    Found 4-bit subtractor for signal <wn___1__h77585>.
    Found 4-bit subtractor for signal <wn__h76795>.
    Found 4-bit register for signal <wrkAct>.
    Found 32-bit adder for signal <x__h11924>.
    Found 32-bit adder for signal <x__h16367>.
    Found 32-bit adder for signal <x__h20807>.
    Found 32-bit adder for signal <x__h25247>.
    Found 32-bit adder for signal <x__h29687>.
    Found 32-bit adder for signal <x__h34127>.
    Found 32-bit adder for signal <x__h38567>.
    Found 32-bit adder for signal <x__h43007>.
    Found 50-bit adder for signal <x__h4649>.
    Found 32-bit adder for signal <x__h4715>.
    Found 32-bit adder for signal <x__h47447>.
    Found 32-bit adder for signal <x__h51887>.
    Found 32-bit adder for signal <x__h56327>.
    Found 32-bit adder for signal <x__h60767>.
    Found 32-bit adder for signal <x__h65207>.
    Found 32-bit adder for signal <x__h69647>.
    Found 32-bit adder for signal <x__h74087>.
    Summary:
	inferred   3 Counter(s).
	inferred 3806 D-type flip-flop(s).
	inferred  54 Adder/Subtractor(s).
	inferred  27 Comparator(s).
	inferred 322 Multiplexer(s).
	inferred  15 Combinational logic shifter(s).
Unit <mkOCCP> synthesized.


Synthesizing Unit <mkIQADCWorker>.
    Related source file is "../../rtl/mkIQADCWorker.v".
WARNING:Xst:647 - Input <RST_N_adc_reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLK_sys0_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RST_N_sys0_rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wciS0_MFlag> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <x__h23307<10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wti_wtiReq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wti_wtiReq$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wti_operateD_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wti_operateD_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wti_nowReq<66:64>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiM_sThreadBusy_pw$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiM_reqFifo_x_wire$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiM_reqFifo_x_wire$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiM_reqFifo_dequeueing$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiM_peerIsReady_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiM_peerIsReady_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiM_operateD_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wsiM_operateD_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_wciReq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_wEdge$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_wEdge$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_sThreadBusy_pw$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_sThreadBusy_d> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_sFlagReg_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_sFlagReg_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_respF_x_wire$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_respF_dequeueing$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_reqF_r_enq$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_reqF_r_clr$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_reqF$D_OUT<67:44>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_ctlAckReg_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wslv_cEdge> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mData_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mData_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mCmd_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mCmd_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mByteEn_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mByteEn_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mAddr_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mAddr_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mAddrSpace_w$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wci_wci_Es_mAddrSpace_w$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h63353> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h62856> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h4019> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h3875> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <v__h3700> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <oneKHz_incAction$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <oneKHz_decAction$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fcAdc_pulseAction_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fcAdc_pulseAction_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fcAdc_grayCounter_wdCounterCrossing$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fcAdc_grayCounter_pwIncrement$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <fcAdc_grayCounter_pwDecrement$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_spiI_sdoR_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_spiI_sdiWs$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_spiI_respF_sClear_pw$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_spiI_respF_deq_pw$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_spiI_respF_deq_happened$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_spiI_respF_dClear_pw$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_spiI_reqF_sClear_pw$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_spiI_reqF_deq_pw$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_spiI_reqF_deq_happened$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_spiI_reqF_dClear_pw$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_spiI_doResp_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_spiI_doResp_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_spiI_csbR_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_spiI_csbR_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_spiI_cap_7> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_spiI_cGate_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_sampF_wDataOut$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_sampF_wDataOut$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_sampF_wDataIn$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_sampF_wDataIn$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_sampF_rWrPtr_wdCounterCrossing$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_sampF_rWrPtr_pwIncrement$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_sampF_rWrPtr_pwDecrement$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_sampF_rRdPtr_wdCounterCrossing$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_sampF_rRdPtr_pwIncrement$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_sampF_rRdPtr_pwDecrement$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_operateDReg_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_operateDReg_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_nowW$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_nowW$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_iseqFsm_state_overlap_pw$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_iseqFsm_state_fired_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_iseqFsm_state_fired_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_iseqFsm_start_wire$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_iseqFsm_start_reg_1_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_iseqFsm_start_reg_1_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_iseqFsm_abort$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_iseqFsm_abort$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_colGate_sampDataW$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_colGate_sampDataW$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_colGate_sampActive_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_colGate_sampActive_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_colGate_sampActiveD> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_colGate_operatePW$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_colGate_nowW$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_colGate_nowW$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_colGate_maxBurstLenW$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_colGate_maxBurstLenW$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_colGate_enaTimestampPW$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_colGate_enaSyncPW$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_colGate_collectPW$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_colGate_average_dw$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_colGate_average_dw$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_averageDReg_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_adcRst_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <adcCore_acquireDReg_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_6> for signal <adcCore_iseqFsm_state_mkFSMstate>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 21                                             |
    | Inputs             | 3                                              |
    | Outputs            | 11                                             |
    | Clock              | wciS0_Clk                 (rising_edge)        |
    | Clock enable       | adcCore_iseqFsm_state_mkFSMstate$EN (positive)       |
    | Reset              | wciS0_MReset_n            (negative)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <wsiM_burstKind>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | wciS0_Clk                 (rising_edge)        |
    | Clock enable       | wsiM_burstKind$EN         (positive)           |
    | Reset              | wciS0_MReset_n            (negative)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <wci_wslv_cState>.
    Found 1-bit 18-to-1 multiplexer for signal <$varindex0000> created at line 1860.
    Found 32-bit register for signal <adcControl>.
    Found 1-bit register for signal <adcCore_acquireDReg>.
    Found 1-bit register for signal <adcCore_adcRst>.
    Found 1-bit register for signal <adcCore_averageDReg>.
    Found 18-bit register for signal <adcCore_colGate_avgEven>.
    Found 18-bit register for signal <adcCore_colGate_avgOdd>.
    Found 2-bit up counter for signal <adcCore_colGate_avgPhase>.
    Found 1-bit register for signal <adcCore_colGate_collectD>.
    Found 32-bit register for signal <adcCore_colGate_dropCount>.
    Found 32-bit register for signal <adcCore_colGate_dwellFails>.
    Found 32-bit register for signal <adcCore_colGate_dwellStarts>.
    Found 4-bit register for signal <adcCore_colGate_ovrRecover>.
    Found 1-bit register for signal <adcCore_colGate_sampActive>.
    Found 32-bit register for signal <adcCore_colGate_sampCount>.
    Found 32-bit register for signal <adcCore_colGate_sampDataWD>.
    Found 11-bit comparator not equal for signal <adcCore_colGate_sampF_RDY_first__93_AND_NOT_ad_ETC___d750$cmp_ne0000> created at line 3205.
    Found 1-bit xor2 for signal <adcCore_colGate_sampF_RDY_first__93_AND_NOT_ad_ETC___d750$xor0000> created at line 3205.
    Found 1-bit xor2 for signal <adcCore_colGate_sampF_RDY_first__93_AND_NOT_ad_ETC___d750$xor0001> created at line 3205.
    Found 1-bit xor2 for signal <adcCore_colGate_sampF_RDY_first__93_AND_NOT_ad_ETC___d750$xor0002> created at line 3205.
    Found 1-bit xor2 for signal <adcCore_colGate_sampF_RDY_first__93_AND_NOT_ad_ETC___d750$xor0003> created at line 3205.
    Found 1-bit xor2 for signal <adcCore_colGate_sampF_RDY_first__93_AND_NOT_ad_ETC___d750$xor0004> created at line 3205.
    Found 1-bit xor2 for signal <adcCore_colGate_sampF_RDY_first__93_AND_NOT_ad_ETC___d750$xor0005> created at line 3205.
    Found 1-bit xor2 for signal <adcCore_colGate_sampF_RDY_first__93_AND_NOT_ad_ETC___d750$xor0006> created at line 3205.
    Found 1-bit xor2 for signal <adcCore_colGate_sampF_RDY_first__93_AND_NOT_ad_ETC___d750$xor0007> created at line 3205.
    Found 1-bit xor2 for signal <adcCore_colGate_sampF_RDY_first__93_AND_NOT_ad_ETC___d750$xor0008> created at line 3205.
    Found 1-bit xor2 for signal <adcCore_colGate_sampF_RDY_first__93_AND_NOT_ad_ETC___d750$xor0009> created at line 3205.
    Found 2-bit register for signal <adcCore_colGate_syncMesg>.
    Found 3-bit register for signal <adcCore_colGate_timeMesg>.
    Found 16-bit register for signal <adcCore_colGate_uprollCnt>.
    Found 16-bit comparator equal for signal <adcCore_colGate_uprollCnt_93_EQ_adcCore_colGat_ETC___d1303>.
    Found 16-bit subtractor for signal <adcCore_colGate_uprollCnt_93_EQ_adcCore_colGat_ETC___d1303$addsub0000> created at line 3229.
    Found 14-bit register for signal <adcCore_iobA>.
    Found 14-bit register for signal <adcCore_iobB>.
    Found 13-bit register for signal <adcCore_iseqFsm_jj_delay_count>.
    Found 1-bit register for signal <adcCore_iseqFsm_start_reg_1>.
    Found 1-bit register for signal <adcCore_iseqFsm_state_can_overlap>.
    Found 1-bit register for signal <adcCore_iseqFsm_state_fired>.
    Found 1-bit register for signal <adcCore_operateDReg>.
    Found 1-bit register for signal <adcCore_readMode>.
    Found 32-bit register for signal <adcCore_samp>.
    Found 1-bit xor2 for signal <adcCore_sampF_memory$xor0000> created at line 3008.
    Found 11-bit register for signal <adcCore_sampF_rRdPtr_rdCounter>.
    Found 11-bit adder for signal <adcCore_sampF_rRdPtr_rdCounter_94_BIT_10_95_CO_ETC___d1247>.
    Found 1-bit xor2 for signal <adcCore_sampF_rRdPtr_rdCounter_94_BIT_10_95_XO_ETC___d1242>.
    Found 1-bit xor2 for signal <adcCore_sampF_rRdPtr_rdCounter_94_BIT_10_95_XO_ETC___d1243>.
    Found 1-bit xor2 for signal <adcCore_sampF_rRdPtr_rdCounter_94_BIT_10_95_XO_ETC___d1244>.
    Found 1-bit xor2 for signal <adcCore_sampF_rRdPtr_rdCounter_94_BIT_10_95_XO_ETC___d1245>.
    Found 1-bit xor2 for signal <adcCore_sampF_rRdPtr_rdCounter_94_BIT_10_95_XO_ETC___d1246>.
    Found 1-bit xor2 for signal <adcCore_sampF_rRdPtr_rdCounter_94_BIT_10_95_XO_ETC___d1249>.
    Found 1-bit xor2 for signal <adcCore_sampF_rRdPtr_rdCounter_94_BIT_10_95_XO_ETC___d1262>.
    Found 1-bit xor2 for signal <adcCore_sampF_rRdPtr_rdCounter_94_BIT_10_95_XO_ETC___d1263>.
    Found 1-bit xor2 for signal <adcCore_sampF_rRdPtr_rdCounter_94_BIT_10_95_XO_ETC___d1264>.
    Found 11-bit register for signal <adcCore_sampF_rRdPtr_rdCounterPre>.
    Found 11-bit register for signal <adcCore_sampF_rRdPtr_rsCounter>.
    Found 1-bit xor11 for signal <adcCore_sampF_rRdPtr_rsCounter_48_BIT_0_55_XOR_ETC___d1344>.
    Found 1-bit xor2 for signal <adcCore_sampF_rRdPtr_rsCounter_48_BIT_10_74_XO_ETC___d1236>.
    Found 1-bit xor2 for signal <adcCore_sampF_rRdPtr_rsCounter_48_BIT_10_74_XO_ETC___d1237>.
    Found 1-bit xor2 for signal <adcCore_sampF_rRdPtr_rsCounter_48_BIT_10_74_XO_ETC___d1238>.
    Found 1-bit xor2 for signal <adcCore_sampF_rRdPtr_rsCounter_48_BIT_10_74_XO_ETC___d1239>.
    Found 1-bit xor2 for signal <adcCore_sampF_rRdPtr_rsCounter_48_BIT_10_74_XO_ETC___d1240>.
    Found 1-bit xor2 for signal <adcCore_sampF_rRdPtr_rsCounter_48_BIT_10_74_XO_ETC___d1241>.
    Found 1-bit xor2 for signal <adcCore_sampF_rRdPtr_rsCounter_48_BIT_10_74_XO_ETC___d1257>.
    Found 1-bit xor2 for signal <adcCore_sampF_rRdPtr_rsCounter_48_BIT_10_74_XO_ETC___d1260>.
    Found 1-bit xor2 for signal <adcCore_sampF_rRdPtr_rsCounter_48_BIT_10_74_XO_ETC___d1261>.
    Found 1-bit xor2 for signal <adcCore_sampF_rRdPtr_rsCounter_48_BIT_10_74_XO_ETC___d1304>.
    Found 11-bit register for signal <adcCore_sampF_rWrPtr_rdCounter>.
    Found 11-bit register for signal <adcCore_sampF_rWrPtr_rdCounterPre>.
    Found 11-bit register for signal <adcCore_sampF_rWrPtr_rsCounter>.
    Found 1-bit xor11 for signal <adcCore_sampF_rWrPtr_rsCounter_79_BIT_0_86_XOR_ETC___d1289>.
    Found 1-bit xor2 for signal <adcCore_sampF_rWrPtr_rsCounter_79_BIT_10_05_XO_ETC___d1230>.
    Found 1-bit xor2 for signal <adcCore_sampF_rWrPtr_rsCounter_79_BIT_10_05_XO_ETC___d1231>.
    Found 1-bit xor2 for signal <adcCore_sampF_rWrPtr_rsCounter_79_BIT_10_05_XO_ETC___d1232>.
    Found 1-bit xor2 for signal <adcCore_sampF_rWrPtr_rsCounter_79_BIT_10_05_XO_ETC___d1233>.
    Found 1-bit xor2 for signal <adcCore_sampF_rWrPtr_rsCounter_79_BIT_10_05_XO_ETC___d1234>.
    Found 1-bit xor2 for signal <adcCore_sampF_rWrPtr_rsCounter_79_BIT_10_05_XO_ETC___d1235>.
    Found 1-bit xor2 for signal <adcCore_sampF_rWrPtr_rsCounter_79_BIT_10_05_XO_ETC___d1256>.
    Found 1-bit xor2 for signal <adcCore_sampF_rWrPtr_rsCounter_79_BIT_10_05_XO_ETC___d1258>.
    Found 1-bit xor2 for signal <adcCore_sampF_rWrPtr_rsCounter_79_BIT_10_05_XO_ETC___d1259>.
    Found 1-bit register for signal <adcCore_spiI_cap>.
    Found 1-bit register for signal <adcCore_spiI_cap_1>.
    Found 1-bit register for signal <adcCore_spiI_cap_2>.
    Found 1-bit register for signal <adcCore_spiI_cap_3>.
    Found 1-bit register for signal <adcCore_spiI_cap_4>.
    Found 1-bit register for signal <adcCore_spiI_cap_5>.
    Found 1-bit register for signal <adcCore_spiI_cap_6>.
    Found 1-bit register for signal <adcCore_spiI_cGate>.
    Found 1-bit register for signal <adcCore_spiI_csbR>.
    Found 1-bit register for signal <adcCore_spiI_doResp>.
    Found 3-bit register for signal <adcCore_spiI_dPos>.
    Found 4-bit register for signal <adcCore_spiI_iPos>.
    Found 1-bit register for signal <adcCore_spiI_reqF_head_wrapped>.
    Found 1-bit register for signal <adcCore_spiI_reqF_tail_wrapped>.
    Found 17-bit register for signal <adcCore_spiI_reqS>.
    Found 1-bit register for signal <adcCore_spiI_respF_head_wrapped>.
    Found 1-bit register for signal <adcCore_spiI_respF_tail_wrapped>.
    Found 8-bit register for signal <adcCore_spiI_respS>.
    Found 1-bit register for signal <adcCore_spiI_sdiP>.
    Found 1-bit register for signal <adcCore_spiI_sdoR>.
    Found 1-bit register for signal <adcCore_spiI_xmt_d>.
    Found 1-bit register for signal <adcCore_spiI_xmt_i>.
    Found 1-bit xor2 for signal <CAN_FIRE_RL_get_adc_resp$xor0000> created at line 1510.
    Found 18-bit register for signal <fcAdc_countNow>.
    Found 1-bit xor2 for signal <fcAdc_countNow$xor0000> created at line 2576.
    Found 18-bit register for signal <fcAdc_countPast>.
    Found 18-bit register for signal <fcAdc_frequency>.
    Found 18-bit subtractor for signal <fcAdc_frequency$D_IN>.
    Found 18-bit register for signal <fcAdc_grayCounter_rdCounter>.
    Found 1-bit xor2 for signal <fcAdc_grayCounter_rdCounter_58_BIT_17_59_XOR_f_ETC___d1219>.
    Found 1-bit xor2 for signal <fcAdc_grayCounter_rdCounter_58_BIT_17_59_XOR_f_ETC___d1220>.
    Found 1-bit xor2 for signal <fcAdc_grayCounter_rdCounter_58_BIT_17_59_XOR_f_ETC___d1221>.
    Found 1-bit xor2 for signal <fcAdc_grayCounter_rdCounter_58_BIT_17_59_XOR_f_ETC___d1222>.
    Found 1-bit xor2 for signal <fcAdc_grayCounter_rdCounter_58_BIT_17_59_XOR_f_ETC___d1223>.
    Found 1-bit xor2 for signal <fcAdc_grayCounter_rdCounter_58_BIT_17_59_XOR_f_ETC___d1224>.
    Found 1-bit xor2 for signal <fcAdc_grayCounter_rdCounter_58_BIT_17_59_XOR_f_ETC___d1225>.
    Found 1-bit xor2 for signal <fcAdc_grayCounter_rdCounter_58_BIT_17_59_XOR_f_ETC___d1226>.
    Found 1-bit xor2 for signal <fcAdc_grayCounter_rdCounter_58_BIT_17_59_XOR_f_ETC___d1227>.
    Found 1-bit xor2 for signal <fcAdc_grayCounter_rdCounter_58_BIT_17_59_XOR_f_ETC___d1228>.
    Found 1-bit xor2 for signal <fcAdc_grayCounter_rdCounter_58_BIT_17_59_XOR_f_ETC___d1229>.
    Found 1-bit xor2 for signal <fcAdc_grayCounter_rdCounter_58_BIT_17_59_XOR_f_ETC___d1250>.
    Found 1-bit xor2 for signal <fcAdc_grayCounter_rdCounter_58_BIT_17_59_XOR_f_ETC___d1252>.
    Found 1-bit xor2 for signal <fcAdc_grayCounter_rdCounter_58_BIT_17_59_XOR_f_ETC___d1253>.
    Found 1-bit xor2 for signal <fcAdc_grayCounter_rdCounter_58_BIT_17_59_XOR_f_ETC___d1254>.
    Found 1-bit xor2 for signal <fcAdc_grayCounter_rdCounter_58_BIT_17_59_XOR_f_ETC___d1266>.
    Found 18-bit register for signal <fcAdc_grayCounter_rdCounterPre>.
    Found 18-bit register for signal <fcAdc_grayCounter_rsCounter>.
    Found 1-bit xor18 for signal <fcAdc_grayCounter_rsCounter_60_BIT_0_67_XOR_fc_ETC___d1343>.
    Found 1-bit register for signal <fcAdc_pulseAction>.
    Found 16-bit up counter for signal <fcAdc_sampleCount>.
    Found 32-bit register for signal <lastOverflowMesg>.
    Found 32-bit comparator not equal for signal <lastOverflowMesg$cmp_ne0000> created at line 2633.
    Found 32-bit register for signal <maxMesgLength>.
    Found 32-bit up counter for signal <mesgCount>.
    Found 32-bit adder for signal <MUX_adcCore_colGate_dropCount$write_1__VAL_1>.
    Found 32-bit adder for signal <MUX_adcCore_colGate_dwellFails$write_1__VAL_1>.
    Found 32-bit adder for signal <MUX_adcCore_colGate_dwellStarts$write_1__VAL_1>.
    Found 4-bit subtractor for signal <MUX_adcCore_colGate_ovrRecover$write_1__VAL_2>.
    Found 32-bit adder for signal <MUX_adcCore_colGate_sampCount$write_1__VAL_1>.
    Found 2-bit subtractor for signal <MUX_adcCore_colGate_syncMesg$write_1__VAL_1>.
    Found 3-bit subtractor for signal <MUX_adcCore_colGate_timeMesg$write_1__VAL_1>.
    Found 16-bit adder for signal <MUX_adcCore_colGate_uprollCnt$addsub0000> created at line 1821.
    Found 3-bit subtractor for signal <MUX_adcCore_spiI_dPos$addsub0000> created at line 1842.
    Found 4-bit subtractor for signal <MUX_adcCore_spiI_iPos$addsub0000> created at line 1846.
    Found 18-bit adder for signal <MUX_oneKHz_value$addsub0000> created at line 1864.
    Found 2-bit adder for signal <MUX_wci_wslv_respF_c_r$write_1__VAL_1>.
    Found 2-bit subtractor for signal <MUX_wci_wslv_respF_c_r$write_1__VAL_2>.
    Found 2-bit adder for signal <MUX_wsiM_reqFifo_c_r$write_1__VAL_1>.
    Found 2-bit subtractor for signal <MUX_wsiM_reqFifo_c_r$write_1__VAL_2>.
    Found 11-bit comparator not equal for signal <NOT_adcCore_sampF_rRdPtr_rsCounter_48_EQ_adcCo_ETC___d1051>.
    Found 1-bit xor2 for signal <NOT_adcCore_spiI_reqF_head_wrapped__read__71_E_ETC___d814>.
    Found 18-bit register for signal <oneKHz_value>.
    Found 32-bit register for signal <overflowCountD>.
    Found 8-bit register for signal <spiResp>.
    Found 1-bit register for signal <splitReadInFlight>.
    Found 4-bit register for signal <wci_wslv_cState>.
    Found 1-bit register for signal <wci_wslv_ctlAckReg>.
    Found 1-bit register for signal <wci_wslv_ctlOpActive>.
    Found 1-bit register for signal <wci_wslv_illegalEdge>.
    Found 1-bit register for signal <wci_wslv_isReset_isInReset>.
    Found 4-bit register for signal <wci_wslv_nState>.
    Found 2-bit register for signal <wci_wslv_reqF_countReg>.
    Found 2-bit addsub for signal <wci_wslv_reqF_countReg$D_IN>.
    Found 1-bit xor2 for signal <wci_wslv_reqF_countReg$EN>.
    Found 2-bit register for signal <wci_wslv_respF_c_r>.
    Found 34-bit register for signal <wci_wslv_respF_q_0>.
    Found 34-bit register for signal <wci_wslv_respF_q_1>.
    Found 2-bit comparator greater for signal <wciS0_SThreadBusy$cmp_gt0000> created at line 1262.
    Found 32-bit up counter for signal <wsiM_iMesgCount>.
    Found 1-bit register for signal <wsiM_isReset_isInReset>.
    Found 1-bit register for signal <wsiM_operateD>.
    Found 32-bit up counter for signal <wsiM_pMesgCount>.
    Found 2-bit register for signal <wsiM_reqFifo_c_r>.
    Found 61-bit register for signal <wsiM_reqFifo_q_0>.
    Found 61-bit register for signal <wsiM_reqFifo_q_1>.
    Found 8-bit register for signal <wsiM_statusR>.
    Found 1-bit register for signal <wsiM_sThreadBusy_d>.
    Found 1-bit register for signal <wsiM_trafficSticky>.
    Found 1-bit register for signal <wti_isReset_isInReset>.
    Found 18-bit adder for signal <x__h15249>.
    Found 18-bit adder for signal <x__h15259>.
    Found 18-bit adder for signal <x__h15325>.
    Found 18-bit adder for signal <x__h15399>.
    Found 18-bit adder for signal <x__h15409>.
    Found 11-bit shifter logical left for signal <x__h17578$shift0000>.
    Found 11-bit shifter logical left for signal <x__h19880$shift0000>.
    Found 11-bit adder for signal <x__h23307>.
    Found 18-bit shifter logical left for signal <x__h7511$shift0000>.
    Found 1-bit xor2 for signal <x_dReadBin__h21693$xor0000> created at line 3436.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   5 Counter(s).
	inferred 905 D-type flip-flop(s).
	inferred  25 Adder/Subtractor(s).
	inferred   5 Comparator(s).
	inferred   5 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
	inferred   3 Xor(s).
Unit <mkIQADCWorker> synthesized.


Synthesizing Unit <mkQBGMAC>.
    Related source file is "../../rtl/mkQBGMAC.v".
WARNING:Xst:646 - Signal <txOperD_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <txOperD_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxOperD_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rxOperD_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit 4-to-1 multiplexer for signal <CASE_txfun_ptr_txfun_ptr_EQ_3_AND_txfun_inFD__ETC__q25>.
    Found 1-bit 4-to-1 multiplexer for signal <CASE_txfun_ptr_txfun_ptr_EQ_3_AND_txfun_inFD__ETC__q8>.
    Found 1-bit 4-to-1 multiplexer for signal <CASE_txfun_ptr_txfun_ptr_EQ_3_AND_txfun_inFD__ETC__q9>.
    Found 1-bit 4-to-1 multiplexer for signal <IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454>.
    Found 8-bit 4-to-1 multiplexer for signal <IF_txfun_ptr_0_EQ_0_1_THEN_txfun_inF_first__2__ETC___d373>.
    Found 2-bit register for signal <rxfun_ptr>.
    Found 2-bit adder for signal <rxfun_ptr$addsub0000> created at line 554.
    Found 30-bit register for signal <rxfun_sr>.
    Found 1-bit register for signal <rxOperD>.
    Found 2-bit register for signal <txfun_ptr>.
    Found 2-bit adder for signal <txfun_ptr$addsub0000> created at line 570.
    Found 1-bit register for signal <txOperD>.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred  12 Multiplexer(s).
Unit <mkQBGMAC> synthesized.


Synthesizing Unit <mkGbeQABS>.
    Related source file is "../../rtl/mkGbeQABS.v".
WARNING:Xst:646 - Signal <splitReadInFlight> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mdi_tMDD$IO> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mdi_tMDC$IO> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mdi_pwTick$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <gbeControl<30:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ethIngress_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ethEgress_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 195x2-bit ROM for signal <mdi_rPlayIndex$rom0000>.
    Found 1-bit register for signal <ethEgress>.
    Found 1-bit register for signal <ethIngress>.
    Found 32-bit register for signal <gbeControl>.
    Found 1-bit register for signal <mdi_rMDC>.
    Found 1-bit register for signal <mdi_rMDD>.
    Found 1-bit 195-to-1 multiplexer for signal <mdi_rMDD$D_IN>.
    Found 1-bit register for signal <mdi_rOutEn>.
    Found 1-bit 195-to-1 multiplexer for signal <mdi_rOutEn$D_IN>.
    Found 5-bit register for signal <mdi_rPhyAddr>.
    Found 5-bit register for signal <mdi_rRegAddr>.
    Found 1-bit register for signal <mdi_rState>.
    Found 1-bit register for signal <mdi_rWrite>.
    Found 16-bit register for signal <mdi_rWriteData>.
    Found 1-bit register for signal <mdi_vrReadData>.
    Found 1-bit register for signal <mdi_vrReadData_1>.
    Found 1-bit register for signal <mdi_vrReadData_10>.
    Found 1-bit register for signal <mdi_vrReadData_11>.
    Found 1-bit register for signal <mdi_vrReadData_12>.
    Found 1-bit register for signal <mdi_vrReadData_13>.
    Found 1-bit register for signal <mdi_vrReadData_14>.
    Found 1-bit register for signal <mdi_vrReadData_15>.
    Found 1-bit register for signal <mdi_vrReadData_2>.
    Found 1-bit register for signal <mdi_vrReadData_3>.
    Found 1-bit register for signal <mdi_vrReadData_4>.
    Found 1-bit register for signal <mdi_vrReadData_5>.
    Found 1-bit register for signal <mdi_vrReadData_6>.
    Found 1-bit register for signal <mdi_vrReadData_7>.
    Found 1-bit register for signal <mdi_vrReadData_8>.
    Found 1-bit register for signal <mdi_vrReadData_9>.
    Found 1-bit register for signal <phyMdiInit>.
    Found 25-bit register for signal <phyResetWaitCnt>.
    Found 25-bit subtractor for signal <phyResetWaitCnt$addsub0000> created at line 836.
    Found 25-bit comparator lessequal for signal <phyResetWaitCnt$cmp_le0000> created at line 836.
    Found 25-bit comparator greater for signal <phyRst$ASSERT_IN>.
    Found 32-bit up counter for signal <rxCount>.
    Found 32-bit up counter for signal <rxOvfCount>.
    Found 32-bit up counter for signal <txCount>.
    Found 32-bit up counter for signal <txUndCount>.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Counter(s).
	inferred 107 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <mkGbeQABS> synthesized.


Synthesizing Unit <mkFTop_n210>.
    Related source file is "../../rtl/mkFTop_n210.v".
WARNING:Xst:646 - Signal <tog50_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tog50_1$wget> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pwrk$i2cpad_sda> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pwrk$i2cpad_scl> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <gbe0$mdio_mdd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <gbe0$mdio_mdc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbgReg_1$whas> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <dbgReg>.
    Found 1-bit register for signal <tog50>.
    Summary:
	inferred  33 D-type flip-flop(s).
Unit <mkFTop_n210> synthesized.


Synthesizing Unit <fpgaTop>.
    Related source file is "../../libsrc/hdl/ocpi/fpgaTop_n210.v".
WARNING:Xst:1306 - Output <dac_sen> is never assigned.
WARNING:Xst:647 - Input <dac_smiso> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dac_lock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1306 - Output <dac_da> is never assigned.
WARNING:Xst:1306 - Output <dac_db> is never assigned.
WARNING:Xst:1306 - Output <dac_sclk> is never assigned.
WARNING:Xst:1306 - Output <dac_smosi> is never assigned.
Unit <fpgaTop> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
WARNING:Xst:524 - All outputs of the instance <col_cc> of the block <SyncBit> are unconnected in block <mkGMAC>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <crs_cc> of the block <SyncBit> are unconnected in block <mkGMAC>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <ovfBit> of the block <SyncBit> are unconnected in block <mkQBGMAC>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <unfBit> of the block <SyncBit> are unconnected in block <mkQBGMAC>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 55
 1024x32-bit single-port RAM                           : 1
 1024x39-bit dual-port RAM                             : 1
 15x24-bit dual-port RAM                               : 1
 15x8-bit dual-port RAM                                : 1
 16x10-bit dual-port RAM                               : 1
 2048x32-bit dual-port RAM                             : 8
 2048x40-bit dual-port RAM                             : 2
 2048x61-bit dual-port RAM                             : 2
 2x32-bit dual-port RAM                                : 21
 2x38-bit dual-port RAM                                : 2
 2x61-bit dual-port RAM                                : 3
 2x64-bit dual-port RAM                                : 1
 2x72-bit dual-port RAM                                : 8
 8x10-bit dual-port RAM                                : 1
 8x40-bit dual-port RAM                                : 2
# ROMs                                                 : 3
 117x3-bit ROM                                         : 1
 195x2-bit ROM                                         : 1
 87x2-bit ROM                                          : 1
# Adders/Subtractors                                   : 411
 1-bit adder                                           : 83
 1-bit subtractor                                      : 15
 10-bit adder                                          : 1
 10-bit subtractor                                     : 14
 11-bit adder                                          : 4
 12-bit adder                                          : 17
 12-bit subtractor                                     : 4
 13-bit adder                                          : 21
 14-bit adder                                          : 6
 14-bit subtractor                                     : 6
 16-bit adder                                          : 25
 16-bit subtractor                                     : 16
 17-bit adder                                          : 1
 17-bit subtractor                                     : 1
 18-bit adder                                          : 6
 18-bit subtractor                                     : 1
 2-bit adder                                           : 42
 2-bit addsub                                          : 14
 2-bit subtractor                                      : 23
 24-bit adder                                          : 2
 25-bit subtractor                                     : 1
 28-bit adder                                          : 1
 3-bit adder                                           : 42
 3-bit subtractor                                      : 3
 32-bit adder                                          : 35
 4-bit adder                                           : 12
 4-bit subtractor                                      : 8
 5-bit adder                                           : 1
 5-bit subtractor                                      : 2
 50-bit adder                                          : 1
 64-bit subtractor                                     : 1
 8-bit adder                                           : 2
# Counters                                             : 52
 12-bit up counter                                     : 4
 16-bit up counter                                     : 13
 2-bit up counter                                      : 3
 28-bit up counter                                     : 2
 3-bit up counter                                      : 1
 32-bit up counter                                     : 26
 4-bit updown counter                                  : 1
 7-bit up counter                                      : 1
 8-bit down counter                                    : 1
# Registers                                            : 1783
 1-bit register                                        : 863
 10-bit register                                       : 14
 11-bit register                                       : 6
 12-bit register                                       : 24
 120-bit register                                      : 2
 128-bit register                                      : 6
 129-bit register                                      : 3
 13-bit register                                       : 5
 130-bit register                                      : 4
 139-bit register                                      : 4
 14-bit register                                       : 16
 15-bit register                                       : 4
 16-bit register                                       : 62
 17-bit register                                       : 22
 18-bit register                                       : 9
 2-bit register                                        : 86
 24-bit register                                       : 1
 25-bit register                                       : 1
 27-bit register                                       : 2
 28-bit register                                       : 3
 3-bit register                                        : 57
 30-bit register                                       : 1
 32-bit register                                       : 182
 33-bit register                                       : 20
 34-bit register                                       : 39
 38-bit register                                       : 6
 39-bit register                                       : 19
 4-bit register                                        : 81
 40-bit register                                       : 74
 45-bit register                                       : 3
 48-bit register                                       : 12
 5-bit register                                        : 52
 50-bit register                                       : 2
 53-bit register                                       : 3
 57-bit register                                       : 1
 59-bit register                                       : 4
 6-bit register                                        : 5
 61-bit register                                       : 19
 64-bit register                                       : 5
 65-bit register                                       : 1
 7-bit register                                        : 1
 72-bit register                                       : 23
 74-bit register                                       : 2
 79-bit register                                       : 2
 8-bit register                                        : 28
 9-bit register                                        : 4
# Comparators                                          : 139
 10-bit comparator lessequal                           : 11
 11-bit comparator not equal                           : 2
 12-bit comparator equal                               : 6
 12-bit comparator greater                             : 2
 12-bit comparator less                                : 1
 12-bit comparator not equal                           : 6
 13-bit comparator lessequal                           : 1
 14-bit comparator equal                               : 2
 14-bit comparator lessequal                           : 2
 16-bit comparator equal                               : 9
 17-bit comparator equal                               : 1
 17-bit comparator lessequal                           : 1
 2-bit comparator greater                              : 14
 2-bit comparator not equal                            : 4
 24-bit comparator less                                : 2
 25-bit comparator greater                             : 1
 25-bit comparator lessequal                           : 1
 28-bit comparator greater                             : 1
 28-bit comparator less                                : 1
 3-bit comparator less                                 : 18
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 32-bit comparator less                                : 15
 32-bit comparator not equal                           : 1
 4-bit comparator equal                                : 4
 4-bit comparator greatequal                           : 1
 4-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 4
 4-bit comparator not equal                            : 9
 48-bit comparator equal                               : 2
 5-bit comparator less                                 : 1
 5-bit comparator not equal                            : 3
 6-bit comparator lessequal                            : 4
 7-bit comparator greatequal                           : 1
 7-bit comparator lessequal                            : 1
 8-bit comparator equal                                : 2
 8-bit comparator less                                 : 2
# Multiplexers                                         : 123
 1-bit 11-to-1 multiplexer                             : 2
 1-bit 117-to-1 multiplexer                            : 1
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 18-to-1 multiplexer                             : 1
 1-bit 195-to-1 multiplexer                            : 2
 1-bit 4-to-1 multiplexer                              : 34
 1-bit 8-to-1 multiplexer                              : 2
 1-bit 87-to-1 multiplexer                             : 1
 11-bit 4-to-1 multiplexer                             : 16
 32-bit 16-to-1 multiplexer                            : 1
 32-bit 4-to-1 multiplexer                             : 43
 33-bit 4-to-1 multiplexer                             : 1
 38-bit 4-to-1 multiplexer                             : 2
 39-bit 16-to-1 multiplexer                            : 1
 45-bit 4-to-1 multiplexer                             : 1
 5-bit 8-to-1 multiplexer                              : 1
 61-bit 4-to-1 multiplexer                             : 3
 72-bit 4-to-1 multiplexer                             : 8
 79-bit 4-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 18
 11-bit shifter logical left                           : 2
 18-bit shifter logical left                           : 1
 32-bit shifter logical left                           : 15
# Tristates                                            : 4
 1-bit tristate buffer                                 : 4
# Xors                                                 : 186
 1-bit xor11                                           : 2
 1-bit xor18                                           : 1
 1-bit xor2                                            : 171
 2-bit xor2                                            : 2
 32-bit xor2                                           : 2
 4-bit xor2                                            : 6
 5-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_7> for best encoding.
Optimizing FSM <ftop/iqadc/wsiM_burstKind/FSM> on signal <wsiM_burstKind[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
-------------------
Analyzing FSM <FSM_6> for best encoding.
Optimizing FSM <ftop/iqadc/adcCore_iseqFsm_state_mkFSMstate/FSM> on signal <adcCore_iseqFsm_state_mkFSMstate[1:11]> with one-hot encoding.
----------------------
 State | Encoding
----------------------
 0000  | 00000000001
 0001  | 00000000010
 0010  | 00000000100
 0011  | 00000001000
 0100  | 00000010000
 0101  | 00000100000
 0110  | 00001000000
 0111  | 00010000000
 1000  | 00100000000
 1001  | 01000000000
 1010  | 10000000000
----------------------
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <ftop/sma1/wsiS_burstKind/FSM> on signal <wsiS_burstKind[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
-------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <ftop/sma1/wsiM_burstKind/FSM> on signal <wsiM_burstKind[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
-------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <ftop/sma0/wsiM_burstKind/FSM> on signal <wsiM_burstKind[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
-------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <ftop/eddp0/edpFsm_state_mkFSMstate/FSM> on signal <edpFsm_state_mkFSMstate[1:6]> with one-hot encoding.
Optimizing FSM <ftop/eddp1/edpFsm_state_mkFSMstate/FSM> on signal <edpFsm_state_mkFSMstate[1:6]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 000001
 001   | 000010
 010   | 000100
 011   | 001000
 100   | 010000
 101   | 100000
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <ftop/bias/wsiS_burstKind/FSM> on signal <wsiS_burstKind[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <ftop/bias/wsiM_burstKind/FSM> on signal <wsiM_burstKind[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
-------------------
WARNING:Xst:1290 - Hierarchical block <timeServ_disableServo> is unconnected in block <cp>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <timeServ_ppsDisablePPS> is unconnected in block <cp>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <timeServ_ppsOutMode> is unconnected in block <cp>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <wci_mReset> is unconnected in block <cp>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <wci_mReset_1> is unconnected in block <cp>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <wci_mReset_11> is unconnected in block <cp>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <wci_mReset_12> is unconnected in block <cp>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <wci_mReset_5> is unconnected in block <cp>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <wci_mReset_6> is unconnected in block <cp>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <wci_mReset_8> is unconnected in block <cp>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <edp_inProcF> is unconnected in block <edp1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <intr_cc> is unconnected in block <gmac>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <phyReset> is unconnected in block <gmac>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <rxRS_ovfBit> is unconnected in block <gmac>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <txRS_unfBit> is unconnected in block <gmac>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <timeServ_ppsOKCC> is unconnected in block <cp>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <timeServ_refPerPPS> is unconnected in block <cp>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <timeServ_rollingPPSIn> is unconnected in block <cp>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <edp_outBF_memory> is unconnected in block <edp0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <edp_outFunl_inF> is unconnected in block <edp0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <edp_outTF> is unconnected in block <edp0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <timeServ_ppsLostCC> is unconnected in block <cp>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <edp_outF> is unconnected in block <edp0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <edp_outFunl_outF> is unconnected in block <edp0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <flashC_respF> is unconnected in block <pwrk>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <dpRespF> is unconnected in block <eddp0>.
   It will be removed from the design.
WARNING:Xst:2404 -  FFs/Latches <ledReg<4:0>> (without init value) have a constant value of 0 in block <mkLedN210>.
WARNING:Xst:2404 -  FFs/Latches <eePli<15:4>> (without init value) have a constant value of 0 in block <mkEDCPAdapter>.
WARNING:Xst:2404 -  FFs/Latches <edp_dataLen<15:5>> (without init value) have a constant value of 0 in block <mkOCEDP4B_1>.
WARNING:Xst:2404 -  FFs/Latches <edp_mhFlags<7:1>> (without init value) have a constant value of 0 in block <mkOCEDP4B_1>.
WARNING:Xst:2404 -  FFs/Latches <edp_mesgSeq<15:1>> (without init value) have a constant value of 0 in block <mkOCEDP4B_1>.
WARNING:Xst:2404 -  FFs/Latches <edp_mhType<7:1>> (without init value) have a constant value of 0 in block <mkOCEDP4B_1>.
WARNING:Xst:2404 -  FFs/Latches <edp_ackCount<7:1>> (without init value) have a constant value of 0 in block <mkOCEDP4B_2>.
WARNING:Xst:2404 -  FFs/Latches <edp_mhFlags<7:1>> (without init value) have a constant value of 0 in block <mkOCEDP4B_2>.
WARNING:Xst:2404 -  FFs/Latches <edp_mesgSeq<15:1>> (without init value) have a constant value of 0 in block <mkOCEDP4B_2>.
WARNING:Xst:2404 -  FFs/Latches <edp_mhType<7:1>> (without init value) have a constant value of 0 in block <mkOCEDP4B_2>.
WARNING:Xst:2404 -  FFs/Latches <abortCount<31:0>> (without init value) have a constant value of 0 in block <mkSMAdapter4B_2>.
WARNING:Xst:2404 -  FFs/Latches <sDataSyncIn<27:0>> (without init value) have a constant value of 0 in block <SyncRegister_4>.
WARNING:Xst:2404 -  FFs/Latches <sDataSyncIn<7:0>> (without init value) have a constant value of 0 in block <SyncRegister_5>.
WARNING:Xst:2404 -  FFs/Latches <wci_wStatus<31:28>> (without init value) have a constant value of 0 in block <mkOCCP>.
WARNING:Xst:2404 -  FFs/Latches <wci_wStatus_1<31:28>> (without init value) have a constant value of 0 in block <mkOCCP>.
WARNING:Xst:2404 -  FFs/Latches <wci_wStatus_11<31:28>> (without init value) have a constant value of 0 in block <mkOCCP>.
WARNING:Xst:2404 -  FFs/Latches <wci_wStatus_10<31:28>> (without init value) have a constant value of 0 in block <mkOCCP>.
WARNING:Xst:2404 -  FFs/Latches <wci_wStatus_12<31:28>> (without init value) have a constant value of 0 in block <mkOCCP>.
WARNING:Xst:2404 -  FFs/Latches <wci_wStatus_13<31:28>> (without init value) have a constant value of 0 in block <mkOCCP>.
WARNING:Xst:2404 -  FFs/Latches <wci_wStatus_14<31:28>> (without init value) have a constant value of 0 in block <mkOCCP>.
WARNING:Xst:2404 -  FFs/Latches <wci_wStatus_2<31:28>> (without init value) have a constant value of 0 in block <mkOCCP>.
WARNING:Xst:2404 -  FFs/Latches <wci_wStatus_3<31:28>> (without init value) have a constant value of 0 in block <mkOCCP>.
WARNING:Xst:2404 -  FFs/Latches <wci_wStatus_5<31:28>> (without init value) have a constant value of 0 in block <mkOCCP>.
WARNING:Xst:2404 -  FFs/Latches <wci_wStatus_4<31:28>> (without init value) have a constant value of 0 in block <mkOCCP>.
WARNING:Xst:2404 -  FFs/Latches <wci_wStatus_6<31:28>> (without init value) have a constant value of 0 in block <mkOCCP>.
WARNING:Xst:2404 -  FFs/Latches <wci_wStatus_7<31:28>> (without init value) have a constant value of 0 in block <mkOCCP>.
WARNING:Xst:2404 -  FFs/Latches <wci_wStatus_8<31:28>> (without init value) have a constant value of 0 in block <mkOCCP>.
WARNING:Xst:2404 -  FFs/Latches <wci_wStatus_9<31:28>> (without init value) have a constant value of 0 in block <mkOCCP>.
WARNING:Xst:2404 -  FFs/Latches <timeServ_jamFracVal<49:48>> (without init value) have a constant value of 0 in block <mkOCCP>.
WARNING:Xst:2404 -  FFs/Latches <adcCore_samp<31:30>> (without init value) have a constant value of 0 in block <mkIQADCWorker>.
WARNING:Xst:2404 -  FFs/Latches <gbeControl<31:9>> (without init value) have a constant value of 0 in block <mkGbeQABS>.
WARNING:Xst:2404 -  FFs/Latches <dD_OUT<27:0>> (without init value) have a constant value of 0 in block <SyncRegister_4>.
WARNING:Xst:2404 -  FFs/Latches <dD_OUT<7:0>> (without init value) have a constant value of 0 in block <SyncRegister_5>.
WARNING:Xst:2404 -  FFs/Latches <adcCore_colGate_sampDataWD<31:30>> (without init value) have a constant value of 0 in block <mkIQADCWorker>.

Synthesizing (advanced) Unit <BRAM1Load>.
INFO:Xst:3038 - The RAM <Mram_RAM> appears to be read-only. If that was not your intent please check the write enable description.
INFO:Xst:3226 - The RAM <Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <DO_R>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     enA            | connected to signal <EN>            | high     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ADDR>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <DO_R>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <BRAM1Load> synthesized (advanced).

Synthesizing (advanced) Unit <BRAM2_1>.
INFO:Xst:3226 - The RAM <Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <DOA_R> <DOB_R>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLKA>          | rise     |
    |     enA            | connected to signal <ENA>           | high     |
    |     weA            | connected to signal <WEA>           | high     |
    |     addrA          | connected to signal <ADDRA>         |          |
    |     diA            | connected to signal <DIA>           |          |
    |     doA            | connected to signal <DOA_R>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2048-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLKB>          | rise     |
    |     enB            | connected to signal <ENB>           | high     |
    |     weB            | connected to signal <WEB>           | high     |
    |     addrB          | connected to signal <ADDRB>         |          |
    |     diB            | connected to signal <DIB>           |          |
    |     doB            | connected to signal <DOB_R>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <BRAM2_1> synthesized (advanced).

Synthesizing (advanced) Unit <BRAM2_2>.
INFO:Xst:3226 - The RAM <Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <DOA_R> <DOB_R>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 40-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLKA>          | rise     |
    |     enA            | connected to signal <ENA>           | high     |
    |     weA            | connected to signal <WEA>           | high     |
    |     addrA          | connected to signal <ADDRA>         |          |
    |     diA            | connected to signal <DIA>           |          |
    |     doA            | connected to signal <DOA_R>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2048-word x 40-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLKB>          | rise     |
    |     enB            | connected to signal <ENB>           | high     |
    |     weB            | connected to signal <WEB>           | high     |
    |     addrB          | connected to signal <ADDRB>         |          |
    |     diB            | connected to signal <DIB>           |          |
    |     doB            | connected to signal <DOB_R>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <BRAM2_2> synthesized (advanced).

Synthesizing (advanced) Unit <BRAM2_3>.
INFO:Xst:3226 - The RAM <Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <DOA_R> <DOB_R>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 39-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLKA>          | rise     |
    |     weA            | connected to signal <WEA>           | high     |
    |     addrA          | connected to signal <ADDRA>         |          |
    |     diA            | connected to signal <DIA>           |          |
    |     doA            | connected to signal <DOA_R>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 39-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLKB>          | rise     |
    |     addrB          | connected to signal <ADDRB>         |          |
    |     doB            | connected to signal <DOB_R>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <BRAM2_3> synthesized (advanced).

Synthesizing (advanced) Unit <BRAM2_4>.
INFO:Xst:3226 - The RAM <Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <DOA_R> <DOB_R>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 61-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLKA>          | rise     |
    |     enA            | connected to signal <ENA>           | high     |
    |     weA            | connected to signal <WEA>           | high     |
    |     addrA          | connected to signal <ADDRA>         |          |
    |     diA            | connected to signal <DIA>           |          |
    |     doA            | connected to signal <DOA_R>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2048-word x 61-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLKB>          | rise     |
    |     enB            | connected to signal <ENB>           | high     |
    |     weB            | connected to signal <WEB>           | high     |
    |     addrB          | connected to signal <ADDRB>         |          |
    |     diB            | connected to signal <DIB>           |          |
    |     doB            | connected to signal <DOB_R>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <BRAM2_4> synthesized (advanced).

Synthesizing (advanced) Unit <Counter_1>.
The following registers are absorbed into accumulator <q_state>: 1 register on signal <q_state>.
Unit <Counter_1> synthesized (advanced).

Synthesizing (advanced) Unit <Counter_3>.
The following registers are absorbed into accumulator <q_state>: 1 register on signal <q_state>.
Unit <Counter_3> synthesized (advanced).

Synthesizing (advanced) Unit <SizedFIFO_1>.
INFO:Xst:3231 - The small RAM <Mram_arr> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 72-bit                     |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <_and0000_0>    | high     |
    |     addrA          | connected to signal <tail>          |          |
    |     diA            | connected to signal <D_IN>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 72-bit                     |          |
    |     addrB          | connected to signal <head>          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <SizedFIFO_1> synthesized (advanced).

Synthesizing (advanced) Unit <SizedFIFO_2>.
INFO:Xst:3231 - The small RAM <Mram_arr> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 61-bit                     |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <_and0000_0>    | high     |
    |     addrA          | connected to signal <tail>          |          |
    |     diA            | connected to signal <D_IN>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 61-bit                     |          |
    |     addrB          | connected to signal <head>          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <SizedFIFO_2> synthesized (advanced).

Synthesizing (advanced) Unit <SizedFIFO_3>.
INFO:Xst:3231 - The small RAM <Mram_arr> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 32-bit                     |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <_and0000_0>    | high     |
    |     addrA          | connected to signal <tail>          |          |
    |     diA            | connected to signal <D_IN>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 32-bit                     |          |
    |     addrB          | connected to signal <head>          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <SizedFIFO_3> synthesized (advanced).

Synthesizing (advanced) Unit <SizedFIFO_4>.
INFO:Xst:3231 - The small RAM <Mram_arr> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 38-bit                     |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <_and0000_0>    | high     |
    |     addrA          | connected to signal <tail>          |          |
    |     diA            | connected to signal <D_IN>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 38-bit                     |          |
    |     addrB          | connected to signal <head>          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <SizedFIFO_4> synthesized (advanced).

Synthesizing (advanced) Unit <SizedFIFO_5>.
INFO:Xst:3231 - The small RAM <Mram_arr> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 15-word x 24-bit                    |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <_and0000_0>    | high     |
    |     addrA          | connected to signal <tail>          |          |
    |     diA            | connected to signal <D_IN>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 15-word x 24-bit                    |          |
    |     addrB          | connected to signal <head>          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <SizedFIFO_5> synthesized (advanced).

Synthesizing (advanced) Unit <SizedFIFO_6>.
INFO:Xst:3231 - The small RAM <Mram_arr> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 15-word x 8-bit                     |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <_and0000_0>    | high     |
    |     addrA          | connected to signal <tail>          |          |
    |     diA            | connected to signal <D_IN>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 15-word x 8-bit                     |          |
    |     addrB          | connected to signal <head>          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <SizedFIFO_6> synthesized (advanced).

Synthesizing (advanced) Unit <SyncFIFO_1>.
INFO:Xst:3231 - The small RAM <Mram_fifoMem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 64-bit                     |          |
    |     clkA           | connected to signal <sCLK>          | rise     |
    |     weA            | connected to signal <sENQ>          | high     |
    |     addrA          | connected to signal <sGEnqPtr>      |          |
    |     diA            | connected to signal <sD_IN>         |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 64-bit                     |          |
    |     addrB          | connected to signal <dGDeqPtr>      |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <SyncFIFO_1> synthesized (advanced).

Synthesizing (advanced) Unit <SyncFIFO_2>.
INFO:Xst:3231 - The small RAM <Mram_fifoMem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 40-bit                     |          |
    |     clkA           | connected to signal <sCLK>          | rise     |
    |     weA            | connected to signal <sENQ>          | high     |
    |     addrA          | connected to signal <sGEnqPtr>      |          |
    |     diA            | connected to signal <sD_IN>         |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 40-bit                     |          |
    |     addrB          | connected to signal <dGDeqPtr>      |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <SyncFIFO_2> synthesized (advanced).

Synthesizing (advanced) Unit <SyncFIFO_3>.
INFO:Xst:3231 - The small RAM <Mram_fifoMem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 10-bit                     |          |
    |     clkA           | connected to signal <sCLK>          | rise     |
    |     weA            | connected to signal <sENQ>          | high     |
    |     addrA          | connected to signal <sGEnqPtr>      |          |
    |     diA            | connected to signal <sD_IN>         |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 10-bit                     |          |
    |     addrB          | connected to signal <dGDeqPtr>      |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <SyncFIFO_3> synthesized (advanced).

Synthesizing (advanced) Unit <SyncFIFO_4>.
INFO:Xst:3231 - The small RAM <Mram_fifoMem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sCLK>          | rise     |
    |     weA            | connected to signal <sENQ>          | high     |
    |     addrA          | connected to signal <sGEnqPtr>      |          |
    |     diA            | connected to signal <sD_IN>         |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <dGDeqPtr>      |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <SyncFIFO_4> synthesized (advanced).

Synthesizing (advanced) Unit <mkOCEDP4B_2>.
The following registers are absorbed into accumulator <edp_remMesgAccu>: 1 register on signal <edp_remMesgAccu>.
The following registers are absorbed into accumulator <edp_srcMesgAccu>: 1 register on signal <edp_srcMesgAccu>.
Unit <mkOCEDP4B_2> synthesized (advanced).

Synthesizing (advanced) Unit <mkSMAdapter4B_1>.
The following registers are absorbed into accumulator <fabWordsRemain>: 1 register on signal <fabWordsRemain>.
Unit <mkSMAdapter4B_1> synthesized (advanced).

Synthesizing (advanced) Unit <mkSMAdapter4B_2>.
The following registers are absorbed into accumulator <fabWordsRemain>: 1 register on signal <fabWordsRemain>.
Unit <mkSMAdapter4B_2> synthesized (advanced).

Synthesizing (advanced) Unit <arSRLFIFOD>.
	Found 16-bit dynamic shift register for signal <_varindex0000<0>>.
	Found 16-bit dynamic shift register for signal <_varindex0000<1>>.
	Found 16-bit dynamic shift register for signal <_varindex0000<2>>.
	Found 16-bit dynamic shift register for signal <_varindex0000<3>>.
	Found 16-bit dynamic shift register for signal <_varindex0000<4>>.
	Found 16-bit dynamic shift register for signal <_varindex0000<5>>.
	Found 16-bit dynamic shift register for signal <_varindex0000<6>>.
	Found 16-bit dynamic shift register for signal <_varindex0000<7>>.
	Found 16-bit dynamic shift register for signal <_varindex0000<8>>.
	Found 16-bit dynamic shift register for signal <_varindex0000<9>>.
	Found 16-bit dynamic shift register for signal <_varindex0000<10>>.
	Found 16-bit dynamic shift register for signal <_varindex0000<11>>.
	Found 16-bit dynamic shift register for signal <_varindex0000<12>>.
	Found 16-bit dynamic shift register for signal <_varindex0000<13>>.
	Found 16-bit dynamic shift register for signal <_varindex0000<14>>.
	Found 16-bit dynamic shift register for signal <_varindex0000<15>>.
	Found 16-bit dynamic shift register for signal <_varindex0000<16>>.
	Found 16-bit dynamic shift register for signal <_varindex0000<17>>.
	Found 16-bit dynamic shift register for signal <_varindex0000<18>>.
	Found 16-bit dynamic shift register for signal <_varindex0000<19>>.
	Found 16-bit dynamic shift register for signal <_varindex0000<20>>.
	Found 16-bit dynamic shift register for signal <_varindex0000<21>>.
	Found 16-bit dynamic shift register for signal <_varindex0000<22>>.
	Found 16-bit dynamic shift register for signal <_varindex0000<23>>.
	Found 16-bit dynamic shift register for signal <_varindex0000<24>>.
	Found 16-bit dynamic shift register for signal <_varindex0000<25>>.
	Found 16-bit dynamic shift register for signal <_varindex0000<26>>.
	Found 16-bit dynamic shift register for signal <_varindex0000<27>>.
	Found 16-bit dynamic shift register for signal <_varindex0000<28>>.
	Found 16-bit dynamic shift register for signal <_varindex0000<29>>.
	Found 16-bit dynamic shift register for signal <_varindex0000<30>>.
	Found 16-bit dynamic shift register for signal <_varindex0000<31>>.
	Found 16-bit dynamic shift register for signal <_varindex0000<32>>.
	Found 16-bit dynamic shift register for signal <_varindex0000<33>>.
	Found 16-bit dynamic shift register for signal <_varindex0000<34>>.
	Found 16-bit dynamic shift register for signal <_varindex0000<35>>.
	Found 16-bit dynamic shift register for signal <_varindex0000<36>>.
	Found 16-bit dynamic shift register for signal <_varindex0000<37>>.
	Found 16-bit dynamic shift register for signal <_varindex0000<38>>.
Unit <arSRLFIFOD> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 8
# RAMs                                                 : 55
 1024x32-bit single-port block RAM                     : 1
 1024x39-bit dual-port block RAM                       : 1
 15x24-bit dual-port distributed RAM                   : 1
 15x8-bit dual-port distributed RAM                    : 1
 16x10-bit dual-port distributed RAM                   : 1
 2048x32-bit dual-port block RAM                       : 8
 2048x40-bit dual-port block RAM                       : 2
 2048x61-bit dual-port block RAM                       : 2
 2x32-bit dual-port distributed RAM                    : 21
 2x38-bit dual-port distributed RAM                    : 2
 2x61-bit dual-port distributed RAM                    : 3
 2x64-bit dual-port distributed RAM                    : 1
 2x72-bit dual-port distributed RAM                    : 8
 8x10-bit dual-port distributed RAM                    : 1
 8x40-bit dual-port distributed RAM                    : 2
# ROMs                                                 : 3
 117x3-bit ROM                                         : 1
 195x2-bit ROM                                         : 1
 87x2-bit ROM                                          : 1
# Adders/Subtractors                                   : 400
 1-bit adder                                           : 83
 1-bit subtractor                                      : 15
 10-bit adder                                          : 1
 10-bit subtractor                                     : 14
 11-bit adder                                          : 3
 12-bit adder                                          : 15
 12-bit subtractor                                     : 4
 13-bit adder                                          : 21
 14-bit adder                                          : 6
 14-bit subtractor                                     : 4
 16-bit adder                                          : 25
 16-bit subtractor                                     : 16
 17-bit adder                                          : 1
 17-bit subtractor                                     : 1
 18-bit adder                                          : 6
 18-bit subtractor                                     : 1
 2-bit adder                                           : 42
 2-bit addsub                                          : 14
 2-bit subtractor                                      : 23
 25-bit subtractor                                     : 1
 28-bit adder                                          : 1
 3-bit adder                                           : 38
 3-bit adder carry in                                  : 2
 3-bit subtractor                                      : 3
 32-bit adder                                          : 34
 4-bit adder                                           : 12
 4-bit subtractor                                      : 9
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
 50-bit adder                                          : 1
 64-bit subtractor                                     : 1
 8-bit adder                                           : 1
# Counters                                             : 51
 12-bit up counter                                     : 4
 16-bit up counter                                     : 13
 2-bit up counter                                      : 3
 28-bit up counter                                     : 1
 3-bit up counter                                      : 1
 32-bit up counter                                     : 26
 4-bit updown counter                                  : 1
 7-bit up counter                                      : 1
 8-bit down counter                                    : 1
# Accumulators                                         : 6
 10-bit up loadable accumulator                        : 1
 14-bit down loadable accumulator                      : 2
 16-bit up loadable accumulator                        : 1
 32-bit up loadable accumulator                        : 1
 8-bit up accumulator                                  : 1
# Registers                                            : 21164
 Flip-Flops                                            : 21164
# Shift Registers                                      : 39
 16-bit dynamic shift register                         : 39
# Comparators                                          : 139
 10-bit comparator lessequal                           : 11
 11-bit comparator not equal                           : 2
 12-bit comparator equal                               : 6
 12-bit comparator greater                             : 2
 12-bit comparator less                                : 1
 12-bit comparator not equal                           : 6
 13-bit comparator lessequal                           : 1
 14-bit comparator equal                               : 2
 14-bit comparator lessequal                           : 2
 16-bit comparator equal                               : 9
 17-bit comparator equal                               : 1
 17-bit comparator lessequal                           : 1
 2-bit comparator greater                              : 14
 2-bit comparator not equal                            : 4
 24-bit comparator less                                : 2
 25-bit comparator greater                             : 1
 25-bit comparator lessequal                           : 1
 28-bit comparator greater                             : 1
 28-bit comparator less                                : 1
 3-bit comparator less                                 : 18
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 32-bit comparator less                                : 15
 32-bit comparator not equal                           : 1
 4-bit comparator equal                                : 4
 4-bit comparator greatequal                           : 1
 4-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 4
 4-bit comparator not equal                            : 9
 48-bit comparator equal                               : 2
 5-bit comparator less                                 : 1
 5-bit comparator not equal                            : 3
 6-bit comparator lessequal                            : 4
 7-bit comparator greatequal                           : 1
 7-bit comparator lessequal                            : 1
 8-bit comparator equal                                : 2
 8-bit comparator less                                 : 2
# Multiplexers                                         : 122
 1-bit 11-to-1 multiplexer                             : 2
 1-bit 117-to-1 multiplexer                            : 1
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 18-to-1 multiplexer                             : 1
 1-bit 195-to-1 multiplexer                            : 2
 1-bit 4-to-1 multiplexer                              : 34
 1-bit 8-to-1 multiplexer                              : 2
 1-bit 87-to-1 multiplexer                             : 1
 11-bit 4-to-1 multiplexer                             : 16
 32-bit 16-to-1 multiplexer                            : 1
 32-bit 4-to-1 multiplexer                             : 43
 33-bit 4-to-1 multiplexer                             : 1
 38-bit 4-to-1 multiplexer                             : 2
 45-bit 4-to-1 multiplexer                             : 1
 5-bit 8-to-1 multiplexer                              : 1
 61-bit 4-to-1 multiplexer                             : 3
 72-bit 4-to-1 multiplexer                             : 8
 79-bit 4-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 18
 11-bit shifter logical left                           : 2
 18-bit shifter logical left                           : 1
 32-bit shifter logical left                           : 15
# Xors                                                 : 186
 1-bit xor11                                           : 2
 1-bit xor18                                           : 1
 1-bit xor2                                            : 171
 2-bit xor2                                            : 2
 32-bit xor2                                           : 2
 4-bit xor2                                            : 6
 5-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <mkGMAC>: instances <txRS_iobTxClk_cdi>, <txRS_iobTxData_cdi> of unit <ClockInverter> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <mkGMAC>: instances <txRS_iobTxClk_cdi>, <txRS_iobTxEna_cdi> of unit <ClockInverter> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <mkGMAC>: instances <txRS_iobTxClk_cdi>, <txRS_iobTxErr_cdi> of unit <ClockInverter> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <mkGMAC>: instances <txRS_iobTxClk_reset>, <txRS_iobTxData_reset> of unit <ResetInverter> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <mkGMAC>: instances <txRS_iobTxClk_reset>, <txRS_iobTxEna_reset> of unit <ResetInverter> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <mkGMAC>: instances <txRS_iobTxClk_reset>, <txRS_iobTxErr_reset> of unit <ResetInverter> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <mkIQADCWorker>: instances <adcCore_spiI_reqF_dCrossedsReset>, <adcCore_spiI_respF_sCrosseddReset> of unit <SyncReset0> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <mkIQADCWorker>: instances <adcCore_spiI_reqF_sCrosseddReset>, <adcCore_spiI_respF_dCrossedsReset> of unit <SyncReset0> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <mkIQADCWorker>: instances <adcCore_spiI_reqF_dCombinedReset>, <adcCore_spiI_respF_sCombinedReset> of unit <ResetEither> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <mkIQADCWorker>: instances <adcCore_spiI_reqF_sCombinedReset>, <adcCore_spiI_respF_dCombinedReset> of unit <ResetEither> are equivalent, second instance is removed

Optimizing unit <fpgaTop> ...

Optimizing unit <ClockInverter> ...

Optimizing unit <ResetInverter> ...

Optimizing unit <ResetEither> ...

Optimizing unit <SyncReset0> ...

Optimizing unit <ResetToBool> ...

Optimizing unit <SyncResetA_1> ...

Optimizing unit <mkLedN210> ...

Optimizing unit <SizedFIFO_1> ...

Optimizing unit <SizedFIFO_2> ...

Optimizing unit <FIFO1_1> ...

Optimizing unit <FIFO2_1> ...

Optimizing unit <FIFO2_2> ...

Optimizing unit <BRAM1Load> ...

Optimizing unit <SizedFIFO_3> ...

Optimizing unit <FIFO1_2> ...

Optimizing unit <SyncHandshake> ...

Optimizing unit <SyncResetA_2> ...

Optimizing unit <FIFO2_3> ...

Optimizing unit <FIFO2_4> ...

Optimizing unit <FIFO2_5> ...

Optimizing unit <BRAM2_1> ...

Optimizing unit <BRAM2_2> ...

Optimizing unit <FIFO2_6> ...

Optimizing unit <FIFO2_7> ...

Optimizing unit <FIFO20> ...

Optimizing unit <FIFO2_8> ...

Optimizing unit <FIFO2_9> ...

Optimizing unit <FIFO2_10> ...

Optimizing unit <FIFO2_11> ...

Optimizing unit <SizedFIFO_4> ...

Optimizing unit <FIFO2_12> ...

Optimizing unit <FIFO2_13> ...

Optimizing unit <Counter_1> ...

Optimizing unit <Counter_2> ...

Optimizing unit <TriState> ...

Optimizing unit <SyncBit> ...

Optimizing unit <FIFO2_16> ...

Optimizing unit <SyncResetA_3> ...

Optimizing unit <mkCRC32> ...

Optimizing unit <arSRLFIFOD> ...

Optimizing unit <BRAM2_3> ...

Optimizing unit <ClockDiv> ...

Optimizing unit <FIFO2_14> ...

Optimizing unit <SizedFIFO_5> ...

Optimizing unit <SizedFIFO_6> ...

Optimizing unit <Counter_3> ...

Optimizing unit <Counter_4> ...

Optimizing unit <FIFO10> ...

Optimizing unit <BRAM2_4> ...

Optimizing unit <FIFO2_15> ...

Optimizing unit <clock_n210> ...

Optimizing unit <SyncFIFO_1> ...

Optimizing unit <SyncFIFO_2> ...

Optimizing unit <SyncFIFO_3> ...

Optimizing unit <SyncFIFO_4> ...

Optimizing unit <mkBiasWorker4B> ...

Optimizing unit <mkEDCPAdapter> ...

Optimizing unit <mkEDDPAdapter> ...

Optimizing unit <mkOCEDP4B_1> ...

Optimizing unit <mkOCEDP4B_2> ...

Optimizing unit <mkQABSMF3> ...

Optimizing unit <mkGbeWrk> ...

Optimizing unit <mkPWrk_n210> ...

Optimizing unit <mkSMAdapter4B_1> ...

Optimizing unit <mkSMAdapter4B_2> ...

Optimizing unit <SyncRegister_1> ...

Optimizing unit <SyncRegister_2> ...

Optimizing unit <SyncRegister_3> ...

Optimizing unit <SyncRegister_4> ...

Optimizing unit <SyncRegister_5> ...

Optimizing unit <MakeResetA> ...

Optimizing unit <SyncRegister_6> ...

Optimizing unit <SyncRegister_7> ...

Optimizing unit <SyncRegister_8> ...

Optimizing unit <mkGMAC> ...

Optimizing unit <mkOCCP> ...

Optimizing unit <mkIQADCWorker> ...

Optimizing unit <mkQBGMAC> ...

Optimizing unit <mkGbeQABS> ...

Optimizing unit <mkFTop_n210> ...
WARNING:Xst:1290 - Hierarchical block <edp_inProcF> is unconnected in block <edp1>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <timeServ_ppsDisablePPS> is unconnected in block <cp>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <timeServ_disableServo> is unconnected in block <cp>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <timeServ_ppsOutMode> is unconnected in block <cp>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <sync> is unconnected in block <timeServ_refPerPPS>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <sync> is unconnected in block <timeServ_rollingPPSIn>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <wci_mReset_8> is unconnected in block <cp>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <wci_mReset_6> is unconnected in block <cp>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <wci_mReset_5> is unconnected in block <cp>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <wci_mReset_12> is unconnected in block <cp>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <wci_mReset_11> is unconnected in block <cp>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <wci_mReset_1> is unconnected in block <cp>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <wci_mReset> is unconnected in block <cp>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <txRS_unfBit> is unconnected in block <gmac>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <rxRS_ovfBit> is unconnected in block <gmac>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <intr_cc> is unconnected in block <gmac>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <phyReset> is unconnected in block <gmac>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <edp_outBF_memory> is unconnected in block <edp0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <edp_outFunl_inF> is unconnected in block <edp0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <edp_outFunl_outF> is unconnected in block <edp0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <edp_outTF> is unconnected in block <edp0>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <timeServ_ppsOKCC> is unconnected in block <cp>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <timeServ_ppsLostCC> is unconnected in block <cp>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <timeServ_refPerPPS> is unconnected in block <cp>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <timeServ_rollingPPSIn> is unconnected in block <cp>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <edp_outF> is unconnected in block <edp0>.
   It will be removed from the design.

Mapping all equations...
Building and optimizing final netlist ...
WARNING:Xst:1290 - Hierarchical block <dpRespF> is unconnected in block <eddp0>.
   It will be removed from the design.
Found area constraint ratio of 100 (+ 5) on block fpgaTop, actual ratio is 75.
FlipFlop ftop/gbe0/gmac/gmac/txRS_emitFCS_0 has been replicated 1 time(s)
FlipFlop ftop/gbe0/gmac/gmac/txRS_emitFCS_1 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <iqadc> :
	Found 2-bit shift register for signal <adcCore_samp_0>.
	Found 2-bit shift register for signal <adcCore_samp_1>.
	Found 2-bit shift register for signal <adcCore_samp_2>.
	Found 2-bit shift register for signal <adcCore_samp_3>.
	Found 2-bit shift register for signal <adcCore_samp_4>.
	Found 2-bit shift register for signal <adcCore_samp_5>.
	Found 2-bit shift register for signal <adcCore_samp_6>.
	Found 2-bit shift register for signal <adcCore_samp_7>.
	Found 2-bit shift register for signal <adcCore_samp_8>.
	Found 2-bit shift register for signal <adcCore_samp_9>.
	Found 2-bit shift register for signal <adcCore_samp_10>.
	Found 2-bit shift register for signal <adcCore_samp_11>.
	Found 2-bit shift register for signal <adcCore_samp_12>.
	Found 2-bit shift register for signal <adcCore_samp_13>.
	Found 2-bit shift register for signal <adcCore_samp_16>.
	Found 2-bit shift register for signal <adcCore_samp_17>.
	Found 2-bit shift register for signal <adcCore_samp_18>.
	Found 2-bit shift register for signal <adcCore_samp_19>.
	Found 2-bit shift register for signal <adcCore_samp_20>.
	Found 2-bit shift register for signal <adcCore_samp_21>.
	Found 2-bit shift register for signal <adcCore_samp_22>.
	Found 2-bit shift register for signal <adcCore_samp_23>.
	Found 2-bit shift register for signal <adcCore_samp_24>.
	Found 2-bit shift register for signal <adcCore_samp_25>.
	Found 2-bit shift register for signal <adcCore_samp_26>.
	Found 2-bit shift register for signal <adcCore_samp_27>.
	Found 2-bit shift register for signal <adcCore_samp_28>.
	Found 2-bit shift register for signal <adcCore_samp_29>.
Unit <iqadc> processed.

Processing Unit <rstSync> :
INFO:Xst:741 - HDL ADVISOR - A 17-bit shift register was found for signal <reset_hold_16> and currently occupies 17 logic cells (8 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 17-bit shift register was found for signal <reset_hold_16> and currently occupies 17 logic cells (8 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 17-bit shift register was found for signal <reset_hold_16> and currently occupies 17 logic cells (8 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 17-bit shift register was found for signal <reset_hold_16> and currently occupies 17 logic cells (8 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 17-bit shift register was found for signal <reset_hold_16> and currently occupies 17 logic cells (8 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 17-bit shift register was found for signal <reset_hold_16> and currently occupies 17 logic cells (8 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 17-bit shift register was found for signal <reset_hold_16> and currently occupies 17 logic cells (8 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 17-bit shift register was found for signal <reset_hold_16> and currently occupies 17 logic cells (8 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
INFO:Xst:741 - HDL ADVISOR - A 17-bit shift register was found for signal <reset_hold_16> and currently occupies 17 logic cells (8 slices). Removing the set/reset logic would take advantage of SRL16 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <rstSync> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 17337
 Flip-Flops                                            : 17337
# Shift Registers                                      : 28
 2-bit shift register                                  : 28

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : fpgaTop.ngr
Top Level Output File Name         : fpgaTop
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : soft

Design Statistics
# IOs                              : 146

Cell Usage :
# BELS                             : 39104
#      AND2                        : 1
#      GND                         : 93
#      INV                         : 1190
#      LUT1                        : 2421
#      LUT2                        : 5086
#      LUT2_D                      : 92
#      LUT2_L                      : 16
#      LUT3                        : 7205
#      LUT3_D                      : 112
#      LUT3_L                      : 39
#      LUT4                        : 12835
#      LUT4_D                      : 326
#      LUT4_L                      : 305
#      MULT_AND                    : 9
#      MUXCY                       : 4368
#      MUXF5                       : 1413
#      MUXF6                       : 95
#      MUXF7                       : 36
#      OR2                         : 1
#      OR3                         : 1
#      VCC                         : 34
#      XORCY                       : 3426
# FlipFlops/Latches                : 17376
#      FD                          : 611
#      FDC                         : 382
#      FDCE                        : 592
#      FDE                         : 5564
#      FDP                         : 17
#      FDPE                        : 39
#      FDR                         : 388
#      FDRE                        : 5922
#      FDRS                        : 16
#      FDRSE                       : 76
#      FDS                         : 2235
#      FDSE                        : 1523
#      ODDR2                       : 11
# RAMS                             : 1253
#      RAM16X1D                    : 1206
#      RAMB16BWER                  : 47
# Shift Registers                  : 31
#      SRL16                       : 28
#      SRL16E                      : 3
# Clock Buffers                    : 6
#      BUFG                        : 4
#      BUFGP                       : 2
# IO Buffers                       : 102
#      IBUF                        : 40
#      IBUFDS                      : 1
#      IBUFG                       : 1
#      IOBUF                       : 1
#      OBUF                        : 58
#      OBUFT                       : 1
# DCMs                             : 1
#      DCM_SP                      : 1
# Others                           : 1
#      DNA_PORT                    : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3sd3400afg676-5 

 Number of Slices:                    17135  out of  23872    71%  
 Number of Slice Flip Flops:          17376  out of  47744    36%  
 Number of 4 input LUTs:              32070  out of  47744    67%  
    Number used as logic:             29627
    Number used as Shift registers:      31
    Number used as RAMs:               2412
 Number of IOs:                         146
 Number of bonded IOBs:                 103  out of    469    21%  
 Number of BRAMs:                        47  out of    126    37%  
 Number of GCLKs:                         6  out of     24    25%  
 Number of DCMs:                          1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
sys0_clkp                          | dcm:CLKDV              | 17916 |
gmii_sysclk                        | IBUFG+BUFG             | 562   |
sys0_clkp                          | dcm:CLK0               | 5     |
ftop/iqadc/adcCore_spiI_cd/cntr_2  | BUFG                   | 32    |
adc_clkout                         | BUFGP                  | 20    |
gmii_rx_clk                        | BUFGP                  | 136   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-------+
Control Signal                                                                                                                     | Buffer(FF name)                                         | Load  |
-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-------+
ftop/iqadc/adcCore_statsCC/sRST_inv(ftop/iqadc/adcCore_statsCC/sRST_inv1_INV_0:O)                                                  | NONE(ftop/iqadc/adcCore_statsCC/dD_OUT_0)               | 256   |
ftop/cp/timeServ_nowInCC/sRST_inv(ftop/cp/timeServ_nowInCC/sRST_inv1_INV_0:O)                                                      | NONE(ftop/cp/timeServ_nowInCC/dD_OUT_0)                 | 128   |
ftop/iqadc/adcCore_iseqFsm_state_mkFSMstate_FSM_Scst_FSM_inv(ftop/iqadc/adcCore_iseqFsm_state_mkFSMstate_FSM_Scst_FSM_inv1_INV_0:O)| NONE(ftop/iqadc/adcCore_sampF_rRdPtr_rsCounter_0)       | 71    |
ftop/iqadc/adcCore_sampCC/sRST_inv(ftop/iqadc/adcCore_sampCC/sRST_inv1_INV_0:O)                                                    | NONE(ftop/iqadc/adcCore_sampCC/dD_OUT_0)                | 56    |
ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_Acst_inv(ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_Acst_inv1_INV_0:O)                          | NONE(ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_0)            | 46    |
ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1_Acst_inv(ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1_Acst_inv1_INV_0:O)                          | NONE(ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_0)            | 38    |
ftop/gbe0/gmac/rxF/dGDeqPtr1_Acst_inv(ftop/gbe0/gmac/rxF/dGDeqPtr1_Acst_inv1_INV_0:O)                                              | NONE(ftop/gbe0/gmac/rxF/dEnqPtr_0)                      | 38    |
ftop/gbe0/gmac/txF/dGDeqPtr1_Acst_inv(ftop/gbe0/gmac/txF/dGDeqPtr1_Acst_inv1_INV_0:O)                                              | NONE(ftop/gbe0/gmac/txF/dEnqPtr_0)                      | 38    |
ftop/iqadc/adcCore_sdrRst_OUT_RST_inv(ftop/iqadc/adcCore_sdrRst_OUT_RST_inv1_INV_0:O)                                              | NONE(ftop/iqadc/adcCore_sampF_rRdPtr_rdCounterPre_0)    | 33    |
ftop/iqadc/adcCore_maxBurstLengthR/sRST_inv(ftop/iqadc/adcCore_maxBurstLengthR/sRST_inv1_INV_0:O)                                  | NONE(ftop/iqadc/adcCore_maxBurstLengthR/dD_OUT_0)       | 32    |
ftop/cp/timeServ_setRefF/dGDeqPtr1_Acst_inv(ftop/cp/timeServ_setRefF/dGDeqPtr1_Acst_inv1_INV_0:O)                                  | NONE(ftop/cp/timeServ_setRefF/dEnqPtr_0)                | 22    |
ftop/iqadc/fcAdc_testRst_OUT_RST_inv(ftop/iqadc/fcAdc_testRst_OUT_RST_inv1_INV_0:O)                                                | NONE(ftop/iqadc/fcAdc_grayCounter_rsCounter_0)          | 18    |
ftop/cp/wci_mReset_10/rstSync/IN_RST_inv(ftop/cp/wci_mReset_10/rstSync/IN_RST_inv1_INV_0:O)                                        | NONE(ftop/cp/wci_mReset_10/rstSync/reset_hold_0)        | 17    |
ftop/cp/wci_mReset_13/rstSync/IN_RST_inv(ftop/cp/wci_mReset_13/rstSync/IN_RST_inv1_INV_0:O)                                        | NONE(ftop/cp/wci_mReset_13/rstSync/reset_hold_0)        | 17    |
ftop/cp/wci_mReset_14/rstSync/IN_RST_inv(ftop/cp/wci_mReset_14/rstSync/IN_RST_inv1_INV_0:O)                                        | NONE(ftop/cp/wci_mReset_14/rstSync/reset_hold_0)        | 17    |
ftop/cp/wci_mReset_2/rstSync/IN_RST_inv(ftop/cp/wci_mReset_2/rstSync/IN_RST_inv1_INV_0:O)                                          | NONE(ftop/cp/wci_mReset_2/rstSync/reset_hold_0)         | 17    |
ftop/cp/wci_mReset_3/rstSync/IN_RST_inv(ftop/cp/wci_mReset_3/rstSync/IN_RST_inv1_INV_0:O)                                          | NONE(ftop/cp/wci_mReset_3/rstSync/reset_hold_0)         | 17    |
ftop/cp/wci_mReset_4/rstSync/IN_RST_inv(ftop/cp/wci_mReset_4/rstSync/IN_RST_inv1_INV_0:O)                                          | NONE(ftop/cp/wci_mReset_4/rstSync/reset_hold_0)         | 17    |
ftop/cp/wci_mReset_7/rstSync/IN_RST_inv(ftop/cp/wci_mReset_7/rstSync/IN_RST_inv1_INV_0:O)                                          | NONE(ftop/cp/wci_mReset_7/rstSync/reset_hold_0)         | 17    |
ftop/cp/wci_mReset_9/rstSync/IN_RST_inv(ftop/cp/wci_mReset_9/rstSync/IN_RST_inv1_INV_0:O)                                          | NONE(ftop/cp/wci_mReset_9/rstSync/reset_hold_0)         | 17    |
ftop/gbe0/phyRst/rstSync/IN_RST_inv(ftop/gbe0/phyRst/rstSync/IN_RST_inv1_INV_0:O)                                                  | NONE(ftop/gbe0/phyRst/rstSync/reset_hold_0)             | 17    |
ftop/cp/timeServ_nowInCC/sync/sRST_inv(ftop/cp/timeServ_nowInCC/sync/sRST_inv1_INV_0:O)                                            | NONE(ftop/cp/timeServ_nowInCC/sync/dLastState)          | 6     |
ftop/iqadc/adcCore_acquireD/sync/sRST_inv(ftop/iqadc/adcCore_acquireD/sync/sRST_inv1_INV_0:O)                                      | NONE(ftop/iqadc/adcCore_acquireD/sync/dLastState)       | 6     |
ftop/iqadc/adcCore_averageD/sync/sRST_inv(ftop/iqadc/adcCore_averageD/sync/sRST_inv1_INV_0:O)                                      | NONE(ftop/iqadc/adcCore_averageD/sync/dLastState)       | 6     |
ftop/iqadc/adcCore_maxBurstLengthR/sync/sRST_inv(ftop/iqadc/adcCore_maxBurstLengthR/sync/sRST_inv1_INV_0:O)                        | NONE(ftop/iqadc/adcCore_maxBurstLengthR/sync/dLastState)| 6     |
ftop/iqadc/adcCore_operateD/sync/sRST_inv(ftop/iqadc/adcCore_operateD/sync/sRST_inv1_INV_0:O)                                      | NONE(ftop/iqadc/adcCore_operateD/sync/dLastState)       | 6     |
ftop/iqadc/adcCore_sampCC/sync/sRST_inv(ftop/iqadc/adcCore_sampCC/sync/sRST_inv1_INV_0:O)                                          | NONE(ftop/iqadc/adcCore_sampCC/sync/dLastState)         | 6     |
ftop/iqadc/adcCore_statsCC/sync/sRST_inv(ftop/iqadc/adcCore_statsCC/sync/sRST_inv1_INV_0:O)                                        | NONE(ftop/iqadc/adcCore_statsCC/sync/dLastState)        | 6     |
ftop/sma0/wciS0_MReset_n_inv(ftop/sma0/wciS0_MReset_n_inv571_INV_0:O)                                                              | NONE(ftop/sma0/wci_wslv_isReset_isInReset)              | 4     |
ftop/sma1/wciS0_MReset_n_inv(ftop/sma1/wciS0_MReset_n_inv611_INV_0:O)                                                              | NONE(ftop/sma1/wci_wslv_isReset_isInReset)              | 4     |
ftop/bias/wciS0_MReset_n_inv(ftop/bias/wciS0_MReset_n_inv321_INV_0:O)                                                              | NONE(ftop/bias/wci_wslv_isReset_isInReset)              | 3     |
ftop/gbe0/gmac/gmac/rxRS_rxOperateS/sRST_inv(ftop/gbe0/gmac/gmac/rxRS_rxOperateS/sRST_inv1_INV_0:O)                                | NONE(ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1)     | 3     |
ftop/gbe0/gmac/gmac/txRS_txOperateS/sRST_inv(ftop/gbe0/gmac/gmac/txRS_txOperateS/sRST_inv1_INV_0:O)                                | NONE(ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg1)     | 3     |
ftop/gbe0/gmac/rxOper/sRST_inv(ftop/gbe0/gmac/rxOper/sRST_inv1_INV_0:O)                                                            | NONE(ftop/gbe0/gmac/rxOper/dSyncReg1)                   | 3     |
ftop/gbe0/gmac/txOper/sRST_inv(ftop/gbe0/gmac/txOper/sRST_inv1_INV_0:O)                                                            | NONE(ftop/gbe0/gmac/txOper/dSyncReg1)                   | 3     |
ftop/iqadc/adcCore_spiI_cd/RST_inv(ftop/iqadc/adcCore_spiI_cd/RST_inv1_INV_0:O)                                                    | NONE(ftop/iqadc/adcCore_spiI_cd/cntr_0)                 | 3     |
ftop/edp0/RST_N_inv(ftop/edp0/RST_N_inv1241_INV_0:O)                                                                               | NONE(ftop/edp0/wci_isReset_isInReset)                   | 2     |
ftop/edp1/RST_N_inv(ftop/edp1/RST_N_inv1381_INV_0:O)                                                                               | NONE(ftop/edp1/wci_isReset_isInReset)                   | 2     |
ftop/gbe0/gmac/gmac/rxRS_rxRst/IN_RST_inv(ftop/gbe0/gmac/gmac/rxRS_rxRst/IN_RST_inv1_INV_0:O)                                      | NONE(ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0)       | 2     |
ftop/gbe0/gmac/gmac/txRS_txRst/IN_RST_inv(ftop/gbe0/gmac/gmac/txRS_txRst/IN_RST_inv1_INV_0:O)                                      | NONE(ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_0)       | 2     |
ftop/gmiixo_rst/IN_RST_inv(ftop/gmiixo_rst/IN_RST_inv1_INV_0:O)                                                                    | NONE(ftop/gmiixo_rst/reset_hold_0)                      | 2     |
ftop/iqadc/adcCore_acquireD/sRST_inv(ftop/iqadc/adcCore_acquireD/sRST_inv1_INV_0:O)                                                | NONE(ftop/iqadc/adcCore_acquireD/dD_OUT_0)              | 2     |
ftop/iqadc/adcCore_averageD/sRST_inv(ftop/iqadc/adcCore_averageD/sRST_inv1_INV_0:O)                                                | NONE(ftop/iqadc/adcCore_averageD/dD_OUT_0)              | 2     |
ftop/iqadc/adcCore_operateD/sRST_inv(ftop/iqadc/adcCore_operateD/sRST_inv1_INV_0:O)                                                | NONE(ftop/iqadc/adcCore_operateD/dD_OUT_0)              | 2     |
ftop/iqadc/adcCore_sdrRst/IN_RST_inv(ftop/iqadc/adcCore_sdrRst/IN_RST_inv1_INV_0:O)                                                | NONE(ftop/iqadc/adcCore_sdrRst/reset_hold_0)            | 2     |
ftop/iqadc/adcCore_spiI_slowReset/IN_RST_inv(ftop/iqadc/adcCore_spiI_slowReset/IN_RST_inv1_INV_0:O)                                | NONE(ftop/iqadc/adcCore_spiI_slowReset/reset_hold_0)    | 2     |
ftop/iqadc/fcAdc_testRst/IN_RST_inv(ftop/iqadc/fcAdc_testRst/IN_RST_inv1_INV_0:O)                                                  | NONE(ftop/iqadc/fcAdc_testRst/reset_hold_0)             | 2     |
ftop/cp/wci_mReset_10/RST_inv(ftop/cp/wci_mReset_10/RST_inv1_INV_0:O)                                                              | NONE(ftop/cp/wci_mReset_10/rst_rnm0)                    | 1     |
ftop/cp/wci_mReset_13/RST_inv(ftop/cp/wci_mReset_13/RST_inv1_INV_0:O)                                                              | NONE(ftop/cp/wci_mReset_13/rst_rnm0)                    | 1     |
ftop/cp/wci_mReset_14/RST_inv(ftop/cp/wci_mReset_14/RST_inv1_INV_0:O)                                                              | NONE(ftop/cp/wci_mReset_14/rst_rnm0)                    | 1     |
ftop/cp/wci_mReset_2/RST_inv(ftop/cp/wci_mReset_2/RST_inv1_INV_0:O)                                                                | NONE(ftop/cp/wci_mReset_2/rst_rnm0)                     | 1     |
ftop/cp/wci_mReset_3/RST_inv(ftop/cp/wci_mReset_3/RST_inv1_INV_0:O)                                                                | NONE(ftop/cp/wci_mReset_3/rst_rnm0)                     | 1     |
ftop/cp/wci_mReset_4/RST_inv(ftop/cp/wci_mReset_4/RST_inv1_INV_0:O)                                                                | NONE(ftop/cp/wci_mReset_4/rst_rnm0)                     | 1     |
ftop/cp/wci_mReset_7/RST_inv(ftop/cp/wci_mReset_7/RST_inv1_INV_0:O)                                                                | NONE(ftop/cp/wci_mReset_7/rst_rnm0)                     | 1     |
ftop/cp/wci_mReset_9/RST_inv(ftop/cp/wci_mReset_9/RST_inv1_INV_0:O)                                                                | NONE(ftop/cp/wci_mReset_9/rst_rnm0)                     | 1     |
ftop/gbe0/phyRst/RST_inv(ftop/gbe0/phyRst/RST_inv1_INV_0:O)                                                                        | NONE(ftop/gbe0/phyRst/rst_rnm0)                         | 1     |
ftop/gbewrk/wciS0_MReset_n_inv(ftop/gbewrk/wciS0_MReset_n_inv1_INV_0:O)                                                            | NONE(ftop/gbewrk/wci_wslv_isReset_isInReset)            | 1     |
ftop/pwrk/wciS0_MReset_n_inv(ftop/pwrk/wciS0_MReset_n_inv1_INV_0:O)                                                                | NONE(ftop/pwrk/wci_wslv_isReset_isInReset)              | 1     |
-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.662ns (Maximum Frequency: 115.443MHz)
   Minimum input arrival time before clock: 1.378ns
   Maximum output required time after clock: 7.658ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys0_clkp'
  Clock period: 7.807ns (frequency: 128.096MHz)
  Total number of paths / destination ports: 5541790 / 46263
-------------------------------------------------------------------------
Delay:               15.613ns (Levels of Logic = 46)
  Source:            ftop/cp/cpReq_37 (FF)
  Destination:       ftop/cp/cpRespF/data0_reg_0 (FF)
  Source Clock:      sys0_clkp rising 0.5X
  Destination Clock: sys0_clkp rising 0.5X

  Data Path: ftop/cp/cpReq_37 to ftop/cp/cpRespF/data0_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q            38   0.495   1.182  cpReq_37 (cpReq_37)
     LUT2_D:I0->O          4   0.561   0.501  WILL_FIRE_RL_cpDispatch_F_F_F_F_T_T_F_cmp_eq00011 (WILL_FIRE_RL_cpDispatch_F_F_F_F_T_T_F_cmp_eq0001)
     LUT4:I3->O           17   0.561   0.895  _theResult_____1__h76814<1>1 (_theResult_____1__h76814<1>)
     LUT4_D:I3->O         11   0.561   0.816  WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001 (WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000)
     LUT3:I2->O           19   0.561   0.988  WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T1 (WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_T_T)
     LUT4:I1->O            1   0.562   0.000  WILL_FIRE_RL_completeWorkerRead_wg_lut<1> (WILL_FIRE_RL_completeWorkerRead_wg_lut<1>)
     MUXCY:S->O            1   0.523   0.000  WILL_FIRE_RL_completeWorkerRead_wg_cy<1> (WILL_FIRE_RL_completeWorkerRead_wg_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  WILL_FIRE_RL_completeWorkerRead_wg_cy<2> (WILL_FIRE_RL_completeWorkerRead_wg_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  WILL_FIRE_RL_completeWorkerRead_wg_cy<3> (WILL_FIRE_RL_completeWorkerRead_wg_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  WILL_FIRE_RL_completeWorkerRead_wg_cy<4> (WILL_FIRE_RL_completeWorkerRead_wg_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  WILL_FIRE_RL_completeWorkerRead_wg_cy<5> (WILL_FIRE_RL_completeWorkerRead_wg_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  WILL_FIRE_RL_completeWorkerRead_wg_cy<6> (WILL_FIRE_RL_completeWorkerRead_wg_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  WILL_FIRE_RL_completeWorkerRead_wg_cy<7> (WILL_FIRE_RL_completeWorkerRead_wg_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  WILL_FIRE_RL_completeWorkerRead_wg_cy<8> (WILL_FIRE_RL_completeWorkerRead_wg_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  WILL_FIRE_RL_completeWorkerRead_wg_cy<9> (WILL_FIRE_RL_completeWorkerRead_wg_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  WILL_FIRE_RL_completeWorkerRead_wg_cy<10> (WILL_FIRE_RL_completeWorkerRead_wg_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  WILL_FIRE_RL_completeWorkerRead_wg_cy<11> (WILL_FIRE_RL_completeWorkerRead_wg_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  WILL_FIRE_RL_completeWorkerRead_wg_cy<12> (WILL_FIRE_RL_completeWorkerRead_wg_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  WILL_FIRE_RL_completeWorkerRead_wg_cy<13> (WILL_FIRE_RL_completeWorkerRead_wg_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  WILL_FIRE_RL_completeWorkerRead_wg_cy<14> (WILL_FIRE_RL_completeWorkerRead_wg_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  WILL_FIRE_RL_completeWorkerRead_wg_cy<15> (WILL_FIRE_RL_completeWorkerRead_wg_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  WILL_FIRE_RL_completeWorkerRead_wg_cy<16> (WILL_FIRE_RL_completeWorkerRead_wg_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  WILL_FIRE_RL_completeWorkerRead_wg_cy<17> (WILL_FIRE_RL_completeWorkerRead_wg_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  WILL_FIRE_RL_completeWorkerRead_wg_cy<18> (WILL_FIRE_RL_completeWorkerRead_wg_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  WILL_FIRE_RL_completeWorkerRead_wg_cy<19> (WILL_FIRE_RL_completeWorkerRead_wg_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  WILL_FIRE_RL_completeWorkerRead_wg_cy<20> (WILL_FIRE_RL_completeWorkerRead_wg_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  WILL_FIRE_RL_completeWorkerRead_wg_cy<21> (WILL_FIRE_RL_completeWorkerRead_wg_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  WILL_FIRE_RL_completeWorkerRead_wg_cy<22> (WILL_FIRE_RL_completeWorkerRead_wg_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  WILL_FIRE_RL_completeWorkerRead_wg_cy<23> (WILL_FIRE_RL_completeWorkerRead_wg_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  WILL_FIRE_RL_completeWorkerRead_wg_cy<24> (WILL_FIRE_RL_completeWorkerRead_wg_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  WILL_FIRE_RL_completeWorkerRead_wg_cy<25> (WILL_FIRE_RL_completeWorkerRead_wg_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  WILL_FIRE_RL_completeWorkerRead_wg_cy<26> (WILL_FIRE_RL_completeWorkerRead_wg_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  WILL_FIRE_RL_completeWorkerRead_wg_cy<27> (WILL_FIRE_RL_completeWorkerRead_wg_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  WILL_FIRE_RL_completeWorkerRead_wg_cy<28> (WILL_FIRE_RL_completeWorkerRead_wg_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  WILL_FIRE_RL_completeWorkerRead_wg_cy<29> (WILL_FIRE_RL_completeWorkerRead_wg_cy<29>)
     MUXCY:CI->O           1   0.065   0.000  WILL_FIRE_RL_completeWorkerRead_wg_cy<30> (WILL_FIRE_RL_completeWorkerRead_wg_cy<30>)
     MUXCY:CI->O           1   0.065   0.000  WILL_FIRE_RL_completeWorkerRead_wg_cy<31> (WILL_FIRE_RL_completeWorkerRead_wg_cy<31>)
     MUXCY:CI->O           1   0.065   0.000  WILL_FIRE_RL_completeWorkerRead_wg_cy<32> (WILL_FIRE_RL_completeWorkerRead_wg_cy<32>)
     MUXCY:CI->O           1   0.065   0.000  WILL_FIRE_RL_completeWorkerRead_wg_cy<33> (WILL_FIRE_RL_completeWorkerRead_wg_cy<33>)
     MUXCY:CI->O           1   0.065   0.000  WILL_FIRE_RL_completeWorkerRead_wg_cy<34> (WILL_FIRE_RL_completeWorkerRead_wg_cy<34>)
     MUXCY:CI->O           1   0.065   0.000  WILL_FIRE_RL_completeWorkerRead_wg_cy<35> (WILL_FIRE_RL_completeWorkerRead_wg_cy<35>)
     MUXCY:CI->O          10   0.179   0.773  WILL_FIRE_RL_completeWorkerRead_wg_cy<36> (WILL_FIRE_RL_completeWorkerRead)
     LUT3:I2->O            7   0.561   0.604  cpRespF_ENQ1 (cpRespF_ENQ)
     begin scope: 'cpRespF'
     LUT4_D:I3->O         39   0.561   1.077  d0h1 (d0h)
     LUT4_L:I3->LO         1   0.561   0.123  data0_reg_or0000<8>_SW0 (N2)
     LUT3:I2->O            1   0.561   0.000  data0_reg_8_rstpot (data0_reg_8_rstpot)
     FD:D                      0.197          data0_reg_8
    ----------------------------------------
    Total                     15.613ns (8.654ns logic, 6.959ns route)
                                       (55.4% logic, 44.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'gmii_sysclk'
  Clock period: 8.662ns (frequency: 115.443MHz)
  Total number of paths / destination ports: 13715 / 1316
-------------------------------------------------------------------------
Delay:               8.662ns (Levels of Logic = 8)
  Source:            ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2 (FF)
  Source Clock:      gmii_sysclk rising
  Destination Clock: gmii_sysclk rising

  Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.495   0.646  txRS_ifgCnt_value_2 (txRS_ifgCnt_value_2)
     LUT3_D:I0->LO         1   0.561   0.102  txRS_ifgCnt_value_D_IN<2>11 (N83)
     LUT4:I3->O           10   0.561   0.752  txRS_txData_D_IN<7>222 (N34)
     LUT4_D:I3->O         10   0.561   0.752  MUX_txRS_crc_add_1__SEL_11 (MUX_txRS_crc_add_1__SEL_1)
     LUT4:I3->O            8   0.561   0.645  txRS_crc_add_data<1>1 (txRS_crc_add_data<1>)
     begin scope: 'txRS_crc'
     LUT4_D:I3->O          8   0.561   0.645  IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1 (IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>)
     LUT4:I3->O            4   0.561   0.501  rRemainder_D_IN<11>11 (N12)
     LUT4:I3->O            1   0.561   0.000  rRemainder_D_IN<2>1 (rRemainder_D_IN<2>)
     FDSE:D                    0.197          rRemainder_2
    ----------------------------------------
    Total                      8.662ns (4.619ns logic, 4.043ns route)
                                       (53.3% logic, 46.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ftop/iqadc/adcCore_spiI_cd/cntr_2'
  Clock period: 6.274ns (frequency: 159.394MHz)
  Total number of paths / destination ports: 223 / 63
-------------------------------------------------------------------------
Delay:               6.274ns (Levels of Logic = 8)
  Source:            ftop/iqadc/adcCore_spiI_slowReset/reset_hold_1 (FF)
  Destination:       ftop/iqadc/adcCore_spiI_doResp (FF)
  Source Clock:      ftop/iqadc/adcCore_spiI_cd/cntr_2 rising
  Destination Clock: ftop/iqadc/adcCore_spiI_cd/cntr_2 rising

  Data Path: ftop/iqadc/adcCore_spiI_slowReset/reset_hold_1 to ftop/iqadc/adcCore_spiI_doResp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.495   0.559  reset_hold_1 (reset_hold_1)
     end scope: 'adcCore_spiI_slowReset'
     begin scope: 'adcCore_spiI_reqF_dCombinedReset'
     LUT2:I0->O            2   0.561   0.380  RST_OUT1 (RST_OUT)
     end scope: 'adcCore_spiI_reqF_dCombinedReset'
     begin scope: 'adcCore_spiI_reqF_dInReset'
     INV:I->O             12   0.562   0.819  VAL1_INV_0 (VAL)
     end scope: 'adcCore_spiI_reqF_dInReset'
     LUT4_D:I3->O          6   0.561   0.571  adcCore_spiI_doResp_D_IN21 (N225)
     LUT4:I3->O            2   0.561   0.446  adcCore_spiI_doResp_D_IN31 (MUX_adcCore_spiI_xmt_d_write_1__SEL_2)
     LUT2:I1->O            1   0.562   0.000  adcCore_spiI_doResp_D_IN1 (adcCore_spiI_doResp_D_IN)
     FDR:D                     0.197          adcCore_spiI_doResp
    ----------------------------------------
    Total                      6.274ns (3.499ns logic, 2.775ns route)
                                       (55.8% logic, 44.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'adc_clkout'
  Clock period: 8.250ns (frequency: 121.219MHz)
  Total number of paths / destination ports: 19534 / 19
-------------------------------------------------------------------------
Delay:               8.250ns (Levels of Logic = 8)
  Source:            ftop/iqadc/fcAdc_grayCounter_rsCounter_1 (FF)
  Destination:       ftop/iqadc/fcAdc_grayCounter_rsCounter_0 (FF)
  Source Clock:      adc_clkout rising
  Destination Clock: adc_clkout rising

  Data Path: ftop/iqadc/fcAdc_grayCounter_rsCounter_1 to ftop/iqadc/fcAdc_grayCounter_rsCounter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             18   0.495   0.910  fcAdc_grayCounter_rsCounter_1 (fcAdc_grayCounter_rsCounter_1)
     LUT4_D:I3->O          8   0.561   0.709  Mxor_fcAdc_grayCounter_rsCounter_60_BIT_0_67_XOR_fc_ETC___d1343_xo<0>15 (Mxor_fcAdc_grayCounter_rsCounter_60_BIT_0_67_XOR_fc_ETC___d1343_xo<0>15)
     LUT4:I1->O            1   0.562   0.000  Mxor_fcAdc_grayCounter_rsCounter_60_BIT_0_67_XOR_fc_ETC___d1343_xo<0>44_SW1_F (N704)
     MUXF5:I0->O           1   0.229   0.380  Mxor_fcAdc_grayCounter_rsCounter_60_BIT_0_67_XOR_fc_ETC___d1343_xo<0>44_SW1 (N2551)
     LUT4:I2->O           34   0.561   1.073  IF_fcAdc_grayCounter_rsCounter_60_BIT_0_67_XOR_ETC___d1408<2>24 (IF_fcAdc_grayCounter_rsCounter_60_BIT_0_67_XOR_ETC___d1408<2>)
     MUXF5:S->O            1   0.652   0.000  Mmux__varindex0000_9_f5 (Mmux__varindex0000_9_f5)
     MUXF6:I0->O           1   0.239   0.000  Mmux__varindex0000_7_f6 (Mmux__varindex0000_7_f6)
     MUXF7:I0->O          16   0.239   0.881  Mmux__varindex0000_5_f7 (Mmux__varindex0000_5_f7)
     LUT4:I3->O            1   0.561   0.000  MUX_fcAdc_grayCounter_rsCounter_write_1__VAL_1<5> (MUX_fcAdc_grayCounter_rsCounter_write_1__VAL_1<5>)
     FDC:D                     0.197          fcAdc_grayCounter_rsCounter_5
    ----------------------------------------
    Total                      8.250ns (4.296ns logic, 3.954ns route)
                                       (52.1% logic, 47.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'gmii_rx_clk'
  Clock period: 6.550ns (frequency: 152.681MHz)
  Total number of paths / destination ports: 2319 / 310
-------------------------------------------------------------------------
Delay:               6.550ns (Levels of Logic = 6)
  Source:            ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4 (FF)
  Source Clock:      gmii_rx_clk rising
  Destination Clock: gmii_rx_clk rising

  Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.495   0.607  rxRS_rxAPipe_3 (rxRS_rxAPipe_3)
     LUT2_L:I0->LO         1   0.561   0.102  MUX_rxRS_rxF_enq_1__SEL_1113 (MUX_rxRS_rxF_enq_1__SEL_1113)
     LUT4:I3->O            2   0.561   0.488  MUX_rxRS_rxF_enq_1__SEL_1116 (MUX_rxRS_rxF_enq_1__SEL_1116)
     LUT4:I0->O           14   0.561   0.916  WILL_FIRE_RL_rxRS_ingress_noadvance1 (WILL_FIRE_RL_rxRS_ingress_noadvance)
     begin scope: 'rxRS_crc'
     LUT2_D:I1->O         20   0.562   0.939  rRemainder_D_IN<16>21 (N14)
     LUT4:I3->O            1   0.561   0.000  rRemainder_D_IN<22>1 (rRemainder_D_IN<22>)
     FDSE:D                    0.197          rRemainder_22
    ----------------------------------------
    Total                      6.550ns (3.498ns logic, 3.052ns route)
                                       (53.4% logic, 46.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys0_clkp'
  Total number of paths / destination ports: 30 / 30
-------------------------------------------------------------------------
Offset:              1.378ns (Levels of Logic = 2)
  Source:            fpga_rstn (PAD)
  Destination:       ftop/clkN210/rst_fd (FF)
  Destination Clock: sys0_clkp rising

  Data Path: fpga_rstn to ftop/clkN210/rst_fd
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.824   0.357  fpga_rstn_IBUF (fpga_rstn_IBUF)
     begin scope: 'ftop'
     begin scope: 'clkN210'
     FD:D                      0.197          rst_fd
    ----------------------------------------
    Total                      1.378ns (1.021ns logic, 0.357ns route)
                                       (74.1% logic, 25.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ftop/iqadc/adcCore_spiI_cd/cntr_2'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.378ns (Levels of Logic = 2)
  Source:            adc_smiso (PAD)
  Destination:       ftop/iqadc/adcCore_spiI_sdiP (FF)
  Destination Clock: ftop/iqadc/adcCore_spiI_cd/cntr_2 falling

  Data Path: adc_smiso to ftop/iqadc/adcCore_spiI_sdiP
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.824   0.357  adc_smiso_IBUF (adc_smiso_IBUF)
     begin scope: 'ftop'
     begin scope: 'iqadc'
     FD:D                      0.197          adcCore_spiI_sdiP
    ----------------------------------------
    Total                      1.378ns (1.021ns logic, 0.357ns route)
                                       (74.1% logic, 25.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gmii_rx_clk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              1.378ns (Levels of Logic = 3)
  Source:            gmii_rxd<0> (PAD)
  Destination:       ftop/gbe0/gmac/gmac/rxRS_rxData_0 (FF)
  Destination Clock: gmii_rx_clk rising

  Data Path: gmii_rxd<0> to ftop/gbe0/gmac/gmac/rxRS_rxData_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.824   0.357  gmii_rxd_0_IBUF (gmii_rxd_0_IBUF)
     begin scope: 'ftop'
     begin scope: 'gbe0'
     begin scope: 'gmac'
     begin scope: 'gmac'
     FD:D                      0.197          rxRS_rxData_0
    ----------------------------------------
    Total                      1.378ns (1.021ns logic, 0.357ns route)
                                       (74.1% logic, 25.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys0_clkp'
  Total number of paths / destination ports: 48 / 21
-------------------------------------------------------------------------
Offset:              7.658ns (Levels of Logic = 5)
  Source:            ftop/ledLogic/freeCnt_23 (FF)
  Destination:       led<5> (PAD)
  Source Clock:      sys0_clkp rising 0.5X

  Data Path: ftop/ledLogic/freeCnt_23 to led<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.495   0.677  freeCnt_23 (freeCnt_23)
     LUT4:I0->O            1   0.561   0.000  led<3>2 (led<3>2)
     MUXF5:I0->O           2   0.229   0.382  led<3>_f5 (led<3>)
     LUT4:I3->O            1   0.561   0.357  led<4>1 (led<4>)
     end scope: 'ledLogic'
     end scope: 'ftop'
     OBUF:I->O                 4.396          led_5_OBUF (led<5>)
    ----------------------------------------
    Total                      7.658ns (6.242ns logic, 1.416ns route)
                                       (81.5% logic, 18.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'gmii_sysclk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.248ns (Levels of Logic = 3)
  Source:            ftop/gbe0/gmac/gmac/gmacLED (FF)
  Destination:       gmii_led (PAD)
  Source Clock:      gmii_sysclk rising

  Data Path: ftop/gbe0/gmac/gmac/gmacLED to gmii_led
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.495   0.357  gmacLED (gmacLED)
     end scope: 'gmac'
     end scope: 'gmac'
     end scope: 'gbe0'
     end scope: 'ftop'
     OBUF:I->O                 4.396          gmii_led_OBUF (gmii_led)
    ----------------------------------------
    Total                      5.248ns (4.891ns logic, 0.357ns route)
                                       (93.2% logic, 6.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ftop/iqadc/adcCore_spiI_cd/cntr_2'
  Total number of paths / destination ports: 4 / 3
-------------------------------------------------------------------------
Offset:              6.233ns (Levels of Logic = 3)
  Source:            ftop/iqadc/adcCore_spiI_cGate (FF)
  Destination:       adc_sclk (PAD)
  Source Clock:      ftop/iqadc/adcCore_spiI_cd/cntr_2 rising

  Data Path: ftop/iqadc/adcCore_spiI_cGate to adc_sclk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.495   0.423  adcCore_spiI_cGate (adcCore_spiI_cGate)
     end scope: 'iqadc'
     end scope: 'ftop'
     LUT3:I1->O            1   0.562   0.357  adc_sclk1 (adc_sclk_OBUF)
     OBUF:I->O                 4.396          adc_sclk_OBUF (adc_sclk)
    ----------------------------------------
    Total                      6.233ns (5.453ns logic, 0.780ns route)
                                       (87.5% logic, 12.5% route)

=========================================================================


Total REAL time to Xst completion: 483.00 secs
Total CPU time to Xst completion: 482.52 secs
 
--> 


Total memory usage is 1458632 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1686 (   0 filtered)
Number of infos    :  232 (   0 filtered)

