// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_C_0_AWVALID,
        m_axi_C_0_AWREADY,
        m_axi_C_0_AWADDR,
        m_axi_C_0_AWID,
        m_axi_C_0_AWLEN,
        m_axi_C_0_AWSIZE,
        m_axi_C_0_AWBURST,
        m_axi_C_0_AWLOCK,
        m_axi_C_0_AWCACHE,
        m_axi_C_0_AWPROT,
        m_axi_C_0_AWQOS,
        m_axi_C_0_AWREGION,
        m_axi_C_0_AWUSER,
        m_axi_C_0_WVALID,
        m_axi_C_0_WREADY,
        m_axi_C_0_WDATA,
        m_axi_C_0_WSTRB,
        m_axi_C_0_WLAST,
        m_axi_C_0_WID,
        m_axi_C_0_WUSER,
        m_axi_C_0_ARVALID,
        m_axi_C_0_ARREADY,
        m_axi_C_0_ARADDR,
        m_axi_C_0_ARID,
        m_axi_C_0_ARLEN,
        m_axi_C_0_ARSIZE,
        m_axi_C_0_ARBURST,
        m_axi_C_0_ARLOCK,
        m_axi_C_0_ARCACHE,
        m_axi_C_0_ARPROT,
        m_axi_C_0_ARQOS,
        m_axi_C_0_ARREGION,
        m_axi_C_0_ARUSER,
        m_axi_C_0_RVALID,
        m_axi_C_0_RREADY,
        m_axi_C_0_RDATA,
        m_axi_C_0_RLAST,
        m_axi_C_0_RID,
        m_axi_C_0_RFIFONUM,
        m_axi_C_0_RUSER,
        m_axi_C_0_RRESP,
        m_axi_C_0_BVALID,
        m_axi_C_0_BREADY,
        m_axi_C_0_BRESP,
        m_axi_C_0_BID,
        m_axi_C_0_BUSER,
        sext_ln90,
        scale_reload,
        scale_2_reload,
        scale_4_reload,
        scale_6_reload,
        scale_8_reload,
        scale_10_reload,
        scale_12_reload,
        scale_14_reload,
        scale_16_reload,
        scale_18_reload,
        scale_20_reload,
        scale_22_reload,
        scale_24_reload,
        scale_26_reload,
        scale_28_reload,
        scale_30_reload,
        scale_32_reload,
        scale_34_reload,
        scale_36_reload,
        scale_38_reload,
        scale_40_reload,
        scale_42_reload,
        scale_44_reload,
        scale_46_reload,
        scale_48_reload,
        scale_50_reload,
        scale_52_reload,
        scale_54_reload,
        scale_56_reload,
        scale_58_reload,
        scale_60_reload,
        scale_62_reload,
        scale_1_reload,
        scale_3_reload,
        scale_5_reload,
        scale_7_reload,
        scale_9_reload,
        scale_11_reload,
        scale_13_reload,
        scale_15_reload,
        scale_17_reload,
        scale_19_reload,
        scale_21_reload,
        scale_23_reload,
        scale_25_reload,
        scale_27_reload,
        scale_29_reload,
        scale_31_reload,
        scale_33_reload,
        scale_35_reload,
        scale_37_reload,
        scale_39_reload,
        scale_41_reload,
        scale_43_reload,
        scale_45_reload,
        scale_47_reload,
        scale_49_reload,
        scale_51_reload,
        scale_53_reload,
        scale_55_reload,
        scale_57_reload,
        scale_59_reload,
        scale_61_reload,
        scale_63_reload,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_q0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0,
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_C_0_AWVALID;
input   m_axi_C_0_AWREADY;
output  [63:0] m_axi_C_0_AWADDR;
output  [0:0] m_axi_C_0_AWID;
output  [31:0] m_axi_C_0_AWLEN;
output  [2:0] m_axi_C_0_AWSIZE;
output  [1:0] m_axi_C_0_AWBURST;
output  [1:0] m_axi_C_0_AWLOCK;
output  [3:0] m_axi_C_0_AWCACHE;
output  [2:0] m_axi_C_0_AWPROT;
output  [3:0] m_axi_C_0_AWQOS;
output  [3:0] m_axi_C_0_AWREGION;
output  [0:0] m_axi_C_0_AWUSER;
output   m_axi_C_0_WVALID;
input   m_axi_C_0_WREADY;
output  [31:0] m_axi_C_0_WDATA;
output  [3:0] m_axi_C_0_WSTRB;
output   m_axi_C_0_WLAST;
output  [0:0] m_axi_C_0_WID;
output  [0:0] m_axi_C_0_WUSER;
output   m_axi_C_0_ARVALID;
input   m_axi_C_0_ARREADY;
output  [63:0] m_axi_C_0_ARADDR;
output  [0:0] m_axi_C_0_ARID;
output  [31:0] m_axi_C_0_ARLEN;
output  [2:0] m_axi_C_0_ARSIZE;
output  [1:0] m_axi_C_0_ARBURST;
output  [1:0] m_axi_C_0_ARLOCK;
output  [3:0] m_axi_C_0_ARCACHE;
output  [2:0] m_axi_C_0_ARPROT;
output  [3:0] m_axi_C_0_ARQOS;
output  [3:0] m_axi_C_0_ARREGION;
output  [0:0] m_axi_C_0_ARUSER;
input   m_axi_C_0_RVALID;
output   m_axi_C_0_RREADY;
input  [31:0] m_axi_C_0_RDATA;
input   m_axi_C_0_RLAST;
input  [0:0] m_axi_C_0_RID;
input  [8:0] m_axi_C_0_RFIFONUM;
input  [0:0] m_axi_C_0_RUSER;
input  [1:0] m_axi_C_0_RRESP;
input   m_axi_C_0_BVALID;
output   m_axi_C_0_BREADY;
input  [1:0] m_axi_C_0_BRESP;
input  [0:0] m_axi_C_0_BID;
input  [0:0] m_axi_C_0_BUSER;
input  [61:0] sext_ln90;
input  [23:0] scale_reload;
input  [23:0] scale_2_reload;
input  [23:0] scale_4_reload;
input  [23:0] scale_6_reload;
input  [23:0] scale_8_reload;
input  [23:0] scale_10_reload;
input  [23:0] scale_12_reload;
input  [23:0] scale_14_reload;
input  [23:0] scale_16_reload;
input  [23:0] scale_18_reload;
input  [23:0] scale_20_reload;
input  [23:0] scale_22_reload;
input  [23:0] scale_24_reload;
input  [23:0] scale_26_reload;
input  [23:0] scale_28_reload;
input  [23:0] scale_30_reload;
input  [23:0] scale_32_reload;
input  [23:0] scale_34_reload;
input  [23:0] scale_36_reload;
input  [23:0] scale_38_reload;
input  [23:0] scale_40_reload;
input  [23:0] scale_42_reload;
input  [23:0] scale_44_reload;
input  [23:0] scale_46_reload;
input  [23:0] scale_48_reload;
input  [23:0] scale_50_reload;
input  [23:0] scale_52_reload;
input  [23:0] scale_54_reload;
input  [23:0] scale_56_reload;
input  [23:0] scale_58_reload;
input  [23:0] scale_60_reload;
input  [23:0] scale_62_reload;
input  [23:0] scale_1_reload;
input  [23:0] scale_3_reload;
input  [23:0] scale_5_reload;
input  [23:0] scale_7_reload;
input  [23:0] scale_9_reload;
input  [23:0] scale_11_reload;
input  [23:0] scale_13_reload;
input  [23:0] scale_15_reload;
input  [23:0] scale_17_reload;
input  [23:0] scale_19_reload;
input  [23:0] scale_21_reload;
input  [23:0] scale_23_reload;
input  [23:0] scale_25_reload;
input  [23:0] scale_27_reload;
input  [23:0] scale_29_reload;
input  [23:0] scale_31_reload;
input  [23:0] scale_33_reload;
input  [23:0] scale_35_reload;
input  [23:0] scale_37_reload;
input  [23:0] scale_39_reload;
input  [23:0] scale_41_reload;
input  [23:0] scale_43_reload;
input  [23:0] scale_45_reload;
input  [23:0] scale_47_reload;
input  [23:0] scale_49_reload;
input  [23:0] scale_51_reload;
input  [23:0] scale_53_reload;
input  [23:0] scale_55_reload;
input  [23:0] scale_57_reload;
input  [23:0] scale_59_reload;
input  [23:0] scale_61_reload;
input  [23:0] scale_63_reload;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_q0;
output  [10:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0;
output   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0;
input  [23:0] top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_q0;

reg ap_idle;
reg m_axi_C_0_WVALID;
reg[31:0] m_axi_C_0_WDATA;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_block_pp0_stage1_subdone;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [0:0] icmp_ln90_reg_1721;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    C_blk_n_W;
wire    ap_block_pp0_stage1_grp1;
wire    ap_block_pp0_stage0_grp2;
wire    ap_block_pp0_stage0_11001_grp0;
reg    ap_block_pp0_stage0_subdone_grp0_done_reg;
wire    ap_block_pp0_stage0_subdone_grp0;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln90_fu_938_p2;
reg    ap_block_pp0_stage0_11001;
wire   [2:0] trunc_ln91_1_fu_998_p1;
reg   [2:0] trunc_ln91_1_reg_1725;
wire   [23:0] tmp_2_fu_1032_p67;
reg   [23:0] tmp_2_reg_1771;
wire   [23:0] tmp_11_fu_1168_p67;
reg   [23:0] tmp_11_reg_1776;
wire   [0:0] grp_fu_856_p3;
reg   [0:0] tmp_3_reg_1781;
wire    ap_block_pp0_stage1_11001_grp0;
reg    ap_block_pp0_stage1_subdone_grp0_done_reg;
wire    ap_block_pp0_stage1_subdone_grp0;
wire   [23:0] add_ln96_fu_1369_p2;
reg   [23:0] add_ln96_reg_1786;
wire   [0:0] and_ln96_fu_1389_p2;
reg   [0:0] and_ln96_reg_1791;
wire   [0:0] grp_fu_904_p2;
reg   [0:0] icmp_ln96_1_reg_1796;
wire   [0:0] and_ln96_3_fu_1449_p2;
reg   [0:0] and_ln96_3_reg_1801;
wire   [0:0] and_ln96_4_fu_1455_p2;
reg   [0:0] and_ln96_4_reg_1807;
wire   [23:0] tmp_10_fu_1461_p11;
reg   [23:0] tmp_10_reg_1812;
wire   [23:0] select_ln96_3_fu_1516_p3;
reg   [23:0] select_ln96_3_reg_1817;
wire   [23:0] select_ln96_7_fu_1673_p3;
reg   [23:0] select_ln96_7_reg_1822;
reg    ap_block_pp0_stage0_11001_grp2;
reg    ap_block_pp0_stage1_11001_grp1;
wire   [63:0] zext_ln96_4_fu_1020_p1;
wire    ap_block_pp0_stage0;
wire   [31:0] zext_ln96_1_fu_1687_p1;
wire    ap_block_pp0_stage1_01001_grp1;
wire   [31:0] zext_ln96_3_fu_1691_p1;
wire    ap_block_pp0_stage0_01001_grp2;
reg   [6:0] j_fu_338;
wire   [6:0] add_ln91_fu_1304_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_j_load;
reg   [8:0] i_fu_342;
wire   [8:0] select_ln90_fu_986_p3;
reg   [8:0] ap_sig_allocacmp_i_load;
reg   [13:0] indvar_flatten6_fu_346;
wire   [13:0] add_ln90_1_fu_944_p2;
reg   [13:0] ap_sig_allocacmp_indvar_flatten6_load;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0_local;
reg    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local;
reg  signed [23:0] grp_fu_852_p0;
wire  signed [47:0] sext_ln96_1_fu_1353_p1;
wire  signed [47:0] sext_ln96_3_fu_1527_p1;
reg  signed [23:0] grp_fu_852_p1;
wire  signed [47:0] sext_ln96_fu_1348_p1;
wire  signed [47:0] sext_ln96_2_fu_1523_p1;
wire    ap_block_pp0_stage1_grp0;
wire   [47:0] grp_fu_852_p2;
wire   [8:0] grp_fu_882_p3;
wire   [9:0] grp_fu_896_p3;
wire    ap_block_pp0_stage0_grp0;
wire   [0:0] tmp_fu_966_p3;
wire   [5:0] empty_fu_956_p1;
wire   [5:0] select_ln91_fu_974_p3;
wire   [8:0] add_ln90_fu_960_p2;
wire   [7:0] trunc_ln91_fu_994_p1;
wire   [2:0] lshr_ln1_fu_1002_p4;
wire   [10:0] tmp_s_fu_1012_p3;
wire   [23:0] tmp_2_fu_1032_p65;
wire   [23:0] tmp_11_fu_1168_p65;
wire   [6:0] zext_ln90_fu_982_p1;
wire   [23:0] tmp_1_fu_1325_p9;
wire   [23:0] tmp_1_fu_1325_p11;
wire   [0:0] grp_fu_874_p3;
wire   [23:0] grp_fu_864_p4;
wire   [23:0] zext_ln96_fu_1365_p1;
wire   [0:0] tmp_6_fu_1375_p3;
wire   [0:0] tmp_5_fu_1357_p3;
wire   [0:0] xor_ln96_fu_1383_p2;
wire   [0:0] grp_fu_910_p2;
wire   [0:0] tmp_7_fu_1395_p3;
wire   [0:0] grp_fu_890_p2;
wire   [0:0] xor_ln96_1_fu_1411_p2;
wire   [0:0] and_ln96_1_fu_1417_p2;
wire   [0:0] select_ln96_fu_1403_p3;
wire   [0:0] xor_ln96_2_fu_1431_p2;
wire   [0:0] or_ln96_fu_1437_p2;
wire   [0:0] xor_ln96_3_fu_1443_p2;
wire   [0:0] select_ln96_1_fu_1423_p3;
wire   [23:0] tmp_10_fu_1461_p9;
wire   [0:0] and_ln96_2_fu_1484_p2;
wire   [0:0] or_ln96_4_fu_1488_p2;
wire   [0:0] xor_ln96_4_fu_1493_p2;
wire   [0:0] and_ln96_5_fu_1499_p2;
wire   [0:0] or_ln96_1_fu_1511_p2;
wire   [23:0] select_ln96_2_fu_1504_p3;
wire   [23:0] zext_ln96_2_fu_1539_p1;
wire   [23:0] add_ln96_1_fu_1543_p2;
wire   [0:0] tmp_15_fu_1549_p3;
wire   [0:0] tmp_14_fu_1531_p3;
wire   [0:0] xor_ln96_5_fu_1557_p2;
wire   [0:0] and_ln96_6_fu_1563_p2;
wire   [0:0] tmp_16_fu_1569_p3;
wire   [0:0] xor_ln96_6_fu_1585_p2;
wire   [0:0] and_ln96_7_fu_1591_p2;
wire   [0:0] select_ln96_4_fu_1577_p3;
wire   [0:0] xor_ln96_7_fu_1611_p2;
wire   [0:0] or_ln96_2_fu_1617_p2;
wire   [0:0] xor_ln96_8_fu_1623_p2;
wire   [0:0] select_ln96_5_fu_1597_p3;
wire   [0:0] and_ln96_8_fu_1605_p2;
wire   [0:0] and_ln96_10_fu_1635_p2;
wire   [0:0] or_ln96_5_fu_1641_p2;
wire   [0:0] xor_ln96_9_fu_1647_p2;
wire   [0:0] and_ln96_9_fu_1629_p2;
wire   [0:0] and_ln96_11_fu_1653_p2;
wire   [0:0] or_ln96_3_fu_1667_p2;
wire   [23:0] select_ln96_6_fu_1659_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_block_pp0_stage1_11001;
reg    ap_condition_exit_pp0_iter1_stage0;
reg    ap_idle_pp0_0to0;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_1to2;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [5:0] tmp_2_fu_1032_p1;
wire   [5:0] tmp_2_fu_1032_p3;
wire   [5:0] tmp_2_fu_1032_p5;
wire   [5:0] tmp_2_fu_1032_p7;
wire   [5:0] tmp_2_fu_1032_p9;
wire   [5:0] tmp_2_fu_1032_p11;
wire   [5:0] tmp_2_fu_1032_p13;
wire   [5:0] tmp_2_fu_1032_p15;
wire   [5:0] tmp_2_fu_1032_p17;
wire   [5:0] tmp_2_fu_1032_p19;
wire   [5:0] tmp_2_fu_1032_p21;
wire   [5:0] tmp_2_fu_1032_p23;
wire   [5:0] tmp_2_fu_1032_p25;
wire   [5:0] tmp_2_fu_1032_p27;
wire   [5:0] tmp_2_fu_1032_p29;
wire   [5:0] tmp_2_fu_1032_p31;
wire  signed [5:0] tmp_2_fu_1032_p33;
wire  signed [5:0] tmp_2_fu_1032_p35;
wire  signed [5:0] tmp_2_fu_1032_p37;
wire  signed [5:0] tmp_2_fu_1032_p39;
wire  signed [5:0] tmp_2_fu_1032_p41;
wire  signed [5:0] tmp_2_fu_1032_p43;
wire  signed [5:0] tmp_2_fu_1032_p45;
wire  signed [5:0] tmp_2_fu_1032_p47;
wire  signed [5:0] tmp_2_fu_1032_p49;
wire  signed [5:0] tmp_2_fu_1032_p51;
wire  signed [5:0] tmp_2_fu_1032_p53;
wire  signed [5:0] tmp_2_fu_1032_p55;
wire  signed [5:0] tmp_2_fu_1032_p57;
wire  signed [5:0] tmp_2_fu_1032_p59;
wire  signed [5:0] tmp_2_fu_1032_p61;
wire  signed [5:0] tmp_2_fu_1032_p63;
wire   [5:0] tmp_11_fu_1168_p1;
wire   [5:0] tmp_11_fu_1168_p3;
wire   [5:0] tmp_11_fu_1168_p5;
wire   [5:0] tmp_11_fu_1168_p7;
wire   [5:0] tmp_11_fu_1168_p9;
wire   [5:0] tmp_11_fu_1168_p11;
wire   [5:0] tmp_11_fu_1168_p13;
wire   [5:0] tmp_11_fu_1168_p15;
wire   [5:0] tmp_11_fu_1168_p17;
wire   [5:0] tmp_11_fu_1168_p19;
wire   [5:0] tmp_11_fu_1168_p21;
wire   [5:0] tmp_11_fu_1168_p23;
wire   [5:0] tmp_11_fu_1168_p25;
wire   [5:0] tmp_11_fu_1168_p27;
wire   [5:0] tmp_11_fu_1168_p29;
wire   [5:0] tmp_11_fu_1168_p31;
wire  signed [5:0] tmp_11_fu_1168_p33;
wire  signed [5:0] tmp_11_fu_1168_p35;
wire  signed [5:0] tmp_11_fu_1168_p37;
wire  signed [5:0] tmp_11_fu_1168_p39;
wire  signed [5:0] tmp_11_fu_1168_p41;
wire  signed [5:0] tmp_11_fu_1168_p43;
wire  signed [5:0] tmp_11_fu_1168_p45;
wire  signed [5:0] tmp_11_fu_1168_p47;
wire  signed [5:0] tmp_11_fu_1168_p49;
wire  signed [5:0] tmp_11_fu_1168_p51;
wire  signed [5:0] tmp_11_fu_1168_p53;
wire  signed [5:0] tmp_11_fu_1168_p55;
wire  signed [5:0] tmp_11_fu_1168_p57;
wire  signed [5:0] tmp_11_fu_1168_p59;
wire  signed [5:0] tmp_11_fu_1168_p61;
wire  signed [5:0] tmp_11_fu_1168_p63;
wire   [2:0] tmp_1_fu_1325_p1;
wire   [2:0] tmp_1_fu_1325_p3;
wire  signed [2:0] tmp_1_fu_1325_p5;
wire  signed [2:0] tmp_1_fu_1325_p7;
wire   [2:0] tmp_10_fu_1461_p1;
wire   [2:0] tmp_10_fu_1461_p3;
wire  signed [2:0] tmp_10_fu_1461_p5;
wire  signed [2:0] tmp_10_fu_1461_p7;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp0_done_reg = 1'b0;
#0 j_fu_338 = 7'd0;
#0 i_fu_342 = 9'd0;
#0 indvar_flatten6_fu_346 = 14'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_mul_24s_24s_48_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
mul_24s_24s_48_1_1_U248(
    .din0(grp_fu_852_p0),
    .din1(grp_fu_852_p1),
    .dout(grp_fu_852_p2)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_65_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h2 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h4 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h6 ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h8 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'hA ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'hC ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'hE ),
    .din7_WIDTH( 24 ),
    .CASE8( 6'h10 ),
    .din8_WIDTH( 24 ),
    .CASE9( 6'h12 ),
    .din9_WIDTH( 24 ),
    .CASE10( 6'h14 ),
    .din10_WIDTH( 24 ),
    .CASE11( 6'h16 ),
    .din11_WIDTH( 24 ),
    .CASE12( 6'h18 ),
    .din12_WIDTH( 24 ),
    .CASE13( 6'h1A ),
    .din13_WIDTH( 24 ),
    .CASE14( 6'h1C ),
    .din14_WIDTH( 24 ),
    .CASE15( 6'h1E ),
    .din15_WIDTH( 24 ),
    .CASE16( 6'h20 ),
    .din16_WIDTH( 24 ),
    .CASE17( 6'h22 ),
    .din17_WIDTH( 24 ),
    .CASE18( 6'h24 ),
    .din18_WIDTH( 24 ),
    .CASE19( 6'h26 ),
    .din19_WIDTH( 24 ),
    .CASE20( 6'h28 ),
    .din20_WIDTH( 24 ),
    .CASE21( 6'h2A ),
    .din21_WIDTH( 24 ),
    .CASE22( 6'h2C ),
    .din22_WIDTH( 24 ),
    .CASE23( 6'h2E ),
    .din23_WIDTH( 24 ),
    .CASE24( 6'h30 ),
    .din24_WIDTH( 24 ),
    .CASE25( 6'h32 ),
    .din25_WIDTH( 24 ),
    .CASE26( 6'h34 ),
    .din26_WIDTH( 24 ),
    .CASE27( 6'h36 ),
    .din27_WIDTH( 24 ),
    .CASE28( 6'h38 ),
    .din28_WIDTH( 24 ),
    .CASE29( 6'h3A ),
    .din29_WIDTH( 24 ),
    .CASE30( 6'h3C ),
    .din30_WIDTH( 24 ),
    .CASE31( 6'h3E ),
    .din31_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_65_6_24_1_1_U249(
    .din0(scale_reload),
    .din1(scale_2_reload),
    .din2(scale_4_reload),
    .din3(scale_6_reload),
    .din4(scale_8_reload),
    .din5(scale_10_reload),
    .din6(scale_12_reload),
    .din7(scale_14_reload),
    .din8(scale_16_reload),
    .din9(scale_18_reload),
    .din10(scale_20_reload),
    .din11(scale_22_reload),
    .din12(scale_24_reload),
    .din13(scale_26_reload),
    .din14(scale_28_reload),
    .din15(scale_30_reload),
    .din16(scale_32_reload),
    .din17(scale_34_reload),
    .din18(scale_36_reload),
    .din19(scale_38_reload),
    .din20(scale_40_reload),
    .din21(scale_42_reload),
    .din22(scale_44_reload),
    .din23(scale_46_reload),
    .din24(scale_48_reload),
    .din25(scale_50_reload),
    .din26(scale_52_reload),
    .din27(scale_54_reload),
    .din28(scale_56_reload),
    .din29(scale_58_reload),
    .din30(scale_60_reload),
    .din31(scale_62_reload),
    .def(tmp_2_fu_1032_p65),
    .sel(select_ln91_fu_974_p3),
    .dout(tmp_2_fu_1032_p67)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_65_6_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 6'h2 ),
    .din1_WIDTH( 24 ),
    .CASE2( 6'h4 ),
    .din2_WIDTH( 24 ),
    .CASE3( 6'h6 ),
    .din3_WIDTH( 24 ),
    .CASE4( 6'h8 ),
    .din4_WIDTH( 24 ),
    .CASE5( 6'hA ),
    .din5_WIDTH( 24 ),
    .CASE6( 6'hC ),
    .din6_WIDTH( 24 ),
    .CASE7( 6'hE ),
    .din7_WIDTH( 24 ),
    .CASE8( 6'h10 ),
    .din8_WIDTH( 24 ),
    .CASE9( 6'h12 ),
    .din9_WIDTH( 24 ),
    .CASE10( 6'h14 ),
    .din10_WIDTH( 24 ),
    .CASE11( 6'h16 ),
    .din11_WIDTH( 24 ),
    .CASE12( 6'h18 ),
    .din12_WIDTH( 24 ),
    .CASE13( 6'h1A ),
    .din13_WIDTH( 24 ),
    .CASE14( 6'h1C ),
    .din14_WIDTH( 24 ),
    .CASE15( 6'h1E ),
    .din15_WIDTH( 24 ),
    .CASE16( 6'h20 ),
    .din16_WIDTH( 24 ),
    .CASE17( 6'h22 ),
    .din17_WIDTH( 24 ),
    .CASE18( 6'h24 ),
    .din18_WIDTH( 24 ),
    .CASE19( 6'h26 ),
    .din19_WIDTH( 24 ),
    .CASE20( 6'h28 ),
    .din20_WIDTH( 24 ),
    .CASE21( 6'h2A ),
    .din21_WIDTH( 24 ),
    .CASE22( 6'h2C ),
    .din22_WIDTH( 24 ),
    .CASE23( 6'h2E ),
    .din23_WIDTH( 24 ),
    .CASE24( 6'h30 ),
    .din24_WIDTH( 24 ),
    .CASE25( 6'h32 ),
    .din25_WIDTH( 24 ),
    .CASE26( 6'h34 ),
    .din26_WIDTH( 24 ),
    .CASE27( 6'h36 ),
    .din27_WIDTH( 24 ),
    .CASE28( 6'h38 ),
    .din28_WIDTH( 24 ),
    .CASE29( 6'h3A ),
    .din29_WIDTH( 24 ),
    .CASE30( 6'h3C ),
    .din30_WIDTH( 24 ),
    .CASE31( 6'h3E ),
    .din31_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 24 ))
sparsemux_65_6_24_1_1_U250(
    .din0(scale_1_reload),
    .din1(scale_3_reload),
    .din2(scale_5_reload),
    .din3(scale_7_reload),
    .din4(scale_9_reload),
    .din5(scale_11_reload),
    .din6(scale_13_reload),
    .din7(scale_15_reload),
    .din8(scale_17_reload),
    .din9(scale_19_reload),
    .din10(scale_21_reload),
    .din11(scale_23_reload),
    .din12(scale_25_reload),
    .din13(scale_27_reload),
    .din14(scale_29_reload),
    .din15(scale_31_reload),
    .din16(scale_33_reload),
    .din17(scale_35_reload),
    .din18(scale_37_reload),
    .din19(scale_39_reload),
    .din20(scale_41_reload),
    .din21(scale_43_reload),
    .din22(scale_45_reload),
    .din23(scale_47_reload),
    .din24(scale_49_reload),
    .din25(scale_51_reload),
    .din26(scale_53_reload),
    .din27(scale_55_reload),
    .din28(scale_57_reload),
    .din29(scale_59_reload),
    .din30(scale_61_reload),
    .din31(scale_63_reload),
    .def(tmp_11_fu_1168_p65),
    .sel(select_ln91_fu_974_p3),
    .dout(tmp_11_fu_1168_p67)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h2 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h4 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h6 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_9_3_24_1_1_U251(
    .din0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_q0),
    .din1(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_q0),
    .din2(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_q0),
    .din3(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_q0),
    .def(tmp_1_fu_1325_p9),
    .sel(trunc_ln91_1_reg_1725),
    .dout(tmp_1_fu_1325_p11)
);

(* dissolve_hierarchy = "yes" *) top_kernel_sparsemux_9_3_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 24 ),
    .CASE1( 3'h2 ),
    .din1_WIDTH( 24 ),
    .CASE2( 3'h4 ),
    .din2_WIDTH( 24 ),
    .CASE3( 3'h6 ),
    .din3_WIDTH( 24 ),
    .def_WIDTH( 24 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 24 ))
sparsemux_9_3_24_1_1_U252(
    .din0(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_q0),
    .din1(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_q0),
    .din2(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_q0),
    .din3(top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_q0),
    .def(tmp_10_fu_1461_p9),
    .sel(trunc_ln91_1_reg_1725),
    .dout(tmp_10_fu_1461_p11)
);

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp0)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp0)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage1)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_condition_exit_pp0_iter1_stage0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln90_fu_938_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_342 <= select_ln90_fu_986_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_342 <= 9'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln90_fu_938_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten6_fu_346 <= add_ln90_1_fu_944_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten6_fu_346 <= 14'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln90_fu_938_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_338 <= add_ln91_fu_1304_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_338 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln96_reg_1786 <= add_ln96_fu_1369_p2;
        and_ln96_3_reg_1801 <= and_ln96_3_fu_1449_p2;
        and_ln96_4_reg_1807 <= and_ln96_4_fu_1455_p2;
        and_ln96_reg_1791 <= and_ln96_fu_1389_p2;
        tmp_10_reg_1812 <= tmp_10_fu_1461_p11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln90_reg_1721 <= icmp_ln90_fu_938_p2;
        tmp_11_reg_1776 <= tmp_11_fu_1168_p67;
        tmp_2_reg_1771 <= tmp_2_fu_1032_p67;
        trunc_ln91_1_reg_1725 <= trunc_ln91_1_fu_998_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        icmp_ln96_1_reg_1796 <= grp_fu_904_p2;
        tmp_3_reg_1781 <= grp_fu_852_p2[32'd47];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln96_3_reg_1817 <= select_ln96_3_fu_1516_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln96_7_reg_1822 <= select_ln96_7_fu_1673_p3;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_grp2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        C_blk_n_W = m_axi_C_0_WREADY;
    end else begin
        C_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln90_reg_1721 == 1'd1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln90_reg_1721 == 1'd1))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to2 = 1'b1;
    end else begin
        ap_idle_pp0_1to2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_load = 9'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_342;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten6_load = 14'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten6_load = indvar_flatten6_fu_346;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_load = 7'd0;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_338;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_852_p0 = sext_ln96_3_fu_1527_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_852_p0 = sext_ln96_1_fu_1353_p1;
    end else begin
        grp_fu_852_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_852_p1 = sext_ln96_2_fu_1523_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_852_p1 = sext_ln96_fu_1348_p1;
    end else begin
        grp_fu_852_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001_grp2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        m_axi_C_0_WDATA = zext_ln96_3_fu_1691_p1;
    end else if (((1'b0 == ap_block_pp0_stage1_01001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        m_axi_C_0_WDATA = zext_ln96_1_fu_1687_p1;
    end else begin
        m_axi_C_0_WDATA = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001_grp2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        m_axi_C_0_WVALID = 1'b1;
    end else begin
        m_axi_C_0_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local = 1'b1;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if (((1'b1 == ap_condition_exit_pp0_iter1_stage0) & (ap_idle_pp0_0to0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to2 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln90_1_fu_944_p2 = (ap_sig_allocacmp_indvar_flatten6_load + 14'd1);

assign add_ln90_fu_960_p2 = (ap_sig_allocacmp_i_load + 9'd1);

assign add_ln91_fu_1304_p2 = (zext_ln90_fu_982_p1 + 7'd2);

assign add_ln96_1_fu_1543_p2 = (grp_fu_864_p4 + zext_ln96_2_fu_1539_p1);

assign add_ln96_fu_1369_p2 = (grp_fu_864_p4 + zext_ln96_fu_1365_p1);

assign and_ln96_10_fu_1635_p2 = (tmp_15_fu_1549_p3 & select_ln96_5_fu_1597_p3);

assign and_ln96_11_fu_1653_p2 = (xor_ln96_9_fu_1647_p2 & grp_fu_856_p3);

assign and_ln96_1_fu_1417_p2 = (xor_ln96_1_fu_1411_p2 & grp_fu_890_p2);

assign and_ln96_2_fu_1484_p2 = (icmp_ln96_1_reg_1796 & and_ln96_reg_1791);

assign and_ln96_3_fu_1449_p2 = (xor_ln96_3_fu_1443_p2 & or_ln96_fu_1437_p2);

assign and_ln96_4_fu_1455_p2 = (tmp_6_fu_1375_p3 & select_ln96_1_fu_1423_p3);

assign and_ln96_5_fu_1499_p2 = (xor_ln96_4_fu_1493_p2 & tmp_3_reg_1781);

assign and_ln96_6_fu_1563_p2 = (xor_ln96_5_fu_1557_p2 & tmp_14_fu_1531_p3);

assign and_ln96_7_fu_1591_p2 = (xor_ln96_6_fu_1585_p2 & grp_fu_890_p2);

assign and_ln96_8_fu_1605_p2 = (grp_fu_904_p2 & and_ln96_6_fu_1563_p2);

assign and_ln96_9_fu_1629_p2 = (xor_ln96_8_fu_1623_p2 & or_ln96_2_fu_1617_p2);

assign and_ln96_fu_1389_p2 = (xor_ln96_fu_1383_p2 & tmp_5_fu_1357_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001_grp2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((m_axi_C_0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

assign ap_block_pp0_stage0_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001_grp2 = ((m_axi_C_0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

assign ap_block_pp0_stage0_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((m_axi_C_0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

assign ap_block_pp0_stage0_subdone_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_01001_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((m_axi_C_0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage1_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001_grp1 = ((m_axi_C_0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage1_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((m_axi_C_0_WREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage1_subdone_grp0 = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign ap_ready = ap_ready_sig;

assign empty_fu_956_p1 = ap_sig_allocacmp_j_load[5:0];

assign grp_fu_856_p3 = grp_fu_852_p2[32'd47];

assign grp_fu_864_p4 = {{grp_fu_852_p2[37:14]}};

assign grp_fu_874_p3 = grp_fu_852_p2[32'd13];

assign grp_fu_882_p3 = {{grp_fu_852_p2[47:39]}};

assign grp_fu_890_p2 = ((grp_fu_882_p3 == 9'd511) ? 1'b1 : 1'b0);

assign grp_fu_896_p3 = {{grp_fu_852_p2[47:38]}};

assign grp_fu_904_p2 = ((grp_fu_896_p3 == 10'd1023) ? 1'b1 : 1'b0);

assign grp_fu_910_p2 = ((grp_fu_896_p3 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln90_fu_938_p2 = ((ap_sig_allocacmp_indvar_flatten6_load == 14'd8192) ? 1'b1 : 1'b0);

assign lshr_ln1_fu_1002_p4 = {{select_ln91_fu_974_p3[5:3]}};

assign m_axi_C_0_ARADDR = 64'd0;

assign m_axi_C_0_ARBURST = 2'd0;

assign m_axi_C_0_ARCACHE = 4'd0;

assign m_axi_C_0_ARID = 1'd0;

assign m_axi_C_0_ARLEN = 32'd0;

assign m_axi_C_0_ARLOCK = 2'd0;

assign m_axi_C_0_ARPROT = 3'd0;

assign m_axi_C_0_ARQOS = 4'd0;

assign m_axi_C_0_ARREGION = 4'd0;

assign m_axi_C_0_ARSIZE = 3'd0;

assign m_axi_C_0_ARUSER = 1'd0;

assign m_axi_C_0_ARVALID = 1'b0;

assign m_axi_C_0_AWADDR = 64'd0;

assign m_axi_C_0_AWBURST = 2'd0;

assign m_axi_C_0_AWCACHE = 4'd0;

assign m_axi_C_0_AWID = 1'd0;

assign m_axi_C_0_AWLEN = 32'd0;

assign m_axi_C_0_AWLOCK = 2'd0;

assign m_axi_C_0_AWPROT = 3'd0;

assign m_axi_C_0_AWQOS = 4'd0;

assign m_axi_C_0_AWREGION = 4'd0;

assign m_axi_C_0_AWSIZE = 3'd0;

assign m_axi_C_0_AWUSER = 1'd0;

assign m_axi_C_0_AWVALID = 1'b0;

assign m_axi_C_0_BREADY = 1'b0;

assign m_axi_C_0_RREADY = 1'b0;

assign m_axi_C_0_WID = 1'd0;

assign m_axi_C_0_WLAST = 1'b0;

assign m_axi_C_0_WSTRB = 4'd15;

assign m_axi_C_0_WUSER = 1'd0;

assign or_ln96_1_fu_1511_p2 = (and_ln96_5_fu_1499_p2 | and_ln96_3_reg_1801);

assign or_ln96_2_fu_1617_p2 = (xor_ln96_7_fu_1611_p2 | tmp_15_fu_1549_p3);

assign or_ln96_3_fu_1667_p2 = (and_ln96_9_fu_1629_p2 | and_ln96_11_fu_1653_p2);

assign or_ln96_4_fu_1488_p2 = (and_ln96_4_reg_1807 | and_ln96_2_fu_1484_p2);

assign or_ln96_5_fu_1641_p2 = (and_ln96_8_fu_1605_p2 | and_ln96_10_fu_1635_p2);

assign or_ln96_fu_1437_p2 = (xor_ln96_2_fu_1431_p2 | tmp_6_fu_1375_p3);

assign select_ln90_fu_986_p3 = ((tmp_fu_966_p3[0:0] == 1'b1) ? add_ln90_fu_960_p2 : ap_sig_allocacmp_i_load);

assign select_ln91_fu_974_p3 = ((tmp_fu_966_p3[0:0] == 1'b1) ? 6'd0 : empty_fu_956_p1);

assign select_ln96_1_fu_1423_p3 = ((and_ln96_fu_1389_p2[0:0] == 1'b1) ? and_ln96_1_fu_1417_p2 : grp_fu_904_p2);

assign select_ln96_2_fu_1504_p3 = ((and_ln96_3_reg_1801[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln96_3_fu_1516_p3 = ((or_ln96_1_fu_1511_p2[0:0] == 1'b1) ? select_ln96_2_fu_1504_p3 : add_ln96_reg_1786);

assign select_ln96_4_fu_1577_p3 = ((and_ln96_6_fu_1563_p2[0:0] == 1'b1) ? grp_fu_904_p2 : grp_fu_910_p2);

assign select_ln96_5_fu_1597_p3 = ((and_ln96_6_fu_1563_p2[0:0] == 1'b1) ? and_ln96_7_fu_1591_p2 : grp_fu_904_p2);

assign select_ln96_6_fu_1659_p3 = ((and_ln96_9_fu_1629_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln96_7_fu_1673_p3 = ((or_ln96_3_fu_1667_p2[0:0] == 1'b1) ? select_ln96_6_fu_1659_p3 : add_ln96_1_fu_1543_p2);

assign select_ln96_fu_1403_p3 = ((and_ln96_fu_1389_p2[0:0] == 1'b1) ? grp_fu_904_p2 : grp_fu_910_p2);

assign sext_ln96_1_fu_1353_p1 = $signed(tmp_2_reg_1771);

assign sext_ln96_2_fu_1523_p1 = $signed(tmp_10_reg_1812);

assign sext_ln96_3_fu_1527_p1 = $signed(tmp_11_reg_1776);

assign sext_ln96_fu_1348_p1 = $signed(tmp_1_fu_1325_p11);

assign tmp_10_fu_1461_p9 = 'bx;

assign tmp_11_fu_1168_p65 = 'bx;

assign tmp_14_fu_1531_p3 = grp_fu_852_p2[32'd37];

assign tmp_15_fu_1549_p3 = add_ln96_1_fu_1543_p2[32'd23];

assign tmp_16_fu_1569_p3 = grp_fu_852_p2[32'd38];

assign tmp_1_fu_1325_p9 = 'bx;

assign tmp_2_fu_1032_p65 = 'bx;

assign tmp_5_fu_1357_p3 = grp_fu_852_p2[32'd37];

assign tmp_6_fu_1375_p3 = add_ln96_fu_1369_p2[32'd23];

assign tmp_7_fu_1395_p3 = grp_fu_852_p2[32'd38];

assign tmp_fu_966_p3 = ap_sig_allocacmp_j_load[32'd6];

assign tmp_s_fu_1012_p3 = {{trunc_ln91_fu_994_p1}, {lshr_ln1_fu_1002_p4}};

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0 = zext_ln96_4_fu_1020_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0 = zext_ln96_4_fu_1020_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0 = zext_ln96_4_fu_1020_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0 = zext_ln96_4_fu_1020_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0 = zext_ln96_4_fu_1020_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0 = zext_ln96_4_fu_1020_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0 = zext_ln96_4_fu_1020_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0_local;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0 = zext_ln96_4_fu_1020_p1;

assign top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0 = top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0_local;

assign trunc_ln91_1_fu_998_p1 = select_ln91_fu_974_p3[2:0];

assign trunc_ln91_fu_994_p1 = select_ln90_fu_986_p3[7:0];

assign xor_ln96_1_fu_1411_p2 = (tmp_7_fu_1395_p3 ^ 1'd1);

assign xor_ln96_2_fu_1431_p2 = (select_ln96_fu_1403_p3 ^ 1'd1);

assign xor_ln96_3_fu_1443_p2 = (grp_fu_856_p3 ^ 1'd1);

assign xor_ln96_4_fu_1493_p2 = (or_ln96_4_fu_1488_p2 ^ 1'd1);

assign xor_ln96_5_fu_1557_p2 = (tmp_15_fu_1549_p3 ^ 1'd1);

assign xor_ln96_6_fu_1585_p2 = (tmp_16_fu_1569_p3 ^ 1'd1);

assign xor_ln96_7_fu_1611_p2 = (select_ln96_4_fu_1577_p3 ^ 1'd1);

assign xor_ln96_8_fu_1623_p2 = (grp_fu_856_p3 ^ 1'd1);

assign xor_ln96_9_fu_1647_p2 = (or_ln96_5_fu_1641_p2 ^ 1'd1);

assign xor_ln96_fu_1383_p2 = (tmp_6_fu_1375_p3 ^ 1'd1);

assign zext_ln90_fu_982_p1 = select_ln91_fu_974_p3;

assign zext_ln96_1_fu_1687_p1 = select_ln96_3_reg_1817;

assign zext_ln96_2_fu_1539_p1 = grp_fu_874_p3;

assign zext_ln96_3_fu_1691_p1 = select_ln96_7_reg_1822;

assign zext_ln96_4_fu_1020_p1 = tmp_s_fu_1012_p3;

assign zext_ln96_fu_1365_p1 = grp_fu_874_p3;

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_90_8_VITIS_LOOP_91_9
