$date
	Fri Nov 14 22:19:44 2025
$end
$version
	QuestaSim Version 2021.1
$end
$timescale
	1ps
$end

$scope module UART_TX_REG_FILE_tb $end
$var parameter 32 ! PERIOD $end
$var parameter 32 " CLKS_PER_BIT $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$var reg 1 % wr_en_tb $end
$var reg 1 & rd_en_tb $end
$var reg 1 ' wr_addr_tb $end
$var reg 1 ( rd_addr_tb $end
$var reg 8 ) wr_data_tb [7:0] $end
$var wire 1 * tx_out_dut $end
$var wire 1 + rd_data_dut [7] $end
$var wire 1 , rd_data_dut [6] $end
$var wire 1 - rd_data_dut [5] $end
$var wire 1 . rd_data_dut [4] $end
$var wire 1 / rd_data_dut [3] $end
$var wire 1 0 rd_data_dut [2] $end
$var wire 1 1 rd_data_dut [1] $end
$var wire 1 2 rd_data_dut [0] $end
$var reg 1 3 tx_out_expec $end
$var reg 8 4 rd_data_expec [7:0] $end
$var reg 1 5 busy_expec $end
$var reg 1 6 done_expec $end
$var reg 10 7 tx_out_reg [9:0] $end
$var integer 32 8 i $end
$var integer 32 9 j $end

$scope task check_equlaity $end
$var reg 8 : x_dut [7:0] $end
$var reg 8 ; x_expec [7:0] $end
$var reg 4 < error_code [3:0] $end
$upscope $end

$scope task reset_dominance $end
$upscope $end

$scope task check_micro_write $end
$upscope $end

$scope module dut $end
$var parameter 32 = CLKS_PER_BIT $end
$var wire 1 > clk $end
$var wire 1 ? rst $end
$var wire 1 @ wr_en $end
$var wire 1 A rd_en $end
$var wire 1 B wr_addr $end
$var wire 1 C rd_addr $end
$var wire 1 D wr_data [7] $end
$var wire 1 E wr_data [6] $end
$var wire 1 F wr_data [5] $end
$var wire 1 G wr_data [4] $end
$var wire 1 H wr_data [3] $end
$var wire 1 I wr_data [2] $end
$var wire 1 J wr_data [1] $end
$var wire 1 K wr_data [0] $end
$var wire 1 + rd_data [7] $end
$var wire 1 , rd_data [6] $end
$var wire 1 - rd_data [5] $end
$var wire 1 . rd_data [4] $end
$var wire 1 / rd_data [3] $end
$var wire 1 0 rd_data [2] $end
$var wire 1 1 rd_data [1] $end
$var wire 1 2 rd_data [0] $end
$var wire 1 * tx_out $end
$var wire 1 L busy $end
$var wire 1 M uart_tx_done $end
$var wire 1 N data_valid $end
$var wire 1 O tx_p_data [7] $end
$var wire 1 P tx_p_data [6] $end
$var wire 1 Q tx_p_data [5] $end
$var wire 1 R tx_p_data [4] $end
$var wire 1 S tx_p_data [3] $end
$var wire 1 T tx_p_data [2] $end
$var wire 1 U tx_p_data [1] $end
$var wire 1 V tx_p_data [0] $end

$scope module uart_tx $end
$var parameter 32 W CLKS_PER_BIT $end
$var wire 1 O p_data [7] $end
$var wire 1 P p_data [6] $end
$var wire 1 Q p_data [5] $end
$var wire 1 R p_data [4] $end
$var wire 1 S p_data [3] $end
$var wire 1 T p_data [2] $end
$var wire 1 U p_data [1] $end
$var wire 1 V p_data [0] $end
$var wire 1 N data_valid $end
$var wire 1 > clk $end
$var wire 1 ? rst $end
$var wire 1 * tx_out $end
$var wire 1 L busy $end
$var wire 1 M uart_tx_done $end
$var wire 1 X ser_done $end
$var wire 1 Y ser_en $end
$var wire 1 Z ser_data $end
$var wire 1 [ mux_sel [1] $end
$var wire 1 \ mux_sel [0] $end

$scope module FSM $end
$var parameter 32 ] CLKS_PER_BIT $end
$var parameter 32 ^ CLK_COUNTER_WIDTH $end
$var parameter 3 _ IDLE $end
$var parameter 3 ` START $end
$var parameter 3 a DATA $end
$var parameter 3 b STOP $end
$var wire 1 > clk $end
$var wire 1 ? rst $end
$var wire 1 N data_valid $end
$var wire 1 X ser_done $end
$var reg 1 c ser_en $end
$var reg 1 d busy $end
$var reg 1 e uart_tx_done $end
$var reg 2 f mux_sel [1:0] $end
$var reg 2 g clk_counter [1:0] $end
$var reg 3 h cs [2:0] $end
$var reg 3 i ns [2:0] $end
$var reg 1 j clk_counter_done $end
$var reg 1 k last_bit $end
$upscope $end

$scope module mux $end
$var wire 1 [ sel [1] $end
$var wire 1 \ sel [0] $end
$var wire 1 Z s2 $end
$var reg 1 l mux_out $end
$upscope $end

$scope module serializer_unit $end
$var parameter 32 m CLKS_PER_BIT $end
$var parameter 32 n CLK_COUNTER_WIDTH $end
$var wire 1 O p_data [7] $end
$var wire 1 P p_data [6] $end
$var wire 1 Q p_data [5] $end
$var wire 1 R p_data [4] $end
$var wire 1 S p_data [3] $end
$var wire 1 T p_data [2] $end
$var wire 1 U p_data [1] $end
$var wire 1 V p_data [0] $end
$var wire 1 Y ser_en $end
$var wire 1 > clk $end
$var wire 1 ? rst $end
$var reg 1 o out_data $end
$var reg 1 p ser_done $end
$var reg 3 q c