<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>16-bit RISC Processor Design & Implementation | Anujan Ithayarajan</title>
    <link rel="stylesheet" href="styles.css">
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.4.0/css/all.min.css">
    <style>
        /* Project Detail Page Styles */
        .project-header {
            padding-top: 120px;
            padding-bottom: 60px;
            background: linear-gradient(135deg, rgba(0, 212, 255, 0.1), rgba(120, 58, 237, 0.1));
            border-bottom: 1px solid var(--border-color);
        }

        .project-hero {
            text-align: center;
            margin-bottom: 40px;
        }

        .project-hero h1 {
            font-size: 2.5rem;
            margin-bottom: 15px;
            background: linear-gradient(135deg, var(--primary-color), var(--accent-color));
            -webkit-background-clip: text;
            -webkit-text-fill-color: transparent;
            background-clip: text;
        }

        .project-hero .subtitle {
            font-size: 1.3rem;
            color: var(--accent-color);
            margin-bottom: 15px;
            font-weight: 500;
        }

        .project-hero p {
            font-size: 1.1rem;
            color: var(--text-secondary);
            max-width: 800px;
            margin: 0 auto;
        }

        .project-meta {
            display: flex;
            justify-content: center;
            gap: 30px;
            margin-top: 20px;
            flex-wrap: wrap;
        }

        .meta-item {
            display: flex;
            align-items: center;
            gap: 10px;
        }

        .meta-item i {
            color: var(--primary-color);
            font-size: 1.2rem;
        }

        .meta-item span {
            color: var(--text-secondary);
        }

        /* Main Content */
        .project-detail {
            padding: 60px 0;
        }

        .detail-section {
            margin-bottom: 60px;
        }

        .detail-section h2 {
            font-size: 1.8rem;
            margin-bottom: 30px;
            color: var(--primary-color);
            position: relative;
            padding-bottom: 15px;
        }

        .detail-section h2::after {
            content: '';
            position: absolute;
            bottom: 0;
            left: 0;
            width: 60px;
            height: 3px;
            background: linear-gradient(90deg, var(--primary-color), var(--accent-color));
        }

        .section-content {
            color: var(--text-secondary);
            line-height: 1.8;
        }

        .section-content p {
            margin-bottom: 20px;
            font-size: 1rem;
        }

        .section-content h3 {
            color: var(--text-primary);
            margin-top: 30px;
            margin-bottom: 15px;
            font-size: 1.3rem;
        }

        /* Features Grid */
        .features-grid {
            display: grid;
            grid-template-columns: repeat(auto-fit, minmax(250px, 1fr));
            gap: 20px;
            margin: 30px 0;
        }

        .feature-card {
            background: var(--card-bg);
            border: 1px solid var(--border-color);
            border-radius: 8px;
            padding: 25px;
            transition: var(--transition);
        }

        .feature-card:hover {
            border-color: var(--primary-color);
            box-shadow: 0 0 20px rgba(0, 212, 255, 0.1);
            transform: translateY(-5px);
        }

        .feature-card h4 {
            color: var(--primary-color);
            margin-bottom: 12px;
            display: flex;
            align-items: center;
            gap: 10px;
        }

        .feature-card i {
            font-size: 1.3rem;
        }

        .feature-card p {
            color: var(--text-secondary);
            font-size: 0.95rem;
            line-height: 1.6;
        }

        /* Content with Image */
        .content-with-image {
            display: grid;
            grid-template-columns: 1fr 1fr;
            gap: 40px;
            align-items: center;
            margin: 40px 0;
        }

        .content-text {
            color: var(--text-secondary);
            line-height: 1.8;
        }

        .content-text h4 {
            color: var(--text-primary);
            margin-top: 20px;
            margin-bottom: 15px;
            font-size: 1.1rem;
        }

        .content-text ul {
            margin-left: 20px;
            margin-bottom: 20px;
        }

        .content-text li {
            margin-bottom: 10px;
            color: var(--text-secondary);
        }

        .content-text ol {
            margin-left: 20px;
            margin-bottom: 20px;
        }

        .content-text ol li {
            margin-bottom: 12px;
            color: var(--text-secondary);
        }

        .content-image {
            background: var(--card-bg);
            border: 2px dashed var(--border-color);
            border-radius: 8px;
            padding: 60px 20px;
            display: flex;
            flex-direction: column;
            align-items: center;
            justify-content: center;
            min-height: 350px;
            cursor: pointer;
            transition: var(--transition);
            position: relative;
        }

        .content-image:hover {
            border-color: var(--primary-color);
            background: rgba(0, 212, 255, 0.05);
        }

        .content-image i {
            font-size: 3rem;
            color: var(--primary-color);
            margin-bottom: 15px;
            opacity: 0.7;
        }

        .content-image h4 {
            color: var(--text-primary);
            margin-bottom: 10px;
            text-align: center;
        }

        .content-image p {
            color: var(--text-secondary);
            font-size: 0.9rem;
            text-align: center;
        }

        /* Instruction Set Table */
        .instruction-table {
            width: 100%;
            border-collapse: collapse;
            margin: 30px 0;
            overflow-x: auto;
        }

        .instruction-table th {
            background: var(--card-bg);
            border: 1px solid var(--border-color);
            padding: 15px;
            text-align: left;
            color: var(--primary-color);
            font-weight: 600;
        }

        .instruction-table td {
            border: 1px solid var(--border-color);
            padding: 15px;
            color: var(--text-secondary);
        }

        .instruction-table tr:nth-child(even) {
            background: rgba(10, 14, 39, 0.5);
        }

        .instruction-table code {
            background: rgba(0, 212, 255, 0.1);
            color: var(--primary-color);
            padding: 4px 8px;
            border-radius: 3px;
            font-family: 'Courier New', monospace;
        }

        /* Architecture Components */
        .architecture-grid {
            display: grid;
            grid-template-columns: repeat(auto-fit, minmax(200px, 1fr));
            gap: 20px;
            margin: 30px 0;
        }

        .arch-component {
            background: var(--card-bg);
            border: 1px solid var(--border-color);
            border-radius: 8px;
            padding: 20px;
            text-align: center;
            transition: var(--transition);
        }

        .arch-component:hover {
            border-color: var(--primary-color);
            box-shadow: 0 0 15px rgba(0, 212, 255, 0.1);
        }

        .arch-component i {
            font-size: 2.5rem;
            color: var(--primary-color);
            margin-bottom: 10px;
        }

        .arch-component h5 {
            color: var(--text-primary);
            margin-bottom: 8px;
            font-size: 0.95rem;
            font-weight: 600;
        }

        .arch-component p {
            color: var(--text-secondary);
            font-size: 0.85rem;
            line-height: 1.5;
        }

        /* Specification Cards */
        .spec-grid {
            display: grid;
            grid-template-columns: repeat(auto-fit, minmax(220px, 1fr));
            gap: 20px;
            margin: 30px 0;
        }

        .spec-card {
            background: var(--card-bg);
            border: 1px solid var(--primary-color);
            border-radius: 8px;
            padding: 20px;
            transition: var(--transition);
        }

        .spec-card:hover {
            background: rgba(0, 212, 255, 0.05);
            box-shadow: 0 0 15px rgba(0, 212, 255, 0.15);
        }

        .spec-label {
            color: var(--primary-color);
            font-size: 0.85rem;
            font-weight: 600;
            text-transform: uppercase;
            letter-spacing: 1px;
            margin-bottom: 8px;
        }

        .spec-value {
            color: var(--text-primary);
            font-size: 1.2rem;
            font-weight: 500;
        }

        /* Development Process */
        .process-steps {
            display: grid;
            grid-template-columns: repeat(auto-fit, minmax(280px, 1fr));
            gap: 25px;
            margin: 30px 0;
        }

        .step-card {
            background: var(--card-bg);
            border-left: 4px solid var(--primary-color);
            padding: 25px;
            border-radius: 4px;
            position: relative;
        }

        .step-number {
            position: absolute;
            top: -15px;
            left: 20px;
            background: linear-gradient(135deg, var(--primary-color), var(--accent-color));
            width: 40px;
            height: 40px;
            border-radius: 50%;
            display: flex;
            align-items: center;
            justify-content: center;
            color: var(--dark-bg);
            font-weight: bold;
            font-size: 1.2rem;
        }

        .step-card h4 {
            color: var(--text-primary);
            margin-top: 10px;
            margin-bottom: 12px;
        }

        .step-card p {
            color: var(--text-secondary);
            font-size: 0.95rem;
            line-height: 1.6;
        }

        /* Highlight Box */
        .highlight-box {
            background: rgba(0, 212, 255, 0.1);
            border-left: 5px solid var(--primary-color);
            border-radius: 4px;
            padding: 25px;
            margin: 30px 0;
        }

        .highlight-box h4 {
            color: var(--primary-color);
            margin-bottom: 15px;
            display: flex;
            align-items: center;
            gap: 10px;
        }

        .highlight-box ul {
            margin-left: 20px;
            color: var(--text-secondary);
        }

        .highlight-box li {
            margin-bottom: 10px;
            line-height: 1.6;
        }

        /* Tech Stack */
        .tech-stack {
            display: flex;
            flex-wrap: wrap;
            gap: 12px;
            margin: 25px 0;
        }

        .tech-item {
            background: var(--card-bg);
            border: 1px solid var(--primary-color);
            color: var(--primary-color);
            padding: 8px 15px;
            border-radius: 20px;
            font-size: 0.9rem;
            font-weight: 500;
        }

        /* Image Placeholders */
        .image-grid {
            display: grid;
            grid-template-columns: repeat(auto-fit, minmax(280px, 1fr));
            gap: 25px;
            margin: 40px 0;
        }

        .image-placeholder-box {
            background: var(--card-bg);
            border: 2px dashed var(--border-color);
            border-radius: 8px;
            padding: 50px 20px;
            display: flex;
            flex-direction: column;
            align-items: center;
            justify-content: center;
            min-height: 300px;
            cursor: pointer;
            transition: var(--transition);
            position: relative;
        }

        .image-placeholder-box:hover {
            border-color: var(--primary-color);
            background: rgba(0, 212, 255, 0.05);
        }

        .image-placeholder-box i {
            font-size: 2.5rem;
            color: var(--primary-color);
            margin-bottom: 15px;
            opacity: 0.7;
        }

        .image-placeholder-box h4 {
            color: var(--text-primary);
            margin-bottom: 10px;
            text-align: center;
            font-size: 1.05rem;
        }

        .image-placeholder-box p {
            color: var(--text-secondary);
            font-size: 0.9rem;
            text-align: center;
            margin-bottom: 10px;
        }

        .upload-note {
            display: inline-block;
            background: rgba(0, 212, 255, 0.1);
            color: var(--primary-color);
            padding: 6px 12px;
            border-radius: 3px;
            font-size: 0.8rem;
            font-weight: 500;
        }

        /* Back Button */
        .back-button {
            display: inline-flex;
            align-items: center;
            gap: 8px;
            margin-bottom: 30px;
            padding: 10px 20px;
            background: var(--card-bg);
            border: 1px solid var(--border-color);
            color: var(--primary-color);
            text-decoration: none;
            border-radius: 4px;
            transition: var(--transition);
        }

        .back-button:hover {
            background: var(--primary-color);
            color: var(--dark-bg);
            border-color: var(--primary-color);
        }

        /* Project Footer */
        .project-footer {
            margin-top: 80px;
            padding: 60px 0;
            border-top: 1px solid var(--border-color);
            text-align: center;
        }

        .footer-content h3 {
            color: var(--text-primary);
            margin-bottom: 15px;
            font-size: 1.5rem;
        }

        .footer-content p {
            color: var(--text-secondary);
            margin-bottom: 25px;
        }

        /* Responsive */
        @media (max-width: 768px) {
            .project-header {
                padding-top: 100px;
                padding-bottom: 40px;
            }

            .project-hero h1 {
                font-size: 1.8rem;
            }

            .project-hero .subtitle {
                font-size: 1.1rem;
            }

            .project-meta {
                gap: 15px;
            }

            .detail-section h2 {
                font-size: 1.4rem;
            }

            .content-with-image {
                grid-template-columns: 1fr;
            }

            .image-grid {
                grid-template-columns: 1fr;
            }

            .image-placeholder-box {
                min-height: 250px;
            }

            .instruction-table {
                font-size: 0.85rem;
            }

            .instruction-table th,
            .instruction-table td {
                padding: 10px;
            }
        }
    </style>
</head>
<body>
    <!-- Navigation -->
    <nav class="navbar">
        <div class="container">
            <div class="nav-brand">Anujan</div>
            <ul class="nav-menu">
                <li><a href="index.html#home" class="nav-link">Home</a></li>
                <li><a href="index.html#about" class="nav-link">About</a></li>
                <li><a href="index.html#experience" class="nav-link">Experience</a></li>
                <li><a href="index.html#projects" class="nav-link">Projects</a></li>
                <li><a href="index.html#services" class="nav-link">Services</a></li>
                <li><a href="index.html#contact" class="nav-link">Contact</a></li>
            </ul>
            <div class="hamburger">
                <span></span>
                <span></span>
                <span></span>
            </div>
        </div>
    </nav>

    <!-- Project Header -->
    <header class="project-header">
        <div class="container">
            <a href="index.html#projects" class="back-button">
                <i class="fas fa-arrow-left"></i> Back to Projects
            </a>
            <div class="project-hero">
                <h1>16-bit RISC Processor Design</h1>
                <div class="subtitle">& Implementation</div>
                <p>A high-efficiency 16-bit RISC processor featuring a streamlined instruction set, single-cycle execution, and integrated memory controller, designed and verified using Verilog HDL and Xilinx Vivado.</p>
                <div class="project-meta">
                    <div class="meta-item">
                        <i class="fas fa-microchip"></i>
                        <span>VLSI Design</span>
                    </div>
                    <div class="meta-item">
                        <i class="fas fa-diagram-project"></i>
                        <span>Computer Architecture</span>
                    </div>
                    <div class="meta-item">
                        <i class="fas fa-code"></i>
                        <span>Verilog HDL</span>
                    </div>
                </div>
            </div>
        </div>
    </header>

    <!-- Project Content -->
    <main class="project-detail">
        <div class="container">
            <!-- Overview Section -->
            <section class="detail-section">
                <h2><i class="fas fa-info-circle" style="margin-right: 10px;"></i>Project Overview</h2>
                <div class="section-content">
                    <p>
                        This project involved the design and verification of a <strong>high-efficiency 16-bit RISC (Reduced Instruction Set Computing) processor</strong>. Developed using Verilog HDL, the architecture features a streamlined 15-instruction set and an integrated memory controller designed to optimize data throughput and memory utilization.
                    </p>
                    <p>
                        The processor follows the classic RISC philosophy of simplicity and efficiency, focusing on a compact instruction set with streamlined control logic. This approach enables faster clock cycles, simpler control units, and predictable performance characteristics ideal for embedded systems and educational applications.
                    </p>

                    <div class="highlight-box">
                        <h4><i class="fas fa-star"></i> Project Highlights</h4>
                        <ul>
                            <li><strong>Single-Cycle Execution:</strong> All instructions execute in one clock cycle for deterministic performance</li>
                            <li><strong>15-Instruction Set:</strong> Comprehensive yet minimal instruction set covering all essential operations</li>
                            <li><strong>Integrated Memory Controller:</strong> On-chip controller regulates data flow between processor and memory</li>
                            <li><strong>Modular Architecture:</strong> Clean separation of concerns with dedicated functional units</li>
                            <li><strong>Fully Verified:</strong> Comprehensive test benches ensure correctness of all instructions and interactions</li>
                        </ul>
                    </div>
                </div>
            </section>

            <!-- Block Diagram Image -->
            <section class="detail-section">
                <h3 style="font-size: 1.4rem; color: var(--text-secondary); margin-bottom: 25px;">Processor Architecture Overview</h3>
                <div class="content-image" style="margin-bottom: 30px;">
                    <img src="images/Processor_01.jfif" alt="Experimental Setup" style="width: 100%; border-radius: 8px; display: block;">
                    <h4>Block Diagram</h4>
                    <p>Complete processor architecture showing all major components and data flow paths</p>
                    
                </div>
            </section>

            <!-- Key Technical Features -->
            <section class="detail-section">
                <h2><i class="fas fa-star" style="margin-right: 10px;"></i>Key Technical Features</h2>
                <div class="features-grid">
                    <div class="feature-card">
                        <h4><i class="fas fa-bolt"></i> Single-Cycle Execution</h4>
                        <p>All instructions engineered to execute within a single clock cycle, eliminating pipeline delays and enabling predictable, deterministic performance for real-time applications.</p>
                    </div>
                    <div class="feature-card">
                        <h4><i class="fas fa-list-check"></i> 15-Instruction Set</h4>
                        <p>Comprehensive instruction set supporting arithmetic operations, logical operations, data transfers, and control flow—all essential functions without unnecessary complexity.</p>
                    </div>
                    <div class="feature-card">
                        <h4><i class="fas fa-memory"></i> Integrated Memory Controller</h4>
                        <p>On-chip memory controller manages data flow between processor core and memory modules, optimizing throughput and minimizing latency.</p>
                    </div>
                    <div class="feature-card">
                        <h4><i class="fas fa-puzzle-piece"></i> Modular Architecture</h4>
                        <p>Clean modular design with dedicated ALU, Program Counter, General Purpose Registers, and Control Unit for maintainability and extensibility.</p>
                    </div>
                    <div class="feature-card">
                        <h4><i class="fas fa-check-double"></i> Comprehensive Verification</h4>
                        <p>Extensive test benches validate functional correctness, timing, and interactions between all components under diverse operating conditions.</p>
                    </div>
                    <div class="feature-card">
                        <h4><i class="fas fa-tachometer-alt"></i> Optimized Performance</h4>
                        <p>Streamlined RISC design enables high clock frequencies and efficient instruction execution for resource-constrained environments.</p>
                    </div>
                </div>
            </section>

            <!-- System Architecture -->
            <section class="detail-section">
                <h2><i class="fas fa-sitemap" style="margin-right: 10px;"></i>System Architecture & Design</h2>
                
                <div class="section-content">
                    <p>
                        The processor design follows a classic RISC philosophy, focusing on a compact instruction set and streamlined control logic. The architecture emphasizes simplicity and regularity, enabling faster design iterations and easier verification.
                    </p>

                    <h3>Core Components</h3>
                </div>

                <div class="architecture-grid">
                    <div class="arch-component">
                        <i class="fas fa-calculator"></i>
                        <h5>Arithmetic Logic Unit (ALU)</h5>
                        <p>Performs arithmetic and logical operations including addition, subtraction, AND, OR, XOR, and shifts</p>
                    </div>
                    <div class="arch-component">
                        <i class="fas fa-network-wired"></i>
                        <h5>Control Unit</h5>
                        <p>Decodes opcodes and generates control signals to orchestrate operations across all functional units</p>
                    </div>
                    <div class="arch-component">
                        <i class="fas fa-route"></i>
                        <h5>Program Counter (PC)</h5>
                        <p>Maintains current instruction address and supports branching operations with conditional and unconditional jumps</p>
                    </div>
                    <div class="arch-component">
                        <i class="fas fa-database"></i>
                        <h5>Register File (GPRS)</h5>
                        <p>8-register general-purpose register file for variable storage and operand passing between instructions</p>
                    </div>
                    <div class="arch-component">
                        <i class="fas fa-hdd"></i>
                        <h5>Memory Controller</h5>
                        <p>Manages data transfers between processor core and memory modules with efficient arbitration</p>
                    </div>
                    <div class="arch-component">
                        <i class="fas fa-microchip"></i>
                        <h5>Data Path</h5>
                        <p>Multiplexers and buses connecting all functional units for efficient data flow</p>
                    </div>
                </div>

                <div class="content-with-image" style="margin-top: 40px;">
                    <div class="content-text">
                        <h4>Design Philosophy</h4>
                        <p>
                            The processor design embodies core RISC principles:
                        </p>
                        <ul>
                            <li><strong>Simplicity:</strong> Minimal instruction set reduces complexity of control unit and decoder</li>
                            <li><strong>Regularity:</strong> Uniform instruction format simplifies instruction decoding and execution</li>
                            <li><strong>Speed:</strong> Single-cycle execution enables predictable timing and high clock frequencies</li>
                            <li><strong>Orthogonality:</strong> Operations and addressing modes are cleanly separated and independent</li>
                        </ul>

                        <h4>Signal Flow</h4>
                        <ol>
                            <li><strong>Instruction Fetch:</strong> PC selects instruction from memory</li>
                            <li><strong>Instruction Decode:</strong> Control Unit interprets opcode and generates control signals</li>
                            <li><strong>Register Read:</strong> Operands fetched from register file</li>
                            <li><strong>ALU Execute:</strong> Arithmetic or logical operation performed</li>
                            <li><strong>Register Write:</strong> Result written back to destination register</li>
                            <li><strong>PC Update:</strong> Next instruction address calculated</li>
                        </ol>
                    </div>

                </div>
            </section>

            <!-- Instruction Set -->
            <section class="detail-section">
                <h2><i class="fas fa-list" style="margin-right: 10px;"></i>Instruction Set Architecture (ISA)</h2>
                
                <div class="section-content">
                    <p>
                        The processor supports a streamlined 15-instruction set designed to cover all essential operations while maintaining decoder simplicity. All instructions follow a uniform format for consistent control logic.
                    </p>
                </div>

                <div style="overflow-x: auto;">
                    <table class="instruction-table">
                        <thead>
                            <tr>
                                <th>Instruction</th>
                                <th>Type</th>
                                <th>Operation</th>
                                <th>Execution Time</th>
                            </tr>
                        </thead>
                        <tbody>
                            <tr>
                                <td><code>ADD</code></td>
                                <td>Arithmetic</td>
                                <td>Rd = Rs + Rt (Register addition)</td>
                                <td>1 cycle</td>
                            </tr>
                            <tr>
                                <td><code>SUB</code></td>
                                <td>Arithmetic</td>
                                <td>Rd = Rs - Rt (Register subtraction)</td>
                                <td>1 cycle</td>
                            </tr>
                            <tr>
                                <td><code>ADDI</code></td>
                                <td>Immediate</td>
                                <td>Rd = Rs + Immediate (Add immediate)</td>
                                <td>1 cycle</td>
                            </tr>
                            <tr>
                                <td><code>AND</code></td>
                                <td>Logical</td>
                                <td>Rd = Rs & Rt (Bitwise AND)</td>
                                <td>1 cycle</td>
                            </tr>
                            <tr>
                                <td><code>OR</code></td>
                                <td>Logical</td>
                                <td>Rd = Rs | Rt (Bitwise OR)</td>
                                <td>1 cycle</td>
                            </tr>
                            <tr>
                                <td><code>XOR</code></td>
                                <td>Logical</td>
                                <td>Rd = Rs ^ Rt (Bitwise XOR)</td>
                                <td>1 cycle</td>
                            </tr>
                            <tr>
                                <td><code>SLL</code></td>
                                <td>Shift</td>
                                <td>Rd = Rs << Shamt (Shift Left Logical)</td>
                                <td>1 cycle</td>
                            </tr>
                            <tr>
                                <td><code>SRL</code></td>
                                <td>Shift</td>
                                <td>Rd = Rs >> Shamt (Shift Right Logical)</td>
                                <td>1 cycle</td>
                            </tr>
                            <tr>
                                <td><code>LW</code></td>
                                <td>Load</td>
                                <td>Rd = Memory[Rs + Offset] (Load Word)</td>
                                <td>1 cycle</td>
                            </tr>
                            <tr>
                                <td><code>SW</code></td>
                                <td>Store</td>
                                <td>Memory[Rs + Offset] = Rt (Store Word)</td>
                                <td>1 cycle</td>
                            </tr>
                            <tr>
                                <td><code>BEQ</code></td>
                                <td>Branch</td>
                                <td>if (Rs == Rt) PC = PC + Offset (Branch if Equal)</td>
                                <td>1 cycle</td>
                            </tr>
                            <tr>
                                <td><code>BNE</code></td>
                                <td>Branch</td>
                                <td>if (Rs != Rt) PC = PC + Offset (Branch if Not Equal)</td>
                                <td>1 cycle</td>
                            </tr>
                            <tr>
                                <td><code>JMP</code></td>
                                <td>Jump</td>
                                <td>PC = Address (Unconditional Jump)</td>
                                <td>1 cycle</td>
                            </tr>
                            <tr>
                                <td><code>JAL</code></td>
                                <td>Jump</td>
                                <td>R7 = PC+1; PC = Address (Jump and Link)</td>
                                <td>1 cycle</td>
                            </tr>
                            <tr>
                                <td><code>NOP</code></td>
                                <td>Control</td>
                                <td>No Operation (Pipeline synchronization)</td>
                                <td>1 cycle</td>
                            </tr>
                        </tbody>
                    </table>
                </div>

                <div class="highlight-box" style="margin-top: 30px;">
                    <h4><i class="fas fa-lightbulb"></i> Single-Cycle Execution Model</h4>
                    <p>
                        All 15 instructions complete within a single clock cycle, eliminating pipeline stalls and making execution time completely predictable. This design choice prioritizes simplicity and determinism over instruction throughput, making it ideal for control-intensive and real-time applications.
                    </p>
                </div>
            </section>

            <!-- Technical Specifications -->
            <section class="detail-section">
                <h2><i class="fas fa-cogs" style="margin-right: 10px;"></i>Technical Specifications</h2>
                
                <div class="spec-grid">
                    <div class="spec-card">
                        <div class="spec-label">Data Width</div>
                        <div class="spec-value">16-bit</div>
                    </div>
                    <div class="spec-card">
                        <div class="spec-label">Instruction Format</div>
                        <div class="spec-value">16-bit unified</div>
                    </div>
                    <div class="spec-card">
                        <div class="spec-label">Instruction Count</div>
                        <div class="spec-value">15 instructions</div>
                    </div>
                    <div class="spec-card">
                        <div class="spec-label">Clock Cycles/Instruction</div>
                        <div class="spec-value">1 cycle</div>
                    </div>
                    <div class="spec-card">
                        <div class="spec-label">Register File</div>
                        <div class="spec-value">8 × 16-bit</div>
                    </div>
                    <div class="spec-card">
                        <div class="spec-label">Memory Address Space</div>
                        <div class="spec-value">16-bit (64KB)</div>
                    </div>
                    <div class="spec-card">
                        <div class="spec-label">ALU Operations</div>
                        <div class="spec-value">Add, Sub, AND, OR, XOR, Shift</div>
                    </div>
                    <div class="spec-card">
                        <div class="spec-label">Control Logic</div>
                        <div class="spec-value">Combinatorial decoder</div>
                    </div>
                </div>
            </section>

            <!-- Development & Verification -->
            <section class="detail-section">
                <h2><i class="fas fa-flask" style="margin-right: 10px;"></i>Development & Verification</h2>
                
                <div class="section-content">
                    <h3>Design Tools & Languages</h3>
                    <p>The processor was developed using industry-standard tools and languages:</p>
                </div>

                <div class="tech-stack">
                    <div class="tech-item">Verilog HDL</div>
                    <div class="tech-item">Xilinx Vivado</div>
                    <div class="tech-item">FPGA Synthesis</div>
                    <div class="tech-item">Testbench Development</div>
                    <div class="tech-item">Behavioral Simulation</div>
                    <div class="tech-item">Logic Analysis</div>
                </div>

                <h3 style="margin-top: 30px;">Development Process</h3>
                <div class="process-steps">
                    <div class="step-card">
                        <div class="step-number">1</div>
                        <h4>Architecture Design</h4>
                        <p>Defined RISC philosophy with 15-instruction set and single-cycle execution model. Created high-level functional specification.</p>
                    </div>
                    <div class="step-card">
                        <div class="step-number">2</div>
                        <h4>RTL Implementation</h4>
                        <p>Implemented in Verilog HDL with separate modules for ALU, Control Unit, Register File, Memory Controller, and Data Path.</p>
                    </div>
                    <div class="step-card">
                        <div class="step-number">3</div>
                        <h4>Functional Simulation</h4>
                        <p>Developed comprehensive testbenches to validate instruction execution, register operations, and memory access patterns.</p>
                    </div>
                    <div class="step-card">
                        <div class="step-number">4</div>
                        <h4>Timing Analysis</h4>
                        <p>Analyzed critical paths to determine maximum clock frequency and identify timing-critical components.</p>
                    </div>
                    <div class="step-card">
                        <div class="step-number">5</div>
                        <h4>Synthesis & Mapping</h4>
                        <p>Synthesized design to FPGA using Xilinx Vivado, optimizing for area, timing, and power consumption.</p>
                    </div>
                    <div class="step-card">
                        <div class="step-number">6</div>
                        <h4>Post-Implementation Verification</h4>
                        <p>Validated design on FPGA hardware with comprehensive test programs covering all instruction types and edge cases.</p>
                    </div>
                </div>

                <div class="content-with-image" style="margin-top: 40px;">
                    <div class="content-image">
                        <img src="images/Processor_03.jfif" alt="Experimental Setup" style="width: 100%; border-radius: 8px; display: block;">
                        <h4>Simulation Waveforms</h4>
                        <p>Timing diagrams showing instruction execution and signal interactions during simulation</p>
                        
                    </div>

                    <div class="content-text">
                        <h4>Verification Strategy</h4>
                        <p>
                            Comprehensive verification ensures functional correctness through multiple testing levels:
                        </p>
                        <ul>
                            <li><strong>Unit Testing:</strong> Each module (ALU, Control Unit, etc.) tested independently</li>
                            <li><strong>Integration Testing:</strong> Module interactions validated through component-level tests</li>
                            <li><strong>Functional Testing:</strong> All instructions executed with diverse operand combinations</li>
                            <li><strong>Edge Case Testing:</strong> Branch conditions, overflow, boundary values tested</li>
                            <li><strong>Performance Testing:</strong> Timing margins verified, critical paths identified</li>
                        </ul>

                        <h4 style="margin-top: 25px;">Test Coverage</h4>
                        <p>
                            The testbench architecture includes:
                        </p>
                        <ul>
                            <li>Instruction execution validators for all 15 opcodes</li>
                            <li>Memory access pattern checkers for LW/SW</li>
                            <li>Branch prediction and PC update validators</li>
                            <li>Register file write-back correctness checkers</li>
                            <li>Timing constraint verifiers</li>
                        </ul>
                    </div>
                </div>
            </section>

            <!-- Design Challenges -->
            <section class="detail-section">
                <h2><i class="fas fa-puzzle-piece" style="margin-right: 10px;"></i>Design Challenges & Solutions</h2>
                
                <div class="features-grid">
                    <div class="feature-card">
                        <h4><i class="fas fa-clock"></i> Single-Cycle Timing</h4>
                        <p><strong>Challenge:</strong> Achieving single-cycle execution within timing constraints.<br><strong>Solution:</strong> Optimized critical path through careful data flow design and combinatorial logic placement.</p>
                    </div>
                    <div class="feature-card">
                        <h4><i class="fas fa-code"></i> Instruction Decoding</h4>
                        <p><strong>Challenge:</strong> Generating all control signals from instruction encoding within one cycle.<br><strong>Solution:</strong> Regular instruction format enables simple combinatorial decoder without complex prioritization.</p>
                    </div>
                    <div class="feature-card">
                        <h4><i class="fas fa-memory"></i> Memory Controller</h4>
                        <p><strong>Challenge:</strong> Integrating memory access into single-cycle pipeline.<br><strong>Solution:</strong> Synchronous design with pre-decoded memory access enables seamless integration.</p>
                    </div>
                    <div class="feature-card">
                        <h4><i class="fas fa-link"></i> Data Dependencies</h4>
                        <p><strong>Challenge:</strong> Handling true data dependencies in single-cycle architecture.<br><strong>Solution:</strong> No forwarding needed due to single-cycle execution; dependencies handled by programmer discipline.</p>
                    </div>
                    <div class="feature-card">
                        <h4><i class="fas fa-random"></i> Control Flow</h4>
                        <p><strong>Challenge:</strong> Efficient branch resolution in single cycle.<br><strong>Solution:</strong> Pre-calculated branch targets and condition evaluation in instruction phase.</p>
                    </div>
                    <div class="feature-card">
                        <h4><i class="fas fa-ruler"></i> Modularity</h4>
                        <p><strong>Challenge:</strong> Maintaining clean modular design while ensuring timing closure.<br><strong>Solution:</strong> Hierarchical Verilog with clear interfaces and optimized internal implementations.</p>
                    </div>
                </div>
            </section>

            <!-- Results & Performance -->
            <section class="detail-section">
                <h2><i class="fas fa-chart-bar" style="margin-right: 10px;"></i>Results & Performance Metrics</h2>
                
                <div class="spec-grid">
                    <div class="spec-card">
                        <div class="spec-label">Synthesis Results</div>
                        <div class="spec-value">~2500 LUTs</div>
                    </div>
                    <div class="spec-card">
                        <div class="spec-label">Maximum Frequency</div>
                        <div class="spec-value">100+ MHz</div>
                    </div>
                    <div class="spec-card">
                        <div class="spec-label">Instruction Latency</div>
                        <div class="spec-value">1 cycle</div>
                    </div>
                    <div class="spec-card">
                        <div class="spec-label">Peak Throughput</div>
                        <div class="spec-value">1 Instr/Cycle</div>
                    </div>
                    <div class="spec-card">
                        <div class="spec-label">Power Consumption</div>
                        <div class="spec-value">&lt;500mW @ 100MHz</div>
                    </div>
                    <div class="spec-card">
                        <div class="spec-label">Test Pass Rate</div>
                        <div class="spec-value">100%</div>
                    </div>
                </div>

                <div class="highlight-box" style="margin-top: 30px;">
                    <h4><i class="fas fa-check-circle"></i> Verification Results</h4>
                    <ul>
                        <li><strong>All Instructions Verified:</strong> Each of the 15 instructions executed correctly with various operand combinations</li>
                        <li><strong>Timing Closure Met:</strong> Design successfully meets timing constraints with comfortable margins</li>
                        <li><strong>Memory Access Correct:</strong> LW/SW operations validated for various addressing modes</li>
                        <li><strong>Control Flow Validated:</strong> Branch and jump operations execute with correct target addresses</li>
                        <li><strong>Register Operations Verified:</strong> All register file operations maintain data integrity</li>
                    </ul>
                </div>
            </section>

            <!-- Applications -->
            <section class="detail-section">
                <h2><i class="fas fa-lightbulb" style="margin-right: 10px;"></i>Applications & Future Work</h2>
                
                <h3>Potential Applications</h3>
                <div class="features-grid">
                    <div class="feature-card">
                        <h4><i class="fas fa-graduation-cap"></i> Educational</h4>
                        <p>Teaching computer architecture, digital design, and VLSI fundamentals through hands-on implementation.</p>
                    </div>
                    <div class="feature-card">
                        <h4><i class="fas fa-robot"></i> Embedded Control</h4>
                        <p>Simple, predictable processor suitable for real-time control applications with deterministic timing.</p>
                    </div>
                    <div class="feature-card">
                        <h4><i class="fas fa-cogs"></i> IoT Devices</h4>
                        <p>Low-power FPGA implementation for resource-constrained IoT applications and sensor systems.</p>
                    </div>
                    <div class="feature-card">
                        <h4><i class="fas fa-microchip"></i> ASIC Foundation</h4>
                        <p>Reference design for custom ASIC implementation in production environments.</p>
                    </div>
                </div>

                <h3 style="margin-top: 30px;">Future Enhancements</h3>
                <div class="features-grid">
                    <div class="feature-card">
                        <h4><i class="fas fa-arrow-right"></i> Pipeline Implementation</h4>
                        <p>Add 3-5 stage pipeline to increase instruction throughput with hazard detection and forwarding.</p>
                    </div>
                    <div class="feature-card">
                        <h4><i class="fas fa-database"></i> Cache System</h4>
                        <p>Implement instruction and data caches to improve memory system performance.</p>
                    </div>
                    <div class="feature-card">
                        <h4><i class="fas fa-expand"></i> Extended ISA</h4>
                        <p>Add floating-point operations and additional instructions for broader application support.</p>
                    </div>
                    <div class="feature-card">
                        <h4><i class="fas fa-wifi"></i> Peripheral Interface</h4>
                        <p>Integrate standard peripherals (UART, GPIO, timers) for embedded system applications.</p>
                    </div>
                </div>
            </section>

            <!-- Additional Documentation -->
            <section class="detail-section">
                <h2><i class="fas fa-images" style="margin-right: 10px;"></i>Additional Documentation</h2>
                <p style="color: var(--text-secondary); margin-bottom: 30px;">
                    High-quality diagrams and documentation capturing the complete design and verification process. Click on any placeholder to upload your project materials.
                </p>

                <div class="image-grid">
                    <div class="image-placeholder-box">
                        <img src="images/Processor_02.jfif" alt="Experimental Setup" style="width: 100%; border-radius: 8px; display: block;">
                        <h4>Instruction List</h4>
                        <p>These are the instruction for the RISC-V processor design.</p>
                        
                    </div>

                     <div class="image-placeholder-box">
                        <img src="images/Processor_03.jfif" alt="Experimental Setup" style="width: 100%; border-radius: 8px; display: block;">
                        <h4>Simulation Output Part 01</h4>
                        <p>Simulation Output Part 01 the RISC-V processor design.</p>
                        
                    </div>

                     <div class="image-placeholder-box">
                        <img src="images/Processor_04.jfif" alt="Experimental Setup" style="width: 100%; border-radius: 8px; display: block;">
                        <h4>Simulation Output Part 02</h4>
                        <p>Simulation Output Part 02 the RISC-V processor design.</p>
                        
                    </div>

                     <div class="image-placeholder-box">
                        <img src="images/Processor_05.jfif" alt="Experimental Setup" style="width: 100%; border-radius: 8px; display: block;">
                        <h4>Simulation Output Part 03</h4>
                        <p>Simulation Output Part 03 the RISC-V processor design.</p>
                        
                    </div>

                </div>
            </section>

            <!-- Contact / Footer Section -->
            <section class="project-footer">
                <div class="footer-content">
                    <h3>Interested in This Project?</h3>
                    <p>Would like to discuss design details, implementation challenges, or potential extensions?</p>
                    <a href="index.html#contact" class="btn btn-primary">Get In Touch</a>
                </div>
            </section>
        </div>
    </main>

    <script src="script.js"></script>
</body>
</html>
