#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021340ada0b0 .scope module, "rippleadder_b" "rippleadder_b" 2 1;
 .timescale 0 0;
v0000021340b4e8e0_0 .var "a", 7 0;
v0000021340b4e160_0 .var "b", 7 0;
v0000021340b4eb60_0 .var "cin", 0 0;
v0000021340b4e7a0_0 .net "cout", 0 0, L_0000021340b50aa0;  1 drivers
v0000021340b4d300_0 .net "sum", 7 0, L_0000021340b52af0;  1 drivers
S_0000021340ada240 .scope module, "uut" "fulladder" 2 8, 3 1 0, S_0000021340ada0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 8 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0000021340b4da80_0 .net "a", 7 0, v0000021340b4e8e0_0;  1 drivers
v0000021340b4dc60_0 .net "b", 7 0, v0000021340b4e160_0;  1 drivers
v0000021340b4e660_0 .net "c", 6 0, L_0000021340b52c30;  1 drivers
v0000021340b4e0c0_0 .net "cin", 0 0, v0000021340b4eb60_0;  1 drivers
v0000021340b4d800_0 .net "cout", 0 0, L_0000021340b50aa0;  alias, 1 drivers
v0000021340b4d620_0 .net "sum", 7 0, L_0000021340b52af0;  alias, 1 drivers
L_0000021340b4f100 .part v0000021340b4e8e0_0, 0, 1;
L_0000021340b4ede0 .part v0000021340b4e160_0, 0, 1;
L_0000021340b4e840 .part v0000021340b4e8e0_0, 1, 1;
L_0000021340b4e980 .part v0000021340b4e160_0, 1, 1;
L_0000021340b4ef20 .part L_0000021340b52c30, 0, 1;
L_0000021340b4e340 .part v0000021340b4e8e0_0, 2, 1;
L_0000021340b4ec00 .part v0000021340b4e160_0, 2, 1;
L_0000021340b4d3a0 .part L_0000021340b52c30, 1, 1;
L_0000021340b4eac0 .part v0000021340b4e8e0_0, 3, 1;
L_0000021340b4e520 .part v0000021340b4e160_0, 3, 1;
L_0000021340b4f1a0 .part L_0000021340b52c30, 2, 1;
L_0000021340b4d6c0 .part v0000021340b4e8e0_0, 4, 1;
L_0000021340b4e200 .part v0000021340b4e160_0, 4, 1;
L_0000021340b4db20 .part L_0000021340b52c30, 3, 1;
L_0000021340b4e2a0 .part v0000021340b4e8e0_0, 5, 1;
L_0000021340b4e480 .part v0000021340b4e160_0, 5, 1;
L_0000021340b4ea20 .part L_0000021340b52c30, 4, 1;
L_0000021340b534f0 .part v0000021340b4e8e0_0, 6, 1;
L_0000021340b531d0 .part v0000021340b4e160_0, 6, 1;
L_0000021340b52ff0 .part L_0000021340b52c30, 5, 1;
LS_0000021340b52c30_0_0 .concat8 [ 1 1 1 1], L_0000021340aeeea0, L_0000021340aee2d0, L_0000021340aee110, L_0000021340aee500;
LS_0000021340b52c30_0_4 .concat8 [ 1 1 1 0], L_0000021340b50d40, L_0000021340b50950, L_0000021340b50870;
L_0000021340b52c30 .concat8 [ 4 3 0 0], LS_0000021340b52c30_0_0, LS_0000021340b52c30_0_4;
L_0000021340b52410 .part v0000021340b4e8e0_0, 7, 1;
L_0000021340b53270 .part v0000021340b4e160_0, 7, 1;
L_0000021340b52a50 .part L_0000021340b52c30, 6, 1;
LS_0000021340b52af0_0_0 .concat8 [ 1 1 1 1], L_0000021340aeeb90, L_0000021340aee810, L_0000021340aeeb20, L_0000021340aee3b0;
LS_0000021340b52af0_0_4 .concat8 [ 1 1 1 1], L_0000021340b50cd0, L_0000021340b508e0, L_0000021340b51130, L_0000021340b50db0;
L_0000021340b52af0 .concat8 [ 4 4 0 0], LS_0000021340b52af0_0_0, LS_0000021340b52af0_0_4;
S_0000021340ada3d0 .scope module, "f1" "FA_1" 3 11, 4 1 0, S_0000021340ada240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000021340aee6c0 .functor XOR 1, L_0000021340b4f100, L_0000021340b4ede0, C4<0>, C4<0>;
L_0000021340aeeb90 .functor XOR 1, L_0000021340aee6c0, v0000021340b4eb60_0, C4<0>, C4<0>;
L_0000021340aeedc0 .functor AND 1, L_0000021340b4f100, L_0000021340b4ede0, C4<1>, C4<1>;
L_0000021340aee650 .functor AND 1, L_0000021340b4f100, v0000021340b4eb60_0, C4<1>, C4<1>;
L_0000021340aeec00 .functor OR 1, L_0000021340aeedc0, L_0000021340aee650, C4<0>, C4<0>;
L_0000021340aee9d0 .functor AND 1, L_0000021340b4ede0, v0000021340b4eb60_0, C4<1>, C4<1>;
L_0000021340aeeea0 .functor OR 1, L_0000021340aeec00, L_0000021340aee9d0, C4<0>, C4<0>;
v0000021340acd970_0 .net *"_ivl_0", 0 0, L_0000021340aee6c0;  1 drivers
v0000021340acda10_0 .net *"_ivl_10", 0 0, L_0000021340aee9d0;  1 drivers
v0000021340acd790_0 .net *"_ivl_4", 0 0, L_0000021340aeedc0;  1 drivers
v0000021340acce30_0 .net *"_ivl_6", 0 0, L_0000021340aee650;  1 drivers
v0000021340ae3560_0 .net *"_ivl_8", 0 0, L_0000021340aeec00;  1 drivers
v0000021340ae4000_0 .net "a", 0 0, L_0000021340b4f100;  1 drivers
v0000021340ae4960_0 .net "b", 0 0, L_0000021340b4ede0;  1 drivers
v0000021340ae4460_0 .net "cin", 0 0, v0000021340b4eb60_0;  alias, 1 drivers
v0000021340b4b3c0_0 .net "cout", 0 0, L_0000021340aeeea0;  1 drivers
v0000021340b4be60_0 .net "sum", 0 0, L_0000021340aeeb90;  1 drivers
S_0000021340ad9800 .scope module, "f2" "FA_1" 3 12, 4 1 0, S_0000021340ada240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000021340aeef10 .functor XOR 1, L_0000021340b4e840, L_0000021340b4e980, C4<0>, C4<0>;
L_0000021340aee810 .functor XOR 1, L_0000021340aeef10, L_0000021340b4ef20, C4<0>, C4<0>;
L_0000021340aee7a0 .functor AND 1, L_0000021340b4e840, L_0000021340b4e980, C4<1>, C4<1>;
L_0000021340aee030 .functor AND 1, L_0000021340b4e840, L_0000021340b4ef20, C4<1>, C4<1>;
L_0000021340aee260 .functor OR 1, L_0000021340aee7a0, L_0000021340aee030, C4<0>, C4<0>;
L_0000021340aeea40 .functor AND 1, L_0000021340b4e980, L_0000021340b4ef20, C4<1>, C4<1>;
L_0000021340aee2d0 .functor OR 1, L_0000021340aee260, L_0000021340aeea40, C4<0>, C4<0>;
v0000021340b4b000_0 .net *"_ivl_0", 0 0, L_0000021340aeef10;  1 drivers
v0000021340b4b460_0 .net *"_ivl_10", 0 0, L_0000021340aeea40;  1 drivers
v0000021340b4b8c0_0 .net *"_ivl_4", 0 0, L_0000021340aee7a0;  1 drivers
v0000021340b4af60_0 .net *"_ivl_6", 0 0, L_0000021340aee030;  1 drivers
v0000021340b4ba00_0 .net *"_ivl_8", 0 0, L_0000021340aee260;  1 drivers
v0000021340b4a1a0_0 .net "a", 0 0, L_0000021340b4e840;  1 drivers
v0000021340b4a9c0_0 .net "b", 0 0, L_0000021340b4e980;  1 drivers
v0000021340b4b640_0 .net "cin", 0 0, L_0000021340b4ef20;  1 drivers
v0000021340b4ace0_0 .net "cout", 0 0, L_0000021340aee2d0;  1 drivers
v0000021340b4a420_0 .net "sum", 0 0, L_0000021340aee810;  1 drivers
S_0000021340ad9990 .scope module, "f3" "FA_1" 3 13, 4 1 0, S_0000021340ada240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000021340aeeab0 .functor XOR 1, L_0000021340b4e340, L_0000021340b4ec00, C4<0>, C4<0>;
L_0000021340aeeb20 .functor XOR 1, L_0000021340aeeab0, L_0000021340b4d3a0, C4<0>, C4<0>;
L_0000021340aee880 .functor AND 1, L_0000021340b4e340, L_0000021340b4ec00, C4<1>, C4<1>;
L_0000021340aee8f0 .functor AND 1, L_0000021340b4e340, L_0000021340b4d3a0, C4<1>, C4<1>;
L_0000021340aeec70 .functor OR 1, L_0000021340aee880, L_0000021340aee8f0, C4<0>, C4<0>;
L_0000021340aee0a0 .functor AND 1, L_0000021340b4ec00, L_0000021340b4d3a0, C4<1>, C4<1>;
L_0000021340aee110 .functor OR 1, L_0000021340aeec70, L_0000021340aee0a0, C4<0>, C4<0>;
v0000021340b4a740_0 .net *"_ivl_0", 0 0, L_0000021340aeeab0;  1 drivers
v0000021340b4b140_0 .net *"_ivl_10", 0 0, L_0000021340aee0a0;  1 drivers
v0000021340b4a2e0_0 .net *"_ivl_4", 0 0, L_0000021340aee880;  1 drivers
v0000021340b4bdc0_0 .net *"_ivl_6", 0 0, L_0000021340aee8f0;  1 drivers
v0000021340b4a380_0 .net *"_ivl_8", 0 0, L_0000021340aeec70;  1 drivers
v0000021340b4a6a0_0 .net "a", 0 0, L_0000021340b4e340;  1 drivers
v0000021340b4a560_0 .net "b", 0 0, L_0000021340b4ec00;  1 drivers
v0000021340b4a7e0_0 .net "cin", 0 0, L_0000021340b4d3a0;  1 drivers
v0000021340b4aa60_0 .net "cout", 0 0, L_0000021340aee110;  1 drivers
v0000021340b4bbe0_0 .net "sum", 0 0, L_0000021340aeeb20;  1 drivers
S_0000021340ad9b20 .scope module, "f4" "FA_1" 3 14, 4 1 0, S_0000021340ada240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000021340aee960 .functor XOR 1, L_0000021340b4eac0, L_0000021340b4e520, C4<0>, C4<0>;
L_0000021340aee3b0 .functor XOR 1, L_0000021340aee960, L_0000021340b4f1a0, C4<0>, C4<0>;
L_0000021340aeece0 .functor AND 1, L_0000021340b4eac0, L_0000021340b4e520, C4<1>, C4<1>;
L_0000021340aee420 .functor AND 1, L_0000021340b4eac0, L_0000021340b4f1a0, C4<1>, C4<1>;
L_0000021340aeed50 .functor OR 1, L_0000021340aeece0, L_0000021340aee420, C4<0>, C4<0>;
L_0000021340aee5e0 .functor AND 1, L_0000021340b4e520, L_0000021340b4f1a0, C4<1>, C4<1>;
L_0000021340aee500 .functor OR 1, L_0000021340aeed50, L_0000021340aee5e0, C4<0>, C4<0>;
v0000021340b4aec0_0 .net *"_ivl_0", 0 0, L_0000021340aee960;  1 drivers
v0000021340b4bc80_0 .net *"_ivl_10", 0 0, L_0000021340aee5e0;  1 drivers
v0000021340b4ab00_0 .net *"_ivl_4", 0 0, L_0000021340aeece0;  1 drivers
v0000021340b4a880_0 .net *"_ivl_6", 0 0, L_0000021340aee420;  1 drivers
v0000021340b4b820_0 .net *"_ivl_8", 0 0, L_0000021340aeed50;  1 drivers
v0000021340b4b6e0_0 .net "a", 0 0, L_0000021340b4eac0;  1 drivers
v0000021340b4b960_0 .net "b", 0 0, L_0000021340b4e520;  1 drivers
v0000021340b4a240_0 .net "cin", 0 0, L_0000021340b4f1a0;  1 drivers
v0000021340b4aba0_0 .net "cout", 0 0, L_0000021340aee500;  1 drivers
v0000021340b4ac40_0 .net "sum", 0 0, L_0000021340aee3b0;  1 drivers
S_0000021340b4cf90 .scope module, "f5" "FA_1" 3 15, 4 1 0, S_0000021340ada240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000021340aee570 .functor XOR 1, L_0000021340b4d6c0, L_0000021340b4e200, C4<0>, C4<0>;
L_0000021340b50cd0 .functor XOR 1, L_0000021340aee570, L_0000021340b4db20, C4<0>, C4<0>;
L_0000021340b514b0 .functor AND 1, L_0000021340b4d6c0, L_0000021340b4e200, C4<1>, C4<1>;
L_0000021340b50720 .functor AND 1, L_0000021340b4d6c0, L_0000021340b4db20, C4<1>, C4<1>;
L_0000021340b50a30 .functor OR 1, L_0000021340b514b0, L_0000021340b50720, C4<0>, C4<0>;
L_0000021340b50790 .functor AND 1, L_0000021340b4e200, L_0000021340b4db20, C4<1>, C4<1>;
L_0000021340b50d40 .functor OR 1, L_0000021340b50a30, L_0000021340b50790, C4<0>, C4<0>;
v0000021340b4a920_0 .net *"_ivl_0", 0 0, L_0000021340aee570;  1 drivers
v0000021340b4baa0_0 .net *"_ivl_10", 0 0, L_0000021340b50790;  1 drivers
v0000021340b4bd20_0 .net *"_ivl_4", 0 0, L_0000021340b514b0;  1 drivers
v0000021340b4b500_0 .net *"_ivl_6", 0 0, L_0000021340b50720;  1 drivers
v0000021340b4a4c0_0 .net *"_ivl_8", 0 0, L_0000021340b50a30;  1 drivers
v0000021340b49fc0_0 .net "a", 0 0, L_0000021340b4d6c0;  1 drivers
v0000021340b4a060_0 .net "b", 0 0, L_0000021340b4e200;  1 drivers
v0000021340b4a600_0 .net "cin", 0 0, L_0000021340b4db20;  1 drivers
v0000021340b4ad80_0 .net "cout", 0 0, L_0000021340b50d40;  1 drivers
v0000021340b4ae20_0 .net "sum", 0 0, L_0000021340b50cd0;  1 drivers
S_0000021340b4d120 .scope module, "f6" "FA_1" 3 16, 4 1 0, S_0000021340ada240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000021340b50b10 .functor XOR 1, L_0000021340b4e2a0, L_0000021340b4e480, C4<0>, C4<0>;
L_0000021340b508e0 .functor XOR 1, L_0000021340b50b10, L_0000021340b4ea20, C4<0>, C4<0>;
L_0000021340b51440 .functor AND 1, L_0000021340b4e2a0, L_0000021340b4e480, C4<1>, C4<1>;
L_0000021340b50b80 .functor AND 1, L_0000021340b4e2a0, L_0000021340b4ea20, C4<1>, C4<1>;
L_0000021340b506b0 .functor OR 1, L_0000021340b51440, L_0000021340b50b80, C4<0>, C4<0>;
L_0000021340b51520 .functor AND 1, L_0000021340b4e480, L_0000021340b4ea20, C4<1>, C4<1>;
L_0000021340b50950 .functor OR 1, L_0000021340b506b0, L_0000021340b51520, C4<0>, C4<0>;
v0000021340b4bb40_0 .net *"_ivl_0", 0 0, L_0000021340b50b10;  1 drivers
v0000021340b4b0a0_0 .net *"_ivl_10", 0 0, L_0000021340b51520;  1 drivers
v0000021340b4b5a0_0 .net *"_ivl_4", 0 0, L_0000021340b51440;  1 drivers
v0000021340b4b1e0_0 .net *"_ivl_6", 0 0, L_0000021340b50b80;  1 drivers
v0000021340b4b280_0 .net *"_ivl_8", 0 0, L_0000021340b506b0;  1 drivers
v0000021340b4b320_0 .net "a", 0 0, L_0000021340b4e2a0;  1 drivers
v0000021340b4b780_0 .net "b", 0 0, L_0000021340b4e480;  1 drivers
v0000021340b4a100_0 .net "cin", 0 0, L_0000021340b4ea20;  1 drivers
v0000021340b4d760_0 .net "cout", 0 0, L_0000021340b50950;  1 drivers
v0000021340b4eca0_0 .net "sum", 0 0, L_0000021340b508e0;  1 drivers
S_0000021340b4f2c0 .scope module, "f7" "FA_1" 3 17, 4 1 0, S_0000021340ada240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000021340b50c60 .functor XOR 1, L_0000021340b534f0, L_0000021340b531d0, C4<0>, C4<0>;
L_0000021340b51130 .functor XOR 1, L_0000021340b50c60, L_0000021340b52ff0, C4<0>, C4<0>;
L_0000021340b50e90 .functor AND 1, L_0000021340b534f0, L_0000021340b531d0, C4<1>, C4<1>;
L_0000021340b50bf0 .functor AND 1, L_0000021340b534f0, L_0000021340b52ff0, C4<1>, C4<1>;
L_0000021340b50800 .functor OR 1, L_0000021340b50e90, L_0000021340b50bf0, C4<0>, C4<0>;
L_0000021340b509c0 .functor AND 1, L_0000021340b531d0, L_0000021340b52ff0, C4<1>, C4<1>;
L_0000021340b50870 .functor OR 1, L_0000021340b50800, L_0000021340b509c0, C4<0>, C4<0>;
v0000021340b4dd00_0 .net *"_ivl_0", 0 0, L_0000021340b50c60;  1 drivers
v0000021340b4d440_0 .net *"_ivl_10", 0 0, L_0000021340b509c0;  1 drivers
v0000021340b4e3e0_0 .net *"_ivl_4", 0 0, L_0000021340b50e90;  1 drivers
v0000021340b4d4e0_0 .net *"_ivl_6", 0 0, L_0000021340b50bf0;  1 drivers
v0000021340b4d8a0_0 .net *"_ivl_8", 0 0, L_0000021340b50800;  1 drivers
v0000021340b4dda0_0 .net "a", 0 0, L_0000021340b534f0;  1 drivers
v0000021340b4d940_0 .net "b", 0 0, L_0000021340b531d0;  1 drivers
v0000021340b4d580_0 .net "cin", 0 0, L_0000021340b52ff0;  1 drivers
v0000021340b4de40_0 .net "cout", 0 0, L_0000021340b50870;  1 drivers
v0000021340b4e5c0_0 .net "sum", 0 0, L_0000021340b51130;  1 drivers
S_0000021340b4f450 .scope module, "f8" "FA_1" 3 18, 4 1 0, S_0000021340ada240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0000021340b50640 .functor XOR 1, L_0000021340b52410, L_0000021340b53270, C4<0>, C4<0>;
L_0000021340b50db0 .functor XOR 1, L_0000021340b50640, L_0000021340b52a50, C4<0>, C4<0>;
L_0000021340b50e20 .functor AND 1, L_0000021340b52410, L_0000021340b53270, C4<1>, C4<1>;
L_0000021340b50f00 .functor AND 1, L_0000021340b52410, L_0000021340b52a50, C4<1>, C4<1>;
L_0000021340b50f70 .functor OR 1, L_0000021340b50e20, L_0000021340b50f00, C4<0>, C4<0>;
L_0000021340b513d0 .functor AND 1, L_0000021340b53270, L_0000021340b52a50, C4<1>, C4<1>;
L_0000021340b50aa0 .functor OR 1, L_0000021340b50f70, L_0000021340b513d0, C4<0>, C4<0>;
v0000021340b4f060_0 .net *"_ivl_0", 0 0, L_0000021340b50640;  1 drivers
v0000021340b4e700_0 .net *"_ivl_10", 0 0, L_0000021340b513d0;  1 drivers
v0000021340b4ee80_0 .net *"_ivl_4", 0 0, L_0000021340b50e20;  1 drivers
v0000021340b4dee0_0 .net *"_ivl_6", 0 0, L_0000021340b50f00;  1 drivers
v0000021340b4efc0_0 .net *"_ivl_8", 0 0, L_0000021340b50f70;  1 drivers
v0000021340b4d9e0_0 .net "a", 0 0, L_0000021340b52410;  1 drivers
v0000021340b4df80_0 .net "b", 0 0, L_0000021340b53270;  1 drivers
v0000021340b4e020_0 .net "cin", 0 0, L_0000021340b52a50;  1 drivers
v0000021340b4dbc0_0 .net "cout", 0 0, L_0000021340b50aa0;  alias, 1 drivers
v0000021340b4ed40_0 .net "sum", 0 0, L_0000021340b50db0;  1 drivers
    .scope S_0000021340ada0b0;
T_0 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000021340b4e8e0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000021340b4e160_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021340b4eb60_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000021340b4e8e0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000021340b4e160_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021340b4eb60_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000021340b4e8e0_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0000021340b4e160_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021340b4eb60_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 129, 0, 8;
    %store/vec4 v0000021340b4e8e0_0, 0, 8;
    %pushi/vec4 129, 0, 8;
    %store/vec4 v0000021340b4e160_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021340b4eb60_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 25, 0, 8;
    %store/vec4 v0000021340b4e8e0_0, 0, 8;
    %pushi/vec4 49, 0, 8;
    %store/vec4 v0000021340b4e160_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021340b4eb60_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0000021340b4e8e0_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0000021340b4e160_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021340b4eb60_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000021340b4e8e0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000021340b4e160_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021340b4eb60_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000021340b4e8e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000021340b4e160_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021340b4eb60_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000021340b4e8e0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000021340b4e160_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021340b4eb60_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 20 "$stop" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    ".\fulladder_tb.v";
    ".\fulladder.v";
    ".\FA_1.v";
