#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x20b4cc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x20b4e50 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x20befa0 .functor NOT 1, L_0x20e9360, C4<0>, C4<0>, C4<0>;
L_0x20e90c0 .functor XOR 1, L_0x20e8f60, L_0x20e9020, C4<0>, C4<0>;
L_0x20e9250 .functor XOR 1, L_0x20e90c0, L_0x20e9180, C4<0>, C4<0>;
v0x20e5830_0 .net *"_ivl_10", 0 0, L_0x20e9180;  1 drivers
v0x20e5930_0 .net *"_ivl_12", 0 0, L_0x20e9250;  1 drivers
v0x20e5a10_0 .net *"_ivl_2", 0 0, L_0x20e8500;  1 drivers
v0x20e5ad0_0 .net *"_ivl_4", 0 0, L_0x20e8f60;  1 drivers
v0x20e5bb0_0 .net *"_ivl_6", 0 0, L_0x20e9020;  1 drivers
v0x20e5ce0_0 .net *"_ivl_8", 0 0, L_0x20e90c0;  1 drivers
v0x20e5dc0_0 .var "clk", 0 0;
v0x20e5e60_0 .net "f_dut", 0 0, L_0x20e8d20;  1 drivers
v0x20e5f00_0 .net "f_ref", 0 0, L_0x20e6fe0;  1 drivers
v0x20e5fa0_0 .var/2u "stats1", 159 0;
v0x20e6040_0 .var/2u "strobe", 0 0;
v0x20e60e0_0 .net "tb_match", 0 0, L_0x20e9360;  1 drivers
v0x20e61a0_0 .net "tb_mismatch", 0 0, L_0x20befa0;  1 drivers
v0x20e6260_0 .net "wavedrom_enable", 0 0, v0x20e3450_0;  1 drivers
v0x20e6300_0 .net "wavedrom_title", 511 0, v0x20e3510_0;  1 drivers
v0x20e63d0_0 .net "x1", 0 0, v0x20e35d0_0;  1 drivers
v0x20e6470_0 .net "x2", 0 0, v0x20e3670_0;  1 drivers
v0x20e6620_0 .net "x3", 0 0, v0x20e3760_0;  1 drivers
L_0x20e8500 .concat [ 1 0 0 0], L_0x20e6fe0;
L_0x20e8f60 .concat [ 1 0 0 0], L_0x20e6fe0;
L_0x20e9020 .concat [ 1 0 0 0], L_0x20e8d20;
L_0x20e9180 .concat [ 1 0 0 0], L_0x20e6fe0;
L_0x20e9360 .cmp/eeq 1, L_0x20e8500, L_0x20e9250;
S_0x20b4fe0 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x20b4e50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x20a0e70 .functor NOT 1, v0x20e3760_0, C4<0>, C4<0>, C4<0>;
L_0x20b5700 .functor AND 1, L_0x20a0e70, v0x20e3670_0, C4<1>, C4<1>;
L_0x20bf010 .functor NOT 1, v0x20e35d0_0, C4<0>, C4<0>, C4<0>;
L_0x20e68c0 .functor AND 1, L_0x20b5700, L_0x20bf010, C4<1>, C4<1>;
L_0x20e6990 .functor NOT 1, v0x20e3760_0, C4<0>, C4<0>, C4<0>;
L_0x20e6a00 .functor AND 1, L_0x20e6990, v0x20e3670_0, C4<1>, C4<1>;
L_0x20e6ab0 .functor AND 1, L_0x20e6a00, v0x20e35d0_0, C4<1>, C4<1>;
L_0x20e6b70 .functor OR 1, L_0x20e68c0, L_0x20e6ab0, C4<0>, C4<0>;
L_0x20e6cd0 .functor NOT 1, v0x20e3670_0, C4<0>, C4<0>, C4<0>;
L_0x20e6d40 .functor AND 1, v0x20e3760_0, L_0x20e6cd0, C4<1>, C4<1>;
L_0x20e6e60 .functor AND 1, L_0x20e6d40, v0x20e35d0_0, C4<1>, C4<1>;
L_0x20e6ed0 .functor OR 1, L_0x20e6b70, L_0x20e6e60, C4<0>, C4<0>;
L_0x20e7050 .functor AND 1, v0x20e3760_0, v0x20e3670_0, C4<1>, C4<1>;
L_0x20e70c0 .functor AND 1, L_0x20e7050, v0x20e35d0_0, C4<1>, C4<1>;
L_0x20e6fe0 .functor OR 1, L_0x20e6ed0, L_0x20e70c0, C4<0>, C4<0>;
v0x20bf210_0 .net *"_ivl_0", 0 0, L_0x20a0e70;  1 drivers
v0x20bf2b0_0 .net *"_ivl_10", 0 0, L_0x20e6a00;  1 drivers
v0x20a0ee0_0 .net *"_ivl_12", 0 0, L_0x20e6ab0;  1 drivers
v0x20e1db0_0 .net *"_ivl_14", 0 0, L_0x20e6b70;  1 drivers
v0x20e1e90_0 .net *"_ivl_16", 0 0, L_0x20e6cd0;  1 drivers
v0x20e1fc0_0 .net *"_ivl_18", 0 0, L_0x20e6d40;  1 drivers
v0x20e20a0_0 .net *"_ivl_2", 0 0, L_0x20b5700;  1 drivers
v0x20e2180_0 .net *"_ivl_20", 0 0, L_0x20e6e60;  1 drivers
v0x20e2260_0 .net *"_ivl_22", 0 0, L_0x20e6ed0;  1 drivers
v0x20e23d0_0 .net *"_ivl_24", 0 0, L_0x20e7050;  1 drivers
v0x20e24b0_0 .net *"_ivl_26", 0 0, L_0x20e70c0;  1 drivers
v0x20e2590_0 .net *"_ivl_4", 0 0, L_0x20bf010;  1 drivers
v0x20e2670_0 .net *"_ivl_6", 0 0, L_0x20e68c0;  1 drivers
v0x20e2750_0 .net *"_ivl_8", 0 0, L_0x20e6990;  1 drivers
v0x20e2830_0 .net "f", 0 0, L_0x20e6fe0;  alias, 1 drivers
v0x20e28f0_0 .net "x1", 0 0, v0x20e35d0_0;  alias, 1 drivers
v0x20e29b0_0 .net "x2", 0 0, v0x20e3670_0;  alias, 1 drivers
v0x20e2a70_0 .net "x3", 0 0, v0x20e3760_0;  alias, 1 drivers
S_0x20e2bb0 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x20b4e50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x20e3390_0 .net "clk", 0 0, v0x20e5dc0_0;  1 drivers
v0x20e3450_0 .var "wavedrom_enable", 0 0;
v0x20e3510_0 .var "wavedrom_title", 511 0;
v0x20e35d0_0 .var "x1", 0 0;
v0x20e3670_0 .var "x2", 0 0;
v0x20e3760_0 .var "x3", 0 0;
E_0x20afba0/0 .event negedge, v0x20e3390_0;
E_0x20afba0/1 .event posedge, v0x20e3390_0;
E_0x20afba0 .event/or E_0x20afba0/0, E_0x20afba0/1;
E_0x20af930 .event negedge, v0x20e3390_0;
E_0x209a9f0 .event posedge, v0x20e3390_0;
S_0x20e2e90 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x20e2bb0;
 .timescale -12 -12;
v0x20e3090_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x20e3190 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x20e2bb0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x20e3860 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x20b4e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x20e72f0 .functor NOT 1, v0x20e3760_0, C4<0>, C4<0>, C4<0>;
L_0x20e7470 .functor NOT 1, v0x20e3670_0, C4<0>, C4<0>, C4<0>;
L_0x20e7610 .functor AND 1, L_0x20e72f0, L_0x20e7470, C4<1>, C4<1>;
L_0x20e7720 .functor NOT 1, v0x20e35d0_0, C4<0>, C4<0>, C4<0>;
L_0x20e78d0 .functor AND 1, L_0x20e7610, L_0x20e7720, C4<1>, C4<1>;
L_0x20e79e0 .functor NOT 1, v0x20e3760_0, C4<0>, C4<0>, C4<0>;
L_0x20e7a90 .functor NOT 1, v0x20e3670_0, C4<0>, C4<0>, C4<0>;
L_0x20e7b00 .functor AND 1, L_0x20e79e0, L_0x20e7a90, C4<1>, C4<1>;
L_0x20e7c60 .functor AND 1, L_0x20e7b00, v0x20e35d0_0, C4<1>, C4<1>;
L_0x20e7d20 .functor OR 1, L_0x20e78d0, L_0x20e7c60, C4<0>, C4<0>;
L_0x20e7e90 .functor NOT 1, v0x20e3760_0, C4<0>, C4<0>, C4<0>;
L_0x20e7f00 .functor AND 1, L_0x20e7e90, v0x20e3670_0, C4<1>, C4<1>;
L_0x20e7fe0 .functor NOT 1, v0x20e35d0_0, C4<0>, C4<0>, C4<0>;
L_0x20e8050 .functor AND 1, L_0x20e7f00, L_0x20e7fe0, C4<1>, C4<1>;
L_0x20e7f70 .functor OR 1, L_0x20e7d20, L_0x20e8050, C4<0>, C4<0>;
L_0x20e8280 .functor NOT 1, v0x20e3670_0, C4<0>, C4<0>, C4<0>;
L_0x20e8380 .functor AND 1, v0x20e3760_0, L_0x20e8280, C4<1>, C4<1>;
L_0x20e8440 .functor AND 1, L_0x20e8380, v0x20e35d0_0, C4<1>, C4<1>;
L_0x20e85a0 .functor OR 1, L_0x20e7f70, L_0x20e8440, C4<0>, C4<0>;
L_0x20e86b0 .functor AND 1, v0x20e3760_0, v0x20e3670_0, C4<1>, C4<1>;
L_0x20e87d0 .functor NOT 1, v0x20e35d0_0, C4<0>, C4<0>, C4<0>;
L_0x20e8840 .functor AND 1, L_0x20e86b0, L_0x20e87d0, C4<1>, C4<1>;
L_0x20e8a10 .functor OR 1, L_0x20e85a0, L_0x20e8840, C4<0>, C4<0>;
L_0x20e8b20 .functor AND 1, v0x20e3760_0, v0x20e3670_0, C4<1>, C4<1>;
L_0x20e8c60 .functor AND 1, L_0x20e8b20, v0x20e35d0_0, C4<1>, C4<1>;
L_0x20e8d20 .functor OR 1, L_0x20e8a10, L_0x20e8c60, C4<0>, C4<0>;
v0x20e3a70_0 .net *"_ivl_0", 0 0, L_0x20e72f0;  1 drivers
v0x20e3b50_0 .net *"_ivl_10", 0 0, L_0x20e79e0;  1 drivers
v0x20e3c30_0 .net *"_ivl_12", 0 0, L_0x20e7a90;  1 drivers
v0x20e3d20_0 .net *"_ivl_14", 0 0, L_0x20e7b00;  1 drivers
v0x20e3e00_0 .net *"_ivl_16", 0 0, L_0x20e7c60;  1 drivers
v0x20e3f30_0 .net *"_ivl_18", 0 0, L_0x20e7d20;  1 drivers
v0x20e4010_0 .net *"_ivl_2", 0 0, L_0x20e7470;  1 drivers
v0x20e40f0_0 .net *"_ivl_20", 0 0, L_0x20e7e90;  1 drivers
v0x20e41d0_0 .net *"_ivl_22", 0 0, L_0x20e7f00;  1 drivers
v0x20e4340_0 .net *"_ivl_24", 0 0, L_0x20e7fe0;  1 drivers
v0x20e4420_0 .net *"_ivl_26", 0 0, L_0x20e8050;  1 drivers
v0x20e4500_0 .net *"_ivl_28", 0 0, L_0x20e7f70;  1 drivers
v0x20e45e0_0 .net *"_ivl_30", 0 0, L_0x20e8280;  1 drivers
v0x20e46c0_0 .net *"_ivl_32", 0 0, L_0x20e8380;  1 drivers
v0x20e47a0_0 .net *"_ivl_34", 0 0, L_0x20e8440;  1 drivers
v0x20e4880_0 .net *"_ivl_36", 0 0, L_0x20e85a0;  1 drivers
v0x20e4960_0 .net *"_ivl_38", 0 0, L_0x20e86b0;  1 drivers
v0x20e4b50_0 .net *"_ivl_4", 0 0, L_0x20e7610;  1 drivers
v0x20e4c30_0 .net *"_ivl_40", 0 0, L_0x20e87d0;  1 drivers
v0x20e4d10_0 .net *"_ivl_42", 0 0, L_0x20e8840;  1 drivers
v0x20e4df0_0 .net *"_ivl_44", 0 0, L_0x20e8a10;  1 drivers
v0x20e4ed0_0 .net *"_ivl_46", 0 0, L_0x20e8b20;  1 drivers
v0x20e4fb0_0 .net *"_ivl_48", 0 0, L_0x20e8c60;  1 drivers
v0x20e5090_0 .net *"_ivl_6", 0 0, L_0x20e7720;  1 drivers
v0x20e5170_0 .net *"_ivl_8", 0 0, L_0x20e78d0;  1 drivers
v0x20e5250_0 .net "f", 0 0, L_0x20e8d20;  alias, 1 drivers
v0x20e5310_0 .net "x1", 0 0, v0x20e35d0_0;  alias, 1 drivers
v0x20e53b0_0 .net "x2", 0 0, v0x20e3670_0;  alias, 1 drivers
v0x20e54a0_0 .net "x3", 0 0, v0x20e3760_0;  alias, 1 drivers
S_0x20e5610 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x20b4e50;
 .timescale -12 -12;
E_0x20afdf0 .event anyedge, v0x20e6040_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x20e6040_0;
    %nor/r;
    %assign/vec4 v0x20e6040_0, 0;
    %wait E_0x20afdf0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x20e2bb0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x20e35d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20e3670_0, 0;
    %assign/vec4 v0x20e3760_0, 0;
    %wait E_0x20af930;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x209a9f0;
    %load/vec4 v0x20e3760_0;
    %load/vec4 v0x20e3670_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x20e35d0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x20e35d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20e3670_0, 0;
    %assign/vec4 v0x20e3760_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x20af930;
    %fork TD_tb.stim1.wavedrom_stop, S_0x20e3190;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20afba0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x20e35d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20e3670_0, 0;
    %assign/vec4 v0x20e3760_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x20b4e50;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20e5dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20e6040_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x20b4e50;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x20e5dc0_0;
    %inv;
    %store/vec4 v0x20e5dc0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x20b4e50;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x20e3390_0, v0x20e61a0_0, v0x20e6620_0, v0x20e6470_0, v0x20e63d0_0, v0x20e5f00_0, v0x20e5e60_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x20b4e50;
T_7 ;
    %load/vec4 v0x20e5fa0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x20e5fa0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x20e5fa0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x20e5fa0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20e5fa0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x20e5fa0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20e5fa0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x20b4e50;
T_8 ;
    %wait E_0x20afba0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20e5fa0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20e5fa0_0, 4, 32;
    %load/vec4 v0x20e60e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x20e5fa0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20e5fa0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20e5fa0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20e5fa0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x20e5f00_0;
    %load/vec4 v0x20e5f00_0;
    %load/vec4 v0x20e5e60_0;
    %xor;
    %load/vec4 v0x20e5f00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x20e5fa0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20e5fa0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x20e5fa0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20e5fa0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/truthtable1/iter2/response3/top_module.sv";
