

================================================================
== Vivado HLS Report for 'dense_2'
================================================================
* Date:           Sat Aug 10 21:15:32 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       d3_S4
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     9.634|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3091|  3091|  3091|  3091|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+------+------+----------+-----------+-----------+------+----------+
        |              |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+------+------+----------+-----------+-----------+------+----------+
        |- DENSE_LOOP  |  3090|  3090|       103|          -|          -|    30|    no    |
        | + FLAT_LOOP  |   100|   100|         2|          -|          -|    50|    no    |
        +--------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 
4 --> 3 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_lp/dense_2.cpp:9]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %DENSE_LOOP_end ]"   --->   Operation 7 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%phi_mul = phi i11 [ 0, %0 ], [ %add_ln9, %DENSE_LOOP_end ]" [cnn_ap_lp/dense_2.cpp:9]   --->   Operation 8 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%phi_urem = phi i5 [ 0, %0 ], [ %select_ln22, %DENSE_LOOP_end ]" [cnn_ap_lp/dense_2.cpp:22]   --->   Operation 9 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.63ns)   --->   "%add_ln9 = add i11 %phi_mul, 52" [cnn_ap_lp/dense_2.cpp:9]   --->   Operation 10 'add' 'add_ln9' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (1.36ns)   --->   "%icmp_ln9 = icmp eq i5 %i_0, -2" [cnn_ap_lp/dense_2.cpp:9]   --->   Operation 11 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [cnn_ap_lp/dense_2.cpp:9]   --->   Operation 13 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %3, label %DENSE_LOOP_begin" [cnn_ap_lp/dense_2.cpp:9]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2160) nounwind" [cnn_ap_lp/dense_2.cpp:9]   --->   Operation 15 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str2160)" [cnn_ap_lp/dense_2.cpp:9]   --->   Operation 16 'specregionbegin' 'tmp' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i5 %i_0 to i64" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 17 'zext' 'zext_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i5 %i_0 to i12" [cnn_ap_lp/dense_2.cpp:13]   --->   Operation 18 'zext' 'zext_ln13' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.76ns)   --->   "br label %2" [cnn_ap_lp/dense_2.cpp:13]   --->   Operation 19 'br' <Predicate = (!icmp_ln9)> <Delay = 1.76>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_lp/dense_2.cpp:23]   --->   Operation 20 'ret' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.04>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i14 [ 0, %DENSE_LOOP_begin ], [ %sum_V, %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ]"   --->   Operation 21 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%j_0 = phi i6 [ 0, %DENSE_LOOP_begin ], [ %j, %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ]"   --->   Operation 22 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.42ns)   --->   "%icmp_ln13 = icmp eq i6 %j_0, -14" [cnn_ap_lp/dense_2.cpp:13]   --->   Operation 23 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50)"   --->   Operation 24 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.82ns)   --->   "%j = add i6 %j_0, 1" [cnn_ap_lp/dense_2.cpp:13]   --->   Operation 25 'add' 'j' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i, label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [cnn_ap_lp/dense_2.cpp:13]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i6 %j_0 to i64" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 27 'zext' 'zext_ln14_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_s = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %j_0, i5 0)" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 28 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i11 %tmp_s to i12" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 29 'zext' 'zext_ln1117' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_30 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %j_0, i1 false)" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 30 'bitconcatenate' 'tmp_30' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln1117_3 = zext i7 %tmp_30 to i12" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 31 'zext' 'zext_ln1117_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1117 = sub i12 %zext_ln1117, %zext_ln1117_3" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 32 'sub' 'sub_ln1117' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 33 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln1117 = add i12 %sub_ln1117, %zext_ln13" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 33 'add' 'add_ln1117' <Predicate = (!icmp_ln13)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln1117 = sext i12 %add_ln1117 to i64" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 34 'sext' 'sext_ln1117' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%dense_2_weights_V_ad = getelementptr [1500 x i9]* @dense_2_weights_V, i64 0, i64 %sext_ln1117" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 35 'getelementptr' 'dense_2_weights_V_ad' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%dense_1_out_V_addr = getelementptr [50 x i13]* %dense_1_out_V, i64 0, i64 %zext_ln14_1" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 36 'getelementptr' 'dense_1_out_V_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (2.32ns)   --->   "%dense_1_out_V_load = load i13* %dense_1_out_V_addr, align 2" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 37 'load' 'dense_1_out_V_load' <Predicate = (!icmp_ln13)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 6> <RAM>
ST_3 : Operation 38 [2/2] (3.25ns)   --->   "%dense_2_weights_V_lo = load i9* %dense_2_weights_V_ad, align 2" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 38 'load' 'dense_2_weights_V_lo' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 30> <ROM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%dense_2_bias_V_addr = getelementptr [30 x i9]* @dense_2_bias_V, i64 0, i64 %zext_ln14" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 39 'getelementptr' 'dense_2_bias_V_addr' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 40 [2/2] (3.25ns)   --->   "%p_Val2_15 = load i9* %dense_2_bias_V_addr, align 2" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 40 'load' 'p_Val2_15' <Predicate = (icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 30> <ROM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_6 = call i3 @_ssdm_op_PartSelect.i3.i11.i32.i32(i11 %phi_mul, i32 8, i32 10)" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 41 'partselect' 'tmp_6' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 9.63>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str3161) nounwind" [cnn_ap_lp/dense_2.cpp:13]   --->   Operation 42 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/2] (2.32ns)   --->   "%dense_1_out_V_load = load i13* %dense_1_out_V_addr, align 2" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 43 'load' 'dense_1_out_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 6> <RAM>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln1192 = zext i13 %dense_1_out_V_load to i22" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 44 'zext' 'zext_ln1192' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/2] (3.25ns)   --->   "%dense_2_weights_V_lo = load i9* %dense_2_weights_V_ad, align 2" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 45 'load' 'dense_2_weights_V_lo' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 30> <ROM>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i9 %dense_2_weights_V_lo to i22" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 46 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (3.36ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i22 %sext_ln1192, %zext_ln1192" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 47 'mul' 'mul_ln1192' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%lhs_V = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_s, i8 0)" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 48 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V = add i22 %mul_ln1192, %lhs_V" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 49 'add' 'ret_V' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%sum_V = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V, i32 8, i32 21)" [cnn_ap_lp/dense_2.cpp:14]   --->   Operation 50 'partselect' 'sum_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "br label %2" [cnn_ap_lp/dense_2.cpp:13]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 8.08>
ST_5 : Operation 52 [1/2] (3.25ns)   --->   "%p_Val2_15 = load i9* %dense_2_bias_V_addr, align 2" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 52 'load' 'p_Val2_15' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 30> <ROM>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i9 %p_Val2_15 to i14" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 53 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i14 %p_Val2_s to i13" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 54 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i9 %p_Val2_15 to i13" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 55 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (1.81ns)   --->   "%add_ln703 = add i14 %p_Val2_s, %sext_ln1265" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 56 'add' 'add_ln703' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (1.67ns)   --->   "%add_ln203 = add i13 %sext_ln703, %trunc_ln703" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 57 'add' 'add_ln203' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i5 %phi_urem to i4" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 58 'trunc' 'trunc_ln203' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i3 %tmp_6 to i64" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 59 'zext' 'zext_ln203' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%dense_2_out_0_V_add = getelementptr [6 x i13]* %dense_2_out_0_V, i64 0, i64 %zext_ln203" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 60 'getelementptr' 'dense_2_out_0_V_add' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%dense_2_out_1_V_add = getelementptr [6 x i13]* %dense_2_out_1_V, i64 0, i64 %zext_ln203" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 61 'getelementptr' 'dense_2_out_1_V_add' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%dense_2_out_2_V_add = getelementptr [6 x i13]* %dense_2_out_2_V, i64 0, i64 %zext_ln203" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 62 'getelementptr' 'dense_2_out_2_V_add' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%dense_2_out_3_V_add = getelementptr [6 x i13]* %dense_2_out_3_V, i64 0, i64 %zext_ln203" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 63 'getelementptr' 'dense_2_out_3_V_add' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%dense_2_out_4_V_add = getelementptr [6 x i13]* %dense_2_out_4_V, i64 0, i64 %zext_ln203" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 64 'getelementptr' 'dense_2_out_4_V_add' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703, i32 13)" [cnn_ap_lp/dense_2.cpp:19]   --->   Operation 65 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.69ns)   --->   "%select_ln19 = select i1 %tmp_7, i13 0, i13 %add_ln203" [cnn_ap_lp/dense_2.cpp:19]   --->   Operation 66 'select' 'select_ln19' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (1.30ns)   --->   "switch i4 %trunc_ln203, label %branch4 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
  ]" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 67 'switch' <Predicate = true> <Delay = 1.30>
ST_5 : Operation 68 [1/1] (2.32ns)   --->   "store i13 %select_ln19, i13* %dense_2_out_3_V_add, align 2" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 68 'store' <Predicate = (trunc_ln203 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 6> <RAM>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "br label %DENSE_LOOP_end" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 69 'br' <Predicate = (trunc_ln203 == 3)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (2.32ns)   --->   "store i13 %select_ln19, i13* %dense_2_out_2_V_add, align 2" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 70 'store' <Predicate = (trunc_ln203 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 6> <RAM>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "br label %DENSE_LOOP_end" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 71 'br' <Predicate = (trunc_ln203 == 2)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (2.32ns)   --->   "store i13 %select_ln19, i13* %dense_2_out_1_V_add, align 2" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 72 'store' <Predicate = (trunc_ln203 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 6> <RAM>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "br label %DENSE_LOOP_end" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 73 'br' <Predicate = (trunc_ln203 == 1)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (2.32ns)   --->   "store i13 %select_ln19, i13* %dense_2_out_0_V_add, align 2" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 74 'store' <Predicate = (trunc_ln203 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 6> <RAM>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "br label %DENSE_LOOP_end" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 75 'br' <Predicate = (trunc_ln203 == 0)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (2.32ns)   --->   "store i13 %select_ln19, i13* %dense_2_out_4_V_add, align 2" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 76 'store' <Predicate = (trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203 != 2 & trunc_ln203 != 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 6> <RAM>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "br label %DENSE_LOOP_end" [cnn_ap_lp/dense_2.cpp:17]   --->   Operation 77 'br' <Predicate = (trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203 != 2 & trunc_ln203 != 3)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (1.78ns)   --->   "%add_ln22 = add i5 %phi_urem, 1" [cnn_ap_lp/dense_2.cpp:22]   --->   Operation 78 'add' 'add_ln22' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (1.36ns)   --->   "%icmp_ln22 = icmp ult i5 %add_ln22, 5" [cnn_ap_lp/dense_2.cpp:22]   --->   Operation 79 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (1.21ns)   --->   "%select_ln22 = select i1 %icmp_ln22, i5 %add_ln22, i5 0" [cnn_ap_lp/dense_2.cpp:22]   --->   Operation 80 'select' 'select_ln22' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str2160, i32 %tmp)" [cnn_ap_lp/dense_2.cpp:22]   --->   Operation 81 'specregionend' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "br label %1" [cnn_ap_lp/dense_2.cpp:9]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dense_1_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_2_out_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dense_2_out_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dense_2_out_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dense_2_out_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dense_2_out_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dense_2_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_2_bias_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln9               (br               ) [ 011111]
i_0                  (phi              ) [ 001000]
phi_mul              (phi              ) [ 001110]
phi_urem             (phi              ) [ 001111]
add_ln9              (add              ) [ 011111]
icmp_ln9             (icmp             ) [ 001111]
empty                (speclooptripcount) [ 000000]
i                    (add              ) [ 011111]
br_ln9               (br               ) [ 000000]
specloopname_ln9     (specloopname     ) [ 000000]
tmp                  (specregionbegin  ) [ 000111]
zext_ln14            (zext             ) [ 000110]
zext_ln13            (zext             ) [ 000110]
br_ln13              (br               ) [ 001111]
ret_ln23             (ret              ) [ 000000]
p_Val2_s             (phi              ) [ 000111]
j_0                  (phi              ) [ 000100]
icmp_ln13            (icmp             ) [ 001111]
empty_61             (speclooptripcount) [ 000000]
j                    (add              ) [ 001111]
br_ln13              (br               ) [ 000000]
zext_ln14_1          (zext             ) [ 000000]
tmp_s                (bitconcatenate   ) [ 000000]
zext_ln1117          (zext             ) [ 000000]
tmp_30               (bitconcatenate   ) [ 000000]
zext_ln1117_3        (zext             ) [ 000000]
sub_ln1117           (sub              ) [ 000000]
add_ln1117           (add              ) [ 000000]
sext_ln1117          (sext             ) [ 000000]
dense_2_weights_V_ad (getelementptr    ) [ 000010]
dense_1_out_V_addr   (getelementptr    ) [ 000010]
dense_2_bias_V_addr  (getelementptr    ) [ 000001]
tmp_6                (partselect       ) [ 000001]
specloopname_ln13    (specloopname     ) [ 000000]
dense_1_out_V_load   (load             ) [ 000000]
zext_ln1192          (zext             ) [ 000000]
dense_2_weights_V_lo (load             ) [ 000000]
sext_ln1192          (sext             ) [ 000000]
mul_ln1192           (mul              ) [ 000000]
lhs_V                (bitconcatenate   ) [ 000000]
ret_V                (add              ) [ 000000]
sum_V                (partselect       ) [ 001111]
br_ln13              (br               ) [ 001111]
p_Val2_15            (load             ) [ 000000]
sext_ln1265          (sext             ) [ 000000]
trunc_ln703          (trunc            ) [ 000000]
sext_ln703           (sext             ) [ 000000]
add_ln703            (add              ) [ 000000]
add_ln203            (add              ) [ 000000]
trunc_ln203          (trunc            ) [ 001111]
zext_ln203           (zext             ) [ 000000]
dense_2_out_0_V_add  (getelementptr    ) [ 000000]
dense_2_out_1_V_add  (getelementptr    ) [ 000000]
dense_2_out_2_V_add  (getelementptr    ) [ 000000]
dense_2_out_3_V_add  (getelementptr    ) [ 000000]
dense_2_out_4_V_add  (getelementptr    ) [ 000000]
tmp_7                (bitselect        ) [ 000000]
select_ln19          (select           ) [ 000000]
switch_ln17          (switch           ) [ 000000]
store_ln17           (store            ) [ 000000]
br_ln17              (br               ) [ 000000]
store_ln17           (store            ) [ 000000]
br_ln17              (br               ) [ 000000]
store_ln17           (store            ) [ 000000]
br_ln17              (br               ) [ 000000]
store_ln17           (store            ) [ 000000]
br_ln17              (br               ) [ 000000]
store_ln17           (store            ) [ 000000]
br_ln17              (br               ) [ 000000]
add_ln22             (add              ) [ 000000]
icmp_ln22            (icmp             ) [ 000000]
select_ln22          (select           ) [ 011111]
empty_62             (specregionend    ) [ 000000]
br_ln9               (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dense_1_out_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_1_out_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dense_2_out_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_out_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dense_2_out_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_out_1_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dense_2_out_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_out_2_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dense_2_out_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_out_3_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dense_2_out_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_out_4_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dense_2_weights_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dense_2_bias_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_2_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2160"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3161"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i14.i8"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="dense_2_weights_V_ad_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="9" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="12" slack="0"/>
<pin id="92" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_weights_V_ad/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="dense_1_out_V_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="13" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="6" slack="0"/>
<pin id="99" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_1_out_V_addr/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="6" slack="0"/>
<pin id="104" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_1_out_V_load/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="11" slack="0"/>
<pin id="110" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_2_weights_V_lo/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="dense_2_bias_V_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="9" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="5" slack="1"/>
<pin id="118" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_bias_V_addr/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="5" slack="0"/>
<pin id="123" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_15/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="dense_2_out_0_V_add_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="13" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="3" slack="0"/>
<pin id="131" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_out_0_V_add/5 "/>
</bind>
</comp>

<comp id="134" class="1004" name="dense_2_out_1_V_add_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="13" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="3" slack="0"/>
<pin id="138" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_out_1_V_add/5 "/>
</bind>
</comp>

<comp id="141" class="1004" name="dense_2_out_2_V_add_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="13" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="3" slack="0"/>
<pin id="145" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_out_2_V_add/5 "/>
</bind>
</comp>

<comp id="148" class="1004" name="dense_2_out_3_V_add_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="13" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="3" slack="0"/>
<pin id="152" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_out_3_V_add/5 "/>
</bind>
</comp>

<comp id="155" class="1004" name="dense_2_out_4_V_add_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="13" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="3" slack="0"/>
<pin id="159" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_2_out_4_V_add/5 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln17_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="3" slack="0"/>
<pin id="164" dir="0" index="1" bw="13" slack="0"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/5 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln17_access_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="3" slack="0"/>
<pin id="170" dir="0" index="1" bw="13" slack="0"/>
<pin id="171" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="3" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/5 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln17_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="3" slack="0"/>
<pin id="176" dir="0" index="1" bw="13" slack="0"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln17_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="3" slack="0"/>
<pin id="182" dir="0" index="1" bw="13" slack="0"/>
<pin id="183" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/5 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln17_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="3" slack="0"/>
<pin id="188" dir="0" index="1" bw="13" slack="0"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="13" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/5 "/>
</bind>
</comp>

<comp id="192" class="1005" name="i_0_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="5" slack="1"/>
<pin id="194" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="i_0_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="5" slack="0"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="203" class="1005" name="phi_mul_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="11" slack="1"/>
<pin id="205" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="phi_mul_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="11" slack="0"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="215" class="1005" name="phi_urem_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="5" slack="1"/>
<pin id="217" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="phi_urem (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="phi_urem_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="5" slack="1"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_urem/2 "/>
</bind>
</comp>

<comp id="227" class="1005" name="p_Val2_s_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="14" slack="1"/>
<pin id="229" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="p_Val2_s_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="14" slack="1"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/3 "/>
</bind>
</comp>

<comp id="239" class="1005" name="j_0_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="6" slack="1"/>
<pin id="241" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="j_0_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="1"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="6" slack="0"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="add_ln9_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="11" slack="0"/>
<pin id="252" dir="0" index="1" bw="7" slack="0"/>
<pin id="253" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="icmp_ln9_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="5" slack="0"/>
<pin id="258" dir="0" index="1" bw="2" slack="0"/>
<pin id="259" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="i_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="5" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="zext_ln14_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="5" slack="0"/>
<pin id="270" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="zext_ln13_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="5" slack="0"/>
<pin id="274" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="icmp_ln13_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="6" slack="0"/>
<pin id="278" dir="0" index="1" bw="5" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="j_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="6" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="zext_ln14_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="6" slack="0"/>
<pin id="290" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_1/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_s_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="11" slack="0"/>
<pin id="295" dir="0" index="1" bw="6" slack="0"/>
<pin id="296" dir="0" index="2" bw="1" slack="0"/>
<pin id="297" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln1117_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="11" slack="0"/>
<pin id="303" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_30_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="7" slack="0"/>
<pin id="307" dir="0" index="1" bw="6" slack="0"/>
<pin id="308" dir="0" index="2" bw="1" slack="0"/>
<pin id="309" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_30/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="zext_ln1117_3_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="7" slack="0"/>
<pin id="315" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_3/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="sub_ln1117_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="11" slack="0"/>
<pin id="319" dir="0" index="1" bw="7" slack="0"/>
<pin id="320" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1117/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="add_ln1117_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="12" slack="0"/>
<pin id="325" dir="0" index="1" bw="5" slack="1"/>
<pin id="326" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="sext_ln1117_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="12" slack="0"/>
<pin id="330" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1117/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_6_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="3" slack="0"/>
<pin id="335" dir="0" index="1" bw="11" slack="1"/>
<pin id="336" dir="0" index="2" bw="5" slack="0"/>
<pin id="337" dir="0" index="3" bw="5" slack="0"/>
<pin id="338" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="zext_ln1192_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="13" slack="0"/>
<pin id="345" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1192/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="sext_ln1192_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="9" slack="0"/>
<pin id="349" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="lhs_V_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="22" slack="0"/>
<pin id="353" dir="0" index="1" bw="14" slack="1"/>
<pin id="354" dir="0" index="2" bw="1" slack="0"/>
<pin id="355" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="sum_V_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="14" slack="0"/>
<pin id="361" dir="0" index="1" bw="22" slack="0"/>
<pin id="362" dir="0" index="2" bw="5" slack="0"/>
<pin id="363" dir="0" index="3" bw="6" slack="0"/>
<pin id="364" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sum_V/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="sext_ln1265_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="9" slack="0"/>
<pin id="370" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1265/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="trunc_ln703_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="14" slack="1"/>
<pin id="374" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln703/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="sext_ln703_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="9" slack="0"/>
<pin id="378" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/5 "/>
</bind>
</comp>

<comp id="380" class="1004" name="add_ln703_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="14" slack="1"/>
<pin id="382" dir="0" index="1" bw="9" slack="0"/>
<pin id="383" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/5 "/>
</bind>
</comp>

<comp id="386" class="1004" name="add_ln203_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="9" slack="0"/>
<pin id="388" dir="0" index="1" bw="13" slack="0"/>
<pin id="389" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/5 "/>
</bind>
</comp>

<comp id="392" class="1004" name="trunc_ln203_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="5" slack="2"/>
<pin id="394" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203/5 "/>
</bind>
</comp>

<comp id="396" class="1004" name="zext_ln203_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="3" slack="1"/>
<pin id="398" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/5 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_7_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="14" slack="0"/>
<pin id="407" dir="0" index="2" bw="5" slack="0"/>
<pin id="408" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="select_ln19_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="0" index="2" bw="13" slack="0"/>
<pin id="416" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19/5 "/>
</bind>
</comp>

<comp id="425" class="1004" name="add_ln22_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="5" slack="2"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/5 "/>
</bind>
</comp>

<comp id="431" class="1004" name="icmp_ln22_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="5" slack="0"/>
<pin id="433" dir="0" index="1" bw="4" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/5 "/>
</bind>
</comp>

<comp id="437" class="1004" name="select_ln22_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="5" slack="0"/>
<pin id="440" dir="0" index="2" bw="1" slack="0"/>
<pin id="441" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22/5 "/>
</bind>
</comp>

<comp id="445" class="1007" name="grp_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="9" slack="0"/>
<pin id="447" dir="0" index="1" bw="13" slack="0"/>
<pin id="448" dir="0" index="2" bw="22" slack="0"/>
<pin id="449" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192/4 ret_V/4 "/>
</bind>
</comp>

<comp id="454" class="1005" name="add_ln9_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="11" slack="0"/>
<pin id="456" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln9 "/>
</bind>
</comp>

<comp id="462" class="1005" name="i_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="5" slack="0"/>
<pin id="464" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="467" class="1005" name="zext_ln14_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="64" slack="1"/>
<pin id="469" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="472" class="1005" name="zext_ln13_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="12" slack="1"/>
<pin id="474" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="480" class="1005" name="j_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="6" slack="0"/>
<pin id="482" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="485" class="1005" name="dense_2_weights_V_ad_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="11" slack="1"/>
<pin id="487" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_weights_V_ad "/>
</bind>
</comp>

<comp id="490" class="1005" name="dense_1_out_V_addr_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="6" slack="1"/>
<pin id="492" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="dense_1_out_V_addr "/>
</bind>
</comp>

<comp id="495" class="1005" name="dense_2_bias_V_addr_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="5" slack="1"/>
<pin id="497" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="dense_2_bias_V_addr "/>
</bind>
</comp>

<comp id="500" class="1005" name="tmp_6_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="3" slack="1"/>
<pin id="502" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="505" class="1005" name="sum_V_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="14" slack="1"/>
<pin id="507" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

<comp id="513" class="1005" name="select_ln22_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="5" slack="1"/>
<pin id="515" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln22 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="52" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="0" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="52" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="95" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="88" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="52" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="114" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="132"><net_src comp="2" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="52" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="52" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="6" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="52" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="52" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="10" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="52" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="148" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="173"><net_src comp="141" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="179"><net_src comp="134" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="185"><net_src comp="127" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="155" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="195"><net_src comp="16" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="18" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="207" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="218"><net_src comp="16" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="215" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="219" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="230"><net_src comp="36" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="231" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="242"><net_src comp="38" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="254"><net_src comp="207" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="20" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="196" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="22" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="196" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="28" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="196" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="196" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="243" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="40" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="243" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="44" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="291"><net_src comp="243" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="298"><net_src comp="46" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="243" pin="4"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="16" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="304"><net_src comp="293" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="48" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="243" pin="4"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="50" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="316"><net_src comp="305" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="301" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="313" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="317" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="323" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="339"><net_src comp="54" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="203" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="341"><net_src comp="56" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="342"><net_src comp="58" pin="0"/><net_sink comp="333" pin=3"/></net>

<net id="346"><net_src comp="102" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="108" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="356"><net_src comp="62" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="227" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="64" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="365"><net_src comp="66" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="56" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="367"><net_src comp="68" pin="0"/><net_sink comp="359" pin=3"/></net>

<net id="371"><net_src comp="121" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="227" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="121" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="384"><net_src comp="227" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="368" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="376" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="372" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="395"><net_src comp="215" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="396" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="401"><net_src comp="396" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="402"><net_src comp="396" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="403"><net_src comp="396" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="409"><net_src comp="70" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="380" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="72" pin="0"/><net_sink comp="404" pin=2"/></net>

<net id="417"><net_src comp="404" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="74" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="386" pin="2"/><net_sink comp="412" pin=2"/></net>

<net id="420"><net_src comp="412" pin="3"/><net_sink comp="162" pin=1"/></net>

<net id="421"><net_src comp="412" pin="3"/><net_sink comp="168" pin=1"/></net>

<net id="422"><net_src comp="412" pin="3"/><net_sink comp="174" pin=1"/></net>

<net id="423"><net_src comp="412" pin="3"/><net_sink comp="180" pin=1"/></net>

<net id="424"><net_src comp="412" pin="3"/><net_sink comp="186" pin=1"/></net>

<net id="429"><net_src comp="215" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="28" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="425" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="84" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="442"><net_src comp="431" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="425" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="444"><net_src comp="16" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="450"><net_src comp="347" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="343" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="351" pin="3"/><net_sink comp="445" pin=2"/></net>

<net id="453"><net_src comp="445" pin="3"/><net_sink comp="359" pin=1"/></net>

<net id="457"><net_src comp="250" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="465"><net_src comp="262" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="470"><net_src comp="268" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="475"><net_src comp="272" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="483"><net_src comp="282" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="488"><net_src comp="88" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="493"><net_src comp="95" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="498"><net_src comp="114" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="503"><net_src comp="333" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="508"><net_src comp="359" pin="4"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="516"><net_src comp="437" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="219" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dense_2_out_0_V | {5 }
	Port: dense_2_out_1_V | {5 }
	Port: dense_2_out_2_V | {5 }
	Port: dense_2_out_3_V | {5 }
	Port: dense_2_out_4_V | {5 }
 - Input state : 
	Port: dense_2 : dense_1_out_V | {3 4 }
	Port: dense_2 : dense_2_weights_V | {3 4 }
	Port: dense_2 : dense_2_bias_V | {3 5 }
  - Chain level:
	State 1
	State 2
		add_ln9 : 1
		icmp_ln9 : 1
		i : 1
		br_ln9 : 2
		zext_ln14 : 1
		zext_ln13 : 1
	State 3
		icmp_ln13 : 1
		j : 1
		br_ln13 : 2
		zext_ln14_1 : 1
		tmp_s : 1
		zext_ln1117 : 2
		tmp_30 : 1
		zext_ln1117_3 : 2
		sub_ln1117 : 3
		add_ln1117 : 4
		sext_ln1117 : 5
		dense_2_weights_V_ad : 6
		dense_1_out_V_addr : 2
		dense_1_out_V_load : 3
		dense_2_weights_V_lo : 7
		p_Val2_15 : 1
	State 4
		zext_ln1192 : 1
		sext_ln1192 : 1
		mul_ln1192 : 2
		ret_V : 3
		sum_V : 4
	State 5
		sext_ln1265 : 1
		sext_ln703 : 1
		add_ln703 : 2
		add_ln203 : 2
		dense_2_out_0_V_add : 1
		dense_2_out_1_V_add : 1
		dense_2_out_2_V_add : 1
		dense_2_out_3_V_add : 1
		dense_2_out_4_V_add : 1
		tmp_7 : 3
		select_ln19 : 4
		switch_ln17 : 1
		store_ln17 : 5
		store_ln17 : 5
		store_ln17 : 5
		store_ln17 : 5
		store_ln17 : 5
		icmp_ln22 : 1
		select_ln22 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln9_fu_250    |    0    |    0    |    13   |
|          |       i_fu_262       |    0    |    0    |    15   |
|          |       j_fu_282       |    0    |    0    |    15   |
|    add   |   add_ln1117_fu_323  |    0    |    0    |    12   |
|          |   add_ln703_fu_380   |    0    |    0    |    19   |
|          |   add_ln203_fu_386   |    0    |    0    |    17   |
|          |    add_ln22_fu_425   |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|          |    icmp_ln9_fu_256   |    0    |    0    |    11   |
|   icmp   |   icmp_ln13_fu_276   |    0    |    0    |    11   |
|          |   icmp_ln22_fu_431   |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|  select  |  select_ln19_fu_412  |    0    |    0    |    13   |
|          |  select_ln22_fu_437  |    0    |    0    |    5    |
|----------|----------------------|---------|---------|---------|
|    sub   |   sub_ln1117_fu_317  |    0    |    0    |    12   |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_445      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln14_fu_268   |    0    |    0    |    0    |
|          |   zext_ln13_fu_272   |    0    |    0    |    0    |
|          |  zext_ln14_1_fu_288  |    0    |    0    |    0    |
|   zext   |  zext_ln1117_fu_301  |    0    |    0    |    0    |
|          | zext_ln1117_3_fu_313 |    0    |    0    |    0    |
|          |  zext_ln1192_fu_343  |    0    |    0    |    0    |
|          |   zext_ln203_fu_396  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_s_fu_293     |    0    |    0    |    0    |
|bitconcatenate|     tmp_30_fu_305    |    0    |    0    |    0    |
|          |     lhs_V_fu_351     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  sext_ln1117_fu_328  |    0    |    0    |    0    |
|   sext   |  sext_ln1192_fu_347  |    0    |    0    |    0    |
|          |  sext_ln1265_fu_368  |    0    |    0    |    0    |
|          |   sext_ln703_fu_376  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|     tmp_6_fu_333     |    0    |    0    |    0    |
|          |     sum_V_fu_359     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |  trunc_ln703_fu_372  |    0    |    0    |    0    |
|          |  trunc_ln203_fu_392  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
| bitselect|     tmp_7_fu_404     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |    0    |   169   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|       add_ln9_reg_454      |   11   |
| dense_1_out_V_addr_reg_490 |    6   |
| dense_2_bias_V_addr_reg_495|    5   |
|dense_2_weights_V_ad_reg_485|   11   |
|         i_0_reg_192        |    5   |
|          i_reg_462         |    5   |
|         j_0_reg_239        |    6   |
|          j_reg_480         |    6   |
|      p_Val2_s_reg_227      |   14   |
|       phi_mul_reg_203      |   11   |
|      phi_urem_reg_215      |    5   |
|     select_ln22_reg_513    |    5   |
|        sum_V_reg_505       |   14   |
|        tmp_6_reg_500       |    3   |
|      zext_ln13_reg_472     |   12   |
|      zext_ln14_reg_467     |   64   |
+----------------------------+--------+
|            Total           |   183  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_102 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_108 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_121 |  p0  |   2  |   5  |   10   ||    9    |
|  phi_mul_reg_203  |  p0  |   2  |  11  |   22   ||    9    |
|  phi_urem_reg_215 |  p0  |   2  |   5  |   10   ||    9    |
|  p_Val2_s_reg_227 |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   104  ||  10.614 ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   169  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   54   |
|  Register |    -   |    -   |   183  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   10   |   183  |   223  |
+-----------+--------+--------+--------+--------+
