Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Dec 30 18:29:54 2018
| Host         : LAPTOP-QQKB7PCL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file finalBox_timing_summary_routed.rpt -pb finalBox_timing_summary_routed.pb -rpx finalBox_timing_summary_routed.rpx -warn_on_violation
| Design       : finalBox
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: rst_low (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y[9] (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 57 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.280        0.000                      0                  168        0.264        0.000                      0                  168        6.500        0.000                       0                   121  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 7.000}      14.000          71.429          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.280        0.000                      0                  168        0.264        0.000                      0                  168        6.500        0.000                       0                   121  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.280ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.280ns  (required time - arrival time)
  Source:                 Ybox_map/DFF_N_noReset_map/q_reg[15]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            mul/o/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        8.913ns  (logic 1.800ns (20.195%)  route 7.113ns (79.805%))
  Logic Levels:           9  (LUT3=1 LUT5=6 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 18.956 - 14.000 ) 
    Source Clock Delay      (SCD):    5.397ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.555    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.741     5.397    Ybox_map/DFF_N_noReset_map/clk_IBUF_BUFG
    SLICE_X40Y52         FDPE                                         r  Ybox_map/DFF_N_noReset_map/q_reg[15]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDPE (Prop_fdpe_C_Q)         0.456     5.853 r  Ybox_map/DFF_N_noReset_map/q_reg[15]_P/Q
                         net (fo=30, routed)          1.445     7.297    Ybox_map/DFF_N_noReset_map/q_reg[9]_1
    SLICE_X40Y31         LUT3 (Prop_lut3_I0_O)        0.150     7.447 r  Ybox_map/DFF_N_noReset_map/q[15]_i_2/O
                         net (fo=34, routed)          1.780     9.227    Ybox_map/DFF_N_noReset_map/o
    SLICE_X36Y53         LUT5 (Prop_lut5_I0_O)        0.326     9.553 f  Ybox_map/DFF_N_noReset_map/o_i_66/O
                         net (fo=2, routed)           0.301     9.854    Ybox_map/DFF_N_noReset_map/o_i_66_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.978 r  Ybox_map/DFF_N_noReset_map/o_i_76/O
                         net (fo=1, routed)           0.295    10.273    Xbox_map/DFF_N_noReset_map/q_reg[0]_2
    SLICE_X37Y51         LUT6 (Prop_lut6_I1_O)        0.124    10.397 f  Xbox_map/DFF_N_noReset_map/o_i_73/O
                         net (fo=1, routed)           0.424    10.821    Xbox_map/DFF_N_noReset_map/o_i_73_n_0
    SLICE_X39Y51         LUT5 (Prop_lut5_I0_O)        0.124    10.945 f  Xbox_map/DFF_N_noReset_map/o_i_55/O
                         net (fo=1, routed)           0.433    11.378    Xbox_map/DFF_N_noReset_map/o_i_55_n_0
    SLICE_X39Y51         LUT5 (Prop_lut5_I0_O)        0.124    11.502 f  Xbox_map/DFF_N_noReset_map/o_i_26/O
                         net (fo=3, routed)           0.365    11.867    Xbox_map/DFF_N_noReset_map/o_i_26_n_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I0_O)        0.124    11.991 f  Xbox_map/DFF_N_noReset_map/o_i_22/O
                         net (fo=3, routed)           0.460    12.451    Xbox_map/DFF_N_noReset_map/o_i_22_n_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I0_O)        0.124    12.575 r  Xbox_map/DFF_N_noReset_map/o_i_20/O
                         net (fo=2, routed)           0.666    13.241    Xbox_map/DFF_N_noReset_map/o_i_20_n_0
    SLICE_X42Y52         LUT5 (Prop_lut5_I0_O)        0.124    13.365 r  Xbox_map/DFF_N_noReset_map/o_i_3/O
                         net (fo=1, routed)           0.945    14.310    mul/A[13]
    DSP48_X1Y20          DSP48E1                                      r  mul/o/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    J18                                               0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    J18                  IBUF (Prop_ibuf_I_O)         1.408    15.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    17.288    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.379 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.577    18.956    mul/clk_IBUF_BUFG
    DSP48_X1Y20          DSP48E1                                      r  mul/o/CLK
                         clock pessimism              0.391    19.347    
                         clock uncertainty           -0.035    19.312    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -3.722    15.590    mul/o
  -------------------------------------------------------------------
                         required time                         15.590    
                         arrival time                         -14.310    
  -------------------------------------------------------------------
                         slack                                  1.280    

Slack (MET) :             1.578ns  (required time - arrival time)
  Source:                 Ybox_map/DFF_N_noReset_map/q_reg[15]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            mul/o/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        8.615ns  (logic 1.800ns (20.894%)  route 6.815ns (79.106%))
  Logic Levels:           9  (LUT3=1 LUT5=6 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 18.956 - 14.000 ) 
    Source Clock Delay      (SCD):    5.397ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.555    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.741     5.397    Ybox_map/DFF_N_noReset_map/clk_IBUF_BUFG
    SLICE_X40Y52         FDPE                                         r  Ybox_map/DFF_N_noReset_map/q_reg[15]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDPE (Prop_fdpe_C_Q)         0.456     5.853 r  Ybox_map/DFF_N_noReset_map/q_reg[15]_P/Q
                         net (fo=30, routed)          1.445     7.297    Ybox_map/DFF_N_noReset_map/q_reg[9]_1
    SLICE_X40Y31         LUT3 (Prop_lut3_I0_O)        0.150     7.447 r  Ybox_map/DFF_N_noReset_map/q[15]_i_2/O
                         net (fo=34, routed)          1.780     9.227    Ybox_map/DFF_N_noReset_map/o
    SLICE_X36Y53         LUT5 (Prop_lut5_I0_O)        0.326     9.553 f  Ybox_map/DFF_N_noReset_map/o_i_66/O
                         net (fo=2, routed)           0.301     9.854    Ybox_map/DFF_N_noReset_map/o_i_66_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.978 r  Ybox_map/DFF_N_noReset_map/o_i_76/O
                         net (fo=1, routed)           0.295    10.273    Xbox_map/DFF_N_noReset_map/q_reg[0]_2
    SLICE_X37Y51         LUT6 (Prop_lut6_I1_O)        0.124    10.397 f  Xbox_map/DFF_N_noReset_map/o_i_73/O
                         net (fo=1, routed)           0.424    10.821    Xbox_map/DFF_N_noReset_map/o_i_73_n_0
    SLICE_X39Y51         LUT5 (Prop_lut5_I0_O)        0.124    10.945 f  Xbox_map/DFF_N_noReset_map/o_i_55/O
                         net (fo=1, routed)           0.433    11.378    Xbox_map/DFF_N_noReset_map/o_i_55_n_0
    SLICE_X39Y51         LUT5 (Prop_lut5_I0_O)        0.124    11.502 f  Xbox_map/DFF_N_noReset_map/o_i_26/O
                         net (fo=3, routed)           0.365    11.867    Xbox_map/DFF_N_noReset_map/o_i_26_n_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I0_O)        0.124    11.991 f  Xbox_map/DFF_N_noReset_map/o_i_22/O
                         net (fo=3, routed)           0.447    12.439    Xbox_map/DFF_N_noReset_map/o_i_22_n_0
    SLICE_X41Y50         LUT5 (Prop_lut5_I2_O)        0.124    12.563 r  Xbox_map/DFF_N_noReset_map/o_i_18/O
                         net (fo=4, routed)           0.348    12.911    Xbox_map/DFF_N_noReset_map/o_i_18_n_0
    SLICE_X42Y49         LUT5 (Prop_lut5_I0_O)        0.124    13.035 r  Xbox_map/DFF_N_noReset_map/o_i_2/O
                         net (fo=1, routed)           0.977    14.012    mul/A[14]
    DSP48_X1Y20          DSP48E1                                      r  mul/o/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    J18                                               0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    J18                  IBUF (Prop_ibuf_I_O)         1.408    15.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    17.288    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.379 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.577    18.956    mul/clk_IBUF_BUFG
    DSP48_X1Y20          DSP48E1                                      r  mul/o/CLK
                         clock pessimism              0.391    19.347    
                         clock uncertainty           -0.035    19.312    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[14])
                                                     -3.722    15.590    mul/o
  -------------------------------------------------------------------
                         required time                         15.590    
                         arrival time                         -14.012    
  -------------------------------------------------------------------
                         slack                                  1.578    

Slack (MET) :             1.734ns  (required time - arrival time)
  Source:                 Ybox_map/DFF_N_noReset_map/q_reg[15]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            mul/o/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        8.459ns  (logic 1.800ns (21.280%)  route 6.659ns (78.720%))
  Logic Levels:           9  (LUT3=1 LUT5=5 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 18.956 - 14.000 ) 
    Source Clock Delay      (SCD):    5.397ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.555    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.741     5.397    Ybox_map/DFF_N_noReset_map/clk_IBUF_BUFG
    SLICE_X40Y52         FDPE                                         r  Ybox_map/DFF_N_noReset_map/q_reg[15]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDPE (Prop_fdpe_C_Q)         0.456     5.853 r  Ybox_map/DFF_N_noReset_map/q_reg[15]_P/Q
                         net (fo=30, routed)          1.445     7.297    Ybox_map/DFF_N_noReset_map/q_reg[9]_1
    SLICE_X40Y31         LUT3 (Prop_lut3_I0_O)        0.150     7.447 r  Ybox_map/DFF_N_noReset_map/q[15]_i_2/O
                         net (fo=34, routed)          1.780     9.227    Ybox_map/DFF_N_noReset_map/o
    SLICE_X36Y53         LUT5 (Prop_lut5_I0_O)        0.326     9.553 f  Ybox_map/DFF_N_noReset_map/o_i_66/O
                         net (fo=2, routed)           0.301     9.854    Ybox_map/DFF_N_noReset_map/o_i_66_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.978 r  Ybox_map/DFF_N_noReset_map/o_i_76/O
                         net (fo=1, routed)           0.295    10.273    Xbox_map/DFF_N_noReset_map/q_reg[0]_2
    SLICE_X37Y51         LUT6 (Prop_lut6_I1_O)        0.124    10.397 f  Xbox_map/DFF_N_noReset_map/o_i_73/O
                         net (fo=1, routed)           0.424    10.821    Xbox_map/DFF_N_noReset_map/o_i_73_n_0
    SLICE_X39Y51         LUT5 (Prop_lut5_I0_O)        0.124    10.945 f  Xbox_map/DFF_N_noReset_map/o_i_55/O
                         net (fo=1, routed)           0.433    11.378    Xbox_map/DFF_N_noReset_map/o_i_55_n_0
    SLICE_X39Y51         LUT5 (Prop_lut5_I0_O)        0.124    11.502 f  Xbox_map/DFF_N_noReset_map/o_i_26/O
                         net (fo=3, routed)           0.365    11.867    Xbox_map/DFF_N_noReset_map/o_i_26_n_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I0_O)        0.124    11.991 f  Xbox_map/DFF_N_noReset_map/o_i_22/O
                         net (fo=3, routed)           0.447    12.439    Xbox_map/DFF_N_noReset_map/o_i_22_n_0
    SLICE_X41Y50         LUT5 (Prop_lut5_I2_O)        0.124    12.563 r  Xbox_map/DFF_N_noReset_map/o_i_18/O
                         net (fo=4, routed)           0.338    12.901    Xbox_map/DFF_N_noReset_map/o_i_18_n_0
    SLICE_X42Y49         LUT6 (Prop_lut6_I1_O)        0.124    13.025 r  Xbox_map/DFF_N_noReset_map/o_i_1/O
                         net (fo=1, routed)           0.831    13.856    mul/A[15]
    DSP48_X1Y20          DSP48E1                                      r  mul/o/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    J18                                               0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    J18                  IBUF (Prop_ibuf_I_O)         1.408    15.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    17.288    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.379 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.577    18.956    mul/clk_IBUF_BUFG
    DSP48_X1Y20          DSP48E1                                      r  mul/o/CLK
                         clock pessimism              0.391    19.347    
                         clock uncertainty           -0.035    19.312    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -3.722    15.590    mul/o
  -------------------------------------------------------------------
                         required time                         15.590    
                         arrival time                         -13.856    
  -------------------------------------------------------------------
                         slack                                  1.734    

Slack (MET) :             2.121ns  (required time - arrival time)
  Source:                 Ybox_map/DFF_N_noReset_map/q_reg[15]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            mul/o/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        8.073ns  (logic 1.676ns (20.762%)  route 6.397ns (79.238%))
  Logic Levels:           8  (LUT3=1 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 18.956 - 14.000 ) 
    Source Clock Delay      (SCD):    5.397ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.555    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.741     5.397    Ybox_map/DFF_N_noReset_map/clk_IBUF_BUFG
    SLICE_X40Y52         FDPE                                         r  Ybox_map/DFF_N_noReset_map/q_reg[15]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDPE (Prop_fdpe_C_Q)         0.456     5.853 f  Ybox_map/DFF_N_noReset_map/q_reg[15]_P/Q
                         net (fo=30, routed)          1.445     7.297    Ybox_map/DFF_N_noReset_map/q_reg[9]_1
    SLICE_X40Y31         LUT3 (Prop_lut3_I0_O)        0.150     7.447 f  Ybox_map/DFF_N_noReset_map/q[15]_i_2/O
                         net (fo=34, routed)          1.780     9.227    Ybox_map/DFF_N_noReset_map/o
    SLICE_X36Y53         LUT5 (Prop_lut5_I0_O)        0.326     9.553 r  Ybox_map/DFF_N_noReset_map/o_i_66/O
                         net (fo=2, routed)           0.301     9.854    Ybox_map/DFF_N_noReset_map/o_i_66_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.978 f  Ybox_map/DFF_N_noReset_map/o_i_76/O
                         net (fo=1, routed)           0.295    10.273    Xbox_map/DFF_N_noReset_map/q_reg[0]_2
    SLICE_X37Y51         LUT6 (Prop_lut6_I1_O)        0.124    10.397 r  Xbox_map/DFF_N_noReset_map/o_i_73/O
                         net (fo=1, routed)           0.424    10.821    Xbox_map/DFF_N_noReset_map/o_i_73_n_0
    SLICE_X39Y51         LUT5 (Prop_lut5_I0_O)        0.124    10.945 r  Xbox_map/DFF_N_noReset_map/o_i_55/O
                         net (fo=1, routed)           0.433    11.378    Xbox_map/DFF_N_noReset_map/o_i_55_n_0
    SLICE_X39Y51         LUT5 (Prop_lut5_I0_O)        0.124    11.502 r  Xbox_map/DFF_N_noReset_map/o_i_26/O
                         net (fo=3, routed)           0.365    11.867    Xbox_map/DFF_N_noReset_map/o_i_26_n_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I0_O)        0.124    11.991 r  Xbox_map/DFF_N_noReset_map/o_i_22/O
                         net (fo=3, routed)           0.464    12.455    Xbox_map/DFF_N_noReset_map/o_i_22_n_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I0_O)        0.124    12.579 r  Xbox_map/DFF_N_noReset_map/o_i_4/O
                         net (fo=2, routed)           0.890    13.469    mul/A[12]
    DSP48_X1Y20          DSP48E1                                      r  mul/o/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    J18                                               0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    J18                  IBUF (Prop_ibuf_I_O)         1.408    15.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    17.288    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.379 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.577    18.956    mul/clk_IBUF_BUFG
    DSP48_X1Y20          DSP48E1                                      r  mul/o/CLK
                         clock pessimism              0.391    19.347    
                         clock uncertainty           -0.035    19.312    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -3.722    15.590    mul/o
  -------------------------------------------------------------------
                         required time                         15.590    
                         arrival time                         -13.469    
  -------------------------------------------------------------------
                         slack                                  2.121    

Slack (MET) :             2.186ns  (required time - arrival time)
  Source:                 Ybox_map/DFF_N_noReset_map/q_reg[15]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            mul/o/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        8.007ns  (logic 1.676ns (20.932%)  route 6.331ns (79.068%))
  Logic Levels:           8  (LUT3=1 LUT5=5 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 18.956 - 14.000 ) 
    Source Clock Delay      (SCD):    5.397ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.555    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.741     5.397    Ybox_map/DFF_N_noReset_map/clk_IBUF_BUFG
    SLICE_X40Y52         FDPE                                         r  Ybox_map/DFF_N_noReset_map/q_reg[15]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDPE (Prop_fdpe_C_Q)         0.456     5.853 f  Ybox_map/DFF_N_noReset_map/q_reg[15]_P/Q
                         net (fo=30, routed)          1.445     7.297    Ybox_map/DFF_N_noReset_map/q_reg[9]_1
    SLICE_X40Y31         LUT3 (Prop_lut3_I0_O)        0.150     7.447 f  Ybox_map/DFF_N_noReset_map/q[15]_i_2/O
                         net (fo=34, routed)          1.780     9.227    Ybox_map/DFF_N_noReset_map/o
    SLICE_X36Y53         LUT5 (Prop_lut5_I0_O)        0.326     9.553 r  Ybox_map/DFF_N_noReset_map/o_i_66/O
                         net (fo=2, routed)           0.301     9.854    Ybox_map/DFF_N_noReset_map/o_i_66_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.978 f  Ybox_map/DFF_N_noReset_map/o_i_76/O
                         net (fo=1, routed)           0.295    10.273    Xbox_map/DFF_N_noReset_map/q_reg[0]_2
    SLICE_X37Y51         LUT6 (Prop_lut6_I1_O)        0.124    10.397 r  Xbox_map/DFF_N_noReset_map/o_i_73/O
                         net (fo=1, routed)           0.424    10.821    Xbox_map/DFF_N_noReset_map/o_i_73_n_0
    SLICE_X39Y51         LUT5 (Prop_lut5_I0_O)        0.124    10.945 r  Xbox_map/DFF_N_noReset_map/o_i_55/O
                         net (fo=1, routed)           0.433    11.378    Xbox_map/DFF_N_noReset_map/o_i_55_n_0
    SLICE_X39Y51         LUT5 (Prop_lut5_I0_O)        0.124    11.502 r  Xbox_map/DFF_N_noReset_map/o_i_26/O
                         net (fo=3, routed)           0.437    11.939    Xbox_map/DFF_N_noReset_map/o_i_26_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I0_O)        0.124    12.063 r  Xbox_map/DFF_N_noReset_map/o_i_24/O
                         net (fo=1, routed)           0.286    12.349    Xbox_map/DFF_N_noReset_map/o_i_24_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I0_O)        0.124    12.473 r  Xbox_map/DFF_N_noReset_map/o_i_5/O
                         net (fo=2, routed)           0.930    13.404    mul/A[11]
    DSP48_X1Y20          DSP48E1                                      r  mul/o/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    J18                                               0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    J18                  IBUF (Prop_ibuf_I_O)         1.408    15.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    17.288    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.379 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.577    18.956    mul/clk_IBUF_BUFG
    DSP48_X1Y20          DSP48E1                                      r  mul/o/CLK
                         clock pessimism              0.391    19.347    
                         clock uncertainty           -0.035    19.312    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -3.722    15.590    mul/o
  -------------------------------------------------------------------
                         required time                         15.590    
                         arrival time                         -13.404    
  -------------------------------------------------------------------
                         slack                                  2.186    

Slack (MET) :             2.448ns  (required time - arrival time)
  Source:                 Ybox_map/DFF_N_noReset_map/q_reg[15]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            mul/o/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        7.745ns  (logic 1.552ns (20.038%)  route 6.193ns (79.962%))
  Logic Levels:           7  (LUT3=1 LUT5=6)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 18.956 - 14.000 ) 
    Source Clock Delay      (SCD):    5.397ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.555    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.741     5.397    Ybox_map/DFF_N_noReset_map/clk_IBUF_BUFG
    SLICE_X40Y52         FDPE                                         r  Ybox_map/DFF_N_noReset_map/q_reg[15]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDPE (Prop_fdpe_C_Q)         0.456     5.853 f  Ybox_map/DFF_N_noReset_map/q_reg[15]_P/Q
                         net (fo=30, routed)          1.445     7.297    Ybox_map/DFF_N_noReset_map/q_reg[9]_1
    SLICE_X40Y31         LUT3 (Prop_lut3_I0_O)        0.150     7.447 f  Ybox_map/DFF_N_noReset_map/q[15]_i_2/O
                         net (fo=34, routed)          1.780     9.227    Ybox_map/DFF_N_noReset_map/o
    SLICE_X36Y53         LUT5 (Prop_lut5_I0_O)        0.326     9.553 r  Ybox_map/DFF_N_noReset_map/o_i_66/O
                         net (fo=2, routed)           0.476    10.029    Ybox_map/DFF_N_noReset_map/o_i_66_n_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I0_O)        0.124    10.153 r  Ybox_map/DFF_N_noReset_map/o_i_42/O
                         net (fo=3, routed)           0.463    10.616    Ybox_map/DFF_N_noReset_map/o_8
    SLICE_X36Y51         LUT5 (Prop_lut5_I0_O)        0.124    10.740 r  Ybox_map/DFF_N_noReset_map/o_i_37/O
                         net (fo=3, routed)           0.439    11.179    Ybox_map/DFF_N_noReset_map/o_2
    SLICE_X38Y51         LUT5 (Prop_lut5_I0_O)        0.124    11.303 r  Ybox_map/DFF_N_noReset_map/o_i_32/O
                         net (fo=3, routed)           0.361    11.664    Ybox_map/DFF_N_noReset_map/o_5
    SLICE_X39Y51         LUT5 (Prop_lut5_I0_O)        0.124    11.788 r  Ybox_map/DFF_N_noReset_map/o_i_28/O
                         net (fo=1, routed)           0.292    12.080    Xbox_map/DFF_N_noReset_map/q_reg[7]_P_0
    SLICE_X39Y50         LUT5 (Prop_lut5_I0_O)        0.124    12.204 r  Xbox_map/DFF_N_noReset_map/o_i_7/O
                         net (fo=2, routed)           0.938    13.142    mul/A[9]
    DSP48_X1Y20          DSP48E1                                      r  mul/o/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    J18                                               0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    J18                  IBUF (Prop_ibuf_I_O)         1.408    15.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    17.288    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.379 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.577    18.956    mul/clk_IBUF_BUFG
    DSP48_X1Y20          DSP48E1                                      r  mul/o/CLK
                         clock pessimism              0.391    19.347    
                         clock uncertainty           -0.035    19.312    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -3.722    15.590    mul/o
  -------------------------------------------------------------------
                         required time                         15.590    
                         arrival time                         -13.142    
  -------------------------------------------------------------------
                         slack                                  2.448    

Slack (MET) :             2.722ns  (required time - arrival time)
  Source:                 Ybox_map/DFF_N_noReset_map/q_reg[15]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            mul/o/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        7.471ns  (logic 1.552ns (20.773%)  route 5.919ns (79.227%))
  Logic Levels:           7  (LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 18.956 - 14.000 ) 
    Source Clock Delay      (SCD):    5.397ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.555    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.741     5.397    Ybox_map/DFF_N_noReset_map/clk_IBUF_BUFG
    SLICE_X40Y52         FDPE                                         r  Ybox_map/DFF_N_noReset_map/q_reg[15]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDPE (Prop_fdpe_C_Q)         0.456     5.853 f  Ybox_map/DFF_N_noReset_map/q_reg[15]_P/Q
                         net (fo=30, routed)          1.445     7.297    Ybox_map/DFF_N_noReset_map/q_reg[9]_1
    SLICE_X40Y31         LUT3 (Prop_lut3_I0_O)        0.150     7.447 f  Ybox_map/DFF_N_noReset_map/q[15]_i_2/O
                         net (fo=34, routed)          1.780     9.227    Ybox_map/DFF_N_noReset_map/o
    SLICE_X36Y53         LUT5 (Prop_lut5_I0_O)        0.326     9.553 r  Ybox_map/DFF_N_noReset_map/o_i_66/O
                         net (fo=2, routed)           0.301     9.854    Ybox_map/DFF_N_noReset_map/o_i_66_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.978 f  Ybox_map/DFF_N_noReset_map/o_i_76/O
                         net (fo=1, routed)           0.295    10.273    Xbox_map/DFF_N_noReset_map/q_reg[0]_2
    SLICE_X37Y51         LUT6 (Prop_lut6_I1_O)        0.124    10.397 r  Xbox_map/DFF_N_noReset_map/o_i_73/O
                         net (fo=1, routed)           0.424    10.821    Xbox_map/DFF_N_noReset_map/o_i_73_n_0
    SLICE_X39Y51         LUT5 (Prop_lut5_I0_O)        0.124    10.945 r  Xbox_map/DFF_N_noReset_map/o_i_55/O
                         net (fo=1, routed)           0.433    11.378    Xbox_map/DFF_N_noReset_map/o_i_55_n_0
    SLICE_X39Y51         LUT5 (Prop_lut5_I0_O)        0.124    11.502 r  Xbox_map/DFF_N_noReset_map/o_i_26/O
                         net (fo=3, routed)           0.324    11.826    Xbox_map/DFF_N_noReset_map/o_i_26_n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I0_O)        0.124    11.950 r  Xbox_map/DFF_N_noReset_map/o_i_6/O
                         net (fo=2, routed)           0.918    12.868    mul/A[10]
    DSP48_X1Y20          DSP48E1                                      r  mul/o/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    J18                                               0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    J18                  IBUF (Prop_ibuf_I_O)         1.408    15.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    17.288    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.379 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.577    18.956    mul/clk_IBUF_BUFG
    DSP48_X1Y20          DSP48E1                                      r  mul/o/CLK
                         clock pessimism              0.391    19.347    
                         clock uncertainty           -0.035    19.312    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -3.722    15.590    mul/o
  -------------------------------------------------------------------
                         required time                         15.590    
                         arrival time                         -12.868    
  -------------------------------------------------------------------
                         slack                                  2.722    

Slack (MET) :             3.009ns  (required time - arrival time)
  Source:                 Ybox_map/DFF_N_noReset_map/q_reg[15]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            mul/o/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        7.185ns  (logic 1.428ns (19.876%)  route 5.757ns (80.124%))
  Logic Levels:           6  (LUT3=1 LUT5=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 18.956 - 14.000 ) 
    Source Clock Delay      (SCD):    5.397ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.555    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.741     5.397    Ybox_map/DFF_N_noReset_map/clk_IBUF_BUFG
    SLICE_X40Y52         FDPE                                         r  Ybox_map/DFF_N_noReset_map/q_reg[15]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDPE (Prop_fdpe_C_Q)         0.456     5.853 f  Ybox_map/DFF_N_noReset_map/q_reg[15]_P/Q
                         net (fo=30, routed)          1.445     7.297    Ybox_map/DFF_N_noReset_map/q_reg[9]_1
    SLICE_X40Y31         LUT3 (Prop_lut3_I0_O)        0.150     7.447 f  Ybox_map/DFF_N_noReset_map/q[15]_i_2/O
                         net (fo=34, routed)          1.780     9.227    Ybox_map/DFF_N_noReset_map/o
    SLICE_X36Y53         LUT5 (Prop_lut5_I0_O)        0.326     9.553 r  Ybox_map/DFF_N_noReset_map/o_i_66/O
                         net (fo=2, routed)           0.476    10.029    Ybox_map/DFF_N_noReset_map/o_i_66_n_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I0_O)        0.124    10.153 r  Ybox_map/DFF_N_noReset_map/o_i_42/O
                         net (fo=3, routed)           0.463    10.616    Ybox_map/DFF_N_noReset_map/o_8
    SLICE_X36Y51         LUT5 (Prop_lut5_I0_O)        0.124    10.740 r  Ybox_map/DFF_N_noReset_map/o_i_37/O
                         net (fo=3, routed)           0.439    11.179    Ybox_map/DFF_N_noReset_map/o_2
    SLICE_X38Y51         LUT5 (Prop_lut5_I0_O)        0.124    11.303 r  Ybox_map/DFF_N_noReset_map/o_i_32/O
                         net (fo=3, routed)           0.366    11.669    Ybox_map/DFF_N_noReset_map/o_5
    SLICE_X39Y51         LUT5 (Prop_lut5_I2_O)        0.124    11.793 r  Ybox_map/DFF_N_noReset_map/o_i_8/O
                         net (fo=2, routed)           0.788    12.581    mul/A[8]
    DSP48_X1Y20          DSP48E1                                      r  mul/o/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    J18                                               0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    J18                  IBUF (Prop_ibuf_I_O)         1.408    15.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    17.288    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.379 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.577    18.956    mul/clk_IBUF_BUFG
    DSP48_X1Y20          DSP48E1                                      r  mul/o/CLK
                         clock pessimism              0.391    19.347    
                         clock uncertainty           -0.035    19.312    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -3.722    15.590    mul/o
  -------------------------------------------------------------------
                         required time                         15.590    
                         arrival time                         -12.581    
  -------------------------------------------------------------------
                         slack                                  3.009    

Slack (MET) :             3.029ns  (required time - arrival time)
  Source:                 Ybox_map/DFF_N_noReset_map/q_reg[15]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            mul/o/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        7.164ns  (logic 1.534ns (21.413%)  route 5.630ns (78.587%))
  Logic Levels:           5  (LUT3=1 LUT5=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 18.956 - 14.000 ) 
    Source Clock Delay      (SCD):    5.397ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.555    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.741     5.397    Ybox_map/DFF_N_noReset_map/clk_IBUF_BUFG
    SLICE_X40Y52         FDPE                                         r  Ybox_map/DFF_N_noReset_map/q_reg[15]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDPE (Prop_fdpe_C_Q)         0.456     5.853 f  Ybox_map/DFF_N_noReset_map/q_reg[15]_P/Q
                         net (fo=30, routed)          1.445     7.297    Ybox_map/DFF_N_noReset_map/q_reg[9]_1
    SLICE_X40Y31         LUT3 (Prop_lut3_I0_O)        0.150     7.447 f  Ybox_map/DFF_N_noReset_map/q[15]_i_2/O
                         net (fo=34, routed)          1.780     9.227    Ybox_map/DFF_N_noReset_map/o
    SLICE_X36Y53         LUT5 (Prop_lut5_I0_O)        0.326     9.553 r  Ybox_map/DFF_N_noReset_map/o_i_66/O
                         net (fo=2, routed)           0.476    10.029    Ybox_map/DFF_N_noReset_map/o_i_66_n_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I0_O)        0.124    10.153 r  Ybox_map/DFF_N_noReset_map/o_i_42/O
                         net (fo=3, routed)           0.827    10.980    Xbox_map/DFF_N_noReset_map/q_reg[0]_0
    SLICE_X36Y51         LUT5 (Prop_lut5_I0_O)        0.152    11.132 r  Xbox_map/DFF_N_noReset_map/o_i_40/O
                         net (fo=1, routed)           0.306    11.439    Xbox_map/DFF_N_noReset_map/o_i_40_n_0
    SLICE_X36Y50         LUT5 (Prop_lut5_I0_O)        0.326    11.765 r  Xbox_map/DFF_N_noReset_map/o_i_12/O
                         net (fo=2, routed)           0.796    12.561    mul/A[4]
    DSP48_X1Y20          DSP48E1                                      r  mul/o/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    J18                                               0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    J18                  IBUF (Prop_ibuf_I_O)         1.408    15.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    17.288    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.379 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.577    18.956    mul/clk_IBUF_BUFG
    DSP48_X1Y20          DSP48E1                                      r  mul/o/CLK
                         clock pessimism              0.391    19.347    
                         clock uncertainty           -0.035    19.312    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -3.722    15.590    mul/o
  -------------------------------------------------------------------
                         required time                         15.590    
                         arrival time                         -12.561    
  -------------------------------------------------------------------
                         slack                                  3.029    

Slack (MET) :             3.181ns  (required time - arrival time)
  Source:                 Ybox_map/DFF_N_noReset_map/q_reg[15]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            mul/o/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.000ns  (clk rise@14.000ns - clk rise@0.000ns)
  Data Path Delay:        7.012ns  (logic 1.428ns (20.366%)  route 5.584ns (79.634%))
  Logic Levels:           6  (LUT3=1 LUT5=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 18.956 - 14.000 ) 
    Source Clock Delay      (SCD):    5.397ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J18                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.555    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.656 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.741     5.397    Ybox_map/DFF_N_noReset_map/clk_IBUF_BUFG
    SLICE_X40Y52         FDPE                                         r  Ybox_map/DFF_N_noReset_map/q_reg[15]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDPE (Prop_fdpe_C_Q)         0.456     5.853 f  Ybox_map/DFF_N_noReset_map/q_reg[15]_P/Q
                         net (fo=30, routed)          1.445     7.297    Ybox_map/DFF_N_noReset_map/q_reg[9]_1
    SLICE_X40Y31         LUT3 (Prop_lut3_I0_O)        0.150     7.447 f  Ybox_map/DFF_N_noReset_map/q[15]_i_2/O
                         net (fo=34, routed)          1.780     9.227    Ybox_map/DFF_N_noReset_map/o
    SLICE_X36Y53         LUT5 (Prop_lut5_I0_O)        0.326     9.553 r  Ybox_map/DFF_N_noReset_map/o_i_66/O
                         net (fo=2, routed)           0.476    10.029    Ybox_map/DFF_N_noReset_map/o_i_66_n_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I0_O)        0.124    10.153 r  Ybox_map/DFF_N_noReset_map/o_i_42/O
                         net (fo=3, routed)           0.463    10.616    Ybox_map/DFF_N_noReset_map/o_8
    SLICE_X36Y51         LUT5 (Prop_lut5_I0_O)        0.124    10.740 r  Ybox_map/DFF_N_noReset_map/o_i_37/O
                         net (fo=3, routed)           0.439    11.179    Ybox_map/DFF_N_noReset_map/o_2
    SLICE_X38Y51         LUT5 (Prop_lut5_I0_O)        0.124    11.303 r  Ybox_map/DFF_N_noReset_map/o_i_32/O
                         net (fo=3, routed)           0.176    11.479    Xbox_map/DFF_N_noReset_map/q_reg[5]_P_0
    SLICE_X38Y51         LUT5 (Prop_lut5_I0_O)        0.124    11.603 r  Xbox_map/DFF_N_noReset_map/o_i_9/O
                         net (fo=2, routed)           0.806    12.409    mul/A[7]
    DSP48_X1Y20          DSP48E1                                      r  mul/o/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       14.000    14.000 r  
    J18                                               0.000    14.000 r  clk (IN)
                         net (fo=0)                   0.000    14.000    clk
    J18                  IBUF (Prop_ibuf_I_O)         1.408    15.408 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    17.288    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.379 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.577    18.956    mul/clk_IBUF_BUFG
    DSP48_X1Y20          DSP48E1                                      r  mul/o/CLK
                         clock pessimism              0.391    19.347    
                         clock uncertainty           -0.035    19.312    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -3.722    15.590    mul/o
  -------------------------------------------------------------------
                         required time                         15.590    
                         arrival time                         -12.409    
  -------------------------------------------------------------------
                         slack                                  3.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Zbox_map/DFF_N_map/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            Zbox_map/DFF_N_map/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.874    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.900 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.586     1.485    Zbox_map/DFF_N_map/clk_IBUF_BUFG
    SLICE_X38Y32         FDCE                                         r  Zbox_map/DFF_N_map/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  Zbox_map/DFF_N_map/q_reg[3]/Q
                         net (fo=2, routed)           0.175     1.825    Counter_map/DFF_N_MAP/q_reg[7][3]
    SLICE_X38Y32         LUT6 (Prop_lut6_I1_O)        0.045     1.870 r  Counter_map/DFF_N_MAP/q[3]_i_1/O
                         net (fo=2, routed)           0.000     1.870    Zbox_map/DFF_N_map/q_reg[12]_0[3]
    SLICE_X38Y32         FDCE                                         r  Zbox_map/DFF_N_map/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.117    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.853     1.999    Zbox_map/DFF_N_map/clk_IBUF_BUFG
    SLICE_X38Y32         FDCE                                         r  Zbox_map/DFF_N_map/q_reg[3]/C
                         clock pessimism             -0.514     1.485    
    SLICE_X38Y32         FDCE (Hold_fdce_C_D)         0.120     1.605    Zbox_map/DFF_N_map/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 Zbox_map/DFF_N_map/q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            Zbox_map/DFF_N_map/q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.874    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.900 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.587     1.486    Zbox_map/DFF_N_map/clk_IBUF_BUFG
    SLICE_X42Y31         FDCE                                         r  Zbox_map/DFF_N_map/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  Zbox_map/DFF_N_map/q_reg[13]/Q
                         net (fo=3, routed)           0.186     1.837    Zbox_map/DFF_N_map/reg_out[13]
    SLICE_X42Y31         LUT5 (Prop_lut5_I3_O)        0.045     1.882 r  Zbox_map/DFF_N_map/q[14]_i_1/O
                         net (fo=2, routed)           0.000     1.882    Zbox_map/DFF_N_map/D[1]
    SLICE_X42Y31         FDCE                                         r  Zbox_map/DFF_N_map/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.117    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.854     2.000    Zbox_map/DFF_N_map/clk_IBUF_BUFG
    SLICE_X42Y31         FDCE                                         r  Zbox_map/DFF_N_map/q_reg[14]/C
                         clock pessimism             -0.514     1.486    
    SLICE_X42Y31         FDCE (Hold_fdce_C_D)         0.121     1.607    Zbox_map/DFF_N_map/q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 Zbox_map/DFF_N_map/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            Zbox_map/DFF_N_map/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.874    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.900 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.588     1.487    Zbox_map/DFF_N_map/clk_IBUF_BUFG
    SLICE_X40Y32         FDCE                                         r  Zbox_map/DFF_N_map/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y32         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  Zbox_map/DFF_N_map/q_reg[2]/Q
                         net (fo=2, routed)           0.185     1.813    Counter_map/DFF_N_MAP/q_reg[7][2]
    SLICE_X40Y32         LUT6 (Prop_lut6_I5_O)        0.045     1.858 r  Counter_map/DFF_N_MAP/q[2]_i_1/O
                         net (fo=2, routed)           0.000     1.858    Zbox_map/DFF_N_map/q_reg[12]_0[2]
    SLICE_X40Y32         FDCE                                         r  Zbox_map/DFF_N_map/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.117    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.855     2.001    Zbox_map/DFF_N_map/clk_IBUF_BUFG
    SLICE_X40Y32         FDCE                                         r  Zbox_map/DFF_N_map/q_reg[2]/C
                         clock pessimism             -0.514     1.487    
    SLICE_X40Y32         FDCE (Hold_fdce_C_D)         0.091     1.578    Zbox_map/DFF_N_map/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 Zbox_map/DFF_N_map/q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            Zbox_map/DFF_N_map/q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.870%)  route 0.195ns (51.130%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.874    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.900 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.587     1.486    Zbox_map/DFF_N_map/clk_IBUF_BUFG
    SLICE_X40Y31         FDCE                                         r  Zbox_map/DFF_N_map/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  Zbox_map/DFF_N_map/q_reg[8]/Q
                         net (fo=4, routed)           0.195     1.822    Ybox_map/DFF_N_noReset_map/q_reg[12][0]
    SLICE_X40Y31         LUT5 (Prop_lut5_I1_O)        0.045     1.867 r  Ybox_map/DFF_N_noReset_map/q[8]_i_1/O
                         net (fo=2, routed)           0.000     1.867    Zbox_map/DFF_N_map/q_reg[12]_0[8]
    SLICE_X40Y31         FDCE                                         r  Zbox_map/DFF_N_map/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.117    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.854     2.000    Zbox_map/DFF_N_map/clk_IBUF_BUFG
    SLICE_X40Y31         FDCE                                         r  Zbox_map/DFF_N_map/q_reg[8]/C
                         clock pessimism             -0.514     1.486    
    SLICE_X40Y31         FDCE (Hold_fdce_C_D)         0.091     1.577    Zbox_map/DFF_N_map/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 en_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            rho_OBUF[23]_inst_i_2/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.246ns (58.763%)  route 0.173ns (41.237%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.874    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.900 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.595     1.494    clk_IBUF_BUFG
    SLICE_X42Y47         FDCE                                         r  en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDCE (Prop_fdce_C_Q)         0.148     1.642 r  en_reg_reg/Q
                         net (fo=35, routed)          0.173     1.815    en
    SLICE_X42Y47         LUT2 (Prop_lut2_I0_O)        0.098     1.913 r  rho_OBUF[23]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.913    rho_OBUF[23]_inst_i_3_n_0
    SLICE_X42Y47         FDCE                                         r  rho_OBUF[23]_inst_i_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.117    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.864     2.010    clk_IBUF_BUFG
    SLICE_X42Y47         FDCE                                         r  rho_OBUF[23]_inst_i_2/C
                         clock pessimism             -0.516     1.494    
    SLICE_X42Y47         FDCE (Hold_fdce_C_D)         0.121     1.615    rho_OBUF[23]_inst_i_2
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 en_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            en_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.249ns (57.758%)  route 0.182ns (42.242%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.874    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.900 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.595     1.494    clk_IBUF_BUFG
    SLICE_X42Y47         FDCE                                         r  en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDCE (Prop_fdce_C_Q)         0.148     1.642 r  en_reg_reg/Q
                         net (fo=35, routed)          0.182     1.824    Counter_map/DFF_N_MAP/en
    SLICE_X42Y47         LUT5 (Prop_lut5_I4_O)        0.101     1.925 r  Counter_map/DFF_N_MAP/en_reg_i_1/O
                         net (fo=1, routed)           0.000     1.925    Counter_map_n_14
    SLICE_X42Y47         FDCE                                         r  en_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.117    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.864     2.010    clk_IBUF_BUFG
    SLICE_X42Y47         FDCE                                         r  en_reg_reg/C
                         clock pessimism             -0.516     1.494    
    SLICE_X42Y47         FDCE (Hold_fdce_C_D)         0.131     1.625    en_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 Counter_map/DFF_N_MAP/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            Counter_map/DFF_N_MAP/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.207ns (46.832%)  route 0.235ns (53.168%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.874    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.900 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.588     1.487    Counter_map/DFF_N_MAP/clk_IBUF_BUFG
    SLICE_X42Y32         FDCE                                         r  Counter_map/DFF_N_MAP/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDCE (Prop_fdce_C_Q)         0.164     1.651 r  Counter_map/DFF_N_MAP/q_reg[2]/Q
                         net (fo=56, routed)          0.235     1.886    Counter_map/DFF_N_MAP/Q[2]
    SLICE_X42Y32         LUT3 (Prop_lut3_I0_O)        0.043     1.929 r  Counter_map/DFF_N_MAP/q[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.929    Counter_map/DFF_N_MAP/fullAdder_out[2]
    SLICE_X42Y32         FDCE                                         r  Counter_map/DFF_N_MAP/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.117    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.855     2.001    Counter_map/DFF_N_MAP/clk_IBUF_BUFG
    SLICE_X42Y32         FDCE                                         r  Counter_map/DFF_N_MAP/q_reg[2]/C
                         clock pessimism             -0.514     1.487    
    SLICE_X42Y32         FDCE (Hold_fdce_C_D)         0.133     1.620    Counter_map/DFF_N_MAP/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 en_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            mul/o/CEP
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.148ns (25.205%)  route 0.439ns (74.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.874    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.900 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.595     1.494    clk_IBUF_BUFG
    SLICE_X42Y47         FDCE                                         r  en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDCE (Prop_fdce_C_Q)         0.148     1.642 r  en_reg_reg/Q
                         net (fo=35, routed)          0.439     2.081    mul/en
    DSP48_X1Y20          DSP48E1                                      r  mul/o/CEP
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.117    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.919     2.065    mul/clk_IBUF_BUFG
    DSP48_X1Y20          DSP48E1                                      r  mul/o/CLK
                         clock pessimism             -0.247     1.818    
    DSP48_X1Y20          DSP48E1 (Hold_dsp48e1_CLK_CEP)
                                                     -0.057     1.761    mul/o
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 Zbox_map/DFF_N_map/q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            Zbox_map/DFF_N_map/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.711%)  route 0.230ns (55.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.874    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.900 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.586     1.485    Zbox_map/DFF_N_map/clk_IBUF_BUFG
    SLICE_X39Y32         FDCE                                         r  Zbox_map/DFF_N_map/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  Zbox_map/DFF_N_map/q_reg[5]/Q
                         net (fo=2, routed)           0.230     1.856    Counter_map/DFF_N_MAP/q_reg[7][5]
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.045     1.901 r  Counter_map/DFF_N_MAP/q[5]_i_1/O
                         net (fo=2, routed)           0.000     1.901    Zbox_map/DFF_N_map/q_reg[12]_0[5]
    SLICE_X39Y32         FDCE                                         r  Zbox_map/DFF_N_map/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.117    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.853     1.999    Zbox_map/DFF_N_map/clk_IBUF_BUFG
    SLICE_X39Y32         FDCE                                         r  Zbox_map/DFF_N_map/q_reg[5]/C
                         clock pessimism             -0.514     1.485    
    SLICE_X39Y32         FDCE (Hold_fdce_C_D)         0.092     1.577    Zbox_map/DFF_N_map/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 Ybox_map/DFF_N_noReset_map/q_reg[7]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Destination:            Ybox_map/DFF_N_noReset_map/q_reg[7]_P/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@7.000ns period=14.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.231ns (54.022%)  route 0.197ns (45.978%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    J18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.874    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.900 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.588     1.487    Ybox_map/DFF_N_noReset_map/clk_IBUF_BUFG
    SLICE_X41Y55         FDPE                                         r  Ybox_map/DFF_N_noReset_map/q_reg[7]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDPE (Prop_fdpe_C_Q)         0.141     1.628 r  Ybox_map/DFF_N_noReset_map/q_reg[7]_P/Q
                         net (fo=1, routed)           0.109     1.738    Ybox_map/DFF_N_noReset_map/q_reg[7]_P_n_0
    SLICE_X41Y55         LUT3 (Prop_lut3_I0_O)        0.045     1.783 r  Ybox_map/DFF_N_noReset_map/q[7]_C_i_3/O
                         net (fo=7, routed)           0.087     1.870    Ybox_map/DFF_N_noReset_map/y_i[7]
    SLICE_X41Y55         LUT5 (Prop_lut5_I1_O)        0.045     1.915 r  Ybox_map/DFF_N_noReset_map/q[7]_C_i_1/O
                         net (fo=2, routed)           0.000     1.915    Ybox_map/DFF_N_noReset_map/q[7]_C_i_1_n_0
    SLICE_X41Y55         FDPE                                         r  Ybox_map/DFF_N_noReset_map/q_reg[7]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    J18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    J18                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.117    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.146 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.858     2.004    Ybox_map/DFF_N_noReset_map/clk_IBUF_BUFG
    SLICE_X41Y55         FDPE                                         r  Ybox_map/DFF_N_noReset_map/q_reg[7]_P/C
                         clock pessimism             -0.517     1.487    
    SLICE_X41Y55         FDPE (Hold_fdpe_C_D)         0.091     1.578    Ybox_map/DFF_N_noReset_map/q_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.337    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 7.000 }
Period(ns):         14.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         14.000      11.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         14.000      11.846     DSP48_X1Y20     mul/o/CLK
Min Period        n/a     FDCE/C       n/a            1.000         14.000      13.000     SLICE_X42Y47    Counter_map/DFF_N_MAP/q_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         14.000      13.000     SLICE_X40Y50    Counter_map/DFF_N_MAP/q_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         14.000      13.000     SLICE_X42Y32    Counter_map/DFF_N_MAP/q_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         14.000      13.000     SLICE_X42Y47    rho_OBUF[23]_inst_i_2/C
Min Period        n/a     FDCE/C       n/a            1.000         14.000      13.000     SLICE_X42Y26    theta_DFF_N/q_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         14.000      13.000     SLICE_X43Y30    theta_DFF_N/q_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         14.000      13.000     SLICE_X43Y30    theta_DFF_N/q_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         14.000      13.000     SLICE_X42Y26    theta_DFF_N/q_reg[12]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         7.000       6.500      SLICE_X40Y50    Counter_map/DFF_N_MAP/q_reg[1]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         7.000       6.500      SLICE_X43Y29    theta_DFF_N/q_reg[13]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         7.000       6.500      SLICE_X43Y29    theta_DFF_N/q_reg[2]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         7.000       6.500      SLICE_X43Y29    theta_DFF_N/q_reg[31]_lopt_replica_15/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         7.000       6.500      SLICE_X43Y29    theta_DFF_N/q_reg[31]_lopt_replica_16/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         7.000       6.500      SLICE_X42Y29    theta_DFF_N/q_reg[4]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         7.000       6.500      SLICE_X42Y29    theta_DFF_N/q_reg[5]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         7.000       6.500      SLICE_X42Y29    theta_DFF_N/q_reg[6]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         7.000       6.500      SLICE_X42Y29    theta_DFF_N/q_reg[8]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         7.000       6.500      SLICE_X41Y50    Xbox_map/DFF_N_noReset_map/q_reg[11]_C/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         7.000       6.500      SLICE_X43Y31    theta_DFF_N/q_reg[1]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         7.000       6.500      SLICE_X43Y31    theta_DFF_N/q_reg[31]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         7.000       6.500      SLICE_X43Y18    theta_DFF_N/q_reg[31]_lopt_replica/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         7.000       6.500      SLICE_X43Y18    theta_DFF_N/q_reg[31]_lopt_replica_2/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         7.000       6.500      SLICE_X43Y18    theta_DFF_N/q_reg[31]_lopt_replica_3/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         7.000       6.500      SLICE_X43Y18    theta_DFF_N/q_reg[31]_lopt_replica_4/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         7.000       6.500      SLICE_X43Y31    theta_DFF_N/q_reg[7]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         7.000       6.500      SLICE_X41Y31    Zbox_map/DFF_N_map/q_reg[10]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         7.000       6.500      SLICE_X41Y31    Zbox_map/DFF_N_map/q_reg[11]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         7.000       6.500      SLICE_X41Y31    Zbox_map/DFF_N_map/q_reg[12]/C



