Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: L2_cache.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "L2_cache.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "L2_cache"
Output Format                      : NGC
Target Device                      : xc6slx45-3-fgg484

---- Source Options
Top Module Name                    : L2_cache
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/media/olesja/DATA/Cash/cache/L2_tag.vhd" into library work
Parsing entity <L2_tag>.
Parsing architecture <L2_tag_arch> of entity <l2_tag>.
Parsing VHDL file "/media/olesja/DATA/Cash/cache/L2_muu.vhd" into library work
Parsing entity <L2_muu>.
Parsing architecture <L2_muu_arch> of entity <l2_muu>.
Parsing VHDL file "/media/olesja/DATA/Cash/cache/L2_ks.vhd" into library work
Parsing entity <L2_ks>.
Parsing architecture <L2_ks_arch> of entity <l2_ks>.
Parsing VHDL file "/media/olesja/DATA/Cash/cache/ipcore_dir/L2_mem.vhd" into library work
Parsing entity <L2_mem>.
Parsing architecture <L2_mem_a> of entity <l2_mem>.
Parsing VHDL file "/media/olesja/DATA/Cash/cache/L2_cache.vhd" into library work
Parsing entity <L2_cache>.
Parsing architecture <L2_cache_arch> of entity <l2_cache>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <L2_cache> (architecture <L2_cache_arch>) with generics from library <work>.

Elaborating entity <L2_muu> (architecture <L2_muu_arch>) from library <work>.

Elaborating entity <L2_tag> (architecture <L2_tag_arch>) with generics from library <work>.

Elaborating entity <L2_mem> (architecture <L2_mem_a>) from library <work>.

Elaborating entity <L2_ks> (architecture <L2_ks_arch>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <L2_cache>.
    Related source file is "/media/olesja/DATA/Cash/cache/L2_cache.vhd".
        DATASIZE = 128
        TAGSIZE = 3
        INDEXSIZE = 8
    Summary:
	no macro.
Unit <L2_cache> synthesized.

Synthesizing Unit <L2_muu>.
    Related source file is "/media/olesja/DATA/Cash/cache/L2_muu.vhd".
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 5                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | clr (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | st_init                                        |
    | Power Up State     | st_init                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <L2_muu> synthesized.

Synthesizing Unit <L2_tag>.
    Related source file is "/media/olesja/DATA/Cash/cache/L2_tag.vhd".
        TAGSIZE = 3
        INDEXSIZE = 8
    Found 3-bit register for signal <tag_mem<254>>.
    Found 3-bit register for signal <tag_mem<253>>.
    Found 3-bit register for signal <tag_mem<252>>.
    Found 3-bit register for signal <tag_mem<251>>.
    Found 3-bit register for signal <tag_mem<250>>.
    Found 3-bit register for signal <tag_mem<249>>.
    Found 3-bit register for signal <tag_mem<248>>.
    Found 3-bit register for signal <tag_mem<247>>.
    Found 3-bit register for signal <tag_mem<246>>.
    Found 3-bit register for signal <tag_mem<245>>.
    Found 3-bit register for signal <tag_mem<244>>.
    Found 3-bit register for signal <tag_mem<243>>.
    Found 3-bit register for signal <tag_mem<242>>.
    Found 3-bit register for signal <tag_mem<241>>.
    Found 3-bit register for signal <tag_mem<240>>.
    Found 3-bit register for signal <tag_mem<239>>.
    Found 3-bit register for signal <tag_mem<238>>.
    Found 3-bit register for signal <tag_mem<237>>.
    Found 3-bit register for signal <tag_mem<236>>.
    Found 3-bit register for signal <tag_mem<235>>.
    Found 3-bit register for signal <tag_mem<234>>.
    Found 3-bit register for signal <tag_mem<233>>.
    Found 3-bit register for signal <tag_mem<232>>.
    Found 3-bit register for signal <tag_mem<231>>.
    Found 3-bit register for signal <tag_mem<230>>.
    Found 3-bit register for signal <tag_mem<229>>.
    Found 3-bit register for signal <tag_mem<228>>.
    Found 3-bit register for signal <tag_mem<227>>.
    Found 3-bit register for signal <tag_mem<226>>.
    Found 3-bit register for signal <tag_mem<225>>.
    Found 3-bit register for signal <tag_mem<224>>.
    Found 3-bit register for signal <tag_mem<223>>.
    Found 3-bit register for signal <tag_mem<222>>.
    Found 3-bit register for signal <tag_mem<221>>.
    Found 3-bit register for signal <tag_mem<220>>.
    Found 3-bit register for signal <tag_mem<219>>.
    Found 3-bit register for signal <tag_mem<218>>.
    Found 3-bit register for signal <tag_mem<217>>.
    Found 3-bit register for signal <tag_mem<216>>.
    Found 3-bit register for signal <tag_mem<215>>.
    Found 3-bit register for signal <tag_mem<214>>.
    Found 3-bit register for signal <tag_mem<213>>.
    Found 3-bit register for signal <tag_mem<212>>.
    Found 3-bit register for signal <tag_mem<211>>.
    Found 3-bit register for signal <tag_mem<210>>.
    Found 3-bit register for signal <tag_mem<209>>.
    Found 3-bit register for signal <tag_mem<208>>.
    Found 3-bit register for signal <tag_mem<207>>.
    Found 3-bit register for signal <tag_mem<206>>.
    Found 3-bit register for signal <tag_mem<205>>.
    Found 3-bit register for signal <tag_mem<204>>.
    Found 3-bit register for signal <tag_mem<203>>.
    Found 3-bit register for signal <tag_mem<202>>.
    Found 3-bit register for signal <tag_mem<201>>.
    Found 3-bit register for signal <tag_mem<200>>.
    Found 3-bit register for signal <tag_mem<199>>.
    Found 3-bit register for signal <tag_mem<198>>.
    Found 3-bit register for signal <tag_mem<197>>.
    Found 3-bit register for signal <tag_mem<196>>.
    Found 3-bit register for signal <tag_mem<195>>.
    Found 3-bit register for signal <tag_mem<194>>.
    Found 3-bit register for signal <tag_mem<193>>.
    Found 3-bit register for signal <tag_mem<192>>.
    Found 3-bit register for signal <tag_mem<191>>.
    Found 3-bit register for signal <tag_mem<190>>.
    Found 3-bit register for signal <tag_mem<189>>.
    Found 3-bit register for signal <tag_mem<188>>.
    Found 3-bit register for signal <tag_mem<187>>.
    Found 3-bit register for signal <tag_mem<186>>.
    Found 3-bit register for signal <tag_mem<185>>.
    Found 3-bit register for signal <tag_mem<184>>.
    Found 3-bit register for signal <tag_mem<183>>.
    Found 3-bit register for signal <tag_mem<182>>.
    Found 3-bit register for signal <tag_mem<181>>.
    Found 3-bit register for signal <tag_mem<180>>.
    Found 3-bit register for signal <tag_mem<179>>.
    Found 3-bit register for signal <tag_mem<178>>.
    Found 3-bit register for signal <tag_mem<177>>.
    Found 3-bit register for signal <tag_mem<176>>.
    Found 3-bit register for signal <tag_mem<175>>.
    Found 3-bit register for signal <tag_mem<174>>.
    Found 3-bit register for signal <tag_mem<173>>.
    Found 3-bit register for signal <tag_mem<172>>.
    Found 3-bit register for signal <tag_mem<171>>.
    Found 3-bit register for signal <tag_mem<170>>.
    Found 3-bit register for signal <tag_mem<169>>.
    Found 3-bit register for signal <tag_mem<168>>.
    Found 3-bit register for signal <tag_mem<167>>.
    Found 3-bit register for signal <tag_mem<166>>.
    Found 3-bit register for signal <tag_mem<165>>.
    Found 3-bit register for signal <tag_mem<164>>.
    Found 3-bit register for signal <tag_mem<163>>.
    Found 3-bit register for signal <tag_mem<162>>.
    Found 3-bit register for signal <tag_mem<161>>.
    Found 3-bit register for signal <tag_mem<160>>.
    Found 3-bit register for signal <tag_mem<159>>.
    Found 3-bit register for signal <tag_mem<158>>.
    Found 3-bit register for signal <tag_mem<157>>.
    Found 3-bit register for signal <tag_mem<156>>.
    Found 3-bit register for signal <tag_mem<155>>.
    Found 3-bit register for signal <tag_mem<154>>.
    Found 3-bit register for signal <tag_mem<153>>.
    Found 3-bit register for signal <tag_mem<152>>.
    Found 3-bit register for signal <tag_mem<151>>.
    Found 3-bit register for signal <tag_mem<150>>.
    Found 3-bit register for signal <tag_mem<149>>.
    Found 3-bit register for signal <tag_mem<148>>.
    Found 3-bit register for signal <tag_mem<147>>.
    Found 3-bit register for signal <tag_mem<146>>.
    Found 3-bit register for signal <tag_mem<145>>.
    Found 3-bit register for signal <tag_mem<144>>.
    Found 3-bit register for signal <tag_mem<143>>.
    Found 3-bit register for signal <tag_mem<142>>.
    Found 3-bit register for signal <tag_mem<141>>.
    Found 3-bit register for signal <tag_mem<140>>.
    Found 3-bit register for signal <tag_mem<139>>.
    Found 3-bit register for signal <tag_mem<138>>.
    Found 3-bit register for signal <tag_mem<137>>.
    Found 3-bit register for signal <tag_mem<136>>.
    Found 3-bit register for signal <tag_mem<135>>.
    Found 3-bit register for signal <tag_mem<134>>.
    Found 3-bit register for signal <tag_mem<133>>.
    Found 3-bit register for signal <tag_mem<132>>.
    Found 3-bit register for signal <tag_mem<131>>.
    Found 3-bit register for signal <tag_mem<130>>.
    Found 3-bit register for signal <tag_mem<129>>.
    Found 3-bit register for signal <tag_mem<128>>.
    Found 3-bit register for signal <tag_mem<127>>.
    Found 3-bit register for signal <tag_mem<126>>.
    Found 3-bit register for signal <tag_mem<125>>.
    Found 3-bit register for signal <tag_mem<124>>.
    Found 3-bit register for signal <tag_mem<123>>.
    Found 3-bit register for signal <tag_mem<122>>.
    Found 3-bit register for signal <tag_mem<121>>.
    Found 3-bit register for signal <tag_mem<120>>.
    Found 3-bit register for signal <tag_mem<119>>.
    Found 3-bit register for signal <tag_mem<118>>.
    Found 3-bit register for signal <tag_mem<117>>.
    Found 3-bit register for signal <tag_mem<116>>.
    Found 3-bit register for signal <tag_mem<115>>.
    Found 3-bit register for signal <tag_mem<114>>.
    Found 3-bit register for signal <tag_mem<113>>.
    Found 3-bit register for signal <tag_mem<112>>.
    Found 3-bit register for signal <tag_mem<111>>.
    Found 3-bit register for signal <tag_mem<110>>.
    Found 3-bit register for signal <tag_mem<109>>.
    Found 3-bit register for signal <tag_mem<108>>.
    Found 3-bit register for signal <tag_mem<107>>.
    Found 3-bit register for signal <tag_mem<106>>.
    Found 3-bit register for signal <tag_mem<105>>.
    Found 3-bit register for signal <tag_mem<104>>.
    Found 3-bit register for signal <tag_mem<103>>.
    Found 3-bit register for signal <tag_mem<102>>.
    Found 3-bit register for signal <tag_mem<101>>.
    Found 3-bit register for signal <tag_mem<100>>.
    Found 3-bit register for signal <tag_mem<99>>.
    Found 3-bit register for signal <tag_mem<98>>.
    Found 3-bit register for signal <tag_mem<97>>.
    Found 3-bit register for signal <tag_mem<96>>.
    Found 3-bit register for signal <tag_mem<95>>.
    Found 3-bit register for signal <tag_mem<94>>.
    Found 3-bit register for signal <tag_mem<93>>.
    Found 3-bit register for signal <tag_mem<92>>.
    Found 3-bit register for signal <tag_mem<91>>.
    Found 3-bit register for signal <tag_mem<90>>.
    Found 3-bit register for signal <tag_mem<89>>.
    Found 3-bit register for signal <tag_mem<88>>.
    Found 3-bit register for signal <tag_mem<87>>.
    Found 3-bit register for signal <tag_mem<86>>.
    Found 3-bit register for signal <tag_mem<85>>.
    Found 3-bit register for signal <tag_mem<84>>.
    Found 3-bit register for signal <tag_mem<83>>.
    Found 3-bit register for signal <tag_mem<82>>.
    Found 3-bit register for signal <tag_mem<81>>.
    Found 3-bit register for signal <tag_mem<80>>.
    Found 3-bit register for signal <tag_mem<79>>.
    Found 3-bit register for signal <tag_mem<78>>.
    Found 3-bit register for signal <tag_mem<77>>.
    Found 3-bit register for signal <tag_mem<76>>.
    Found 3-bit register for signal <tag_mem<75>>.
    Found 3-bit register for signal <tag_mem<74>>.
    Found 3-bit register for signal <tag_mem<73>>.
    Found 3-bit register for signal <tag_mem<72>>.
    Found 3-bit register for signal <tag_mem<71>>.
    Found 3-bit register for signal <tag_mem<70>>.
    Found 3-bit register for signal <tag_mem<69>>.
    Found 3-bit register for signal <tag_mem<68>>.
    Found 3-bit register for signal <tag_mem<67>>.
    Found 3-bit register for signal <tag_mem<66>>.
    Found 3-bit register for signal <tag_mem<65>>.
    Found 3-bit register for signal <tag_mem<64>>.
    Found 3-bit register for signal <tag_mem<63>>.
    Found 3-bit register for signal <tag_mem<62>>.
    Found 3-bit register for signal <tag_mem<61>>.
    Found 3-bit register for signal <tag_mem<60>>.
    Found 3-bit register for signal <tag_mem<59>>.
    Found 3-bit register for signal <tag_mem<58>>.
    Found 3-bit register for signal <tag_mem<57>>.
    Found 3-bit register for signal <tag_mem<56>>.
    Found 3-bit register for signal <tag_mem<55>>.
    Found 3-bit register for signal <tag_mem<54>>.
    Found 3-bit register for signal <tag_mem<53>>.
    Found 3-bit register for signal <tag_mem<52>>.
    Found 3-bit register for signal <tag_mem<51>>.
    Found 3-bit register for signal <tag_mem<50>>.
    Found 3-bit register for signal <tag_mem<49>>.
    Found 3-bit register for signal <tag_mem<48>>.
    Found 3-bit register for signal <tag_mem<47>>.
    Found 3-bit register for signal <tag_mem<46>>.
    Found 3-bit register for signal <tag_mem<45>>.
    Found 3-bit register for signal <tag_mem<44>>.
    Found 3-bit register for signal <tag_mem<43>>.
    Found 3-bit register for signal <tag_mem<42>>.
    Found 3-bit register for signal <tag_mem<41>>.
    Found 3-bit register for signal <tag_mem<40>>.
    Found 3-bit register for signal <tag_mem<39>>.
    Found 3-bit register for signal <tag_mem<38>>.
    Found 3-bit register for signal <tag_mem<37>>.
    Found 3-bit register for signal <tag_mem<36>>.
    Found 3-bit register for signal <tag_mem<35>>.
    Found 3-bit register for signal <tag_mem<34>>.
    Found 3-bit register for signal <tag_mem<33>>.
    Found 3-bit register for signal <tag_mem<32>>.
    Found 3-bit register for signal <tag_mem<31>>.
    Found 3-bit register for signal <tag_mem<30>>.
    Found 3-bit register for signal <tag_mem<29>>.
    Found 3-bit register for signal <tag_mem<28>>.
    Found 3-bit register for signal <tag_mem<27>>.
    Found 3-bit register for signal <tag_mem<26>>.
    Found 3-bit register for signal <tag_mem<25>>.
    Found 3-bit register for signal <tag_mem<24>>.
    Found 3-bit register for signal <tag_mem<23>>.
    Found 3-bit register for signal <tag_mem<22>>.
    Found 3-bit register for signal <tag_mem<21>>.
    Found 3-bit register for signal <tag_mem<20>>.
    Found 3-bit register for signal <tag_mem<19>>.
    Found 3-bit register for signal <tag_mem<18>>.
    Found 3-bit register for signal <tag_mem<17>>.
    Found 3-bit register for signal <tag_mem<16>>.
    Found 3-bit register for signal <tag_mem<15>>.
    Found 3-bit register for signal <tag_mem<14>>.
    Found 3-bit register for signal <tag_mem<13>>.
    Found 3-bit register for signal <tag_mem<12>>.
    Found 3-bit register for signal <tag_mem<11>>.
    Found 3-bit register for signal <tag_mem<10>>.
    Found 3-bit register for signal <tag_mem<9>>.
    Found 3-bit register for signal <tag_mem<8>>.
    Found 3-bit register for signal <tag_mem<7>>.
    Found 3-bit register for signal <tag_mem<6>>.
    Found 3-bit register for signal <tag_mem<5>>.
    Found 3-bit register for signal <tag_mem<4>>.
    Found 3-bit register for signal <tag_mem<3>>.
    Found 3-bit register for signal <tag_mem<2>>.
    Found 3-bit register for signal <tag_mem<1>>.
    Found 3-bit register for signal <tag_mem<0>>.
    Found 256-bit register for signal <valid>.
    Found 3-bit register for signal <tag_mem<255>>.
INFO:Xst:3019 - HDL ADVISOR - 768 flip-flops were inferred for signal <tag_mem>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 3-bit 256-to-1 multiplexer for signal <cur_block> created at line 56.
    Found 1-bit 256-to-1 multiplexer for signal <bitv> created at line 57.
    Found 3-bit comparator equal for signal <cur_block[2]_addr[10]_equal_1032_o> created at line 72
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred 258 Multiplexer(s).
Unit <L2_tag> synthesized.

Synthesizing Unit <L2_ks>.
    Related source file is "/media/olesja/DATA/Cash/cache/L2_ks.vhd".
        DATASIZE = 128
    Summary:
	inferred   1 Multiplexer(s).
Unit <L2_ks> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 257
 256-bit register                                      : 1
 3-bit register                                        : 256
# Comparators                                          : 1
 3-bit comparator equal                                : 1
# Multiplexers                                         : 259
 1-bit 2-to-1 multiplexer                              : 256
 1-bit 256-to-1 multiplexer                            : 1
 128-bit 2-to-1 multiplexer                            : 1
 3-bit 256-to-1 multiplexer                            : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/L2_mem.ngc>.
Loading core <L2_mem> for timing and area information for instance <DATA_MEM>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 1024
 Flip-Flops                                            : 1024
# Comparators                                          : 1
 3-bit comparator equal                                : 1
# Multiplexers                                         : 259
 1-bit 2-to-1 multiplexer                              : 256
 1-bit 256-to-1 multiplexer                            : 1
 128-bit 2-to-1 multiplexer                            : 1
 3-bit 256-to-1 multiplexer                            : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:3]> with user encoding.
------------------------
 State      | Encoding
------------------------
 st_init    | 000
 st_load    | 001
 st_read    | 010
 st_write   | 011
 st_opwrite | 100
------------------------

Optimizing unit <L2_cache> ...

Optimizing unit <L2_tag> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block L2_cache, actual ratio is 6.
FlipFlop MUU/state_FSM_FFd2 has been replicated 1 time(s)
FlipFlop MUU/state_FSM_FFd3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1029
 Flip-Flops                                            : 1029

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : L2_cache.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1172
#      GND                         : 1
#      LUT2                        : 3
#      LUT3                        : 10
#      LUT4                        : 131
#      LUT5                        : 545
#      LUT6                        : 277
#      MUXF7                       : 137
#      MUXF8                       : 67
#      VCC                         : 1
# FlipFlops/Latches                : 1029
#      FDR                         : 5
#      FDRE                        : 1024
# RAMS                             : 2
#      RAMB16BWER                  : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 541
#      IBUF                        : 271
#      OBUF                        : 270

Device utilization summary:
---------------------------

Selected Device : 6slx45fgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1029  out of  54576     1%  
 Number of Slice LUTs:                  966  out of  27288     3%  
    Number used as Logic:               966  out of  27288     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1289
   Number with an unused Flip Flop:     260  out of   1289    20%  
   Number with an unused LUT:           323  out of   1289    25%  
   Number of fully used LUT-FF pairs:   706  out of   1289    54%  
   Number of unique control sets:       259

IO Utilization: 
 Number of IOs:                         542
 Number of bonded IOBs:                 542  out of    316   171% (*) 

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of    116     1%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1031  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.045ns (Maximum Frequency: 198.224MHz)
   Minimum input arrival time before clock: 7.428ns
   Maximum output required time after clock: 5.983ns
   Maximum combinational path delay: 6.873ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.045ns (frequency: 198.224MHz)
  Total number of paths / destination ports: 6711 / 1431
-------------------------------------------------------------------------
Delay:               5.045ns (Levels of Logic = 8)
  Source:            TAG_MEM/tag_mem_238_0 (FF)
  Destination:       MUU/state_FSM_FFd2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: TAG_MEM/tag_mem_238_0 to MUU/state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.447   0.827  TAG_MEM/tag_mem_238_0 (TAG_MEM/tag_mem_238_0)
     LUT6:I2->O            1   0.203   0.000  TAG_MEM/Mmux_cur_block_113 (TAG_MEM/Mmux_cur_block_113)
     MUXF7:I1->O           1   0.140   0.000  TAG_MEM/Mmux_cur_block_10_f7_1 (TAG_MEM/Mmux_cur_block_10_f72)
     MUXF8:I1->O           1   0.152   0.827  TAG_MEM/Mmux_cur_block_9_f8_0 (TAG_MEM/Mmux_cur_block_9_f81)
     LUT6:I2->O            1   0.203   0.000  TAG_MEM/Mmux_cur_block_4 (TAG_MEM/Mmux_cur_block_4)
     MUXF7:I1->O           1   0.140   0.000  TAG_MEM/Mmux_cur_block_3_f7 (TAG_MEM/Mmux_cur_block_3_f7)
     MUXF8:I1->O           2   0.152   0.864  TAG_MEM/Mmux_cur_block_2_f8 (TAG_MEM/cur_block<0>)
     LUT6:I2->O            1   0.203   0.580  TAG_MEM/hit_SW3 (N7)
     LUT6:I5->O            2   0.205   0.000  MUU/state_FSM_FFd2-In (MUU/state_FSM_FFd2-In)
     FDR:D                     0.102          MUU/state_FSM_FFd2
    ----------------------------------------
    Total                      5.045ns (1.947ns logic, 3.098ns route)
                                       (38.6% logic, 61.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 14348 / 3258
-------------------------------------------------------------------------
Offset:              7.428ns (Levels of Logic = 9)
  Source:            addr<1> (PAD)
  Destination:       MUU/state_FSM_FFd2 (FF)
  Destination Clock: clk rising

  Data Path: addr<1> to MUU/state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           293   1.222   2.435  addr_1_IBUF (opaddr_1_OBUF)
     LUT6:I0->O            1   0.203   0.000  TAG_MEM/Mmux_cur_block_113 (TAG_MEM/Mmux_cur_block_113)
     MUXF7:I1->O           1   0.140   0.000  TAG_MEM/Mmux_cur_block_10_f7_1 (TAG_MEM/Mmux_cur_block_10_f72)
     MUXF8:I1->O           1   0.152   0.827  TAG_MEM/Mmux_cur_block_9_f8_0 (TAG_MEM/Mmux_cur_block_9_f81)
     LUT6:I2->O            1   0.203   0.000  TAG_MEM/Mmux_cur_block_4 (TAG_MEM/Mmux_cur_block_4)
     MUXF7:I1->O           1   0.140   0.000  TAG_MEM/Mmux_cur_block_3_f7 (TAG_MEM/Mmux_cur_block_3_f7)
     MUXF8:I1->O           2   0.152   0.864  TAG_MEM/Mmux_cur_block_2_f8 (TAG_MEM/cur_block<0>)
     LUT6:I2->O            1   0.203   0.580  TAG_MEM/hit_SW3 (N7)
     LUT6:I5->O            2   0.205   0.000  MUU/state_FSM_FFd2-In (MUU/state_FSM_FFd2-In)
     FDR:D                     0.102          MUU/state_FSM_FFd2
    ----------------------------------------
    Total                      7.428ns (2.722ns logic, 4.706ns route)
                                       (36.6% logic, 63.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 262 / 259
-------------------------------------------------------------------------
Offset:              5.983ns (Levels of Logic = 2)
  Source:            MUU/state_FSM_FFd3 (FF)
  Destination:       ack (PAD)
  Source Clock:      clk rising

  Data Path: MUU/state_FSM_FFd3 to ack
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q            392   0.447   2.183  MUU/state_FSM_FFd3 (MUU/state_FSM_FFd3)
     LUT2:I0->O            1   0.203   0.579  MUU/state_oprd1 (oprd_OBUF)
     OBUF:I->O                 2.571          oprd_OBUF (oprd)
    ----------------------------------------
    Total                      5.983ns (3.221ns logic, 2.762ns route)
                                       (53.8% logic, 46.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Delay:               6.873ns (Levels of Logic = 3)
  Source:            opack (PAD)
  Destination:       ack (PAD)

  Data Path: opack to ack
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           264   1.222   2.296  opack_IBUF (opack_IBUF)
     LUT4:I1->O            1   0.205   0.579  MUU/ack1 (ack_OBUF)
     OBUF:I->O                 2.571          ack_OBUF (ack)
    ----------------------------------------
    Total                      6.873ns (3.998ns logic, 2.875ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.045|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 11.22 secs
 
--> 


Total memory usage is 402176 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

