!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_OUTPUT_MODE	u-ctags	/u-ctags or e-ctags/
!_TAG_PROGRAM_AUTHOR	Universal Ctags Team	//
!_TAG_PROGRAM_NAME	Universal Ctags	/Derived from Exuberant Ctags/
!_TAG_PROGRAM_URL	https://ctags.io/	/official site/
!_TAG_PROGRAM_VERSION	0.0.0	/95975bd1/
AW	accelerator.sv	/^	AW = 32,$/;"	c	module:accelerator
AW	accelerator_tb.sv	/^	AW = 32,$/;"	c	module:accelerator_tb
AW	accelerator_test.sv	/^	AW = 32,$/;"	c	program:accelerator_test
AW	glb_ctrl/data_path.sv	/^	AW = 32,$/;"	c	module:data_path
AW	glb_ctrl/glb_ctrl.sv	/^	AW = 32,$/;"	r	module:glb_ctrl
AW	glb_ctrl/nosyn/axi_if.sv	/^	parameter AW = 32$/;"	c	interface:axi_bus_if
AW	glb_ctrl/nosyn/data_path_tb.sv	/^parameter DW = 32, AW = 32,$/;"	c	module:data_path_tb
AW	glb_ctrl/nosyn/data_path_test.sv	/^	AW = 32,$/;"	r	program:data_path_test
AW	glb_ctrl/nosyn/data_pool.sv	/^	AW = 32$/;"	c	module:sdram_sim
AW	glb_ctrl\\data_path.sv	/^	AW = 32,$/;"	c	module:data_path
AW	glb_ctrl\\glb_ctrl.sv	/^	AW = 32,$/;"	r	module:glb_ctrl
AW	glb_ctrl\\nosyn\\axi_if.sv	/^	parameter AW = 32$/;"	c	interface:axi_bus_if
AW	glb_ctrl\\nosyn\\data_path_tb.sv	/^parameter DW = 32, AW = 32,$/;"	c	module:data_path_tb
AW	glb_ctrl\\nosyn\\data_path_test.sv	/^	AW = 32,$/;"	r	program:data_path_test
AW	glb_ctrl\\nosyn\\data_pool.sv	/^	AW = 32$/;"	c	module:sdram_sim
AW	input_buffer/addr_gen.sv	/^	AW = 32,$/;"	c	module:addr_gen
AW	input_buffer/addr_gen_tb.sv	/^parameter AW = 32, KSIZE = 3, POX = 15, POY = 3, STRIDE = 2, IW = 224, IH = 224, BURST = 32;$/;"	c	module:addr_gen_tb
AW	input_buffer/axi_bus_sim.sv	/^	parameter AW = 32,$/;"	c	module:axi_bus_sim
AW	input_buffer/input_buffer.sv	/^	AW = 32,$/;"	c	module:input_buffer
AW	input_buffer/input_buffer_tb.sv	/^	AW = 32,$/;"	c	module:input_buffer_tb
AW	input_buffer\\addr_gen.sv	/^	AW = 32,$/;"	c	module:addr_gen
AW	input_buffer\\addr_gen_tb.sv	/^parameter AW = 32, KSIZE = 3, POX = 15, POY = 3, STRIDE = 2, IW = 224, IH = 224, BURST = 32;$/;"	c	module:addr_gen_tb
AW	input_buffer\\axi_bus_sim.sv	/^	parameter AW = 32,$/;"	c	module:axi_bus_sim
AW	input_buffer\\input_buffer.sv	/^	AW = 32,$/;"	c	module:input_buffer
AW	input_buffer\\input_buffer_tb.sv	/^	AW = 32,$/;"	c	module:input_buffer_tb
AW	weight_buffer/axi_bus_sim.sv	/^	parameter AW = 32$/;"	c	module:axi_bus_sim
AW	weight_buffer/dwaddr_gen.sv	/^	parameter AW = 32,$/;"	c	module:dwaddr_gen
AW	weight_buffer/weight_buffer.sv	/^	parameter AW = 32,$/;"	c	module:weight_buffer
AW	weight_buffer/weight_buffer_tb.sv	/^parameter DW = 32, AW = 32, KSIZE = 3, BURST = 32;$/;"	c	module:weight_buffer_tb
AW	weight_buffer\\axi_bus_sim.sv	/^	parameter AW = 32$/;"	c	module:axi_bus_sim
AW	weight_buffer\\dwaddr_gen.sv	/^	parameter AW = 32,$/;"	c	module:dwaddr_gen
AW	weight_buffer\\weight_buffer.sv	/^	parameter AW = 32,$/;"	c	module:weight_buffer
AW	weight_buffer\\weight_buffer_tb.sv	/^parameter DW = 32, AW = 32, KSIZE = 3, BURST = 32;$/;"	c	module:weight_buffer_tb
BLK_IN_ROW	input_buffer/addr_gen.sv	/^localparam BLK_IN_ROW = IW \/ BUFW;$/;"	c	module:addr_gen
BLK_IN_ROW	input_buffer\\addr_gen.sv	/^localparam BLK_IN_ROW = IW \/ BUFW;$/;"	c	module:addr_gen
BLK_ROW_IN_MAP	input_buffer/addr_gen.sv	/^localparam BLK_ROW_IN_MAP = IH \/ LM;$/;"	c	module:addr_gen
BLK_ROW_IN_MAP	input_buffer\\addr_gen.sv	/^localparam BLK_ROW_IN_MAP = IH \/ LM;$/;"	c	module:addr_gen
BR	data_router/buffer_if.sv	/^localparam RR = 2'b00, BR = 2'b01, RP = 2'b10, NE = 2'b11;$/;"	c	module:buffer_if
BR	data_router/data_router_if_sim.sv	/^localparam RR = 2'b00, BR = 2'b01, RP = 2'b10, NE = 2'b11;$/;"	c	module:data_router_if_sim
BR	data_router\\buffer_if.sv	/^localparam RR = 2'b00, BR = 2'b01, RP = 2'b10, NE = 2'b11;$/;"	c	module:buffer_if
BR	data_router\\data_router_if_sim.sv	/^localparam RR = 2'b00, BR = 2'b01, RP = 2'b10, NE = 2'b11;$/;"	c	module:data_router_if_sim
BR	input_buffer/data_router_if_sim.sv	/^localparam RR = 2'b00, BR = 2'b01, RP = 2'b10, NE = 2'b11;$/;"	c	module:data_router_if_sim
BR	input_buffer\\data_router_if_sim.sv	/^localparam RR = 2'b00, BR = 2'b01, RP = 2'b10, NE = 2'b11;$/;"	c	module:data_router_if_sim
BUFH	accelerator.sv	/^	localparam BUFH = 2*STRIDE;$/;"	c	module:accelerator
BUFH	data_router/data_router_if_sim.sv	/^	parameter BUFH = 3,$/;"	c	module:data_router_if_sim
BUFH	data_router/data_router_tb.sv	/^parameter BUFH = STRIDE+1;$/;"	c	module:data_router_tb
BUFH	data_router\\data_router_if_sim.sv	/^	parameter BUFH = 3,$/;"	c	module:data_router_if_sim
BUFH	data_router\\data_router_tb.sv	/^parameter BUFH = STRIDE+1;$/;"	c	module:data_router_tb
BUFH	glb_ctrl/glb_ctrl.sv	/^	BUFH = 4$/;"	r	module:glb_ctrl
BUFH	glb_ctrl/nosyn/data_path_test.sv	/^	BUFH = 4$/;"	r	program:data_path_test
BUFH	glb_ctrl\\glb_ctrl.sv	/^	BUFH = 4$/;"	r	module:glb_ctrl
BUFH	glb_ctrl\\nosyn\\data_path_test.sv	/^	BUFH = 4$/;"	r	program:data_path_test
BUFH	input_buffer/addr_gen.sv	/^localparam BUFH = STRIDE+1;$/;"	c	module:addr_gen
BUFH	input_buffer/data_router_if_sim.sv	/^BUFH = 2*STRIDE,$/;"	c	module:data_router_if_sim
BUFH	input_buffer/input_buffer_tb.sv	/^const int BUFH = 4, LM = (STRIDE + 1) * POY - STRIDE;$/;"	r	module:input_buffer_tb
BUFH	input_buffer/sender.sv	/^BUFH = 2*STRIDE,$/;"	c	module:sender
BUFH	input_buffer\\addr_gen.sv	/^localparam BUFH = STRIDE+1;$/;"	c	module:addr_gen
BUFH	input_buffer\\data_router_if_sim.sv	/^BUFH = 2*STRIDE,$/;"	c	module:data_router_if_sim
BUFH	input_buffer\\input_buffer_tb.sv	/^const int BUFH = 4, LM = (STRIDE + 1) * POY - STRIDE;$/;"	r	module:input_buffer_tb
BUFH	input_buffer\\sender.sv	/^BUFH = 2*STRIDE,$/;"	c	module:sender
BUFW	accelerator.sv	/^	localparam BUFW = BURST;$/;"	c	module:accelerator
BUFW	data_router/data_router.sv	/^	parameter BUFW = 32,$/;"	c	module:data_router
BUFW	data_router/data_router_if_sim.sv	/^	parameter BUFW = 32,$/;"	c	module:data_router_if_sim
BUFW	data_router/data_router_tb.sv	/^	BUFW = 48,$/;"	c	module:data_router_tb
BUFW	data_router/mux.sv	/^	parameter BUFW = 32$/;"	c	module:mux
BUFW	data_router/reg_array.sv	/^	parameter BUFW = 32,$/;"	c	module:reg_array
BUFW	data_router/syn_fifo.sv	/^	parameter BUFW = 32$/;"	c	module:syn_fifo
BUFW	data_router\\data_router.sv	/^	parameter BUFW = 32,$/;"	c	module:data_router
BUFW	data_router\\data_router_if_sim.sv	/^	parameter BUFW = 32,$/;"	c	module:data_router_if_sim
BUFW	data_router\\data_router_tb.sv	/^	BUFW = 48,$/;"	c	module:data_router_tb
BUFW	data_router\\mux.sv	/^	parameter BUFW = 32$/;"	c	module:mux
BUFW	data_router\\reg_array.sv	/^	parameter BUFW = 32,$/;"	c	module:reg_array
BUFW	data_router\\syn_fifo.sv	/^	parameter BUFW = 32$/;"	c	module:syn_fifo
BUFW	glb_ctrl/data_path.sv	/^localparam BUFW = BURST;$/;"	c	module:data_path
BUFW	glb_ctrl/glb_ctrl.sv	/^	BUFW = 32,$/;"	r	module:glb_ctrl
BUFW	glb_ctrl/nosyn/data_path_tb.sv	/^	BURST = 32, BUFW = BURST;$/;"	c	module:data_path_tb
BUFW	glb_ctrl/nosyn/data_path_test.sv	/^	BUFW = 32,$/;"	r	program:data_path_test
BUFW	glb_ctrl\\data_path.sv	/^localparam BUFW = BURST;$/;"	c	module:data_path
BUFW	glb_ctrl\\glb_ctrl.sv	/^	BUFW = 32,$/;"	r	module:glb_ctrl
BUFW	glb_ctrl\\nosyn\\data_path_tb.sv	/^	BURST = 32, BUFW = BURST;$/;"	c	module:data_path_tb
BUFW	glb_ctrl\\nosyn\\data_path_test.sv	/^	BUFW = 32,$/;"	r	program:data_path_test
BUFW	input_buffer/addr_gen.sv	/^localparam BUFW = BURST;$/;"	c	module:addr_gen
BUFW	input_buffer/data_router_if_sim.sv	/^	BUFW = 32\/\/ bufw = burst$/;"	c	module:data_router_if_sim
BUFW	input_buffer/input_buffer.sv	/^	BUFW = BURST$/;"	c	module:input_buffer
BUFW	input_buffer/input_buffer_tb.sv	/^	BUFW = BURST;$/;"	c	module:input_buffer_tb
BUFW	input_buffer\\addr_gen.sv	/^localparam BUFW = BURST;$/;"	c	module:addr_gen
BUFW	input_buffer\\data_router_if_sim.sv	/^	BUFW = 32\/\/ bufw = burst$/;"	c	module:data_router_if_sim
BUFW	input_buffer\\input_buffer.sv	/^	BUFW = BURST$/;"	c	module:input_buffer
BUFW	input_buffer\\input_buffer_tb.sv	/^	BUFW = BURST;$/;"	c	module:input_buffer_tb
BUFW_EQ_BURST	input_buffer/addr_gen.sv	/^localparam BUFW_EQ_BURST = (BUFW == BURST);$/;"	c	module:addr_gen
BUFW_EQ_BURST	input_buffer\\addr_gen.sv	/^localparam BUFW_EQ_BURST = (BUFW == BURST);$/;"	c	module:addr_gen
BURST	accelerator.sv	/^	BURST = 32,$/;"	c	module:accelerator
BURST	accelerator_tb.sv	/^	BURST = 32,$/;"	c	module:accelerator_tb
BURST	glb_ctrl/data_path.sv	/^	BURST = 32$/;"	c	module:data_path
BURST	glb_ctrl/nosyn/data_path_tb.sv	/^	BURST = 32, BUFW = BURST;$/;"	c	module:data_path_tb
BURST	glb_ctrl\\data_path.sv	/^	BURST = 32$/;"	c	module:data_path
BURST	glb_ctrl\\nosyn\\data_path_tb.sv	/^	BURST = 32, BUFW = BURST;$/;"	c	module:data_path_tb
BURST	input_buffer/addr_gen.sv	/^	BURST = 32$/;"	c	module:addr_gen
BURST	input_buffer/addr_gen_tb.sv	/^parameter AW = 32, KSIZE = 3, POX = 15, POY = 3, STRIDE = 2, IW = 224, IH = 224, BURST = 32;$/;"	c	module:addr_gen_tb
BURST	input_buffer/input_buffer.sv	/^	BURST = 32,$/;"	c	module:input_buffer
BURST	input_buffer/input_buffer_tb.sv	/^	BURST = 32,$/;"	c	module:input_buffer_tb
BURST	input_buffer/sender.sv	/^	parameter BURST = 32,$/;"	c	module:sender
BURST	input_buffer/sender_tb.sv	/^parameter BURST = 32;$/;"	c	module:sender_tb
BURST	input_buffer\\addr_gen.sv	/^	BURST = 32$/;"	c	module:addr_gen
BURST	input_buffer\\addr_gen_tb.sv	/^parameter AW = 32, KSIZE = 3, POX = 15, POY = 3, STRIDE = 2, IW = 224, IH = 224, BURST = 32;$/;"	c	module:addr_gen_tb
BURST	input_buffer\\input_buffer.sv	/^	BURST = 32,$/;"	c	module:input_buffer
BURST	input_buffer\\input_buffer_tb.sv	/^	BURST = 32,$/;"	c	module:input_buffer_tb
BURST	input_buffer\\sender.sv	/^	parameter BURST = 32,$/;"	c	module:sender
BURST	input_buffer\\sender_tb.sv	/^parameter BURST = 32;$/;"	c	module:sender_tb
BURST	weight_buffer/dwaddr_gen.sv	/^	parameter BURST = 16$/;"	c	module:dwaddr_gen
BURST	weight_buffer/weight_buffer.sv	/^	parameter BURST = 16$/;"	c	module:weight_buffer
BURST	weight_buffer/weight_buffer_tb.sv	/^parameter DW = 32, AW = 32, KSIZE = 3, BURST = 32;$/;"	c	module:weight_buffer_tb
BURST	weight_buffer\\dwaddr_gen.sv	/^	parameter BURST = 16$/;"	c	module:dwaddr_gen
BURST	weight_buffer\\weight_buffer.sv	/^	parameter BURST = 16$/;"	c	module:weight_buffer
BURST	weight_buffer\\weight_buffer_tb.sv	/^parameter DW = 32, AW = 32, KSIZE = 3, BURST = 32;$/;"	c	module:weight_buffer_tb
CNN Accelerator	README.md	/^# CNN Accelerator$/;"	c
CON	glb_ctrl/glb_ctrl.sv	/^CON = 3'h2,$/;"	r	module:glb_ctrl
CON	glb_ctrl\\glb_ctrl.sv	/^CON = 3'h2,$/;"	r	module:glb_ctrl
DEPTH	weight_buffer/cyc_fifo.sv	/^	parameter DEPTH = 9$/;"	c	module:cyc_fifo
DEPTH	weight_buffer/cyc_fifo_tb.sv	/^parameter DW = 32, DEPTH = 9;$/;"	c	module:cyc_fifo_tb
DEPTH	weight_buffer\\cyc_fifo.sv	/^	parameter DEPTH = 9$/;"	c	module:cyc_fifo
DEPTH	weight_buffer\\cyc_fifo_tb.sv	/^parameter DW = 32, DEPTH = 9;$/;"	c	module:cyc_fifo_tb
DP	glb_ctrl/nosyn/data_pool.sv	/^	DP = 32*32,$/;"	c	module:sdram_sim
DP	glb_ctrl\\nosyn\\data_pool.sv	/^	DP = 32*32,$/;"	c	module:sdram_sim
DW	accelerator.sv	/^	DW = 32,$/;"	c	module:accelerator
DW	accelerator_tb.sv	/^	DW = 32,$/;"	c	module:accelerator_tb
DW	data_router/data_router.sv	/^	parameter DW = 32,$/;"	c	module:data_router
DW	data_router/data_router_if_sim.sv	/^	parameter DW = 32,$/;"	c	module:data_router_if_sim
DW	data_router/data_router_tb.sv	/^parameter DW = 32,$/;"	c	module:data_router_tb
DW	data_router/mux.sv	/^	parameter DW = 1,$/;"	c	module:mux
DW	data_router/reg_array.sv	/^	parameter DW = 32,$/;"	c	module:reg_array
DW	data_router/syn_fifo.sv	/^	parameter DW = 32,$/;"	c	module:syn_fifo
DW	data_router\\data_router.sv	/^	parameter DW = 32,$/;"	c	module:data_router
DW	data_router\\data_router_if_sim.sv	/^	parameter DW = 32,$/;"	c	module:data_router_if_sim
DW	data_router\\data_router_tb.sv	/^parameter DW = 32,$/;"	c	module:data_router_tb
DW	data_router\\mux.sv	/^	parameter DW = 1,$/;"	c	module:mux
DW	data_router\\reg_array.sv	/^	parameter DW = 32,$/;"	c	module:reg_array
DW	data_router\\syn_fifo.sv	/^	parameter DW = 32,$/;"	c	module:syn_fifo
DW	glb_ctrl/data_path.sv	/^	DW = 32,$/;"	c	module:data_path
DW	glb_ctrl/nosyn/axi_if.sv	/^	parameter DW = 32,$/;"	c	interface:axi_bus_if
DW	glb_ctrl/nosyn/data_path_tb.sv	/^parameter DW = 32, AW = 32,$/;"	c	module:data_path_tb
DW	glb_ctrl/nosyn/data_pool.sv	/^	DW = 32,$/;"	c	module:sdram_sim
DW	glb_ctrl\\data_path.sv	/^	DW = 32,$/;"	c	module:data_path
DW	glb_ctrl\\nosyn\\axi_if.sv	/^	parameter DW = 32,$/;"	c	interface:axi_bus_if
DW	glb_ctrl\\nosyn\\data_path_tb.sv	/^parameter DW = 32, AW = 32,$/;"	c	module:data_path_tb
DW	glb_ctrl\\nosyn\\data_pool.sv	/^	DW = 32,$/;"	c	module:sdram_sim
DW	input_buffer/axi_bus_sim.sv	/^	parameter DW = 32,$/;"	c	module:axi_bus_sim
DW	input_buffer/data_router_if_sim.sv	/^	parameter DW = 32,$/;"	c	module:data_router_if_sim
DW	input_buffer/input_buffer.sv	/^	DW = 32,$/;"	c	module:input_buffer
DW	input_buffer/input_buffer_tb.sv	/^	DW = 32,$/;"	c	module:input_buffer_tb
DW	input_buffer/sender.sv	/^	parameter DW = 32,$/;"	c	module:sender
DW	input_buffer/sender_tb.sv	/^parameter DW = 32, STRIDE = 2, POY = 4, POX = 15, KSIZE = 3;$/;"	c	module:sender_tb
DW	input_buffer\\axi_bus_sim.sv	/^	parameter DW = 32,$/;"	c	module:axi_bus_sim
DW	input_buffer\\data_router_if_sim.sv	/^	parameter DW = 32,$/;"	c	module:data_router_if_sim
DW	input_buffer\\input_buffer.sv	/^	DW = 32,$/;"	c	module:input_buffer
DW	input_buffer\\input_buffer_tb.sv	/^	DW = 32,$/;"	c	module:input_buffer_tb
DW	input_buffer\\sender.sv	/^	parameter DW = 32,$/;"	c	module:sender
DW	input_buffer\\sender_tb.sv	/^parameter DW = 32, STRIDE = 2, POY = 4, POX = 15, KSIZE = 3;$/;"	c	module:sender_tb
DW	pe/dwpe.sv	/^	parameter DW = 32,$/;"	c	module:dwpe
DW	pe/dwpe_array.sv	/^	parameter DW = 32,$/;"	c	module:dwpe_array
DW	pe/dwpe_tb.sv	/^parameter POX = 6, DW = 32, KSIZE = 3;$/;"	c	module:dwpe_tb
DW	pe/mac.sv	/^	parameter DW = 32,$/;"	c	module:mac
DW	pe/mac_bank.sv	/^	parameter DW = 32,$/;"	c	module:mac_bank
DW	pe/relu.sv	/^	parameter DW = 32,$/;"	c	module:relu
DW	pe/svtb/dwpe_if.sv	/^	parameter DW = 32,$/;"	c
DW	pe/svtb/dwpe_test.sv	/^parameter POX = 6, DW = 32, KSIZE = 2;$/;"	c	program:dwpe_test
DW	pe\\dwpe.sv	/^	parameter DW = 32,$/;"	c	module:dwpe
DW	pe\\dwpe_array.sv	/^	parameter DW = 32,$/;"	c	module:dwpe_array
DW	pe\\dwpe_tb.sv	/^parameter POX = 6, DW = 32, KSIZE = 3;$/;"	c	module:dwpe_tb
DW	pe\\mac.sv	/^	parameter DW = 32,$/;"	c	module:mac
DW	pe\\mac_bank.sv	/^	parameter DW = 32,$/;"	c	module:mac_bank
DW	pe\\relu.sv	/^	parameter DW = 32,$/;"	c	module:relu
DW	pe\\svtb\\dwpe_if.sv	/^	parameter DW = 32,$/;"	c
DW	pe\\svtb\\dwpe_test.sv	/^parameter POX = 6, DW = 32, KSIZE = 2;$/;"	c	program:dwpe_test
DW	weight_buffer/axi_bus_sim.sv	/^	parameter DW = 32,$/;"	c	module:axi_bus_sim
DW	weight_buffer/cyc_fifo.sv	/^	parameter DW = 32,$/;"	c	module:cyc_fifo
DW	weight_buffer/cyc_fifo_tb.sv	/^parameter DW = 32, DEPTH = 9;$/;"	c	module:cyc_fifo_tb
DW	weight_buffer/weight_buffer.sv	/^	parameter DW = 32,$/;"	c	module:weight_buffer
DW	weight_buffer/weight_buffer_tb.sv	/^parameter DW = 32, AW = 32, KSIZE = 3, BURST = 32;$/;"	c	module:weight_buffer_tb
DW	weight_buffer\\axi_bus_sim.sv	/^	parameter DW = 32,$/;"	c	module:axi_bus_sim
DW	weight_buffer\\cyc_fifo.sv	/^	parameter DW = 32,$/;"	c	module:cyc_fifo
DW	weight_buffer\\cyc_fifo_tb.sv	/^parameter DW = 32, DEPTH = 9;$/;"	c	module:cyc_fifo_tb
DW	weight_buffer\\weight_buffer.sv	/^	parameter DW = 32,$/;"	c	module:weight_buffer
DW	weight_buffer\\weight_buffer_tb.sv	/^parameter DW = 32, AW = 32, KSIZE = 3, BURST = 32;$/;"	c	module:weight_buffer_tb
DWC	glb_ctrl/glb_ctrl.sv	/^DWC = 3'h0,$/;"	r	module:glb_ctrl
DWC	glb_ctrl\\glb_ctrl.sv	/^DWC = 3'h0,$/;"	r	module:glb_ctrl
FC	glb_ctrl/glb_ctrl.sv	/^FC  = 3'h3,$/;"	r	module:glb_ctrl
FC	glb_ctrl\\glb_ctrl.sv	/^FC  = 3'h3,$/;"	r	module:glb_ctrl
IB	data_router/buffer_if.sv	/^localparam IB = 2'b00, SF = 2'b01, IF = 2'b10;$/;"	c	module:buffer_if
IB	data_router/reg_array.sv	/^localparam IB = 2'b00,$/;"	c	module:reg_array
IB	data_router\\buffer_if.sv	/^localparam IB = 2'b00, SF = 2'b01, IF = 2'b10;$/;"	c	module:buffer_if
IB	data_router\\reg_array.sv	/^localparam IB = 2'b00,$/;"	c	module:reg_array
IC	accelerator_tb.sv	/^	IC = 64$/;"	c	module:accelerator_tb
IC	accelerator_test.sv	/^	IC = 64$/;"	c	program:accelerator_test
IC	glb_ctrl/nosyn/data_path_tb.sv	/^	IW = 32, IH = 32, IC = 3, KSIZE = 3,$/;"	c	module:data_path_tb
IC	glb_ctrl/nosyn/data_path_test.sv	/^	IC = 3,$/;"	r	program:data_path_test
IC	glb_ctrl\\nosyn\\data_path_tb.sv	/^	IW = 32, IH = 32, IC = 3, KSIZE = 3,$/;"	c	module:data_path_tb
IC	glb_ctrl\\nosyn\\data_path_test.sv	/^	IC = 3,$/;"	r	program:data_path_test
IDLE	data_router/buffer_if.sv	/^localparam IDLE = 3'h0, INITTRAN_1 = 3'h1, INITTRAN_2 = 3'h2,$/;"	c	module:buffer_if
IDLE	data_router\\buffer_if.sv	/^localparam IDLE = 3'h0, INITTRAN_1 = 3'h1, INITTRAN_2 = 3'h2,$/;"	c	module:buffer_if
IF	data_router/buffer_if.sv	/^localparam IB = 2'b00, SF = 2'b01, IF = 2'b10;$/;"	c	module:buffer_if
IF	data_router/reg_array.sv	/^					 IF = 2'b10,$/;"	c	module:reg_array
IF	data_router\\buffer_if.sv	/^localparam IB = 2'b00, SF = 2'b01, IF = 2'b10;$/;"	c	module:buffer_if
IF	data_router\\reg_array.sv	/^					 IF = 2'b10,$/;"	c	module:reg_array
IH	accelerator.sv	/^	IH = 224$/;"	c	module:accelerator
IH	accelerator_tb.sv	/^	IH = 64,$/;"	c	module:accelerator_tb
IH	glb_ctrl/data_path.sv	/^	IH = 224,$/;"	c	module:data_path
IH	glb_ctrl/glb_ctrl.sv	/^	IH = 32,$/;"	r	module:glb_ctrl
IH	glb_ctrl/nosyn/data_path_tb.sv	/^	IW = 32, IH = 32, IC = 3, KSIZE = 3,$/;"	c	module:data_path_tb
IH	glb_ctrl/nosyn/data_path_test.sv	/^	IH = 32,$/;"	r	program:data_path_test
IH	glb_ctrl\\data_path.sv	/^	IH = 224,$/;"	c	module:data_path
IH	glb_ctrl\\glb_ctrl.sv	/^	IH = 32,$/;"	r	module:glb_ctrl
IH	glb_ctrl\\nosyn\\data_path_tb.sv	/^	IW = 32, IH = 32, IC = 3, KSIZE = 3,$/;"	c	module:data_path_tb
IH	glb_ctrl\\nosyn\\data_path_test.sv	/^	IH = 32,$/;"	r	program:data_path_test
IH	input_buffer/addr_gen.sv	/^	IH = 224,$/;"	c	module:addr_gen
IH	input_buffer/addr_gen_tb.sv	/^parameter AW = 32, KSIZE = 3, POX = 15, POY = 3, STRIDE = 2, IW = 224, IH = 224, BURST = 32;$/;"	c	module:addr_gen_tb
IH	input_buffer/axi_bus_sim.sv	/^	IH = 224,$/;"	c	module:axi_bus_sim
IH	input_buffer/input_buffer.sv	/^	IH = 224,$/;"	c	module:input_buffer
IH	input_buffer/input_buffer_tb.sv	/^	IH = 224,$/;"	c	module:input_buffer_tb
IH	input_buffer\\addr_gen.sv	/^	IH = 224,$/;"	c	module:addr_gen
IH	input_buffer\\addr_gen_tb.sv	/^parameter AW = 32, KSIZE = 3, POX = 15, POY = 3, STRIDE = 2, IW = 224, IH = 224, BURST = 32;$/;"	c	module:addr_gen_tb
IH	input_buffer\\axi_bus_sim.sv	/^	IH = 224,$/;"	c	module:axi_bus_sim
IH	input_buffer\\input_buffer.sv	/^	IH = 224,$/;"	c	module:input_buffer
IH	input_buffer\\input_buffer_tb.sv	/^	IH = 224,$/;"	c	module:input_buffer_tb
IN	input_buffer/axi_bus_sim.sv	/^	IN = 10$/;"	c	module:axi_bus_sim
IN	input_buffer/input_buffer_tb.sv	/^	IN = 10, \/\/ Number of image$/;"	c	module:input_buffer_tb
IN	input_buffer\\axi_bus_sim.sv	/^	IN = 10$/;"	c	module:axi_bus_sim
IN	input_buffer\\input_buffer_tb.sv	/^	IN = 10, \/\/ Number of image$/;"	c	module:input_buffer_tb
INITTRAN_1	data_router/buffer_if.sv	/^localparam IDLE = 3'h0, INITTRAN_1 = 3'h1, INITTRAN_2 = 3'h2,$/;"	c	module:buffer_if
INITTRAN_1	data_router\\buffer_if.sv	/^localparam IDLE = 3'h0, INITTRAN_1 = 3'h1, INITTRAN_2 = 3'h2,$/;"	c	module:buffer_if
INITTRAN_2	data_router/buffer_if.sv	/^localparam IDLE = 3'h0, INITTRAN_1 = 3'h1, INITTRAN_2 = 3'h2,$/;"	c	module:buffer_if
INITTRAN_2	data_router\\buffer_if.sv	/^localparam IDLE = 3'h0, INITTRAN_1 = 3'h1, INITTRAN_2 = 3'h2,$/;"	c	module:buffer_if
IW	accelerator.sv	/^	IW = 224,$/;"	c	module:accelerator
IW	accelerator_tb.sv	/^	IW = 64,$/;"	c	module:accelerator_tb
IW	glb_ctrl/data_path.sv	/^	IW = 224,$/;"	c	module:data_path
IW	glb_ctrl/glb_ctrl.sv	/^	IW = 32,$/;"	r	module:glb_ctrl
IW	glb_ctrl/nosyn/data_path_tb.sv	/^	IW = 32, IH = 32, IC = 3, KSIZE = 3,$/;"	c	module:data_path_tb
IW	glb_ctrl/nosyn/data_path_test.sv	/^	IW = 32,$/;"	r	program:data_path_test
IW	glb_ctrl\\data_path.sv	/^	IW = 224,$/;"	c	module:data_path
IW	glb_ctrl\\glb_ctrl.sv	/^	IW = 32,$/;"	r	module:glb_ctrl
IW	glb_ctrl\\nosyn\\data_path_tb.sv	/^	IW = 32, IH = 32, IC = 3, KSIZE = 3,$/;"	c	module:data_path_tb
IW	glb_ctrl\\nosyn\\data_path_test.sv	/^	IW = 32,$/;"	r	program:data_path_test
IW	input_buffer/addr_gen.sv	/^	IW = 224,$/;"	c	module:addr_gen
IW	input_buffer/addr_gen_tb.sv	/^parameter AW = 32, KSIZE = 3, POX = 15, POY = 3, STRIDE = 2, IW = 224, IH = 224, BURST = 32;$/;"	c	module:addr_gen_tb
IW	input_buffer/axi_bus_sim.sv	/^	IW = 224,$/;"	c	module:axi_bus_sim
IW	input_buffer/input_buffer.sv	/^	IW = 224,$/;"	c	module:input_buffer
IW	input_buffer/input_buffer_tb.sv	/^	IW = 224,$/;"	c	module:input_buffer_tb
IW	input_buffer\\addr_gen.sv	/^	IW = 224,$/;"	c	module:addr_gen
IW	input_buffer\\addr_gen_tb.sv	/^parameter AW = 32, KSIZE = 3, POX = 15, POY = 3, STRIDE = 2, IW = 224, IH = 224, BURST = 32;$/;"	c	module:addr_gen_tb
IW	input_buffer\\axi_bus_sim.sv	/^	IW = 224,$/;"	c	module:axi_bus_sim
IW	input_buffer\\input_buffer.sv	/^	IW = 224,$/;"	c	module:input_buffer
IW	input_buffer\\input_buffer_tb.sv	/^	IW = 224,$/;"	c	module:input_buffer_tb
KSIZE	accelerator.sv	/^	KSIZE = 3,$/;"	c	module:accelerator
KSIZE	accelerator_tb.sv	/^	KSIZE = 3,$/;"	c	module:accelerator_tb
KSIZE	data_router/buffer_if.sv	/^	parameter KSIZE = 3,$/;"	c	module:buffer_if
KSIZE	data_router/data_router.sv	/^	parameter KSIZE = 3,$/;"	c	module:data_router
KSIZE	data_router/data_router_if_sim.sv	/^	parameter KSIZE = 3,$/;"	c	module:data_router_if_sim
KSIZE	data_router/data_router_tb.sv	/^	KSIZE = 4,$/;"	c	module:data_router_tb
KSIZE	data_router/reg_array.sv	/^	parameter KSIZE = 3,$/;"	c	module:reg_array
KSIZE	data_router\\buffer_if.sv	/^	parameter KSIZE = 3,$/;"	c	module:buffer_if
KSIZE	data_router\\data_router.sv	/^	parameter KSIZE = 3,$/;"	c	module:data_router
KSIZE	data_router\\data_router_if_sim.sv	/^	parameter KSIZE = 3,$/;"	c	module:data_router_if_sim
KSIZE	data_router\\data_router_tb.sv	/^	KSIZE = 4,$/;"	c	module:data_router_tb
KSIZE	data_router\\reg_array.sv	/^	parameter KSIZE = 3,$/;"	c	module:reg_array
KSIZE	glb_ctrl/data_path.sv	/^	KSIZE=3,$/;"	c	module:data_path
KSIZE	glb_ctrl/glb_ctrl.sv	/^	KSIZE = 3,$/;"	r	module:glb_ctrl
KSIZE	glb_ctrl/nosyn/data_path_tb.sv	/^	IW = 32, IH = 32, IC = 3, KSIZE = 3,$/;"	c	module:data_path_tb
KSIZE	glb_ctrl/nosyn/data_path_test.sv	/^	KSIZE = 3,$/;"	r	program:data_path_test
KSIZE	glb_ctrl\\data_path.sv	/^	KSIZE=3,$/;"	c	module:data_path
KSIZE	glb_ctrl\\glb_ctrl.sv	/^	KSIZE = 3,$/;"	r	module:glb_ctrl
KSIZE	glb_ctrl\\nosyn\\data_path_tb.sv	/^	IW = 32, IH = 32, IC = 3, KSIZE = 3,$/;"	c	module:data_path_tb
KSIZE	glb_ctrl\\nosyn\\data_path_test.sv	/^	KSIZE = 3,$/;"	r	program:data_path_test
KSIZE	input_buffer/addr_gen.sv	/^	KSIZE = 3,$/;"	c	module:addr_gen
KSIZE	input_buffer/addr_gen_tb.sv	/^parameter AW = 32, KSIZE = 3, POX = 15, POY = 3, STRIDE = 2, IW = 224, IH = 224, BURST = 32;$/;"	c	module:addr_gen_tb
KSIZE	input_buffer/data_router_if_sim.sv	/^	KSIZE = 3,$/;"	c	module:data_router_if_sim
KSIZE	input_buffer/input_buffer.sv	/^	KSIZE = 3,$/;"	c	module:input_buffer
KSIZE	input_buffer/input_buffer_tb.sv	/^	KSIZE = 3,$/;"	c	module:input_buffer_tb
KSIZE	input_buffer/sender.sv	/^	parameter KSIZE = 3,$/;"	c	module:sender
KSIZE	input_buffer/sender_tb.sv	/^parameter DW = 32, STRIDE = 2, POY = 4, POX = 15, KSIZE = 3;$/;"	c	module:sender_tb
KSIZE	input_buffer\\addr_gen.sv	/^	KSIZE = 3,$/;"	c	module:addr_gen
KSIZE	input_buffer\\addr_gen_tb.sv	/^parameter AW = 32, KSIZE = 3, POX = 15, POY = 3, STRIDE = 2, IW = 224, IH = 224, BURST = 32;$/;"	c	module:addr_gen_tb
KSIZE	input_buffer\\data_router_if_sim.sv	/^	KSIZE = 3,$/;"	c	module:data_router_if_sim
KSIZE	input_buffer\\input_buffer.sv	/^	KSIZE = 3,$/;"	c	module:input_buffer
KSIZE	input_buffer\\input_buffer_tb.sv	/^	KSIZE = 3,$/;"	c	module:input_buffer_tb
KSIZE	input_buffer\\sender.sv	/^	parameter KSIZE = 3,$/;"	c	module:sender
KSIZE	input_buffer\\sender_tb.sv	/^parameter DW = 32, STRIDE = 2, POY = 4, POX = 15, KSIZE = 3;$/;"	c	module:sender_tb
KSIZE	pe/dwpe.sv	/^	parameter KSIZE = 3$/;"	c	module:dwpe
KSIZE	pe/dwpe_tb.sv	/^parameter POX = 6, DW = 32, KSIZE = 3;$/;"	c	module:dwpe_tb
KSIZE	pe/svtb/dwpe_if.sv	/^	KSIZE = 3$/;"	c
KSIZE	pe/svtb/dwpe_test.sv	/^parameter POX = 6, DW = 32, KSIZE = 2;$/;"	c	program:dwpe_test
KSIZE	pe\\dwpe.sv	/^	parameter KSIZE = 3$/;"	c	module:dwpe
KSIZE	pe\\dwpe_tb.sv	/^parameter POX = 6, DW = 32, KSIZE = 3;$/;"	c	module:dwpe_tb
KSIZE	pe\\svtb\\dwpe_if.sv	/^	KSIZE = 3$/;"	c
KSIZE	pe\\svtb\\dwpe_test.sv	/^parameter POX = 6, DW = 32, KSIZE = 2;$/;"	c	program:dwpe_test
KSIZE	weight_buffer/dwaddr_gen.sv	/^	parameter KSIZE = 3,$/;"	c	module:dwaddr_gen
KSIZE	weight_buffer/weight_buffer.sv	/^	parameter KSIZE = 3,$/;"	c	module:weight_buffer
KSIZE	weight_buffer/weight_buffer_tb.sv	/^parameter DW = 32, AW = 32, KSIZE = 3, BURST = 32;$/;"	c	module:weight_buffer_tb
KSIZE	weight_buffer\\dwaddr_gen.sv	/^	parameter KSIZE = 3,$/;"	c	module:dwaddr_gen
KSIZE	weight_buffer\\weight_buffer.sv	/^	parameter KSIZE = 3,$/;"	c	module:weight_buffer
KSIZE	weight_buffer\\weight_buffer_tb.sv	/^parameter DW = 32, AW = 32, KSIZE = 3, BURST = 32;$/;"	c	module:weight_buffer_tb
LASTONE	data_router/reg_array.sv	/^	parameter LASTONE = 0$/;"	c	module:reg_array
LASTONE	data_router\\reg_array.sv	/^	parameter LASTONE = 0$/;"	c	module:reg_array
LM	input_buffer/addr_gen.sv	/^localparam LM = ((STRIDE+1)*POY-STRIDE);$/;"	c	module:addr_gen
LM	input_buffer/input_buffer_tb.sv	/^const int BUFH = 4, LM = (STRIDE + 1) * POY - STRIDE;$/;"	r	module:input_buffer_tb
LM	input_buffer\\addr_gen.sv	/^localparam LM = ((STRIDE+1)*POY-STRIDE);$/;"	c	module:addr_gen
LM	input_buffer\\input_buffer_tb.sv	/^const int BUFH = 4, LM = (STRIDE + 1) * POY - STRIDE;$/;"	r	module:input_buffer_tb
MS	input_buffer/axi_bus_sim.sv	/^localparam MS = IW*IH*IN;$/;"	c	module:axi_bus_sim
MS	input_buffer\\axi_bus_sim.sv	/^localparam MS = IW*IH*IN;$/;"	c	module:axi_bus_sim
NE	data_router/buffer_if.sv	/^localparam RR = 2'b00, BR = 2'b01, RP = 2'b10, NE = 2'b11;$/;"	c	module:buffer_if
NE	data_router/data_router_if_sim.sv	/^localparam RR = 2'b00, BR = 2'b01, RP = 2'b10, NE = 2'b11;$/;"	c	module:data_router_if_sim
NE	data_router/reg_array.sv	/^					 NE = 2'b11;$/;"	c	module:reg_array
NE	data_router\\buffer_if.sv	/^localparam RR = 2'b00, BR = 2'b01, RP = 2'b10, NE = 2'b11;$/;"	c	module:buffer_if
NE	data_router\\data_router_if_sim.sv	/^localparam RR = 2'b00, BR = 2'b01, RP = 2'b10, NE = 2'b11;$/;"	c	module:data_router_if_sim
NE	data_router\\reg_array.sv	/^					 NE = 2'b11;$/;"	c	module:reg_array
NE	input_buffer/data_router_if_sim.sv	/^localparam RR = 2'b00, BR = 2'b01, RP = 2'b10, NE = 2'b11;$/;"	c	module:data_router_if_sim
NE	input_buffer\\data_router_if_sim.sv	/^localparam RR = 2'b00, BR = 2'b01, RP = 2'b10, NE = 2'b11;$/;"	c	module:data_router_if_sim
NMAX	pe/dwpe_tb.sv	/^parameter NMAX = KSIZE**2;$/;"	c	module:dwpe_tb
NMAX	pe/mac.sv	/^	parameter NMAX = 64$/;"	c	module:mac
NMAX	pe/mac_bank.sv	/^	parameter NMAX= 9$/;"	c	module:mac_bank
NMAX	pe/svtb/dwpe_test.sv	/^parameter NMAX = KSIZE**2;$/;"	c	program:dwpe_test
NMAX	pe\\dwpe_tb.sv	/^parameter NMAX = KSIZE**2;$/;"	c	module:dwpe_tb
NMAX	pe\\mac.sv	/^	parameter NMAX = 64$/;"	c	module:mac
NMAX	pe\\mac_bank.sv	/^	parameter NMAX= 9$/;"	c	module:mac_bank
NMAX	pe\\svtb\\dwpe_test.sv	/^parameter NMAX = KSIZE**2;$/;"	c	program:dwpe_test
NTRAN_1	data_router/buffer_if.sv	/^					 SHIFT = 3'h3, NTRAN_1 = 3'h4, NTRAN_2 = 3'h5;$/;"	c	module:buffer_if
NTRAN_1	data_router\\buffer_if.sv	/^					 SHIFT = 3'h3, NTRAN_1 = 3'h4, NTRAN_2 = 3'h5;$/;"	c	module:buffer_if
NTRAN_2	data_router/buffer_if.sv	/^					 SHIFT = 3'h3, NTRAN_1 = 3'h4, NTRAN_2 = 3'h5;$/;"	c	module:buffer_if
NTRAN_2	data_router\\buffer_if.sv	/^					 SHIFT = 3'h3, NTRAN_1 = 3'h4, NTRAN_2 = 3'h5;$/;"	c	module:buffer_if
N_cnt	input_buffer/addr_gen.sv	/^reg [7:0] N_cnt;$/;"	r	module:addr_gen
N_cnt	input_buffer\\addr_gen.sv	/^reg [7:0] N_cnt;$/;"	r	module:addr_gen
N_cnt_c	input_buffer/addr_gen.sv	/^wire N_cnt_c = 1;$/;"	n	module:addr_gen
N_cnt_c	input_buffer\\addr_gen.sv	/^wire N_cnt_c = 1;$/;"	n	module:addr_gen
N_cnt_c_1	input_buffer/addr_gen.sv	/^reg N_cnt_c_1;$/;"	r	module:addr_gen
N_cnt_c_1	input_buffer\\addr_gen.sv	/^reg N_cnt_c_1;$/;"	r	module:addr_gen
N_cnt_ff	input_buffer/addr_gen.sv	/^wire N_cnt_ff = ~N_cnt_c & N_cnt_c_1;$/;"	n	module:addr_gen
N_cnt_ff	input_buffer\\addr_gen.sv	/^wire N_cnt_ff = ~N_cnt_c & N_cnt_c_1;$/;"	n	module:addr_gen
PO	glb_ctrl/glb_ctrl.sv	/^PO  = 3'h4;$/;"	r	module:glb_ctrl
PO	glb_ctrl\\glb_ctrl.sv	/^PO  = 3'h4;$/;"	r	module:glb_ctrl
POX	accelerator.sv	/^	POX = 15,$/;"	c	module:accelerator
POX	accelerator_tb.sv	/^	POX = 15,$/;"	c	module:accelerator_tb
POX	data_router/data_router.sv	/^	parameter POX = 16,$/;"	c	module:data_router
POX	data_router/data_router_if_sim.sv	/^	parameter POX = 16,$/;"	c	module:data_router_if_sim
POX	data_router/data_router_tb.sv	/^	POX = 16,$/;"	c	module:data_router_tb
POX	data_router/reg_array.sv	/^	parameter POX = 16,$/;"	c	module:reg_array
POX	data_router\\data_router.sv	/^	parameter POX = 16,$/;"	c	module:data_router
POX	data_router\\data_router_if_sim.sv	/^	parameter POX = 16,$/;"	c	module:data_router_if_sim
POX	data_router\\data_router_tb.sv	/^	POX = 16,$/;"	c	module:data_router_tb
POX	data_router\\reg_array.sv	/^	parameter POX = 16,$/;"	c	module:reg_array
POX	glb_ctrl/data_path.sv	/^	POX = 15,$/;"	c	module:data_path
POX	glb_ctrl/nosyn/data_path_tb.sv	/^	POX = 15, POY = 3, STRIDE = 2,$/;"	c	module:data_path_tb
POX	glb_ctrl\\data_path.sv	/^	POX = 15,$/;"	c	module:data_path
POX	glb_ctrl\\nosyn\\data_path_tb.sv	/^	POX = 15, POY = 3, STRIDE = 2,$/;"	c	module:data_path_tb
POX	input_buffer/addr_gen.sv	/^	POX = 16,$/;"	c	module:addr_gen
POX	input_buffer/addr_gen_tb.sv	/^parameter AW = 32, KSIZE = 3, POX = 15, POY = 3, STRIDE = 2, IW = 224, IH = 224, BURST = 32;$/;"	c	module:addr_gen_tb
POX	input_buffer/data_router_if_sim.sv	/^	POX = 16,$/;"	c	module:data_router_if_sim
POX	input_buffer/input_buffer.sv	/^	POX = 16,$/;"	c	module:input_buffer
POX	input_buffer/input_buffer_tb.sv	/^	POX = 15,$/;"	c	module:input_buffer_tb
POX	input_buffer/sender.sv	/^	parameter POX = 16,$/;"	c	module:sender
POX	input_buffer/sender_tb.sv	/^parameter DW = 32, STRIDE = 2, POY = 4, POX = 15, KSIZE = 3;$/;"	c	module:sender_tb
POX	input_buffer\\addr_gen.sv	/^	POX = 16,$/;"	c	module:addr_gen
POX	input_buffer\\addr_gen_tb.sv	/^parameter AW = 32, KSIZE = 3, POX = 15, POY = 3, STRIDE = 2, IW = 224, IH = 224, BURST = 32;$/;"	c	module:addr_gen_tb
POX	input_buffer\\data_router_if_sim.sv	/^	POX = 16,$/;"	c	module:data_router_if_sim
POX	input_buffer\\input_buffer.sv	/^	POX = 16,$/;"	c	module:input_buffer
POX	input_buffer\\input_buffer_tb.sv	/^	POX = 15,$/;"	c	module:input_buffer_tb
POX	input_buffer\\sender.sv	/^	parameter POX = 16,$/;"	c	module:sender
POX	input_buffer\\sender_tb.sv	/^parameter DW = 32, STRIDE = 2, POY = 4, POX = 15, KSIZE = 3;$/;"	c	module:sender_tb
POX	pe/dwpe.sv	/^	parameter POX = 16,$/;"	c	module:dwpe
POX	pe/dwpe_array.sv	/^	parameter POX= 16,$/;"	c	module:dwpe_array
POX	pe/dwpe_tb.sv	/^parameter POX = 6, DW = 32, KSIZE = 3;$/;"	c	module:dwpe_tb
POX	pe/mac_bank.sv	/^	parameter POX= 3,$/;"	c	module:mac_bank
POX	pe/relu.sv	/^	parameter POX=3$/;"	c	module:relu
POX	pe/svtb/dwpe_if.sv	/^	POX = 16,$/;"	c
POX	pe/svtb/dwpe_test.sv	/^parameter POX = 6, DW = 32, KSIZE = 2;$/;"	c	program:dwpe_test
POX	pe\\dwpe.sv	/^	parameter POX = 16,$/;"	c	module:dwpe
POX	pe\\dwpe_array.sv	/^	parameter POX= 16,$/;"	c	module:dwpe_array
POX	pe\\dwpe_tb.sv	/^parameter POX = 6, DW = 32, KSIZE = 3;$/;"	c	module:dwpe_tb
POX	pe\\mac_bank.sv	/^	parameter POX= 3,$/;"	c	module:mac_bank
POX	pe\\relu.sv	/^	parameter POX=3$/;"	c	module:relu
POX	pe\\svtb\\dwpe_if.sv	/^	POX = 16,$/;"	c
POX	pe\\svtb\\dwpe_test.sv	/^parameter POX = 6, DW = 32, KSIZE = 2;$/;"	c	program:dwpe_test
POY	accelerator.sv	/^	POY = 3,$/;"	c	module:accelerator
POY	accelerator_tb.sv	/^	POY = 3,$/;"	c	module:accelerator_tb
POY	data_router/buffer_if.sv	/^	parameter POY = 3,$/;"	c	module:buffer_if
POY	data_router/data_router.sv	/^	parameter POY = 3,$/;"	c	module:data_router
POY	data_router/data_router_if_sim.sv	/^	parameter POY = 3,$/;"	c	module:data_router_if_sim
POY	data_router/data_router_tb.sv	/^	POY = 3,$/;"	c	module:data_router_tb
POY	data_router/mux.sv	/^	parameter POY = 3,$/;"	c	module:mux
POY	data_router\\buffer_if.sv	/^	parameter POY = 3,$/;"	c	module:buffer_if
POY	data_router\\data_router.sv	/^	parameter POY = 3,$/;"	c	module:data_router
POY	data_router\\data_router_if_sim.sv	/^	parameter POY = 3,$/;"	c	module:data_router_if_sim
POY	data_router\\data_router_tb.sv	/^	POY = 3,$/;"	c	module:data_router_tb
POY	data_router\\mux.sv	/^	parameter POY = 3,$/;"	c	module:mux
POY	glb_ctrl/data_path.sv	/^	POY = 3,$/;"	c	module:data_path
POY	glb_ctrl/nosyn/data_path_tb.sv	/^	POX = 15, POY = 3, STRIDE = 2,$/;"	c	module:data_path_tb
POY	glb_ctrl\\data_path.sv	/^	POY = 3,$/;"	c	module:data_path
POY	glb_ctrl\\nosyn\\data_path_tb.sv	/^	POX = 15, POY = 3, STRIDE = 2,$/;"	c	module:data_path_tb
POY	input_buffer/addr_gen.sv	/^	POY = 3,$/;"	c	module:addr_gen
POY	input_buffer/addr_gen_tb.sv	/^parameter AW = 32, KSIZE = 3, POX = 15, POY = 3, STRIDE = 2, IW = 224, IH = 224, BURST = 32;$/;"	c	module:addr_gen_tb
POY	input_buffer/data_router_if_sim.sv	/^	POY = 3,$/;"	c	module:data_router_if_sim
POY	input_buffer/input_buffer.sv	/^	POY = 3,$/;"	c	module:input_buffer
POY	input_buffer/input_buffer_tb.sv	/^	POY = 3,$/;"	c	module:input_buffer_tb
POY	input_buffer/sender.sv	/^	parameter POY = 3$/;"	c	module:sender
POY	input_buffer/sender_tb.sv	/^parameter DW = 32, STRIDE = 2, POY = 4, POX = 15, KSIZE = 3;$/;"	c	module:sender_tb
POY	input_buffer\\addr_gen.sv	/^	POY = 3,$/;"	c	module:addr_gen
POY	input_buffer\\addr_gen_tb.sv	/^parameter AW = 32, KSIZE = 3, POX = 15, POY = 3, STRIDE = 2, IW = 224, IH = 224, BURST = 32;$/;"	c	module:addr_gen_tb
POY	input_buffer\\data_router_if_sim.sv	/^	POY = 3,$/;"	c	module:data_router_if_sim
POY	input_buffer\\input_buffer.sv	/^	POY = 3,$/;"	c	module:input_buffer
POY	input_buffer\\input_buffer_tb.sv	/^	POY = 3,$/;"	c	module:input_buffer_tb
POY	input_buffer\\sender.sv	/^	parameter POY = 3$/;"	c	module:sender
POY	input_buffer\\sender_tb.sv	/^parameter DW = 32, STRIDE = 2, POY = 4, POX = 15, KSIZE = 3;$/;"	c	module:sender_tb
POY	pe/dwpe_array.sv	/^	parameter POY= 3$/;"	c	module:dwpe_array
POY	pe\\dwpe_array.sv	/^	parameter POY= 3$/;"	c	module:dwpe_array
PWC	glb_ctrl/glb_ctrl.sv	/^PWC = 3'h1,$/;"	r	module:glb_ctrl
PWC	glb_ctrl\\glb_ctrl.sv	/^PWC = 3'h1,$/;"	r	module:glb_ctrl
RAL	input_buffer/addr_gen.sv	/^localparam RAL = ((POX-1)*STRIDE+KSIZE)+1;$/;"	c	module:addr_gen
RAL	input_buffer/data_router_if_sim.sv	/^RAL = ((POX-1)*STRIDE+KSIZE),$/;"	c	module:data_router_if_sim
RAL	input_buffer/input_buffer_tb.sv	/^	const int RAL = (POX-1)*STRIDE+KSIZE;$/;"	r	module:input_buffer_tb
RAL	input_buffer/sender.sv	/^RAL = ((POX-1)*STRIDE+KSIZE),$/;"	c	module:sender
RAL	input_buffer\\addr_gen.sv	/^localparam RAL = ((POX-1)*STRIDE+KSIZE)+1;$/;"	c	module:addr_gen
RAL	input_buffer\\data_router_if_sim.sv	/^RAL = ((POX-1)*STRIDE+KSIZE),$/;"	c	module:data_router_if_sim
RAL	input_buffer\\input_buffer_tb.sv	/^	const int RAL = (POX-1)*STRIDE+KSIZE;$/;"	r	module:input_buffer_tb
RAL	input_buffer\\sender.sv	/^RAL = ((POX-1)*STRIDE+KSIZE),$/;"	c	module:sender
RP	data_router/buffer_if.sv	/^localparam RR = 2'b00, BR = 2'b01, RP = 2'b10, NE = 2'b11;$/;"	c	module:buffer_if
RP	data_router/data_router_if_sim.sv	/^localparam RR = 2'b00, BR = 2'b01, RP = 2'b10, NE = 2'b11;$/;"	c	module:data_router_if_sim
RP	data_router\\buffer_if.sv	/^localparam RR = 2'b00, BR = 2'b01, RP = 2'b10, NE = 2'b11;$/;"	c	module:buffer_if
RP	data_router\\data_router_if_sim.sv	/^localparam RR = 2'b00, BR = 2'b01, RP = 2'b10, NE = 2'b11;$/;"	c	module:data_router_if_sim
RP	input_buffer/data_router_if_sim.sv	/^localparam RR = 2'b00, BR = 2'b01, RP = 2'b10, NE = 2'b11;$/;"	c	module:data_router_if_sim
RP	input_buffer\\data_router_if_sim.sv	/^localparam RR = 2'b00, BR = 2'b01, RP = 2'b10, NE = 2'b11;$/;"	c	module:data_router_if_sim
RR	data_router/buffer_if.sv	/^localparam RR = 2'b00, BR = 2'b01, RP = 2'b10, NE = 2'b11;$/;"	c	module:buffer_if
RR	data_router/data_router_if_sim.sv	/^localparam RR = 2'b00, BR = 2'b01, RP = 2'b10, NE = 2'b11;$/;"	c	module:data_router_if_sim
RR	data_router\\buffer_if.sv	/^localparam RR = 2'b00, BR = 2'b01, RP = 2'b10, NE = 2'b11;$/;"	c	module:buffer_if
RR	data_router\\data_router_if_sim.sv	/^localparam RR = 2'b00, BR = 2'b01, RP = 2'b10, NE = 2'b11;$/;"	c	module:data_router_if_sim
RR	input_buffer/data_router_if_sim.sv	/^localparam RR = 2'b00, BR = 2'b01, RP = 2'b10, NE = 2'b11;$/;"	c	module:data_router_if_sim
RR	input_buffer\\data_router_if_sim.sv	/^localparam RR = 2'b00, BR = 2'b01, RP = 2'b10, NE = 2'b11;$/;"	c	module:data_router_if_sim
SF	data_router/buffer_if.sv	/^localparam IB = 2'b00, SF = 2'b01, IF = 2'b10;$/;"	c	module:buffer_if
SF	data_router/reg_array.sv	/^					 SF = 2'b01,$/;"	c	module:reg_array
SF	data_router\\buffer_if.sv	/^localparam IB = 2'b00, SF = 2'b01, IF = 2'b10;$/;"	c	module:buffer_if
SF	data_router\\reg_array.sv	/^					 SF = 2'b01,$/;"	c	module:reg_array
SHIFT	data_router/buffer_if.sv	/^					 SHIFT = 3'h3, NTRAN_1 = 3'h4, NTRAN_2 = 3'h5;$/;"	c	module:buffer_if
SHIFT	data_router\\buffer_if.sv	/^					 SHIFT = 3'h3, NTRAN_1 = 3'h4, NTRAN_2 = 3'h5;$/;"	c	module:buffer_if
STRIDE	accelerator.sv	/^	STRIDE = 2,$/;"	c	module:accelerator
STRIDE	accelerator_tb.sv	/^	STRIDE = 2,$/;"	c	module:accelerator_tb
STRIDE	data_router/buffer_if.sv	/^	parameter STRIDE = 1$/;"	c	module:buffer_if
STRIDE	data_router/data_router.sv	/^	parameter STRIDE = 1$/;"	c	module:data_router
STRIDE	data_router/data_router_if_sim.sv	/^	parameter STRIDE = 1$/;"	c	module:data_router_if_sim
STRIDE	data_router/data_router_tb.sv	/^	STRIDE = 1;$/;"	c	module:data_router_tb
STRIDE	data_router/reg_array.sv	/^	parameter STRIDE = 1,$/;"	c	module:reg_array
STRIDE	data_router/syn_fifo.sv	/^	parameter STRIDE = 2,$/;"	c	module:syn_fifo
STRIDE	data_router\\buffer_if.sv	/^	parameter STRIDE = 1$/;"	c	module:buffer_if
STRIDE	data_router\\data_router.sv	/^	parameter STRIDE = 1$/;"	c	module:data_router
STRIDE	data_router\\data_router_if_sim.sv	/^	parameter STRIDE = 1$/;"	c	module:data_router_if_sim
STRIDE	data_router\\data_router_tb.sv	/^	STRIDE = 1;$/;"	c	module:data_router_tb
STRIDE	data_router\\reg_array.sv	/^	parameter STRIDE = 1,$/;"	c	module:reg_array
STRIDE	data_router\\syn_fifo.sv	/^	parameter STRIDE = 2,$/;"	c	module:syn_fifo
STRIDE	glb_ctrl/data_path.sv	/^	STRIDE=2,$/;"	c	module:data_path
STRIDE	glb_ctrl/nosyn/data_path_tb.sv	/^	POX = 15, POY = 3, STRIDE = 2,$/;"	c	module:data_path_tb
STRIDE	glb_ctrl\\data_path.sv	/^	STRIDE=2,$/;"	c	module:data_path
STRIDE	glb_ctrl\\nosyn\\data_path_tb.sv	/^	POX = 15, POY = 3, STRIDE = 2,$/;"	c	module:data_path_tb
STRIDE	input_buffer/addr_gen.sv	/^	STRIDE = 2,$/;"	c	module:addr_gen
STRIDE	input_buffer/addr_gen_tb.sv	/^parameter AW = 32, KSIZE = 3, POX = 15, POY = 3, STRIDE = 2, IW = 224, IH = 224, BURST = 32;$/;"	c	module:addr_gen_tb
STRIDE	input_buffer/data_router_if_sim.sv	/^	STRIDE = 1,$/;"	c	module:data_router_if_sim
STRIDE	input_buffer/input_buffer.sv	/^	STRIDE = 2,$/;"	c	module:input_buffer
STRIDE	input_buffer/input_buffer_tb.sv	/^	STRIDE = 2, \/\/BUFH = 2*2=4$/;"	c	module:input_buffer_tb
STRIDE	input_buffer/sender.sv	/^	parameter STRIDE = 1,$/;"	c	module:sender
STRIDE	input_buffer/sender_tb.sv	/^parameter DW = 32, STRIDE = 2, POY = 4, POX = 15, KSIZE = 3;$/;"	c	module:sender_tb
STRIDE	input_buffer\\addr_gen.sv	/^	STRIDE = 2,$/;"	c	module:addr_gen
STRIDE	input_buffer\\addr_gen_tb.sv	/^parameter AW = 32, KSIZE = 3, POX = 15, POY = 3, STRIDE = 2, IW = 224, IH = 224, BURST = 32;$/;"	c	module:addr_gen_tb
STRIDE	input_buffer\\data_router_if_sim.sv	/^	STRIDE = 1,$/;"	c	module:data_router_if_sim
STRIDE	input_buffer\\input_buffer.sv	/^	STRIDE = 2,$/;"	c	module:input_buffer
STRIDE	input_buffer\\input_buffer_tb.sv	/^	STRIDE = 2, \/\/BUFH = 2*2=4$/;"	c	module:input_buffer_tb
STRIDE	input_buffer\\sender.sv	/^	parameter STRIDE = 1,$/;"	c	module:sender
STRIDE	input_buffer\\sender_tb.sv	/^parameter DW = 32, STRIDE = 2, POY = 4, POX = 15, KSIZE = 3;$/;"	c	module:sender_tb
T	shit.sv	/^	type T = reg$/;"	c	module:shit
T	shit.sv	/^	type T$/;"	c	interface:shit
a	shit.sv	/^	task automatic logic[31:0] xp (input a);$/;"	p	task:shit.xp
accelerator	accelerator.sv	/^module accelerator#($/;"	m
accelerator_tb	accelerator_tb.sv	/^module accelerator_tb #($/;"	m
accelerator_test	accelerator_test.sv	/^program accelerator_test #($/;"	P
addr	input_buffer/axi_bus_sim.sv	/^wire [AW-1:0] addr = araddr;$/;"	n	module:axi_bus_sim
addr	input_buffer\\axi_bus_sim.sv	/^wire [AW-1:0] addr = araddr;$/;"	n	module:axi_bus_sim
addr	weight_buffer/axi_bus_sim.sv	/^wire [9:0] addr = araddr[9:0];$/;"	n	module:axi_bus_sim
addr	weight_buffer/dwaddr_gen.sv	/^reg [AW-1:0] addr;$/;"	r	module:dwaddr_gen
addr	weight_buffer\\axi_bus_sim.sv	/^wire [9:0] addr = araddr[9:0];$/;"	n	module:axi_bus_sim
addr	weight_buffer\\dwaddr_gen.sv	/^reg [AW-1:0] addr;$/;"	r	module:dwaddr_gen
addr_blk_nxt	input_buffer/addr_gen.sv	/^wire [AW-1:0] addr_blk_nxt = blk_paddr_r + RAL;$/;"	n	module:addr_gen
addr_blk_nxt	input_buffer\\addr_gen.sv	/^wire [AW-1:0] addr_blk_nxt = blk_paddr_r + RAL;$/;"	n	module:addr_gen
addr_gen	input_buffer/addr_gen.sv	/^module addr_gen#($/;"	m
addr_gen	input_buffer\\addr_gen.sv	/^module addr_gen#($/;"	m
addr_gen_tb	input_buffer/addr_gen_tb.sv	/^module addr_gen_tb;$/;"	m
addr_gen_tb	input_buffer\\addr_gen_tb.sv	/^module addr_gen_tb;$/;"	m
addr_nxt	input_buffer/addr_gen.sv	/^wire [AW-1:0] addr_nxt = init_addr_en ? init_addr$/;"	n	module:addr_gen
addr_nxt	input_buffer\\addr_gen.sv	/^wire [AW-1:0] addr_nxt = init_addr_en ? init_addr$/;"	n	module:addr_gen
addr_nxt	weight_buffer/dwaddr_gen.sv	/^wire [AW-1:0] addr_nxt = addr + KSIZE**2;$/;"	n	module:dwaddr_gen
addr_nxt	weight_buffer\\dwaddr_gen.sv	/^wire [AW-1:0] addr_nxt = addr + KSIZE**2;$/;"	n	module:dwaddr_gen
addr_r	input_buffer/addr_gen.sv	/^reg [AW-1:0] addr_r;$/;"	r	module:addr_gen
addr_r	input_buffer/axi_bus_sim.sv	/^reg [AW-1:0] addr_r;$/;"	r	module:axi_bus_sim
addr_r	input_buffer\\addr_gen.sv	/^reg [AW-1:0] addr_r;$/;"	r	module:addr_gen
addr_r	input_buffer\\axi_bus_sim.sv	/^reg [AW-1:0] addr_r;$/;"	r	module:axi_bus_sim
addr_r	weight_buffer/axi_bus_sim.sv	/^reg [9:0] addr_r;$/;"	r	module:axi_bus_sim
addr_r	weight_buffer\\axi_bus_sim.sv	/^reg [9:0] addr_r;$/;"	r	module:axi_bus_sim
araddr	glb_ctrl/nosyn/axi_if.sv	/^	input araddr, arburst, arvalid;$/;"	p	interface:axi_bus_if
araddr	glb_ctrl/nosyn/axi_if.sv	/^logic [AW-1:0] 	araddr;$/;"	r	interface:axi_bus_if
araddr	glb_ctrl\\nosyn\\axi_if.sv	/^	input araddr, arburst, arvalid;$/;"	p	interface:axi_bus_if
araddr	glb_ctrl\\nosyn\\axi_if.sv	/^logic [AW-1:0] 	araddr;$/;"	r	interface:axi_bus_if
araddr	input_buffer/addr_gen.sv	/^	output[AW-1:0] 	araddr,$/;"	p	module:addr_gen
araddr	input_buffer/addr_gen_tb.sv	/^logic [AW-1:0] init_addr, araddr;$/;"	r	module:addr_gen_tb
araddr	input_buffer/axi_bus_sim.sv	/^	input [AW-1:0]	araddr,$/;"	p	module:axi_bus_sim
araddr	input_buffer/input_buffer.sv	/^	output[AW-1:0]  araddr,$/;"	p	module:input_buffer
araddr	input_buffer/input_buffer_tb.sv	/^logic [AW-1:0] araddr, init_addr;$/;"	r	module:input_buffer_tb
araddr	input_buffer\\addr_gen.sv	/^	output[AW-1:0] 	araddr,$/;"	p	module:addr_gen
araddr	input_buffer\\addr_gen_tb.sv	/^logic [AW-1:0] init_addr, araddr;$/;"	r	module:addr_gen_tb
araddr	input_buffer\\axi_bus_sim.sv	/^	input [AW-1:0]	araddr,$/;"	p	module:axi_bus_sim
araddr	input_buffer\\input_buffer.sv	/^	output[AW-1:0]  araddr,$/;"	p	module:input_buffer
araddr	input_buffer\\input_buffer_tb.sv	/^logic [AW-1:0] araddr, init_addr;$/;"	r	module:input_buffer_tb
araddr	weight_buffer/axi_bus_sim.sv	/^	input [AW-1:0]	araddr,$/;"	p	module:axi_bus_sim
araddr	weight_buffer/dwaddr_gen.sv	/^	output[AW-1:0]	araddr,$/;"	p	module:dwaddr_gen
araddr	weight_buffer/weight_buffer.sv	/^	output[AW-1:0]	araddr,$/;"	p	module:weight_buffer
araddr	weight_buffer/weight_buffer_tb.sv	/^logic [AW-1:0] init_addr, araddr;$/;"	r	module:weight_buffer_tb
araddr	weight_buffer\\axi_bus_sim.sv	/^	input [AW-1:0]	araddr,$/;"	p	module:axi_bus_sim
araddr	weight_buffer\\dwaddr_gen.sv	/^	output[AW-1:0]	araddr,$/;"	p	module:dwaddr_gen
araddr	weight_buffer\\weight_buffer.sv	/^	output[AW-1:0]	araddr,$/;"	p	module:weight_buffer
araddr	weight_buffer\\weight_buffer_tb.sv	/^logic [AW-1:0] init_addr, araddr;$/;"	r	module:weight_buffer_tb
araddr_0	accelerator.sv	/^	output[AW-1:0]	araddr_0,$/;"	p	module:accelerator
araddr_0	glb_ctrl/data_path.sv	/^	output[AW-1:0]	araddr_0,$/;"	p	module:data_path
araddr_0	glb_ctrl\\data_path.sv	/^	output[AW-1:0]	araddr_0,$/;"	p	module:data_path
araddr_1	accelerator.sv	/^	output[AW-1:0]	araddr_1,$/;"	p	module:accelerator
araddr_1	glb_ctrl/data_path.sv	/^	output[AW-1:0]	araddr_1,$/;"	p	module:data_path
araddr_1	glb_ctrl\\data_path.sv	/^	output[AW-1:0]	araddr_1,$/;"	p	module:data_path
arburst	glb_ctrl/nosyn/axi_if.sv	/^	input araddr, arburst, arvalid;$/;"	p	interface:axi_bus_if
arburst	glb_ctrl/nosyn/axi_if.sv	/^logic [3:0]		 	arburst;$/;"	r	interface:axi_bus_if
arburst	glb_ctrl\\nosyn\\axi_if.sv	/^	input araddr, arburst, arvalid;$/;"	p	interface:axi_bus_if
arburst	glb_ctrl\\nosyn\\axi_if.sv	/^logic [3:0]		 	arburst;$/;"	r	interface:axi_bus_if
arburst	input_buffer/addr_gen.sv	/^	output[3:0]		 	arburst$/;"	p	module:addr_gen
arburst	input_buffer/addr_gen_tb.sv	/^logic [3:0] arburst;$/;"	r	module:addr_gen_tb
arburst	input_buffer/axi_bus_sim.sv	/^	input [3:0] 		arburst,$/;"	p	module:axi_bus_sim
arburst	input_buffer/input_buffer.sv	/^	output[3:0] 		arburst,$/;"	p	module:input_buffer
arburst	input_buffer/input_buffer_tb.sv	/^logic [3:0] arburst;$/;"	r	module:input_buffer_tb
arburst	input_buffer\\addr_gen.sv	/^	output[3:0]		 	arburst$/;"	p	module:addr_gen
arburst	input_buffer\\addr_gen_tb.sv	/^logic [3:0] arburst;$/;"	r	module:addr_gen_tb
arburst	input_buffer\\axi_bus_sim.sv	/^	input [3:0] 		arburst,$/;"	p	module:axi_bus_sim
arburst	input_buffer\\input_buffer.sv	/^	output[3:0] 		arburst,$/;"	p	module:input_buffer
arburst	input_buffer\\input_buffer_tb.sv	/^logic [3:0] arburst;$/;"	r	module:input_buffer_tb
arburst	weight_buffer/axi_bus_sim.sv	/^	input [3:0] 		arburst,$/;"	p	module:axi_bus_sim
arburst	weight_buffer/dwaddr_gen.sv	/^	output[3:0]			arburst,$/;"	p	module:dwaddr_gen
arburst	weight_buffer/weight_buffer.sv	/^	output[3:0] 		arburst,$/;"	p	module:weight_buffer
arburst	weight_buffer/weight_buffer_tb.sv	/^logic [3:0] arburst;$/;"	r	module:weight_buffer_tb
arburst	weight_buffer\\axi_bus_sim.sv	/^	input [3:0] 		arburst,$/;"	p	module:axi_bus_sim
arburst	weight_buffer\\dwaddr_gen.sv	/^	output[3:0]			arburst,$/;"	p	module:dwaddr_gen
arburst	weight_buffer\\weight_buffer.sv	/^	output[3:0] 		arburst,$/;"	p	module:weight_buffer
arburst	weight_buffer\\weight_buffer_tb.sv	/^logic [3:0] arburst;$/;"	r	module:weight_buffer_tb
arburst_0	accelerator.sv	/^	output[3:0]			arburst_0,$/;"	p	module:accelerator
arburst_0	glb_ctrl/data_path.sv	/^	output[3:0]			arburst_0,$/;"	p	module:data_path
arburst_0	glb_ctrl\\data_path.sv	/^	output[3:0]			arburst_0,$/;"	p	module:data_path
arburst_1	accelerator.sv	/^	output[3:0]			arburst_1,$/;"	p	module:accelerator
arburst_1	glb_ctrl/data_path.sv	/^	output[3:0]			arburst_1,$/;"	p	module:data_path
arburst_1	glb_ctrl\\data_path.sv	/^	output[3:0]			arburst_1,$/;"	p	module:data_path
arready	glb_ctrl/nosyn/axi_if.sv	/^	output arready, rvalid, rdata, rlast;$/;"	p	interface:axi_bus_if
arready	glb_ctrl/nosyn/axi_if.sv	/^logic 					arready;$/;"	r	interface:axi_bus_if
arready	glb_ctrl\\nosyn\\axi_if.sv	/^	output arready, rvalid, rdata, rlast;$/;"	p	interface:axi_bus_if
arready	glb_ctrl\\nosyn\\axi_if.sv	/^logic 					arready;$/;"	r	interface:axi_bus_if
arready	input_buffer/axi_bus_sim.sv	/^	output 					arready,$/;"	p	module:axi_bus_sim
arready	input_buffer/input_buffer.sv	/^	input 					arready,$/;"	p	module:input_buffer
arready	input_buffer/input_buffer_tb.sv	/^logic clk, rst_n, arvalid, arready, rlast, rvalid;$/;"	r	module:input_buffer_tb
arready	input_buffer\\axi_bus_sim.sv	/^	output 					arready,$/;"	p	module:axi_bus_sim
arready	input_buffer\\input_buffer.sv	/^	input 					arready,$/;"	p	module:input_buffer
arready	input_buffer\\input_buffer_tb.sv	/^logic clk, rst_n, arvalid, arready, rlast, rvalid;$/;"	r	module:input_buffer_tb
arready	weight_buffer/axi_bus_sim.sv	/^	output 					arready,$/;"	p	module:axi_bus_sim
arready	weight_buffer/dwaddr_gen.sv	/^	input 					arready$/;"	p	module:dwaddr_gen
arready	weight_buffer/weight_buffer.sv	/^	input 					arready,$/;"	p	module:weight_buffer
arready	weight_buffer/weight_buffer_tb.sv	/^logic clk, rst_n, weight_load, init_addr_en, arvalid, arready, rvalid,$/;"	r	module:weight_buffer_tb
arready	weight_buffer\\axi_bus_sim.sv	/^	output 					arready,$/;"	p	module:axi_bus_sim
arready	weight_buffer\\dwaddr_gen.sv	/^	input 					arready$/;"	p	module:dwaddr_gen
arready	weight_buffer\\weight_buffer.sv	/^	input 					arready,$/;"	p	module:weight_buffer
arready	weight_buffer\\weight_buffer_tb.sv	/^logic clk, rst_n, weight_load, init_addr_en, arvalid, arready, rvalid,$/;"	r	module:weight_buffer_tb
arready_0	accelerator.sv	/^	input 					arready_0,$/;"	p	module:accelerator
arready_0	glb_ctrl/data_path.sv	/^	input 					arready_0,$/;"	p	module:data_path
arready_0	glb_ctrl\\data_path.sv	/^	input 					arready_0,$/;"	p	module:data_path
arready_1	accelerator.sv	/^	input 					arready_1,$/;"	p	module:accelerator
arready_1	glb_ctrl/data_path.sv	/^	input 					arready_1,$/;"	p	module:data_path
arready_1	glb_ctrl\\data_path.sv	/^	input 					arready_1,$/;"	p	module:data_path
arready_r	input_buffer/axi_bus_sim.sv	/^reg arready_r;$/;"	r	module:axi_bus_sim
arready_r	input_buffer\\axi_bus_sim.sv	/^reg arready_r;$/;"	r	module:axi_bus_sim
arready_r	weight_buffer/axi_bus_sim.sv	/^reg arready_r;$/;"	r	module:axi_bus_sim
arready_r	weight_buffer\\axi_bus_sim.sv	/^reg arready_r;$/;"	r	module:axi_bus_sim
arvalid	glb_ctrl/nosyn/axi_if.sv	/^	input araddr, arburst, arvalid;$/;"	p	interface:axi_bus_if
arvalid	glb_ctrl/nosyn/axi_if.sv	/^logic 					arvalid;$/;"	r	interface:axi_bus_if
arvalid	glb_ctrl\\nosyn\\axi_if.sv	/^	input araddr, arburst, arvalid;$/;"	p	interface:axi_bus_if
arvalid	glb_ctrl\\nosyn\\axi_if.sv	/^logic 					arvalid;$/;"	r	interface:axi_bus_if
arvalid	input_buffer/addr_gen.sv	/^	output 				 	arvalid,$/;"	p	module:addr_gen
arvalid	input_buffer/addr_gen_tb.sv	/^logic clk, rst_n, data_load, dw_comp,init_addr_en, result_valid, blkend, mapend, rlast, arvalid;$/;"	r	module:addr_gen_tb
arvalid	input_buffer/axi_bus_sim.sv	/^	input 					arvalid,$/;"	p	module:axi_bus_sim
arvalid	input_buffer/input_buffer.sv	/^	output 					arvalid,$/;"	p	module:input_buffer
arvalid	input_buffer/input_buffer_tb.sv	/^logic clk, rst_n, arvalid, arready, rlast, rvalid;$/;"	r	module:input_buffer_tb
arvalid	input_buffer\\addr_gen.sv	/^	output 				 	arvalid,$/;"	p	module:addr_gen
arvalid	input_buffer\\addr_gen_tb.sv	/^logic clk, rst_n, data_load, dw_comp,init_addr_en, result_valid, blkend, mapend, rlast, arvalid;$/;"	r	module:addr_gen_tb
arvalid	input_buffer\\axi_bus_sim.sv	/^	input 					arvalid,$/;"	p	module:axi_bus_sim
arvalid	input_buffer\\input_buffer.sv	/^	output 					arvalid,$/;"	p	module:input_buffer
arvalid	input_buffer\\input_buffer_tb.sv	/^logic clk, rst_n, arvalid, arready, rlast, rvalid;$/;"	r	module:input_buffer_tb
arvalid	weight_buffer/axi_bus_sim.sv	/^	input 					arvalid,$/;"	p	module:axi_bus_sim
arvalid	weight_buffer/dwaddr_gen.sv	/^	output 					arvalid,$/;"	p	module:dwaddr_gen
arvalid	weight_buffer/weight_buffer.sv	/^	output 					arvalid,$/;"	p	module:weight_buffer
arvalid	weight_buffer/weight_buffer_tb.sv	/^logic clk, rst_n, weight_load, init_addr_en, arvalid, arready, rvalid,$/;"	r	module:weight_buffer_tb
arvalid	weight_buffer\\axi_bus_sim.sv	/^	input 					arvalid,$/;"	p	module:axi_bus_sim
arvalid	weight_buffer\\dwaddr_gen.sv	/^	output 					arvalid,$/;"	p	module:dwaddr_gen
arvalid	weight_buffer\\weight_buffer.sv	/^	output 					arvalid,$/;"	p	module:weight_buffer
arvalid	weight_buffer\\weight_buffer_tb.sv	/^logic clk, rst_n, weight_load, init_addr_en, arvalid, arready, rvalid,$/;"	r	module:weight_buffer_tb
arvalid_0	accelerator.sv	/^	output 					arvalid_0,$/;"	p	module:accelerator
arvalid_0	glb_ctrl/data_path.sv	/^	output 					arvalid_0,$/;"	p	module:data_path
arvalid_0	glb_ctrl\\data_path.sv	/^	output 					arvalid_0,$/;"	p	module:data_path
arvalid_1	accelerator.sv	/^	output 					arvalid_1,$/;"	p	module:accelerator
arvalid_1	glb_ctrl/data_path.sv	/^	output 					arvalid_1,$/;"	p	module:data_path
arvalid_1	glb_ctrl\\data_path.sv	/^	output 					arvalid_1,$/;"	p	module:data_path
arvalid_cnt	input_buffer/addr_gen.sv	/^reg [2:0] arvalid_cnt;$/;"	r	module:addr_gen
arvalid_cnt	input_buffer\\addr_gen.sv	/^reg [2:0] arvalid_cnt;$/;"	r	module:addr_gen
arvalid_cnt_c	input_buffer/addr_gen.sv	/^wire arvalid_cnt_c = (arvalid_cnt == 5);$/;"	n	module:addr_gen
arvalid_cnt_c	input_buffer\\addr_gen.sv	/^wire arvalid_cnt_c = (arvalid_cnt == 5);$/;"	n	module:addr_gen
arvalid_r	input_buffer/addr_gen.sv	/^reg arvalid_r;$/;"	r	module:addr_gen
arvalid_r	input_buffer\\addr_gen.sv	/^reg arvalid_r;$/;"	r	module:addr_gen
arvalid_r	weight_buffer/dwaddr_gen.sv	/^reg arvalid_r;$/;"	r	module:dwaddr_gen
arvalid_r	weight_buffer\\dwaddr_gen.sv	/^reg arvalid_r;$/;"	r	module:dwaddr_gen
arvalid_state	input_buffer/addr_gen.sv	/^reg [1:0] arvalid_state;$/;"	r	module:addr_gen
arvalid_state	input_buffer\\addr_gen.sv	/^reg [1:0] arvalid_state;$/;"	r	module:addr_gen
axi_bus_if	glb_ctrl/nosyn/axi_if.sv	/^interface axi_bus_if#($/;"	I
axi_bus_if	glb_ctrl\\nosyn\\axi_if.sv	/^interface axi_bus_if#($/;"	I
axi_bus_sim	input_buffer/axi_bus_sim.sv	/^module axi_bus_sim#($/;"	m
axi_bus_sim	input_buffer\\axi_bus_sim.sv	/^module axi_bus_sim#($/;"	m
axi_bus_sim	weight_buffer/axi_bus_sim.sv	/^module axi_bus_sim#($/;"	m
axi_bus_sim	weight_buffer\\axi_bus_sim.sv	/^module axi_bus_sim#($/;"	m
bank	data_router/buffer_if.sv	/^	output[7:0]			bank,$/;"	p	module:buffer_if
bank	data_router/data_router.sv	/^	output[7:0]			bank,$/;"	p	module:data_router
bank	data_router/data_router_if_sim.sv	/^	input [7:0]				bank,$/;"	p	module:data_router_if_sim
bank	data_router/data_router_tb.sv	/^logic [7:0] bank, row;$/;"	r	module:data_router_tb
bank	data_router/mux.sv	/^	input [7:0]			bank, $/;"	p	module:mux
bank	data_router\\buffer_if.sv	/^	output[7:0]			bank,$/;"	p	module:buffer_if
bank	data_router\\data_router.sv	/^	output[7:0]			bank,$/;"	p	module:data_router
bank	data_router\\data_router_if_sim.sv	/^	input [7:0]				bank,$/;"	p	module:data_router_if_sim
bank	data_router\\data_router_tb.sv	/^logic [7:0] bank, row;$/;"	r	module:data_router_tb
bank	data_router\\mux.sv	/^	input [7:0]			bank, $/;"	p	module:mux
bank_r	data_router/buffer_if.sv	/^reg [7:0] bank_r;$/;"	r	module:buffer_if
bank_r	data_router\\buffer_if.sv	/^reg [7:0] bank_r;$/;"	r	module:buffer_if
bank_r_f	data_router/buffer_if.sv	/^wire bank_r_f = (bank_r == POY-1);$/;"	n	module:buffer_if
bank_r_f	data_router\\buffer_if.sv	/^wire bank_r_f = (bank_r == POY-1);$/;"	n	module:buffer_if
bank_r_f_r	data_router/buffer_if.sv	/^reg bank_r_f_r;$/;"	r	module:buffer_if
bank_r_f_r	data_router\\buffer_if.sv	/^reg bank_r_f_r;$/;"	r	module:buffer_if
base	weight_buffer/cyc_fifo_tb.sv	/^int base = 0;$/;"	r	module:cyc_fifo_tb
base	weight_buffer\\cyc_fifo_tb.sv	/^int base = 0;$/;"	r	module:cyc_fifo_tb
blk_cnt	input_buffer/addr_gen.sv	/^reg [7:0] blk_cnt;\/\/count blk in a row!$/;"	r	module:addr_gen
blk_cnt	input_buffer\\addr_gen.sv	/^reg [7:0] blk_cnt;\/\/count blk in a row!$/;"	r	module:addr_gen
blk_cnt_c	input_buffer/addr_gen.sv	/^wire blk_cnt_c = (blk_cnt == BLK_IN_ROW);$/;"	n	module:addr_gen
blk_cnt_c	input_buffer\\addr_gen.sv	/^wire blk_cnt_c = (blk_cnt == BLK_IN_ROW);$/;"	n	module:addr_gen
blk_cnt_c_1	input_buffer/addr_gen.sv	/^reg blk_cnt_c_1;$/;"	r	module:addr_gen
blk_cnt_c_1	input_buffer\\addr_gen.sv	/^reg blk_cnt_c_1;$/;"	r	module:addr_gen
blk_cnt_f	input_buffer/addr_gen.sv	/^wire blk_cnt_f = blk_cnt_c & ~blk_cnt_c_1;$/;"	n	module:addr_gen
blk_cnt_f	input_buffer\\addr_gen.sv	/^wire blk_cnt_f = blk_cnt_c & ~blk_cnt_c_1;$/;"	n	module:addr_gen
blk_paddr_r	input_buffer/addr_gen.sv	/^reg [AW-1:0] blk_paddr_r;$/;"	r	module:addr_gen
blk_paddr_r	input_buffer\\addr_gen.sv	/^reg [AW-1:0] blk_paddr_r;$/;"	r	module:addr_gen
blk_raddr_r	input_buffer/addr_gen.sv	/^reg [AW-1:0] blk_raddr_r;$/;"	r	module:addr_gen
blk_raddr_r	input_buffer\\addr_gen.sv	/^reg [AW-1:0] blk_raddr_r;$/;"	r	module:addr_gen
blkend	accelerator.sv	/^	wire blkend, mapend;$/;"	n	module:accelerator
blkend	data_router/buffer_if.sv	/^	input 					blkend,$/;"	p	module:buffer_if
blkend	data_router/data_router.sv	/^	input 					blkend,$/;"	p	module:data_router
blkend	data_router/data_router_if_sim.sv	/^	output reg				blkend,$/;"	p	module:data_router_if_sim
blkend	data_router/data_router_tb.sv	/^logic clk, rst_n, blkend, dwpe_ena;$/;"	r	module:data_router_tb
blkend	data_router\\buffer_if.sv	/^	input 					blkend,$/;"	p	module:buffer_if
blkend	data_router\\data_router.sv	/^	input 					blkend,$/;"	p	module:data_router
blkend	data_router\\data_router_if_sim.sv	/^	output reg				blkend,$/;"	p	module:data_router_if_sim
blkend	data_router\\data_router_tb.sv	/^logic clk, rst_n, blkend, dwpe_ena;$/;"	r	module:data_router_tb
blkend	glb_ctrl/data_path.sv	/^	output 					blkend,$/;"	p	module:data_path
blkend	glb_ctrl/glb_ctrl.sv	/^	input 					blkend,$/;"	p	module:glb_ctrl
blkend	glb_ctrl/nosyn/data_path_tb.sv	/^logic data_load, dw_comp, data_init_addr_en,  blkend, mapend, result_valid[POY][POX];$/;"	r	module:data_path_tb
blkend	glb_ctrl/nosyn/data_path_test.sv	/^	input 								blkend,$/;"	p	program:data_path_test
blkend	glb_ctrl\\data_path.sv	/^	output 					blkend,$/;"	p	module:data_path
blkend	glb_ctrl\\glb_ctrl.sv	/^	input 					blkend,$/;"	p	module:glb_ctrl
blkend	glb_ctrl\\nosyn\\data_path_tb.sv	/^logic data_load, dw_comp, data_init_addr_en,  blkend, mapend, result_valid[POY][POX];$/;"	r	module:data_path_tb
blkend	glb_ctrl\\nosyn\\data_path_test.sv	/^	input 								blkend,$/;"	p	program:data_path_test
blkend	input_buffer/addr_gen.sv	/^	output 					blkend,$/;"	p	module:addr_gen
blkend	input_buffer/addr_gen_tb.sv	/^logic clk, rst_n, data_load, dw_comp,init_addr_en, result_valid, blkend, mapend, rlast, arvalid;$/;"	r	module:addr_gen_tb
blkend	input_buffer/input_buffer.sv	/^	output 					blkend,$/;"	p	module:input_buffer
blkend	input_buffer/input_buffer_tb.sv	/^logic init_addr_en, blkend, mapend;$/;"	r	module:input_buffer_tb
blkend	input_buffer\\addr_gen.sv	/^	output 					blkend,$/;"	p	module:addr_gen
blkend	input_buffer\\addr_gen_tb.sv	/^logic clk, rst_n, data_load, dw_comp,init_addr_en, result_valid, blkend, mapend, rlast, arvalid;$/;"	r	module:addr_gen_tb
blkend	input_buffer\\input_buffer.sv	/^	output 					blkend,$/;"	p	module:input_buffer
blkend	input_buffer\\input_buffer_tb.sv	/^logic init_addr_en, blkend, mapend;$/;"	r	module:input_buffer_tb
blkr_cnt	input_buffer/addr_gen.sv	/^reg [7:0] blkr_cnt;\/\/count row number $/;"	r	module:addr_gen
blkr_cnt	input_buffer\\addr_gen.sv	/^reg [7:0] blkr_cnt;\/\/count row number $/;"	r	module:addr_gen
blkr_cnt_c	input_buffer/addr_gen.sv	/^wire blkr_cnt_c = (blkr_cnt == BLK_ROW_IN_MAP);$/;"	n	module:addr_gen
blkr_cnt_c	input_buffer\\addr_gen.sv	/^wire blkr_cnt_c = (blkr_cnt == BLK_ROW_IN_MAP);$/;"	n	module:addr_gen
blkr_cnt_c_1	input_buffer/addr_gen.sv	/^reg blkr_cnt_c_1;$/;"	r	module:addr_gen
blkr_cnt_c_1	input_buffer\\addr_gen.sv	/^reg blkr_cnt_c_1;$/;"	r	module:addr_gen
blkr_cnt_f	input_buffer/addr_gen.sv	/^wire blkr_cnt_f = blkr_cnt_c & ~blkr_cnt_c_1;$/;"	n	module:addr_gen
blkr_cnt_f	input_buffer\\addr_gen.sv	/^wire blkr_cnt_f = blkr_cnt_c & ~blkr_cnt_c_1;$/;"	n	module:addr_gen
br	data_router/data_router_if_sim.sv	/^task br;$/;"	t	module:data_router_if_sim
br	data_router\\data_router_if_sim.sv	/^task br;$/;"	t	module:data_router_if_sim
br	input_buffer/data_router_if_sim.sv	/^task br;$/;"	t	module:data_router_if_sim
br	input_buffer\\data_router_if_sim.sv	/^task br;$/;"	t	module:data_router_if_sim
buffer_if	data_router/buffer_if.sv	/^module buffer_if#($/;"	m
buffer_if	data_router\\buffer_if.sv	/^module buffer_if#($/;"	m
burst_cnt	input_buffer/axi_bus_sim.sv	/^reg [13:0] burst_cnt;$/;"	r	module:axi_bus_sim
burst_cnt	input_buffer\\axi_bus_sim.sv	/^reg [13:0] burst_cnt;$/;"	r	module:axi_bus_sim
burst_cnt	weight_buffer/axi_bus_sim.sv	/^reg [13:0] burst_cnt;$/;"	r	module:axi_bus_sim
burst_cnt	weight_buffer\\axi_bus_sim.sv	/^reg [13:0] burst_cnt;$/;"	r	module:axi_bus_sim
burst_cnt_f	input_buffer/axi_bus_sim.sv	/^wire burst_cnt_f = (burst_cnt != 0)$/;"	n	module:axi_bus_sim
burst_cnt_f	input_buffer\\axi_bus_sim.sv	/^wire burst_cnt_f = (burst_cnt != 0)$/;"	n	module:axi_bus_sim
burst_cnt_f	weight_buffer/axi_bus_sim.sv	/^wire burst_cnt_f = (burst_cnt == burst_r);$/;"	n	module:axi_bus_sim
burst_cnt_f	weight_buffer\\axi_bus_sim.sv	/^wire burst_cnt_f = (burst_cnt == burst_r);$/;"	n	module:axi_bus_sim
burst_max	glb_ctrl/nosyn/data_pool.sv	/^int burst_max;$/;"	r	module:sdram_sim
burst_max	glb_ctrl\\nosyn\\data_pool.sv	/^int burst_max;$/;"	r	module:sdram_sim
burst_r	input_buffer/axi_bus_sim.sv	/^reg [13:0] burst_r;$/;"	r	module:axi_bus_sim
burst_r	input_buffer\\axi_bus_sim.sv	/^reg [13:0] burst_r;$/;"	r	module:axi_bus_sim
burst_r	weight_buffer/axi_bus_sim.sv	/^reg [13:0] burst_r;$/;"	r	module:axi_bus_sim
burst_r	weight_buffer\\axi_bus_sim.sv	/^reg [13:0] burst_r;$/;"	r	module:axi_bus_sim
channal_num	glb_ctrl/glb_ctrl.sv	/^wire [27:0] channal_num = comp_cmd[27:0];$/;"	n	module:glb_ctrl
channal_num	glb_ctrl\\glb_ctrl.sv	/^wire [27:0] channal_num = comp_cmd[27:0];$/;"	n	module:glb_ctrl
chn_cnt_nxt	glb_ctrl/glb_ctrl.sv	/^wire [27:0] chn_cnt_nxt = mapend ? $/;"	n	module:glb_ctrl
chn_cnt_nxt	glb_ctrl\\glb_ctrl.sv	/^wire [27:0] chn_cnt_nxt = mapend ? $/;"	n	module:glb_ctrl
chn_cnt_r	glb_ctrl/glb_ctrl.sv	/^reg [27:0] chn_cnt_r;$/;"	r	module:glb_ctrl
chn_cnt_r	glb_ctrl\\glb_ctrl.sv	/^reg [27:0] chn_cnt_r;$/;"	r	module:glb_ctrl
chn_cnt_r_c	glb_ctrl/glb_ctrl.sv	/^wire chn_cnt_r_c = (chn_cnt_r == channal_num);$/;"	n	module:glb_ctrl
chn_cnt_r_c	glb_ctrl\\glb_ctrl.sv	/^wire chn_cnt_r_c = (chn_cnt_r == channal_num);$/;"	n	module:glb_ctrl
chn_cnt_r_c_1	glb_ctrl/glb_ctrl.sv	/^reg chn_cnt_r_c_1;$/;"	r	module:glb_ctrl
chn_cnt_r_c_1	glb_ctrl\\glb_ctrl.sv	/^reg chn_cnt_r_c_1;$/;"	r	module:glb_ctrl
chn_cnt_r_c_r	glb_ctrl/glb_ctrl.sv	/^wire chn_cnt_r_c_r = chn_cnt_r_c & ~chn_cnt_r_c_1;$/;"	n	module:glb_ctrl
chn_cnt_r_c_r	glb_ctrl\\glb_ctrl.sv	/^wire chn_cnt_r_c_r = chn_cnt_r_c & ~chn_cnt_r_c_1;$/;"	n	module:glb_ctrl
clk	accelerator.sv	/^	input 					clk,$/;"	p	module:accelerator
clk	accelerator_tb.sv	/^bit clk, rst_n;$/;"	r	module:accelerator_tb
clk	accelerator_test.sv	/^	input logic 							clk,$/;"	p	program:accelerator_test
clk	data_router/buffer_if.sv	/^	input 					clk,$/;"	p	module:buffer_if
clk	data_router/data_router.sv	/^	input 					clk,$/;"	p	module:data_router
clk	data_router/data_router_if_sim.sv	/^	input 						clk,$/;"	p	module:data_router_if_sim
clk	data_router/data_router_tb.sv	/^logic clk, rst_n, blkend, dwpe_ena;$/;"	r	module:data_router_tb
clk	data_router/reg_array.sv	/^	input 					clk,$/;"	p	module:reg_array
clk	data_router/syn_fifo.sv	/^	input 				 	clk,$/;"	p	module:syn_fifo
clk	data_router\\buffer_if.sv	/^	input 					clk,$/;"	p	module:buffer_if
clk	data_router\\data_router.sv	/^	input 					clk,$/;"	p	module:data_router
clk	data_router\\data_router_if_sim.sv	/^	input 						clk,$/;"	p	module:data_router_if_sim
clk	data_router\\data_router_tb.sv	/^logic clk, rst_n, blkend, dwpe_ena;$/;"	r	module:data_router_tb
clk	data_router\\reg_array.sv	/^	input 					clk,$/;"	p	module:reg_array
clk	data_router\\syn_fifo.sv	/^	input 				 	clk,$/;"	p	module:syn_fifo
clk	glb_ctrl/data_path.sv	/^	input 					clk,$/;"	p	module:data_path
clk	glb_ctrl/glb_ctrl.sv	/^	input 					clk,$/;"	p	module:glb_ctrl
clk	glb_ctrl/nosyn/axi_if.sv	/^	input logic clk$/;"	p	interface:axi_bus_if
clk	glb_ctrl/nosyn/data_path_tb.sv	/^bit clk = 0;$/;"	r	module:data_path_tb
clk	glb_ctrl/nosyn/data_path_test.sv	/^	input 								clk, $/;"	p	program:data_path_test
clk	glb_ctrl\\data_path.sv	/^	input 					clk,$/;"	p	module:data_path
clk	glb_ctrl\\glb_ctrl.sv	/^	input 					clk,$/;"	p	module:glb_ctrl
clk	glb_ctrl\\nosyn\\axi_if.sv	/^	input logic clk$/;"	p	interface:axi_bus_if
clk	glb_ctrl\\nosyn\\data_path_tb.sv	/^bit clk = 0;$/;"	r	module:data_path_tb
clk	glb_ctrl\\nosyn\\data_path_test.sv	/^	input 								clk, $/;"	p	program:data_path_test
clk	input_buffer/addr_gen.sv	/^	input 					clk,$/;"	p	module:addr_gen
clk	input_buffer/addr_gen_tb.sv	/^logic clk, rst_n, data_load, dw_comp,init_addr_en, result_valid, blkend, mapend, rlast, arvalid;$/;"	r	module:addr_gen_tb
clk	input_buffer/axi_bus_sim.sv	/^	input 					clk,$/;"	p	module:axi_bus_sim
clk	input_buffer/data_router_if_sim.sv	/^	input 						clk,$/;"	p	module:data_router_if_sim
clk	input_buffer/input_buffer.sv	/^	input 					clk, $/;"	p	module:input_buffer
clk	input_buffer/input_buffer_tb.sv	/^logic clk, rst_n, arvalid, arready, rlast, rvalid;$/;"	r	module:input_buffer_tb
clk	input_buffer/sender.sv	/^	input 					clk,$/;"	p	module:sender
clk	input_buffer/sender_tb.sv	/^logic clk, rst_n, data_load, rvalid;$/;"	r	module:sender_tb
clk	input_buffer\\addr_gen.sv	/^	input 					clk,$/;"	p	module:addr_gen
clk	input_buffer\\addr_gen_tb.sv	/^logic clk, rst_n, data_load, dw_comp,init_addr_en, result_valid, blkend, mapend, rlast, arvalid;$/;"	r	module:addr_gen_tb
clk	input_buffer\\axi_bus_sim.sv	/^	input 					clk,$/;"	p	module:axi_bus_sim
clk	input_buffer\\data_router_if_sim.sv	/^	input 						clk,$/;"	p	module:data_router_if_sim
clk	input_buffer\\input_buffer.sv	/^	input 					clk, $/;"	p	module:input_buffer
clk	input_buffer\\input_buffer_tb.sv	/^logic clk, rst_n, arvalid, arready, rlast, rvalid;$/;"	r	module:input_buffer_tb
clk	input_buffer\\sender.sv	/^	input 					clk,$/;"	p	module:sender
clk	input_buffer\\sender_tb.sv	/^logic clk, rst_n, data_load, rvalid;$/;"	r	module:sender_tb
clk	pe/dwpe.sv	/^	input 					clk,$/;"	p	module:dwpe
clk	pe/dwpe_array.sv	/^	input 				 clk,$/;"	p	module:dwpe_array
clk	pe/dwpe_tb.sv	/^logic clk, rst_n, dwpe_ena;$/;"	r	module:dwpe_tb
clk	pe/mac.sv	/^	input 					clk,$/;"	p	module:mac
clk	pe/mac_bank.sv	/^	input 					clk,$/;"	p	module:mac_bank
clk	pe/svtb/dwpe_if.sv	/^	input 					clk,$/;"	p
clk	pe/svtb/dwpe_if.sv	/^	input bit clk$/;"	p
clk	pe\\dwpe.sv	/^	input 					clk,$/;"	p	module:dwpe
clk	pe\\dwpe_array.sv	/^	input 				 clk,$/;"	p	module:dwpe_array
clk	pe\\dwpe_tb.sv	/^logic clk, rst_n, dwpe_ena;$/;"	r	module:dwpe_tb
clk	pe\\mac.sv	/^	input 					clk,$/;"	p	module:mac
clk	pe\\mac_bank.sv	/^	input 					clk,$/;"	p	module:mac_bank
clk	pe\\svtb\\dwpe_if.sv	/^	input 					clk,$/;"	p
clk	pe\\svtb\\dwpe_if.sv	/^	input bit clk$/;"	p
clk	shit.sv	/^	input clk$/;"	p	interface:shit
clk	shit.sv	/^	input clk,$/;"	p	module:shit
clk	weight_buffer/axi_bus_sim.sv	/^	input 					clk,$/;"	p	module:axi_bus_sim
clk	weight_buffer/cyc_fifo.sv	/^	input clk,$/;"	p	module:cyc_fifo
clk	weight_buffer/cyc_fifo_tb.sv	/^logic clk, rst_n, i_valid, full, empty, o_ready;$/;"	r	module:cyc_fifo_tb
clk	weight_buffer/dwaddr_gen.sv	/^	input 					clk,$/;"	p	module:dwaddr_gen
clk	weight_buffer/weight_buffer.sv	/^	input 					clk,$/;"	p	module:weight_buffer
clk	weight_buffer/weight_buffer_tb.sv	/^logic clk, rst_n, weight_load, init_addr_en, arvalid, arready, rvalid,$/;"	r	module:weight_buffer_tb
clk	weight_buffer\\axi_bus_sim.sv	/^	input 					clk,$/;"	p	module:axi_bus_sim
clk	weight_buffer\\cyc_fifo.sv	/^	input clk,$/;"	p	module:cyc_fifo
clk	weight_buffer\\cyc_fifo_tb.sv	/^logic clk, rst_n, i_valid, full, empty, o_ready;$/;"	r	module:cyc_fifo_tb
clk	weight_buffer\\dwaddr_gen.sv	/^	input 					clk,$/;"	p	module:dwaddr_gen
clk	weight_buffer\\weight_buffer.sv	/^	input 					clk,$/;"	p	module:weight_buffer
clk	weight_buffer\\weight_buffer_tb.sv	/^logic clk, rst_n, weight_load, init_addr_en, arvalid, arready, rvalid,$/;"	r	module:weight_buffer_tb
cnt	pe/mac.sv	/^reg [5:0]			cnt;$/;"	r	module:mac
cnt	pe\\mac.sv	/^reg [5:0]			cnt;$/;"	r	module:mac
cnt_c	pe/mac.sv	/^	output 					cnt_c,$/;"	p	module:mac
cnt_c	pe/mac_bank.sv	/^	output 					cnt_c[POX],$/;"	p	module:mac_bank
cnt_c	pe\\mac.sv	/^	output 					cnt_c,$/;"	p	module:mac
cnt_c	pe\\mac_bank.sv	/^	output 					cnt_c[POX],$/;"	p	module:mac_bank
col	data_router/buffer_if.sv	/^	output[27:0]  	col,$/;"	p	module:buffer_if
col	data_router/data_router.sv	/^	output[27:0]		col,$/;"	p	module:data_router
col	data_router/data_router_if_sim.sv	/^	input [27:0]			col,$/;"	p	module:data_router_if_sim
col	data_router/data_router_tb.sv	/^logic [27:0] col;$/;"	r	module:data_router_tb
col	data_router\\buffer_if.sv	/^	output[27:0]  	col,$/;"	p	module:buffer_if
col	data_router\\data_router.sv	/^	output[27:0]		col,$/;"	p	module:data_router
col	data_router\\data_router_if_sim.sv	/^	input [27:0]			col,$/;"	p	module:data_router_if_sim
col	data_router\\data_router_tb.sv	/^logic [27:0] col;$/;"	r	module:data_router_tb
col_r	data_router/buffer_if.sv	/^reg [27:0] col_r;$/;"	r	module:buffer_if
col_r	data_router\\buffer_if.sv	/^reg [27:0] col_r;$/;"	r	module:buffer_if
comp_cmd	accelerator.sv	/^	input [31:0]		comp_cmd,$/;"	p	module:accelerator
comp_cmd	accelerator_tb.sv	/^logic [31:0] comp_cmd;$/;"	r	module:accelerator_tb
comp_cmd	accelerator_test.sv	/^	output logic [31:0] 				comp_cmd,$/;"	p	program:accelerator_test
comp_cmd	glb_ctrl/glb_ctrl.sv	/^	input [31:0] 		comp_cmd,$/;"	p	module:glb_ctrl
comp_cmd	glb_ctrl\\glb_ctrl.sv	/^	input [31:0] 		comp_cmd,$/;"	p	module:glb_ctrl
comp_type	glb_ctrl/glb_ctrl.sv	/^wire [2:0] comp_type = comp_cmd[30:28];$/;"	n	module:glb_ctrl
comp_type	glb_ctrl\\glb_ctrl.sv	/^wire [2:0] comp_type = comp_cmd[30:28];$/;"	n	module:glb_ctrl
con_type	glb_ctrl/glb_ctrl.sv	/^wire con_type = comp_cmd == CON;$/;"	n	module:glb_ctrl
con_type	glb_ctrl\\glb_ctrl.sv	/^wire con_type = comp_cmd == CON;$/;"	n	module:glb_ctrl
cyc_fifo	weight_buffer/cyc_fifo.sv	/^module cyc_fifo#($/;"	m
cyc_fifo	weight_buffer\\cyc_fifo.sv	/^module cyc_fifo#($/;"	m
cyc_fifo_tb	weight_buffer/cyc_fifo_tb.sv	/^module cyc_fifo_tb;$/;"	m
cyc_fifo_tb	weight_buffer\\cyc_fifo_tb.sv	/^module cyc_fifo_tb;$/;"	m
data	data_router/data_router.sv	/^	input [DW-1:0]  data[POY][BUFW],$/;"	p	module:data_router
data	data_router/data_router_if_sim.sv	/^	output [DW-1:0]		data[POY][BUFW],$/;"	p	module:data_router_if_sim
data	data_router/data_router_tb.sv	/^logic [DW-1:0] data[POY][BUFW], $/;"	r	module:data_router_tb
data	data_router\\data_router.sv	/^	input [DW-1:0]  data[POY][BUFW],$/;"	p	module:data_router
data	data_router\\data_router_if_sim.sv	/^	output [DW-1:0]		data[POY][BUFW],$/;"	p	module:data_router_if_sim
data	data_router\\data_router_tb.sv	/^logic [DW-1:0] data[POY][BUFW], $/;"	r	module:data_router_tb
data	input_buffer/sender_tb.sv	/^int data[1024];$/;"	r	module:sender_tb
data	input_buffer\\sender_tb.sv	/^int data[1024];$/;"	r	module:sender_tb
data	pe/mac.sv	/^	input [DW-1:0]	data,$/;"	p	module:mac
data	pe/mac_bank.sv	/^	input [DW-1:0] 	data[POX],$/;"	p	module:mac_bank
data	pe/relu.sv	/^	input [DW-1:0] data[POX],$/;"	p	module:relu
data	pe\\mac.sv	/^	input [DW-1:0]	data,$/;"	p	module:mac
data	pe\\mac_bank.sv	/^	input [DW-1:0] 	data[POX],$/;"	p	module:mac_bank
data	pe\\relu.sv	/^	input [DW-1:0] data[POX],$/;"	p	module:relu
data	shit.sv	/^	output data$/;"	p	module:shit
data	weight_buffer/cyc_fifo_tb.sv	/^bit [DW-1:0] data[DEPTH];$/;"	r	module:cyc_fifo_tb
data	weight_buffer\\cyc_fifo_tb.sv	/^bit [DW-1:0] data[DEPTH];$/;"	r	module:cyc_fifo_tb
data_gen	input_buffer/sender_tb.sv	/^task data_gen;$/;"	t	module:sender_tb
data_gen	input_buffer\\sender_tb.sv	/^task data_gen;$/;"	t	module:sender_tb
data_gen_done	input_buffer/sender_tb.sv	/^event data_gen_done;$/;"	e	module:sender_tb
data_gen_done	input_buffer\\sender_tb.sv	/^event data_gen_done;$/;"	e	module:sender_tb
data_generate	pe/dwpe_tb.sv	/^task automatic data_generate(ref int pixel_input[32]);$/;"	t	module:dwpe_tb
data_generate	pe/svtb/dwpe_test.sv	/^task automatic data_generate(ref int pixel_input[32]);$/;"	t	program:dwpe_test
data_generate	pe\\dwpe_tb.sv	/^task automatic data_generate(ref int pixel_input[32]);$/;"	t	module:dwpe_tb
data_generate	pe\\svtb\\dwpe_test.sv	/^task automatic data_generate(ref int pixel_input[32]);$/;"	t	program:dwpe_test
data_generate_done	pe/dwpe_tb.sv	/^event data_generate_done;$/;"	e	module:dwpe_tb
data_generate_done	pe/svtb/dwpe_test.sv	/^event data_generate_done;$/;"	e	program:dwpe_test
data_generate_done	pe\\dwpe_tb.sv	/^event data_generate_done;$/;"	e	module:dwpe_tb
data_generate_done	pe\\svtb\\dwpe_test.sv	/^event data_generate_done;$/;"	e	program:dwpe_test
data_generate_done	weight_buffer/cyc_fifo_tb.sv	/^event data_generate_done, next_one;$/;"	e	module:cyc_fifo_tb
data_generate_done	weight_buffer\\cyc_fifo_tb.sv	/^event data_generate_done, next_one;$/;"	e	module:cyc_fifo_tb
data_init_addr	accelerator.sv	/^	wire [AW-1:0] data_init_addr, weight_init_addr;$/;"	n	module:accelerator
data_init_addr	glb_ctrl/data_path.sv	/^	input [AW-1:0]	data_init_addr,$/;"	p	module:data_path
data_init_addr	glb_ctrl/nosyn/data_path_tb.sv	/^logic [AW-1:0] data_init_addr, weight_init_addr;$/;"	r	module:data_path_tb
data_init_addr	glb_ctrl/nosyn/data_path_test.sv	/^	output logic [AW-1:0] data_init_addr,$/;"	p	program:data_path_test
data_init_addr	glb_ctrl\\data_path.sv	/^	input [AW-1:0]	data_init_addr,$/;"	p	module:data_path
data_init_addr	glb_ctrl\\nosyn\\data_path_tb.sv	/^logic [AW-1:0] data_init_addr, weight_init_addr;$/;"	r	module:data_path_tb
data_init_addr	glb_ctrl\\nosyn\\data_path_test.sv	/^	output logic [AW-1:0] data_init_addr,$/;"	p	program:data_path_test
data_init_addr_en	accelerator.sv	/^	wire data_load, dw_comp, data_init_addr_en;$/;"	n	module:accelerator
data_init_addr_en	glb_ctrl/data_path.sv	/^	input 					data_init_addr_en,$/;"	p	module:data_path
data_init_addr_en	glb_ctrl/glb_ctrl.sv	/^	output 					data_init_addr_en$/;"	p	module:glb_ctrl
data_init_addr_en	glb_ctrl/nosyn/data_path_tb.sv	/^logic data_load, dw_comp, data_init_addr_en,  blkend, mapend, result_valid[POY][POX];$/;"	r	module:data_path_tb
data_init_addr_en	glb_ctrl/nosyn/data_path_test.sv	/^	output logic 					data_init_addr_en$/;"	p	program:data_path_test
data_init_addr_en	glb_ctrl\\data_path.sv	/^	input 					data_init_addr_en,$/;"	p	module:data_path
data_init_addr_en	glb_ctrl\\glb_ctrl.sv	/^	output 					data_init_addr_en$/;"	p	module:glb_ctrl
data_init_addr_en	glb_ctrl\\nosyn\\data_path_tb.sv	/^logic data_load, dw_comp, data_init_addr_en,  blkend, mapend, result_valid[POY][POX];$/;"	r	module:data_path_tb
data_init_addr_en	glb_ctrl\\nosyn\\data_path_test.sv	/^	output logic 					data_init_addr_en$/;"	p	program:data_path_test
data_init_addr_in	accelerator.sv	/^	input [AW-1:0]	data_init_addr_in,$/;"	p	module:accelerator
data_init_addr_in	accelerator_tb.sv	/^logic [AW-1:0] data_init_addr_in, weight_init_addr_in;$/;"	r	module:accelerator_tb
data_init_addr_in	accelerator_test.sv	/^	output logic [AW-1:0]			data_init_addr_in,$/;"	p	program:accelerator_test
data_init_addr_in	glb_ctrl/glb_ctrl.sv	/^	input [AW-1:0] 	data_init_addr_in,$/;"	p	module:glb_ctrl
data_init_addr_in	glb_ctrl\\glb_ctrl.sv	/^	input [AW-1:0] 	data_init_addr_in,$/;"	p	module:glb_ctrl
data_init_addr_out	glb_ctrl/glb_ctrl.sv	/^	output[AW-1:0]	data_init_addr_out,$/;"	p	module:glb_ctrl
data_init_addr_out	glb_ctrl\\glb_ctrl.sv	/^	output[AW-1:0]	data_init_addr_out,$/;"	p	module:glb_ctrl
data_load	accelerator.sv	/^	wire data_load, dw_comp, data_init_addr_en;$/;"	n	module:accelerator
data_load	glb_ctrl/data_path.sv	/^	input 					data_load,$/;"	p	module:data_path
data_load	glb_ctrl/glb_ctrl.sv	/^	output 					data_load,$/;"	p	module:glb_ctrl
data_load	glb_ctrl/nosyn/data_path_tb.sv	/^logic data_load, dw_comp, data_init_addr_en,  blkend, mapend, result_valid[POY][POX];$/;"	r	module:data_path_tb
data_load	glb_ctrl/nosyn/data_path_test.sv	/^	output logic 					data_load,$/;"	p	program:data_path_test
data_load	glb_ctrl\\data_path.sv	/^	input 					data_load,$/;"	p	module:data_path
data_load	glb_ctrl\\glb_ctrl.sv	/^	output 					data_load,$/;"	p	module:glb_ctrl
data_load	glb_ctrl\\nosyn\\data_path_tb.sv	/^logic data_load, dw_comp, data_init_addr_en,  blkend, mapend, result_valid[POY][POX];$/;"	r	module:data_path_tb
data_load	glb_ctrl\\nosyn\\data_path_test.sv	/^	output logic 					data_load,$/;"	p	program:data_path_test
data_load	input_buffer/addr_gen.sv	/^	input 					data_load,$/;"	p	module:addr_gen
data_load	input_buffer/addr_gen_tb.sv	/^logic clk, rst_n, data_load, dw_comp,init_addr_en, result_valid, blkend, mapend, rlast, arvalid;$/;"	r	module:addr_gen_tb
data_load	input_buffer/input_buffer.sv	/^	input 					data_load,$/;"	p	module:input_buffer
data_load	input_buffer/input_buffer_tb.sv	/^logic weight_load, result_valid, data_load, dw_comp;$/;"	r	module:input_buffer_tb
data_load	input_buffer/sender.sv	/^	input 					data_load,$/;"	p	module:sender
data_load	input_buffer/sender_tb.sv	/^logic clk, rst_n, data_load, rvalid;$/;"	r	module:sender_tb
data_load	input_buffer\\addr_gen.sv	/^	input 					data_load,$/;"	p	module:addr_gen
data_load	input_buffer\\addr_gen_tb.sv	/^logic clk, rst_n, data_load, dw_comp,init_addr_en, result_valid, blkend, mapend, rlast, arvalid;$/;"	r	module:addr_gen_tb
data_load	input_buffer\\input_buffer.sv	/^	input 					data_load,$/;"	p	module:input_buffer
data_load	input_buffer\\input_buffer_tb.sv	/^logic weight_load, result_valid, data_load, dw_comp;$/;"	r	module:input_buffer_tb
data_load	input_buffer\\sender.sv	/^	input 					data_load,$/;"	p	module:sender
data_load	input_buffer\\sender_tb.sv	/^logic clk, rst_n, data_load, rvalid;$/;"	r	module:sender_tb
data_load_nxt	glb_ctrl/glb_ctrl.sv	/^wire data_load_nxt = comp_cmd[31] ? 1'b1$/;"	n	module:glb_ctrl
data_load_nxt	glb_ctrl\\glb_ctrl.sv	/^wire data_load_nxt = comp_cmd[31] ? 1'b1$/;"	n	module:glb_ctrl
data_load_r	glb_ctrl/glb_ctrl.sv	/^reg data_load_r;$/;"	r	module:glb_ctrl
data_load_r	glb_ctrl\\glb_ctrl.sv	/^reg data_load_r;$/;"	r	module:glb_ctrl
data_path	glb_ctrl/data_path.sv	/^module data_path#($/;"	m
data_path	glb_ctrl\\data_path.sv	/^module data_path#($/;"	m
data_path_tb	glb_ctrl/nosyn/data_path_tb.sv	/^module data_path_tb;$/;"	m
data_path_tb	glb_ctrl\\nosyn\\data_path_tb.sv	/^module data_path_tb;$/;"	m
data_path_test	glb_ctrl/nosyn/data_path_test.sv	/^program data_path_test#($/;"	P
data_path_test	glb_ctrl\\nosyn\\data_path_test.sv	/^program data_path_test#($/;"	P
data_r	data_router/data_router_if_sim.sv	/^reg [DW-1:0] data_r[POY][BUFW];$/;"	r	module:data_router_if_sim
data_r	data_router\\data_router_if_sim.sv	/^reg [DW-1:0] data_r[POY][BUFW];$/;"	r	module:data_router_if_sim
data_r	input_buffer/data_router_if_sim.sv	/^reg [DW-1:0] data_r[POY][BUFW];$/;"	r	module:data_router_if_sim
data_r	input_buffer\\data_router_if_sim.sv	/^reg [DW-1:0] data_r[POY][BUFW];$/;"	r	module:data_router_if_sim
data_router	data_router/data_router.sv	/^module data_router#($/;"	m
data_router	data_router\\data_router.sv	/^module data_router#($/;"	m
data_router_if_sim	data_router/data_router_if_sim.sv	/^module data_router_if_sim#($/;"	m
data_router_if_sim	data_router\\data_router_if_sim.sv	/^module data_router_if_sim#($/;"	m
data_router_if_sim	input_buffer/data_router_if_sim.sv	/^module data_router_if_sim#($/;"	m
data_router_if_sim	input_buffer\\data_router_if_sim.sv	/^module data_router_if_sim#($/;"	m
data_router_tb	data_router/data_router_tb.sv	/^module data_router_tb;$/;"	m
data_router_tb	data_router\\data_router_tb.sv	/^module data_router_tb;$/;"	m
done	accelerator.sv	/^	output 					done,$/;"	p	module:accelerator
done	accelerator_tb.sv	/^logic done, result_valid[POY][POX];$/;"	r	module:accelerator_tb
done	accelerator_test.sv	/^	input logic 							done$/;"	p	program:accelerator_test
done	glb_ctrl/glb_ctrl.sv	/^	output 					done,$/;"	p	module:glb_ctrl
done	glb_ctrl\\glb_ctrl.sv	/^	output 					done,$/;"	p	module:glb_ctrl
dram	glb_ctrl/nosyn/axi_if.sv	/^modport dram$/;"	M	interface:axi_bus_if
dram	glb_ctrl\\nosyn\\axi_if.sv	/^modport dram$/;"	M	interface:axi_bus_if
dut	pe/svtb/dwpe_if.sv	/^modport dut($/;"	M
dut	pe\\svtb\\dwpe_if.sv	/^modport dut($/;"	M
dw_comp	accelerator.sv	/^	wire data_load, dw_comp, data_init_addr_en;$/;"	n	module:accelerator
dw_comp	data_router/buffer_if.sv	/^	input [1:0]			dw_comp, $/;"	p	module:buffer_if
dw_comp	data_router/data_router.sv	/^	input [1:0]			dw_comp,$/;"	p	module:data_router
dw_comp	data_router\\buffer_if.sv	/^	input [1:0]			dw_comp, $/;"	p	module:buffer_if
dw_comp	data_router\\data_router.sv	/^	input [1:0]			dw_comp,$/;"	p	module:data_router
dw_comp	glb_ctrl/data_path.sv	/^	input 			dw_comp,\/\/unused$/;"	p	module:data_path
dw_comp	glb_ctrl/glb_ctrl.sv	/^	output 					dw_comp,$/;"	p	module:glb_ctrl
dw_comp	glb_ctrl/nosyn/data_path_tb.sv	/^logic data_load, dw_comp, data_init_addr_en,  blkend, mapend, result_valid[POY][POX];$/;"	r	module:data_path_tb
dw_comp	glb_ctrl/nosyn/data_path_test.sv	/^	output logic 					dw_comp,$/;"	p	program:data_path_test
dw_comp	glb_ctrl\\data_path.sv	/^	input 			dw_comp,\/\/unused$/;"	p	module:data_path
dw_comp	glb_ctrl\\glb_ctrl.sv	/^	output 					dw_comp,$/;"	p	module:glb_ctrl
dw_comp	glb_ctrl\\nosyn\\data_path_tb.sv	/^logic data_load, dw_comp, data_init_addr_en,  blkend, mapend, result_valid[POY][POX];$/;"	r	module:data_path_tb
dw_comp	glb_ctrl\\nosyn\\data_path_test.sv	/^	output logic 					dw_comp,$/;"	p	program:data_path_test
dw_comp	input_buffer/addr_gen.sv	/^	input 					dw_comp,$/;"	p	module:addr_gen
dw_comp	input_buffer/addr_gen_tb.sv	/^logic clk, rst_n, data_load, dw_comp,init_addr_en, result_valid, blkend, mapend, rlast, arvalid;$/;"	r	module:addr_gen_tb
dw_comp	input_buffer/input_buffer.sv	/^	input 					dw_comp,\/\/unused$/;"	p	module:input_buffer
dw_comp	input_buffer/input_buffer_tb.sv	/^logic weight_load, result_valid, data_load, dw_comp;$/;"	r	module:input_buffer_tb
dw_comp	input_buffer\\addr_gen.sv	/^	input 					dw_comp,$/;"	p	module:addr_gen
dw_comp	input_buffer\\addr_gen_tb.sv	/^logic clk, rst_n, data_load, dw_comp,init_addr_en, result_valid, blkend, mapend, rlast, arvalid;$/;"	r	module:addr_gen_tb
dw_comp	input_buffer\\input_buffer.sv	/^	input 					dw_comp,\/\/unused$/;"	p	module:input_buffer
dw_comp	input_buffer\\input_buffer_tb.sv	/^logic weight_load, result_valid, data_load, dw_comp;$/;"	r	module:input_buffer_tb
dw_comp	weight_buffer/weight_buffer.sv	/^	input 					dw_comp,$/;"	p	module:weight_buffer
dw_comp	weight_buffer/weight_buffer_tb.sv	/^	dw_ready, dw_comp, rlast;$/;"	r	module:weight_buffer_tb
dw_comp	weight_buffer\\weight_buffer.sv	/^	input 					dw_comp,$/;"	p	module:weight_buffer
dw_comp	weight_buffer\\weight_buffer_tb.sv	/^	dw_ready, dw_comp, rlast;$/;"	r	module:weight_buffer_tb
dw_out	glb_ctrl/data_path.sv	/^wire [DW-1:0] dw_out;$/;"	n	module:data_path
dw_out	glb_ctrl\\data_path.sv	/^wire [DW-1:0] dw_out;$/;"	n	module:data_path
dw_out	weight_buffer/weight_buffer.sv	/^	output[DW-1:0] 	dw_out$/;"	p	module:weight_buffer
dw_out	weight_buffer/weight_buffer_tb.sv	/^logic [DW-1:0] rdata, dw_out;$/;"	r	module:weight_buffer_tb
dw_out	weight_buffer\\weight_buffer.sv	/^	output[DW-1:0] 	dw_out$/;"	p	module:weight_buffer
dw_out	weight_buffer\\weight_buffer_tb.sv	/^logic [DW-1:0] rdata, dw_out;$/;"	r	module:weight_buffer_tb
dw_ready	weight_buffer/weight_buffer.sv	/^	input 					dw_ready,$/;"	p	module:weight_buffer
dw_ready	weight_buffer/weight_buffer_tb.sv	/^	dw_ready, dw_comp, rlast;$/;"	r	module:weight_buffer_tb
dw_ready	weight_buffer\\weight_buffer.sv	/^	input 					dw_ready,$/;"	p	module:weight_buffer
dw_ready	weight_buffer\\weight_buffer_tb.sv	/^	dw_ready, dw_comp, rlast;$/;"	r	module:weight_buffer_tb
dwaddr_gen	weight_buffer/dwaddr_gen.sv	/^module dwaddr_gen#($/;"	m
dwaddr_gen	weight_buffer\\dwaddr_gen.sv	/^module dwaddr_gen#($/;"	m
dwc_type	glb_ctrl/glb_ctrl.sv	/^wire dwc_type = comp_cmd == DWC;$/;"	n	module:glb_ctrl
dwc_type	glb_ctrl\\glb_ctrl.sv	/^wire dwc_type = comp_cmd == DWC;$/;"	n	module:glb_ctrl
dwpe	pe/dwpe.sv	/^module dwpe #($/;"	m
dwpe	pe\\dwpe.sv	/^module dwpe #($/;"	m
dwpe_array	pe/dwpe_array.sv	/^module dwpe_array#($/;"	m
dwpe_array	pe\\dwpe_array.sv	/^module dwpe_array#($/;"	m
dwpe_done	data_router/data_router_tb.sv	/^event dwpe_done;$/;"	e	module:data_router_tb
dwpe_done	data_router\\data_router_tb.sv	/^event dwpe_done;$/;"	e	module:data_router_tb
dwpe_ena	data_router/buffer_if.sv	/^	output 					dwpe_ena\/\/ to dwpe$/;"	p	module:buffer_if
dwpe_ena	data_router/data_router.sv	/^	output 					dwpe_ena,$/;"	p	module:data_router
dwpe_ena	data_router/data_router_tb.sv	/^logic clk, rst_n, blkend, dwpe_ena;$/;"	r	module:data_router_tb
dwpe_ena	data_router\\buffer_if.sv	/^	output 					dwpe_ena\/\/ to dwpe$/;"	p	module:buffer_if
dwpe_ena	data_router\\data_router.sv	/^	output 					dwpe_ena,$/;"	p	module:data_router
dwpe_ena	data_router\\data_router_tb.sv	/^logic clk, rst_n, blkend, dwpe_ena;$/;"	r	module:data_router_tb
dwpe_ena	glb_ctrl/data_path.sv	/^wire dwpe_ena, weight_load;$/;"	n	module:data_path
dwpe_ena	glb_ctrl\\data_path.sv	/^wire dwpe_ena, weight_load;$/;"	n	module:data_path
dwpe_ena	input_buffer/input_buffer_tb.sv	/^logic fifo_read, dwpe_ena;$/;"	r	module:input_buffer_tb
dwpe_ena	input_buffer\\input_buffer_tb.sv	/^logic fifo_read, dwpe_ena;$/;"	r	module:input_buffer_tb
dwpe_ena	pe/dwpe.sv	/^	input 					dwpe_ena,$/;"	p	module:dwpe
dwpe_ena	pe/dwpe_array.sv	/^	input 				 dwpe_ena$/;"	p	module:dwpe_array
dwpe_ena	pe/dwpe_tb.sv	/^logic clk, rst_n, dwpe_ena;$/;"	r	module:dwpe_tb
dwpe_ena	pe/svtb/dwpe_if.sv	/^	input 					dwpe_ena,$/;"	p
dwpe_ena	pe/svtb/dwpe_if.sv	/^	output dwpe_ena;$/;"	p
dwpe_ena	pe/svtb/dwpe_if.sv	/^logic rst_n, dwpe_ena, result_valid[POX]$/;"	r
dwpe_ena	pe\\dwpe.sv	/^	input 					dwpe_ena,$/;"	p	module:dwpe
dwpe_ena	pe\\dwpe_array.sv	/^	input 				 dwpe_ena$/;"	p	module:dwpe_array
dwpe_ena	pe\\dwpe_tb.sv	/^logic clk, rst_n, dwpe_ena;$/;"	r	module:dwpe_tb
dwpe_ena	pe\\svtb\\dwpe_if.sv	/^	input 					dwpe_ena,$/;"	p
dwpe_ena	pe\\svtb\\dwpe_if.sv	/^	output dwpe_ena;$/;"	p
dwpe_ena	pe\\svtb\\dwpe_if.sv	/^logic rst_n, dwpe_ena, result_valid[POX]$/;"	r
dwpe_ena_r	data_router/buffer_if.sv	/^reg dwpe_ena_r;$/;"	r	module:buffer_if
dwpe_ena_r	data_router\\buffer_if.sv	/^reg dwpe_ena_r;$/;"	r	module:buffer_if
dwpe_ena_r_1	data_router/buffer_if.sv	/^reg dwpe_ena_r_1;$/;"	r	module:buffer_if
dwpe_ena_r_1	data_router\\buffer_if.sv	/^reg dwpe_ena_r_1;$/;"	r	module:buffer_if
dwpe_if	pe/svtb/dwpe_test.sv	/^	dwpe_if.test if_t$/;"	p	program:dwpe_test
dwpe_if	pe\\svtb\\dwpe_test.sv	/^	dwpe_if.test if_t$/;"	p	program:dwpe_test
dwpe_tb	pe/dwpe_tb.sv	/^module dwpe_tb;$/;"	m
dwpe_tb	pe\\dwpe_tb.sv	/^module dwpe_tb;$/;"	m
dwpe_test	pe/svtb/dwpe_test.sv	/^program dwpe_test($/;"	P
dwpe_test	pe\\svtb\\dwpe_test.sv	/^program dwpe_test($/;"	P
dwpixel_array	data_router/data_router.sv	/^	output[DW-1:0]	dwpixel_array[POY][POX],$/;"	p	module:data_router
dwpixel_array	data_router\\data_router.sv	/^	output[DW-1:0]	dwpixel_array[POY][POX],$/;"	p	module:data_router
dwpixel_array	glb_ctrl/data_path.sv	/^wire [DW-1:0] dwpixel_array[POY][POX];$/;"	n	module:data_path
dwpixel_array	glb_ctrl\\data_path.sv	/^wire [DW-1:0] dwpixel_array[POY][POX];$/;"	n	module:data_path
empty	weight_buffer/cyc_fifo.sv	/^	output 					empty$/;"	p	module:cyc_fifo
empty	weight_buffer/cyc_fifo_tb.sv	/^logic clk, rst_n, i_valid, full, empty, o_ready;$/;"	r	module:cyc_fifo_tb
empty	weight_buffer\\cyc_fifo.sv	/^	output 					empty$/;"	p	module:cyc_fifo
empty	weight_buffer\\cyc_fifo_tb.sv	/^logic clk, rst_n, i_valid, full, empty, o_ready;$/;"	r	module:cyc_fifo_tb
ena	pe/mac.sv	/^	input 					ena,$/;"	p	module:mac
ena	pe/mac_bank.sv	/^	input 					ena$/;"	p	module:mac_bank
ena	pe\\mac.sv	/^	input 					ena,$/;"	p	module:mac
ena	pe\\mac_bank.sv	/^	input 					ena$/;"	p	module:mac_bank
fc_type	glb_ctrl/glb_ctrl.sv	/^wire fc_type  = comp_cmd == FC ;$/;"	n	module:glb_ctrl
fc_type	glb_ctrl\\glb_ctrl.sv	/^wire fc_type  = comp_cmd == FC ;$/;"	n	module:glb_ctrl
fifo_i_data	data_router/data_router.sv	/^wire [DW-1:0] fifo_i_data[POY-1][BUFW], fifo_o_data[POY-1][BUFW];$/;"	n	module:data_router
fifo_i_data	data_router\\data_router.sv	/^wire [DW-1:0] fifo_i_data[POY-1][BUFW], fifo_o_data[POY-1][BUFW];$/;"	n	module:data_router
fifo_read	data_router/buffer_if.sv	/^	output 					fifo_read,$/;"	p	module:buffer_if
fifo_read	data_router/data_router.sv	/^wire 			 fifo_read;$/;"	n	module:data_router
fifo_read	data_router/syn_fifo.sv	/^	input 					fifo_read,$/;"	p	module:syn_fifo
fifo_read	data_router\\buffer_if.sv	/^	output 					fifo_read,$/;"	p	module:buffer_if
fifo_read	data_router\\data_router.sv	/^wire 			 fifo_read;$/;"	n	module:data_router
fifo_read	data_router\\syn_fifo.sv	/^	input 					fifo_read,$/;"	p	module:syn_fifo
fifo_read	input_buffer/input_buffer_tb.sv	/^logic fifo_read, dwpe_ena;$/;"	r	module:input_buffer_tb
fifo_read	input_buffer\\input_buffer_tb.sv	/^logic fifo_read, dwpe_ena;$/;"	r	module:input_buffer_tb
full	weight_buffer/cyc_fifo.sv	/^	output 					full,$/;"	p	module:cyc_fifo
full	weight_buffer/cyc_fifo_tb.sv	/^logic clk, rst_n, i_valid, full, empty, o_ready;$/;"	r	module:cyc_fifo_tb
full	weight_buffer\\cyc_fifo.sv	/^	output 					full,$/;"	p	module:cyc_fifo
full	weight_buffer\\cyc_fifo_tb.sv	/^logic clk, rst_n, i_valid, full, empty, o_ready;$/;"	r	module:cyc_fifo_tb
function_name	shit.sv	/^	function automatic logic function_name (parameter);$/;"	f	module:shit
g_result_valid	accelerator.sv	/^	wire g_result_valid = result_valid[0][0];$/;"	n	module:accelerator
gen_data	weight_buffer/cyc_fifo_tb.sv	/^task gen_data;$/;"	t	module:cyc_fifo_tb
gen_data	weight_buffer\\cyc_fifo_tb.sv	/^task gen_data;$/;"	t	module:cyc_fifo_tb
glb_ctrl	glb_ctrl/glb_ctrl.sv	/^module glb_ctrl#($/;"	m
glb_ctrl	glb_ctrl\\glb_ctrl.sv	/^module glb_ctrl#($/;"	m
i	accelerator_test.sv	/^	for(int i = 0; i < 10; i++) begin$/;"	r	program:accelerator_test
i	data_router/data_router.sv	/^genvar i;$/;"	r	module:data_router
i	data_router/data_router_if_sim.sv	/^	for(int i = 0; i < POY; i++) begin$/;"	r	module:data_router_if_sim
i	data_router/data_router_if_sim.sv	/^	for(int i = 0; i < POY; i++) begin$/;"	r	task:data_router_if_sim.rp
i	data_router/data_router_if_sim.sv	/^	for(int i = 0; i < POY; i++) begin$/;"	r	task:data_router_if_sim.rr
i	data_router/mux.sv	/^	for(int i = 0; i < POY; i++) begin$/;"	r	module:mux
i	data_router/reg_array.sv	/^			for(int i = 0; i < (BUFW-KSIZE+1); i++) $/;"	r	module:reg_array
i	data_router/reg_array.sv	/^genvar i;$/;"	r	module:reg_array
i	data_router/syn_fifo.sv	/^genvar i, j;$/;"	r	module:syn_fifo
i	data_router\\data_router.sv	/^genvar i;$/;"	r	module:data_router
i	data_router\\data_router_if_sim.sv	/^	for(int i = 0; i < POY; i++) begin$/;"	r	module:data_router_if_sim
i	data_router\\data_router_if_sim.sv	/^	for(int i = 0; i < POY; i++) begin$/;"	r	task:data_router_if_sim.rp
i	data_router\\data_router_if_sim.sv	/^	for(int i = 0; i < POY; i++) begin$/;"	r	task:data_router_if_sim.rr
i	data_router\\mux.sv	/^	for(int i = 0; i < POY; i++) begin$/;"	r	module:mux
i	data_router\\reg_array.sv	/^			for(int i = 0; i < (BUFW-KSIZE+1); i++) $/;"	r	module:reg_array
i	data_router\\reg_array.sv	/^genvar i;$/;"	r	module:reg_array
i	data_router\\syn_fifo.sv	/^genvar i, j;$/;"	r	module:syn_fifo
i	glb_ctrl/nosyn/data_path_test.sv	/^			for(int i = 0; i < IH\/BUFH; i++) begin$/;"	r	program:data_path_test
i	glb_ctrl/nosyn/data_pool.sv	/^		for(int i = 0; i < burst_max; i++) begin$/;"	r	module:sdram_sim
i	glb_ctrl\\nosyn\\data_path_test.sv	/^			for(int i = 0; i < IH\/BUFH; i++) begin$/;"	r	program:data_path_test
i	glb_ctrl\\nosyn\\data_pool.sv	/^		for(int i = 0; i < burst_max; i++) begin$/;"	r	module:sdram_sim
i	input_buffer/axi_bus_sim.sv	/^	for(int i = 0; i < MS; i++)$/;"	r	module:axi_bus_sim
i	input_buffer/data_router_if_sim.sv	/^	for(int i = 0; i < POY; i++) begin$/;"	r	task:data_router_if_sim.rp
i	input_buffer/data_router_if_sim.sv	/^	for(int i = 0; i < POY; i++) begin$/;"	r	task:data_router_if_sim.rr
i	input_buffer/input_buffer_tb.sv	/^		for(int i = 0; i < IH\/LM; i++) begin$/;"	r	module:input_buffer_tb
i	input_buffer\\axi_bus_sim.sv	/^	for(int i = 0; i < MS; i++)$/;"	r	module:axi_bus_sim
i	input_buffer\\data_router_if_sim.sv	/^	for(int i = 0; i < POY; i++) begin$/;"	r	task:data_router_if_sim.rp
i	input_buffer\\data_router_if_sim.sv	/^	for(int i = 0; i < POY; i++) begin$/;"	r	task:data_router_if_sim.rr
i	input_buffer\\input_buffer_tb.sv	/^		for(int i = 0; i < IH\/LM; i++) begin$/;"	r	module:input_buffer_tb
i	pe/dwpe_array.sv	/^genvar i, j;$/;"	r	module:dwpe_array
i	pe/dwpe_tb.sv	/^	for(int i = 0; i < NMAX-1; i++) begin \/\/ shift 8 times$/;"	r	module:dwpe_tb
i	pe/dwpe_tb.sv	/^genvar i;$/;"	r	module:dwpe_tb
i	pe/mac_bank.sv	/^genvar i;$/;"	r	module:mac_bank
i	pe/relu.sv	/^genvar i;$/;"	r	module:relu
i	pe/svtb/dwpe_test.sv	/^		for(int i = 0; i < NMAX-1; i++) begin$/;"	r	program:dwpe_test
i	pe/svtb/dwpe_test.sv	/^genvar i;$/;"	r	program:dwpe_test
i	pe\\dwpe_array.sv	/^genvar i, j;$/;"	r	module:dwpe_array
i	pe\\dwpe_tb.sv	/^	for(int i = 0; i < NMAX-1; i++) begin \/\/ shift 8 times$/;"	r	module:dwpe_tb
i	pe\\dwpe_tb.sv	/^genvar i;$/;"	r	module:dwpe_tb
i	pe\\mac_bank.sv	/^genvar i;$/;"	r	module:mac_bank
i	pe\\relu.sv	/^genvar i;$/;"	r	module:relu
i	pe\\svtb\\dwpe_test.sv	/^		for(int i = 0; i < NMAX-1; i++) begin$/;"	r	program:dwpe_test
i	pe\\svtb\\dwpe_test.sv	/^genvar i;$/;"	r	program:dwpe_test
i	weight_buffer/axi_bus_sim.sv	/^	for(int i = 0; i < 1024; i++)$/;"	r	module:axi_bus_sim
i	weight_buffer/weight_buffer_tb.sv	/^	for(int i = 0; i < 10; i++) begin$/;"	r	module:weight_buffer_tb
i	weight_buffer\\axi_bus_sim.sv	/^	for(int i = 0; i < 1024; i++)$/;"	r	module:axi_bus_sim
i	weight_buffer\\weight_buffer_tb.sv	/^	for(int i = 0; i < 10; i++) begin$/;"	r	module:weight_buffer_tb
i_buf_data	data_router/reg_array.sv	/^	input [DW-1:0] 	i_buf_data[BUFW],$/;"	p	module:reg_array
i_buf_data	data_router\\reg_array.sv	/^	input [DW-1:0] 	i_buf_data[BUFW],$/;"	p	module:reg_array
i_data	data_router/syn_fifo.sv	/^	input [DW-1:0] 	i_data[BUFW],$/;"	p	module:syn_fifo
i_data	data_router\\syn_fifo.sv	/^	input [DW-1:0] 	i_data[BUFW],$/;"	p	module:syn_fifo
i_data	weight_buffer/cyc_fifo.sv	/^	input [DW-1:0] 	i_data,$/;"	p	module:cyc_fifo
i_data	weight_buffer/cyc_fifo_tb.sv	/^logic [DW-1:0] i_data, o_data;$/;"	r	module:cyc_fifo_tb
i_data	weight_buffer\\cyc_fifo.sv	/^	input [DW-1:0] 	i_data,$/;"	p	module:cyc_fifo
i_data	weight_buffer\\cyc_fifo_tb.sv	/^logic [DW-1:0] i_data, o_data;$/;"	r	module:cyc_fifo_tb
i_fifo_data	data_router/reg_array.sv	/^	input [DW-1:0] 	i_fifo_data[BUFW],$/;"	p	module:reg_array
i_fifo_data	data_router\\reg_array.sv	/^	input [DW-1:0] 	i_fifo_data[BUFW],$/;"	p	module:reg_array
i_valid	weight_buffer/cyc_fifo.sv	/^	input 					i_valid,$/;"	p	module:cyc_fifo
i_valid	weight_buffer/cyc_fifo_tb.sv	/^logic clk, rst_n, i_valid, full, empty, o_ready;$/;"	r	module:cyc_fifo_tb
i_valid	weight_buffer/weight_buffer.sv	/^wire i_valid = rvalid & ivld_mask;$/;"	n	module:weight_buffer
i_valid	weight_buffer\\cyc_fifo.sv	/^	input 					i_valid,$/;"	p	module:cyc_fifo
i_valid	weight_buffer\\cyc_fifo_tb.sv	/^logic clk, rst_n, i_valid, full, empty, o_ready;$/;"	r	module:cyc_fifo_tb
i_valid	weight_buffer\\weight_buffer.sv	/^wire i_valid = rvalid & ivld_mask;$/;"	n	module:weight_buffer
idata	data_router/mux.sv	/^	input [DW-1:0] 	idata[POY][BUFW],$/;"	p	module:mux
idata	data_router\\mux.sv	/^	input [DW-1:0] 	idata[POY][BUFW],$/;"	p	module:mux
idle	data_router/buffer_if.sv	/^task idle;$/;"	t	module:buffer_if
idle	data_router\\buffer_if.sv	/^task idle;$/;"	t	module:buffer_if
if_t	pe/svtb/dwpe_test.sv	/^	dwpe_if.test if_t$/;"	p	program:dwpe_test
if_t	pe\\svtb\\dwpe_test.sv	/^	dwpe_if.test if_t$/;"	p	program:dwpe_test
indata	data_router/data_router_if_sim.sv	/^reg [DW-1:0] indata[POY][BUFH][BUFW];$/;"	r	module:data_router_if_sim
indata	data_router\\data_router_if_sim.sv	/^reg [DW-1:0] indata[POY][BUFH][BUFW];$/;"	r	module:data_router_if_sim
indata	input_buffer/data_router_if_sim.sv	/^reg [DW-1:0] indata[POY][BUFH][BUFW];$/;"	r	module:data_router_if_sim
indata	input_buffer\\data_router_if_sim.sv	/^reg [DW-1:0] indata[POY][BUFH][BUFW];$/;"	r	module:data_router_if_sim
init_addr	input_buffer/addr_gen.sv	/^	input [AW-1:0] 	init_addr,$/;"	p	module:addr_gen
init_addr	input_buffer/addr_gen_tb.sv	/^logic [AW-1:0] init_addr, araddr;$/;"	r	module:addr_gen_tb
init_addr	input_buffer/input_buffer.sv	/^	input[AW-1:0]  	init_addr,$/;"	p	module:input_buffer
init_addr	input_buffer/input_buffer_tb.sv	/^logic [AW-1:0] araddr, init_addr;$/;"	r	module:input_buffer_tb
init_addr	input_buffer\\addr_gen.sv	/^	input [AW-1:0] 	init_addr,$/;"	p	module:addr_gen
init_addr	input_buffer\\addr_gen_tb.sv	/^logic [AW-1:0] init_addr, araddr;$/;"	r	module:addr_gen_tb
init_addr	input_buffer\\input_buffer.sv	/^	input[AW-1:0]  	init_addr,$/;"	p	module:input_buffer
init_addr	input_buffer\\input_buffer_tb.sv	/^logic [AW-1:0] araddr, init_addr;$/;"	r	module:input_buffer_tb
init_addr	weight_buffer/dwaddr_gen.sv	/^	input [AW-1:0] 	init_addr,$/;"	p	module:dwaddr_gen
init_addr	weight_buffer/weight_buffer.sv	/^	input [AW-1:0] 	init_addr,$/;"	p	module:weight_buffer
init_addr	weight_buffer/weight_buffer_tb.sv	/^logic [AW-1:0] init_addr, araddr;$/;"	r	module:weight_buffer_tb
init_addr	weight_buffer\\dwaddr_gen.sv	/^	input [AW-1:0] 	init_addr,$/;"	p	module:dwaddr_gen
init_addr	weight_buffer\\weight_buffer.sv	/^	input [AW-1:0] 	init_addr,$/;"	p	module:weight_buffer
init_addr	weight_buffer\\weight_buffer_tb.sv	/^logic [AW-1:0] init_addr, araddr;$/;"	r	module:weight_buffer_tb
init_addr_cnt	input_buffer/input_buffer_tb.sv	/^logic [AW-1:0] init_addr_cnt = 0;$/;"	r	module:input_buffer_tb
init_addr_cnt	input_buffer\\input_buffer_tb.sv	/^logic [AW-1:0] init_addr_cnt = 0;$/;"	r	module:input_buffer_tb
init_addr_en	input_buffer/addr_gen.sv	/^	input 					init_addr_en,$/;"	p	module:addr_gen
init_addr_en	input_buffer/addr_gen_tb.sv	/^logic clk, rst_n, data_load, dw_comp,init_addr_en, result_valid, blkend, mapend, rlast, arvalid;$/;"	r	module:addr_gen_tb
init_addr_en	input_buffer/input_buffer.sv	/^	input 					init_addr_en,$/;"	p	module:input_buffer
init_addr_en	input_buffer/input_buffer_tb.sv	/^logic init_addr_en, blkend, mapend;$/;"	r	module:input_buffer_tb
init_addr_en	input_buffer\\addr_gen.sv	/^	input 					init_addr_en,$/;"	p	module:addr_gen
init_addr_en	input_buffer\\addr_gen_tb.sv	/^logic clk, rst_n, data_load, dw_comp,init_addr_en, result_valid, blkend, mapend, rlast, arvalid;$/;"	r	module:addr_gen_tb
init_addr_en	input_buffer\\input_buffer.sv	/^	input 					init_addr_en,$/;"	p	module:input_buffer
init_addr_en	input_buffer\\input_buffer_tb.sv	/^logic init_addr_en, blkend, mapend;$/;"	r	module:input_buffer_tb
init_addr_en	weight_buffer/dwaddr_gen.sv	/^	input 					init_addr_en,$/;"	p	module:dwaddr_gen
init_addr_en	weight_buffer/weight_buffer.sv	/^	input 					init_addr_en,$/;"	p	module:weight_buffer
init_addr_en	weight_buffer/weight_buffer_tb.sv	/^logic clk, rst_n, weight_load, init_addr_en, arvalid, arready, rvalid,$/;"	r	module:weight_buffer_tb
init_addr_en	weight_buffer\\dwaddr_gen.sv	/^	input 					init_addr_en,$/;"	p	module:dwaddr_gen
init_addr_en	weight_buffer\\weight_buffer.sv	/^	input 					init_addr_en,$/;"	p	module:weight_buffer
init_addr_en	weight_buffer\\weight_buffer_tb.sv	/^logic clk, rst_n, weight_load, init_addr_en, arvalid, arready, rvalid,$/;"	r	module:weight_buffer_tb
init_trans_cnt	data_router/buffer_if.sv	/^reg [1:0] init_trans_cnt; \/\/stride maxium is 2$/;"	r	module:buffer_if
init_trans_cnt	data_router\\buffer_if.sv	/^reg [1:0] init_trans_cnt; \/\/stride maxium is 2$/;"	r	module:buffer_if
init_trans_cnt_f	data_router/buffer_if.sv	/^wire init_trans_cnt_f = (init_trans_cnt == STRIDE);$/;"	n	module:buffer_if
init_trans_cnt_f	data_router\\buffer_if.sv	/^wire init_trans_cnt_f = (init_trans_cnt == STRIDE);$/;"	n	module:buffer_if
init_trans_read	data_router/buffer_if.sv	/^task init_trans_read; \/\/ 3 cycles to response$/;"	t	module:buffer_if
init_trans_read	data_router\\buffer_if.sv	/^task init_trans_read; \/\/ 3 cycles to response$/;"	t	module:buffer_if
init_trans_reci	data_router/buffer_if.sv	/^task init_trans_reci;$/;"	t	module:buffer_if
init_trans_reci	data_router\\buffer_if.sv	/^task init_trans_reci;$/;"	t	module:buffer_if
input_buffer	input_buffer/input_buffer.sv	/^module input_buffer#($/;"	m
input_buffer	input_buffer\\input_buffer.sv	/^module input_buffer#($/;"	m
input_buffer_tb	input_buffer/input_buffer_tb.sv	/^module input_buffer_tb;$/;"	m
input_buffer_tb	input_buffer\\input_buffer_tb.sv	/^module input_buffer_tb;$/;"	m
ivld_cnt	weight_buffer/weight_buffer.sv	/^reg [7:0] ivld_cnt;$/;"	r	module:weight_buffer
ivld_cnt	weight_buffer\\weight_buffer.sv	/^reg [7:0] ivld_cnt;$/;"	r	module:weight_buffer
ivld_cnt_f	weight_buffer/weight_buffer.sv	/^wire ivld_cnt_f = (ivld_cnt == KSIZE**2);$/;"	n	module:weight_buffer
ivld_cnt_f	weight_buffer\\weight_buffer.sv	/^wire ivld_cnt_f = (ivld_cnt == KSIZE**2);$/;"	n	module:weight_buffer
ivld_mask	weight_buffer/weight_buffer.sv	/^wire ivld_mask = (ivld_cnt < KSIZE**2);$/;"	n	module:weight_buffer
ivld_mask	weight_buffer\\weight_buffer.sv	/^wire ivld_mask = (ivld_cnt < KSIZE**2);$/;"	n	module:weight_buffer
j	data_router/data_router_if_sim.sv	/^		for(int j = 0; j < BUFH; j++) begin$/;"	r	module:data_router_if_sim
j	data_router/syn_fifo.sv	/^genvar i, j;$/;"	r	module:syn_fifo
j	data_router\\data_router_if_sim.sv	/^		for(int j = 0; j < BUFH; j++) begin$/;"	r	module:data_router_if_sim
j	data_router\\syn_fifo.sv	/^genvar i, j;$/;"	r	module:syn_fifo
j	glb_ctrl/nosyn/data_path_test.sv	/^		for(int j = 0; j < IC; j++) begin$/;"	r	program:data_path_test
j	glb_ctrl\\nosyn\\data_path_test.sv	/^		for(int j = 0; j < IC; j++) begin$/;"	r	program:data_path_test
j	input_buffer/input_buffer_tb.sv	/^			for(int j = 0; j < IW\/BUFW; j++) begin$/;"	r	module:input_buffer_tb
j	input_buffer/sender_tb.sv	/^		for(int j = 0; j < 32; j++) begin$/;"	r	module:sender_tb
j	input_buffer\\input_buffer_tb.sv	/^			for(int j = 0; j < IW\/BUFW; j++) begin$/;"	r	module:input_buffer_tb
j	input_buffer\\sender_tb.sv	/^		for(int j = 0; j < 32; j++) begin$/;"	r	module:sender_tb
j	pe/dwpe_array.sv	/^genvar i, j;$/;"	r	module:dwpe_array
j	pe/dwpe_tb.sv	/^		for(int j = 0; j < NMAX; j++) $/;"	r	task:dwpe_tb.true_result
j	pe/svtb/dwpe_test.sv	/^		for(int j = 0; j < NMAX; j++) $/;"	r	task:dwpe_test.true_result
j	pe\\dwpe_array.sv	/^genvar i, j;$/;"	r	module:dwpe_array
j	pe\\dwpe_tb.sv	/^		for(int j = 0; j < NMAX; j++) $/;"	r	task:dwpe_tb.true_result
j	pe\\svtb\\dwpe_test.sv	/^		for(int j = 0; j < NMAX; j++) $/;"	r	task:dwpe_test.true_result
k	data_router/data_router_if_sim.sv	/^			for(int k = 0; k < BUFW; k++) begin$/;"	r	module:data_router_if_sim
k	data_router\\data_router_if_sim.sv	/^			for(int k = 0; k < BUFW; k++) begin$/;"	r	module:data_router_if_sim
lm_cnt	input_buffer/addr_gen.sv	/^reg [7:0] lm_cnt;$/;"	r	module:addr_gen
lm_cnt	input_buffer\\addr_gen.sv	/^reg [7:0] lm_cnt;$/;"	r	module:addr_gen
lm_cnt_c	input_buffer/addr_gen.sv	/^wire lm_cnt_c = (lm_cnt == LM);$/;"	n	module:addr_gen
lm_cnt_c	input_buffer\\addr_gen.sv	/^wire lm_cnt_c = (lm_cnt == LM);$/;"	n	module:addr_gen
lm_cnt_c_1	input_buffer/addr_gen.sv	/^reg lm_cnt_c_1;$/;"	r	module:addr_gen
lm_cnt_c_1	input_buffer\\addr_gen.sv	/^reg lm_cnt_c_1;$/;"	r	module:addr_gen
lm_cnt_c_len_cnt	input_buffer/addr_gen.sv	/^reg [15:0] lm_cnt_c_len_cnt;$/;"	r	module:addr_gen
lm_cnt_c_len_cnt	input_buffer\\addr_gen.sv	/^reg [15:0] lm_cnt_c_len_cnt;$/;"	r	module:addr_gen
lm_cnt_f	input_buffer/addr_gen.sv	/^wire lm_cnt_f = lm_cnt_c & ~lm_cnt_c_1;$/;"	n	module:addr_gen
lm_cnt_f	input_buffer\\addr_gen.sv	/^wire lm_cnt_f = lm_cnt_c & ~lm_cnt_c_1;$/;"	n	module:addr_gen
load_init_addr	weight_buffer/dwaddr_gen.sv	/^wire load_init_addr = weight_load & init_addr_en; $/;"	n	module:dwaddr_gen
load_init_addr	weight_buffer\\dwaddr_gen.sv	/^wire load_init_addr = weight_load & init_addr_en; $/;"	n	module:dwaddr_gen
load_next_addr	weight_buffer/dwaddr_gen.sv	/^wire load_next_addr = weight_load & ~init_addr_en;$/;"	n	module:dwaddr_gen
load_next_addr	weight_buffer\\dwaddr_gen.sv	/^wire load_next_addr = weight_load & ~init_addr_en;$/;"	n	module:dwaddr_gen
mac	pe/mac.sv	/^module mac #($/;"	m
mac	pe\\mac.sv	/^module mac #($/;"	m
mac_bank	pe/mac_bank.sv	/^module mac_bank#($/;"	m
mac_bank	pe\\mac_bank.sv	/^module mac_bank#($/;"	m
mac_result	pe/dwpe.sv	/^wire [DW-1:0] mac_result[POX];$/;"	n	module:dwpe
mac_result	pe\\dwpe.sv	/^wire [DW-1:0] mac_result[POX];$/;"	n	module:dwpe
macs	pe/mac_bank.sv	/^	for (i = 0; i < POX; i++) begin : macs$/;"	b	module:mac_bank
macs	pe\\mac_bank.sv	/^	for (i = 0; i < POX; i++) begin : macs$/;"	b	module:mac_bank
mapend	accelerator.sv	/^	wire blkend, mapend;$/;"	n	module:accelerator
mapend	glb_ctrl/data_path.sv	/^	output 					mapend,$/;"	p	module:data_path
mapend	glb_ctrl/glb_ctrl.sv	/^	input 					mapend,$/;"	p	module:glb_ctrl
mapend	glb_ctrl/nosyn/data_path_tb.sv	/^logic data_load, dw_comp, data_init_addr_en,  blkend, mapend, result_valid[POY][POX];$/;"	r	module:data_path_tb
mapend	glb_ctrl/nosyn/data_path_test.sv	/^	input 								mapend,$/;"	p	program:data_path_test
mapend	glb_ctrl\\data_path.sv	/^	output 					mapend,$/;"	p	module:data_path
mapend	glb_ctrl\\glb_ctrl.sv	/^	input 					mapend,$/;"	p	module:glb_ctrl
mapend	glb_ctrl\\nosyn\\data_path_tb.sv	/^logic data_load, dw_comp, data_init_addr_en,  blkend, mapend, result_valid[POY][POX];$/;"	r	module:data_path_tb
mapend	glb_ctrl\\nosyn\\data_path_test.sv	/^	input 								mapend,$/;"	p	program:data_path_test
mapend	input_buffer/addr_gen.sv	/^	output 					mapend,$/;"	p	module:addr_gen
mapend	input_buffer/addr_gen_tb.sv	/^logic clk, rst_n, data_load, dw_comp,init_addr_en, result_valid, blkend, mapend, rlast, arvalid;$/;"	r	module:addr_gen_tb
mapend	input_buffer/input_buffer.sv	/^	output  				mapend,$/;"	p	module:input_buffer
mapend	input_buffer/input_buffer_tb.sv	/^logic init_addr_en, blkend, mapend;$/;"	r	module:input_buffer_tb
mapend	input_buffer\\addr_gen.sv	/^	output 					mapend,$/;"	p	module:addr_gen
mapend	input_buffer\\addr_gen_tb.sv	/^logic clk, rst_n, data_load, dw_comp,init_addr_en, result_valid, blkend, mapend, rlast, arvalid;$/;"	r	module:addr_gen_tb
mapend	input_buffer\\input_buffer.sv	/^	output  				mapend,$/;"	p	module:input_buffer
mapend	input_buffer\\input_buffer_tb.sv	/^logic init_addr_en, blkend, mapend;$/;"	r	module:input_buffer_tb
mem	data_router/reg_array.sv	/^reg [DW-1:0] mem[BUFW];$/;"	r	module:reg_array
mem	data_router/syn_fifo.sv	/^reg [DW-1:0] mem[STRIDE][BUFW];$/;"	r	module:syn_fifo
mem	data_router\\reg_array.sv	/^reg [DW-1:0] mem[BUFW];$/;"	r	module:reg_array
mem	data_router\\syn_fifo.sv	/^reg [DW-1:0] mem[STRIDE][BUFW];$/;"	r	module:syn_fifo
mem	glb_ctrl/nosyn/data_pool.sv	/^bit [DW-1:0] mem[DP];$/;"	r	module:sdram_sim
mem	glb_ctrl\\nosyn\\data_pool.sv	/^bit [DW-1:0] mem[DP];$/;"	r	module:sdram_sim
mem	input_buffer/axi_bus_sim.sv	/^reg [DW-1:0] mem[MS];\/\/addr width=10$/;"	r	module:axi_bus_sim
mem	input_buffer\\axi_bus_sim.sv	/^reg [DW-1:0] mem[MS];\/\/addr width=10$/;"	r	module:axi_bus_sim
mem	weight_buffer/axi_bus_sim.sv	/^reg [DW-1:0] mem[1024];\/\/addr width=10$/;"	r	module:axi_bus_sim
mem	weight_buffer/cyc_fifo.sv	/^reg [DW-1:0] mem[DEPTH];$/;"	r	module:cyc_fifo
mem	weight_buffer\\axi_bus_sim.sv	/^reg [DW-1:0] mem[1024];\/\/addr width=10$/;"	r	module:axi_bus_sim
mem	weight_buffer\\cyc_fifo.sv	/^reg [DW-1:0] mem[DEPTH];$/;"	r	module:cyc_fifo
mux	data_router/mux.sv	/^module mux#($/;"	m
mux	data_router\\mux.sv	/^module mux#($/;"	m
ne	data_router/data_router_if_sim.sv	/^task ne;$/;"	t	module:data_router_if_sim
ne	data_router\\data_router_if_sim.sv	/^task ne;$/;"	t	module:data_router_if_sim
ne	input_buffer/data_router_if_sim.sv	/^task ne;$/;"	t	module:data_router_if_sim
ne	input_buffer\\data_router_if_sim.sv	/^task ne;$/;"	t	module:data_router_if_sim
next_one	weight_buffer/cyc_fifo_tb.sv	/^event data_generate_done, next_one;$/;"	e	module:cyc_fifo_tb
next_one	weight_buffer\\cyc_fifo_tb.sv	/^event data_generate_done, next_one;$/;"	e	module:cyc_fifo_tb
norm_trans_read	data_router/buffer_if.sv	/^task norm_trans_read;$/;"	t	module:buffer_if
norm_trans_read	data_router\\buffer_if.sv	/^task norm_trans_read;$/;"	t	module:buffer_if
nstate	data_router/buffer_if.sv	/^reg [2:0] state, nstate;$/;"	r	module:buffer_if
nstate	data_router\\buffer_if.sv	/^reg [2:0] state, nstate;$/;"	r	module:buffer_if
ntrans_cnt	data_router/buffer_if.sv	/^reg [3:0] ntrans_cnt; \/\/poy=3,stride=1,2$/;"	r	module:buffer_if
ntrans_cnt	data_router\\buffer_if.sv	/^reg [3:0] ntrans_cnt; \/\/poy=3,stride=1,2$/;"	r	module:buffer_if
ntrans_cnt_f	data_router/buffer_if.sv	/^wire ntrans_cnt_f = (ntrans_cnt == (KSIZE-STRIDE)); $/;"	n	module:buffer_if
ntrans_cnt_f	data_router\\buffer_if.sv	/^wire ntrans_cnt_f = (ntrans_cnt == (KSIZE-STRIDE)); $/;"	n	module:buffer_if
o_data	data_router/syn_fifo.sv	/^	output[DW-1:0] 	o_data[BUFW]$/;"	p	module:syn_fifo
o_data	data_router\\syn_fifo.sv	/^	output[DW-1:0] 	o_data[BUFW]$/;"	p	module:syn_fifo
o_data	weight_buffer/cyc_fifo.sv	/^	output[DW-1:0]	o_data,$/;"	p	module:cyc_fifo
o_data	weight_buffer/cyc_fifo_tb.sv	/^logic [DW-1:0] i_data, o_data;$/;"	r	module:cyc_fifo_tb
o_data	weight_buffer\\cyc_fifo.sv	/^	output[DW-1:0]	o_data,$/;"	p	module:cyc_fifo
o_data	weight_buffer\\cyc_fifo_tb.sv	/^logic [DW-1:0] i_data, o_data;$/;"	r	module:cyc_fifo_tb
o_data_r	weight_buffer/cyc_fifo.sv	/^reg [DW-1:0] o_data_r;$/;"	r	module:cyc_fifo
o_data_r	weight_buffer\\cyc_fifo.sv	/^reg [DW-1:0] o_data_r;$/;"	r	module:cyc_fifo
o_fifo_data	data_router/reg_array.sv	/^	output[DW-1:0] 	o_fifo_data[BUFW],$/;"	p	module:reg_array
o_fifo_data	data_router\\reg_array.sv	/^	output[DW-1:0] 	o_fifo_data[BUFW],$/;"	p	module:reg_array
o_pe_data	data_router/reg_array.sv	/^	output[DW-1:0] 	o_pe_data[POX],$/;"	p	module:reg_array
o_pe_data	data_router\\reg_array.sv	/^	output[DW-1:0] 	o_pe_data[POX],$/;"	p	module:reg_array
o_ready	weight_buffer/cyc_fifo.sv	/^	input 					o_ready,$/;"	p	module:cyc_fifo
o_ready	weight_buffer/cyc_fifo_tb.sv	/^logic clk, rst_n, i_valid, full, empty, o_ready;$/;"	r	module:cyc_fifo_tb
o_ready	weight_buffer\\cyc_fifo.sv	/^	input 					o_ready,$/;"	p	module:cyc_fifo
o_ready	weight_buffer\\cyc_fifo_tb.sv	/^logic clk, rst_n, i_valid, full, empty, o_ready;$/;"	r	module:cyc_fifo_tb
oclk	glb_ctrl/glb_ctrl.sv	/^reg oclk;$/;"	r	module:glb_ctrl
oclk	glb_ctrl\\glb_ctrl.sv	/^reg oclk;$/;"	r	module:glb_ctrl
odata	data_router/mux.sv	/^	output reg [DW-1:0]	odata[BUFW]$/;"	p	module:mux
odata	data_router\\mux.sv	/^	output reg [DW-1:0]	odata[BUFW]$/;"	p	module:mux
odata	glb_ctrl/data_path.sv	/^wire [DW-1:0] odata[POY][BUFW];$/;"	n	module:data_path
odata	glb_ctrl\\data_path.sv	/^wire [DW-1:0] odata[POY][BUFW];$/;"	n	module:data_path
odata	input_buffer/input_buffer.sv	/^	output[DW-1:0]	odata[POY][BUFW],$/;"	p	module:input_buffer
odata	input_buffer/input_buffer_tb.sv	/^logic [DW-1:0] rdata, odata[POY][BUFW];$/;"	r	module:input_buffer_tb
odata	input_buffer\\input_buffer.sv	/^	output[DW-1:0]	odata[POY][BUFW],$/;"	p	module:input_buffer
odata	input_buffer\\input_buffer_tb.sv	/^logic [DW-1:0] rdata, odata[POY][BUFW];$/;"	r	module:input_buffer_tb
ovld	input_buffer/axi_bus_sim.sv	/^reg ovld;$/;"	r	module:axi_bus_sim
ovld	input_buffer\\axi_bus_sim.sv	/^reg ovld;$/;"	r	module:axi_bus_sim
ovld	weight_buffer/axi_bus_sim.sv	/^reg ovld;$/;"	r	module:axi_bus_sim
ovld	weight_buffer\\axi_bus_sim.sv	/^reg ovld;$/;"	r	module:axi_bus_sim
partial_sum	pe/mac.sv	/^reg [DW-1:0]	partial_sum;$/;"	r	module:mac
partial_sum	pe\\mac.sv	/^reg [DW-1:0]	partial_sum;$/;"	r	module:mac
partial_sum_nxt	pe/mac.sv	/^wire [2*DW-1:0] partial_sum_nxt = partial_sum + product;$/;"	n	module:mac
partial_sum_nxt	pe\\mac.sv	/^wire [2*DW-1:0] partial_sum_nxt = partial_sum + product;$/;"	n	module:mac
pe_col	pe/dwpe_array.sv	/^	for (i = 0; i < POY; i++) begin:pe_col$/;"	b	module:dwpe_array
pe_col	pe\\dwpe_array.sv	/^	for (i = 0; i < POY; i++) begin:pe_col$/;"	b	module:dwpe_array
pixel_array	pe/dwpe.sv	/^	input [DW-1:0] 	pixel_array[POX-1:0],$/;"	p	module:dwpe
pixel_array	pe/dwpe_array.sv	/^	input [DW-1:0] pixel_array[POY][POX],$/;"	p	module:dwpe_array
pixel_array	pe/dwpe_tb.sv	/^logic [DW-1:0] pixel_array[POX], $/;"	r	module:dwpe_tb
pixel_array	pe/svtb/dwpe_if.sv	/^	input  	pixel_array,$/;"	p
pixel_array	pe/svtb/dwpe_if.sv	/^	output [DW-1:0] pixel_array[POX];$/;"	p
pixel_array	pe/svtb/dwpe_if.sv	/^logic [DW-1:0] pixel_array[POX], result[POX], weight;$/;"	r
pixel_array	pe\\dwpe.sv	/^	input [DW-1:0] 	pixel_array[POX-1:0],$/;"	p	module:dwpe
pixel_array	pe\\dwpe_array.sv	/^	input [DW-1:0] pixel_array[POY][POX],$/;"	p	module:dwpe_array
pixel_array	pe\\dwpe_tb.sv	/^logic [DW-1:0] pixel_array[POX], $/;"	r	module:dwpe_tb
pixel_array	pe\\svtb\\dwpe_if.sv	/^	input  	pixel_array,$/;"	p
pixel_array	pe\\svtb\\dwpe_if.sv	/^	output [DW-1:0] pixel_array[POX];$/;"	p
pixel_array	pe\\svtb\\dwpe_if.sv	/^logic [DW-1:0] pixel_array[POX], result[POX], weight;$/;"	r
pixel_input	pe/dwpe_tb.sv	/^int pixel_input[32];$/;"	r	module:dwpe_tb
pixel_input	pe/dwpe_tb.sv	/^task automatic data_generate(ref int pixel_input[32]);$/;"	p	task:dwpe_tb.data_generate
pixel_input	pe/svtb/dwpe_test.sv	/^int pixel_input[32];$/;"	r	program:dwpe_test
pixel_input	pe/svtb/dwpe_test.sv	/^task automatic data_generate(ref int pixel_input[32]);$/;"	p	task:dwpe_test.data_generate
pixel_input	pe\\dwpe_tb.sv	/^int pixel_input[32];$/;"	r	module:dwpe_tb
pixel_input	pe\\dwpe_tb.sv	/^task automatic data_generate(ref int pixel_input[32]);$/;"	p	task:dwpe_tb.data_generate
pixel_input	pe\\svtb\\dwpe_test.sv	/^int pixel_input[32];$/;"	r	program:dwpe_test
pixel_input	pe\\svtb\\dwpe_test.sv	/^task automatic data_generate(ref int pixel_input[32]);$/;"	p	task:dwpe_test.data_generate
po_type	glb_ctrl/glb_ctrl.sv	/^wire po_type  = comp_cmd == PO ;$/;"	n	module:glb_ctrl
po_type	glb_ctrl\\glb_ctrl.sv	/^wire po_type  = comp_cmd == PO ;$/;"	n	module:glb_ctrl
product	pe/mac.sv	/^wire [2*DW-1:0] product = data * weight;$/;"	n	module:mac
product	pe\\mac.sv	/^wire [2*DW-1:0] product = data * weight;$/;"	n	module:mac
pwc_type	glb_ctrl/glb_ctrl.sv	/^wire pwc_type = comp_cmd == PWC;$/;"	n	module:glb_ctrl
pwc_type	glb_ctrl\\glb_ctrl.sv	/^wire pwc_type = comp_cmd == PWC;$/;"	n	module:glb_ctrl
pwpixel_array	data_router/data_router.sv	/^	output[DW-1:0]	pwpixel_array[POY]$/;"	p	module:data_router
pwpixel_array	data_router\\data_router.sv	/^	output[DW-1:0]	pwpixel_array[POY]$/;"	p	module:data_router
rbank	glb_ctrl/data_path.sv	/^wire [7:0] rbank, rrow;$/;"	n	module:data_path
rbank	glb_ctrl\\data_path.sv	/^wire [7:0] rbank, rrow;$/;"	n	module:data_path
rbank	input_buffer/data_router_if_sim.sv	/^	input [7:0]				rbank,$/;"	p	module:data_router_if_sim
rbank	input_buffer/input_buffer.sv	/^	input [7:0]  		rbank,$/;"	p	module:input_buffer
rbank	input_buffer/input_buffer_tb.sv	/^logic [7:0] rbank, rrow;$/;"	r	module:input_buffer_tb
rbank	input_buffer\\data_router_if_sim.sv	/^	input [7:0]				rbank,$/;"	p	module:data_router_if_sim
rbank	input_buffer\\input_buffer.sv	/^	input [7:0]  		rbank,$/;"	p	module:input_buffer
rbank	input_buffer\\input_buffer_tb.sv	/^logic [7:0] rbank, rrow;$/;"	r	module:input_buffer_tb
rcol	glb_ctrl/data_path.sv	/^wire [27:0] rcol;$/;"	n	module:data_path
rcol	glb_ctrl\\data_path.sv	/^wire [27:0] rcol;$/;"	n	module:data_path
rcol	input_buffer/data_router_if_sim.sv	/^	input [27:0]			rcol,$/;"	p	module:data_router_if_sim
rcol	input_buffer/input_buffer.sv	/^	input [27:0]		rcol$/;"	p	module:input_buffer
rcol	input_buffer/input_buffer_tb.sv	/^logic [27:0] rcol;$/;"	r	module:input_buffer_tb
rcol	input_buffer\\data_router_if_sim.sv	/^	input [27:0]			rcol,$/;"	p	module:data_router_if_sim
rcol	input_buffer\\input_buffer.sv	/^	input [27:0]		rcol$/;"	p	module:input_buffer
rcol	input_buffer\\input_buffer_tb.sv	/^logic [27:0] rcol;$/;"	r	module:input_buffer_tb
rdata	glb_ctrl/nosyn/axi_if.sv	/^	output arready, rvalid, rdata, rlast;$/;"	p	interface:axi_bus_if
rdata	glb_ctrl/nosyn/axi_if.sv	/^logic [DW-1:0]	rdata;$/;"	r	interface:axi_bus_if
rdata	glb_ctrl\\nosyn\\axi_if.sv	/^	output arready, rvalid, rdata, rlast;$/;"	p	interface:axi_bus_if
rdata	glb_ctrl\\nosyn\\axi_if.sv	/^logic [DW-1:0]	rdata;$/;"	r	interface:axi_bus_if
rdata	input_buffer/axi_bus_sim.sv	/^	output[DW-1:0]	rdata,$/;"	p	module:axi_bus_sim
rdata	input_buffer/data_router_if_sim.sv	/^	output [DW-1:0] 	rdata[POY][BUFW],$/;"	p	module:data_router_if_sim
rdata	input_buffer/input_buffer.sv	/^	input [DW-1:0] 	rdata,$/;"	p	module:input_buffer
rdata	input_buffer/input_buffer_tb.sv	/^logic [DW-1:0] rdata, odata[POY][BUFW];$/;"	r	module:input_buffer_tb
rdata	input_buffer/sender.sv	/^	input [DW-1:0] 	rdata,$/;"	p	module:sender
rdata	input_buffer/sender_tb.sv	/^logic [DW-1:0] rdata, wdata;$/;"	r	module:sender_tb
rdata	input_buffer\\axi_bus_sim.sv	/^	output[DW-1:0]	rdata,$/;"	p	module:axi_bus_sim
rdata	input_buffer\\data_router_if_sim.sv	/^	output [DW-1:0] 	rdata[POY][BUFW],$/;"	p	module:data_router_if_sim
rdata	input_buffer\\input_buffer.sv	/^	input [DW-1:0] 	rdata,$/;"	p	module:input_buffer
rdata	input_buffer\\input_buffer_tb.sv	/^logic [DW-1:0] rdata, odata[POY][BUFW];$/;"	r	module:input_buffer_tb
rdata	input_buffer\\sender.sv	/^	input [DW-1:0] 	rdata,$/;"	p	module:sender
rdata	input_buffer\\sender_tb.sv	/^logic [DW-1:0] rdata, wdata;$/;"	r	module:sender_tb
rdata	weight_buffer/axi_bus_sim.sv	/^	output[DW-1:0]	rdata,$/;"	p	module:axi_bus_sim
rdata	weight_buffer/weight_buffer.sv	/^	input [DW-1:0] 	rdata,$/;"	p	module:weight_buffer
rdata	weight_buffer/weight_buffer_tb.sv	/^logic [DW-1:0] rdata, dw_out;$/;"	r	module:weight_buffer_tb
rdata	weight_buffer\\axi_bus_sim.sv	/^	output[DW-1:0]	rdata,$/;"	p	module:axi_bus_sim
rdata	weight_buffer\\weight_buffer.sv	/^	input [DW-1:0] 	rdata,$/;"	p	module:weight_buffer
rdata	weight_buffer\\weight_buffer_tb.sv	/^logic [DW-1:0] rdata, dw_out;$/;"	r	module:weight_buffer_tb
rdata_0	accelerator.sv	/^	input [DW-1:0] 	rdata_0,$/;"	p	module:accelerator
rdata_0	glb_ctrl/data_path.sv	/^	input [DW-1:0] 	rdata_0,$/;"	p	module:data_path
rdata_0	glb_ctrl\\data_path.sv	/^	input [DW-1:0] 	rdata_0,$/;"	p	module:data_path
rdata_1	accelerator.sv	/^	input [DW-1:0] 	rdata_1,$/;"	p	module:accelerator
rdata_1	glb_ctrl/data_path.sv	/^	input [DW-1:0] 	rdata_1,$/;"	p	module:data_path
rdata_1	glb_ctrl\\data_path.sv	/^	input [DW-1:0] 	rdata_1,$/;"	p	module:data_path
rdata_r	input_buffer/axi_bus_sim.sv	/^reg [DW-1:0] rdata_r;$/;"	r	module:axi_bus_sim
rdata_r	input_buffer\\axi_bus_sim.sv	/^reg [DW-1:0] rdata_r;$/;"	r	module:axi_bus_sim
rdata_r	weight_buffer/axi_bus_sim.sv	/^reg [DW-1:0] rdata_r;$/;"	r	module:axi_bus_sim
rdata_r	weight_buffer\\axi_bus_sim.sv	/^reg [DW-1:0] rdata_r;$/;"	r	module:axi_bus_sim
reg_array	data_router/reg_array.sv	/^module reg_array#($/;"	m
reg_array	data_router\\reg_array.sv	/^module reg_array#($/;"	m
reg_array_cmd	data_router/buffer_if.sv	/^	output[1:0]			reg_array_cmd[POY],$/;"	p	module:buffer_if
reg_array_cmd	data_router/data_router.sv	/^wire [1:0] reg_array_cmd[POY];$/;"	n	module:data_router
reg_array_cmd	data_router/reg_array.sv	/^	input [1:0] 		reg_array_cmd$/;"	p	module:reg_array
reg_array_cmd	data_router\\buffer_if.sv	/^	output[1:0]			reg_array_cmd[POY],$/;"	p	module:buffer_if
reg_array_cmd	data_router\\data_router.sv	/^wire [1:0] reg_array_cmd[POY];$/;"	n	module:data_router
reg_array_cmd	data_router\\reg_array.sv	/^	input [1:0] 		reg_array_cmd$/;"	p	module:reg_array
reg_array_cmd	input_buffer/input_buffer_tb.sv	/^logic [1:0] rpsel, reg_array_cmd[POY];$/;"	r	module:input_buffer_tb
reg_array_cmd	input_buffer\\input_buffer_tb.sv	/^logic [1:0] rpsel, reg_array_cmd[POY];$/;"	r	module:input_buffer_tb
reg_array_cmd_r	data_router/buffer_if.sv	/^reg [1:0] reg_array_cmd_r[POY];$/;"	r	module:buffer_if
reg_array_cmd_r	data_router\\buffer_if.sv	/^reg [1:0] reg_array_cmd_r[POY];$/;"	r	module:buffer_if
reg_array_dat	data_router/data_router.sv	/^wire [DW-1:0] reg_array_dat[POY][BUFW];$/;"	n	module:data_router
reg_array_dat	data_router\\data_router.sv	/^wire [DW-1:0] reg_array_dat[POY][BUFW];$/;"	n	module:data_router
reg_array_o_fifo_dat	data_router/data_router.sv	/^wire [DW-1:0] reg_array_o_fifo_dat[POY-1][BUFW];$/;"	n	module:data_router
reg_array_o_fifo_dat	data_router\\data_router.sv	/^wire [DW-1:0] reg_array_o_fifo_dat[POY-1][BUFW];$/;"	n	module:data_router
reg_arrays	data_router/data_router.sv	/^for(i = 0;i < POY;i++) begin:reg_arrays$/;"	b	module:data_router
reg_arrays	data_router\\data_router.sv	/^for(i = 0;i < POY;i++) begin:reg_arrays$/;"	b	module:data_router
relu	pe/relu.sv	/^module relu#($/;"	m
relu	pe\\relu.sv	/^module relu#($/;"	m
reset_up	accelerator_test.sv	/^event reset_up;$/;"	e	program:accelerator_test
result	accelerator.sv	/^	output[DW-1:0]	result[POY][POX],$/;"	p	module:accelerator
result	accelerator_tb.sv	/^logic [DW-1:0] result[POY][POX];$/;"	r	module:accelerator_tb
result	glb_ctrl/data_path.sv	/^	output[DW-1:0]	result[POY][POX],$/;"	p	module:data_path
result	glb_ctrl/nosyn/data_path_tb.sv	/^logic [DW-1:0] result[POY][POX];$/;"	r	module:data_path_tb
result	glb_ctrl\\data_path.sv	/^	output[DW-1:0]	result[POY][POX],$/;"	p	module:data_path
result	glb_ctrl\\nosyn\\data_path_tb.sv	/^logic [DW-1:0] result[POY][POX];$/;"	r	module:data_path_tb
result	pe/dwpe.sv	/^	output[DW-1:0]	result[POX-1:0],$/;"	p	module:dwpe
result	pe/dwpe_array.sv	/^	output[DW-1:0] result[POY][POX],$/;"	p	module:dwpe_array
result	pe/dwpe_tb.sv	/^							 result[POX];$/;"	r	module:dwpe_tb
result	pe/mac.sv	/^	output[DW-1:0]	result,$/;"	p	module:mac
result	pe/mac_bank.sv	/^	output [DW-1:0]	result[POX],$/;"	p	module:mac_bank
result	pe/relu.sv	/^	output[DW-1:0] result[POX]$/;"	p	module:relu
result	pe/svtb/dwpe_if.sv	/^	input [DW-1:0]	result[POX];$/;"	p
result	pe/svtb/dwpe_if.sv	/^	output	result,$/;"	p
result	pe/svtb/dwpe_if.sv	/^logic [DW-1:0] pixel_array[POX], result[POX], weight;$/;"	r
result	pe\\dwpe.sv	/^	output[DW-1:0]	result[POX-1:0],$/;"	p	module:dwpe
result	pe\\dwpe_array.sv	/^	output[DW-1:0] result[POY][POX],$/;"	p	module:dwpe_array
result	pe\\dwpe_tb.sv	/^							 result[POX];$/;"	r	module:dwpe_tb
result	pe\\mac.sv	/^	output[DW-1:0]	result,$/;"	p	module:mac
result	pe\\mac_bank.sv	/^	output [DW-1:0]	result[POX],$/;"	p	module:mac_bank
result	pe\\relu.sv	/^	output[DW-1:0] result[POX]$/;"	p	module:relu
result	pe\\svtb\\dwpe_if.sv	/^	input [DW-1:0]	result[POX];$/;"	p
result	pe\\svtb\\dwpe_if.sv	/^	output	result,$/;"	p
result	pe\\svtb\\dwpe_if.sv	/^logic [DW-1:0] pixel_array[POX], result[POX], weight;$/;"	r
result_valid	accelerator.sv	/^	output 					result_valid[POY][POX]$/;"	p	module:accelerator
result_valid	accelerator_tb.sv	/^logic done, result_valid[POY][POX];$/;"	r	module:accelerator_tb
result_valid	glb_ctrl/data_path.sv	/^	output 					result_valid[POY][POX]$/;"	p	module:data_path
result_valid	glb_ctrl/glb_ctrl.sv	/^	input 					result_valid,$/;"	p	module:glb_ctrl
result_valid	glb_ctrl/nosyn/data_path_tb.sv	/^logic data_load, dw_comp, data_init_addr_en,  blkend, mapend, result_valid[POY][POX];$/;"	r	module:data_path_tb
result_valid	glb_ctrl/nosyn/data_path_test.sv	/^	input 								result_valid,$/;"	p	program:data_path_test
result_valid	glb_ctrl\\data_path.sv	/^	output 					result_valid[POY][POX]$/;"	p	module:data_path
result_valid	glb_ctrl\\glb_ctrl.sv	/^	input 					result_valid,$/;"	p	module:glb_ctrl
result_valid	glb_ctrl\\nosyn\\data_path_tb.sv	/^logic data_load, dw_comp, data_init_addr_en,  blkend, mapend, result_valid[POY][POX];$/;"	r	module:data_path_tb
result_valid	glb_ctrl\\nosyn\\data_path_test.sv	/^	input 								result_valid,$/;"	p	program:data_path_test
result_valid	input_buffer/addr_gen.sv	/^	input 					result_valid,$/;"	p	module:addr_gen
result_valid	input_buffer/addr_gen_tb.sv	/^logic clk, rst_n, data_load, dw_comp,init_addr_en, result_valid, blkend, mapend, rlast, arvalid;$/;"	r	module:addr_gen_tb
result_valid	input_buffer/input_buffer.sv	/^	input 					result_valid,$/;"	p	module:input_buffer
result_valid	input_buffer/input_buffer_tb.sv	/^logic weight_load, result_valid, data_load, dw_comp;$/;"	r	module:input_buffer_tb
result_valid	input_buffer\\addr_gen.sv	/^	input 					result_valid,$/;"	p	module:addr_gen
result_valid	input_buffer\\addr_gen_tb.sv	/^logic clk, rst_n, data_load, dw_comp,init_addr_en, result_valid, blkend, mapend, rlast, arvalid;$/;"	r	module:addr_gen_tb
result_valid	input_buffer\\input_buffer.sv	/^	input 					result_valid,$/;"	p	module:input_buffer
result_valid	input_buffer\\input_buffer_tb.sv	/^logic weight_load, result_valid, data_load, dw_comp;$/;"	r	module:input_buffer_tb
result_valid	pe/dwpe.sv	/^	output 					result_valid[POX]$/;"	p	module:dwpe
result_valid	pe/dwpe_array.sv	/^	output 				 result_valid[POY][POX],$/;"	p	module:dwpe_array
result_valid	pe/dwpe_tb.sv	/^logic result_valid[POX];$/;"	r	module:dwpe_tb
result_valid	pe/svtb/dwpe_if.sv	/^	output					result_valid[POX];$/;"	p
result_valid	pe/svtb/dwpe_if.sv	/^	output 					result_valid$/;"	p
result_valid	pe/svtb/dwpe_if.sv	/^logic rst_n, dwpe_ena, result_valid[POX]$/;"	r
result_valid	pe\\dwpe.sv	/^	output 					result_valid[POX]$/;"	p	module:dwpe
result_valid	pe\\dwpe_array.sv	/^	output 				 result_valid[POY][POX],$/;"	p	module:dwpe_array
result_valid	pe\\dwpe_tb.sv	/^logic result_valid[POX];$/;"	r	module:dwpe_tb
result_valid	pe\\svtb\\dwpe_if.sv	/^	output					result_valid[POX];$/;"	p
result_valid	pe\\svtb\\dwpe_if.sv	/^	output 					result_valid$/;"	p
result_valid	pe\\svtb\\dwpe_if.sv	/^logic rst_n, dwpe_ena, result_valid[POX]$/;"	r
result_valid_bit	pe/dwpe_tb.sv	/^bit result_valid_bit; $/;"	r	module:dwpe_tb
result_valid_bit	pe/svtb/dwpe_test.sv	/^bit result_valid_bit; $/;"	r	program:dwpe_test
result_valid_bit	pe\\dwpe_tb.sv	/^bit result_valid_bit; $/;"	r	module:dwpe_tb
result_valid_bit	pe\\svtb\\dwpe_test.sv	/^bit result_valid_bit; $/;"	r	program:dwpe_test
rlast	glb_ctrl/nosyn/axi_if.sv	/^	output arready, rvalid, rdata, rlast;$/;"	p	interface:axi_bus_if
rlast	glb_ctrl/nosyn/axi_if.sv	/^logic 					rlast;$/;"	r	interface:axi_bus_if
rlast	glb_ctrl\\nosyn\\axi_if.sv	/^	output arready, rvalid, rdata, rlast;$/;"	p	interface:axi_bus_if
rlast	glb_ctrl\\nosyn\\axi_if.sv	/^logic 					rlast;$/;"	r	interface:axi_bus_if
rlast	input_buffer/addr_gen.sv	/^	input 					rlast,$/;"	p	module:addr_gen
rlast	input_buffer/addr_gen_tb.sv	/^logic clk, rst_n, data_load, dw_comp,init_addr_en, result_valid, blkend, mapend, rlast, arvalid;$/;"	r	module:addr_gen_tb
rlast	input_buffer/axi_bus_sim.sv	/^	output 					rlast,$/;"	p	module:axi_bus_sim
rlast	input_buffer/input_buffer.sv	/^	input 					rlast,$/;"	p	module:input_buffer
rlast	input_buffer/input_buffer_tb.sv	/^logic clk, rst_n, arvalid, arready, rlast, rvalid;$/;"	r	module:input_buffer_tb
rlast	input_buffer\\addr_gen.sv	/^	input 					rlast,$/;"	p	module:addr_gen
rlast	input_buffer\\addr_gen_tb.sv	/^logic clk, rst_n, data_load, dw_comp,init_addr_en, result_valid, blkend, mapend, rlast, arvalid;$/;"	r	module:addr_gen_tb
rlast	input_buffer\\axi_bus_sim.sv	/^	output 					rlast,$/;"	p	module:axi_bus_sim
rlast	input_buffer\\input_buffer.sv	/^	input 					rlast,$/;"	p	module:input_buffer
rlast	input_buffer\\input_buffer_tb.sv	/^logic clk, rst_n, arvalid, arready, rlast, rvalid;$/;"	r	module:input_buffer_tb
rlast	weight_buffer/axi_bus_sim.sv	/^	output 					rlast,$/;"	p	module:axi_bus_sim
rlast	weight_buffer/weight_buffer.sv	/^	input 					rlast,$/;"	p	module:weight_buffer
rlast	weight_buffer/weight_buffer_tb.sv	/^	dw_ready, dw_comp, rlast;$/;"	r	module:weight_buffer_tb
rlast	weight_buffer\\axi_bus_sim.sv	/^	output 					rlast,$/;"	p	module:axi_bus_sim
rlast	weight_buffer\\weight_buffer.sv	/^	input 					rlast,$/;"	p	module:weight_buffer
rlast	weight_buffer\\weight_buffer_tb.sv	/^	dw_ready, dw_comp, rlast;$/;"	r	module:weight_buffer_tb
rlast_0	accelerator.sv	/^	input 					rlast_0,$/;"	p	module:accelerator
rlast_0	glb_ctrl/data_path.sv	/^	input 					rlast_0,$/;"	p	module:data_path
rlast_0	glb_ctrl\\data_path.sv	/^	input 					rlast_0,$/;"	p	module:data_path
rlast_1	accelerator.sv	/^	input 					rlast_1,$/;"	p	module:accelerator
rlast_1	glb_ctrl/data_path.sv	/^	input 					rlast_1,$/;"	p	module:data_path
rlast_1	glb_ctrl\\data_path.sv	/^	input 					rlast_1,$/;"	p	module:data_path
row	data_router/buffer_if.sv	/^	output[7:0]			row,$/;"	p	module:buffer_if
row	data_router/data_router.sv	/^	output[7:0]			row,$/;"	p	module:data_router
row	data_router/data_router_if_sim.sv	/^	input [7:0]				row,$/;"	p	module:data_router_if_sim
row	data_router/data_router_tb.sv	/^logic [7:0] bank, row;$/;"	r	module:data_router_tb
row	data_router\\buffer_if.sv	/^	output[7:0]			row,$/;"	p	module:buffer_if
row	data_router\\data_router.sv	/^	output[7:0]			row,$/;"	p	module:data_router
row	data_router\\data_router_if_sim.sv	/^	input [7:0]				row,$/;"	p	module:data_router_if_sim
row	data_router\\data_router_tb.sv	/^logic [7:0] bank, row;$/;"	r	module:data_router_tb
row_base_c	input_buffer/sender.sv	/^wire row_base_c = (row_base_r == BUFH-STRIDE);$/;"	n	module:sender
row_base_c	input_buffer\\sender.sv	/^wire row_base_c = (row_base_r == BUFH-STRIDE);$/;"	n	module:sender
row_base_r	input_buffer/sender.sv	/^reg [7:0] row_base_r;$/;"	r	module:sender
row_base_r	input_buffer\\sender.sv	/^reg [7:0] row_base_r;$/;"	r	module:sender
row_bias_cnt_c	input_buffer/sender.sv	/^wire row_bias_cnt_c = (row_bias_cnt_r == STRIDE-1);$/;"	n	module:sender
row_bias_cnt_c	input_buffer\\sender.sv	/^wire row_bias_cnt_c = (row_bias_cnt_r == STRIDE-1);$/;"	n	module:sender
row_bias_cnt_c_1	input_buffer/sender.sv	/^reg row_bias_cnt_c_1;$/;"	r	module:sender
row_bias_cnt_c_1	input_buffer\\sender.sv	/^reg row_bias_cnt_c_1;$/;"	r	module:sender
row_bias_cnt_ff	input_buffer/sender.sv	/^wire row_bias_cnt_ff = ~row_bias_cnt_c & row_bias_cnt_c_1;$/;"	n	module:sender
row_bias_cnt_ff	input_buffer\\sender.sv	/^wire row_bias_cnt_ff = ~row_bias_cnt_c & row_bias_cnt_c_1;$/;"	n	module:sender
row_bias_cnt_r	input_buffer/sender.sv	/^reg [7:0] row_bias_cnt_r;$/;"	r	module:sender
row_bias_cnt_r	input_buffer\\sender.sv	/^reg [7:0] row_bias_cnt_r;$/;"	r	module:sender
row_r	data_router/buffer_if.sv	/^reg [7:0] row_r;$/;"	r	module:buffer_if
row_r	data_router\\buffer_if.sv	/^reg [7:0] row_r;$/;"	r	module:buffer_if
rp	data_router/data_router_if_sim.sv	/^task rp;$/;"	t	module:data_router_if_sim
rp	data_router\\data_router_if_sim.sv	/^task rp;$/;"	t	module:data_router_if_sim
rp	input_buffer/data_router_if_sim.sv	/^task rp;$/;"	t	module:data_router_if_sim
rp	input_buffer\\data_router_if_sim.sv	/^task rp;$/;"	t	module:data_router_if_sim
rpsel	data_router/buffer_if.sv	/^	output[1:0]			rpsel,$/;"	p	module:buffer_if
rpsel	data_router/data_router.sv	/^	output[1:0]			rpsel,$/;"	p	module:data_router
rpsel	data_router/data_router_if_sim.sv	/^	input [1:0]				rpsel$/;"	p	module:data_router_if_sim
rpsel	data_router/data_router_tb.sv	/^logic [1:0] rpsel;$/;"	r	module:data_router_tb
rpsel	data_router\\buffer_if.sv	/^	output[1:0]			rpsel,$/;"	p	module:buffer_if
rpsel	data_router\\data_router.sv	/^	output[1:0]			rpsel,$/;"	p	module:data_router
rpsel	data_router\\data_router_if_sim.sv	/^	input [1:0]				rpsel$/;"	p	module:data_router_if_sim
rpsel	data_router\\data_router_tb.sv	/^logic [1:0] rpsel;$/;"	r	module:data_router_tb
rpsel	glb_ctrl/data_path.sv	/^wire [1:0] rpsel;$/;"	n	module:data_path
rpsel	glb_ctrl\\data_path.sv	/^wire [1:0] rpsel;$/;"	n	module:data_path
rpsel	input_buffer/data_router_if_sim.sv	/^	input [1:0]				rpsel,$/;"	p	module:data_router_if_sim
rpsel	input_buffer/input_buffer.sv	/^	input [1:0] 		rpsel,$/;"	p	module:input_buffer
rpsel	input_buffer/input_buffer_tb.sv	/^logic [1:0] rpsel, reg_array_cmd[POY];$/;"	r	module:input_buffer_tb
rpsel	input_buffer\\data_router_if_sim.sv	/^	input [1:0]				rpsel,$/;"	p	module:data_router_if_sim
rpsel	input_buffer\\input_buffer.sv	/^	input [1:0] 		rpsel,$/;"	p	module:input_buffer
rpsel	input_buffer\\input_buffer_tb.sv	/^logic [1:0] rpsel, reg_array_cmd[POY];$/;"	r	module:input_buffer_tb
rpsel_r	data_router/buffer_if.sv	/^reg [1:0] rpsel_r;$/;"	r	module:buffer_if
rpsel_r	data_router\\buffer_if.sv	/^reg [1:0] rpsel_r;$/;"	r	module:buffer_if
rptr_r	weight_buffer/cyc_fifo.sv	/^reg [15:0] rptr_r;$/;"	r	module:cyc_fifo
rptr_r	weight_buffer\\cyc_fifo.sv	/^reg [15:0] rptr_r;$/;"	r	module:cyc_fifo
rptr_r_e	weight_buffer/cyc_fifo.sv	/^wire rptr_r_e = (rptr_r == 0);$/;"	n	module:cyc_fifo
rptr_r_e	weight_buffer\\cyc_fifo.sv	/^wire rptr_r_e = (rptr_r == 0);$/;"	n	module:cyc_fifo
rptr_r_f	weight_buffer/cyc_fifo.sv	/^wire rptr_r_f = (rptr_r == DEPTH-1);$/;"	n	module:cyc_fifo
rptr_r_f	weight_buffer\\cyc_fifo.sv	/^wire rptr_r_f = (rptr_r == DEPTH-1);$/;"	n	module:cyc_fifo
rr	data_router/data_router_if_sim.sv	/^task rr;$/;"	t	module:data_router_if_sim
rr	data_router\\data_router_if_sim.sv	/^task rr;$/;"	t	module:data_router_if_sim
rr	input_buffer/data_router_if_sim.sv	/^task rr;$/;"	t	module:data_router_if_sim
rr	input_buffer\\data_router_if_sim.sv	/^task rr;$/;"	t	module:data_router_if_sim
rrow	glb_ctrl/data_path.sv	/^wire [7:0] rbank, rrow;$/;"	n	module:data_path
rrow	glb_ctrl\\data_path.sv	/^wire [7:0] rbank, rrow;$/;"	n	module:data_path
rrow	input_buffer/data_router_if_sim.sv	/^	input [7:0]				rrow,$/;"	p	module:data_router_if_sim
rrow	input_buffer/input_buffer.sv	/^	input [7:0] 		rrow,$/;"	p	module:input_buffer
rrow	input_buffer/input_buffer_tb.sv	/^logic [7:0] rbank, rrow;$/;"	r	module:input_buffer_tb
rrow	input_buffer\\data_router_if_sim.sv	/^	input [7:0]				rrow,$/;"	p	module:data_router_if_sim
rrow	input_buffer\\input_buffer.sv	/^	input [7:0] 		rrow,$/;"	p	module:input_buffer
rrow	input_buffer\\input_buffer_tb.sv	/^logic [7:0] rbank, rrow;$/;"	r	module:input_buffer_tb
rst_n	accelerator.sv	/^	input 					rst_n,$/;"	p	module:accelerator
rst_n	accelerator_tb.sv	/^bit clk, rst_n;$/;"	r	module:accelerator_tb
rst_n	accelerator_test.sv	/^	input logic							rst_n,$/;"	p	program:accelerator_test
rst_n	data_router/buffer_if.sv	/^	input 					rst_n,$/;"	p	module:buffer_if
rst_n	data_router/data_router.sv	/^	input 					rst_n,$/;"	p	module:data_router
rst_n	data_router/data_router_if_sim.sv	/^	input 						rst_n,$/;"	p	module:data_router_if_sim
rst_n	data_router/data_router_tb.sv	/^logic clk, rst_n, blkend, dwpe_ena;$/;"	r	module:data_router_tb
rst_n	data_router/reg_array.sv	/^	input 					rst_n,$/;"	p	module:reg_array
rst_n	data_router\\buffer_if.sv	/^	input 					rst_n,$/;"	p	module:buffer_if
rst_n	data_router\\data_router.sv	/^	input 					rst_n,$/;"	p	module:data_router
rst_n	data_router\\data_router_if_sim.sv	/^	input 						rst_n,$/;"	p	module:data_router_if_sim
rst_n	data_router\\data_router_tb.sv	/^logic clk, rst_n, blkend, dwpe_ena;$/;"	r	module:data_router_tb
rst_n	data_router\\reg_array.sv	/^	input 					rst_n,$/;"	p	module:reg_array
rst_n	glb_ctrl/data_path.sv	/^	input 					rst_n,$/;"	p	module:data_path
rst_n	glb_ctrl/glb_ctrl.sv	/^	input 					rst_n,$/;"	p	module:glb_ctrl
rst_n	glb_ctrl/nosyn/data_path_tb.sv	/^logic rst_n;$/;"	r	module:data_path_tb
rst_n	glb_ctrl/nosyn/data_path_test.sv	/^	input 								rst_n,$/;"	p	program:data_path_test
rst_n	glb_ctrl\\data_path.sv	/^	input 					rst_n,$/;"	p	module:data_path
rst_n	glb_ctrl\\glb_ctrl.sv	/^	input 					rst_n,$/;"	p	module:glb_ctrl
rst_n	glb_ctrl\\nosyn\\data_path_tb.sv	/^logic rst_n;$/;"	r	module:data_path_tb
rst_n	glb_ctrl\\nosyn\\data_path_test.sv	/^	input 								rst_n,$/;"	p	program:data_path_test
rst_n	input_buffer/addr_gen.sv	/^	input 					rst_n,$/;"	p	module:addr_gen
rst_n	input_buffer/addr_gen_tb.sv	/^logic clk, rst_n, data_load, dw_comp,init_addr_en, result_valid, blkend, mapend, rlast, arvalid;$/;"	r	module:addr_gen_tb
rst_n	input_buffer/axi_bus_sim.sv	/^	input 					rst_n,$/;"	p	module:axi_bus_sim
rst_n	input_buffer/data_router_if_sim.sv	/^	input 						rst_n,$/;"	p	module:data_router_if_sim
rst_n	input_buffer/input_buffer.sv	/^	input 					rst_n, $/;"	p	module:input_buffer
rst_n	input_buffer/input_buffer_tb.sv	/^logic clk, rst_n, arvalid, arready, rlast, rvalid;$/;"	r	module:input_buffer_tb
rst_n	input_buffer/sender.sv	/^	input 					rst_n,$/;"	p	module:sender
rst_n	input_buffer/sender_tb.sv	/^logic clk, rst_n, data_load, rvalid;$/;"	r	module:sender_tb
rst_n	input_buffer\\addr_gen.sv	/^	input 					rst_n,$/;"	p	module:addr_gen
rst_n	input_buffer\\addr_gen_tb.sv	/^logic clk, rst_n, data_load, dw_comp,init_addr_en, result_valid, blkend, mapend, rlast, arvalid;$/;"	r	module:addr_gen_tb
rst_n	input_buffer\\axi_bus_sim.sv	/^	input 					rst_n,$/;"	p	module:axi_bus_sim
rst_n	input_buffer\\data_router_if_sim.sv	/^	input 						rst_n,$/;"	p	module:data_router_if_sim
rst_n	input_buffer\\input_buffer.sv	/^	input 					rst_n, $/;"	p	module:input_buffer
rst_n	input_buffer\\input_buffer_tb.sv	/^logic clk, rst_n, arvalid, arready, rlast, rvalid;$/;"	r	module:input_buffer_tb
rst_n	input_buffer\\sender.sv	/^	input 					rst_n,$/;"	p	module:sender
rst_n	input_buffer\\sender_tb.sv	/^logic clk, rst_n, data_load, rvalid;$/;"	r	module:sender_tb
rst_n	pe/dwpe.sv	/^	input 					rst_n,$/;"	p	module:dwpe
rst_n	pe/dwpe_array.sv	/^	input 				 rst_n,$/;"	p	module:dwpe_array
rst_n	pe/dwpe_tb.sv	/^logic clk, rst_n, dwpe_ena;$/;"	r	module:dwpe_tb
rst_n	pe/mac.sv	/^	input 					rst_n$/;"	p	module:mac
rst_n	pe/mac_bank.sv	/^	input 					rst_n,$/;"	p	module:mac_bank
rst_n	pe/svtb/dwpe_if.sv	/^	input 					rst_n,$/;"	p
rst_n	pe/svtb/dwpe_if.sv	/^	output   rst_n$/;"	p
rst_n	pe/svtb/dwpe_if.sv	/^logic rst_n, dwpe_ena, result_valid[POX]$/;"	r
rst_n	pe\\dwpe.sv	/^	input 					rst_n,$/;"	p	module:dwpe
rst_n	pe\\dwpe_array.sv	/^	input 				 rst_n,$/;"	p	module:dwpe_array
rst_n	pe\\dwpe_tb.sv	/^logic clk, rst_n, dwpe_ena;$/;"	r	module:dwpe_tb
rst_n	pe\\mac.sv	/^	input 					rst_n$/;"	p	module:mac
rst_n	pe\\mac_bank.sv	/^	input 					rst_n,$/;"	p	module:mac_bank
rst_n	pe\\svtb\\dwpe_if.sv	/^	input 					rst_n,$/;"	p
rst_n	pe\\svtb\\dwpe_if.sv	/^	output   rst_n$/;"	p
rst_n	pe\\svtb\\dwpe_if.sv	/^logic rst_n, dwpe_ena, result_valid[POX]$/;"	r
rst_n	shit.sv	/^	input rst_n,$/;"	p	module:shit
rst_n	weight_buffer/axi_bus_sim.sv	/^	input 					rst_n,$/;"	p	module:axi_bus_sim
rst_n	weight_buffer/cyc_fifo.sv	/^	input rst_n,$/;"	p	module:cyc_fifo
rst_n	weight_buffer/cyc_fifo_tb.sv	/^logic clk, rst_n, i_valid, full, empty, o_ready;$/;"	r	module:cyc_fifo_tb
rst_n	weight_buffer/dwaddr_gen.sv	/^	input 					rst_n,$/;"	p	module:dwaddr_gen
rst_n	weight_buffer/weight_buffer.sv	/^	input 					rst_n,$/;"	p	module:weight_buffer
rst_n	weight_buffer/weight_buffer_tb.sv	/^logic clk, rst_n, weight_load, init_addr_en, arvalid, arready, rvalid,$/;"	r	module:weight_buffer_tb
rst_n	weight_buffer\\axi_bus_sim.sv	/^	input 					rst_n,$/;"	p	module:axi_bus_sim
rst_n	weight_buffer\\cyc_fifo.sv	/^	input rst_n,$/;"	p	module:cyc_fifo
rst_n	weight_buffer\\cyc_fifo_tb.sv	/^logic clk, rst_n, i_valid, full, empty, o_ready;$/;"	r	module:cyc_fifo_tb
rst_n	weight_buffer\\dwaddr_gen.sv	/^	input 					rst_n,$/;"	p	module:dwaddr_gen
rst_n	weight_buffer\\weight_buffer.sv	/^	input 					rst_n,$/;"	p	module:weight_buffer
rst_n	weight_buffer\\weight_buffer_tb.sv	/^logic clk, rst_n, weight_load, init_addr_en, arvalid, arready, rvalid,$/;"	r	module:weight_buffer_tb
rvalid	glb_ctrl/nosyn/axi_if.sv	/^	output arready, rvalid, rdata, rlast;$/;"	p	interface:axi_bus_if
rvalid	glb_ctrl/nosyn/axi_if.sv	/^logic 					rvalid;$/;"	r	interface:axi_bus_if
rvalid	glb_ctrl\\nosyn\\axi_if.sv	/^	output arready, rvalid, rdata, rlast;$/;"	p	interface:axi_bus_if
rvalid	glb_ctrl\\nosyn\\axi_if.sv	/^logic 					rvalid;$/;"	r	interface:axi_bus_if
rvalid	input_buffer/axi_bus_sim.sv	/^	output 					rvalid$/;"	p	module:axi_bus_sim
rvalid	input_buffer/input_buffer.sv	/^	input 					rvalid,$/;"	p	module:input_buffer
rvalid	input_buffer/input_buffer_tb.sv	/^logic clk, rst_n, arvalid, arready, rlast, rvalid;$/;"	r	module:input_buffer_tb
rvalid	input_buffer/sender.sv	/^	input 					rvalid,$/;"	p	module:sender
rvalid	input_buffer/sender_tb.sv	/^logic clk, rst_n, data_load, rvalid;$/;"	r	module:sender_tb
rvalid	input_buffer\\axi_bus_sim.sv	/^	output 					rvalid$/;"	p	module:axi_bus_sim
rvalid	input_buffer\\input_buffer.sv	/^	input 					rvalid,$/;"	p	module:input_buffer
rvalid	input_buffer\\input_buffer_tb.sv	/^logic clk, rst_n, arvalid, arready, rlast, rvalid;$/;"	r	module:input_buffer_tb
rvalid	input_buffer\\sender.sv	/^	input 					rvalid,$/;"	p	module:sender
rvalid	input_buffer\\sender_tb.sv	/^logic clk, rst_n, data_load, rvalid;$/;"	r	module:sender_tb
rvalid	weight_buffer/axi_bus_sim.sv	/^	output 					rvalid$/;"	p	module:axi_bus_sim
rvalid	weight_buffer/weight_buffer.sv	/^	input 					rvalid,$/;"	p	module:weight_buffer
rvalid	weight_buffer/weight_buffer_tb.sv	/^logic clk, rst_n, weight_load, init_addr_en, arvalid, arready, rvalid,$/;"	r	module:weight_buffer_tb
rvalid	weight_buffer\\axi_bus_sim.sv	/^	output 					rvalid$/;"	p	module:axi_bus_sim
rvalid	weight_buffer\\weight_buffer.sv	/^	input 					rvalid,$/;"	p	module:weight_buffer
rvalid	weight_buffer\\weight_buffer_tb.sv	/^logic clk, rst_n, weight_load, init_addr_en, arvalid, arready, rvalid,$/;"	r	module:weight_buffer_tb
rvalid_0	accelerator.sv	/^	input 					rvalid_0,$/;"	p	module:accelerator
rvalid_0	glb_ctrl/data_path.sv	/^	input 					rvalid_0,$/;"	p	module:data_path
rvalid_0	glb_ctrl\\data_path.sv	/^	input 					rvalid_0,$/;"	p	module:data_path
rvalid_1	accelerator.sv	/^	input 					rvalid_1,$/;"	p	module:accelerator
rvalid_1	glb_ctrl/data_path.sv	/^	input 					rvalid_1,$/;"	p	module:data_path
rvalid_1	glb_ctrl\\data_path.sv	/^	input 					rvalid_1,$/;"	p	module:data_path
rvalid_r	input_buffer/axi_bus_sim.sv	/^reg rvalid_r;$/;"	r	module:axi_bus_sim
rvalid_r	input_buffer\\axi_bus_sim.sv	/^reg rvalid_r;$/;"	r	module:axi_bus_sim
rvalid_r	weight_buffer/axi_bus_sim.sv	/^reg rvalid_r;$/;"	r	module:axi_bus_sim
rvalid_r	weight_buffer\\axi_bus_sim.sv	/^reg rvalid_r;$/;"	r	module:axi_bus_sim
sdram_sim	glb_ctrl/nosyn/data_pool.sv	/^module sdram_sim #($/;"	m
sdram_sim	glb_ctrl\\nosyn\\data_pool.sv	/^module sdram_sim #($/;"	m
sender	input_buffer/sender.sv	/^module sender#($/;"	m
sender	input_buffer\\sender.sv	/^module sender#($/;"	m
sender_tb	input_buffer/sender_tb.sv	/^module sender_tb;$/;"	m
sender_tb	input_buffer\\sender_tb.sv	/^module sender_tb;$/;"	m
shift	data_router/buffer_if.sv	/^task shift;$/;"	t	module:buffer_if
shift	data_router\\buffer_if.sv	/^task shift;$/;"	t	module:buffer_if
shift_cnt	data_router/buffer_if.sv	/^reg [3:0] shift_cnt; \/\/shift maxium smaller than 9$/;"	r	module:buffer_if
shift_cnt	data_router\\buffer_if.sv	/^reg [3:0] shift_cnt; \/\/shift maxium smaller than 9$/;"	r	module:buffer_if
shift_cnt_f	data_router/buffer_if.sv	/^wire shift_cnt_f = (shift_cnt == (KSIZE - 2));$/;"	n	module:buffer_if
shift_cnt_f	data_router\\buffer_if.sv	/^wire shift_cnt_f = (shift_cnt == (KSIZE - 2));$/;"	n	module:buffer_if
shift_state_detect	data_router/buffer_if.sv	/^wire shift_state_detect = (state == SHIFT);$/;"	n	module:buffer_if
shift_state_detect	data_router\\buffer_if.sv	/^wire shift_state_detect = (state == SHIFT);$/;"	n	module:buffer_if
shit	shit.sv	/^interface shit #($/;"	I
shit	shit.sv	/^module shit #($/;"	m
ssd_r_1	data_router/buffer_if.sv	/^reg ssd_r_1, ssd_r_2;$/;"	r	module:buffer_if
ssd_r_1	data_router\\buffer_if.sv	/^reg ssd_r_1, ssd_r_2;$/;"	r	module:buffer_if
ssd_r_2	data_router/buffer_if.sv	/^reg ssd_r_1, ssd_r_2;$/;"	r	module:buffer_if
ssd_r_2	data_router\\buffer_if.sv	/^reg ssd_r_1, ssd_r_2;$/;"	r	module:buffer_if
state	data_router/buffer_if.sv	/^reg [2:0] state, nstate;$/;"	r	module:buffer_if
state	data_router\\buffer_if.sv	/^reg [2:0] state, nstate;$/;"	r	module:buffer_if
syn_fifo	data_router/syn_fifo.sv	/^module syn_fifo#($/;"	m
syn_fifo	data_router\\syn_fifo.sv	/^module syn_fifo#($/;"	m
test	pe/svtb/dwpe_if.sv	/^modport test($/;"	M
test	pe\\svtb\\dwpe_if.sv	/^modport test($/;"	M
tresult	pe/dwpe_tb.sv	/^int tresult[POX];$/;"	r	module:dwpe_tb
tresult	pe/svtb/dwpe_test.sv	/^int tresult[POX];$/;"	r	program:dwpe_test
tresult	pe\\dwpe_tb.sv	/^int tresult[POX];$/;"	r	module:dwpe_tb
tresult	pe\\svtb\\dwpe_test.sv	/^int tresult[POX];$/;"	r	program:dwpe_test
true_result	pe/dwpe_tb.sv	/^task true_result;$/;"	t	module:dwpe_tb
true_result	pe/svtb/dwpe_test.sv	/^task true_result;$/;"	t	program:dwpe_test
true_result	pe\\dwpe_tb.sv	/^task true_result;$/;"	t	module:dwpe_tb
true_result	pe\\svtb\\dwpe_test.sv	/^task true_result;$/;"	t	program:dwpe_test
wbank	input_buffer/data_router_if_sim.sv	/^	input [7:0] 			wbank,$/;"	p	module:data_router_if_sim
wbank	input_buffer/input_buffer.sv	/^wire [7:0] wbank, wrow;$/;"	n	module:input_buffer
wbank	input_buffer/sender.sv	/^	output[7:0]			wbank,$/;"	p	module:sender
wbank	input_buffer/sender_tb.sv	/^logic [7:0] wbank, wrow;$/;"	r	module:sender_tb
wbank	input_buffer\\data_router_if_sim.sv	/^	input [7:0] 			wbank,$/;"	p	module:data_router_if_sim
wbank	input_buffer\\input_buffer.sv	/^wire [7:0] wbank, wrow;$/;"	n	module:input_buffer
wbank	input_buffer\\sender.sv	/^	output[7:0]			wbank,$/;"	p	module:sender
wbank	input_buffer\\sender_tb.sv	/^logic [7:0] wbank, wrow;$/;"	r	module:sender_tb
wbank_c	input_buffer/sender.sv	/^wire wbank_c = (wbank_r == POY-1);$/;"	n	module:sender
wbank_c	input_buffer\\sender.sv	/^wire wbank_c = (wbank_r == POY-1);$/;"	n	module:sender
wbank_c_1	input_buffer/sender.sv	/^reg wbank_c_1;$/;"	r	module:sender
wbank_c_1	input_buffer\\sender.sv	/^reg wbank_c_1;$/;"	r	module:sender
wbank_ff	input_buffer/sender.sv	/^wire wbank_ff = ~wbank_c & wbank_c_1;$/;"	n	module:sender
wbank_ff	input_buffer\\sender.sv	/^wire wbank_ff = ~wbank_c & wbank_c_1;$/;"	n	module:sender
wbank_r	input_buffer/sender.sv	/^reg [1:0] wbank_r;$/;"	r	module:sender
wbank_r	input_buffer\\sender.sv	/^reg [1:0] wbank_r;$/;"	r	module:sender
wcol	input_buffer/data_router_if_sim.sv	/^	input [27:0] 			wcol$/;"	p	module:data_router_if_sim
wcol	input_buffer/input_buffer.sv	/^wire [27:0] wcol;$/;"	n	module:input_buffer
wcol	input_buffer/sender.sv	/^	output[27:0]		wcol$/;"	p	module:sender
wcol	input_buffer/sender_tb.sv	/^logic [27:0] wcol;$/;"	r	module:sender_tb
wcol	input_buffer\\data_router_if_sim.sv	/^	input [27:0] 			wcol$/;"	p	module:data_router_if_sim
wcol	input_buffer\\input_buffer.sv	/^wire [27:0] wcol;$/;"	n	module:input_buffer
wcol	input_buffer\\sender.sv	/^	output[27:0]		wcol$/;"	p	module:sender
wcol	input_buffer\\sender_tb.sv	/^logic [27:0] wcol;$/;"	r	module:sender_tb
wcol_c	input_buffer/sender.sv	/^wire wcol_c = (wcol_r == BUFW-1);$/;"	n	module:sender
wcol_c	input_buffer\\sender.sv	/^wire wcol_c = (wcol_r == BUFW-1);$/;"	n	module:sender
wcol_c_1	input_buffer/sender.sv	/^reg wcol_c_1;$/;"	r	module:sender
wcol_c_1	input_buffer\\sender.sv	/^reg wcol_c_1;$/;"	r	module:sender
wcol_ff	input_buffer/sender.sv	/^wire wcol_ff = ~wcol_c & wcol_c_1;$/;"	n	module:sender
wcol_ff	input_buffer\\sender.sv	/^wire wcol_ff = ~wcol_c & wcol_c_1;$/;"	n	module:sender
wcol_r	input_buffer/sender.sv	/^reg [27:0] wcol_r;$/;"	r	module:sender
wcol_r	input_buffer\\sender.sv	/^reg [27:0] wcol_r;$/;"	r	module:sender
wdata	input_buffer/data_router_if_sim.sv	/^	input [DW-1:0]		wdata,$/;"	p	module:data_router_if_sim
wdata	input_buffer/input_buffer.sv	/^wire [DW-1:0] wdata;$/;"	n	module:input_buffer
wdata	input_buffer/sender.sv	/^	output[DW-1:0] 	wdata,$/;"	p	module:sender
wdata	input_buffer/sender_tb.sv	/^logic [DW-1:0] rdata, wdata;$/;"	r	module:sender_tb
wdata	input_buffer\\data_router_if_sim.sv	/^	input [DW-1:0]		wdata,$/;"	p	module:data_router_if_sim
wdata	input_buffer\\input_buffer.sv	/^wire [DW-1:0] wdata;$/;"	n	module:input_buffer
wdata	input_buffer\\sender.sv	/^	output[DW-1:0] 	wdata,$/;"	p	module:sender
wdata	input_buffer\\sender_tb.sv	/^logic [DW-1:0] rdata, wdata;$/;"	r	module:sender_tb
weight	pe/dwpe.sv	/^	input [DW-1:0]	weight,$/;"	p	module:dwpe
weight	pe/dwpe_array.sv	/^	input [DW-1:0] weight,$/;"	p	module:dwpe_array
weight	pe/dwpe_tb.sv	/^							 weight,$/;"	r	module:dwpe_tb
weight	pe/mac.sv	/^	input [DW-1:0] 	weight,$/;"	p	module:mac
weight	pe/mac_bank.sv	/^	input [DW-1:0]	weight,$/;"	p	module:mac_bank
weight	pe/svtb/dwpe_if.sv	/^	input 	weight,$/;"	p
weight	pe/svtb/dwpe_if.sv	/^	output [DW-1:0] weight;$/;"	p
weight	pe/svtb/dwpe_if.sv	/^logic [DW-1:0] pixel_array[POX], result[POX], weight;$/;"	r
weight	pe\\dwpe.sv	/^	input [DW-1:0]	weight,$/;"	p	module:dwpe
weight	pe\\dwpe_array.sv	/^	input [DW-1:0] weight,$/;"	p	module:dwpe_array
weight	pe\\dwpe_tb.sv	/^							 weight,$/;"	r	module:dwpe_tb
weight	pe\\mac.sv	/^	input [DW-1:0] 	weight,$/;"	p	module:mac
weight	pe\\mac_bank.sv	/^	input [DW-1:0]	weight,$/;"	p	module:mac_bank
weight	pe\\svtb\\dwpe_if.sv	/^	input 	weight,$/;"	p
weight	pe\\svtb\\dwpe_if.sv	/^	output [DW-1:0] weight;$/;"	p
weight	pe\\svtb\\dwpe_if.sv	/^logic [DW-1:0] pixel_array[POX], result[POX], weight;$/;"	r
weight_buffer	weight_buffer/weight_buffer.sv	/^module weight_buffer#($/;"	m
weight_buffer	weight_buffer\\weight_buffer.sv	/^module weight_buffer#($/;"	m
weight_buffer_tb	weight_buffer/weight_buffer_tb.sv	/^module weight_buffer_tb;$/;"	m
weight_buffer_tb	weight_buffer\\weight_buffer_tb.sv	/^module weight_buffer_tb;$/;"	m
weight_init_addr	accelerator.sv	/^	wire [AW-1:0] data_init_addr, weight_init_addr;$/;"	n	module:accelerator
weight_init_addr	glb_ctrl/data_path.sv	/^	input [AW-1:0]	weight_init_addr,$/;"	p	module:data_path
weight_init_addr	glb_ctrl/nosyn/data_path_tb.sv	/^logic [AW-1:0] data_init_addr, weight_init_addr;$/;"	r	module:data_path_tb
weight_init_addr	glb_ctrl/nosyn/data_path_test.sv	/^	output logic [AW-1:0] weight_init_addr,$/;"	p	program:data_path_test
weight_init_addr	glb_ctrl\\data_path.sv	/^	input [AW-1:0]	weight_init_addr,$/;"	p	module:data_path
weight_init_addr	glb_ctrl\\nosyn\\data_path_tb.sv	/^logic [AW-1:0] data_init_addr, weight_init_addr;$/;"	r	module:data_path_tb
weight_init_addr	glb_ctrl\\nosyn\\data_path_test.sv	/^	output logic [AW-1:0] weight_init_addr,$/;"	p	program:data_path_test
weight_init_addr_in	accelerator.sv	/^	input [AW-1:0]	weight_init_addr_in,$/;"	p	module:accelerator
weight_init_addr_in	accelerator_tb.sv	/^logic [AW-1:0] data_init_addr_in, weight_init_addr_in;$/;"	r	module:accelerator_tb
weight_init_addr_in	accelerator_test.sv	/^	output logic [AW-1:0]			weight_init_addr_in,$/;"	p	program:accelerator_test
weight_init_addr_in	glb_ctrl/glb_ctrl.sv	/^	input [AW-1:0]	weight_init_addr_in,$/;"	p	module:glb_ctrl
weight_init_addr_in	glb_ctrl\\glb_ctrl.sv	/^	input [AW-1:0]	weight_init_addr_in,$/;"	p	module:glb_ctrl
weight_init_addr_out	glb_ctrl/glb_ctrl.sv	/^	output[AW-1:0]	weight_init_addr_out,$/;"	p	module:glb_ctrl
weight_init_addr_out	glb_ctrl\\glb_ctrl.sv	/^	output[AW-1:0]	weight_init_addr_out,$/;"	p	module:glb_ctrl
weight_load	glb_ctrl/data_path.sv	/^wire dwpe_ena, weight_load;$/;"	n	module:data_path
weight_load	glb_ctrl\\data_path.sv	/^wire dwpe_ena, weight_load;$/;"	n	module:data_path
weight_load	input_buffer/addr_gen.sv	/^	output 					weight_load,$/;"	p	module:addr_gen
weight_load	input_buffer/input_buffer.sv	/^	output 					weight_load,$/;"	p	module:input_buffer
weight_load	input_buffer/input_buffer_tb.sv	/^logic weight_load, result_valid, data_load, dw_comp;$/;"	r	module:input_buffer_tb
weight_load	input_buffer\\addr_gen.sv	/^	output 					weight_load,$/;"	p	module:addr_gen
weight_load	input_buffer\\input_buffer.sv	/^	output 					weight_load,$/;"	p	module:input_buffer
weight_load	input_buffer\\input_buffer_tb.sv	/^logic weight_load, result_valid, data_load, dw_comp;$/;"	r	module:input_buffer_tb
weight_load	weight_buffer/cyc_fifo.sv	/^	input 					weight_load,$/;"	p	module:cyc_fifo
weight_load	weight_buffer/dwaddr_gen.sv	/^	input 					weight_load,$/;"	p	module:dwaddr_gen
weight_load	weight_buffer/weight_buffer.sv	/^	input 					weight_load,$/;"	p	module:weight_buffer
weight_load	weight_buffer/weight_buffer_tb.sv	/^logic clk, rst_n, weight_load, init_addr_en, arvalid, arready, rvalid,$/;"	r	module:weight_buffer_tb
weight_load	weight_buffer\\cyc_fifo.sv	/^	input 					weight_load,$/;"	p	module:cyc_fifo
weight_load	weight_buffer\\dwaddr_gen.sv	/^	input 					weight_load,$/;"	p	module:dwaddr_gen
weight_load	weight_buffer\\weight_buffer.sv	/^	input 					weight_load,$/;"	p	module:weight_buffer
weight_load	weight_buffer\\weight_buffer_tb.sv	/^logic clk, rst_n, weight_load, init_addr_en, arvalid, arready, rvalid,$/;"	r	module:weight_buffer_tb
wptr_r	weight_buffer/cyc_fifo.sv	/^reg [15:0] wptr_r;$/;"	r	module:cyc_fifo
wptr_r	weight_buffer\\cyc_fifo.sv	/^reg [15:0] wptr_r;$/;"	r	module:cyc_fifo
wptr_r_e	weight_buffer/cyc_fifo.sv	/^wire wptr_r_e = (wptr_r == 0);$/;"	n	module:cyc_fifo
wptr_r_e	weight_buffer\\cyc_fifo.sv	/^wire wptr_r_e = (wptr_r == 0);$/;"	n	module:cyc_fifo
wptr_r_f	weight_buffer/cyc_fifo.sv	/^wire wptr_r_f = (wptr_r == DEPTH-1);$/;"	n	module:cyc_fifo
wptr_r_f	weight_buffer\\cyc_fifo.sv	/^wire wptr_r_f = (wptr_r == DEPTH-1);$/;"	n	module:cyc_fifo
wrow	input_buffer/data_router_if_sim.sv	/^	input [7:0]				wrow,$/;"	p	module:data_router_if_sim
wrow	input_buffer/input_buffer.sv	/^wire [7:0] wbank, wrow;$/;"	n	module:input_buffer
wrow	input_buffer/sender.sv	/^	output[7:0]			wrow,$/;"	p	module:sender
wrow	input_buffer/sender_tb.sv	/^logic [7:0] wbank, wrow;$/;"	r	module:sender_tb
wrow	input_buffer\\data_router_if_sim.sv	/^	input [7:0]				wrow,$/;"	p	module:data_router_if_sim
wrow	input_buffer\\input_buffer.sv	/^wire [7:0] wbank, wrow;$/;"	n	module:input_buffer
wrow	input_buffer\\sender.sv	/^	output[7:0]			wrow,$/;"	p	module:sender
wrow	input_buffer\\sender_tb.sv	/^logic [7:0] wbank, wrow;$/;"	r	module:sender_tb
wvalid	input_buffer/data_router_if_sim.sv	/^	input 						wvalid,$/;"	p	module:data_router_if_sim
wvalid	input_buffer/input_buffer.sv	/^wire wvalid;$/;"	n	module:input_buffer
wvalid	input_buffer/sender.sv	/^	output 					wvalid,$/;"	p	module:sender
wvalid	input_buffer\\data_router_if_sim.sv	/^	input 						wvalid,$/;"	p	module:data_router_if_sim
wvalid	input_buffer\\input_buffer.sv	/^wire wvalid;$/;"	n	module:input_buffer
wvalid	input_buffer\\sender.sv	/^	output 					wvalid,$/;"	p	module:sender
xp	shit.sv	/^	task automatic logic[31:0] xp (input a);$/;"	t	interface:shit
xp1	shit.sv	/^		begin :xp1$/;"	b	task:shit.xp
