vhdl work "C:\Users\David\Documents\UVic\Spring 2016\CENG 450\Project\lab_feb22b\register.vhd"
vhdl work "C:\Users\David\Documents\UVic\Spring 2016\CENG 450\Project\lab_feb22b\mux_3to1_16bit.vhd"
vhdl work "C:\Users\David\Documents\UVic\Spring 2016\CENG 450\Project\lab_feb22b\control.vhd"
vhdl work "C:\Users\David\Documents\UVic\Spring 2016\CENG 450\Project\lab_feb22b\ALU.vhd"
