vhdl xil_defaultlib  \
"../../../bd/spi_to_dma/ip/spi_to_dma_axi_dma_0_0_2/sim/spi_to_dma_axi_dma_0_0.vhd" \
"../../../bd/spi_to_dma/ip/spi_to_dma_axi_smc_0_2/bd_0/ip/ip_1/sim/bd_2a6b_psr_aclk_0.vhd" \
"../../../bd/spi_to_dma/ip/spi_to_dma_rst_ps7_0_50M_0_2/sim/spi_to_dma_rst_ps7_0_50M_0.vhd" \
"../../../bd/spi_to_dma/ip/spi_to_dma_axi_quad_spi_0_0_2/sim/spi_to_dma_axi_quad_spi_0_0.vhd" \
"../../../bd/spi_to_dma/ip/spi_to_dma_axi_gpio_0_2/sim/spi_to_dma_axi_gpio_0.vhd" \

# Do not sort compile order
nosort
