|Memory_Test
clock => MemoriaFull_P:X0.clock
writen => MemoriaFull_P:X0.writen
reset => MemoriaFull_P:X0.reset
Address[0] => MemoriaFull_P:X0.address1[0]
Address[0] => BCD:Z1.D
Address[1] => MemoriaFull_P:X0.address1[1]
Address[1] => BCD:Z1.C
Address[2] => MemoriaFull_P:X0.address1[2]
Address[2] => BCD:Z1.B
Address[3] => MemoriaFull_P:X0.address1[3]
Address[3] => BCD:Z1.A
Address[4] => MemoriaFull_P:X0.address1[4]
Address[4] => BCD:Y1.D
Address[5] => MemoriaFull_P:X0.address1[5]
Address[5] => BCD:Y1.C
Address[6] => MemoriaFull_P:X0.address1[6]
Address[6] => BCD:Y1.B
Address[7] => MemoriaFull_P:X0.address1[7]
Address[7] => BCD:Y1.A
port_in_0[0] => MemoriaFull_P:X0.port_in_00[0]
port_in_0[1] => MemoriaFull_P:X0.port_in_00[1]
port_in_0[2] => MemoriaFull_P:X0.port_in_00[2]
port_in_0[3] => MemoriaFull_P:X0.port_in_00[3]
port_in_0[4] => MemoriaFull_P:X0.port_in_00[4]
port_in_0[5] => MemoriaFull_P:X0.port_in_00[5]
port_in_0[6] => MemoriaFull_P:X0.port_in_00[6]
port_in_0[7] => MemoriaFull_P:X0.port_in_00[7]
port_in_1[0] => MemoriaFull_P:X0.port_in_01[0]
port_in_1[1] => MemoriaFull_P:X0.port_in_01[1]
port_in_1[2] => MemoriaFull_P:X0.port_in_01[2]
port_in_1[3] => MemoriaFull_P:X0.port_in_01[3]
port_in_1[4] => MemoriaFull_P:X0.port_in_01[4]
port_in_1[5] => MemoriaFull_P:X0.port_in_01[5]
port_in_1[6] => MemoriaFull_P:X0.port_in_01[6]
port_in_1[7] => MemoriaFull_P:X0.port_in_01[7]
port_in_2[0] => MemoriaFull_P:X0.port_in_02[0]
port_in_2[1] => MemoriaFull_P:X0.port_in_02[1]
port_in_2[2] => MemoriaFull_P:X0.port_in_02[2]
port_in_2[3] => MemoriaFull_P:X0.port_in_02[3]
port_in_2[4] => MemoriaFull_P:X0.port_in_02[4]
port_in_2[5] => MemoriaFull_P:X0.port_in_02[5]
port_in_2[6] => MemoriaFull_P:X0.port_in_02[6]
port_in_2[7] => MemoriaFull_P:X0.port_in_02[7]
port_in_3[0] => MemoriaFull_P:X0.port_in_03[0]
port_in_3[1] => MemoriaFull_P:X0.port_in_03[1]
port_in_3[2] => MemoriaFull_P:X0.port_in_03[2]
port_in_3[3] => MemoriaFull_P:X0.port_in_03[3]
port_in_3[4] => MemoriaFull_P:X0.port_in_03[4]
port_in_3[5] => MemoriaFull_P:X0.port_in_03[5]
port_in_3[6] => MemoriaFull_P:X0.port_in_03[6]
port_in_3[7] => MemoriaFull_P:X0.port_in_03[7]
port_in_4[0] => MemoriaFull_P:X0.port_in_04[0]
port_in_4[1] => MemoriaFull_P:X0.port_in_04[1]
port_in_4[2] => MemoriaFull_P:X0.port_in_04[2]
port_in_4[3] => MemoriaFull_P:X0.port_in_04[3]
port_in_4[4] => MemoriaFull_P:X0.port_in_04[4]
port_in_4[5] => MemoriaFull_P:X0.port_in_04[5]
port_in_4[6] => MemoriaFull_P:X0.port_in_04[6]
port_in_4[7] => MemoriaFull_P:X0.port_in_04[7]
port_in_5[0] => MemoriaFull_P:X0.port_in_05[0]
port_in_5[1] => MemoriaFull_P:X0.port_in_05[1]
port_in_5[2] => MemoriaFull_P:X0.port_in_05[2]
port_in_5[3] => MemoriaFull_P:X0.port_in_05[3]
port_in_5[4] => MemoriaFull_P:X0.port_in_05[4]
port_in_5[5] => MemoriaFull_P:X0.port_in_05[5]
port_in_5[6] => MemoriaFull_P:X0.port_in_05[6]
port_in_5[7] => MemoriaFull_P:X0.port_in_05[7]
port_in_6[0] => MemoriaFull_P:X0.port_in_06[0]
port_in_6[1] => MemoriaFull_P:X0.port_in_06[1]
port_in_6[2] => MemoriaFull_P:X0.port_in_06[2]
port_in_6[3] => MemoriaFull_P:X0.port_in_06[3]
port_in_6[4] => MemoriaFull_P:X0.port_in_06[4]
port_in_6[5] => MemoriaFull_P:X0.port_in_06[5]
port_in_6[6] => MemoriaFull_P:X0.port_in_06[6]
port_in_6[7] => MemoriaFull_P:X0.port_in_06[7]
port_in_7[0] => MemoriaFull_P:X0.port_in_07[0]
port_in_7[1] => MemoriaFull_P:X0.port_in_07[1]
port_in_7[2] => MemoriaFull_P:X0.port_in_07[2]
port_in_7[3] => MemoriaFull_P:X0.port_in_07[3]
port_in_7[4] => MemoriaFull_P:X0.port_in_07[4]
port_in_7[5] => MemoriaFull_P:X0.port_in_07[5]
port_in_7[6] => MemoriaFull_P:X0.port_in_07[6]
port_in_7[7] => MemoriaFull_P:X0.port_in_07[7]
port_in_8[0] => MemoriaFull_P:X0.port_in_08[0]
port_in_8[1] => MemoriaFull_P:X0.port_in_08[1]
port_in_8[2] => MemoriaFull_P:X0.port_in_08[2]
port_in_8[3] => MemoriaFull_P:X0.port_in_08[3]
port_in_8[4] => MemoriaFull_P:X0.port_in_08[4]
port_in_8[5] => MemoriaFull_P:X0.port_in_08[5]
port_in_8[6] => MemoriaFull_P:X0.port_in_08[6]
port_in_8[7] => MemoriaFull_P:X0.port_in_08[7]
port_in_9[0] => MemoriaFull_P:X0.port_in_09[0]
port_in_9[1] => MemoriaFull_P:X0.port_in_09[1]
port_in_9[2] => MemoriaFull_P:X0.port_in_09[2]
port_in_9[3] => MemoriaFull_P:X0.port_in_09[3]
port_in_9[4] => MemoriaFull_P:X0.port_in_09[4]
port_in_9[5] => MemoriaFull_P:X0.port_in_09[5]
port_in_9[6] => MemoriaFull_P:X0.port_in_09[6]
port_in_9[7] => MemoriaFull_P:X0.port_in_09[7]
port_in_010[0] => MemoriaFull_P:X0.port_in_10[0]
port_in_010[1] => MemoriaFull_P:X0.port_in_10[1]
port_in_010[2] => MemoriaFull_P:X0.port_in_10[2]
port_in_010[3] => MemoriaFull_P:X0.port_in_10[3]
port_in_010[4] => MemoriaFull_P:X0.port_in_10[4]
port_in_010[5] => MemoriaFull_P:X0.port_in_10[5]
port_in_010[6] => MemoriaFull_P:X0.port_in_10[6]
port_in_010[7] => MemoriaFull_P:X0.port_in_10[7]
port_in_011[0] => MemoriaFull_P:X0.port_in_11[0]
port_in_011[1] => MemoriaFull_P:X0.port_in_11[1]
port_in_011[2] => MemoriaFull_P:X0.port_in_11[2]
port_in_011[3] => MemoriaFull_P:X0.port_in_11[3]
port_in_011[4] => MemoriaFull_P:X0.port_in_11[4]
port_in_011[5] => MemoriaFull_P:X0.port_in_11[5]
port_in_011[6] => MemoriaFull_P:X0.port_in_11[6]
port_in_011[7] => MemoriaFull_P:X0.port_in_11[7]
port_in_012[0] => MemoriaFull_P:X0.port_in_12[0]
port_in_012[1] => MemoriaFull_P:X0.port_in_12[1]
port_in_012[2] => MemoriaFull_P:X0.port_in_12[2]
port_in_012[3] => MemoriaFull_P:X0.port_in_12[3]
port_in_012[4] => MemoriaFull_P:X0.port_in_12[4]
port_in_012[5] => MemoriaFull_P:X0.port_in_12[5]
port_in_012[6] => MemoriaFull_P:X0.port_in_12[6]
port_in_012[7] => MemoriaFull_P:X0.port_in_12[7]
port_in_013[0] => MemoriaFull_P:X0.port_in_13[0]
port_in_013[1] => MemoriaFull_P:X0.port_in_13[1]
port_in_013[2] => MemoriaFull_P:X0.port_in_13[2]
port_in_013[3] => MemoriaFull_P:X0.port_in_13[3]
port_in_013[4] => MemoriaFull_P:X0.port_in_13[4]
port_in_013[5] => MemoriaFull_P:X0.port_in_13[5]
port_in_013[6] => MemoriaFull_P:X0.port_in_13[6]
port_in_013[7] => MemoriaFull_P:X0.port_in_13[7]
port_in_014[0] => MemoriaFull_P:X0.port_in_14[0]
port_in_014[1] => MemoriaFull_P:X0.port_in_14[1]
port_in_014[2] => MemoriaFull_P:X0.port_in_14[2]
port_in_014[3] => MemoriaFull_P:X0.port_in_14[3]
port_in_014[4] => MemoriaFull_P:X0.port_in_14[4]
port_in_014[5] => MemoriaFull_P:X0.port_in_14[5]
port_in_014[6] => MemoriaFull_P:X0.port_in_14[6]
port_in_014[7] => MemoriaFull_P:X0.port_in_14[7]
port_in_015[0] => MemoriaFull_P:X0.port_in_15[0]
port_in_015[1] => MemoriaFull_P:X0.port_in_15[1]
port_in_015[2] => MemoriaFull_P:X0.port_in_15[2]
port_in_015[3] => MemoriaFull_P:X0.port_in_15[3]
port_in_015[4] => MemoriaFull_P:X0.port_in_15[4]
port_in_015[5] => MemoriaFull_P:X0.port_in_15[5]
port_in_015[6] => MemoriaFull_P:X0.port_in_15[6]
port_in_015[7] => MemoriaFull_P:X0.port_in_15[7]
data_in1[0] => MemoriaFull_P:X0.data_in[0]
data_in1[1] => MemoriaFull_P:X0.data_in[1]
data_in1[2] => MemoriaFull_P:X0.data_in[2]
data_in1[3] => MemoriaFull_P:X0.data_in[3]
data_in1[4] => MemoriaFull_P:X0.data_in[4]
data_in1[5] => MemoriaFull_P:X0.data_in[5]
data_in1[6] => MemoriaFull_P:X0.data_in[6]
data_in1[7] => MemoriaFull_P:X0.data_in[7]
Display1[0] << BCD:Y0.F[0]
Display1[1] << BCD:Y0.F[1]
Display1[2] << BCD:Y0.F[2]
Display1[3] << BCD:Y0.F[3]
Display1[4] << BCD:Y0.F[4]
Display1[5] << BCD:Y0.F[5]
Display1[6] << BCD:Y0.F[6]
Display2[0] << BCD:Z0.F[0]
Display2[1] << BCD:Z0.F[1]
Display2[2] << BCD:Z0.F[2]
Display2[3] << BCD:Z0.F[3]
Display2[4] << BCD:Z0.F[4]
Display2[5] << BCD:Z0.F[5]
Display2[6] << BCD:Z0.F[6]
Display3[0] << BCD:Y1.F[0]
Display3[1] << BCD:Y1.F[1]
Display3[2] << BCD:Y1.F[2]
Display3[3] << BCD:Y1.F[3]
Display3[4] << BCD:Y1.F[4]
Display3[5] << BCD:Y1.F[5]
Display3[6] << BCD:Y1.F[6]
Display4[0] << BCD:Z1.F[0]
Display4[1] << BCD:Z1.F[1]
Display4[2] << BCD:Z1.F[2]
Display4[3] << BCD:Z1.F[3]
Display4[4] << BCD:Z1.F[4]
Display4[5] << BCD:Z1.F[5]
Display4[6] << BCD:Z1.F[6]


|Memory_Test|MemoriaFull_P:X0
address1[0] => LessThan0.IN16
address1[0] => LessThan1.IN16
address1[0] => LessThan2.IN16
address1[0] => LessThan3.IN16
address1[0] => ROM_P:ROM.address[0]
address1[0] => RAM_P:RAM.address[0]
address1[0] => PuertosOut_P:PUER.address[0]
address1[0] => Equal0.IN3
address1[0] => Equal1.IN7
address1[0] => Equal2.IN2
address1[0] => Equal3.IN7
address1[0] => Equal4.IN2
address1[0] => Equal5.IN7
address1[0] => Equal6.IN1
address1[0] => Equal7.IN7
address1[0] => Equal8.IN2
address1[0] => Equal9.IN7
address1[0] => Equal10.IN1
address1[0] => Equal11.IN7
address1[0] => Equal12.IN1
address1[0] => Equal13.IN7
address1[0] => Equal14.IN0
address1[0] => Equal15.IN7
address1[1] => LessThan0.IN15
address1[1] => LessThan1.IN15
address1[1] => LessThan2.IN15
address1[1] => LessThan3.IN15
address1[1] => ROM_P:ROM.address[1]
address1[1] => RAM_P:RAM.address[1]
address1[1] => PuertosOut_P:PUER.address[1]
address1[1] => Equal0.IN2
address1[1] => Equal1.IN2
address1[1] => Equal2.IN7
address1[1] => Equal3.IN6
address1[1] => Equal4.IN1
address1[1] => Equal5.IN1
address1[1] => Equal6.IN7
address1[1] => Equal7.IN6
address1[1] => Equal8.IN1
address1[1] => Equal9.IN1
address1[1] => Equal10.IN7
address1[1] => Equal11.IN6
address1[1] => Equal12.IN0
address1[1] => Equal13.IN0
address1[1] => Equal14.IN7
address1[1] => Equal15.IN6
address1[2] => LessThan0.IN14
address1[2] => LessThan1.IN14
address1[2] => LessThan2.IN14
address1[2] => LessThan3.IN14
address1[2] => ROM_P:ROM.address[2]
address1[2] => RAM_P:RAM.address[2]
address1[2] => PuertosOut_P:PUER.address[2]
address1[2] => Equal0.IN1
address1[2] => Equal1.IN1
address1[2] => Equal2.IN1
address1[2] => Equal3.IN1
address1[2] => Equal4.IN7
address1[2] => Equal5.IN6
address1[2] => Equal6.IN6
address1[2] => Equal7.IN5
address1[2] => Equal8.IN0
address1[2] => Equal9.IN0
address1[2] => Equal10.IN0
address1[2] => Equal11.IN0
address1[2] => Equal12.IN7
address1[2] => Equal13.IN6
address1[2] => Equal14.IN6
address1[2] => Equal15.IN5
address1[3] => LessThan0.IN13
address1[3] => LessThan1.IN13
address1[3] => LessThan2.IN13
address1[3] => LessThan3.IN13
address1[3] => ROM_P:ROM.address[3]
address1[3] => RAM_P:RAM.address[3]
address1[3] => PuertosOut_P:PUER.address[3]
address1[3] => Equal0.IN0
address1[3] => Equal1.IN0
address1[3] => Equal2.IN0
address1[3] => Equal3.IN0
address1[3] => Equal4.IN0
address1[3] => Equal5.IN0
address1[3] => Equal6.IN0
address1[3] => Equal7.IN0
address1[3] => Equal8.IN7
address1[3] => Equal9.IN6
address1[3] => Equal10.IN6
address1[3] => Equal11.IN5
address1[3] => Equal12.IN6
address1[3] => Equal13.IN5
address1[3] => Equal14.IN5
address1[3] => Equal15.IN4
address1[4] => LessThan0.IN12
address1[4] => LessThan1.IN12
address1[4] => LessThan2.IN12
address1[4] => LessThan3.IN12
address1[4] => ROM_P:ROM.address[4]
address1[4] => RAM_P:RAM.address[4]
address1[4] => PuertosOut_P:PUER.address[4]
address1[4] => Equal0.IN7
address1[4] => Equal1.IN6
address1[4] => Equal2.IN6
address1[4] => Equal3.IN5
address1[4] => Equal4.IN6
address1[4] => Equal5.IN5
address1[4] => Equal6.IN5
address1[4] => Equal7.IN4
address1[4] => Equal8.IN6
address1[4] => Equal9.IN5
address1[4] => Equal10.IN5
address1[4] => Equal11.IN4
address1[4] => Equal12.IN5
address1[4] => Equal13.IN4
address1[4] => Equal14.IN4
address1[4] => Equal15.IN3
address1[5] => LessThan0.IN11
address1[5] => LessThan1.IN11
address1[5] => LessThan2.IN11
address1[5] => LessThan3.IN11
address1[5] => ROM_P:ROM.address[5]
address1[5] => RAM_P:RAM.address[5]
address1[5] => PuertosOut_P:PUER.address[5]
address1[5] => Equal0.IN6
address1[5] => Equal1.IN5
address1[5] => Equal2.IN5
address1[5] => Equal3.IN4
address1[5] => Equal4.IN5
address1[5] => Equal5.IN4
address1[5] => Equal6.IN4
address1[5] => Equal7.IN3
address1[5] => Equal8.IN5
address1[5] => Equal9.IN4
address1[5] => Equal10.IN4
address1[5] => Equal11.IN3
address1[5] => Equal12.IN4
address1[5] => Equal13.IN3
address1[5] => Equal14.IN3
address1[5] => Equal15.IN2
address1[6] => LessThan0.IN10
address1[6] => LessThan1.IN10
address1[6] => LessThan2.IN10
address1[6] => LessThan3.IN10
address1[6] => ROM_P:ROM.address[6]
address1[6] => RAM_P:RAM.address[6]
address1[6] => PuertosOut_P:PUER.address[6]
address1[6] => Equal0.IN5
address1[6] => Equal1.IN4
address1[6] => Equal2.IN4
address1[6] => Equal3.IN3
address1[6] => Equal4.IN4
address1[6] => Equal5.IN3
address1[6] => Equal6.IN3
address1[6] => Equal7.IN2
address1[6] => Equal8.IN4
address1[6] => Equal9.IN3
address1[6] => Equal10.IN3
address1[6] => Equal11.IN2
address1[6] => Equal12.IN3
address1[6] => Equal13.IN2
address1[6] => Equal14.IN2
address1[6] => Equal15.IN1
address1[7] => LessThan0.IN9
address1[7] => LessThan1.IN9
address1[7] => LessThan2.IN9
address1[7] => LessThan3.IN9
address1[7] => ROM_P:ROM.address[7]
address1[7] => RAM_P:RAM.address[7]
address1[7] => PuertosOut_P:PUER.address[7]
address1[7] => Equal0.IN4
address1[7] => Equal1.IN3
address1[7] => Equal2.IN3
address1[7] => Equal3.IN2
address1[7] => Equal4.IN3
address1[7] => Equal5.IN2
address1[7] => Equal6.IN2
address1[7] => Equal7.IN1
address1[7] => Equal8.IN3
address1[7] => Equal9.IN2
address1[7] => Equal10.IN2
address1[7] => Equal11.IN1
address1[7] => Equal12.IN2
address1[7] => Equal13.IN1
address1[7] => Equal14.IN1
address1[7] => Equal15.IN0
port_in_00[0] => data_out.DATAB
port_in_00[1] => data_out.DATAB
port_in_00[2] => data_out.DATAB
port_in_00[3] => data_out.DATAB
port_in_00[4] => data_out.DATAB
port_in_00[5] => data_out.DATAB
port_in_00[6] => data_out.DATAB
port_in_00[7] => data_out.DATAB
port_in_01[0] => data_out.DATAB
port_in_01[1] => data_out.DATAB
port_in_01[2] => data_out.DATAB
port_in_01[3] => data_out.DATAB
port_in_01[4] => data_out.DATAB
port_in_01[5] => data_out.DATAB
port_in_01[6] => data_out.DATAB
port_in_01[7] => data_out.DATAB
port_in_02[0] => data_out.DATAB
port_in_02[1] => data_out.DATAB
port_in_02[2] => data_out.DATAB
port_in_02[3] => data_out.DATAB
port_in_02[4] => data_out.DATAB
port_in_02[5] => data_out.DATAB
port_in_02[6] => data_out.DATAB
port_in_02[7] => data_out.DATAB
port_in_03[0] => data_out.DATAB
port_in_03[1] => data_out.DATAB
port_in_03[2] => data_out.DATAB
port_in_03[3] => data_out.DATAB
port_in_03[4] => data_out.DATAB
port_in_03[5] => data_out.DATAB
port_in_03[6] => data_out.DATAB
port_in_03[7] => data_out.DATAB
port_in_04[0] => data_out.DATAB
port_in_04[1] => data_out.DATAB
port_in_04[2] => data_out.DATAB
port_in_04[3] => data_out.DATAB
port_in_04[4] => data_out.DATAB
port_in_04[5] => data_out.DATAB
port_in_04[6] => data_out.DATAB
port_in_04[7] => data_out.DATAB
port_in_05[0] => data_out.DATAB
port_in_05[1] => data_out.DATAB
port_in_05[2] => data_out.DATAB
port_in_05[3] => data_out.DATAB
port_in_05[4] => data_out.DATAB
port_in_05[5] => data_out.DATAB
port_in_05[6] => data_out.DATAB
port_in_05[7] => data_out.DATAB
port_in_06[0] => data_out.DATAB
port_in_06[1] => data_out.DATAB
port_in_06[2] => data_out.DATAB
port_in_06[3] => data_out.DATAB
port_in_06[4] => data_out.DATAB
port_in_06[5] => data_out.DATAB
port_in_06[6] => data_out.DATAB
port_in_06[7] => data_out.DATAB
port_in_07[0] => data_out.DATAB
port_in_07[1] => data_out.DATAB
port_in_07[2] => data_out.DATAB
port_in_07[3] => data_out.DATAB
port_in_07[4] => data_out.DATAB
port_in_07[5] => data_out.DATAB
port_in_07[6] => data_out.DATAB
port_in_07[7] => data_out.DATAB
port_in_08[0] => data_out.DATAB
port_in_08[1] => data_out.DATAB
port_in_08[2] => data_out.DATAB
port_in_08[3] => data_out.DATAB
port_in_08[4] => data_out.DATAB
port_in_08[5] => data_out.DATAB
port_in_08[6] => data_out.DATAB
port_in_08[7] => data_out.DATAB
port_in_09[0] => data_out.DATAB
port_in_09[1] => data_out.DATAB
port_in_09[2] => data_out.DATAB
port_in_09[3] => data_out.DATAB
port_in_09[4] => data_out.DATAB
port_in_09[5] => data_out.DATAB
port_in_09[6] => data_out.DATAB
port_in_09[7] => data_out.DATAB
port_in_10[0] => data_out.DATAB
port_in_10[1] => data_out.DATAB
port_in_10[2] => data_out.DATAB
port_in_10[3] => data_out.DATAB
port_in_10[4] => data_out.DATAB
port_in_10[5] => data_out.DATAB
port_in_10[6] => data_out.DATAB
port_in_10[7] => data_out.DATAB
port_in_11[0] => data_out.DATAB
port_in_11[1] => data_out.DATAB
port_in_11[2] => data_out.DATAB
port_in_11[3] => data_out.DATAB
port_in_11[4] => data_out.DATAB
port_in_11[5] => data_out.DATAB
port_in_11[6] => data_out.DATAB
port_in_11[7] => data_out.DATAB
port_in_12[0] => data_out.DATAB
port_in_12[1] => data_out.DATAB
port_in_12[2] => data_out.DATAB
port_in_12[3] => data_out.DATAB
port_in_12[4] => data_out.DATAB
port_in_12[5] => data_out.DATAB
port_in_12[6] => data_out.DATAB
port_in_12[7] => data_out.DATAB
port_in_13[0] => data_out.DATAB
port_in_13[1] => data_out.DATAB
port_in_13[2] => data_out.DATAB
port_in_13[3] => data_out.DATAB
port_in_13[4] => data_out.DATAB
port_in_13[5] => data_out.DATAB
port_in_13[6] => data_out.DATAB
port_in_13[7] => data_out.DATAB
port_in_14[0] => data_out.DATAB
port_in_14[1] => data_out.DATAB
port_in_14[2] => data_out.DATAB
port_in_14[3] => data_out.DATAB
port_in_14[4] => data_out.DATAB
port_in_14[5] => data_out.DATAB
port_in_14[6] => data_out.DATAB
port_in_14[7] => data_out.DATAB
port_in_15[0] => data_out.DATAB
port_in_15[1] => data_out.DATAB
port_in_15[2] => data_out.DATAB
port_in_15[3] => data_out.DATAB
port_in_15[4] => data_out.DATAB
port_in_15[5] => data_out.DATAB
port_in_15[6] => data_out.DATAB
port_in_15[7] => data_out.DATAB
data_in[0] => RAM_P:RAM.data_in[0]
data_in[0] => PuertosOut_P:PUER.data_in[0]
data_in[1] => RAM_P:RAM.data_in[1]
data_in[1] => PuertosOut_P:PUER.data_in[1]
data_in[2] => RAM_P:RAM.data_in[2]
data_in[2] => PuertosOut_P:PUER.data_in[2]
data_in[3] => RAM_P:RAM.data_in[3]
data_in[3] => PuertosOut_P:PUER.data_in[3]
data_in[4] => RAM_P:RAM.data_in[4]
data_in[4] => PuertosOut_P:PUER.data_in[4]
data_in[5] => RAM_P:RAM.data_in[5]
data_in[5] => PuertosOut_P:PUER.data_in[5]
data_in[6] => RAM_P:RAM.data_in[6]
data_in[6] => PuertosOut_P:PUER.data_in[6]
data_in[7] => RAM_P:RAM.data_in[7]
data_in[7] => PuertosOut_P:PUER.data_in[7]
writen => RAM_P:RAM.writen
writen => PuertosOut_P:PUER.writen
clock => ROM_P:ROM.clock
clock => RAM_P:RAM.clock
clock => PuertosOut_P:PUER.clock
reset => PuertosOut_P:PUER.reset
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
port_out_0[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
port_out_0[1] <= port_out_0[1].DB_MAX_OUTPUT_PORT_TYPE
port_out_0[2] <= port_out_0[2].DB_MAX_OUTPUT_PORT_TYPE
port_out_0[3] <= port_out_0[3].DB_MAX_OUTPUT_PORT_TYPE
port_out_0[4] <= port_out_0[4].DB_MAX_OUTPUT_PORT_TYPE
port_out_0[5] <= port_out_0[5].DB_MAX_OUTPUT_PORT_TYPE
port_out_0[6] <= port_out_0[6].DB_MAX_OUTPUT_PORT_TYPE
port_out_0[7] <= port_out_0[7].DB_MAX_OUTPUT_PORT_TYPE
port_out_1[0] <= PuertosOut_P:PUER.port_out_00[0]
port_out_1[1] <= PuertosOut_P:PUER.port_out_00[1]
port_out_1[2] <= PuertosOut_P:PUER.port_out_00[2]
port_out_1[3] <= PuertosOut_P:PUER.port_out_00[3]
port_out_1[4] <= PuertosOut_P:PUER.port_out_00[4]
port_out_1[5] <= PuertosOut_P:PUER.port_out_00[5]
port_out_1[6] <= PuertosOut_P:PUER.port_out_00[6]
port_out_1[7] <= PuertosOut_P:PUER.port_out_00[7]
port_out_2[0] <= PuertosOut_P:PUER.port_out_01[0]
port_out_2[1] <= PuertosOut_P:PUER.port_out_01[1]
port_out_2[2] <= PuertosOut_P:PUER.port_out_01[2]
port_out_2[3] <= PuertosOut_P:PUER.port_out_01[3]
port_out_2[4] <= PuertosOut_P:PUER.port_out_01[4]
port_out_2[5] <= PuertosOut_P:PUER.port_out_01[5]
port_out_2[6] <= PuertosOut_P:PUER.port_out_01[6]
port_out_2[7] <= PuertosOut_P:PUER.port_out_01[7]
port_out_3[0] <= PuertosOut_P:PUER.port_out_02[0]
port_out_3[1] <= PuertosOut_P:PUER.port_out_02[1]
port_out_3[2] <= PuertosOut_P:PUER.port_out_02[2]
port_out_3[3] <= PuertosOut_P:PUER.port_out_02[3]
port_out_3[4] <= PuertosOut_P:PUER.port_out_02[4]
port_out_3[5] <= PuertosOut_P:PUER.port_out_02[5]
port_out_3[6] <= PuertosOut_P:PUER.port_out_02[6]
port_out_3[7] <= PuertosOut_P:PUER.port_out_02[7]
port_out_4[0] <= PuertosOut_P:PUER.port_out_03[0]
port_out_4[1] <= PuertosOut_P:PUER.port_out_03[1]
port_out_4[2] <= PuertosOut_P:PUER.port_out_03[2]
port_out_4[3] <= PuertosOut_P:PUER.port_out_03[3]
port_out_4[4] <= PuertosOut_P:PUER.port_out_03[4]
port_out_4[5] <= PuertosOut_P:PUER.port_out_03[5]
port_out_4[6] <= PuertosOut_P:PUER.port_out_03[6]
port_out_4[7] <= PuertosOut_P:PUER.port_out_03[7]
port_out_5[0] <= PuertosOut_P:PUER.port_out_04[0]
port_out_5[1] <= PuertosOut_P:PUER.port_out_04[1]
port_out_5[2] <= PuertosOut_P:PUER.port_out_04[2]
port_out_5[3] <= PuertosOut_P:PUER.port_out_04[3]
port_out_5[4] <= PuertosOut_P:PUER.port_out_04[4]
port_out_5[5] <= PuertosOut_P:PUER.port_out_04[5]
port_out_5[6] <= PuertosOut_P:PUER.port_out_04[6]
port_out_5[7] <= PuertosOut_P:PUER.port_out_04[7]
port_out_6[0] <= PuertosOut_P:PUER.port_out_05[0]
port_out_6[1] <= PuertosOut_P:PUER.port_out_05[1]
port_out_6[2] <= PuertosOut_P:PUER.port_out_05[2]
port_out_6[3] <= PuertosOut_P:PUER.port_out_05[3]
port_out_6[4] <= PuertosOut_P:PUER.port_out_05[4]
port_out_6[5] <= PuertosOut_P:PUER.port_out_05[5]
port_out_6[6] <= PuertosOut_P:PUER.port_out_05[6]
port_out_6[7] <= PuertosOut_P:PUER.port_out_05[7]
port_out_7[0] <= PuertosOut_P:PUER.port_out_06[0]
port_out_7[1] <= PuertosOut_P:PUER.port_out_06[1]
port_out_7[2] <= PuertosOut_P:PUER.port_out_06[2]
port_out_7[3] <= PuertosOut_P:PUER.port_out_06[3]
port_out_7[4] <= PuertosOut_P:PUER.port_out_06[4]
port_out_7[5] <= PuertosOut_P:PUER.port_out_06[5]
port_out_7[6] <= PuertosOut_P:PUER.port_out_06[6]
port_out_7[7] <= PuertosOut_P:PUER.port_out_06[7]


|Memory_Test|MemoriaFull_P:X0|ROM_P:ROM
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
address[0] => Mux1.IN134
address[0] => Mux2.IN134
address[0] => Mux3.IN134
address[0] => Mux4.IN134
address[0] => Mux5.IN69
address[0] => Mux6.IN134
address[1] => Mux1.IN133
address[1] => Mux2.IN133
address[1] => Mux3.IN133
address[1] => Mux4.IN133
address[1] => Mux6.IN133
address[2] => Mux0.IN36
address[2] => Mux1.IN132
address[2] => Mux2.IN132
address[2] => Mux3.IN132
address[2] => Mux4.IN132
address[2] => Mux5.IN68
address[2] => Mux6.IN132
address[3] => Mux0.IN35
address[3] => Mux1.IN131
address[3] => Mux2.IN131
address[3] => Mux3.IN131
address[3] => Mux4.IN131
address[3] => Mux5.IN67
address[3] => Mux6.IN131
address[4] => Mux0.IN34
address[4] => Mux1.IN130
address[4] => Mux2.IN130
address[4] => Mux3.IN130
address[4] => Mux4.IN130
address[4] => Mux5.IN66
address[4] => Mux6.IN130
address[5] => Mux0.IN33
address[5] => Mux1.IN129
address[5] => Mux2.IN129
address[5] => Mux3.IN129
address[5] => Mux4.IN129
address[5] => Mux5.IN65
address[5] => Mux6.IN129
address[6] => Mux0.IN32
address[6] => Mux1.IN128
address[6] => Mux2.IN128
address[6] => Mux3.IN128
address[6] => Mux4.IN128
address[6] => Mux5.IN64
address[6] => Mux6.IN128
address[7] => ~NO_FANOUT~
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Memory_Test|MemoriaFull_P:X0|RAM_P:RAM
clock => RW~16.CLK
clock => RW~0.CLK
clock => RW~1.CLK
clock => RW~2.CLK
clock => RW~3.CLK
clock => RW~4.CLK
clock => RW~5.CLK
clock => RW~6.CLK
clock => RW~7.CLK
clock => RW~8.CLK
clock => RW~9.CLK
clock => RW~10.CLK
clock => RW~11.CLK
clock => RW~12.CLK
clock => RW~13.CLK
clock => RW~14.CLK
clock => RW~15.CLK
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => RW.CLK0
writen => MEMORY.IN1
writen => MEMORY.IN1
address[0] => LessThan0.IN16
address[0] => LessThan1.IN16
address[0] => RW~7.DATAIN
address[0] => RW.WADDR
address[0] => RW.RADDR
address[1] => LessThan0.IN15
address[1] => LessThan1.IN15
address[1] => RW~6.DATAIN
address[1] => RW.WADDR1
address[1] => RW.RADDR1
address[2] => LessThan0.IN14
address[2] => LessThan1.IN14
address[2] => RW~5.DATAIN
address[2] => RW.WADDR2
address[2] => RW.RADDR2
address[3] => LessThan0.IN13
address[3] => LessThan1.IN13
address[3] => RW~4.DATAIN
address[3] => RW.WADDR3
address[3] => RW.RADDR3
address[4] => LessThan0.IN12
address[4] => LessThan1.IN12
address[4] => RW~3.DATAIN
address[4] => RW.WADDR4
address[4] => RW.RADDR4
address[5] => LessThan0.IN11
address[5] => LessThan1.IN11
address[5] => RW~2.DATAIN
address[5] => RW.WADDR5
address[5] => RW.RADDR5
address[6] => LessThan0.IN10
address[6] => LessThan1.IN10
address[6] => RW~1.DATAIN
address[6] => RW.WADDR6
address[6] => RW.RADDR6
address[7] => LessThan0.IN9
address[7] => LessThan1.IN9
address[7] => RW~0.DATAIN
address[7] => RW.WADDR7
address[7] => RW.RADDR7
data_in[0] => RW~15.DATAIN
data_in[0] => RW.DATAIN
data_in[1] => RW~14.DATAIN
data_in[1] => RW.DATAIN1
data_in[2] => RW~13.DATAIN
data_in[2] => RW.DATAIN2
data_in[3] => RW~12.DATAIN
data_in[3] => RW.DATAIN3
data_in[4] => RW~11.DATAIN
data_in[4] => RW.DATAIN4
data_in[5] => RW~10.DATAIN
data_in[5] => RW.DATAIN5
data_in[6] => RW~9.DATAIN
data_in[6] => RW.DATAIN6
data_in[7] => RW~8.DATAIN
data_in[7] => RW.DATAIN7
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Memory_Test|MemoriaFull_P:X0|PuertosOut_P:PUER
clock => port_out_07[0]~reg0.CLK
clock => port_out_07[1]~reg0.CLK
clock => port_out_07[2]~reg0.CLK
clock => port_out_07[3]~reg0.CLK
clock => port_out_07[4]~reg0.CLK
clock => port_out_07[5]~reg0.CLK
clock => port_out_07[6]~reg0.CLK
clock => port_out_07[7]~reg0.CLK
clock => port_out_06[0]~reg0.CLK
clock => port_out_06[1]~reg0.CLK
clock => port_out_06[2]~reg0.CLK
clock => port_out_06[3]~reg0.CLK
clock => port_out_06[4]~reg0.CLK
clock => port_out_06[5]~reg0.CLK
clock => port_out_06[6]~reg0.CLK
clock => port_out_06[7]~reg0.CLK
clock => port_out_05[0]~reg0.CLK
clock => port_out_05[1]~reg0.CLK
clock => port_out_05[2]~reg0.CLK
clock => port_out_05[3]~reg0.CLK
clock => port_out_05[4]~reg0.CLK
clock => port_out_05[5]~reg0.CLK
clock => port_out_05[6]~reg0.CLK
clock => port_out_05[7]~reg0.CLK
clock => port_out_04[0]~reg0.CLK
clock => port_out_04[1]~reg0.CLK
clock => port_out_04[2]~reg0.CLK
clock => port_out_04[3]~reg0.CLK
clock => port_out_04[4]~reg0.CLK
clock => port_out_04[5]~reg0.CLK
clock => port_out_04[6]~reg0.CLK
clock => port_out_04[7]~reg0.CLK
clock => port_out_03[0]~reg0.CLK
clock => port_out_03[1]~reg0.CLK
clock => port_out_03[2]~reg0.CLK
clock => port_out_03[3]~reg0.CLK
clock => port_out_03[4]~reg0.CLK
clock => port_out_03[5]~reg0.CLK
clock => port_out_03[6]~reg0.CLK
clock => port_out_03[7]~reg0.CLK
clock => port_out_02[0]~reg0.CLK
clock => port_out_02[1]~reg0.CLK
clock => port_out_02[2]~reg0.CLK
clock => port_out_02[3]~reg0.CLK
clock => port_out_02[4]~reg0.CLK
clock => port_out_02[5]~reg0.CLK
clock => port_out_02[6]~reg0.CLK
clock => port_out_02[7]~reg0.CLK
clock => port_out_01[0]~reg0.CLK
clock => port_out_01[1]~reg0.CLK
clock => port_out_01[2]~reg0.CLK
clock => port_out_01[3]~reg0.CLK
clock => port_out_01[4]~reg0.CLK
clock => port_out_01[5]~reg0.CLK
clock => port_out_01[6]~reg0.CLK
clock => port_out_01[7]~reg0.CLK
clock => port_out_00[0]~reg0.CLK
clock => port_out_00[1]~reg0.CLK
clock => port_out_00[2]~reg0.CLK
clock => port_out_00[3]~reg0.CLK
clock => port_out_00[4]~reg0.CLK
clock => port_out_00[5]~reg0.CLK
clock => port_out_00[6]~reg0.CLK
clock => port_out_00[7]~reg0.CLK
writen => U3.IN1
writen => U4.IN1
writen => U5.IN1
writen => U6.IN1
writen => U7.IN1
writen => U8.IN1
writen => U9.IN1
writen => U10.IN1
reset => port_out_00[0]~reg0.ACLR
reset => port_out_00[1]~reg0.ACLR
reset => port_out_00[2]~reg0.ACLR
reset => port_out_00[3]~reg0.ACLR
reset => port_out_00[4]~reg0.ACLR
reset => port_out_00[5]~reg0.ACLR
reset => port_out_00[6]~reg0.ACLR
reset => port_out_00[7]~reg0.ACLR
reset => port_out_01[0]~reg0.ACLR
reset => port_out_01[1]~reg0.ACLR
reset => port_out_01[2]~reg0.ACLR
reset => port_out_01[3]~reg0.ACLR
reset => port_out_01[4]~reg0.ACLR
reset => port_out_01[5]~reg0.ACLR
reset => port_out_01[6]~reg0.ACLR
reset => port_out_01[7]~reg0.ACLR
reset => port_out_02[0]~reg0.ACLR
reset => port_out_02[1]~reg0.ACLR
reset => port_out_02[2]~reg0.ACLR
reset => port_out_02[3]~reg0.ACLR
reset => port_out_02[4]~reg0.ACLR
reset => port_out_02[5]~reg0.ACLR
reset => port_out_02[6]~reg0.ACLR
reset => port_out_02[7]~reg0.ACLR
reset => port_out_03[0]~reg0.ACLR
reset => port_out_03[1]~reg0.ACLR
reset => port_out_03[2]~reg0.ACLR
reset => port_out_03[3]~reg0.ACLR
reset => port_out_03[4]~reg0.ACLR
reset => port_out_03[5]~reg0.ACLR
reset => port_out_03[6]~reg0.ACLR
reset => port_out_03[7]~reg0.ACLR
reset => port_out_04[0]~reg0.ACLR
reset => port_out_04[1]~reg0.ACLR
reset => port_out_04[2]~reg0.ACLR
reset => port_out_04[3]~reg0.ACLR
reset => port_out_04[4]~reg0.ACLR
reset => port_out_04[5]~reg0.ACLR
reset => port_out_04[6]~reg0.ACLR
reset => port_out_04[7]~reg0.ACLR
reset => port_out_05[0]~reg0.ACLR
reset => port_out_05[1]~reg0.ACLR
reset => port_out_05[2]~reg0.ACLR
reset => port_out_05[3]~reg0.ACLR
reset => port_out_05[4]~reg0.ACLR
reset => port_out_05[5]~reg0.ACLR
reset => port_out_05[6]~reg0.ACLR
reset => port_out_05[7]~reg0.ACLR
reset => port_out_06[0]~reg0.ACLR
reset => port_out_06[1]~reg0.ACLR
reset => port_out_06[2]~reg0.ACLR
reset => port_out_06[3]~reg0.ACLR
reset => port_out_06[4]~reg0.ACLR
reset => port_out_06[5]~reg0.ACLR
reset => port_out_06[6]~reg0.ACLR
reset => port_out_06[7]~reg0.ACLR
reset => port_out_07[0]~reg0.ACLR
reset => port_out_07[1]~reg0.ACLR
reset => port_out_07[2]~reg0.ACLR
reset => port_out_07[3]~reg0.ACLR
reset => port_out_07[4]~reg0.ACLR
reset => port_out_07[5]~reg0.ACLR
reset => port_out_07[6]~reg0.ACLR
reset => port_out_07[7]~reg0.ACLR
address[0] => Equal0.IN15
address[0] => Equal1.IN15
address[0] => Equal2.IN15
address[0] => Equal3.IN15
address[0] => Equal4.IN15
address[0] => Equal5.IN15
address[0] => Equal6.IN15
address[0] => Equal7.IN15
address[1] => Equal0.IN14
address[1] => Equal1.IN14
address[1] => Equal2.IN14
address[1] => Equal3.IN14
address[1] => Equal4.IN14
address[1] => Equal5.IN14
address[1] => Equal6.IN14
address[1] => Equal7.IN14
address[2] => Equal0.IN13
address[2] => Equal1.IN13
address[2] => Equal2.IN13
address[2] => Equal3.IN13
address[2] => Equal4.IN13
address[2] => Equal5.IN13
address[2] => Equal6.IN13
address[2] => Equal7.IN13
address[3] => Equal0.IN12
address[3] => Equal1.IN12
address[3] => Equal2.IN12
address[3] => Equal3.IN12
address[3] => Equal4.IN12
address[3] => Equal5.IN12
address[3] => Equal6.IN12
address[3] => Equal7.IN12
address[4] => Equal0.IN11
address[4] => Equal1.IN11
address[4] => Equal2.IN11
address[4] => Equal3.IN11
address[4] => Equal4.IN11
address[4] => Equal5.IN11
address[4] => Equal6.IN11
address[4] => Equal7.IN11
address[5] => Equal0.IN10
address[5] => Equal1.IN10
address[5] => Equal2.IN10
address[5] => Equal3.IN10
address[5] => Equal4.IN10
address[5] => Equal5.IN10
address[5] => Equal6.IN10
address[5] => Equal7.IN10
address[6] => Equal0.IN9
address[6] => Equal1.IN9
address[6] => Equal2.IN9
address[6] => Equal3.IN9
address[6] => Equal4.IN9
address[6] => Equal5.IN9
address[6] => Equal6.IN9
address[6] => Equal7.IN9
address[7] => Equal0.IN8
address[7] => Equal1.IN8
address[7] => Equal2.IN8
address[7] => Equal3.IN8
address[7] => Equal4.IN8
address[7] => Equal5.IN8
address[7] => Equal6.IN8
address[7] => Equal7.IN8
data_in[0] => port_out_00[0]~reg0.DATAIN
data_in[0] => port_out_01[0]~reg0.DATAIN
data_in[0] => port_out_02[0]~reg0.DATAIN
data_in[0] => port_out_03[0]~reg0.DATAIN
data_in[0] => port_out_04[0]~reg0.DATAIN
data_in[0] => port_out_05[0]~reg0.DATAIN
data_in[0] => port_out_07[0]~reg0.DATAIN
data_in[0] => port_out_06[0]~reg0.DATAIN
data_in[1] => port_out_00[1]~reg0.DATAIN
data_in[1] => port_out_01[1]~reg0.DATAIN
data_in[1] => port_out_02[1]~reg0.DATAIN
data_in[1] => port_out_03[1]~reg0.DATAIN
data_in[1] => port_out_04[1]~reg0.DATAIN
data_in[1] => port_out_05[1]~reg0.DATAIN
data_in[1] => port_out_06[1]~reg0.DATAIN
data_in[1] => port_out_07[1]~reg0.DATAIN
data_in[2] => port_out_00[2]~reg0.DATAIN
data_in[2] => port_out_01[2]~reg0.DATAIN
data_in[2] => port_out_02[2]~reg0.DATAIN
data_in[2] => port_out_03[2]~reg0.DATAIN
data_in[2] => port_out_04[2]~reg0.DATAIN
data_in[2] => port_out_05[2]~reg0.DATAIN
data_in[2] => port_out_06[2]~reg0.DATAIN
data_in[2] => port_out_07[2]~reg0.DATAIN
data_in[3] => port_out_00[3]~reg0.DATAIN
data_in[3] => port_out_01[3]~reg0.DATAIN
data_in[3] => port_out_02[3]~reg0.DATAIN
data_in[3] => port_out_03[3]~reg0.DATAIN
data_in[3] => port_out_04[3]~reg0.DATAIN
data_in[3] => port_out_05[3]~reg0.DATAIN
data_in[3] => port_out_06[3]~reg0.DATAIN
data_in[3] => port_out_07[3]~reg0.DATAIN
data_in[4] => port_out_00[4]~reg0.DATAIN
data_in[4] => port_out_01[4]~reg0.DATAIN
data_in[4] => port_out_02[4]~reg0.DATAIN
data_in[4] => port_out_03[4]~reg0.DATAIN
data_in[4] => port_out_04[4]~reg0.DATAIN
data_in[4] => port_out_05[4]~reg0.DATAIN
data_in[4] => port_out_06[4]~reg0.DATAIN
data_in[4] => port_out_07[4]~reg0.DATAIN
data_in[5] => port_out_00[5]~reg0.DATAIN
data_in[5] => port_out_01[5]~reg0.DATAIN
data_in[5] => port_out_02[5]~reg0.DATAIN
data_in[5] => port_out_03[5]~reg0.DATAIN
data_in[5] => port_out_04[5]~reg0.DATAIN
data_in[5] => port_out_05[5]~reg0.DATAIN
data_in[5] => port_out_06[5]~reg0.DATAIN
data_in[5] => port_out_07[5]~reg0.DATAIN
data_in[6] => port_out_00[6]~reg0.DATAIN
data_in[6] => port_out_01[6]~reg0.DATAIN
data_in[6] => port_out_02[6]~reg0.DATAIN
data_in[6] => port_out_03[6]~reg0.DATAIN
data_in[6] => port_out_04[6]~reg0.DATAIN
data_in[6] => port_out_05[6]~reg0.DATAIN
data_in[6] => port_out_06[6]~reg0.DATAIN
data_in[6] => port_out_07[6]~reg0.DATAIN
data_in[7] => port_out_00[7]~reg0.DATAIN
data_in[7] => port_out_01[7]~reg0.DATAIN
data_in[7] => port_out_02[7]~reg0.DATAIN
data_in[7] => port_out_03[7]~reg0.DATAIN
data_in[7] => port_out_04[7]~reg0.DATAIN
data_in[7] => port_out_05[7]~reg0.DATAIN
data_in[7] => port_out_06[7]~reg0.DATAIN
data_in[7] => port_out_07[7]~reg0.DATAIN
port_out_00[0] <= port_out_00[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_00[1] <= port_out_00[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_00[2] <= port_out_00[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_00[3] <= port_out_00[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_00[4] <= port_out_00[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_00[5] <= port_out_00[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_00[6] <= port_out_00[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_00[7] <= port_out_00[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_01[0] <= port_out_01[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_01[1] <= port_out_01[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_01[2] <= port_out_01[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_01[3] <= port_out_01[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_01[4] <= port_out_01[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_01[5] <= port_out_01[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_01[6] <= port_out_01[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_01[7] <= port_out_01[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_02[0] <= port_out_02[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_02[1] <= port_out_02[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_02[2] <= port_out_02[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_02[3] <= port_out_02[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_02[4] <= port_out_02[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_02[5] <= port_out_02[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_02[6] <= port_out_02[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_02[7] <= port_out_02[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_03[0] <= port_out_03[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_03[1] <= port_out_03[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_03[2] <= port_out_03[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_03[3] <= port_out_03[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_03[4] <= port_out_03[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_03[5] <= port_out_03[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_03[6] <= port_out_03[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_03[7] <= port_out_03[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_04[0] <= port_out_04[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_04[1] <= port_out_04[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_04[2] <= port_out_04[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_04[3] <= port_out_04[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_04[4] <= port_out_04[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_04[5] <= port_out_04[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_04[6] <= port_out_04[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_04[7] <= port_out_04[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_05[0] <= port_out_05[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_05[1] <= port_out_05[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_05[2] <= port_out_05[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_05[3] <= port_out_05[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_05[4] <= port_out_05[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_05[5] <= port_out_05[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_05[6] <= port_out_05[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_05[7] <= port_out_05[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_06[0] <= port_out_06[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_06[1] <= port_out_06[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_06[2] <= port_out_06[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_06[3] <= port_out_06[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_06[4] <= port_out_06[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_06[5] <= port_out_06[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_06[6] <= port_out_06[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_06[7] <= port_out_06[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_07[0] <= port_out_07[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_07[1] <= port_out_07[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_07[2] <= port_out_07[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_07[3] <= port_out_07[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_07[4] <= port_out_07[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_07[5] <= port_out_07[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_07[6] <= port_out_07[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_07[7] <= port_out_07[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Memory_Test|BCD:Y0
A => Mux0.IN16
A => Mux1.IN16
A => Mux2.IN16
A => Mux3.IN16
A => Mux4.IN16
A => Mux5.IN16
A => Mux6.IN16
B => Mux0.IN17
B => Mux1.IN17
B => Mux2.IN17
B => Mux3.IN17
B => Mux4.IN17
B => Mux5.IN17
B => Mux6.IN17
C => Mux0.IN18
C => Mux1.IN18
C => Mux2.IN18
C => Mux3.IN18
C => Mux4.IN18
C => Mux5.IN18
C => Mux6.IN18
D => Mux0.IN19
D => Mux1.IN19
D => Mux2.IN19
D => Mux3.IN19
D => Mux4.IN19
D => Mux5.IN19
D => Mux6.IN19
F[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Memory_Test|BCD:Z0
A => Mux0.IN16
A => Mux1.IN16
A => Mux2.IN16
A => Mux3.IN16
A => Mux4.IN16
A => Mux5.IN16
A => Mux6.IN16
B => Mux0.IN17
B => Mux1.IN17
B => Mux2.IN17
B => Mux3.IN17
B => Mux4.IN17
B => Mux5.IN17
B => Mux6.IN17
C => Mux0.IN18
C => Mux1.IN18
C => Mux2.IN18
C => Mux3.IN18
C => Mux4.IN18
C => Mux5.IN18
C => Mux6.IN18
D => Mux0.IN19
D => Mux1.IN19
D => Mux2.IN19
D => Mux3.IN19
D => Mux4.IN19
D => Mux5.IN19
D => Mux6.IN19
F[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Memory_Test|BCD:Y1
A => Mux0.IN16
A => Mux1.IN16
A => Mux2.IN16
A => Mux3.IN16
A => Mux4.IN16
A => Mux5.IN16
A => Mux6.IN16
B => Mux0.IN17
B => Mux1.IN17
B => Mux2.IN17
B => Mux3.IN17
B => Mux4.IN17
B => Mux5.IN17
B => Mux6.IN17
C => Mux0.IN18
C => Mux1.IN18
C => Mux2.IN18
C => Mux3.IN18
C => Mux4.IN18
C => Mux5.IN18
C => Mux6.IN18
D => Mux0.IN19
D => Mux1.IN19
D => Mux2.IN19
D => Mux3.IN19
D => Mux4.IN19
D => Mux5.IN19
D => Mux6.IN19
F[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Memory_Test|BCD:Z1
A => Mux0.IN16
A => Mux1.IN16
A => Mux2.IN16
A => Mux3.IN16
A => Mux4.IN16
A => Mux5.IN16
A => Mux6.IN16
B => Mux0.IN17
B => Mux1.IN17
B => Mux2.IN17
B => Mux3.IN17
B => Mux4.IN17
B => Mux5.IN17
B => Mux6.IN17
C => Mux0.IN18
C => Mux1.IN18
C => Mux2.IN18
C => Mux3.IN18
C => Mux4.IN18
C => Mux5.IN18
C => Mux6.IN18
D => Mux0.IN19
D => Mux1.IN19
D => Mux2.IN19
D => Mux3.IN19
D => Mux4.IN19
D => Mux5.IN19
D => Mux6.IN19
F[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


