--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_FC_V2.twx CNC2_FC_V2.ncd -o CNC2_FC_V2.twr CNC2_FC_V2.pcf -ucf
CNC2_FC_V2.ucf

Design file:              CNC2_FC_V2.ncd
Physical constraint file: CNC2_FC_V2.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 321133303 paths analyzed, 23717 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.940ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMA (SLICE_X26Y47.CE), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMA (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.789ns (Levels of Logic = 5)
  Clock Path Skew:      1.729ns (1.257 - -0.472)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y53.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X45Y45.A4      net (fanout=19)       2.066   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X45Y45.A       Tilo                  0.259   CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT154
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X41Y41.B6      net (fanout=10)       0.603   AddressDecoderCS0n
    SLICE_X41Y41.B       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_PosFbk_7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Mmux_XY2_Select1
    SLICE_X33Y44.A5      net (fanout=26)       0.840   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Select
    SLICE_X33Y44.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_TotalCount<1>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/Mmux_m_DDACmdLoad31
    SLICE_X27Y51.A1      net (fanout=4)        1.963   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/m_DDACmdLoad<2>
    SLICE_X27Y51.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X10Y55.B3      net (fanout=7)        2.731   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X10Y55.BMUX    Tilo                  0.261   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_CopyEndADDR<4>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X26Y47.CE      net (fanout=6)        3.594   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X26Y47.CLK     Tceck                 0.304   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMD_O
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     13.789ns (1.992ns logic, 11.797ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_5 (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMA (RAM)
  Requirement:          25.000ns
  Data Path Delay:      13.540ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.366 - 0.394)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_5 to CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y41.BQ      Tcko                  0.408   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<7>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_5
    SLICE_X31Y41.A1      net (fanout=2)        1.665   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<5>
    SLICE_X31Y41.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall11
    SLICE_X31Y41.B2      net (fanout=21)       0.766   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall1
    SLICE_X31Y41.B       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_rise<7>1
    SLICE_X27Y51.A5      net (fanout=86)       3.034   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_CLK_rise
    SLICE_X27Y51.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X10Y55.B3      net (fanout=7)        2.731   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X10Y55.BMUX    Tilo                  0.261   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_CopyEndADDR<4>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X26Y47.CE      net (fanout=6)        3.594   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X26Y47.CLK     Tceck                 0.304   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMD_O
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     13.540ns (1.750ns logic, 11.790ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_6 (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMA (RAM)
  Requirement:          25.000ns
  Data Path Delay:      12.613ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.366 - 0.394)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_6 to CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y41.CQ      Tcko                  0.408   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<7>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_6
    SLICE_X31Y41.A3      net (fanout=2)        0.738   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<6>
    SLICE_X31Y41.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall11
    SLICE_X31Y41.B2      net (fanout=21)       0.766   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall1
    SLICE_X31Y41.B       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_rise<7>1
    SLICE_X27Y51.A5      net (fanout=86)       3.034   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_CLK_rise
    SLICE_X27Y51.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X10Y55.B3      net (fanout=7)        2.731   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X10Y55.BMUX    Tilo                  0.261   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_CopyEndADDR<4>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X26Y47.CE      net (fanout=6)        3.594   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X26Y47.CLK     Tceck                 0.304   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMD_O
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     12.613ns (1.750ns logic, 10.863ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMB (SLICE_X26Y47.CE), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMB (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.789ns (Levels of Logic = 5)
  Clock Path Skew:      1.729ns (1.257 - -0.472)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y53.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X45Y45.A4      net (fanout=19)       2.066   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X45Y45.A       Tilo                  0.259   CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT154
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X41Y41.B6      net (fanout=10)       0.603   AddressDecoderCS0n
    SLICE_X41Y41.B       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_PosFbk_7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Mmux_XY2_Select1
    SLICE_X33Y44.A5      net (fanout=26)       0.840   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Select
    SLICE_X33Y44.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_TotalCount<1>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/Mmux_m_DDACmdLoad31
    SLICE_X27Y51.A1      net (fanout=4)        1.963   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/m_DDACmdLoad<2>
    SLICE_X27Y51.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X10Y55.B3      net (fanout=7)        2.731   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X10Y55.BMUX    Tilo                  0.261   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_CopyEndADDR<4>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X26Y47.CE      net (fanout=6)        3.594   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X26Y47.CLK     Tceck                 0.304   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMD_O
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     13.789ns (1.992ns logic, 11.797ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_5 (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMB (RAM)
  Requirement:          25.000ns
  Data Path Delay:      13.540ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.366 - 0.394)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_5 to CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y41.BQ      Tcko                  0.408   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<7>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_5
    SLICE_X31Y41.A1      net (fanout=2)        1.665   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<5>
    SLICE_X31Y41.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall11
    SLICE_X31Y41.B2      net (fanout=21)       0.766   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall1
    SLICE_X31Y41.B       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_rise<7>1
    SLICE_X27Y51.A5      net (fanout=86)       3.034   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_CLK_rise
    SLICE_X27Y51.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X10Y55.B3      net (fanout=7)        2.731   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X10Y55.BMUX    Tilo                  0.261   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_CopyEndADDR<4>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X26Y47.CE      net (fanout=6)        3.594   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X26Y47.CLK     Tceck                 0.304   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMD_O
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     13.540ns (1.750ns logic, 11.790ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_6 (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMB (RAM)
  Requirement:          25.000ns
  Data Path Delay:      12.613ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.366 - 0.394)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_6 to CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y41.CQ      Tcko                  0.408   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<7>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_6
    SLICE_X31Y41.A3      net (fanout=2)        0.738   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<6>
    SLICE_X31Y41.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall11
    SLICE_X31Y41.B2      net (fanout=21)       0.766   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall1
    SLICE_X31Y41.B       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_rise<7>1
    SLICE_X27Y51.A5      net (fanout=86)       3.034   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_CLK_rise
    SLICE_X27Y51.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X10Y55.B3      net (fanout=7)        2.731   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X10Y55.BMUX    Tilo                  0.261   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_CopyEndADDR<4>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X26Y47.CE      net (fanout=6)        3.594   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X26Y47.CLK     Tceck                 0.304   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMD_O
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     12.613ns (1.750ns logic, 10.863ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMC (SLICE_X26Y47.CE), 25 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.789ns (Levels of Logic = 5)
  Clock Path Skew:      1.729ns (1.257 - -0.472)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y53.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X45Y45.A4      net (fanout=19)       2.066   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X45Y45.A       Tilo                  0.259   CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT154
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X41Y41.B6      net (fanout=10)       0.603   AddressDecoderCS0n
    SLICE_X41Y41.B       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_PosFbk_7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Mmux_XY2_Select1
    SLICE_X33Y44.A5      net (fanout=26)       0.840   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Select
    SLICE_X33Y44.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_TotalCount<1>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/Mmux_m_DDACmdLoad31
    SLICE_X27Y51.A1      net (fanout=4)        1.963   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/m_DDACmdLoad<2>
    SLICE_X27Y51.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X10Y55.B3      net (fanout=7)        2.731   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X10Y55.BMUX    Tilo                  0.261   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_CopyEndADDR<4>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X26Y47.CE      net (fanout=6)        3.594   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X26Y47.CLK     Tceck                 0.304   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMD_O
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     13.789ns (1.992ns logic, 11.797ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_5 (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMC (RAM)
  Requirement:          25.000ns
  Data Path Delay:      13.540ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.366 - 0.394)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_5 to CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y41.BQ      Tcko                  0.408   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<7>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_5
    SLICE_X31Y41.A1      net (fanout=2)        1.665   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<5>
    SLICE_X31Y41.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall11
    SLICE_X31Y41.B2      net (fanout=21)       0.766   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall1
    SLICE_X31Y41.B       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_rise<7>1
    SLICE_X27Y51.A5      net (fanout=86)       3.034   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_CLK_rise
    SLICE_X27Y51.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X10Y55.B3      net (fanout=7)        2.731   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X10Y55.BMUX    Tilo                  0.261   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_CopyEndADDR<4>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X26Y47.CE      net (fanout=6)        3.594   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X26Y47.CLK     Tceck                 0.304   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMD_O
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     13.540ns (1.750ns logic, 11.790ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_6 (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMC (RAM)
  Requirement:          25.000ns
  Data Path Delay:      12.613ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.366 - 0.394)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_6 to CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y41.CQ      Tcko                  0.408   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<7>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter_6
    SLICE_X31Y41.A3      net (fanout=2)        0.738   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_ClkClockCounter<6>
    SLICE_X31Y41.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall11
    SLICE_X31Y41.B2      net (fanout=21)       0.766   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_fall1
    SLICE_X31Y41.B       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_FS
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_Controller1/m_CLK_rise<7>1
    SLICE_X27Y51.A5      net (fanout=86)       3.034   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/XY2_CLK_rise
    SLICE_X27Y51.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X10Y55.B3      net (fanout=7)        2.731   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X10Y55.BMUX    Tilo                  0.261   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_CopyEndADDR<4>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X26Y47.CE      net (fanout=6)        3.594   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl1
    SLICE_X26Y47.CLK     Tceck                 0.304   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMD_O
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram34_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     12.613ns (1.750ns logic, 10.863ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_2 (SLICE_X41Y39.B6), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.148ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.922ns (Levels of Logic = 2)
  Clock Path Skew:      1.364ns (1.101 - -0.263)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y53.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X45Y38.A6      net (fanout=19)       1.111   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X45Y38.A       Tilo                  0.156   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<3>
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X41Y39.B6      net (fanout=16)       0.242   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X41Y39.CLK     Tah         (-Th)    -0.215   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<5>
                                                       CNC2_FC_V2/ibus_DataIn<2>LogicTrst1
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_2
    -------------------------------------------------  ---------------------------
    Total                                      1.922ns (0.569ns logic, 1.353ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.783ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.553ns (Levels of Logic = 2)
  Clock Path Skew:      1.360ns (1.101 - -0.259)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y38.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X45Y38.A5      net (fanout=3)        1.742   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X45Y38.A       Tilo                  0.156   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<3>
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X41Y39.B6      net (fanout=16)       0.242   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X41Y39.CLK     Tah         (-Th)    -0.215   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<5>
                                                       CNC2_FC_V2/ibus_DataIn<2>LogicTrst1
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_2
    -------------------------------------------------  ---------------------------
    Total                                      2.553ns (0.569ns logic, 1.984ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_3 (SLICE_X41Y39.A5), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.203ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.977ns (Levels of Logic = 2)
  Clock Path Skew:      1.364ns (1.101 - -0.263)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y53.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X45Y38.A6      net (fanout=19)       1.111   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X45Y38.A       Tilo                  0.156   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<3>
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X41Y39.A5      net (fanout=16)       0.297   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X41Y39.CLK     Tah         (-Th)    -0.215   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<5>
                                                       CNC2_FC_V2/ibus_DataIn<3>LogicTrst1
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_3
    -------------------------------------------------  ---------------------------
    Total                                      1.977ns (0.569ns logic, 1.408ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.838ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.608ns (Levels of Logic = 2)
  Clock Path Skew:      1.360ns (1.101 - -0.259)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y38.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X45Y38.A5      net (fanout=3)        1.742   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X45Y38.A       Tilo                  0.156   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOffDelay<3>
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X41Y39.A5      net (fanout=16)       0.297   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X41Y39.CLK     Tah         (-Th)    -0.215   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay<5>
                                                       CNC2_FC_V2/ibus_DataIn<3>LogicTrst1
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_LaserOnDelay_3
    -------------------------------------------------  ---------------------------
    Total                                      2.608ns (0.569ns logic, 2.039ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/LocalBusBridge_1/m_ibus_RD (SLICE_X44Y44.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.208ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_V2/LocalBusBridge_1/m_ibus_RD (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.022ns (Levels of Logic = 2)
  Clock Path Skew:      1.404ns (1.141 - -0.263)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_V2/LocalBusBridge_1/m_ibus_RD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y53.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X45Y45.A4      net (fanout=19)       1.247   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X45Y45.A       Tilo                  0.156   CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT154
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X44Y44.B4      net (fanout=10)       0.231   AddressDecoderCS0n
    SLICE_X44Y44.CLK     Tah         (-Th)    -0.190   CNC2_FC_V2/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_FC_V2/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_11_o1
                                                       CNC2_FC_V2/LocalBusBridge_1/m_ibus_RD
    -------------------------------------------------  ---------------------------
    Total                                      2.022ns (0.544ns logic, 1.478ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y2.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 871568 paths analyzed, 19656 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.494ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count_3 (SLICE_X24Y65.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.856ns (Levels of Logic = 2)
  Clock Path Skew:      -2.228ns (-0.309 - 1.919)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y22.DQ      Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X9Y52.A1       net (fanout=1184)     4.850   startup_reset
    SLICE_X9Y52.A        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/Reset_OR_DriverANDClockEnable
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_614_o1
    SLICE_X17Y47.C3      net (fanout=7)        1.207   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_614_o
    SLICE_X17Y47.C       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB1_2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X24Y65.SR      net (fanout=15)       2.549   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X24Y65.CLK     Trck                  0.285   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count_3
    -------------------------------------------------  ---------------------------
    Total                                      9.856ns (1.250ns logic, 8.606ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.037ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y66.BQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1
    SLICE_X9Y50.C1       net (fanout=69)       5.187   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1
    SLICE_X9Y50.CMUX     Tilo                  0.313   SRI_RTS_0_OBUF
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv_SW0
    SLICE_X17Y47.C1      net (fanout=1)        1.053   N1270
    SLICE_X17Y47.C       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB1_2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X24Y65.SR      net (fanout=15)       2.549   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X24Y65.CLK     Trck                  0.285   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count_3
    -------------------------------------------------  ---------------------------
    Total                                     10.037ns (1.248ns logic, 8.789ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      8.948ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.373 - 0.379)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y57.AQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd1
    SLICE_X9Y52.A6       net (fanout=37)       3.998   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd1
    SLICE_X9Y52.A        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/Reset_OR_DriverANDClockEnable
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_614_o1
    SLICE_X17Y47.C3      net (fanout=7)        1.207   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_614_o
    SLICE_X17Y47.C       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB1_2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X24Y65.SR      net (fanout=15)       2.549   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X24Y65.CLK     Trck                  0.285   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count_3
    -------------------------------------------------  ---------------------------
    Total                                      8.948ns (1.194ns logic, 7.754ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_State (SLICE_X25Y64.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_State (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.825ns (Levels of Logic = 2)
  Clock Path Skew:      -2.227ns (-0.308 - 1.919)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_State
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y22.DQ      Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X9Y52.A1       net (fanout=1184)     4.850   startup_reset
    SLICE_X9Y52.A        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/Reset_OR_DriverANDClockEnable
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_614_o1
    SLICE_X17Y47.C3      net (fanout=7)        1.207   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_614_o
    SLICE_X17Y47.C       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB1_2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X25Y64.SR      net (fanout=15)       2.536   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X25Y64.CLK     Trck                  0.267   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_State
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_State
    -------------------------------------------------  ---------------------------
    Total                                      9.825ns (1.232ns logic, 8.593ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_State (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.006ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.156 - 0.163)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_State
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y66.BQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1
    SLICE_X9Y50.C1       net (fanout=69)       5.187   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1
    SLICE_X9Y50.CMUX     Tilo                  0.313   SRI_RTS_0_OBUF
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv_SW0
    SLICE_X17Y47.C1      net (fanout=1)        1.053   N1270
    SLICE_X17Y47.C       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB1_2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X25Y64.SR      net (fanout=15)       2.536   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X25Y64.CLK     Trck                  0.267   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_State
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_State
    -------------------------------------------------  ---------------------------
    Total                                     10.006ns (1.230ns logic, 8.776ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_State (FF)
  Requirement:          12.500ns
  Data Path Delay:      8.917ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.374 - 0.379)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_State
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y57.AQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd1
    SLICE_X9Y52.A6       net (fanout=37)       3.998   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd1
    SLICE_X9Y52.A        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/Reset_OR_DriverANDClockEnable
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_614_o1
    SLICE_X17Y47.C3      net (fanout=7)        1.207   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_614_o
    SLICE_X17Y47.C       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB1_2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X25Y64.SR      net (fanout=15)       2.536   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X25Y64.CLK     Trck                  0.267   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_State
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_State
    -------------------------------------------------  ---------------------------
    Total                                      8.917ns (1.176ns logic, 7.741ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count_2 (SLICE_X24Y65.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.766ns (Levels of Logic = 2)
  Clock Path Skew:      -2.228ns (-0.309 - 1.919)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y22.DQ      Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X9Y52.A1       net (fanout=1184)     4.850   startup_reset
    SLICE_X9Y52.A        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/Reset_OR_DriverANDClockEnable
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_614_o1
    SLICE_X17Y47.C3      net (fanout=7)        1.207   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_614_o
    SLICE_X17Y47.C       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB1_2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X24Y65.SR      net (fanout=15)       2.549   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X24Y65.CLK     Trck                  0.195   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count_2
    -------------------------------------------------  ---------------------------
    Total                                      9.766ns (1.160ns logic, 8.606ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.947ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y66.BQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1
    SLICE_X9Y50.C1       net (fanout=69)       5.187   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd1
    SLICE_X9Y50.CMUX     Tilo                  0.313   SRI_RTS_0_OBUF
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv_SW0
    SLICE_X17Y47.C1      net (fanout=1)        1.053   N1270
    SLICE_X17Y47.C       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB1_2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X24Y65.SR      net (fanout=15)       2.549   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X24Y65.CLK     Trck                  0.195   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count_2
    -------------------------------------------------  ---------------------------
    Total                                      9.947ns (1.158ns logic, 8.789ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      8.858ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.373 - 0.379)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y57.AQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd1
    SLICE_X9Y52.A6       net (fanout=37)       3.998   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_State_FSM_FFd1
    SLICE_X9Y52.A        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/Reset_OR_DriverANDClockEnable
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_614_o1
    SLICE_X17Y47.C3      net (fanout=7)        1.207   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_614_o
    SLICE_X17Y47.C       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_ADDRB1_2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X24Y65.SR      net (fanout=15)       2.549   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X24Y65.CLK     Trck                  0.195   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count<2>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_Count_2
    -------------------------------------------------  ---------------------------
    Total                                      8.858ns (1.104ns logic, 7.754ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3 (SLICE_X12Y56.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y56.CQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2
    SLICE_X12Y56.DX      net (fanout=3)        0.131   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<2>
    SLICE_X12Y56.CLK     Tckdi       (-Th)    -0.048   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3 (SLICE_X20Y34.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y34.CQ      Tcko                  0.200   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_2
    SLICE_X20Y34.DX      net (fanout=3)        0.137   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<2>
    SLICE_X20Y34.CLK     Tckdi       (-Th)    -0.048   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_3
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RealScanTime_8 (SLICE_X32Y22.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.394ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_iCLK_Counter_8 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RealScanTime_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.033 - 0.031)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_iCLK_Counter_8 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RealScanTime_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y22.AQ      Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_iCLK_Counter<11>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_iCLK_Counter_8
    SLICE_X32Y22.AX      net (fanout=3)        0.150   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_iCLK_Counter<8>
    SLICE_X32Y22.CLK     Tckdi       (-Th)    -0.048   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RealScanTime<11>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_RealScanTime_8
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.246ns logic, 0.150ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X1Y20.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X1Y20.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X1Y16.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.165ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X15Y43.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.165ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y22.DQ      Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X15Y43.A3      net (fanout=1184)     4.362   startup_reset
    SLICE_X15Y43.A       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X15Y43.SR      net (fanout=2)        0.817   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X15Y43.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.165ns (0.986ns logic, 5.179ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.585ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y38.BQ      Tcko                  0.408   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X15Y43.A5      net (fanout=2)        0.821   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X15Y43.A       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X15Y43.SR      net (fanout=2)        0.817   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X15Y43.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.585ns (0.947ns logic, 1.638ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X15Y43.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.070ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.430ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y22.DQ      Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X15Y43.A3      net (fanout=1184)     4.362   startup_reset
    SLICE_X15Y43.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X15Y43.CLK     net (fanout=2)        0.308   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      5.430ns (0.760ns logic, 4.670ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.650ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      1.850ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y38.BQ      Tcko                  0.408   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X15Y43.A5      net (fanout=2)        0.821   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X15Y43.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X15Y43.CLK     net (fanout=2)        0.308   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      1.850ns (0.721ns logic, 1.129ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X15Y43.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.411ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y38.BQ      Tcko                  0.200   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X15Y43.A5      net (fanout=2)        0.477   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X15Y43.A       Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X15Y43.SR      net (fanout=2)        0.423   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X15Y43.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.411ns (0.511ns logic, 0.900ns route)
                                                       (36.2% logic, 63.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.759ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.759ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y22.DQ      Tcko                  0.234   startup_reset
                                                       startup_reset
    SLICE_X15Y43.A3      net (fanout=1184)     2.791   startup_reset
    SLICE_X15Y43.A       Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X15Y43.SR      net (fanout=2)        0.423   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X15Y43.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.759ns (0.545ns logic, 3.214ns route)
                                                       (14.5% logic, 85.5% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X15Y43.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.045ns (data path)
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.045ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y38.BQ      Tcko                  0.200   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X15Y43.A5      net (fanout=2)        0.477   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X15Y43.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X15Y43.CLK     net (fanout=2)        0.165   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      1.045ns (0.403ns logic, 0.642ns route)
                                                       (38.6% logic, 61.4% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X15Y43.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.393ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      3.393ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y22.DQ      Tcko                  0.234   startup_reset
                                                       startup_reset
    SLICE_X15Y43.A3      net (fanout=1184)     2.791   startup_reset
    SLICE_X15Y43.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X15Y43.CLK     net (fanout=2)        0.165   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      3.393ns (0.437ns logic, 2.956ns route)
                                                       (12.9% logic, 87.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.309ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X13Y44.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.309ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y22.DQ      Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X12Y44.A4      net (fanout=1184)     4.557   startup_reset
    SLICE_X12Y44.A       Tilo                  0.205   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_C_1
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X13Y44.SR      net (fanout=2)        0.820   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X13Y44.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.309ns (0.932ns logic, 5.377ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.858ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y38.DQ      Tcko                  0.408   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X12Y44.A2      net (fanout=2)        1.145   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X12Y44.A       Tilo                  0.205   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_C_1
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X13Y44.SR      net (fanout=2)        0.820   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X13Y44.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.858ns (0.893ns logic, 1.965ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X13Y44.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.743ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.757ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y22.DQ      Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X12Y44.A4      net (fanout=1184)     4.557   startup_reset
    SLICE_X12Y44.AMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_C_1
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X13Y44.CLK     net (fanout=2)        0.502   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      5.757ns (0.698ns logic, 5.059ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.194ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.306ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y38.DQ      Tcko                  0.408   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X12Y44.A2      net (fanout=2)        1.145   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X12Y44.AMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_C_1
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X13Y44.CLK     net (fanout=2)        0.502   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      2.306ns (0.659ns logic, 1.647ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X13Y44.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.626ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.626ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y38.DQ      Tcko                  0.200   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X12Y44.A2      net (fanout=2)        0.703   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X12Y44.A       Tilo                  0.142   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_C_1
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X13Y44.SR      net (fanout=2)        0.426   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X13Y44.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.626ns (0.497ns logic, 1.129ns route)
                                                       (30.6% logic, 69.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.836ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.836ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y22.DQ      Tcko                  0.234   startup_reset
                                                       startup_reset
    SLICE_X12Y44.A4      net (fanout=1184)     2.879   startup_reset
    SLICE_X12Y44.A       Tilo                  0.142   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_C_1
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X13Y44.SR      net (fanout=2)        0.426   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X13Y44.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.836ns (0.531ns logic, 3.305ns route)
                                                       (13.8% logic, 86.2% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X13Y44.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.387ns (data path)
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.387ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y38.DQ      Tcko                  0.200   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X12Y44.A2      net (fanout=2)        0.703   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X12Y44.AMUX    Tilo                  0.183   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_C_1
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X13Y44.CLK     net (fanout=2)        0.301   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      1.387ns (0.383ns logic, 1.004ns route)
                                                       (27.6% logic, 72.4% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X13Y44.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.597ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      3.597ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y22.DQ      Tcko                  0.234   startup_reset
                                                       startup_reset
    SLICE_X12Y44.A4      net (fanout=1184)     2.879   startup_reset
    SLICE_X12Y44.AMUX    Tilo                  0.183   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_C_1
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X13Y44.CLK     net (fanout=2)        0.301   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      3.597ns (0.417ns logic, 3.180ns route)
                                                       (11.6% logic, 88.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.960ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X15Y22.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.960ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y22.DQ      Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X16Y19.A3      net (fanout=1184)     2.739   startup_reset
    SLICE_X16Y19.A       Tilo                  0.205   N1701
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X15Y22.SR      net (fanout=2)        1.289   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X15Y22.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.960ns (0.932ns logic, 4.028ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.392ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y10.BQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X16Y19.A2      net (fanout=2)        1.227   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X16Y19.A       Tilo                  0.205   N1701
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X15Y22.SR      net (fanout=2)        1.289   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X15Y22.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.392ns (0.876ns logic, 2.516ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X15Y22.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.374ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.126ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y22.DQ      Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X16Y19.A3      net (fanout=1184)     2.739   startup_reset
    SLICE_X16Y19.AMUX    Tilo                  0.251   N1701
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X15Y22.CLK     net (fanout=2)        0.689   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      4.126ns (0.698ns logic, 3.428ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.942ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.558ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y10.BQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X16Y19.A2      net (fanout=2)        1.227   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X16Y19.AMUX    Tilo                  0.251   N1701
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X15Y22.CLK     net (fanout=2)        0.689   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      2.558ns (0.642ns logic, 1.916ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X15Y22.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.991ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.991ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y10.BQ      Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X16Y19.A2      net (fanout=2)        0.734   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X16Y19.A       Tilo                  0.142   N1701
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X15Y22.SR      net (fanout=2)        0.762   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X15Y22.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.991ns (0.495ns logic, 1.496ns route)
                                                       (24.9% logic, 75.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.059ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y22.DQ      Tcko                  0.234   startup_reset
                                                       startup_reset
    SLICE_X16Y19.A3      net (fanout=1184)     1.766   startup_reset
    SLICE_X16Y19.A       Tilo                  0.142   N1701
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X15Y22.SR      net (fanout=2)        0.762   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X15Y22.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.059ns (0.531ns logic, 2.528ns route)
                                                       (17.4% logic, 82.6% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X15Y22.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.459ns (data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.459ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y10.BQ      Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X16Y19.A2      net (fanout=2)        0.734   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X16Y19.AMUX    Tilo                  0.183   N1701
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X15Y22.CLK     net (fanout=2)        0.344   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      1.459ns (0.381ns logic, 1.078ns route)
                                                       (26.1% logic, 73.9% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X15Y22.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.527ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      2.527ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y22.DQ      Tcko                  0.234   startup_reset
                                                       startup_reset
    SLICE_X16Y19.A3      net (fanout=1184)     1.766   startup_reset
    SLICE_X16Y19.AMUX    Tilo                  0.183   N1701
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X15Y22.CLK     net (fanout=2)        0.344   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      2.527ns (0.417ns logic, 2.110ns route)
                                                       (16.5% logic, 83.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.351ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X17Y24.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    8.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.351ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y22.DQ      Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X16Y21.B1      net (fanout=1184)     2.688   startup_reset
    SLICE_X16Y21.B       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X17Y24.SR      net (fanout=2)        0.731   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X17Y24.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.351ns (0.932ns logic, 3.419ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.886ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y10.DQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X16Y21.B4      net (fanout=2)        1.279   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X16Y21.B       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X17Y24.SR      net (fanout=2)        0.731   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X17Y24.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.886ns (0.876ns logic, 2.010ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X17Y24.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.450ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.050ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y22.DQ      Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X16Y21.B1      net (fanout=1184)     2.688   startup_reset
    SLICE_X16Y21.BMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X17Y24.CLK     net (fanout=2)        0.664   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      4.050ns (0.698ns logic, 3.352ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.915ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.585ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y10.DQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X16Y21.B4      net (fanout=2)        1.279   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X16Y21.BMUX    Tilo                  0.251   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X17Y24.CLK     net (fanout=2)        0.664   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      2.585ns (0.642ns logic, 1.943ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X17Y24.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.601ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.601ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y10.DQ      Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X16Y21.B4      net (fanout=2)        0.714   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X16Y21.B       Tilo                  0.142   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X17Y24.SR      net (fanout=2)        0.392   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X17Y24.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.601ns (0.495ns logic, 1.106ns route)
                                                       (30.9% logic, 69.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.667ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.667ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y22.DQ      Tcko                  0.234   startup_reset
                                                       startup_reset
    SLICE_X16Y21.B1      net (fanout=1184)     1.744   startup_reset
    SLICE_X16Y21.B       Tilo                  0.142   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X17Y24.SR      net (fanout=2)        0.392   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X17Y24.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.667ns (0.531ns logic, 2.136ns route)
                                                       (19.9% logic, 80.1% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X17Y24.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.441ns (data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.441ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y10.DQ      Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X16Y21.B4      net (fanout=2)        0.714   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X16Y21.BMUX    Tilo                  0.183   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X17Y24.CLK     net (fanout=2)        0.346   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      1.441ns (0.381ns logic, 1.060ns route)
                                                       (26.4% logic, 73.6% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X17Y24.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.507ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      2.507ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y22.DQ      Tcko                  0.234   startup_reset
                                                       startup_reset
    SLICE_X16Y21.B1      net (fanout=1184)     1.744   startup_reset
    SLICE_X16Y21.BMUX    Tilo                  0.183   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X17Y24.CLK     net (fanout=2)        0.346   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      2.507ns (0.417ns logic, 2.090ns route)
                                                       (16.6% logic, 83.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.926ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X26Y58.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.926ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y22.DQ      Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X27Y61.A3      net (fanout=1184)     5.385   startup_reset
    SLICE_X27Y61.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X26Y58.SR      net (fanout=2)        0.606   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X26Y58.CLK     Trck                  0.229   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.926ns (0.935ns logic, 5.991ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.496ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y57.BQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X27Y61.A2      net (fanout=2)        1.011   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X27Y61.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X26Y58.SR      net (fanout=2)        0.606   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X26Y58.CLK     Trck                  0.229   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.496ns (0.879ns logic, 1.617ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X26Y58.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.694ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.806ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y22.DQ      Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X27Y61.A3      net (fanout=1184)     5.385   startup_reset
    SLICE_X27Y61.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X26Y58.CLK     net (fanout=2)        0.661   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      6.806ns (0.760ns logic, 6.046ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.124ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.376ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y57.BQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X27Y61.A2      net (fanout=2)        1.011   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X27Y61.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X26Y58.CLK     net (fanout=2)        0.661   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      2.376ns (0.704ns logic, 1.672ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X26Y58.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.359ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.359ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y57.BQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X27Y61.A2      net (fanout=2)        0.605   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X27Y61.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X26Y58.SR      net (fanout=2)        0.306   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X26Y58.CLK     Tremck      (-Th)    -0.094   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.359ns (0.448ns logic, 0.911ns route)
                                                       (33.0% logic, 67.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.229ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.229ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y22.DQ      Tcko                  0.234   startup_reset
                                                       startup_reset
    SLICE_X27Y61.A3      net (fanout=1184)     3.439   startup_reset
    SLICE_X27Y61.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X26Y58.SR      net (fanout=2)        0.306   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    SLICE_X26Y58.CLK     Tremck      (-Th)    -0.094   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.229ns (0.484ns logic, 3.745ns route)
                                                       (11.4% logic, 88.6% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X26Y58.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.384ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.384ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y57.BQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X27Y61.A2      net (fanout=2)        0.605   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X27Y61.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X26Y58.CLK     net (fanout=2)        0.378   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      1.384ns (0.401ns logic, 0.983ns route)
                                                       (29.0% logic, 71.0% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X26Y58.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.254ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      4.254ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y22.DQ      Tcko                  0.234   startup_reset
                                                       startup_reset
    SLICE_X27Y61.A3      net (fanout=1184)     3.439   startup_reset
    SLICE_X27Y61.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o1
    SLICE_X26Y58.CLK     net (fanout=2)        0.378   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_705_o
    -------------------------------------------------  ---------------------------
    Total                                      4.254ns (0.437ns logic, 3.817ns route)
                                                       (10.3% logic, 89.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.697ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X26Y54.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.803ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.697ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y22.DQ      Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X25Y54.B5      net (fanout=1184)     4.437   startup_reset
    SLICE_X25Y54.BMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1Count<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X26Y54.CLK     net (fanout=2)        0.500   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      5.697ns (0.760ns logic, 4.937ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.546ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      1.954ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y57.DQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X25Y54.B3      net (fanout=2)        0.750   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X25Y54.BMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1Count<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X26Y54.CLK     net (fanout=2)        0.500   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      1.954ns (0.704ns logic, 1.250ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X26Y54.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.686ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y22.DQ      Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X25Y54.B5      net (fanout=1184)     4.437   startup_reset
    SLICE_X25Y54.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1Count<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X26Y54.SR      net (fanout=2)        0.314   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X26Y54.CLK     Trck                  0.229   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.686ns (0.935ns logic, 4.751ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      1.943ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y57.DQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X25Y54.B3      net (fanout=2)        0.750   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X25Y54.B       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1Count<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X26Y54.SR      net (fanout=2)        0.314   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X26Y54.CLK     Trck                  0.229   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.943ns (0.879ns logic, 1.064ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X26Y54.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.028ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y57.DQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X25Y54.B3      net (fanout=2)        0.453   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X25Y54.B       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1Count<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X26Y54.SR      net (fanout=2)        0.127   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X26Y54.CLK     Tremck      (-Th)    -0.094   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.028ns (0.448ns logic, 0.580ns route)
                                                       (43.6% logic, 56.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.440ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y22.DQ      Tcko                  0.234   startup_reset
                                                       startup_reset
    SLICE_X25Y54.B5      net (fanout=1184)     2.829   startup_reset
    SLICE_X25Y54.B       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1Count<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X26Y54.SR      net (fanout=2)        0.127   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    SLICE_X26Y54.CLK     Tremck      (-Th)    -0.094   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.440ns (0.484ns logic, 2.956ns route)
                                                       (14.1% logic, 85.9% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X26Y54.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.132ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.132ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y57.DQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X25Y54.B3      net (fanout=2)        0.453   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X25Y54.BMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1Count<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X26Y54.CLK     net (fanout=2)        0.278   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      1.132ns (0.401ns logic, 0.731ns route)
                                                       (35.4% logic, 64.6% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X26Y54.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.544ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      3.544ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y22.DQ      Tcko                  0.234   startup_reset
                                                       startup_reset
    SLICE_X25Y54.B5      net (fanout=1184)     2.829   startup_reset
    SLICE_X25Y54.BMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1Count<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o1
    SLICE_X26Y54.CLK     net (fanout=2)        0.278   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_703_o
    -------------------------------------------------  ---------------------------
    Total                                      3.544ns (0.437ns logic, 3.107ns route)
                                                       (12.3% logic, 87.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 33 paths analyzed, 33 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.801ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_9 (SLICE_X36Y47.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.199ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iMPG_DI<1> (PAD)
  Destination:          CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_9 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.162ns (Levels of Logic = 3)
  Clock Path Delay:     2.386ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iMPG_DI<1> to CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A5.I                 Tiopi                 1.310   iMPG_DI<1>
                                                       iMPG_DI<1>
                                                       iMPG_DI_1_IBUF
                                                       ProtoComp379.IMUX.27
    SLICE_X36Y47.C4      net (fanout=1)        6.928   iMPG_DI_1_IBUF
    SLICE_X36Y47.C       Tilo                  0.205   CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut<9>
                                                       CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1617
    SLICE_X36Y47.D3      net (fanout=1)        0.378   CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1617
    SLICE_X36Y47.CLK     Tas                   0.341   CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut<9>
                                                       CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1618
                                                       CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_9
    -------------------------------------------------  ---------------------------
    Total                                      9.162ns (1.856ns logic, 7.306ns route)
                                                       (20.3% logic, 79.7% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp379.IMUX.22
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X36Y47.CLK     net (fanout=1002)     0.807   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.386ns (1.323ns logic, 1.063ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_12 (SLICE_X41Y45.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.442ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iMPG_DI<4> (PAD)
  Destination:          CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_12 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      8.935ns (Levels of Logic = 3)
  Clock Path Delay:     2.402ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iMPG_DI<4> to CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A6.I                 Tiopi                 1.310   iMPG_DI<4>
                                                       iMPG_DI<4>
                                                       iMPG_DI_4_IBUF
                                                       ProtoComp379.IMUX.30
    SLICE_X41Y45.B3      net (fanout=1)        6.749   iMPG_DI_4_IBUF
    SLICE_X41Y45.B       Tilo                  0.259   CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut<14>
                                                       CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT417
    SLICE_X41Y45.C4      net (fanout=1)        0.295   CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT416
    SLICE_X41Y45.CLK     Tas                   0.322   CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut<14>
                                                       CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT418
                                                       CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_12
    -------------------------------------------------  ---------------------------
    Total                                      8.935ns (1.891ns logic, 7.044ns route)
                                                       (21.2% logic, 78.8% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp379.IMUX.22
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X41Y45.CLK     net (fanout=1002)     0.823   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.402ns (1.323ns logic, 1.079ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_10 (SLICE_X37Y45.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.845ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iMPG_DI<2> (PAD)
  Destination:          CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_10 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      8.514ns (Levels of Logic = 3)
  Clock Path Delay:     2.384ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iMPG_DI<2> to CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B5.I                 Tiopi                 1.310   iMPG_DI<2>
                                                       iMPG_DI<2>
                                                       iMPG_DI_2_IBUF
                                                       ProtoComp379.IMUX.28
    SLICE_X37Y45.B3      net (fanout=1)        6.436   iMPG_DI_2_IBUF
    SLICE_X37Y45.B       Tilo                  0.259   CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut<10>
                                                       CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT217
    SLICE_X37Y45.A5      net (fanout=1)        0.187   CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT217
    SLICE_X37Y45.CLK     Tas                   0.322   CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut<10>
                                                       CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT218
                                                       CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_10
    -------------------------------------------------  ---------------------------
    Total                                      8.514ns (1.891ns logic, 6.623ns route)
                                                       (22.2% logic, 77.8% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp379.IMUX.22
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X37Y45.CLK     net (fanout=1002)     0.805   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.384ns (1.323ns logic, 1.061ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0 (SLICE_X32Y3.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               svo_enc_a<1> (PAD)
  Destination:          CNC2_FC_V2/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.261ns (Levels of Logic = 2)
  Clock Path Delay:     3.231ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: svo_enc_a<1> to CNC2_FC_V2/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M7.I                 Tiopi                 1.126   svo_enc_a<1>
                                                       svo_enc_a<1>
                                                       svo_enc_a_1_IBUF
                                                       ProtoComp379.IMUX.14
    SLICE_X32Y3.A3       net (fanout=1)        1.855   svo_enc_a_1_IBUF
    SLICE_X32Y3.CLK      Tah         (-Th)    -0.280   CNC2_FC_V2/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack<3>
                                                       svo_enc_a_1_IBUF_rt
                                                       CNC2_FC_V2/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.261ns (1.406ns logic, 1.855ns route)
                                                       (43.1% logic, 56.9% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/Encoder_Partition_1/G1.Channel[1].Receiver/FilterQA/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp379.IMUX.22
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X32Y3.CLK      net (fanout=1002)     1.063   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.231ns (1.519ns logic, 1.712ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/Encoder_Partition_1/G1.Channel[1].IndexTriggerFilter/m_stack_0 (SLICE_X36Y5.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.052ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               svo_enc_index<1> (PAD)
  Destination:          CNC2_FC_V2/Encoder_Partition_1/G1.Channel[1].IndexTriggerFilter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.321ns (Levels of Logic = 2)
  Clock Path Delay:     3.244ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: svo_enc_index<1> to CNC2_FC_V2/Encoder_Partition_1/G1.Channel[1].IndexTriggerFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T8.I                 Tiopi                 1.126   svo_enc_index<1>
                                                       svo_enc_index<1>
                                                       svo_enc_index_1_IBUF
                                                       ProtoComp379.IMUX.47
    SLICE_X36Y5.A3       net (fanout=1)        1.915   svo_enc_index_1_IBUF
    SLICE_X36Y5.CLK      Tah         (-Th)    -0.280   CNC2_FC_V2/Encoder_Partition_1/G1.Channel[1].IndexTriggerFilter/m_stack<3>
                                                       svo_enc_index_1_IBUF_rt
                                                       CNC2_FC_V2/Encoder_Partition_1/G1.Channel[1].IndexTriggerFilter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.321ns (1.406ns logic, 1.915ns route)
                                                       (42.3% logic, 57.7% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/Encoder_Partition_1/G1.Channel[1].IndexTriggerFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp379.IMUX.22
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X36Y5.CLK      net (fanout=1002)     1.076   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.244ns (1.519ns logic, 1.725ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQB/m_stack_0 (SLICE_X21Y2.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               svo_enc_b<0> (PAD)
  Destination:          CNC2_FC_V2/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQB/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.416ns (Levels of Logic = 1)
  Clock Path Delay:     3.282ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: svo_enc_b<0> to CNC2_FC_V2/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQB/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N6.I                 Tiopi                 1.126   svo_enc_b<0>
                                                       svo_enc_b<0>
                                                       svo_enc_b_0_IBUF
                                                       ProtoComp379.IMUX.17
    SLICE_X21Y2.AX       net (fanout=1)        2.242   svo_enc_b_0_IBUF
    SLICE_X21Y2.CLK      Tckdi       (-Th)    -0.048   CNC2_FC_V2/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQB/m_stack<3>
                                                       CNC2_FC_V2/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQB/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.416ns (1.174ns logic, 2.242ns route)
                                                       (34.4% logic, 65.6% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQB/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp379.IMUX.22
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X21Y2.CLK      net (fanout=1002)     1.114   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.282ns (1.519ns logic, 1.763ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 575 paths analyzed, 29 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  15.233ns.
--------------------------------------------------------------------------------

Paths for end point oLaser2 (L13.PAD), 258 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.767ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_8 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.918ns (Levels of Logic = 6)
  Clock Path Delay:     3.290ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp379.IMUX.22
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X44Y33.CLK     net (fanout=1002)     1.122   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.290ns (1.519ns logic, 1.771ns route)
                                                       (46.2% logic, 53.8% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_8 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y33.AQ      Tcko                  0.408   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<12>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_8
    SLICE_X47Y36.C4      net (fanout=3)        1.138   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<8>
    SLICE_X47Y36.C       Tilo                  0.259   CNC2_FC_V2/LocalBusBridge_1/m_last_ibus_WE
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>2
    SLICE_X47Y36.A2      net (fanout=1)        0.437   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>1
    SLICE_X47Y36.A       Tilo                  0.259   CNC2_FC_V2/LocalBusBridge_1/m_last_ibus_WE
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>3
    SLICE_X53Y39.C2      net (fanout=36)       1.790   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208
    SLICE_X53Y39.C       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer<15>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X49Y39.D3      net (fanout=39)       0.931   oLaserOn_OBUF
    SLICE_X49Y39.D       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_PosFbk_15
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X49Y39.C6      net (fanout=1)        0.118   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X49Y39.C       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_PosFbk_15
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        3.420   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     11.918ns (4.084ns logic, 7.834ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.037ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_3 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.648ns (Levels of Logic = 6)
  Clock Path Delay:     3.290ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp379.IMUX.22
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X44Y33.CLK     net (fanout=1002)     1.122   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.290ns (1.519ns logic, 1.771ns route)
                                                       (46.2% logic, 53.8% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_3 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y33.AMUX    Tshcko                0.455   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<12>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_3
    SLICE_X47Y36.B3      net (fanout=3)        1.071   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<3>
    SLICE_X47Y36.B       Tilo                  0.259   CNC2_FC_V2/LocalBusBridge_1/m_last_ibus_WE
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>1
    SLICE_X47Y36.A5      net (fanout=1)        0.187   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>
    SLICE_X47Y36.A       Tilo                  0.259   CNC2_FC_V2/LocalBusBridge_1/m_last_ibus_WE
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>3
    SLICE_X53Y39.C2      net (fanout=36)       1.790   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208
    SLICE_X53Y39.C       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer<15>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X49Y39.D3      net (fanout=39)       0.931   oLaserOn_OBUF
    SLICE_X49Y39.D       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_PosFbk_15
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X49Y39.C6      net (fanout=1)        0.118   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X49Y39.C       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_PosFbk_15
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        3.420   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     11.648ns (4.131ns logic, 7.517ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.047ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_11 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.638ns (Levels of Logic = 6)
  Clock Path Delay:     3.290ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp379.IMUX.22
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X44Y33.CLK     net (fanout=1002)     1.122   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.290ns (1.519ns logic, 1.771ns route)
                                                       (46.2% logic, 53.8% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_11 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y33.CQ      Tcko                  0.408   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<12>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_11
    SLICE_X47Y36.C5      net (fanout=3)        0.858   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<11>
    SLICE_X47Y36.C       Tilo                  0.259   CNC2_FC_V2/LocalBusBridge_1/m_last_ibus_WE
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>2
    SLICE_X47Y36.A2      net (fanout=1)        0.437   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>1
    SLICE_X47Y36.A       Tilo                  0.259   CNC2_FC_V2/LocalBusBridge_1/m_last_ibus_WE
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>3
    SLICE_X53Y39.C2      net (fanout=36)       1.790   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208
    SLICE_X53Y39.C       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer<15>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X49Y39.D3      net (fanout=39)       0.931   oLaserOn_OBUF
    SLICE_X49Y39.D       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_PosFbk_15
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X49Y39.C6      net (fanout=1)        0.118   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X49Y39.C       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_PosFbk_15
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        3.420   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     11.638ns (4.084ns logic, 7.554ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point oLaser1 (K12.PAD), 181 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.043ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_8 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.642ns (Levels of Logic = 5)
  Clock Path Delay:     3.290ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp379.IMUX.22
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X44Y33.CLK     net (fanout=1002)     1.122   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.290ns (1.519ns logic, 1.771ns route)
                                                       (46.2% logic, 53.8% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_8 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y33.AQ      Tcko                  0.408   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<12>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_8
    SLICE_X47Y36.C4      net (fanout=3)        1.138   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<8>
    SLICE_X47Y36.C       Tilo                  0.259   CNC2_FC_V2/LocalBusBridge_1/m_last_ibus_WE
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>2
    SLICE_X47Y36.A2      net (fanout=1)        0.437   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>1
    SLICE_X47Y36.A       Tilo                  0.259   CNC2_FC_V2/LocalBusBridge_1/m_last_ibus_WE
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>3
    SLICE_X53Y39.C2      net (fanout=36)       1.790   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208
    SLICE_X53Y39.C       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer<15>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X48Y43.CX      net (fanout=39)       1.397   oLaserOn_OBUF
    SLICE_X48Y43.CMUX    Tcxc                  0.163   N1821
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        2.151   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     10.642ns (3.729ns logic, 6.913ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.313ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_3 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.372ns (Levels of Logic = 5)
  Clock Path Delay:     3.290ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp379.IMUX.22
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X44Y33.CLK     net (fanout=1002)     1.122   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.290ns (1.519ns logic, 1.771ns route)
                                                       (46.2% logic, 53.8% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_3 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y33.AMUX    Tshcko                0.455   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<12>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_3
    SLICE_X47Y36.B3      net (fanout=3)        1.071   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<3>
    SLICE_X47Y36.B       Tilo                  0.259   CNC2_FC_V2/LocalBusBridge_1/m_last_ibus_WE
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>1
    SLICE_X47Y36.A5      net (fanout=1)        0.187   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>
    SLICE_X47Y36.A       Tilo                  0.259   CNC2_FC_V2/LocalBusBridge_1/m_last_ibus_WE
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>3
    SLICE_X53Y39.C2      net (fanout=36)       1.790   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208
    SLICE_X53Y39.C       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer<15>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X48Y43.CX      net (fanout=39)       1.397   oLaserOn_OBUF
    SLICE_X48Y43.CMUX    Tcxc                  0.163   N1821
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        2.151   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     10.372ns (3.776ns logic, 6.596ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.323ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_11 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.362ns (Levels of Logic = 5)
  Clock Path Delay:     3.290ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp379.IMUX.22
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X44Y33.CLK     net (fanout=1002)     1.122   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.290ns (1.519ns logic, 1.771ns route)
                                                       (46.2% logic, 53.8% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_11 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y33.CQ      Tcko                  0.408   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<12>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData_11
    SLICE_X47Y36.C5      net (fanout=3)        0.858   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[0].LatchData1/m_LatchData<11>
    SLICE_X47Y36.C       Tilo                  0.259   CNC2_FC_V2/LocalBusBridge_1/m_last_ibus_WE
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>2
    SLICE_X47Y36.A2      net (fanout=1)        0.437   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>1
    SLICE_X47Y36.A       Tilo                  0.259   CNC2_FC_V2/LocalBusBridge_1/m_last_ibus_WE
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208<15>3
    SLICE_X53Y39.C2      net (fanout=36)       1.790   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/_n0208
    SLICE_X53Y39.C       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer<15>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X48Y43.CX      net (fanout=39)       1.397   oLaserOn_OBUF
    SLICE_X48Y43.CMUX    Tcxc                  0.163   N1821
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        2.151   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     10.362ns (3.729ns logic, 6.633ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point svo_on (P12.PAD), 18 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.762ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5 (FF)
  Destination:          svo_on (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.886ns (Levels of Logic = 4)
  Clock Path Delay:     3.327ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp379.IMUX.22
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X52Y37.CLK     net (fanout=1002)     1.159   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.327ns (1.519ns logic, 1.808ns route)
                                                       (45.7% logic, 54.3% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5 to svo_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y37.BQ      Tcko                  0.408   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<7>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_5
    SLICE_X52Y35.A5      net (fanout=2)        0.736   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<5>
    SLICE_X52Y35.A       Tilo                  0.205   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X53Y39.A4      net (fanout=1)        0.753   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X53Y39.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer<15>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X47Y35.D3      net (fanout=43)       1.484   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X47Y35.D       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LatchPulsePeriod_3
                                                       CNC2_FC_V2/DDA_Partition_1/DDA_ServoOn1
    P12.O                net (fanout=1)        3.401   svo_on_OBUF
    P12.PAD              Tioop                 2.381   svo_on
                                                       svo_on_OBUF
                                                       svo_on
    -------------------------------------------------  ---------------------------
    Total                                      9.886ns (3.512ns logic, 6.374ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.875ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 (FF)
  Destination:          svo_on (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.771ns (Levels of Logic = 4)
  Clock Path Delay:     3.329ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp379.IMUX.22
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X52Y36.CLK     net (fanout=1002)     1.161   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.329ns (1.519ns logic, 1.810ns route)
                                                       (45.6% logic, 54.4% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 to svo_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y36.AQ      Tcko                  0.408   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    SLICE_X52Y35.A1      net (fanout=2)        0.621   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<0>
    SLICE_X52Y35.A       Tilo                  0.205   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X53Y39.A4      net (fanout=1)        0.753   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X53Y39.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer<15>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X47Y35.D3      net (fanout=43)       1.484   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X47Y35.D       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LatchPulsePeriod_3
                                                       CNC2_FC_V2/DDA_Partition_1/DDA_ServoOn1
    P12.O                net (fanout=1)        3.401   svo_on_OBUF
    P12.PAD              Tioop                 2.381   svo_on
                                                       svo_on_OBUF
                                                       svo_on
    -------------------------------------------------  ---------------------------
    Total                                      9.771ns (3.512ns logic, 6.259ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.929ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3 (FF)
  Destination:          svo_on (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.717ns (Levels of Logic = 4)
  Clock Path Delay:     3.329ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp379.IMUX.22
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X52Y36.CLK     net (fanout=1002)     1.161   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.329ns (1.519ns logic, 1.810ns route)
                                                       (45.6% logic, 54.4% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3 to svo_on
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y36.DQ      Tcko                  0.408   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_3
    SLICE_X52Y35.A2      net (fanout=2)        0.567   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
    SLICE_X52Y35.A       Tilo                  0.205   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X53Y39.A4      net (fanout=1)        0.753   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X53Y39.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer<15>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X47Y35.D3      net (fanout=43)       1.484   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X47Y35.D       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LatchPulsePeriod_3
                                                       CNC2_FC_V2/DDA_Partition_1/DDA_ServoOn1
    P12.O                net (fanout=1)        3.401   svo_on_OBUF
    P12.PAD              Tioop                 2.381   svo_on
                                                       svo_on_OBUF
                                                       svo_on
    -------------------------------------------------  ---------------------------
    Total                                      9.717ns (3.512ns logic, 6.205ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point SRI_TX<2> (K1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.173ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<2> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.040ns (Levels of Logic = 1)
  Clock Path Delay:     0.533ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp379.IMUX.22
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X15Y28.CLK     net (fanout=1145)     0.614   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.533ns (-1.839ns logic, 2.372ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y28.AQ      Tcko                  0.198   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    K1.O                 net (fanout=1)        1.446   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    K1.PAD               Tioop                 1.396   SRI_TX<2>
                                                       SRI_TX_2_OBUF
                                                       SRI_TX<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.040ns (1.594ns logic, 1.446ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------

Paths for end point SRI_TX<0> (E1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.031ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.994ns (Levels of Logic = 1)
  Clock Path Delay:     0.437ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp379.IMUX.22
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X25Y51.CLK     net (fanout=1145)     0.518   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.437ns (-1.839ns logic, 2.276ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y51.AQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    E1.O                 net (fanout=1)        2.400   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    E1.PAD               Tioop                 1.396   SRI_TX<0>
                                                       SRI_TX_0_OBUF
                                                       SRI_TX<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.994ns (1.594ns logic, 2.400ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Paths for end point oXY2_DAT<1> (K11.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.055ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].XY2_Shift1/m_ShiftBuffer_19 (FF)
  Destination:          oXY2_DAT<1> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      2.528ns (Levels of Logic = 1)
  Clock Path Delay:     1.552ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].XY2_Shift1/m_ShiftBuffer_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp379.IMUX.22
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.149   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X51Y39.CLK     net (fanout=1002)     0.581   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.552ns (0.822ns logic, 0.730ns route)
                                                       (53.0% logic, 47.0% route)

  Minimum Data Path at Fast Process Corner: CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].XY2_Shift1/m_ShiftBuffer_19 to oXY2_DAT<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y39.AQ      Tcko                  0.198   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].XY2_Shift1/m_ShiftBuffer<19>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].XY2_Shift1/m_ShiftBuffer_19
    K11.O                net (fanout=1)        0.934   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[1].XY2_Shift1/m_ShiftBuffer<19>
    K11.PAD              Tioop                 1.396   oXY2_DAT<1>
                                                       oXY2_DAT_1_OBUF
                                                       oXY2_DAT<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.528ns (1.594ns logic, 0.934ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     24.940ns|     24.988ns|            0|            0|    321133303|       871592|
| TS_CLK_80MHz                  |     12.500ns|     12.494ns|      6.926ns|            0|            0|       871568|           24|
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      6.165ns|          N/A|            0|            0|            4|            0|
|  2SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      6.309ns|          N/A|            0|            0|            4|            0|
|  2SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      4.960ns|          N/A|            0|            0|            4|            0|
|  1SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      4.351ns|          N/A|            0|            0|            4|            0|
|  1SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      6.926ns|          N/A|            0|            0|            4|            0|
|  0SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      5.697ns|          N/A|            0|            0|            4|            0|
|  0SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock g_clk
----------------+------------+------------+------------+------------+------------------+--------+
                |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source          | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
----------------+------------+------------+------------+------------+------------------+--------+
SRI_RX<0>       |    4.413(R)|      SLOW  |   -1.523(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RX<1>       |    4.526(R)|      SLOW  |   -1.585(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RX<2>       |    3.942(R)|      SLOW  |   -1.259(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
iLIO_DI         |    3.120(R)|      SLOW  |   -1.288(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_A          |    1.503(R)|      SLOW  |   -0.244(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
iMPG_B          |    1.936(R)|      SLOW  |   -0.598(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<0>      |    5.765(R)|      SLOW  |   -3.062(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<1>      |    6.801(R)|      SLOW  |   -3.618(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<2>      |    6.155(R)|      SLOW  |   -3.282(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<3>      |    5.895(R)|      SLOW  |   -3.092(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<4>      |    6.558(R)|      SLOW  |   -3.448(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<5>      |    3.812(R)|      SLOW  |   -1.756(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<6>      |    4.681(R)|      SLOW  |   -2.348(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iXY2_STS        |    1.607(R)|      SLOW  |   -0.339(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
lb_cs_n         |    2.588(R)|      SLOW  |   -0.413(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n         |    4.389(R)|      SLOW  |   -1.426(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n         |    3.613(R)|      SLOW  |   -1.012(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
svo_alarm<0>    |    1.480(R)|      SLOW  |   -0.228(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<1>    |    1.433(R)|      SLOW  |   -0.181(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<2>    |    1.532(R)|      SLOW  |   -0.277(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<3>    |    1.794(R)|      SLOW  |   -0.543(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a<0>    |    2.302(R)|      SLOW  |   -0.816(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a<1>    |    1.250(R)|      SLOW  |   -0.005(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a<2>    |    1.554(R)|      SLOW  |   -0.273(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a<3>    |    2.075(R)|      SLOW  |   -0.647(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b<0>    |    1.353(R)|      SLOW  |   -0.109(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b<1>    |    1.573(R)|      SLOW  |   -0.319(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b<2>    |    2.073(R)|      SLOW  |   -0.800(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b<3>    |    2.735(R)|      SLOW  |   -1.087(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index<0>|    1.681(R)|      SLOW  |   -0.423(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index<1>|    1.309(R)|      SLOW  |   -0.052(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index<2>|    1.857(R)|      SLOW  |   -0.551(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index<3>|    2.261(R)|      SLOW  |   -0.892(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
----------------+------------+------------+------------+------------+------------------+--------+

Clock g_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SRI_RTS<0>  |        10.667(R)|      SLOW  |         5.488(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RTS<1>  |        10.323(R)|      SLOW  |         5.047(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RTS<2>  |         9.379(R)|      SLOW  |         4.414(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>   |         7.714(R)|      SLOW  |         4.031(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<1>   |         8.009(R)|      SLOW  |         4.226(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<2>   |         6.269(R)|      SLOW  |         3.173(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_int      |        11.312(R)|      SLOW  |         6.484(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1       |        11.595(R)|      SLOW  |         5.924(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLIO_DO     |         8.175(R)|      SLOW  |         4.259(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaser1     |        13.957(R)|      SLOW  |         5.149(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaser2     |        15.233(R)|      SLOW  |         5.774(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaserOn    |        12.091(R)|      SLOW  |         5.079(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_CLK |         9.304(R)|      SLOW  |         5.153(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_CSn |         9.183(R)|      SLOW  |         5.141(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_DO  |         9.045(R)|      SLOW  |         4.987(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_CLK    |         7.963(R)|      SLOW  |         4.335(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<0> |         8.783(R)|      SLOW  |         4.828(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<1> |         7.553(R)|      SLOW  |         4.055(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<2> |         8.542(R)|      SLOW  |         4.658(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_FS     |        10.689(R)|      SLOW  |         5.983(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<0>  |         8.274(R)|      SLOW  |         4.540(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<1>  |         8.141(R)|      SLOW  |         4.519(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<2>  |         8.000(R)|      SLOW  |         4.337(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<3>  |         9.231(R)|      SLOW  |         5.110(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<0>   |         8.317(R)|      SLOW  |         4.578(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<1>   |         7.975(R)|      SLOW  |         4.399(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<2>   |         9.074(R)|      SLOW  |         5.082(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<3>   |         8.410(R)|      SLOW  |         4.574(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_on      |        13.238(R)|      SLOW  |         6.189(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   17.637|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 6.796; Ideal Clock Offset To Actual Clock -9.097; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
SRI_RX<0>         |    4.413(R)|      SLOW  |   -1.523(R)|      FAST  |   20.587|    1.523|        9.532|
SRI_RX<1>         |    4.526(R)|      SLOW  |   -1.585(R)|      FAST  |   20.474|    1.585|        9.445|
SRI_RX<2>         |    3.942(R)|      SLOW  |   -1.259(R)|      FAST  |   21.058|    1.259|        9.900|
iLIO_DI           |    3.120(R)|      SLOW  |   -1.288(R)|      FAST  |   21.880|    1.288|       10.296|
iMPG_A            |    1.503(R)|      SLOW  |   -0.244(R)|      SLOW  |   23.497|    0.244|       11.627|
iMPG_B            |    1.936(R)|      SLOW  |   -0.598(R)|      FAST  |   23.064|    0.598|       11.233|
iMPG_DI<0>        |    5.765(R)|      SLOW  |   -3.062(R)|      FAST  |   19.235|    3.062|        8.086|
iMPG_DI<1>        |    6.801(R)|      SLOW  |   -3.618(R)|      FAST  |   18.199|    3.618|        7.291|
iMPG_DI<2>        |    6.155(R)|      SLOW  |   -3.282(R)|      FAST  |   18.845|    3.282|        7.782|
iMPG_DI<3>        |    5.895(R)|      SLOW  |   -3.092(R)|      FAST  |   19.105|    3.092|        8.007|
iMPG_DI<4>        |    6.558(R)|      SLOW  |   -3.448(R)|      FAST  |   18.442|    3.448|        7.497|
iMPG_DI<5>        |    3.812(R)|      SLOW  |   -1.756(R)|      FAST  |   21.188|    1.756|        9.716|
iMPG_DI<6>        |    4.681(R)|      SLOW  |   -2.348(R)|      FAST  |   20.319|    2.348|        8.986|
iXY2_STS          |    1.607(R)|      SLOW  |   -0.339(R)|      SLOW  |   23.393|    0.339|       11.527|
lb_cs_n           |    2.588(R)|      SLOW  |   -0.413(R)|      FAST  |   22.412|    0.413|       11.000|
lb_rd_n           |    4.389(R)|      SLOW  |   -1.426(R)|      FAST  |   20.611|    1.426|        9.593|
lb_wr_n           |    3.613(R)|      SLOW  |   -1.012(R)|      FAST  |   21.387|    1.012|       10.188|
svo_alarm<0>      |    1.480(R)|      SLOW  |   -0.228(R)|      SLOW  |   23.520|    0.228|       11.646|
svo_alarm<1>      |    1.433(R)|      SLOW  |   -0.181(R)|      SLOW  |   23.567|    0.181|       11.693|
svo_alarm<2>      |    1.532(R)|      SLOW  |   -0.277(R)|      SLOW  |   23.468|    0.277|       11.596|
svo_alarm<3>      |    1.794(R)|      SLOW  |   -0.543(R)|      SLOW  |   23.206|    0.543|       11.332|
svo_enc_a<0>      |    2.302(R)|      SLOW  |   -0.816(R)|      FAST  |   22.698|    0.816|       10.941|
svo_enc_a<1>      |    1.250(R)|      SLOW  |   -0.005(R)|      SLOW  |   23.750|    0.005|       11.873|
svo_enc_a<2>      |    1.554(R)|      SLOW  |   -0.273(R)|      SLOW  |   23.446|    0.273|       11.587|
svo_enc_a<3>      |    2.075(R)|      SLOW  |   -0.647(R)|      FAST  |   22.925|    0.647|       11.139|
svo_enc_b<0>      |    1.353(R)|      SLOW  |   -0.109(R)|      SLOW  |   23.647|    0.109|       11.769|
svo_enc_b<1>      |    1.573(R)|      SLOW  |   -0.319(R)|      SLOW  |   23.427|    0.319|       11.554|
svo_enc_b<2>      |    2.073(R)|      SLOW  |   -0.800(R)|      SLOW  |   22.927|    0.800|       11.064|
svo_enc_b<3>      |    2.735(R)|      SLOW  |   -1.087(R)|      FAST  |   22.265|    1.087|       10.589|
svo_enc_index<0>  |    1.681(R)|      SLOW  |   -0.423(R)|      SLOW  |   23.319|    0.423|       11.448|
svo_enc_index<1>  |    1.309(R)|      SLOW  |   -0.052(R)|      SLOW  |   23.691|    0.052|       11.820|
svo_enc_index<2>  |    1.857(R)|      SLOW  |   -0.551(R)|      FAST  |   23.143|    0.551|       11.296|
svo_enc_index<3>  |    2.261(R)|      SLOW  |   -0.892(R)|      FAST  |   22.739|    0.892|       10.924|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.801|         -  |      -0.005|         -  |   18.199|    0.005|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 8.964 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
SRI_RTS<0>                                     |       10.667|      SLOW  |        5.488|      FAST  |         4.398|
SRI_RTS<1>                                     |       10.323|      SLOW  |        5.047|      FAST  |         4.054|
SRI_RTS<2>                                     |        9.379|      SLOW  |        4.414|      FAST  |         3.110|
SRI_TX<0>                                      |        7.714|      SLOW  |        4.031|      FAST  |         1.445|
SRI_TX<1>                                      |        8.009|      SLOW  |        4.226|      FAST  |         1.740|
SRI_TX<2>                                      |        6.269|      SLOW  |        3.173|      FAST  |         0.000|
lb_int                                         |       11.312|      SLOW  |        6.484|      FAST  |         5.043|
led_1                                          |       11.595|      SLOW  |        5.924|      FAST  |         5.326|
oLIO_DO                                        |        8.175|      SLOW  |        4.259|      FAST  |         1.906|
oLaser1                                        |       13.957|      SLOW  |        5.149|      FAST  |         7.688|
oLaser2                                        |       15.233|      SLOW  |        5.774|      FAST  |         8.964|
oLaserOn                                       |       12.091|      SLOW  |        5.079|      FAST  |         5.822|
oSPIDAC_CLK                                    |        9.304|      SLOW  |        5.153|      FAST  |         3.035|
oSPIDAC_CSn                                    |        9.183|      SLOW  |        5.141|      FAST  |         2.914|
oSPIDAC_DO                                     |        9.045|      SLOW  |        4.987|      FAST  |         2.776|
oXY2_CLK                                       |        7.963|      SLOW  |        4.335|      FAST  |         1.694|
oXY2_DAT<0>                                    |        8.783|      SLOW  |        4.828|      FAST  |         2.514|
oXY2_DAT<1>                                    |        7.553|      SLOW  |        4.055|      FAST  |         1.284|
oXY2_DAT<2>                                    |        8.542|      SLOW  |        4.658|      FAST  |         2.273|
oXY2_FS                                        |       10.689|      SLOW  |        5.983|      FAST  |         4.420|
svo_ccw<0>                                     |        8.274|      SLOW  |        4.540|      FAST  |         2.005|
svo_ccw<1>                                     |        8.141|      SLOW  |        4.519|      FAST  |         1.872|
svo_ccw<2>                                     |        8.000|      SLOW  |        4.337|      FAST  |         1.731|
svo_ccw<3>                                     |        9.231|      SLOW  |        5.110|      FAST  |         2.962|
svo_cw<0>                                      |        8.317|      SLOW  |        4.578|      FAST  |         2.048|
svo_cw<1>                                      |        7.975|      SLOW  |        4.399|      FAST  |         1.706|
svo_cw<2>                                      |        9.074|      SLOW  |        5.082|      FAST  |         2.805|
svo_cw<3>                                      |        8.410|      SLOW  |        4.574|      FAST  |         2.141|
svo_on                                         |       13.238|      SLOW  |        6.189|      FAST  |         6.969|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 322005503 paths, 0 nets, and 57215 connections

Design statistics:
   Minimum period:  24.940ns{1}   (Maximum frequency:  40.096MHz)
   Maximum path delay from/to any node:   6.926ns
   Minimum input required time before clock:   6.801ns
   Minimum output required time after clock:  15.233ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 24 14:45:29 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 317 MB



