// Seed: 3596759549
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2
);
  assign id_2 = 1;
  logic id_3, id_4, id_5, id_6;
  logic id_7;
  assign id_5 = 1'b0 ^ 1;
endmodule
