#-----------------------------------------------------------
# Vivado v2013.4
# SW Build 353583 on Mon Dec  9 17:38:55 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Sat Jun 27 12:24:04 2015
# Process ID: 6732
# Log file: F:/beacon/vivado/lab1/vivado.log
# Journal file: F:/beacon/vivado/lab1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {F:\beacon\vivado\lab1\lab1.xpr}
open_bd_design {F:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property name sw_4bits [ get_bd_cells axi_gpio_0]
set_property location {1 96 166} [get_bd_cells sw_4bits]
set_property -dict [list CONFIG.C_GPIO_WIDTH {4}] [get_bd_cells sw_4bits]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" }  [get_bd_cells processing_system7_0]
set_property -dict [list CONFIG.C_ALL_INPUTS {1}] [get_bd_cells sw_4bits]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" }  [get_bd_intf_pins sw_4bits/S_AXI]
regenerate_bd_layout -routing
set_property location {2 302 286} [get_bd_cells sw_4bits]
set_property location {2 428 303} [get_bd_cells sw_4bits]
set_property location {1 310 276} [get_bd_cells rst_processing_system7_0_50M]
set_property location {2 670 140} [get_bd_cells processing_system7_0_axi_periph]
set_property location {2.5 802 324} [get_bd_cells sw_4bits]
regenerate_bd_layout -routing
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property name btns_4bit [ get_bd_cells axi_gpio_0]
set_property name sw_4bit [ get_bd_cells sw_4bits]
startgroup
set_property -dict [list CONFIG.NUM_MI {3}] [get_bd_cells processing_system7_0_axi_periph]
endgroup
set_property location {3 731 380} [get_bd_cells btns_4bit]
connect_bd_intf_net [get_bd_intf_pins btns_4bit/S_AXI] [get_bd_intf_pins processing_system7_0_axi_periph/M01_AXI]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins btns_4bit/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_50M_peripheral_aresetn] [get_bd_pins btns_4bit/s_axi_aresetn] [get_bd_pins rst_processing_system7_0_50M/peripheral_aresetn]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_50M_peripheral_aresetn] [get_bd_pins processing_system7_0_axi_periph/M01_ARESETN] [get_bd_pins rst_processing_system7_0_50M/peripheral_aresetn]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property name led_32bit [ get_bd_cells axi_gpio_0]
connect_bd_intf_net [get_bd_intf_pins led_32bit/S_AXI] [get_bd_intf_pins processing_system7_0_axi_periph/M02_AXI]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins led_32bit/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_50M_peripheral_aresetn] [get_bd_pins led_32bit/s_axi_aresetn] [get_bd_pins rst_processing_system7_0_50M/peripheral_aresetn]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_50M_peripheral_aresetn] [get_bd_pins processing_system7_0_axi_periph/M02_ARESETN] [get_bd_pins rst_processing_system7_0_50M/peripheral_aresetn]
undo
connect_bd_net -net [get_bd_nets rst_processing_system7_0_50M_peripheral_aresetn] [get_bd_pins processing_system7_0_axi_periph/M02_ARESETN] [get_bd_pins rst_processing_system7_0_50M/peripheral_aresetn]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins processing_system7_0_axi_periph/M01_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins processing_system7_0_axi_periph/M02_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
regenerate_bd_layout -routing
assign_bd_address [get_bd_addr_segs {btns_4bit/S_AXI/Reg }]
assign_bd_address [get_bd_addr_segs {led_32bit/S_AXI/Reg }]
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 GPIO
connect_bd_intf_net [get_bd_intf_pins led_32bit/GPIO] [get_bd_intf_ports /GPIO]
endgroup
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 GPIO_1
connect_bd_intf_net [get_bd_intf_pins sw_4bit/GPIO] [get_bd_intf_ports /GPIO_1]
endgroup
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 GPIO_2
connect_bd_intf_net [get_bd_intf_pins btns_4bit/GPIO] [get_bd_intf_ports /GPIO_2]
endgroup
set_property name led_32bit [ get_bd_intf_ports GPIO]
set_property name sw_4bit [ get_bd_intf_ports GPIO_1]
set_property name btns_4bit [ get_bd_intf_ports GPIO_2]
validate_bd_design
make_wrapper -files [get_files F:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse F:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
save_bd_design
launch_runs synth_1
wait_on_run synth_1
open_run synth_1 -name netlist_1
open_bd_design {F:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {4} CONFIG.C_ALL_INPUTS {1}] [get_bd_cells btns_4bit]
endgroup
validate_bd_design
make_wrapper -files [get_files F:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
close_design
open_run synth_1 -name netlist_1
set_property package_pin "" [get_ports [list  {btns_4bit_tri_i[3]}]]
startgroup
set_property package_pin R18 [get_ports {btns_4bit_tri_i[0]}]
endgroup
startgroup
set_property package_pin P16 [get_ports {btns_4bit_tri_i[1]}]
endgroup
startgroup
set_property package_pin V16 [get_ports {btns_4bit_tri_i[2]}]
endgroup
startgroup
set_property package_pin Y16 [get_ports {btns_4bit_tri_i[3]}]
endgroup
startgroup
set_property package_pin G15 [get_ports {sw_4bit_tri_i[0]}]
endgroup
startgroup
set_property package_pin P15 [get_ports {sw_4bit_tri_i[1]}]
endgroup
set_property package_pin "" [get_ports [list  {sw_4bit_tri_i[2]}]]
startgroup
set_property package_pin W13 [get_ports {sw_4bit_tri_i[2]}]
endgroup
startgroup
set_property package_pin T16 [get_ports {sw_4bit_tri_i[3]}]
endgroup
set_property iostandard LVCMOS18 [get_ports [list {sw_4bit_tri_i[3]}]]
set_property iostandard LVCMOS33 [get_ports [list {sw_4bit_tri_i[3]} {sw_4bit_tri_i[2]} {sw_4bit_tri_i[1]} {sw_4bit_tri_i[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {led_32bit_tri_io[31]} {led_32bit_tri_io[30]} {led_32bit_tri_io[29]} {led_32bit_tri_io[28]} {led_32bit_tri_io[27]} {led_32bit_tri_io[26]} {led_32bit_tri_io[25]} {led_32bit_tri_io[24]} {led_32bit_tri_io[23]} {led_32bit_tri_io[22]} {led_32bit_tri_io[21]} {led_32bit_tri_io[20]} {led_32bit_tri_io[19]} {led_32bit_tri_io[18]} {led_32bit_tri_io[17]} {led_32bit_tri_io[16]} {led_32bit_tri_io[15]} {led_32bit_tri_io[14]} {led_32bit_tri_io[13]} {led_32bit_tri_io[12]} {led_32bit_tri_io[11]} {led_32bit_tri_io[10]} {led_32bit_tri_io[9]} {led_32bit_tri_io[8]} {led_32bit_tri_io[7]} {led_32bit_tri_io[6]} {led_32bit_tri_io[5]} {led_32bit_tri_io[4]} {led_32bit_tri_io[3]} {led_32bit_tri_io[2]} {led_32bit_tri_io[1]} {led_32bit_tri_io[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {btns_4bit_tri_i[3]} {btns_4bit_tri_i[2]} {btns_4bit_tri_i[1]} {btns_4bit_tri_i[0]}]]
startgroup
set_property package_pin V12 [get_ports {led_32bit_tri_io[0]}]
endgroup
startgroup
set_property package_pin W16 [get_ports {led_32bit_tri_io[1]}]
endgroup
startgroup
set_property package_pin J15 [get_ports {led_32bit_tri_io[2]}]
endgroup
startgroup
set_property package_pin H15 [get_ports {led_32bit_tri_io[3]}]
endgroup
startgroup
set_property package_pin V13 [get_ports {led_32bit_tri_io[4]}]
endgroup
startgroup
set_property package_pin U17 [get_ports {led_32bit_tri_io[5]}]
endgroup
startgroup
set_property package_pin T17 [get_ports {led_32bit_tri_io[6]}]
endgroup
startgroup
set_property package_pin Y17 [get_ports {led_32bit_tri_io[7]}]
endgroup
startgroup
set_property package_pin T14 [get_ports {led_32bit_tri_io[8]}]
endgroup
startgroup
set_property package_pin T15 [get_ports {led_32bit_tri_io[9]}]
endgroup
startgroup
set_property package_pin P14 [get_ports {led_32bit_tri_io[10]}]
endgroup
startgroup
set_property package_pin R14 [get_ports {led_32bit_tri_io[11]}]
endgroup
startgroup
set_property package_pin U14 [get_ports {led_32bit_tri_io[12]}]
endgroup
startgroup
set_property package_pin U15 [get_ports {led_32bit_tri_io[13]}]
endgroup
startgroup
set_property package_pin V17 [get_ports {led_32bit_tri_io[14]}]
endgroup
startgroup
set_property package_pin V18 [get_ports {led_32bit_tri_io[15]}]
endgroup
startgroup
set_property package_pin V15 [get_ports {led_32bit_tri_io[16]}]
endgroup
startgroup
set_property package_pin W15 [get_ports {led_32bit_tri_io[17]}]
endgroup
startgroup
set_property package_pin T11 [get_ports {led_32bit_tri_io[18]}]
endgroup
set_property package_pin "" [get_ports [list  {led_32bit_tri_io[19]}]]
startgroup
set_property package_pin T10 [get_ports {led_32bit_tri_io[19]}]
endgroup
startgroup
set_property package_pin W14 [get_ports {led_32bit_tri_io[20]}]
endgroup
startgroup
set_property package_pin Y14 [get_ports {led_32bit_tri_io[21]}]
endgroup
set_property package_pin "" [get_ports [list  {led_32bit_tri_io[22]}]]
startgroup
set_property package_pin T12 [get_ports {led_32bit_tri_io[22]}]
endgroup
startgroup
set_property package_pin U12 [get_ports {led_32bit_tri_io[23]}]
endgroup
set_property package_pin "" [get_ports [list  {led_32bit_tri_io[24]}]]
startgroup
set_property package_pin T20 [get_ports {led_32bit_tri_io[24]}]
endgroup
startgroup
set_property package_pin U20 [get_ports {led_32bit_tri_io[25]}]
endgroup
startgroup
set_property package_pin V20 [get_ports {led_32bit_tri_io[26]}]
endgroup
startgroup
set_property package_pin W20 [get_ports {led_32bit_tri_io[27]}]
endgroup
startgroup
set_property package_pin Y18 [get_ports {led_32bit_tri_io[28]}]
endgroup
startgroup
set_property package_pin Y19 [get_ports {led_32bit_tri_io[29]}]
endgroup
startgroup
set_property package_pin W18 [get_ports {led_32bit_tri_io[30]}]
endgroup
startgroup
set_property package_pin W19 [get_ports {led_32bit_tri_io[31]}]
endgroup
file mkdir F:/beacon/vivado/lab1/lab1.srcs/constrs_1/new
close [ open F:/beacon/vivado/lab1/lab1.srcs/constrs_1/new/lab.xdc w ]
add_files -fileset constrs_1 F:/beacon/vivado/lab1/lab1.srcs/constrs_1/new/lab.xdc
set_property target_constrs_file F:/beacon/vivado/lab1/lab1.srcs/constrs_1/new/lab.xdc [current_fileset -constrset]
save_constraints -force
generate_target all [get_files  F:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/design_1.bd]
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
close_design
export_hardware [get_files F:/beacon/vivado/lab1/lab1.srcs/sources_1/bd/design_1/design_1.bd]
launch_sdk -workspace F:/beacon/vivado/lab1/lab1.sdk/SDK/SDK_Export -hwspec F:/beacon/vivado/lab1/lab1.sdk/SDK/SDK_Export/hw/design_1.xml
launch_sdk -workspace F:/beacon/vivado/lab1/lab1.sdk/SDK/SDK_Export -hwspec F:/beacon/vivado/lab1/lab1.sdk/SDK/SDK_Export/hw/design_1.xml
