

================================================================
== Vitis HLS Report for 'matrix_mult'
================================================================
* Date:           Sat Feb 17 04:23:33 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        gemmhls_int
* Solution:       unrolling_6 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.343 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2057|     2057|  20.570 us|  20.570 us|  2058|  2058|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Col  |     2055|     2055|        16|          8|          1|   256|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    8|       -|      -|    -|
|Expression       |        -|    -|       0|    510|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|    328|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    426|    -|
|Register         |        -|    -|     376|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    8|     376|   1264|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    3|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_8ns_8ns_16_1_1_U1  |mul_8ns_8ns_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8ns_8ns_16_1_1_U2  |mul_8ns_8ns_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8ns_8ns_16_1_1_U3  |mul_8ns_8ns_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8ns_8ns_16_1_1_U4  |mul_8ns_8ns_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8ns_8ns_16_1_1_U5  |mul_8ns_8ns_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8ns_8ns_16_1_1_U6  |mul_8ns_8ns_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8ns_8ns_16_1_1_U7  |mul_8ns_8ns_16_1_1  |        0|   0|  0|  41|    0|
    |mul_8ns_8ns_16_1_1_U8  |mul_8ns_8ns_16_1_1  |        0|   0|  0|  41|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   0|  0| 328|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_8ns_8ns_16ns_17_4_1_U9   |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_17_4_1_U10  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_17_4_1_U11  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_17_4_1_U12  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_17_4_1_U13  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_17_4_1_U14  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_17_4_1_U15  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    |mac_muladd_8ns_8ns_16ns_17_4_1_U16  |mac_muladd_8ns_8ns_16ns_17_4_1  |  i0 + i1 * i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln10_1_fu_508_p2      |         +|   0|  0|  14|           9|           1|
    |add_ln10_fu_517_p2        |         +|   0|  0|  13|           5|           1|
    |add_ln12_fu_969_p2        |         +|   0|  0|  13|           5|           1|
    |add_ln13_fu_946_p2        |         +|   0|  0|  15|           8|           8|
    |add_ln232_1_fu_591_p2     |         +|   0|  0|  14|           7|           6|
    |add_ln232_2_fu_602_p2     |         +|   0|  0|  14|           7|           7|
    |add_ln232_3_fu_638_p2     |         +|   0|  0|  15|           8|           7|
    |add_ln232_4_fu_649_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln232_5_fu_682_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln232_fu_927_p2       |         +|   0|  0|  14|           6|           5|
    |add_ln886_12_fu_1172_p2   |         +|   0|  0|  25|          18|          18|
    |add_ln886_13_fu_1182_p2   |         +|   0|  0|  26|          19|          19|
    |add_ln886_14_fu_1223_p2   |         +|   0|  0|  27|          20|          20|
    |add_ln886_2_fu_1194_p2    |         +|   0|  0|  25|          18|          18|
    |add_ln886_5_fu_1063_p2    |         +|   0|  0|  25|          18|          18|
    |add_ln886_6_fu_1207_p2    |         +|   0|  0|  26|          19|          19|
    |add_ln886_9_fu_1125_p2    |         +|   0|  0|  25|          18|          18|
    |ap_condition_1249         |       and|   0|  0|   2|           1|           1|
    |ap_condition_305          |       and|   0|  0|   2|           1|           1|
    |ap_condition_465          |       and|   0|  0|   2|           1|           1|
    |icmp_ln10_fu_502_p2       |      icmp|   0|  0|  11|           9|          10|
    |icmp_ln12_fu_527_p2       |      icmp|   0|  0|  10|           5|           6|
    |or_ln10_10_fu_624_p2      |        or|   0|  0|   8|           8|           4|
    |or_ln10_11_fu_897_p2      |        or|   0|  0|   8|           8|           4|
    |or_ln10_12_fu_660_p2      |        or|   0|  0|   8|           8|           4|
    |or_ln10_13_fu_913_p2      |        or|   0|  0|   8|           8|           4|
    |or_ln10_14_fu_671_p2      |        or|   0|  0|   8|           8|           4|
    |or_ln10_1_fu_711_p2       |        or|   0|  0|   8|           8|           2|
    |or_ln10_2_fu_543_p2       |        or|   0|  0|   8|           8|           2|
    |or_ln10_3_fu_754_p2       |        or|   0|  0|   8|           8|           3|
    |or_ln10_4_fu_565_p2       |        or|   0|  0|   8|           8|           3|
    |or_ln10_5_fu_769_p2       |        or|   0|  0|   8|           8|           3|
    |or_ln10_6_fu_576_p2       |        or|   0|  0|   8|           8|           3|
    |or_ln10_7_fu_812_p2       |        or|   0|  0|   8|           8|           4|
    |or_ln10_8_fu_613_p2       |        or|   0|  0|   8|           8|           4|
    |or_ln10_9_fu_823_p2       |        or|   0|  0|   8|           8|           4|
    |or_ln10_fu_700_p2         |        or|   0|  0|   8|           8|           1|
    |grp_fu_411_p3             |    select|   0|  0|   8|           1|           8|
    |grp_fu_416_p3             |    select|   0|  0|   8|           1|           8|
    |select_ln10_1_fu_872_p3   |    select|   0|  0|   5|           1|           5|
    |select_ln10_31_fu_908_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln10_fu_559_p3     |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln232_fu_1000_p2      |       xor|   0|  0|   6|           5|           6|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 510|         349|         288|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |a_address0                            |  48|          9|    8|         72|
    |a_address1                            |  48|          9|    8|         72|
    |ap_NS_fsm                             |  48|          9|    1|          9|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1                  |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    9|         18|
    |ap_sig_allocacmp_j_load               |   9|          2|    5|         10|
    |b_address0                            |  48|          9|    8|         72|
    |b_address1                            |  48|          9|    8|         72|
    |grp_fu_411_p0                         |  14|          3|    1|          3|
    |grp_fu_411_p1                         |  14|          3|    8|         24|
    |grp_fu_411_p2                         |  14|          3|    8|         24|
    |i_fu_116                              |   9|          2|    5|         10|
    |indvar_flatten_fu_120                 |   9|          2|    9|         18|
    |j_fu_112                              |   9|          2|    5|         10|
    |reg_425                               |   9|          2|    8|         16|
    |reg_434                               |   9|          2|    8|         16|
    |reg_439                               |   9|          2|    8|         16|
    |reg_444                               |   9|          2|    8|         16|
    |reg_449                               |   9|          2|    8|         16|
    |reg_454                               |   9|          2|    8|         16|
    |reg_459                               |   9|          2|    8|         16|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 426|         86|  147|        542|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |a_load_14_reg_1635           |   8|   0|    8|          0|
    |a_load_15_reg_1469           |   8|   0|    8|          0|
    |a_load_1_reg_1505            |   8|   0|    8|          0|
    |a_load_reg_1675              |   8|   0|    8|          0|
    |add_ln10_reg_1344            |   5|   0|    5|          0|
    |add_ln13_reg_1605            |   8|   0|    8|          0|
    |add_ln232_2_reg_1398         |   7|   0|    7|          0|
    |add_ln886_10_reg_1745        |  17|   0|   17|          0|
    |add_ln886_13_reg_1755        |  19|   0|   19|          0|
    |add_ln886_1_reg_1620         |  17|   0|   17|          0|
    |add_ln886_3_reg_1670         |  17|   0|   17|          0|
    |add_ln886_5_reg_1695         |  18|   0|   18|          0|
    |add_ln886_6_reg_1760         |  19|   0|   19|          0|
    |add_ln886_7_reg_1715         |  17|   0|   17|          0|
    |add_ln886_9_reg_1735         |  18|   0|   18|          0|
    |ap_CS_fsm                    |   8|   0|    8|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |b_load_13_reg_1500           |   8|   0|    8|          0|
    |b_load_14_reg_1665           |   8|   0|    8|          0|
    |b_load_1_reg_1650            |   8|   0|    8|          0|
    |i_1_reg_1323                 |   5|   0|    5|          0|
    |i_fu_116                     |   5|   0|    5|          0|
    |icmp_ln10_reg_1335           |   1|   0|    1|          0|
    |icmp_ln12_reg_1349           |   1|   0|    1|          0|
    |indvar_flatten_fu_120        |   9|   0|    9|          0|
    |j_fu_112                     |   5|   0|    5|          0|
    |j_load_reg_1339              |   5|   0|    5|          0|
    |reg_421                      |   8|   0|    8|          0|
    |reg_425                      |   8|   0|    8|          0|
    |reg_430                      |   8|   0|    8|          0|
    |reg_434                      |   8|   0|    8|          0|
    |reg_439                      |   8|   0|    8|          0|
    |reg_444                      |   8|   0|    8|          0|
    |reg_449                      |   8|   0|    8|          0|
    |reg_454                      |   8|   0|    8|          0|
    |reg_459                      |   8|   0|    8|          0|
    |reg_464                      |   8|   0|    8|          0|
    |select_ln10_2_reg_1575       |   8|   0|    8|          0|
    |select_ln10_reg_1370         |   5|   0|    5|          0|
    |tmp_16_cast_reg_1358         |   4|   0|    8|          4|
    |tmp_33_cast_reg_1474         |   5|   0|    6|          1|
    |tmp_34_cast_reg_1485         |   5|   0|    7|          2|
    |tmp_cast_reg_1328            |   4|   0|    8|          4|
    |zext_ln232_46_reg_1418       |   5|   0|    8|          3|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 376|   0|  390|         14|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|   matrix_mult|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|   matrix_mult|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|   matrix_mult|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|   matrix_mult|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|   matrix_mult|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|   matrix_mult|  return value|
|a_address0     |  out|    8|   ap_memory|             a|         array|
|a_ce0          |  out|    1|   ap_memory|             a|         array|
|a_q0           |   in|    8|   ap_memory|             a|         array|
|a_address1     |  out|    8|   ap_memory|             a|         array|
|a_ce1          |  out|    1|   ap_memory|             a|         array|
|a_q1           |   in|    8|   ap_memory|             a|         array|
|b_address0     |  out|    8|   ap_memory|             b|         array|
|b_ce0          |  out|    1|   ap_memory|             b|         array|
|b_q0           |   in|    8|   ap_memory|             b|         array|
|b_address1     |  out|    8|   ap_memory|             b|         array|
|b_ce1          |  out|    1|   ap_memory|             b|         array|
|b_q1           |   in|    8|   ap_memory|             b|         array|
|prod_address0  |  out|    8|   ap_memory|          prod|         array|
|prod_ce0       |  out|    1|   ap_memory|          prod|         array|
|prod_we0       |  out|    1|   ap_memory|          prod|         array|
|prod_d0        |  out|   32|   ap_memory|          prod|         array|
+---------------+-----+-----+------------+--------------+--------------+

