<profile>

<section name = "Vitis HLS Report for 'nussinov_Pipeline_VITIS_LOOP_39_3'" level="0">
<item name = "Date">Wed May  7 08:42:11 2025
</item>
<item name = "Version">2022.2.2 (Build 3779808 on Feb 17 2023)</item>
<item name = "Project">nussinov</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu55c-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.611 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_39_3">?, ?, 4, 3, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 248, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 97, -</column>
<column name="Register">-, -, 235, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln41_1_fu_221_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln41_2_fu_155_p2">+, 0, 0, 19, 12, 12</column>
<column name="add_ln41_fu_170_p2">+, 0, 0, 71, 64, 1</column>
<column name="newFirst_fu_200_p2">+, 0, 0, 17, 12, 12</column>
<column name="newSecond_fu_205_p2">-, 0, 0, 17, 12, 12</column>
<column name="icmp_ln39_fu_165_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="icmp_ln41_fu_226_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="select_ln41_fu_237_p3">select, 0, 0, 32, 1, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln41_fu_231_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_p_load">9, 2, 32, 64</column>
<column name="empty_fu_56">9, 2, 32, 64</column>
<column name="k_fu_52">9, 2, 64, 128</column>
<column name="table_r_address0">14, 3, 12, 36</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln15_cast_reg_277">12, 0, 64, 52</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="empty_fu_56">32, 0, 32, 0</column>
<column name="icmp_ln39_reg_293">1, 0, 1, 0</column>
<column name="k_fu_52">64, 0, 64, 0</column>
<column name="p_load_reg_282">32, 0, 32, 0</column>
<column name="select_ln41_reg_307">32, 0, 32, 0</column>
<column name="table_r_addr_1_reg_288">12, 0, 12, 0</column>
<column name="table_r_load_1_reg_302">32, 0, 32, 0</column>
<column name="zext_ln10_cast_reg_272">12, 0, 64, 52</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, nussinov_Pipeline_VITIS_LOOP_39_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, nussinov_Pipeline_VITIS_LOOP_39_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, nussinov_Pipeline_VITIS_LOOP_39_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, nussinov_Pipeline_VITIS_LOOP_39_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, nussinov_Pipeline_VITIS_LOOP_39_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, nussinov_Pipeline_VITIS_LOOP_39_3, return value</column>
<column name="select_ln24">in, 32, ap_none, select_ln24, scalar</column>
<column name="zext_ln9">in, 6, ap_none, zext_ln9, scalar</column>
<column name="table_r_address0">out, 12, ap_memory, table_r, array</column>
<column name="table_r_ce0">out, 1, ap_memory, table_r, array</column>
<column name="table_r_we0">out, 1, ap_memory, table_r, array</column>
<column name="table_r_d0">out, 32, ap_memory, table_r, array</column>
<column name="table_r_q0">in, 32, ap_memory, table_r, array</column>
<column name="table_r_address1">out, 12, ap_memory, table_r, array</column>
<column name="table_r_ce1">out, 1, ap_memory, table_r, array</column>
<column name="table_r_q1">in, 32, ap_memory, table_r, array</column>
<column name="add_ln15">in, 12, ap_none, add_ln15, scalar</column>
<column name="sub_ln15">in, 12, ap_none, sub_ln15, scalar</column>
<column name="zext_ln10">in, 12, ap_none, zext_ln10, scalar</column>
</table>
</item>
</section>
</profile>
