INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/201211/shift register/shift register.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2458] undeclared symbol s00, assumed default net type wire [C:/Users/student/201211/shift register/shift register.srcs/sources_1/new/shift_register.v:7]
INFO: [VRFC 10-2458] undeclared symbol s11, assumed default net type wire [C:/Users/student/201211/shift register/shift register.srcs/sources_1/new/shift_register.v:8]
INFO: [VRFC 10-311] analyzing module d_flipflop
INFO: [VRFC 10-311] analyzing module universal_shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/201211/shift register/shift register.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
