Info (10281): Verilog HDL Declaration information at CRC.v(7): object "POLYNOMIAL" differs only in case from object "polynomial" in the same scope File: E:/SoC/CRC_board/rtl/CRC.v Line: 7
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: E:/SoC/CRC_board/system/synthesis/submodules/system_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: E:/SoC/CRC_board/system/synthesis/submodules/system_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: E:/SoC/CRC_board/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: E:/SoC/CRC_board/system/synthesis/submodules/system_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: E:/SoC/CRC_board/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: E:/SoC/CRC_board/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: E:/SoC/CRC_board/system/synthesis/submodules/system_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at system_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: E:/SoC/CRC_board/system/synthesis/submodules/system_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at CRC.v(7): object "POLYNOMIAL" differs only in case from object "polynomial" in the same scope File: E:/SoC/CRC_board/system/synthesis/submodules/CRC.v Line: 7
