v 20031231 1
P 0 3000 300 3000 1 0 0
{
T 200 3050 5 8 1 1 0 6 1
pinnumber=2
T 200 2950 5 8 0 1 0 8 1
pinseq=1
T 350 3000 5 8 0 1 0 2 1
pintype=in
T 350 3000 9 8 0 1 0 0 1
pinlabel=A
}
P 0 2600 300 2600 1 0 0
{
T 200 2650 5 8 1 1 0 6 1
pinnumber=3
T 200 2550 5 8 0 1 0 8 1
pinseq=2
T 350 2600 5 8 0 1 0 2 1
pintype=in
T 350 2600 9 8 0 1 0 0 1
pinlabel=B
}
P 0 2200 300 2200 1 0 0
{
T 200 2250 5 8 1 1 0 6 1
pinnumber=4
T 200 2150 5 8 0 1 0 8 1
pinseq=3
T 350 2200 5 8 0 1 0 2 1
pintype=in
T 350 2200 9 8 0 1 0 0 1
pinlabel=C
}
P 0 1800 300 1800 1 0 0
{
T 200 1850 5 8 1 1 0 6 1
pinnumber=5
T 200 1750 5 8 0 1 0 8 1
pinseq=4
T 350 1800 5 8 0 1 0 2 1
pintype=in
T 350 1800 9 8 0 1 0 0 1
pinlabel=D
}
P 0 1400 300 1400 1 0 0
{
T 200 1450 5 8 1 1 0 6 1
pinnumber=9
T 200 1350 5 8 0 1 0 8 1
pinseq=5
T 350 1400 5 8 0 1 0 2 1
pintype=in
T 350 1400 9 8 0 1 0 0 1
pinlabel=E
}
P 0 1000 300 1000 1 0 0
{
T 200 1050 5 8 1 1 0 6 1
pinnumber=10
T 200 950 5 8 0 1 0 8 1
pinseq=6
T 350 1000 5 8 0 1 0 2 1
pintype=in
T 350 1000 9 8 0 1 0 0 1
pinlabel=F
}
P 0 600 300 600 1 0 0
{
T 200 650 5 8 1 1 0 6 1
pinnumber=11
T 200 550 5 8 0 1 0 8 1
pinseq=7
T 350 600 5 8 0 1 0 2 1
pintype=in
T 350 600 9 8 0 1 0 0 1
pinlabel=G
}
P 0 200 300 200 1 0 0
{
T 200 250 5 8 1 1 0 6 1
pinnumber=12
T 200 150 5 8 0 1 0 8 1
pinseq=8
T 350 200 5 8 0 1 0 2 1
pintype=in
T 350 200 9 8 0 1 0 0 1
pinlabel=H
}
L 300 3200 300 0 3 0 0 0 -1 -1
V 1000 1400 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 1050 1400 1300 1400 1 0 1
{
T 1100 1450 5 8 1 1 0 0 1
pinnumber=13
T 1100 1350 5 8 0 1 0 2 1
pinseq=9
T 950 1400 5 8 0 1 0 8 1
pintype=out
T 950 1400 9 8 0 1 0 6 1
pinlabel=/Q
}
P 950 1800 1300 1800 1 0 1
{
T 1100 1850 5 8 1 1 0 0 1
pinnumber=1
T 1100 1750 5 8 0 1 0 2 1
pinseq=10
T 950 1800 5 8 0 1 0 8 1
pintype=out
T 950 1800 9 8 0 1 0 6 1
pinlabel=Q
}
T 600 2000 8 10 1 1 0 0 1
refdes=U?
T 600 2200 5 10 0 0 0 0 1
net=VDD:14
T 600 2400 5 10 0 0 0 0 1
net=VSS:7
T 600 2600 5 10 0 0 0 0 1
device=4068
T 600 3000 5 10 0 0 0 0 1
footprint=DIP14
T 600 3200 5 10 0 0 0 0 1
description=8-input NAND/AND gate
T 600 2800 5 10 0 0 0 0 1
numslots=0
T 600 3400 5 10 0 0 0 0 1
documentation=http://www.semiconductors.philips.com/acrobat/datasheets/HEF4068B_CNV_3.pdf
T 400 1100 9 10 1 0 0 0 1
4068
L 300 1900 700 1900 3 0 0 0 -1 -1
L 300 1300 700 1300 3 0 0 0 -1 -1
A 700 1600 300 270 180 3 0 0 0 -1 -1
