# //  Questa Sim-64
# //  Version 2021.1 win64 Jan 19 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do compile.do
# UVMF_VIP_LIBRARY_HOME = D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip
# UVMF_PROJECT_DIR = D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/project_benches/OR
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 21:47:59 on May 23,2024
# vlog -reportprogress 300 -sv -timescale 1ps/1ps -suppress 2223,2286 D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/project_benches/OR/rtl/verilog/verilog_dut.v 
# -- Compiling module verilog_dut
# 
# Top level modules:
# 	verilog_dut
# End time: 21:47:59 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 21:47:59 on May 23,2024
# vcom -reportprogress 300 D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/project_benches/OR/rtl/vhdl/vhdl_dut.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity vhdl_dut
# -- Compiling architecture rtl of vhdl_dut
# End time: 21:47:59 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 21:47:59 on May 23,2024
# vlog -reportprogress 300 -sv -timescale 1ps/1ps -suppress 2223 -suppress 2286 "+incdir+C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg" -F C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/uvmf_base_pkg_filelist_hdl.f 
# -- Compiling package uvmf_base_pkg_hdl
# 
# Top level modules:
# 	--none--
# End time: 21:47:59 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 21:47:59 on May 23,2024
# vlog -reportprogress 300 -sv -timescale 1ps/1ps -suppress 2223 -suppress 2286 "+incdir+C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg" -F C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/uvmf_base_pkg_filelist_hvl.f 
# -- Compiling package uvmf_base_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package uvmf_base_pkg_hdl
# 
# Top level modules:
# 	--none--
# End time: 21:48:00 on May 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 21:48:00 on May 23,2024
# vlog -reportprogress 300 -sv -timescale 1ps/1ps -suppress 2223,2286 "+incdir+D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/interface_packages/OR_in_pkg" -F D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/interface_packages/OR_in_pkg/OR_in_filelist_hdl.f 
# -- Compiling package OR_in_pkg_hdl
# -- Importing package uvmf_base_pkg_hdl
# 
# Top level modules:
# 	--none--
# End time: 21:48:00 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 21:48:00 on May 23,2024
# vlog -reportprogress 300 -sv -timescale 1ps/1ps -suppress 2223,2286 "+incdir+D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/interface_packages/OR_in_pkg" -F D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/interface_packages/OR_in_pkg/OR_in_filelist_hvl.f 
# -- Compiling package OR_in_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package uvmf_base_pkg_hdl
# -- Importing package uvmf_base_pkg
# -- Importing package OR_in_pkg_hdl
# 
# Top level modules:
# 	--none--
# End time: 21:48:00 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 21:48:00 on May 23,2024
# vlog -reportprogress 300 -sv -timescale 1ps/1ps -suppress 2223,2286 "+incdir+D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/interface_packages/OR_in_pkg" -F D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/interface_packages/OR_in_pkg/OR_in_filelist_xrtl.f 
# -- Compiling package OR_in_if_sv_unit
# -- Importing package uvmf_base_pkg_hdl
# -- Importing package OR_in_pkg_hdl
# -- Compiling interface OR_in_if
# -- Compiling package OR_in_monitor_bfm_sv_unit
# -- Compiling interface OR_in_monitor_bfm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package OR_in_pkg
# -- Importing package uvmf_base_pkg
# -- Compiling package OR_in_driver_bfm_sv_unit
# -- Compiling interface OR_in_driver_bfm
# 
# Top level modules:
# 	--none--
# End time: 21:48:01 on May 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 21:48:01 on May 23,2024
# vlog -reportprogress 300 -sv -timescale 1ps/1ps -suppress 2223,2286 "+incdir+D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/interface_packages/OR_out_pkg" -F D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/interface_packages/OR_out_pkg/OR_out_filelist_hdl.f 
# -- Compiling package OR_out_pkg_hdl
# -- Importing package uvmf_base_pkg_hdl
# 
# Top level modules:
# 	--none--
# End time: 21:48:01 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 21:48:01 on May 23,2024
# vlog -reportprogress 300 -sv -timescale 1ps/1ps -suppress 2223,2286 "+incdir+D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/interface_packages/OR_out_pkg" -F D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/interface_packages/OR_out_pkg/OR_out_filelist_hvl.f 
# -- Compiling package OR_out_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package uvmf_base_pkg_hdl
# -- Importing package uvmf_base_pkg
# -- Importing package OR_out_pkg_hdl
# 
# Top level modules:
# 	--none--
# End time: 21:48:01 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 21:48:01 on May 23,2024
# vlog -reportprogress 300 -sv -timescale 1ps/1ps -suppress 2223,2286 "+incdir+D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/interface_packages/OR_out_pkg" -F D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/interface_packages/OR_out_pkg/OR_out_filelist_xrtl.f 
# -- Compiling package OR_out_if_sv_unit
# -- Importing package uvmf_base_pkg_hdl
# -- Importing package OR_out_pkg_hdl
# -- Compiling interface OR_out_if
# -- Compiling package OR_out_monitor_bfm_sv_unit
# -- Compiling interface OR_out_monitor_bfm
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package OR_out_pkg
# -- Importing package uvmf_base_pkg
# -- Compiling package OR_out_driver_bfm_sv_unit
# -- Compiling interface OR_out_driver_bfm
# 
# Top level modules:
# 	--none--
# End time: 21:48:02 on May 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 21:48:02 on May 23,2024
# vlog -reportprogress 300 -timescale 1ps/1ps "+incdir+D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg" D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/OR_env_pkg.sv 
# -- Compiling package OR_env_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/OR_env_pkg.sv(24): Using implicit +incdir+C:/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Importing package uvmf_base_pkg
# -- Importing package uvmf_base_pkg_hdl
# -- Importing package OR_in_pkg
# -- Importing package OR_in_pkg_hdl
# -- Importing package OR_out_pkg
# -- Importing package OR_out_pkg_hdl
# 
# Top level modules:
# 	--none--
# End time: 21:48:02 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 21:48:02 on May 23,2024
# vlog -reportprogress 300 -sv -timescale 1ps/1ps -suppress 2223 -suppress 2286 "+incdir+D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/project_benches/OR/tb/parameters" D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/project_benches/OR/tb/parameters/OR_parameters_pkg.sv 
# -- Compiling package OR_parameters_pkg
# -- Importing package uvmf_base_pkg_hdl
# 
# Top level modules:
# 	--none--
# End time: 21:48:02 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 21:48:02 on May 23,2024
# vlog -reportprogress 300 -sv -timescale 1ps/1ps -suppress 2223 -suppress 2286 "+incdir+D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/project_benches/OR/tb/sequences" D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/project_benches/OR/tb/sequences/OR_sequences_pkg.sv 
# -- Compiling package OR_sequences_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package uvmf_base_pkg
# -- Importing package uvmf_base_pkg_hdl
# -- Importing package OR_in_pkg
# -- Importing package OR_in_pkg_hdl
# -- Importing package OR_out_pkg
# -- Importing package OR_out_pkg_hdl
# -- Importing package OR_parameters_pkg
# -- Importing package OR_env_pkg
# 
# Top level modules:
# 	--none--
# End time: 21:48:03 on May 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 21:48:03 on May 23,2024
# vlog -reportprogress 300 -sv -timescale 1ps/1ps -suppress 2223 -suppress 2286 "+incdir+D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/project_benches/OR/tb/tests" D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/project_benches/OR/tb/tests/OR_tests_pkg.sv 
# -- Compiling package OR_tests_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package uvmf_base_pkg
# -- Importing package uvmf_base_pkg_hdl
# -- Importing package OR_parameters_pkg
# -- Importing package OR_env_pkg
# -- Importing package OR_in_pkg
# -- Importing package OR_in_pkg_hdl
# -- Importing package OR_out_pkg
# -- Importing package OR_out_pkg_hdl
# -- Importing package OR_sequences_pkg
# 
# Top level modules:
# 	--none--
# End time: 21:48:03 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 21:48:03 on May 23,2024
# vlog -reportprogress 300 -sv -timescale 1ps/1ps -suppress 2223 -suppress 2286 "+incdir+D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/project_benches/OR/tb/testbench" -F D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/project_benches/OR/tb/testbench/top_filelist_hdl.f 
# -- Compiling module hdl_top
# -- Importing package OR_parameters_pkg
# -- Importing package uvmf_base_pkg_hdl
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# 
# Top level modules:
# 	hdl_top
# End time: 21:48:03 on May 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 21:48:03 on May 23,2024
# vlog -reportprogress 300 -sv -timescale 1ps/1ps -suppress 2223 -suppress 2286 "+incdir+D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/project_benches/OR/tb/testbench" -F D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/project_benches/OR/tb/testbench/top_filelist_hvl.f 
# -- Compiling module hvl_top
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package OR_tests_pkg
# -- Importing package uvmf_base_pkg
# -- Importing package uvmf_base_pkg_hdl
# -- Importing package OR_parameters_pkg
# -- Importing package OR_env_pkg
# -- Importing package OR_in_pkg
# -- Importing package OR_in_pkg_hdl
# -- Importing package OR_out_pkg
# -- Importing package OR_out_pkg_hdl
# -- Importing package OR_sequences_pkg
# 
# Top level modules:
# 	hvl_top
# End time: 21:48:04 on May 23,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 21:48:04 on May 23,2024
# vopt -reportprogress 300 hvl_top hdl_top -o optimized_batch_top_tb 
# 
# Top level modules:
# 	hvl_top
# 	hdl_top
# 
# Analyzing design...
# -- Loading module hvl_top
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package OR_tests_pkg
# -- Importing package uvmf_base_pkg
# -- Importing package uvmf_base_pkg_hdl
# -- Importing package OR_parameters_pkg
# -- Importing package OR_env_pkg
# -- Importing package OR_in_pkg
# -- Importing package OR_in_pkg_hdl
# -- Importing package OR_out_pkg
# -- Importing package OR_out_pkg_hdl
# -- Importing package OR_sequences_pkg
# -- Loading module hdl_top
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface OR_in_if
# -- Loading interface OR_out_if
# -- Loading interface OR_in_monitor_bfm
# -- Loading interface OR_in_driver_bfm
# -- Loading interface OR_out_monitor_bfm
# -- Loading interface OR_out_driver_bfm
# -- Loading module verilog_dut
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity vhdl_dut
# -- Loading architecture rtl of vhdl_dut
# Optimizing 33 design-units (inlining 3/8 module instances, 0/1 architecture instances):
# -- Optimizing architecture rtl of vhdl_dut
# -- Optimizing package uvmf_base_pkg_hdl(fast)
# -- Optimizing package OR_parameters_pkg(fast)
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package OR_in_pkg_hdl(fast)
# -- Optimizing package OR_in_if_sv_unit(fast)
# -- Optimizing package OR_out_pkg_hdl(fast)
# -- Optimizing package OR_out_if_sv_unit(fast)
# -- Optimizing package OR_in_monitor_bfm_sv_unit(fast)
# -- Optimizing package uvmf_base_pkg(fast)
# -- Optimizing package OR_in_pkg(fast)
# -- Optimizing package OR_in_driver_bfm_sv_unit(fast)
# -- Optimizing package OR_out_monitor_bfm_sv_unit(fast)
# -- Optimizing package OR_out_pkg(fast)
# -- Optimizing package OR_out_driver_bfm_sv_unit(fast)
# -- Optimizing package OR_env_pkg(fast)
# -- Optimizing package OR_sequences_pkg(fast)
# -- Optimizing package OR_tests_pkg(fast)
# -- Optimizing interface OR_in_driver_bfm(fast__1)
# -- Inlining interface OR_in_if(fast__1)
# -- Inlining interface OR_out_if(fast__1)
# -- Inlining module verilog_dut(fast)
# -- Optimizing module hdl_top(fast)
# ** Warning: D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/project_benches/OR/tb/testbench/hdl_top.sv(62): (vopt-2685) [TFMPC] - Too few port connections for 'OR_in_agent_bus'.  Expected 4, found 2.
# ** Warning: D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/project_benches/OR/tb/testbench/hdl_top.sv(62): (vopt-2718) [TFMPC] - Missing connection for port 'b'.
# ** Warning: D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/project_benches/OR/tb/testbench/hdl_top.sv(62): (vopt-2718) [TFMPC] - Missing connection for port 'a'.
# ** Warning: D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/project_benches/OR/tb/testbench/hdl_top.sv(67): (vopt-2685) [TFMPC] - Too few port connections for 'OR_out_agent_bus'.  Expected 3, found 2.
# ** Warning: D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/project_benches/OR/tb/testbench/hdl_top.sv(67): (vopt-2718) [TFMPC] - Missing connection for port 'y'.
# -- Optimizing interface OR_in_monitor_bfm(fast__1)
# -- Optimizing interface OR_out_monitor_bfm(fast__1)
# -- Optimizing module hvl_top(fast)
# -- Optimizing interface OR_out_driver_bfm(fast)
# -- Optimizing interface OR_out_monitor_bfm(fast)
# -- Optimizing interface OR_in_driver_bfm(fast)
# -- Optimizing interface OR_in_monitor_bfm(fast)
# -- Optimizing interface OR_out_if(fast)
# -- Optimizing interface OR_in_if(fast)
# Optimized design name is optimized_batch_top_tb
# End time: 21:48:06 on May 23,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 5
# QuestaSim-64 vopt 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 21:48:06 on May 23,2024
# vopt -reportprogress 300 "+acc" hvl_top hdl_top -o optimized_debug_top_tb 
# 
# Top level modules:
# 	hvl_top
# 	hdl_top
# 
# Analyzing design...
# -- Loading module hvl_top
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package OR_tests_pkg
# -- Importing package uvmf_base_pkg
# -- Importing package uvmf_base_pkg_hdl
# -- Importing package OR_parameters_pkg
# -- Importing package OR_env_pkg
# -- Importing package OR_in_pkg
# -- Importing package OR_in_pkg_hdl
# -- Importing package OR_out_pkg
# -- Importing package OR_out_pkg_hdl
# -- Importing package OR_sequences_pkg
# -- Loading module hdl_top
# -- Loading package mtiUvm.questa_uvm_pkg
# -- Loading interface OR_in_if
# -- Loading interface OR_out_if
# -- Loading interface OR_in_monitor_bfm
# -- Loading interface OR_in_driver_bfm
# -- Loading interface OR_out_monitor_bfm
# -- Loading interface OR_out_driver_bfm
# -- Loading module verilog_dut
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity vhdl_dut
# -- Loading architecture rtl of vhdl_dut
# Optimizing 33 design-units (inlining 0/8 module instances, 0/1 architecture instances):
# -- Optimizing architecture rtl of vhdl_dut
# -- Optimizing package uvmf_base_pkg_hdl(fast)
# -- Optimizing package OR_parameters_pkg(fast)
# -- Optimizing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)(fast)
# -- Optimizing package mtiUvm.questa_uvm_pkg(fast)
# -- Optimizing package OR_in_pkg_hdl(fast)
# -- Optimizing package OR_in_if_sv_unit(fast)
# -- Optimizing package OR_out_pkg_hdl(fast)
# -- Optimizing package OR_out_if_sv_unit(fast)
# -- Optimizing package OR_in_monitor_bfm_sv_unit(fast)
# -- Optimizing package uvmf_base_pkg(fast)
# -- Optimizing package OR_in_pkg(fast)
# -- Optimizing package OR_in_driver_bfm_sv_unit(fast)
# -- Optimizing package OR_out_monitor_bfm_sv_unit(fast)
# -- Optimizing package OR_out_pkg(fast)
# -- Optimizing package OR_out_driver_bfm_sv_unit(fast)
# -- Optimizing package OR_env_pkg(fast)
# -- Optimizing package OR_sequences_pkg(fast)
# -- Optimizing package OR_tests_pkg(fast)
# -- Optimizing interface OR_in_driver_bfm(fast__1)
# -- Optimizing interface OR_in_monitor_bfm(fast__1)
# -- Optimizing interface OR_out_monitor_bfm(fast__1)
# -- Optimizing module hdl_top(fast)
# ** Warning: D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/project_benches/OR/tb/testbench/hdl_top.sv(62): (vopt-2685) [TFMPC] - Too few port connections for 'OR_in_agent_bus'.  Expected 4, found 2.
# ** Warning: D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/project_benches/OR/tb/testbench/hdl_top.sv(62): (vopt-2718) [TFMPC] - Missing connection for port 'b'.
# ** Warning: D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/project_benches/OR/tb/testbench/hdl_top.sv(62): (vopt-2718) [TFMPC] - Missing connection for port 'a'.
# ** Warning: D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/project_benches/OR/tb/testbench/hdl_top.sv(67): (vopt-2685) [TFMPC] - Too few port connections for 'OR_out_agent_bus'.  Expected 3, found 2.
# ** Warning: D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/project_benches/OR/tb/testbench/hdl_top.sv(67): (vopt-2718) [TFMPC] - Missing connection for port 'y'.
# -- Optimizing module verilog_dut(fast)
# -- Optimizing interface OR_in_if(fast__1)
# -- Optimizing interface OR_out_if(fast__1)
# -- Optimizing module hvl_top(fast)
# -- Optimizing interface OR_out_driver_bfm(fast)
# -- Optimizing interface OR_out_monitor_bfm(fast)
# -- Optimizing interface OR_in_driver_bfm(fast)
# -- Optimizing interface OR_in_monitor_bfm(fast)
# -- Optimizing interface OR_out_if(fast)
# -- Optimizing interface OR_in_if(fast)
# Optimized design name is optimized_debug_top_tb
# End time: 21:48:08 on May 23,2024, Elapsed time: 0:00:02
# Errors: 0, Warnings: 5
#  do run.do
# vsim -i -sv_seed random "+UVM_TESTNAME=test_top" "+UVM_VERBOSITY=UVM_HIGH" -permit_unmatched_virtual_intf "+notimingchecks" -suppress 8887 -uvmcontrol=all -msgmode both -classdebug -assertdebug "+uvm_set_config_int=*,enable_transaction_viewing,1" -do " set NoQuitOnFinish 1; onbreak {resume}; run 0; do wave.do; set PrefSource(OpenOnBreak) 0; radix hex showbase; " optimized_debug_top_tb 
# Start time: 21:48:09 on May 23,2024
# Loading sv_std.std
# Loading work.OR_out_driver_bfm(fast)
# Loading work.OR_out_monitor_bfm(fast)
# Loading work.uvmf_base_pkg_hdl(fast)
# Loading work.OR_out_pkg_hdl(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.uvmf_base_pkg(fast)
# Loading work.OR_out_pkg(fast)
# Loading work.OR_in_driver_bfm(fast)
# Loading work.OR_in_monitor_bfm(fast)
# Loading work.OR_in_pkg_hdl(fast)
# Loading work.OR_in_pkg(fast)
# Loading work.OR_env_pkg(fast)
# Loading work.OR_parameters_pkg(fast)
# Loading work.OR_sequences_pkg(fast)
# Loading work.OR_tests_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.hvl_top(fast)
# Loading work.hdl_top(fast)
# Loading work.OR_in_if_sv_unit(fast)
# Loading work.OR_in_if(fast__1)
# Loading work.OR_out_if_sv_unit(fast)
# Loading work.OR_out_if(fast__1)
# Loading work.OR_in_monitor_bfm_sv_unit(fast)
# Loading work.OR_in_monitor_bfm(fast__1)
# Loading work.OR_out_monitor_bfm_sv_unit(fast)
# Loading work.OR_out_monitor_bfm(fast__1)
# Loading work.OR_in_driver_bfm_sv_unit(fast)
# Loading work.OR_in_driver_bfm(fast__1)
# Loading work.verilog_dut(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.vhdl_dut(rtl)#1
# Loading C:/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# Sv_Seed = 3969118353
#  set NoQuitOnFinish 1
# 1
#  onbreak {resume}
#  run 0
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# ----------------------------------------------------------------
# //  UVM Framework 
# //  Version 2023.4
# //  (C) 2013-2023 Siemens Corporation
# //  Digital Industries Software
# //  Siemens EDA
# //  All Rights Reserved.
# ----------------------------------------------------------------
# 
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(all)
# UVM_INFO @ 0.000ns: reporter [RNTST] Running test test_top...
# UVM_INFO @ 0.000ns: reporter [UVM_CMDLINE_PROC] Applying config setting from the command line: +uvm_set_config_int=*,enable_transaction_viewing,1
# UVM_WARNING D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_env_configuration.svh(61) @ 0.000ns: reporter [COVERAGE_MODEL_REVIEW] A covergroup has been constructed which may need review because of either generation or re-generation with merging.  Please note that configuration variables added as a result of re-generation and merging are not automatically added to the covergroup.  Remove this warning after the covergroup has been reviewed.
# UVM_WARNING D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(71) @ 0.000ns: uvm_test_top.environment.OR_pred [PREDICTOR_REVIEW] This predictor has been created either through generation or re-generation with merging.  Remove this warning after the predictor has been reviewed.
# 
#### Factory Configuration (*)
# 
#   No instance or type overrides are registered with this factory
# 
# All types registered with the factory: 71 total
# (types without type names will not be printed)
# 
#   Type Name
#   ---------
#   OR_bench_sequence_base
#   OR_env_configuration
#   OR_environment
#   example_derived_test
#   example_derived_test_sequence
#   questa_uvm_recorder
#   register_test
#   register_test_sequence
#   test_top
# (*) Types with no associated type name will be printed as <unknown>
# 
####
# 
# UVM_INFO @ 0.000ns: reporter [UVMTOP] UVM testbench topology:
# ----------------------------------------------------------------------------
# Name                            Type                             Size  Value
# ----------------------------------------------------------------------------
# uvm_test_top                    test_top                         -     @477 
#   environment                   OR_environment                   -     @500 
#     OR_in_agent                 uvm_agent                        -     @525 
#       OR_in_agent_driver        uvm_driver #(REQ,RSP)            -     @807 
#         rsp_port                uvm_analysis_port                -     @822 
#           recording_detail      integral                         32    'd1  
#         seq_item_port           uvm_seq_item_pull_port           -     @814 
#           recording_detail      integral                         32    'd1  
#         recording_detail        integral                         32    'd1  
#       OR_in_agent_monitor       uvm_monitor                      -     @680 
#         monitored_ap            uvm_analysis_port                -     @830 
#           recording_detail      integral                         32    'd1  
#         recording_detail        integral                         32    'd1  
#       monitored_ap              uvm_analysis_port                -     @687 
#         recording_detail        integral                         32    'd1  
#       sequencer                 uvm_sequencer                    -     @695 
#         rsp_export              uvm_analysis_export              -     @702 
#           recording_detail      integral                         32    'd1  
#         seq_item_export         uvm_seq_item_pull_imp            -     @796 
#           recording_detail      integral                         32    'd1  
#         recording_detail        integral                         32    'd1  
#         arbitration_queue       array                            0     -    
#         lock_queue              array                            0     -    
#         num_last_reqs           integral                         32    'd1  
#         num_last_rsps           integral                         32    'd1  
#       recording_detail          integral                         32    'd1  
#     OR_out_agent                uvm_agent                        -     @532 
#       OR_out_agent_monitor      uvm_monitor                      -     @845 
#         monitored_ap            uvm_analysis_port                -     @860 
#           recording_detail      integral                         32    'd1  
#         recording_detail        integral                         32    'd1  
#       monitored_ap              uvm_analysis_port                -     @852 
#         recording_detail        integral                         32    'd1  
#       recording_detail          integral                         32    'd1  
#     OR_pred                     uvm_component                    -     @539 
#       OR_in_agent_ae            uvm_analysis_imp_OR_in_agent_ae  -     @868 
#         recording_detail        integral                         32    'd1  
#       OR_sb_ap                  uvm_analysis_port                -     @876 
#         recording_detail        integral                         32    'd1  
#       recording_detail          integral                         32    'd1  
#     OR_sb                       uvm_scoreboard                   -     @546 
#       actual_analysis_export    uvm_analysis_imp_actual          -     @561 
#         recording_detail        integral                         32    'd1  
#       expected_analysis_export  uvm_analysis_imp_expected        -     @553 
#         recording_detail        integral                         32    'd1  
#       recording_detail          integral                         32    'd1  
#     vsqr                        uvm_sequencer                    -     @569 
#       rsp_export                uvm_analysis_export              -     @576 
#         recording_detail        integral                         32    'd1  
#       seq_item_export           uvm_seq_item_pull_imp            -     @670 
#         recording_detail        integral                         32    'd1  
#       recording_detail          integral                         32    'd1  
#       arbitration_queue         array                            0     -    
#       lock_queue                array                            0     -    
#       num_last_reqs             integral                         32    'd1  
#       num_last_rsps             integral                         32    'd1  
#     recording_detail            integral                         32    'd1  
#   recording_detail              integral                         32    'd1  
# ----------------------------------------------------------------------------
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(339) @ 0.000ns: reporter [Questa UVM] End Of Elaboration
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_test_base.svh(123) @ 0.000ns: uvm_test_top [CFG] 
# 
# 
#  do wave.do
#  set PrefSource(OpenOnBreak) 0
# 0
#  radix hex showbase
# hexadecimal showbase
#  
run -all
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 49.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 49.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 49.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 49.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 49.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 49.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 49.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 99.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 99.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 99.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 99.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 99.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 99.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 99.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 149.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 149.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 149.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 149.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 149.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 149.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 149.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 199.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 199.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 199.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 199.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 199.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 199.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 199.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# **************************************************************************
# * Questa UVM Transaction Recording Turned ON.                            *
# * recording_detail has been set.                                         *
# *  To turn off, set 'recording_detail' to off:                           *
# * uvm_config_db#(int)            ::set(null, "", "recording_detail", 0); *
# * uvm_config_db#(uvm_bitstream_t)::set(null, "", "recording_detail", 0); *
# **************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 249.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 249.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 249.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 249.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 249.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 249.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 249.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/interface_packages/OR_in_pkg/src/OR_in_random_sequence.svh(53) @ 249.000ns: uvm_test_top.environment.OR_in_agent.sequencer@@OR_in_agent_random_seq [SEQ] Response:a:0x00 b:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/interface_packages/OR_in_pkg/src/OR_in_random_sequence.svh(53) @ 289.000ns: uvm_test_top.environment.OR_in_agent.sequencer@@OR_in_agent_random_seq [SEQ] Response:a:0x00 b:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 299.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 299.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 299.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 299.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 299.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 299.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 299.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/interface_packages/OR_in_pkg/src/OR_in_random_sequence.svh(53) @ 329.000ns: uvm_test_top.environment.OR_in_agent.sequencer@@OR_in_agent_random_seq [SEQ] Response:a:0x00 b:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 349.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 349.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 349.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 349.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 349.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 349.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 349.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/interface_packages/OR_in_pkg/src/OR_in_random_sequence.svh(53) @ 369.000ns: uvm_test_top.environment.OR_in_agent.sequencer@@OR_in_agent_random_seq [SEQ] Response:a:0x00 b:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 399.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 399.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 399.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 399.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 399.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 399.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 399.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/interface_packages/OR_in_pkg/src/OR_in_random_sequence.svh(53) @ 409.000ns: uvm_test_top.environment.OR_in_agent.sequencer@@OR_in_agent_random_seq [SEQ] Response:a:0x00 b:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 449.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 449.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 449.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 449.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 449.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 449.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 449.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/interface_packages/OR_in_pkg/src/OR_in_random_sequence.svh(53) @ 449.000ns: uvm_test_top.environment.OR_in_agent.sequencer@@OR_in_agent_random_seq [SEQ] Response:a:0x00 b:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/interface_packages/OR_in_pkg/src/OR_in_random_sequence.svh(53) @ 489.000ns: uvm_test_top.environment.OR_in_agent.sequencer@@OR_in_agent_random_seq [SEQ] Response:a:0x00 b:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 499.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 499.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 499.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 499.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 499.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 499.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 499.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/interface_packages/OR_in_pkg/src/OR_in_random_sequence.svh(53) @ 529.000ns: uvm_test_top.environment.OR_in_agent.sequencer@@OR_in_agent_random_seq [SEQ] Response:a:0x00 b:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 549.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 549.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 549.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 549.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 549.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 549.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 549.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/interface_packages/OR_in_pkg/src/OR_in_random_sequence.svh(53) @ 569.000ns: uvm_test_top.environment.OR_in_agent.sequencer@@OR_in_agent_random_seq [SEQ] Response:a:0x00 b:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 599.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 599.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 599.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 599.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 599.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 599.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 599.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/interface_packages/OR_in_pkg/src/OR_in_random_sequence.svh(53) @ 609.000ns: uvm_test_top.environment.OR_in_agent.sequencer@@OR_in_agent_random_seq [SEQ] Response:a:0x00 b:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 649.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 649.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 649.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 649.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 649.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 649.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 649.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/interface_packages/OR_in_pkg/src/OR_in_random_sequence.svh(53) @ 649.000ns: uvm_test_top.environment.OR_in_agent.sequencer@@OR_in_agent_random_seq [SEQ] Response:a:0x00 b:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/interface_packages/OR_in_pkg/src/OR_in_random_sequence.svh(53) @ 689.000ns: uvm_test_top.environment.OR_in_agent.sequencer@@OR_in_agent_random_seq [SEQ] Response:a:0x00 b:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 699.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 699.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 699.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 699.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 699.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 699.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 699.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/interface_packages/OR_in_pkg/src/OR_in_random_sequence.svh(53) @ 729.000ns: uvm_test_top.environment.OR_in_agent.sequencer@@OR_in_agent_random_seq [SEQ] Response:a:0x00 b:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 749.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 749.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 749.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 749.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 749.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 749.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 749.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/interface_packages/OR_in_pkg/src/OR_in_random_sequence.svh(53) @ 769.000ns: uvm_test_top.environment.OR_in_agent.sequencer@@OR_in_agent_random_seq [SEQ] Response:a:0x00 b:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 799.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 799.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 799.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 799.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 799.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 799.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 799.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/interface_packages/OR_in_pkg/src/OR_in_random_sequence.svh(53) @ 809.000ns: uvm_test_top.environment.OR_in_agent.sequencer@@OR_in_agent_random_seq [SEQ] Response:a:0x00 b:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 849.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 849.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 849.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 849.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 849.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 849.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 849.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/interface_packages/OR_in_pkg/src/OR_in_random_sequence.svh(53) @ 849.000ns: uvm_test_top.environment.OR_in_agent.sequencer@@OR_in_agent_random_seq [SEQ] Response:a:0x00 b:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/interface_packages/OR_in_pkg/src/OR_in_random_sequence.svh(53) @ 889.000ns: uvm_test_top.environment.OR_in_agent.sequencer@@OR_in_agent_random_seq [SEQ] Response:a:0x00 b:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 899.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 899.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 899.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 899.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 899.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 899.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 899.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/interface_packages/OR_in_pkg/src/OR_in_random_sequence.svh(53) @ 929.000ns: uvm_test_top.environment.OR_in_agent.sequencer@@OR_in_agent_random_seq [SEQ] Response:a:0x00 b:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 949.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 949.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 949.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 949.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 949.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 949.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 949.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/interface_packages/OR_in_pkg/src/OR_in_random_sequence.svh(53) @ 969.000ns: uvm_test_top.environment.OR_in_agent.sequencer@@OR_in_agent_random_seq [SEQ] Response:a:0x00 b:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 999.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 999.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 999.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 999.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 999.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 999.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 999.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/interface_packages/OR_in_pkg/src/OR_in_random_sequence.svh(53) @ 1009.000ns: uvm_test_top.environment.OR_in_agent.sequencer@@OR_in_agent_random_seq [SEQ] Response:a:0x00 b:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 1049.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 1049.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 1049.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 1049.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1049.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1049.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1049.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/interface_packages/OR_in_pkg/src/OR_in_random_sequence.svh(53) @ 1049.000ns: uvm_test_top.environment.OR_in_agent.sequencer@@OR_in_agent_random_seq [SEQ] Response:a:0x00 b:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/interface_packages/OR_in_pkg/src/OR_in_random_sequence.svh(53) @ 1089.000ns: uvm_test_top.environment.OR_in_agent.sequencer@@OR_in_agent_random_seq [SEQ] Response:a:0x00 b:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 1099.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 1099.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 1099.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 1099.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1099.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1099.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1099.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/interface_packages/OR_in_pkg/src/OR_in_random_sequence.svh(53) @ 1129.000ns: uvm_test_top.environment.OR_in_agent.sequencer@@OR_in_agent_random_seq [SEQ] Response:a:0x00 b:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 1149.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 1149.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 1149.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 1149.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1149.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1149.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1149.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/interface_packages/OR_in_pkg/src/OR_in_random_sequence.svh(53) @ 1169.000ns: uvm_test_top.environment.OR_in_agent.sequencer@@OR_in_agent_random_seq [SEQ] Response:a:0x00 b:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 1199.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 1199.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 1199.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 1199.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1199.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1199.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1199.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/interface_packages/OR_in_pkg/src/OR_in_random_sequence.svh(53) @ 1209.000ns: uvm_test_top.environment.OR_in_agent.sequencer@@OR_in_agent_random_seq [SEQ] Response:a:0x00 b:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 1249.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 1249.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 1249.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 1249.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1249.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1249.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1249.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 1299.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 1299.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 1299.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 1299.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1299.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1299.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1299.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 1349.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 1349.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 1349.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 1349.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1349.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1349.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1349.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 1399.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 1399.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 1399.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 1399.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1399.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1399.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1399.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 1449.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 1449.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 1449.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 1449.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1449.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1449.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1449.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 1499.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 1499.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 1499.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 1499.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1499.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1499.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1499.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 1549.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 1549.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 1549.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 1549.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1549.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1549.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1549.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 1599.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 1599.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 1599.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 1599.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1599.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1599.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1599.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 1649.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 1649.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 1649.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 1649.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1649.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1649.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1649.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 1699.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 1699.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 1699.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 1699.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1699.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1699.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1699.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 1749.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 1749.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 1749.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 1749.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1749.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1749.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1749.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 1799.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 1799.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 1799.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 1799.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1799.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1799.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1799.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 1849.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 1849.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 1849.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 1849.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1849.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1849.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1849.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 1899.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 1899.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 1899.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 1899.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1899.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1899.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1899.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 1949.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 1949.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 1949.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 1949.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1949.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1949.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1949.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 1999.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 1999.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 1999.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 1999.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1999.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 1999.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 1999.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 2049.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 2049.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 2049.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 2049.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2049.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2049.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2049.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 2099.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 2099.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 2099.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 2099.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2099.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2099.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2099.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 2149.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 2149.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 2149.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 2149.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2149.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2149.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2149.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 2199.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 2199.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 2199.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 2199.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2199.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2199.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2199.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 2249.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 2249.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 2249.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 2249.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2249.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2249.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2249.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 2299.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 2299.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 2299.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 2299.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2299.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2299.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2299.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 2349.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 2349.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 2349.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 2349.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2349.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2349.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2349.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 2399.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 2399.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 2399.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 2399.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2399.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2399.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2399.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 2449.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 2449.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 2449.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 2449.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2449.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2449.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2449.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 2499.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 2499.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 2499.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 2499.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2499.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2499.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2499.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 2549.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 2549.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 2549.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 2549.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2549.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2549.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2549.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 2599.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 2599.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 2599.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 2599.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2599.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2599.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2599.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 2649.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 2649.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 2649.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 2649.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2649.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2649.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2649.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 2699.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 2699.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 2699.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 2699.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2699.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2699.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2699.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 2749.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 2749.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 2749.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 2749.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2749.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2749.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2749.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 2799.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 2799.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 2799.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 2799.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2799.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2799.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2799.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 2849.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 2849.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 2849.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 2849.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2849.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2849.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2849.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 2899.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 2899.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 2899.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 2899.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2899.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2899.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2899.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 2949.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 2949.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 2949.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 2949.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2949.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2949.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2949.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 2999.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 2999.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 2999.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 2999.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2999.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 2999.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 2999.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 3049.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 3049.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 3049.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 3049.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3049.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3049.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3049.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 3099.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 3099.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 3099.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 3099.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3099.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3099.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3099.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 3149.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 3149.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 3149.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 3149.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3149.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3149.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3149.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 3199.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 3199.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 3199.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 3199.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3199.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3199.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3199.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 3249.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 3249.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 3249.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 3249.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3249.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3249.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3249.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 3299.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 3299.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 3299.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 3299.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3299.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3299.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3299.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 3349.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 3349.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 3349.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 3349.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3349.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3349.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3349.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 3399.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 3399.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 3399.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 3399.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3399.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3399.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3399.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 3449.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 3449.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 3449.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 3449.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3449.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3449.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3449.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 3499.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 3499.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 3499.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 3499.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3499.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3499.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3499.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 3549.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 3549.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 3549.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 3549.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3549.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3549.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3549.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 3599.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 3599.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 3599.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 3599.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3599.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3599.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3599.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 3649.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 3649.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 3649.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 3649.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3649.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3649.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3649.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 3699.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 3699.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 3699.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 3699.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3699.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3699.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3699.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 3749.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 3749.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 3749.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 3749.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3749.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3749.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3749.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 3799.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 3799.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 3799.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 3799.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3799.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3799.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3799.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 3849.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 3849.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 3849.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 3849.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3849.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3849.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3849.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 3899.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 3899.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 3899.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 3899.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3899.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3899.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3899.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 3949.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 3949.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 3949.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 3949.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3949.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3949.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3949.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 3999.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 3999.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 3999.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 3999.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3999.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 3999.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 3999.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 4049.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 4049.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 4049.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 4049.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4049.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4049.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4049.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 4099.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 4099.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 4099.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 4099.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4099.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4099.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4099.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 4149.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 4149.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 4149.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 4149.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4149.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4149.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4149.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 4199.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 4199.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 4199.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 4199.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4199.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4199.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4199.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 4249.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 4249.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 4249.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 4249.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4249.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4249.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4249.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 4299.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 4299.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 4299.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 4299.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4299.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4299.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4299.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 4349.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 4349.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 4349.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 4349.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4349.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4349.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4349.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 4399.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 4399.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 4399.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 4399.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4399.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4399.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4399.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 4449.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 4449.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 4449.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 4449.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4449.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4449.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4449.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 4499.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 4499.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 4499.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 4499.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4499.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4499.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4499.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 4549.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 4549.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 4549.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 4549.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4549.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4549.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4549.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 4599.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 4599.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 4599.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 4599.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4599.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4599.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4599.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 4649.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 4649.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 4649.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 4649.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4649.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4649.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4649.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 4699.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 4699.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 4699.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 4699.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4699.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4699.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4699.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 4749.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 4749.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 4749.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 4749.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4749.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4749.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4749.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 4799.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 4799.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 4799.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 4799.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4799.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4799.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4799.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 4849.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 4849.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 4849.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 4849.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4849.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4849.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4849.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 4899.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 4899.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 4899.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 4899.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4899.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4899.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4899.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 4949.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 4949.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 4949.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 4949.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4949.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4949.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4949.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 4999.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 4999.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 4999.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 4999.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4999.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 4999.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 4999.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 5049.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 5049.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 5049.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 5049.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 5049.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 5049.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 5049.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 5099.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 5099.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 5099.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 5099.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 5099.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 5099.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 5099.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 5149.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 5149.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 5149.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 5149.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 5149.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 5149.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 5149.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(91) @ 5199.000ns: uvm_test_top.environment.OR_pred [PRED] Transaction Received through OR_in_agent_ae
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(96) @ 5199.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(97) @ 5199.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] UVMF_CHANGE_ME: The OR_predictor::write_OR_in_agent_ae function needs to be completed with DUT prediction model
# UVM_INFO D:/github/basic-verilog-component/Basic_Logic_Components/OR_Gate/tb/uvmf/verification_ip/environment_packages/OR_env_pkg/src/OR_predictor.svh(98) @ 5199.000ns: uvm_test_top.environment.OR_pred [UNIMPLEMENTED_PREDICTOR_MODEL] ******************************************************************************************************
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 5199.000ns: uvm_test_top.environment.OR_in_agent.OR_in_agent_monitor [MON] a:0x00 b:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_in_order_scoreboard.svh(115) @ 5199.000ns: uvm_test_top.environment.OR_sb [SCBD] MATCH! - EXPECTED: y:0x00 ACTUAL: y:0x00 
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_monitor_base.svh(162) @ 5199.000ns: uvm_test_top.environment.OR_out_agent.OR_out_agent_monitor [MON] y:0x00 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 5209.000ns: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO C:\UVMF_2023.4\UVMF_2023.4/uvmf_base_pkg/src/uvmf_scoreboard_base.svh(251) @ 5209.000ns: uvm_test_top.environment.OR_sb [SCBD] SCOREBOARD_RESULTS:  PREDICTED_TRANSACTIONS=104 MATCHES=104 MISMATCHES=0
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  762
# UVM_WARNING :    2
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [CFG]     1
# [COVERAGE_MODEL_REVIEW]     1
# [MON]   208
# [PRED]   104
# [PREDICTOR_REVIEW]     1
# [Questa UVM]     3
# [RNTST]     1
# [SCBD]   105
# [SEQ]    25
# [TEST_DONE]     1
# [UNIMPLEMENTED_PREDICTOR_MODEL]   312
# [UVMTOP]     1
# [UVM_CMDLINE_PROC]     1
# ** Note: $finish    : C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 5209 ns  Iteration: 60  Instance: /hvl_top
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# End time: 21:48:41 on May 23,2024, Elapsed time: 0:00:32
# Errors: 0, Warnings: 0
