

================================================================
== Vivado HLS Report for 'load'
================================================================
* Date:           Tue May 19 12:10:46 2020

* Version:        2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)
* Project:        project
* Solution:       load
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 4.371 ns |   0.42 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- load_epoch  |        ?|        ?|         2|          1|          1|     ?|    yes   |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       59|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |       30|      -|     1415|     1585|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       98|    -|
|Register             |        -|      -|       43|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |       30|      0|     1458|     1742|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        2|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------+-----------------+---------+-------+------+------+-----+
    |      Instance     |      Module     | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +-------------------+-----------------+---------+-------+------+------+-----+
    |load_from_m_axi_U  |load_from_m_axi  |       30|      0|  1415|  1585|    0|
    +-------------------+-----------------+---------+-------+------+------+-----+
    |Total              |                 |       30|      0|  1415|  1585|    0|
    +-------------------+-----------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_156_p2                       |     +    |      0|  0|  31|          31|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln36_fu_151_p2               |   icmp   |      0|  0|  20|          32|          32|
    |ap_block_state9_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  59|          68|          38|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  47|         10|    1|         10|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |from_blk_n_AR            |   9|          2|    1|          2|
    |from_blk_n_R             |   9|          2|    1|          2|
    |i_0_reg_115              |   9|          2|   31|         62|
    |to_fifo_V_blk_n          |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  98|         21|   36|         81|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_0_reg_115              |  31|   0|   31|          0|
    |icmp_ln36_reg_183        |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  43|   0|   43|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |     load     | return value |
|ap_rst_n             |  in |    1| ap_ctrl_hs |     load     | return value |
|ap_start             |  in |    1| ap_ctrl_hs |     load     | return value |
|ap_done              | out |    1| ap_ctrl_hs |     load     | return value |
|ap_idle              | out |    1| ap_ctrl_hs |     load     | return value |
|ap_ready             | out |    1| ap_ctrl_hs |     load     | return value |
|m_axi_from_AWVALID   | out |    1|    m_axi   |     from     |    pointer   |
|m_axi_from_AWREADY   |  in |    1|    m_axi   |     from     |    pointer   |
|m_axi_from_AWADDR    | out |   64|    m_axi   |     from     |    pointer   |
|m_axi_from_AWID      | out |    1|    m_axi   |     from     |    pointer   |
|m_axi_from_AWLEN     | out |    8|    m_axi   |     from     |    pointer   |
|m_axi_from_AWSIZE    | out |    3|    m_axi   |     from     |    pointer   |
|m_axi_from_AWBURST   | out |    2|    m_axi   |     from     |    pointer   |
|m_axi_from_AWLOCK    | out |    2|    m_axi   |     from     |    pointer   |
|m_axi_from_AWCACHE   | out |    4|    m_axi   |     from     |    pointer   |
|m_axi_from_AWPROT    | out |    3|    m_axi   |     from     |    pointer   |
|m_axi_from_AWQOS     | out |    4|    m_axi   |     from     |    pointer   |
|m_axi_from_AWREGION  | out |    4|    m_axi   |     from     |    pointer   |
|m_axi_from_AWUSER    | out |    1|    m_axi   |     from     |    pointer   |
|m_axi_from_WVALID    | out |    1|    m_axi   |     from     |    pointer   |
|m_axi_from_WREADY    |  in |    1|    m_axi   |     from     |    pointer   |
|m_axi_from_WDATA     | out |  512|    m_axi   |     from     |    pointer   |
|m_axi_from_WSTRB     | out |   64|    m_axi   |     from     |    pointer   |
|m_axi_from_WLAST     | out |    1|    m_axi   |     from     |    pointer   |
|m_axi_from_WID       | out |    1|    m_axi   |     from     |    pointer   |
|m_axi_from_WUSER     | out |    1|    m_axi   |     from     |    pointer   |
|m_axi_from_ARVALID   | out |    1|    m_axi   |     from     |    pointer   |
|m_axi_from_ARREADY   |  in |    1|    m_axi   |     from     |    pointer   |
|m_axi_from_ARADDR    | out |   64|    m_axi   |     from     |    pointer   |
|m_axi_from_ARID      | out |    1|    m_axi   |     from     |    pointer   |
|m_axi_from_ARLEN     | out |    8|    m_axi   |     from     |    pointer   |
|m_axi_from_ARSIZE    | out |    3|    m_axi   |     from     |    pointer   |
|m_axi_from_ARBURST   | out |    2|    m_axi   |     from     |    pointer   |
|m_axi_from_ARLOCK    | out |    2|    m_axi   |     from     |    pointer   |
|m_axi_from_ARCACHE   | out |    4|    m_axi   |     from     |    pointer   |
|m_axi_from_ARPROT    | out |    3|    m_axi   |     from     |    pointer   |
|m_axi_from_ARQOS     | out |    4|    m_axi   |     from     |    pointer   |
|m_axi_from_ARREGION  | out |    4|    m_axi   |     from     |    pointer   |
|m_axi_from_ARUSER    | out |    1|    m_axi   |     from     |    pointer   |
|m_axi_from_RVALID    |  in |    1|    m_axi   |     from     |    pointer   |
|m_axi_from_RREADY    | out |    1|    m_axi   |     from     |    pointer   |
|m_axi_from_RDATA     |  in |  512|    m_axi   |     from     |    pointer   |
|m_axi_from_RLAST     |  in |    1|    m_axi   |     from     |    pointer   |
|m_axi_from_RID       |  in |    1|    m_axi   |     from     |    pointer   |
|m_axi_from_RUSER     |  in |    1|    m_axi   |     from     |    pointer   |
|m_axi_from_RRESP     |  in |    2|    m_axi   |     from     |    pointer   |
|m_axi_from_BVALID    |  in |    1|    m_axi   |     from     |    pointer   |
|m_axi_from_BREADY    | out |    1|    m_axi   |     from     |    pointer   |
|m_axi_from_BRESP     |  in |    2|    m_axi   |     from     |    pointer   |
|m_axi_from_BID       |  in |    1|    m_axi   |     from     |    pointer   |
|m_axi_from_BUSER     |  in |    1|    m_axi   |     from     |    pointer   |
|to_fifo_V_din        | out |  513|   ap_fifo  |   to_fifo_V  |    pointer   |
|to_fifo_V_full_n     |  in |    1|   ap_fifo  |   to_fifo_V  |    pointer   |
|to_fifo_V_write      | out |    1|   ap_fifo  |   to_fifo_V  |    pointer   |
|from_V               |  in |   64|   ap_none  |    from_V    |    scalar    |
|data_num             |  in |   32|   ap_none  |   data_num   |    scalar    |
+---------------------+-----+-----+------------+--------------+--------------+

