<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="simulation/submodules/qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
   type="SYSTEM_VERILOG"
   library="error_adapter_0" />
 <file
   path="simulation/submodules/qsys_mm_interconnect_0_avalon_st_adapter.v"
   type="VERILOG"
   library="avalon_st_adapter" />
 <file
   path="simulation/submodules/qsys_mm_interconnect_0_rsp_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux_001" />
 <file
   path="simulation/submodules/qsys_mm_interconnect_0_rsp_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_mux" />
 <file
   path="simulation/submodules/qsys_mm_interconnect_0_rsp_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux_001" />
 <file
   path="simulation/submodules/qsys_mm_interconnect_0_rsp_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_demux" />
 <file
   path="simulation/submodules/qsys_mm_interconnect_0_cmd_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_001" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux_001" />
 <file
   path="simulation/submodules/qsys_mm_interconnect_0_cmd_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_mux" />
 <file
   path="simulation/submodules/qsys_mm_interconnect_0_cmd_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux_001" />
 <file
   path="simulation/submodules/qsys_mm_interconnect_0_cmd_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_demux" />
 <file
   path="simulation/submodules/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG"
   library="cpu_data_master_limiter" />
 <file
   path="simulation/submodules/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="cpu_data_master_limiter" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="SYSTEM_VERILOG"
   library="cpu_data_master_limiter" />
 <file
   path="simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="cpu_data_master_limiter" />
 <file
   path="simulation/submodules/qsys_mm_interconnect_0_router_008.sv"
   type="SYSTEM_VERILOG"
   library="router_008" />
 <file
   path="simulation/submodules/qsys_mm_interconnect_0_router_003.sv"
   type="SYSTEM_VERILOG"
   library="router_003" />
 <file
   path="simulation/submodules/qsys_mm_interconnect_0_router_002.sv"
   type="SYSTEM_VERILOG"
   library="router_002" />
 <file
   path="simulation/submodules/qsys_mm_interconnect_0_router_001.sv"
   type="SYSTEM_VERILOG"
   library="router_001" />
 <file
   path="simulation/submodules/qsys_mm_interconnect_0_router.sv"
   type="SYSTEM_VERILOG"
   library="router" />
 <file
   path="simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="jtag_avalon_jtag_slave_agent_rsp_fifo" />
 <file
   path="simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="jtag_avalon_jtag_slave_agent" />
 <file
   path="simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="jtag_avalon_jtag_slave_agent" />
 <file
   path="simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="cpu_data_master_agent" />
 <file
   path="simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="jtag_avalon_jtag_slave_translator" />
 <file
   path="simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="cpu_data_master_translator" />
 <file
   path="simulation/submodules/qsys_cpu_cpu_ociram_default_contents.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/qsys_cpu_cpu_debug_slave_wrapper.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/qsys_cpu_cpu_dc_tag_ram.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/qsys_cpu_cpu_ic_tag_ram.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/qsys_cpu_cpu_ic_tag_ram.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/qsys_cpu_cpu_bht_ram.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/qsys_cpu_cpu_rf_ram_a.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/qsys_cpu_cpu_nios2_waves.do"
   type="OTHER"
   library="cpu" />
 <file
   path="simulation/submodules/qsys_cpu_cpu_rf_ram_a.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/qsys_cpu_cpu_rf_ram_b.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/qsys_cpu_cpu_rf_ram_b.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/qsys_cpu_cpu_ic_tag_ram.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/qsys_cpu_cpu_debug_slave_tck.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/qsys_cpu_cpu_ociram_default_contents.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/qsys_cpu_cpu.sdc"
   type="SDC"
   library="cpu" />
 <file
   path="simulation/submodules/qsys_cpu_cpu_bht_ram.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/qsys_cpu_cpu_debug_slave_sysclk.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/qsys_cpu_cpu_dc_tag_ram.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/qsys_cpu_cpu_bht_ram.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/qsys_cpu_cpu.vo"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/qsys_cpu_cpu_mult_cell.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/qsys_cpu_cpu_ociram_default_contents.hex"
   type="HEX"
   library="cpu" />
 <file
   path="simulation/submodules/qsys_cpu_cpu_rf_ram_b.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/qsys_cpu_cpu_test_bench.v"
   type="VERILOG"
   library="cpu" />
 <file
   path="simulation/submodules/qsys_cpu_cpu_rf_ram_a.mif"
   type="MIF"
   library="cpu" />
 <file
   path="simulation/submodules/qsys_cpu_cpu_dc_tag_ram.dat"
   type="DAT"
   library="cpu" />
 <file
   path="simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="simulation/submodules/qsys_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="simulation/submodules/qsys_mm_interconnect_0.v"
   type="VERILOG"
   library="mm_interconnect_0" />
 <file
   path="simulation/submodules/qsys_uart.v"
   type="VERILOG"
   library="uart" />
 <file
   path="simulation/submodules/qsys_timer.v"
   type="VERILOG"
   library="timer" />
 <file
   path="simulation/submodules/qsys_sdram.v"
   type="VERILOG"
   library="sdram" />
 <file
   path="simulation/submodules/qsys_ram_mmu.hex"
   type="HEX"
   library="ram_mmu" />
 <file
   path="simulation/submodules/qsys_ram_mmu.v"
   type="VERILOG"
   library="ram_mmu" />
 <file
   path="simulation/submodules/qsys_jtag.v"
   type="VERILOG"
   library="jtag" />
 <file path="simulation/submodules/qsys_cpu.v" type="VERILOG" library="cpu" />
 <file path="simulation/qsys.v" type="VERILOG" />
 <topLevel name="qsys" />
 <deviceFamily name="cycloneive" />
 <modelMap controllerPath="qsys.ram_mmu" modelPath="qsys.ram_mmu" />
</simPackage>
