library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity not_gate is
  Port (
    A : in  std_logic;
    Y : out std_logic
  );
end entity;

architecture behavioral of not_gate is
begin
  Y <= not A;
end architecture;
