// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "04/18/2014 09:40:37"

// 
// Device: Altera EP1C6Q240C8 Package PQFP240
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Controller (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	clock,
	in,
	out);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	clock;
input 	in;
output 	[15:0] out;

// Design Ports Information
// in	=>  Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// out[0]	=>  Location: PIN_115,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[1]	=>  Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[2]	=>  Location: PIN_222,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[3]	=>  Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[4]	=>  Location: PIN_56,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[5]	=>  Location: PIN_188,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[6]	=>  Location: PIN_182,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[7]	=>  Location: PIN_200,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[8]	=>  Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[9]	=>  Location: PIN_19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[10]	=>  Location: PIN_54,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[11]	=>  Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[12]	=>  Location: PIN_201,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[13]	=>  Location: PIN_225,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[14]	=>  Location: PIN_176,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out[15]	=>  Location: PIN_78,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clock	=>  Location: PIN_29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_148,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_147,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_155,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_149,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \auto_hub|~GND~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ;
wire \clock~combout ;
wire \altera_reserved_tms~combout ;
wire \altera_reserved_tck~combout ;
wire \altera_reserved_tdi~combout ;
wire \altera_internal_jtag~TMSUTAP ;
wire \altera_internal_jtag~TDIUTAP ;
wire \~GND~combout ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~9_combout ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~15_combout ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~17 ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~17COUT1_31 ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~2 ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~2COUT1_33 ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~12 ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~12COUT1_35 ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~5_combout ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~7COUT1_37 ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~20_combout ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~8_combout ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~9_combout ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~1 ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~3 ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~3COUT1_36 ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~5 ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~5COUT1_38 ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~7 ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~7COUT1_40 ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~11 ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~11COUT1_42 ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~13 ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~15 ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~15COUT1_44 ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~17 ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~17COUT1_46 ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~19 ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~19COUT1_48 ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~21 ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~21COUT1_50 ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~23 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ;
wire \altera_internal_jtag~TCKUTAP ;
wire \comb_3|count[1]~1 ;
wire \comb_3|count[1]~1COUT1_33 ;
wire \comb_3|count[2]~3 ;
wire \comb_3|count[2]~3COUT1_35 ;
wire \comb_3|count[3]~5 ;
wire \comb_3|count[3]~5COUT1_37 ;
wire \comb_3|count[4]~7 ;
wire \comb_3|count[4]~7COUT1_39 ;
wire \comb_3|count[5]~9 ;
wire \comb_3|count[6]~11 ;
wire \comb_3|count[6]~11COUT1_41 ;
wire \comb_3|count[7]~13 ;
wire \comb_3|count[7]~13COUT1_43 ;
wire \comb_3|count[8]~15 ;
wire \comb_3|count[8]~15COUT1_45 ;
wire \comb_3|count[9]~17 ;
wire \comb_3|count[9]~17COUT1_47 ;
wire \comb_3|count[10]~19 ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~4_combout ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~2_combout ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0_combout ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~3_combout ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ;
wire \comb_4|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~7 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~7COUT1_24 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13COUT1_26 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~5 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~5COUT1_28 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~9 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~9COUT1_30 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~16_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~3 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~3COUT1_19 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9COUT1_21 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~1 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~1COUT1_23 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~5 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~5COUT1_25 ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~2_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~3_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout ;
wire \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ;
wire \altera_internal_jtag~TDO ;
wire [15:0] \comb_3|count ;
wire [15:0] \comb_4|altsyncram_component|auto_generated|altsyncram1|q_b ;
wire [15:0] \comb_4|altsyncram_component|auto_generated|altsyncram1|q_a ;
wire [4:0] \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg ;
wire [15:0] \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg ;
wire [11:0] \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg ;
wire [3:0] \comb_4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg ;
wire [3:0] \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter ;
wire [3:0] \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg ;
wire [9:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg ;
wire [5:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg ;
wire [2:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt ;
wire [15:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state ;
wire [4:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter ;
wire [3:0] \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR ;

wire [0:0] \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ;
wire [0:0] \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ;
wire [0:0] \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ;
wire [0:0] \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ;
wire [0:0] \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ;
wire [0:0] \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ;
wire [0:0] \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ;
wire [0:0] \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ;
wire [0:0] \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ;
wire [0:0] \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ;
wire [0:0] \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ;
wire [0:0] \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ;
wire [0:0] \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ;
wire [0:0] \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ;
wire [0:0] \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ;
wire [0:0] \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ;
wire [0:0] \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ;
wire [0:0] \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ;
wire [0:0] \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ;
wire [0:0] \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ;
wire [0:0] \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ;
wire [0:0] \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ;
wire [0:0] \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ;
wire [0:0] \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ;
wire [0:0] \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ;
wire [0:0] \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ;
wire [0:0] \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ;
wire [0:0] \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ;
wire [0:0] \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ;
wire [0:0] \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ;
wire [0:0] \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ;
wire [0:0] \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ;

assign \comb_4|altsyncram_component|auto_generated|altsyncram1|q_a [0] = \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus [0];

assign \comb_4|altsyncram_component|auto_generated|altsyncram1|q_b [0] = \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus [0];

assign \comb_4|altsyncram_component|auto_generated|altsyncram1|q_a [1] = \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus [0];

assign \comb_4|altsyncram_component|auto_generated|altsyncram1|q_b [1] = \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus [0];

assign \comb_4|altsyncram_component|auto_generated|altsyncram1|q_a [2] = \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus [0];

assign \comb_4|altsyncram_component|auto_generated|altsyncram1|q_b [2] = \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus [0];

assign \comb_4|altsyncram_component|auto_generated|altsyncram1|q_a [3] = \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus [0];

assign \comb_4|altsyncram_component|auto_generated|altsyncram1|q_b [3] = \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus [0];

assign \comb_4|altsyncram_component|auto_generated|altsyncram1|q_a [4] = \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus [0];

assign \comb_4|altsyncram_component|auto_generated|altsyncram1|q_b [4] = \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus [0];

assign \comb_4|altsyncram_component|auto_generated|altsyncram1|q_a [5] = \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus [0];

assign \comb_4|altsyncram_component|auto_generated|altsyncram1|q_b [5] = \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus [0];

assign \comb_4|altsyncram_component|auto_generated|altsyncram1|q_a [6] = \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus [0];

assign \comb_4|altsyncram_component|auto_generated|altsyncram1|q_b [6] = \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus [0];

assign \comb_4|altsyncram_component|auto_generated|altsyncram1|q_a [7] = \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus [0];

assign \comb_4|altsyncram_component|auto_generated|altsyncram1|q_b [7] = \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus [0];

assign \comb_4|altsyncram_component|auto_generated|altsyncram1|q_a [8] = \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus [0];

assign \comb_4|altsyncram_component|auto_generated|altsyncram1|q_b [8] = \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus [0];

assign \comb_4|altsyncram_component|auto_generated|altsyncram1|q_a [9] = \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus [0];

assign \comb_4|altsyncram_component|auto_generated|altsyncram1|q_b [9] = \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus [0];

assign \comb_4|altsyncram_component|auto_generated|altsyncram1|q_a [10] = \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus [0];

assign \comb_4|altsyncram_component|auto_generated|altsyncram1|q_b [10] = \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus [0];

assign \comb_4|altsyncram_component|auto_generated|altsyncram1|q_a [11] = \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus [0];

assign \comb_4|altsyncram_component|auto_generated|altsyncram1|q_b [11] = \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus [0];

assign \comb_4|altsyncram_component|auto_generated|altsyncram1|q_a [12] = \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus [0];

assign \comb_4|altsyncram_component|auto_generated|altsyncram1|q_b [12] = \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus [0];

assign \comb_4|altsyncram_component|auto_generated|altsyncram1|q_a [13] = \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus [0];

assign \comb_4|altsyncram_component|auto_generated|altsyncram1|q_b [13] = \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus [0];

assign \comb_4|altsyncram_component|auto_generated|altsyncram1|q_a [14] = \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus [0];

assign \comb_4|altsyncram_component|auto_generated|altsyncram1|q_b [14] = \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus [0];

assign \comb_4|altsyncram_component|auto_generated|altsyncram1|q_a [15] = \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus [0];

assign \comb_4|altsyncram_component|auto_generated|altsyncram1|q_b [15] = \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus [0];

// Location: PIN_29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clock~combout ),
	.regout(),
	.padio(clock));
// synopsys translate_off
defparam \clock~I .input_async_reset = "none";
defparam \clock~I .input_power_up = "low";
defparam \clock~I .input_register_mode = "none";
defparam \clock~I .input_sync_reset = "none";
defparam \clock~I .oe_async_reset = "none";
defparam \clock~I .oe_power_up = "low";
defparam \clock~I .oe_register_mode = "none";
defparam \clock~I .oe_sync_reset = "none";
defparam \clock~I .operation_mode = "input";
defparam \clock~I .output_async_reset = "none";
defparam \clock~I .output_power_up = "low";
defparam \clock~I .output_register_mode = "none";
defparam \clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_148,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \altera_reserved_tms~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\altera_reserved_tms~combout ),
	.regout(),
	.padio(altera_reserved_tms));
// synopsys translate_off
defparam \altera_reserved_tms~I .input_async_reset = "none";
defparam \altera_reserved_tms~I .input_power_up = "low";
defparam \altera_reserved_tms~I .input_register_mode = "none";
defparam \altera_reserved_tms~I .input_sync_reset = "none";
defparam \altera_reserved_tms~I .oe_async_reset = "none";
defparam \altera_reserved_tms~I .oe_power_up = "low";
defparam \altera_reserved_tms~I .oe_register_mode = "none";
defparam \altera_reserved_tms~I .oe_sync_reset = "none";
defparam \altera_reserved_tms~I .operation_mode = "input";
defparam \altera_reserved_tms~I .output_async_reset = "none";
defparam \altera_reserved_tms~I .output_power_up = "low";
defparam \altera_reserved_tms~I .output_register_mode = "none";
defparam \altera_reserved_tms~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_147,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \altera_reserved_tck~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\altera_reserved_tck~combout ),
	.regout(),
	.padio(altera_reserved_tck));
// synopsys translate_off
defparam \altera_reserved_tck~I .input_async_reset = "none";
defparam \altera_reserved_tck~I .input_power_up = "low";
defparam \altera_reserved_tck~I .input_register_mode = "none";
defparam \altera_reserved_tck~I .input_sync_reset = "none";
defparam \altera_reserved_tck~I .oe_async_reset = "none";
defparam \altera_reserved_tck~I .oe_power_up = "low";
defparam \altera_reserved_tck~I .oe_register_mode = "none";
defparam \altera_reserved_tck~I .oe_sync_reset = "none";
defparam \altera_reserved_tck~I .operation_mode = "input";
defparam \altera_reserved_tck~I .output_async_reset = "none";
defparam \altera_reserved_tck~I .output_power_up = "low";
defparam \altera_reserved_tck~I .output_register_mode = "none";
defparam \altera_reserved_tck~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_155,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \altera_reserved_tdi~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\altera_reserved_tdi~combout ),
	.regout(),
	.padio(altera_reserved_tdi));
// synopsys translate_off
defparam \altera_reserved_tdi~I .input_async_reset = "none";
defparam \altera_reserved_tdi~I .input_power_up = "low";
defparam \altera_reserved_tdi~I .input_register_mode = "none";
defparam \altera_reserved_tdi~I .input_sync_reset = "none";
defparam \altera_reserved_tdi~I .oe_async_reset = "none";
defparam \altera_reserved_tdi~I .oe_power_up = "low";
defparam \altera_reserved_tdi~I .oe_register_mode = "none";
defparam \altera_reserved_tdi~I .oe_sync_reset = "none";
defparam \altera_reserved_tdi~I .operation_mode = "input";
defparam \altera_reserved_tdi~I .output_async_reset = "none";
defparam \altera_reserved_tdi~I .output_power_up = "low";
defparam \altera_reserved_tdi~I .output_register_mode = "none";
defparam \altera_reserved_tdi~I .output_sync_reset = "none";
// synopsys translate_on

// Location: JTAG_X1_Y10_N1
cyclone_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~combout ),
	.tck(\altera_reserved_tck~combout ),
	.tdi(\altera_reserved_tdi~combout ),
	.ntrst(gnd),
	.tdoutap(gnd),
	.tdouser(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LC_X10_Y12_N5
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] .lut_mask = "00f0";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y12_N6
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] .lut_mask = "33cc";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y12_N8
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] .lut_mask = "7878";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y12_N8
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 ),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] .lut_mask = "f000";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] .output_mode = "reg_and_comb";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y12_N2
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt [2]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] .lut_mask = "0f2f";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y12_N9
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] .lut_mask = "0f00";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y11_N6
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] .lut_mask = "fffa";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y12_N4
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [10]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] .lut_mask = "fcfc";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y11_N5
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] .lut_mask = "ffcc";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y11_N2
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [13]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] .lut_mask = "aa00";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y11_N8
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [14]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 ),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] .lut_mask = "aaa0";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] .output_mode = "reg_and_comb";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y11_N7
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] .lut_mask = "fffa";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y11_N5
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] .lut_mask = "f0a0";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y11_N3
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] .lut_mask = "ffcc";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y11_N8
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] .lut_mask = "f000";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y11_N9
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] .lut_mask = "f0c0";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y11_N7
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] .lut_mask = "fffb";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y12_N5
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] .lut_mask = "fffc";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y12_N6
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] .lut_mask = "0f00";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y11_N0
cyclone_lcell \~GND (
// Equation(s):
// \~GND~combout  = GND

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\~GND~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \~GND .lut_mask = "0000";
defparam \~GND .operation_mode = "normal";
defparam \~GND .output_mode = "comb_only";
defparam \~GND .register_cascade_mode = "off";
defparam \~GND .sum_lutc_input = "datac";
defparam \~GND .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y11_N4
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~1 (
	.clk(gnd),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .lut_mask = "ffaa";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .output_mode = "comb_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y11_N9
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] .lut_mask = "ff00";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N8
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [9]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 ),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] .lut_mask = "0001";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] .output_mode = "reg_and_comb";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] .sum_lutc_input = "qfbk";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y10_N3
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [8]),
	.datad(vcc),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] .lut_mask = "0000";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y10_N1
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [7]),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] .lut_mask = "ff00";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N0
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [6]),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] .lut_mask = "ff00";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N5
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] .lut_mask = "ff00";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N2
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 ),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] .lut_mask = "0010";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] .output_mode = "reg_and_comb";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] .sum_lutc_input = "qfbk";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y11_N4
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [3]),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] .lut_mask = "00ff";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N7
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [2]),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] .lut_mask = "ff00";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N4
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datad(vcc),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [11]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] .lut_mask = "0f0f";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N6
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 ),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg .lut_mask = "0200";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y10_N9
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1 ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0 ),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0 ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg .lut_mask = "2000";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y12_N0
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 (
	.clk(gnd),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(vcc),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .lut_mask = "a0a0";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .output_mode = "comb_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y12_N4
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 (
	.clk(gnd),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [15]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .lut_mask = "cca8";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .output_mode = "comb_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y12_N2
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 (
	.clk(gnd),
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .lut_mask = "df80";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .output_mode = "comb_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y11_N7
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 (
	.clk(gnd),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 .lut_mask = "0500";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 .output_mode = "comb_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y11_N6
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [7]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 ),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg .lut_mask = "8880";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg .output_mode = "reg_and_comb";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y11_N3
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~1 (
	.clk(gnd),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~1 .lut_mask = "5000";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~1 .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~1 .output_mode = "comb_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~1 .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~1 .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y11_N4
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 (
	.clk(gnd),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .lut_mask = "0005";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .output_mode = "comb_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y11_N1
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1 (
	.clk(gnd),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1 .lut_mask = "0002";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1 .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1 .output_mode = "comb_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1 .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1 .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y11_N2
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~1_combout ),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] .lut_mask = "eaf0";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y12_N7
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 (
	.clk(gnd),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [2]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .lut_mask = "002a";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .output_mode = "comb_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y12_N9
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1 ),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 .lut_mask = "c0e2";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y11_N9
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.aclr(\comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .lut_mask = "ff00";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .output_mode = "reg_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N2
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] .lut_mask = "50d8";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N7
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 (
	.clk(gnd),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 .lut_mask = "0a0a";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 .output_mode = "comb_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N4
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 (
	.clk(gnd),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 .lut_mask = "fa0a";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 .output_mode = "comb_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N4
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1 (
	.clk(gnd),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1 .lut_mask = "acac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1 .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1 .output_mode = "comb_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1 .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1 .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y10_N2
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1_combout ),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] .lut_mask = "aacc";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y10_N8
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 (
	.clk(gnd),
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0 ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 .lut_mask = "c0c0";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 .output_mode = "comb_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N9
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.datad(vcc),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] .lut_mask = "0000";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y11_N4
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~2 (
	.clk(gnd),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .lut_mask = "2000";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .output_mode = "comb_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y11_N2
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datad(vcc),
	.aclr(\comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .lut_mask = "0000";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .output_mode = "reg_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y11_N8
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2 (
	.clk(gnd),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2 .lut_mask = "88c0";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2 .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2 .output_mode = "comb_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2 .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2 .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y11_N6
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [3]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] .lut_mask = "f3c0";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y11_N8
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 (
	.clk(gnd),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 .lut_mask = "a000";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 .output_mode = "comb_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y11_N4
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4 (
	.clk(gnd),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [1]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4 .lut_mask = "0505";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4 .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4 .output_mode = "comb_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4 .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4 .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y11_N2
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~4_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~regout ),
	.aclr(!\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] .lut_mask = "c0aa";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y11_N1
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg .lut_mask = "c0c0";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y11_N5
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datac(\~GND~combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] .lut_mask = "bb88";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y11_N3
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datad(vcc),
	.aclr(\comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .lut_mask = "0000";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .output_mode = "reg_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y11_N1
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [3]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] .lut_mask = "fc30";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N1
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [4]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] .lut_mask = "ff00";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y11_N2
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~regout ),
	.datab(vcc),
	.datac(\comb_4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .lut_mask = "ff50";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .output_mode = "reg_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y11_N0
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\comb_4|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] .lut_mask = "f3c0";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N3
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(vcc),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] .lut_mask = "0000";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y12_N4
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~4 (
	.clk(gnd),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .lut_mask = "0800";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .output_mode = "comb_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y11_N2
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~9 (
	.clk(gnd),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~9 .lut_mask = "0020";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~9 .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~9 .output_mode = "comb_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~9 .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~9 .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y11_N8
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 (
	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\comb_4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .lut_mask = "f000";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .output_mode = "comb_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|Equal1~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y11_N0
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~15 (
	.clk(gnd),
	.dataa(vcc),
	.datab(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~15_combout ),
	.regout(),
	.cout(),
	.cout0(\comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~17 ),
	.cout1(\comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~17COUT1_31 ));
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~15 .lut_mask = "33cc";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~15 .operation_mode = "arithmetic";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~15 .output_mode = "comb_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~15 .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~15 .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y11_N5
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\comb_4|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.datab(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~9_combout ),
	.datad(\comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~15_combout ),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .lut_mask = "5404";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .output_mode = "reg_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y11_N1
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~0 (
	.clk(gnd),
	.dataa(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~17 ),
	.cin1(\comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~17COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.regout(),
	.cout(),
	.cout0(\comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~2 ),
	.cout1(\comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~2COUT1_33 ));
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .cin0_used = "true";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .cin1_used = "true";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .lut_mask = "5a5f";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .operation_mode = "arithmetic";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .output_mode = "comb_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .sum_lutc_input = "cin";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y11_N6
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~0_combout ),
	.datab(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~9_combout ),
	.datac(\comb_4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datad(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .lut_mask = "0b88";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .output_mode = "reg_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y11_N2
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~10 (
	.clk(gnd),
	.dataa(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~2 ),
	.cin1(\comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~2COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout ),
	.regout(),
	.cout(),
	.cout0(\comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~12 ),
	.cout1(\comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~12COUT1_35 ));
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~10 .cin0_used = "true";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~10 .cin1_used = "true";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~10 .lut_mask = "a50a";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~10 .operation_mode = "arithmetic";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~10 .output_mode = "comb_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~10 .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~10 .sum_lutc_input = "cin";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y11_N6
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.datab(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~9_combout ),
	.datac(\comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~10_combout ),
	.datad(\comb_4|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .lut_mask = "00e2";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .output_mode = "reg_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y11_N3
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~5 (
	.clk(gnd),
	.dataa(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~12 ),
	.cin1(\comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~12COUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~5_combout ),
	.regout(),
	.cout(),
	.cout0(\comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ),
	.cout1(\comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~7COUT1_37 ));
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~5 .cin0_used = "true";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~5 .cin1_used = "true";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~5 .lut_mask = "5a5f";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~5 .operation_mode = "arithmetic";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~5 .output_mode = "comb_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~5 .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~5 .sum_lutc_input = "cin";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y11_N7
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datab(\comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~5_combout ),
	.datac(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~9_combout ),
	.datad(\comb_4|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .lut_mask = "00ca";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .output_mode = "reg_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y11_N4
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~20 (
	.clk(gnd),
	.dataa(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~7 ),
	.cin1(\comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~7COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~20 .cin0_used = "true";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~20 .cin1_used = "true";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~20 .lut_mask = "a5a5";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~20 .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~20 .output_mode = "comb_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~20 .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~20 .sum_lutc_input = "cin";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y11_N9
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datab(\comb_4|altsyncram_component|auto_generated|mgl_prim2|Add1~20_combout ),
	.datac(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~9_combout ),
	.datad(\comb_4|altsyncram_component|auto_generated|mgl_prim2|Equal1~1_combout ),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .lut_mask = "00ca";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .output_mode = "reg_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y11_N8
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 (
	.clk(gnd),
	.dataa(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [4]),
	.datab(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [0]),
	.datac(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [3]),
	.datad(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .lut_mask = "4000";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .output_mode = "comb_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y12_N2
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|sdr~0 (
	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .lut_mask = "0f00";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .output_mode = "comb_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|sdr~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N6
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datad(vcc),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] .lut_mask = "0000";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y12_N3
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~8 (
	.clk(gnd),
	.dataa(\comb_4|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~8 .lut_mask = "ff80";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~8 .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~8 .output_mode = "comb_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~8 .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~8 .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y11_N7
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~9 (
	.clk(gnd),
	.dataa(\comb_4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~8_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datad(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~9 .lut_mask = "ccec";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~9 .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~9 .output_mode = "comb_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~9 .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~9 .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y12_N4
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datac(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datad(vcc),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~9_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.cout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~1 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .lut_mask = "33cc";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .operation_mode = "arithmetic";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .output_mode = "reg_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y12_N5
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.datac(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datad(vcc),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~9_combout ),
	.cin(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~1 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1]),
	.cout(),
	.cout0(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~3 ),
	.cout1(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~3COUT1_36 ));
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .cin_used = "true";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .lut_mask = "3c3f";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .operation_mode = "arithmetic";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .output_mode = "reg_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .sum_lutc_input = "cin";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y12_N6
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.datab(vcc),
	.datac(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datad(vcc),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~9_combout ),
	.cin(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~1 ),
	.cin0(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~3 ),
	.cin1(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~3COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2]),
	.cout(),
	.cout0(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~5 ),
	.cout1(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~5COUT1_38 ));
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .cin0_used = "true";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .cin1_used = "true";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .cin_used = "true";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .lut_mask = "a50a";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .operation_mode = "arithmetic";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .output_mode = "reg_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .sum_lutc_input = "cin";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y12_N7
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.datab(vcc),
	.datac(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datad(vcc),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~9_combout ),
	.cin(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~1 ),
	.cin0(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~5 ),
	.cin1(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~5COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3]),
	.cout(),
	.cout0(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~7 ),
	.cout1(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~7COUT1_40 ));
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .cin0_used = "true";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .cin1_used = "true";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .cin_used = "true";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .lut_mask = "5a5f";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .operation_mode = "arithmetic";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .output_mode = "reg_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .sum_lutc_input = "cin";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y12_N8
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.datac(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datad(vcc),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~9_combout ),
	.cin(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~1 ),
	.cin0(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~7 ),
	.cin1(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~7COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4]),
	.cout(),
	.cout0(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~11 ),
	.cout1(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~11COUT1_42 ));
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .cin0_used = "true";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .cin1_used = "true";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .cin_used = "true";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .lut_mask = "c30c";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .operation_mode = "arithmetic";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .output_mode = "reg_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .sum_lutc_input = "cin";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y12_N9
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.datab(vcc),
	.datac(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datad(vcc),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~9_combout ),
	.cin(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~1 ),
	.cin0(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~11 ),
	.cin1(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~11COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5]),
	.cout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~13 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .cin0_used = "true";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .cin1_used = "true";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .cin_used = "true";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .lut_mask = "5a5f";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .operation_mode = "arithmetic";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .output_mode = "reg_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .sum_lutc_input = "cin";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y11_N0
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.datac(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datad(vcc),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~9_combout ),
	.cin(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~13 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6]),
	.cout(),
	.cout0(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~15 ),
	.cout1(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~15COUT1_44 ));
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .cin_used = "true";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .lut_mask = "c30c";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .operation_mode = "arithmetic";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .output_mode = "reg_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .sum_lutc_input = "cin";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y11_N1
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.datab(vcc),
	.datac(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datad(vcc),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~9_combout ),
	.cin(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~13 ),
	.cin0(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~15 ),
	.cin1(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~15COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7]),
	.cout(),
	.cout0(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~17 ),
	.cout1(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~17COUT1_46 ));
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .cin0_used = "true";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .cin1_used = "true";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .cin_used = "true";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .lut_mask = "5a5f";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .operation_mode = "arithmetic";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .output_mode = "reg_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .sum_lutc_input = "cin";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y11_N2
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.datab(vcc),
	.datac(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datad(vcc),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~9_combout ),
	.cin(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~13 ),
	.cin0(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~17 ),
	.cin1(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~17COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8]),
	.cout(),
	.cout0(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~19 ),
	.cout1(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~19COUT1_48 ));
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .cin0_used = "true";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .cin1_used = "true";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .cin_used = "true";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .lut_mask = "a50a";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .operation_mode = "arithmetic";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .output_mode = "reg_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .sum_lutc_input = "cin";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y11_N3
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.datac(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datad(vcc),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~9_combout ),
	.cin(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~13 ),
	.cin0(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~19 ),
	.cin1(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~19COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9]),
	.cout(),
	.cout0(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~21 ),
	.cout1(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~21COUT1_50 ));
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .cin0_used = "true";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .cin1_used = "true";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .cin_used = "true";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .lut_mask = "3c3f";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .operation_mode = "arithmetic";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .output_mode = "reg_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .sum_lutc_input = "cin";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y11_N4
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.datac(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.datad(vcc),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~9_combout ),
	.cin(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~13 ),
	.cin0(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~21 ),
	.cin1(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~21COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10]),
	.cout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~23 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .cin0_used = "true";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .cin1_used = "true";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .cin_used = "true";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .lut_mask = "c30c";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .operation_mode = "arithmetic";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .output_mode = "reg_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .sum_lutc_input = "cin";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y11_N5
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout ),
	.ena(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~9_combout ),
	.cin(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[10]~23 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .cin_used = "true";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .lut_mask = "0ff0";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .output_mode = "reg_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .sum_lutc_input = "cin";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y11_N7
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]),
	.datad(vcc),
	.aclr(\comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .lut_mask = "0000";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .output_mode = "reg_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y11_N5
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] .lut_mask = "f3c0";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y10_N5
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(vcc),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] .lut_mask = "0000";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y11_N1
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~0 (
	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .lut_mask = "000f";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .output_mode = "comb_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y11_N9
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~3 (
	.clk(gnd),
	.dataa(\comb_4|altsyncram_component|auto_generated|mgl_prim2|Equal1~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~regout ),
	.datad(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .lut_mask = "f8f0";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .output_mode = "comb_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y11_N8
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 (
	.clk(gnd),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .lut_mask = "2000";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .output_mode = "comb_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N4
cyclone_lcell \comb_3|count[0] (
// Equation(s):
// \comb_3|count [0] = DFFEAS((((!\comb_3|count [0]))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\comb_3|count [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_3|count [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|count[0] .lut_mask = "0f0f";
defparam \comb_3|count[0] .operation_mode = "normal";
defparam \comb_3|count[0] .output_mode = "reg_only";
defparam \comb_3|count[0] .register_cascade_mode = "off";
defparam \comb_3|count[0] .sum_lutc_input = "datac";
defparam \comb_3|count[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N5
cyclone_lcell \comb_3|count[1] (
// Equation(s):
// \comb_3|count [1] = DFFEAS(\comb_3|count [1] $ ((\comb_3|count [0])), GLOBAL(\clock~combout ), VCC, , , , , , )
// \comb_3|count[1]~1  = CARRY((\comb_3|count [1] & (\comb_3|count [0])))
// \comb_3|count[1]~1COUT1_33  = CARRY((\comb_3|count [1] & (\comb_3|count [0])))

	.clk(\clock~combout ),
	.dataa(\comb_3|count [1]),
	.datab(\comb_3|count [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_3|count [1]),
	.cout(),
	.cout0(\comb_3|count[1]~1 ),
	.cout1(\comb_3|count[1]~1COUT1_33 ));
// synopsys translate_off
defparam \comb_3|count[1] .lut_mask = "6688";
defparam \comb_3|count[1] .operation_mode = "arithmetic";
defparam \comb_3|count[1] .output_mode = "reg_only";
defparam \comb_3|count[1] .register_cascade_mode = "off";
defparam \comb_3|count[1] .sum_lutc_input = "datac";
defparam \comb_3|count[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N6
cyclone_lcell \comb_3|count[2] (
// Equation(s):
// \comb_3|count [2] = DFFEAS(\comb_3|count [2] $ ((((\comb_3|count[1]~1 )))), GLOBAL(\clock~combout ), VCC, , , , , , )
// \comb_3|count[2]~3  = CARRY(((!\comb_3|count[1]~1 )) # (!\comb_3|count [2]))
// \comb_3|count[2]~3COUT1_35  = CARRY(((!\comb_3|count[1]~1COUT1_33 )) # (!\comb_3|count [2]))

	.clk(\clock~combout ),
	.dataa(\comb_3|count [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\comb_3|count[1]~1 ),
	.cin1(\comb_3|count[1]~1COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_3|count [2]),
	.cout(),
	.cout0(\comb_3|count[2]~3 ),
	.cout1(\comb_3|count[2]~3COUT1_35 ));
// synopsys translate_off
defparam \comb_3|count[2] .cin0_used = "true";
defparam \comb_3|count[2] .cin1_used = "true";
defparam \comb_3|count[2] .lut_mask = "5a5f";
defparam \comb_3|count[2] .operation_mode = "arithmetic";
defparam \comb_3|count[2] .output_mode = "reg_only";
defparam \comb_3|count[2] .register_cascade_mode = "off";
defparam \comb_3|count[2] .sum_lutc_input = "cin";
defparam \comb_3|count[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N7
cyclone_lcell \comb_3|count[3] (
// Equation(s):
// \comb_3|count [3] = DFFEAS(\comb_3|count [3] $ ((((!\comb_3|count[2]~3 )))), GLOBAL(\clock~combout ), VCC, , , , , , )
// \comb_3|count[3]~5  = CARRY((\comb_3|count [3] & ((!\comb_3|count[2]~3 ))))
// \comb_3|count[3]~5COUT1_37  = CARRY((\comb_3|count [3] & ((!\comb_3|count[2]~3COUT1_35 ))))

	.clk(\clock~combout ),
	.dataa(\comb_3|count [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\comb_3|count[2]~3 ),
	.cin1(\comb_3|count[2]~3COUT1_35 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_3|count [3]),
	.cout(),
	.cout0(\comb_3|count[3]~5 ),
	.cout1(\comb_3|count[3]~5COUT1_37 ));
// synopsys translate_off
defparam \comb_3|count[3] .cin0_used = "true";
defparam \comb_3|count[3] .cin1_used = "true";
defparam \comb_3|count[3] .lut_mask = "a50a";
defparam \comb_3|count[3] .operation_mode = "arithmetic";
defparam \comb_3|count[3] .output_mode = "reg_only";
defparam \comb_3|count[3] .register_cascade_mode = "off";
defparam \comb_3|count[3] .sum_lutc_input = "cin";
defparam \comb_3|count[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N8
cyclone_lcell \comb_3|count[4] (
// Equation(s):
// \comb_3|count [4] = DFFEAS((\comb_3|count [4] $ ((\comb_3|count[3]~5 ))), GLOBAL(\clock~combout ), VCC, , , , , , )
// \comb_3|count[4]~7  = CARRY(((!\comb_3|count[3]~5 ) # (!\comb_3|count [4])))
// \comb_3|count[4]~7COUT1_39  = CARRY(((!\comb_3|count[3]~5COUT1_37 ) # (!\comb_3|count [4])))

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\comb_3|count [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\comb_3|count[3]~5 ),
	.cin1(\comb_3|count[3]~5COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_3|count [4]),
	.cout(),
	.cout0(\comb_3|count[4]~7 ),
	.cout1(\comb_3|count[4]~7COUT1_39 ));
// synopsys translate_off
defparam \comb_3|count[4] .cin0_used = "true";
defparam \comb_3|count[4] .cin1_used = "true";
defparam \comb_3|count[4] .lut_mask = "3c3f";
defparam \comb_3|count[4] .operation_mode = "arithmetic";
defparam \comb_3|count[4] .output_mode = "reg_only";
defparam \comb_3|count[4] .register_cascade_mode = "off";
defparam \comb_3|count[4] .sum_lutc_input = "cin";
defparam \comb_3|count[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y9_N9
cyclone_lcell \comb_3|count[5] (
// Equation(s):
// \comb_3|count [5] = DFFEAS(\comb_3|count [5] $ ((((!\comb_3|count[4]~7 )))), GLOBAL(\clock~combout ), VCC, , , , , , )
// \comb_3|count[5]~9  = CARRY((\comb_3|count [5] & ((!\comb_3|count[4]~7COUT1_39 ))))

	.clk(\clock~combout ),
	.dataa(\comb_3|count [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\comb_3|count[4]~7 ),
	.cin1(\comb_3|count[4]~7COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_3|count [5]),
	.cout(\comb_3|count[5]~9 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|count[5] .cin0_used = "true";
defparam \comb_3|count[5] .cin1_used = "true";
defparam \comb_3|count[5] .lut_mask = "a50a";
defparam \comb_3|count[5] .operation_mode = "arithmetic";
defparam \comb_3|count[5] .output_mode = "reg_only";
defparam \comb_3|count[5] .register_cascade_mode = "off";
defparam \comb_3|count[5] .sum_lutc_input = "cin";
defparam \comb_3|count[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N0
cyclone_lcell \comb_3|count[6] (
// Equation(s):
// \comb_3|count [6] = DFFEAS((\comb_3|count [6] $ ((\comb_3|count[5]~9 ))), GLOBAL(\clock~combout ), VCC, , , , , , )
// \comb_3|count[6]~11  = CARRY(((!\comb_3|count[5]~9 ) # (!\comb_3|count [6])))
// \comb_3|count[6]~11COUT1_41  = CARRY(((!\comb_3|count[5]~9 ) # (!\comb_3|count [6])))

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\comb_3|count [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\comb_3|count[5]~9 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_3|count [6]),
	.cout(),
	.cout0(\comb_3|count[6]~11 ),
	.cout1(\comb_3|count[6]~11COUT1_41 ));
// synopsys translate_off
defparam \comb_3|count[6] .cin_used = "true";
defparam \comb_3|count[6] .lut_mask = "3c3f";
defparam \comb_3|count[6] .operation_mode = "arithmetic";
defparam \comb_3|count[6] .output_mode = "reg_only";
defparam \comb_3|count[6] .register_cascade_mode = "off";
defparam \comb_3|count[6] .sum_lutc_input = "cin";
defparam \comb_3|count[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N1
cyclone_lcell \comb_3|count[7] (
// Equation(s):
// \comb_3|count [7] = DFFEAS(\comb_3|count [7] $ ((((!(!\comb_3|count[5]~9  & \comb_3|count[6]~11 ) # (\comb_3|count[5]~9  & \comb_3|count[6]~11COUT1_41 ))))), GLOBAL(\clock~combout ), VCC, , , , , , )
// \comb_3|count[7]~13  = CARRY((\comb_3|count [7] & ((!\comb_3|count[6]~11 ))))
// \comb_3|count[7]~13COUT1_43  = CARRY((\comb_3|count [7] & ((!\comb_3|count[6]~11COUT1_41 ))))

	.clk(\clock~combout ),
	.dataa(\comb_3|count [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\comb_3|count[5]~9 ),
	.cin0(\comb_3|count[6]~11 ),
	.cin1(\comb_3|count[6]~11COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_3|count [7]),
	.cout(),
	.cout0(\comb_3|count[7]~13 ),
	.cout1(\comb_3|count[7]~13COUT1_43 ));
// synopsys translate_off
defparam \comb_3|count[7] .cin0_used = "true";
defparam \comb_3|count[7] .cin1_used = "true";
defparam \comb_3|count[7] .cin_used = "true";
defparam \comb_3|count[7] .lut_mask = "a50a";
defparam \comb_3|count[7] .operation_mode = "arithmetic";
defparam \comb_3|count[7] .output_mode = "reg_only";
defparam \comb_3|count[7] .register_cascade_mode = "off";
defparam \comb_3|count[7] .sum_lutc_input = "cin";
defparam \comb_3|count[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N2
cyclone_lcell \comb_3|count[8] (
// Equation(s):
// \comb_3|count [8] = DFFEAS(\comb_3|count [8] $ (((((!\comb_3|count[5]~9  & \comb_3|count[7]~13 ) # (\comb_3|count[5]~9  & \comb_3|count[7]~13COUT1_43 ))))), GLOBAL(\clock~combout ), VCC, , , , , , )
// \comb_3|count[8]~15  = CARRY(((!\comb_3|count[7]~13 )) # (!\comb_3|count [8]))
// \comb_3|count[8]~15COUT1_45  = CARRY(((!\comb_3|count[7]~13COUT1_43 )) # (!\comb_3|count [8]))

	.clk(\clock~combout ),
	.dataa(\comb_3|count [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\comb_3|count[5]~9 ),
	.cin0(\comb_3|count[7]~13 ),
	.cin1(\comb_3|count[7]~13COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_3|count [8]),
	.cout(),
	.cout0(\comb_3|count[8]~15 ),
	.cout1(\comb_3|count[8]~15COUT1_45 ));
// synopsys translate_off
defparam \comb_3|count[8] .cin0_used = "true";
defparam \comb_3|count[8] .cin1_used = "true";
defparam \comb_3|count[8] .cin_used = "true";
defparam \comb_3|count[8] .lut_mask = "5a5f";
defparam \comb_3|count[8] .operation_mode = "arithmetic";
defparam \comb_3|count[8] .output_mode = "reg_only";
defparam \comb_3|count[8] .register_cascade_mode = "off";
defparam \comb_3|count[8] .sum_lutc_input = "cin";
defparam \comb_3|count[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N3
cyclone_lcell \comb_3|count[9] (
// Equation(s):
// \comb_3|count [9] = DFFEAS((\comb_3|count [9] $ ((!(!\comb_3|count[5]~9  & \comb_3|count[8]~15 ) # (\comb_3|count[5]~9  & \comb_3|count[8]~15COUT1_45 )))), GLOBAL(\clock~combout ), VCC, , , , , , )
// \comb_3|count[9]~17  = CARRY(((\comb_3|count [9] & !\comb_3|count[8]~15 )))
// \comb_3|count[9]~17COUT1_47  = CARRY(((\comb_3|count [9] & !\comb_3|count[8]~15COUT1_45 )))

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\comb_3|count [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\comb_3|count[5]~9 ),
	.cin0(\comb_3|count[8]~15 ),
	.cin1(\comb_3|count[8]~15COUT1_45 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_3|count [9]),
	.cout(),
	.cout0(\comb_3|count[9]~17 ),
	.cout1(\comb_3|count[9]~17COUT1_47 ));
// synopsys translate_off
defparam \comb_3|count[9] .cin0_used = "true";
defparam \comb_3|count[9] .cin1_used = "true";
defparam \comb_3|count[9] .cin_used = "true";
defparam \comb_3|count[9] .lut_mask = "c30c";
defparam \comb_3|count[9] .operation_mode = "arithmetic";
defparam \comb_3|count[9] .output_mode = "reg_only";
defparam \comb_3|count[9] .register_cascade_mode = "off";
defparam \comb_3|count[9] .sum_lutc_input = "cin";
defparam \comb_3|count[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N4
cyclone_lcell \comb_3|count[10] (
// Equation(s):
// \comb_3|count [10] = DFFEAS((\comb_3|count [10] $ (((!\comb_3|count[5]~9  & \comb_3|count[9]~17 ) # (\comb_3|count[5]~9  & \comb_3|count[9]~17COUT1_47 )))), GLOBAL(\clock~combout ), VCC, , , , , , )
// \comb_3|count[10]~19  = CARRY(((!\comb_3|count[9]~17COUT1_47 ) # (!\comb_3|count [10])))

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(\comb_3|count [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\comb_3|count[5]~9 ),
	.cin0(\comb_3|count[9]~17 ),
	.cin1(\comb_3|count[9]~17COUT1_47 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_3|count [10]),
	.cout(\comb_3|count[10]~19 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|count[10] .cin0_used = "true";
defparam \comb_3|count[10] .cin1_used = "true";
defparam \comb_3|count[10] .cin_used = "true";
defparam \comb_3|count[10] .lut_mask = "3c3f";
defparam \comb_3|count[10] .operation_mode = "arithmetic";
defparam \comb_3|count[10] .output_mode = "reg_only";
defparam \comb_3|count[10] .register_cascade_mode = "off";
defparam \comb_3|count[10] .sum_lutc_input = "cin";
defparam \comb_3|count[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y8_N5
cyclone_lcell \comb_3|count[11] (
// Equation(s):
// \comb_3|count [11] = DFFEAS(((\comb_3|count[10]~19  $ (!\comb_3|count [11]))), GLOBAL(\clock~combout ), VCC, , , , , , )

	.clk(\clock~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_3|count [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\comb_3|count[10]~19 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_3|count [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_3|count[11] .cin_used = "true";
defparam \comb_3|count[11] .lut_mask = "f00f";
defparam \comb_3|count[11] .operation_mode = "normal";
defparam \comb_3|count[11] .output_mode = "reg_only";
defparam \comb_3|count[11] .register_cascade_mode = "off";
defparam \comb_3|count[11] .sum_lutc_input = "cin";
defparam \comb_3|count[11] .synch_mode = "off";
// synopsys translate_on

// Location: M4K_X17_Y5
cyclone_ram_block \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 (
	.portawe(gnd),
	.portbrewe(\comb_4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.clk0(vcc),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\comb_3|count [11],\comb_3|count [10],\comb_3|count [9],\comb_3|count [8],\comb_3|count [7],\comb_3|count [6],\comb_3|count [5],\comb_3|count [4],\comb_3|count [3],\comb_3|count [2],\comb_3|count [1],\comb_3|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]}),
	.portbaddr({\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTADATAOUT_bus ),
	.portbdataout(\comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_offset_in_bits = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .data_interleave_width_in_bits = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .logical_ram_name = "Memory:comb_4|altsyncram:altsyncram_component|altsyncram_m3d1:auto_generated|altsyncram_pi82:altsyncram1|ALTSYNCRAM";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .operation_mode = "bidir_dual_port";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_address_width = 12;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_byte_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_byte_enable_clock = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_in_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_out_clock = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_data_width = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_address = 0;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_first_bit_number = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_last_address = 4095;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_depth = 4096;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_logical_ram_width = 16;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_a_write_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_clock = "clock1";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_address_width = 12;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_byte_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_in_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_in_clock = "clock1";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_out_clock = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_data_width = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_address = 0;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_first_bit_number = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_last_address = 4095;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_depth = 4096;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_logical_ram_width = 16;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_enable_write_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .port_b_read_enable_write_enable_clock = "clock1";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a1 .ram_block_type = "M4K";
// synopsys translate_on

// Location: M4K_X17_Y16
cyclone_ram_block \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 (
	.portawe(gnd),
	.portbrewe(\comb_4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.clk0(vcc),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\comb_3|count [11],\comb_3|count [10],\comb_3|count [9],\comb_3|count [8],\comb_3|count [7],\comb_3|count [6],\comb_3|count [5],\comb_3|count [4],\comb_3|count [3],\comb_3|count [2],\comb_3|count [1],\comb_3|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]}),
	.portbaddr({\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTADATAOUT_bus ),
	.portbdataout(\comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_offset_in_bits = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .data_interleave_width_in_bits = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .logical_ram_name = "Memory:comb_4|altsyncram:altsyncram_component|altsyncram_m3d1:auto_generated|altsyncram_pi82:altsyncram1|ALTSYNCRAM";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .operation_mode = "bidir_dual_port";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_address_width = 12;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_byte_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_byte_enable_clock = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_in_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_out_clock = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_data_width = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_address = 0;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_first_bit_number = 15;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_last_address = 4095;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_depth = 4096;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_logical_ram_width = 16;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_a_write_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_clock = "clock1";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_address_width = 12;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_byte_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_in_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_in_clock = "clock1";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_out_clock = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_data_width = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_address = 0;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_first_bit_number = 15;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_last_address = 4095;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_depth = 4096;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_logical_ram_width = 16;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_enable_write_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .port_b_read_enable_write_enable_clock = "clock1";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a15 .ram_block_type = "M4K";
// synopsys translate_on

// Location: LC_X16_Y13_N9
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1 (
	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[4]~9_combout ),
	.datad(\comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1 .lut_mask = "fff0";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1 .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1 .output_mode = "comb_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1 .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1 .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y13_N8
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\comb_4|altsyncram_component|auto_generated|altsyncram1|q_b [15]),
	.datad(\comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .lut_mask = "f0cc";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .output_mode = "reg_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[15] .synch_mode = "off";
// synopsys translate_on

// Location: M4K_X17_Y12
cyclone_ram_block \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 (
	.portawe(gnd),
	.portbrewe(\comb_4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.clk0(vcc),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\comb_3|count [11],\comb_3|count [10],\comb_3|count [9],\comb_3|count [8],\comb_3|count [7],\comb_3|count [6],\comb_3|count [5],\comb_3|count [4],\comb_3|count [3],\comb_3|count [2],\comb_3|count [1],\comb_3|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]}),
	.portbaddr({\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTADATAOUT_bus ),
	.portbdataout(\comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_offset_in_bits = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .data_interleave_width_in_bits = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .logical_ram_name = "Memory:comb_4|altsyncram:altsyncram_component|altsyncram_m3d1:auto_generated|altsyncram_pi82:altsyncram1|ALTSYNCRAM";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .operation_mode = "bidir_dual_port";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_address_width = 12;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_byte_enable_clock = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_in_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_out_clock = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_data_width = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_address = 0;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_first_bit_number = 14;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_last_address = 4095;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_depth = 4096;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_logical_ram_width = 16;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_a_write_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_clock = "clock1";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_address_width = 12;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_byte_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_in_clock = "clock1";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_out_clock = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_data_width = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_address = 0;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_first_bit_number = 14;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_last_address = 4095;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_depth = 4096;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_logical_ram_width = 16;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_write_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .port_b_read_enable_write_enable_clock = "clock1";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a14 .ram_block_type = "M4K";
// synopsys translate_on

// Location: LC_X16_Y13_N4
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [15]),
	.datad(\comb_4|altsyncram_component|auto_generated|altsyncram1|q_b [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .lut_mask = "fc30";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .output_mode = "reg_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[14] .synch_mode = "off";
// synopsys translate_on

// Location: M4K_X17_Y15
cyclone_ram_block \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 (
	.portawe(gnd),
	.portbrewe(\comb_4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.clk0(vcc),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\comb_3|count [11],\comb_3|count [10],\comb_3|count [9],\comb_3|count [8],\comb_3|count [7],\comb_3|count [6],\comb_3|count [5],\comb_3|count [4],\comb_3|count [3],\comb_3|count [2],\comb_3|count [1],\comb_3|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]}),
	.portbaddr({\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTADATAOUT_bus ),
	.portbdataout(\comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_offset_in_bits = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .data_interleave_width_in_bits = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .logical_ram_name = "Memory:comb_4|altsyncram:altsyncram_component|altsyncram_m3d1:auto_generated|altsyncram_pi82:altsyncram1|ALTSYNCRAM";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .operation_mode = "bidir_dual_port";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_address_width = 12;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_byte_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_byte_enable_clock = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_in_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_out_clock = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_data_width = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_address = 0;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_first_bit_number = 13;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_last_address = 4095;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_depth = 4096;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_logical_ram_width = 16;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_a_write_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_clock = "clock1";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_address_width = 12;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_byte_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_in_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_in_clock = "clock1";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_out_clock = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_data_width = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_address = 0;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_first_bit_number = 13;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_last_address = 4095;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_depth = 4096;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_logical_ram_width = 16;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_enable_write_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .port_b_read_enable_write_enable_clock = "clock1";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a13 .ram_block_type = "M4K";
// synopsys translate_on

// Location: LC_X16_Y13_N6
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [14]),
	.datad(\comb_4|altsyncram_component|auto_generated|altsyncram1|q_b [13]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .lut_mask = "fc30";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .output_mode = "reg_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[13] .synch_mode = "off";
// synopsys translate_on

// Location: M4K_X17_Y14
cyclone_ram_block \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 (
	.portawe(gnd),
	.portbrewe(\comb_4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.clk0(vcc),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\comb_3|count [11],\comb_3|count [10],\comb_3|count [9],\comb_3|count [8],\comb_3|count [7],\comb_3|count [6],\comb_3|count [5],\comb_3|count [4],\comb_3|count [3],\comb_3|count [2],\comb_3|count [1],\comb_3|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]}),
	.portbaddr({\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTADATAOUT_bus ),
	.portbdataout(\comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_offset_in_bits = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .data_interleave_width_in_bits = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .logical_ram_name = "Memory:comb_4|altsyncram:altsyncram_component|altsyncram_m3d1:auto_generated|altsyncram_pi82:altsyncram1|ALTSYNCRAM";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .operation_mode = "bidir_dual_port";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_address_width = 12;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_byte_enable_clock = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_in_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_out_clock = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_data_width = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_address = 0;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_first_bit_number = 12;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_last_address = 4095;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_depth = 4096;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_logical_ram_width = 16;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_a_write_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_clock = "clock1";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_address_width = 12;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_byte_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_in_clock = "clock1";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_out_clock = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_data_width = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_address = 0;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_first_bit_number = 12;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_last_address = 4095;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_depth = 4096;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_logical_ram_width = 16;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_write_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .port_b_read_enable_write_enable_clock = "clock1";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a12 .ram_block_type = "M4K";
// synopsys translate_on

// Location: LC_X16_Y13_N2
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [13]),
	.datab(\comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(vcc),
	.datad(\comb_4|altsyncram_component|auto_generated|altsyncram1|q_b [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .lut_mask = "ee22";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .output_mode = "reg_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[12] .synch_mode = "off";
// synopsys translate_on

// Location: M4K_X17_Y13
cyclone_ram_block \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 (
	.portawe(gnd),
	.portbrewe(\comb_4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.clk0(vcc),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\comb_3|count [11],\comb_3|count [10],\comb_3|count [9],\comb_3|count [8],\comb_3|count [7],\comb_3|count [6],\comb_3|count [5],\comb_3|count [4],\comb_3|count [3],\comb_3|count [2],\comb_3|count [1],\comb_3|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]}),
	.portbaddr({\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTADATAOUT_bus ),
	.portbdataout(\comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_offset_in_bits = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .data_interleave_width_in_bits = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .logical_ram_name = "Memory:comb_4|altsyncram:altsyncram_component|altsyncram_m3d1:auto_generated|altsyncram_pi82:altsyncram1|ALTSYNCRAM";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .operation_mode = "bidir_dual_port";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_address_width = 12;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_byte_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_byte_enable_clock = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_in_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_out_clock = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_data_width = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_address = 0;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_first_bit_number = 11;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_last_address = 4095;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_depth = 4096;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_logical_ram_width = 16;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_a_write_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_clock = "clock1";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_address_width = 12;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_byte_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_in_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_in_clock = "clock1";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_out_clock = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_data_width = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_address = 0;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_first_bit_number = 11;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_last_address = 4095;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_depth = 4096;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_logical_ram_width = 16;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_enable_write_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .port_b_read_enable_write_enable_clock = "clock1";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a11 .ram_block_type = "M4K";
// synopsys translate_on

// Location: LC_X16_Y13_N7
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [12]),
	.datab(\comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\comb_4|altsyncram_component|auto_generated|altsyncram1|q_b [11]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .lut_mask = "e2e2";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .output_mode = "reg_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[11] .synch_mode = "off";
// synopsys translate_on

// Location: M4K_X17_Y11
cyclone_ram_block \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 (
	.portawe(gnd),
	.portbrewe(\comb_4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.clk0(vcc),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\comb_3|count [11],\comb_3|count [10],\comb_3|count [9],\comb_3|count [8],\comb_3|count [7],\comb_3|count [6],\comb_3|count [5],\comb_3|count [4],\comb_3|count [3],\comb_3|count [2],\comb_3|count [1],\comb_3|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]}),
	.portbaddr({\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTADATAOUT_bus ),
	.portbdataout(\comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_offset_in_bits = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .data_interleave_width_in_bits = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .logical_ram_name = "Memory:comb_4|altsyncram:altsyncram_component|altsyncram_m3d1:auto_generated|altsyncram_pi82:altsyncram1|ALTSYNCRAM";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .operation_mode = "bidir_dual_port";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_address_width = 12;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_byte_enable_clock = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_in_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_out_clock = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_data_width = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_address = 0;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_first_bit_number = 10;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_last_address = 4095;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_depth = 4096;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_logical_ram_width = 16;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_a_write_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_clock = "clock1";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_address_width = 12;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_byte_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_in_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_in_clock = "clock1";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_out_clock = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_data_width = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_address = 0;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_first_bit_number = 10;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_last_address = 4095;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_depth = 4096;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_logical_ram_width = 16;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_enable_write_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .port_b_read_enable_write_enable_clock = "clock1";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a10 .ram_block_type = "M4K";
// synopsys translate_on

// Location: LC_X16_Y13_N5
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datac(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [11]),
	.datad(\comb_4|altsyncram_component|auto_generated|altsyncram1|q_b [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .lut_mask = "fc30";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .output_mode = "reg_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[10] .synch_mode = "off";
// synopsys translate_on

// Location: M4K_X17_Y9
cyclone_ram_block \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 (
	.portawe(gnd),
	.portbrewe(\comb_4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.clk0(vcc),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\comb_3|count [11],\comb_3|count [10],\comb_3|count [9],\comb_3|count [8],\comb_3|count [7],\comb_3|count [6],\comb_3|count [5],\comb_3|count [4],\comb_3|count [3],\comb_3|count [2],\comb_3|count [1],\comb_3|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]}),
	.portbaddr({\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTADATAOUT_bus ),
	.portbdataout(\comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_offset_in_bits = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .data_interleave_width_in_bits = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .logical_ram_name = "Memory:comb_4|altsyncram:altsyncram_component|altsyncram_m3d1:auto_generated|altsyncram_pi82:altsyncram1|ALTSYNCRAM";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .operation_mode = "bidir_dual_port";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_address_width = 12;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_byte_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_byte_enable_clock = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_in_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_out_clock = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_data_width = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_address = 0;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_first_bit_number = 9;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_last_address = 4095;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_depth = 4096;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_logical_ram_width = 16;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_a_write_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_clock = "clock1";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_address_width = 12;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_byte_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_in_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_in_clock = "clock1";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_out_clock = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_data_width = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_address = 0;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_first_bit_number = 9;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_last_address = 4095;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_depth = 4096;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_logical_ram_width = 16;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_enable_write_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .port_b_read_enable_write_enable_clock = "clock1";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a9 .ram_block_type = "M4K";
// synopsys translate_on

// Location: LC_X16_Y7_N1
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [10]),
	.datac(vcc),
	.datad(\comb_4|altsyncram_component|auto_generated|altsyncram1|q_b [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .lut_mask = "ee44";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .output_mode = "reg_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[9] .synch_mode = "off";
// synopsys translate_on

// Location: M4K_X17_Y1
cyclone_ram_block \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 (
	.portawe(gnd),
	.portbrewe(\comb_4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.clk0(vcc),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\comb_3|count [11],\comb_3|count [10],\comb_3|count [9],\comb_3|count [8],\comb_3|count [7],\comb_3|count [6],\comb_3|count [5],\comb_3|count [4],\comb_3|count [3],\comb_3|count [2],\comb_3|count [1],\comb_3|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]}),
	.portbaddr({\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTADATAOUT_bus ),
	.portbdataout(\comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_offset_in_bits = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .data_interleave_width_in_bits = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .logical_ram_name = "Memory:comb_4|altsyncram:altsyncram_component|altsyncram_m3d1:auto_generated|altsyncram_pi82:altsyncram1|ALTSYNCRAM";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .operation_mode = "bidir_dual_port";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_address_width = 12;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_byte_enable_clock = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_in_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_out_clock = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_data_width = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_address = 0;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_first_bit_number = 8;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_last_address = 4095;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_depth = 4096;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_logical_ram_width = 16;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_a_write_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_clock = "clock1";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_address_width = 12;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_byte_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_in_clock = "clock1";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_out_clock = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_data_width = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_address = 0;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_first_bit_number = 8;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_last_address = 4095;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_depth = 4096;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_logical_ram_width = 16;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_write_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .port_b_read_enable_write_enable_clock = "clock1";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a8 .ram_block_type = "M4K";
// synopsys translate_on

// Location: LC_X16_Y7_N6
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [9]),
	.datab(\comb_4|altsyncram_component|auto_generated|altsyncram1|q_b [8]),
	.datac(vcc),
	.datad(\comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .lut_mask = "ccaa";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .output_mode = "reg_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[8] .synch_mode = "off";
// synopsys translate_on

// Location: M4K_X17_Y6
cyclone_ram_block \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 (
	.portawe(gnd),
	.portbrewe(\comb_4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.clk0(vcc),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\comb_3|count [11],\comb_3|count [10],\comb_3|count [9],\comb_3|count [8],\comb_3|count [7],\comb_3|count [6],\comb_3|count [5],\comb_3|count [4],\comb_3|count [3],\comb_3|count [2],\comb_3|count [1],\comb_3|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]}),
	.portbaddr({\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTADATAOUT_bus ),
	.portbdataout(\comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_offset_in_bits = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .data_interleave_width_in_bits = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .logical_ram_name = "Memory:comb_4|altsyncram:altsyncram_component|altsyncram_m3d1:auto_generated|altsyncram_pi82:altsyncram1|ALTSYNCRAM";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .operation_mode = "bidir_dual_port";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_address_width = 12;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_byte_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_byte_enable_clock = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_in_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_out_clock = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_data_width = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_address = 0;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_first_bit_number = 7;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_last_address = 4095;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_depth = 4096;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_logical_ram_width = 16;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_a_write_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_clock = "clock1";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_address_width = 12;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_byte_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_in_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_in_clock = "clock1";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_out_clock = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_data_width = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_address = 0;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_first_bit_number = 7;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_last_address = 4095;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_depth = 4096;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_logical_ram_width = 16;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_enable_write_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .port_b_read_enable_write_enable_clock = "clock1";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a7 .ram_block_type = "M4K";
// synopsys translate_on

// Location: LC_X16_Y7_N5
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [8]),
	.datab(\comb_4|altsyncram_component|auto_generated|altsyncram1|q_b [7]),
	.datac(vcc),
	.datad(\comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .lut_mask = "ccaa";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .output_mode = "reg_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7] .synch_mode = "off";
// synopsys translate_on

// Location: M4K_X17_Y8
cyclone_ram_block \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 (
	.portawe(gnd),
	.portbrewe(\comb_4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.clk0(vcc),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\comb_3|count [11],\comb_3|count [10],\comb_3|count [9],\comb_3|count [8],\comb_3|count [7],\comb_3|count [6],\comb_3|count [5],\comb_3|count [4],\comb_3|count [3],\comb_3|count [2],\comb_3|count [1],\comb_3|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]}),
	.portbaddr({\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTADATAOUT_bus ),
	.portbdataout(\comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_offset_in_bits = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .data_interleave_width_in_bits = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .logical_ram_name = "Memory:comb_4|altsyncram:altsyncram_component|altsyncram_m3d1:auto_generated|altsyncram_pi82:altsyncram1|ALTSYNCRAM";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .operation_mode = "bidir_dual_port";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_address_width = 12;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_byte_enable_clock = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_in_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_out_clock = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_data_width = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_address = 0;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_first_bit_number = 6;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_last_address = 4095;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_depth = 4096;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_logical_ram_width = 16;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_a_write_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_clock = "clock1";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_address_width = 12;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_byte_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_in_clock = "clock1";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_out_clock = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_data_width = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_address = 0;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_first_bit_number = 6;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_last_address = 4095;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_depth = 4096;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_logical_ram_width = 16;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_write_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .port_b_read_enable_write_enable_clock = "clock1";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a6 .ram_block_type = "M4K";
// synopsys translate_on

// Location: LC_X16_Y7_N2
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [7]),
	.datac(vcc),
	.datad(\comb_4|altsyncram_component|auto_generated|altsyncram1|q_b [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .lut_mask = "ee44";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .output_mode = "reg_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6] .synch_mode = "off";
// synopsys translate_on

// Location: M4K_X17_Y4
cyclone_ram_block \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 (
	.portawe(gnd),
	.portbrewe(\comb_4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.clk0(vcc),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\comb_3|count [11],\comb_3|count [10],\comb_3|count [9],\comb_3|count [8],\comb_3|count [7],\comb_3|count [6],\comb_3|count [5],\comb_3|count [4],\comb_3|count [3],\comb_3|count [2],\comb_3|count [1],\comb_3|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]}),
	.portbaddr({\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTADATAOUT_bus ),
	.portbdataout(\comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_offset_in_bits = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .data_interleave_width_in_bits = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .logical_ram_name = "Memory:comb_4|altsyncram:altsyncram_component|altsyncram_m3d1:auto_generated|altsyncram_pi82:altsyncram1|ALTSYNCRAM";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .operation_mode = "bidir_dual_port";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_address_width = 12;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_byte_enable_clock = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_in_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_out_clock = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_data_width = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_address = 0;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_first_bit_number = 5;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_last_address = 4095;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_depth = 4096;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_logical_ram_width = 16;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_a_write_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_clock = "clock1";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_address_width = 12;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_byte_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_in_clock = "clock1";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_out_clock = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_data_width = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_address = 0;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_first_bit_number = 5;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_last_address = 4095;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_depth = 4096;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_logical_ram_width = 16;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_write_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .port_b_read_enable_write_enable_clock = "clock1";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a5 .ram_block_type = "M4K";
// synopsys translate_on

// Location: LC_X16_Y7_N9
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [6]),
	.datab(\comb_4|altsyncram_component|auto_generated|altsyncram1|q_b [5]),
	.datac(vcc),
	.datad(\comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .lut_mask = "ccaa";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .output_mode = "reg_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5] .synch_mode = "off";
// synopsys translate_on

// Location: M4K_X17_Y7
cyclone_ram_block \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 (
	.portawe(gnd),
	.portbrewe(\comb_4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.clk0(vcc),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\comb_3|count [11],\comb_3|count [10],\comb_3|count [9],\comb_3|count [8],\comb_3|count [7],\comb_3|count [6],\comb_3|count [5],\comb_3|count [4],\comb_3|count [3],\comb_3|count [2],\comb_3|count [1],\comb_3|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]}),
	.portbaddr({\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTADATAOUT_bus ),
	.portbdataout(\comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_offset_in_bits = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .data_interleave_width_in_bits = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .logical_ram_name = "Memory:comb_4|altsyncram:altsyncram_component|altsyncram_m3d1:auto_generated|altsyncram_pi82:altsyncram1|ALTSYNCRAM";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .operation_mode = "bidir_dual_port";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_address_width = 12;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_byte_enable_clock = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_in_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_out_clock = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_data_width = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_address = 0;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_first_bit_number = 4;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_last_address = 4095;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_depth = 4096;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_logical_ram_width = 16;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_a_write_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_clock = "clock1";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_address_width = 12;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_byte_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_in_clock = "clock1";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_out_clock = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_data_width = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_address = 0;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_first_bit_number = 4;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_last_address = 4095;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_depth = 4096;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_logical_ram_width = 16;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_write_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .port_b_read_enable_write_enable_clock = "clock1";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a4 .ram_block_type = "M4K";
// synopsys translate_on

// Location: LC_X16_Y7_N7
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [5]),
	.datab(vcc),
	.datac(\comb_4|altsyncram_component|auto_generated|altsyncram1|q_b [4]),
	.datad(\comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .lut_mask = "f0aa";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .output_mode = "reg_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4] .synch_mode = "off";
// synopsys translate_on

// Location: M4K_X17_Y3
cyclone_ram_block \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 (
	.portawe(gnd),
	.portbrewe(\comb_4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.clk0(vcc),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\comb_3|count [11],\comb_3|count [10],\comb_3|count [9],\comb_3|count [8],\comb_3|count [7],\comb_3|count [6],\comb_3|count [5],\comb_3|count [4],\comb_3|count [3],\comb_3|count [2],\comb_3|count [1],\comb_3|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]}),
	.portbaddr({\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTADATAOUT_bus ),
	.portbdataout(\comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_offset_in_bits = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .data_interleave_width_in_bits = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .logical_ram_name = "Memory:comb_4|altsyncram:altsyncram_component|altsyncram_m3d1:auto_generated|altsyncram_pi82:altsyncram1|ALTSYNCRAM";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .operation_mode = "bidir_dual_port";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_address_width = 12;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_byte_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_byte_enable_clock = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_in_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_out_clock = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_data_width = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_address = 0;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_first_bit_number = 3;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_last_address = 4095;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_depth = 4096;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_logical_ram_width = 16;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_a_write_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_clock = "clock1";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_address_width = 12;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_byte_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_in_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_in_clock = "clock1";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_out_clock = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_data_width = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_address = 0;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_first_bit_number = 3;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_last_address = 4095;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_depth = 4096;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_logical_ram_width = 16;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_enable_write_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .port_b_read_enable_write_enable_clock = "clock1";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a3 .ram_block_type = "M4K";
// synopsys translate_on

// Location: LC_X16_Y7_N3
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [4]),
	.datab(vcc),
	.datac(\comb_4|altsyncram_component|auto_generated|altsyncram1|q_b [3]),
	.datad(\comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .lut_mask = "f0aa";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .output_mode = "reg_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3] .synch_mode = "off";
// synopsys translate_on

// Location: M4K_X17_Y2
cyclone_ram_block \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 (
	.portawe(gnd),
	.portbrewe(\comb_4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.clk0(vcc),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\comb_3|count [11],\comb_3|count [10],\comb_3|count [9],\comb_3|count [8],\comb_3|count [7],\comb_3|count [6],\comb_3|count [5],\comb_3|count [4],\comb_3|count [3],\comb_3|count [2],\comb_3|count [1],\comb_3|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]}),
	.portbaddr({\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTADATAOUT_bus ),
	.portbdataout(\comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_offset_in_bits = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .data_interleave_width_in_bits = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .logical_ram_name = "Memory:comb_4|altsyncram:altsyncram_component|altsyncram_m3d1:auto_generated|altsyncram_pi82:altsyncram1|ALTSYNCRAM";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .operation_mode = "bidir_dual_port";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_address_width = 12;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_byte_enable_clock = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_in_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_out_clock = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_data_width = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_address = 0;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_first_bit_number = 2;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_last_address = 4095;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_depth = 4096;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_logical_ram_width = 16;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_a_write_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_clock = "clock1";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_address_width = 12;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_byte_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_in_clock = "clock1";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_out_clock = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_data_width = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_address = 0;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_first_bit_number = 2;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_last_address = 4095;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_depth = 4096;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_logical_ram_width = 16;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_write_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .port_b_read_enable_write_enable_clock = "clock1";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a2 .ram_block_type = "M4K";
// synopsys translate_on

// Location: LC_X16_Y7_N8
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [3]),
	.datac(\comb_4|altsyncram_component|auto_generated|altsyncram1|q_b [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .lut_mask = "e4e4";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .output_mode = "reg_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y7_N4
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.datab(\comb_4|altsyncram_component|auto_generated|altsyncram1|q_b [1]),
	.datac(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .lut_mask = "d8d8";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .output_mode = "reg_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1] .synch_mode = "off";
// synopsys translate_on

// Location: M4K_X17_Y10
cyclone_ram_block \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 (
	.portawe(gnd),
	.portbrewe(\comb_4|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout ),
	.clk0(vcc),
	.clk1(\altera_internal_jtag~TCKUTAP ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\comb_3|count [11],\comb_3|count [10],\comb_3|count [9],\comb_3|count [8],\comb_3|count [7],\comb_3|count [6],\comb_3|count [5],\comb_3|count [4],\comb_3|count [3],\comb_3|count [2],\comb_3|count [1],\comb_3|count [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]}),
	.portbaddr({\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [11],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [10],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [9],
\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [8],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [7],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [6],
\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [5],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [4],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [3],
\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [2],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [1],\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus ),
	.portbdataout(\comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_offset_in_bits = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .data_interleave_width_in_bits = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .logical_ram_name = "Memory:comb_4|altsyncram:altsyncram_component|altsyncram_m3d1:auto_generated|altsyncram_pi82:altsyncram1|ALTSYNCRAM";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .mixed_port_feed_through_mode = "dont_care";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .operation_mode = "bidir_dual_port";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_address_width = 12;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_byte_enable_clock = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_in_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_out_clock = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_data_width = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_address = 0;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_first_bit_number = 0;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_last_address = 4095;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_depth = 4096;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_logical_ram_width = 16;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_a_write_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_clock = "clock1";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_address_width = 12;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_byte_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_in_clock = "clock1";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_out_clock = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_data_width = 1;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_address = 0;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_first_bit_number = 0;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_last_address = 4095;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_depth = 4096;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_logical_ram_width = 16;
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_write_enable_clear = "none";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \comb_4|altsyncram_component|auto_generated|altsyncram1|ram_block3a0 .ram_block_type = "M4K";
// synopsys translate_on

// Location: LC_X16_Y7_N0
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [1]),
	.datac(\comb_4|altsyncram_component|auto_generated|altsyncram1|q_b [0]),
	.datad(\comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .lut_mask = "f0cc";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .output_mode = "reg_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y12_N6
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal (
	.clk(gnd),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal .lut_mask = "a0a0";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal .output_mode = "comb_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y12_N5
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~4 (
	.clk(gnd),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\comb_4|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datad(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~4 .lut_mask = "bf40";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~4 .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~4 .output_mode = "comb_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~4 .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~4 .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y13_N7
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datad(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .lut_mask = "0f00";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .output_mode = "reg_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y13_N5
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datac(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datad(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .lut_mask = "3c00";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .output_mode = "reg_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y13_N8
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 (
	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datad(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .lut_mask = "000f";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .output_mode = "comb_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y13_N3
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~2_combout ),
	.datab(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datac(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datad(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .lut_mask = "2a80";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .output_mode = "reg_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y13_N6
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~2 (
	.clk(gnd),
	.dataa(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datab(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.datad(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~2 .lut_mask = "1333";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~2 .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~2 .output_mode = "comb_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~2 .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~2 .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y13_N0
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0 (
	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datad(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0 .lut_mask = "f000";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0 .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0 .output_mode = "comb_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0 .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0 .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y13_N9
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~2_combout ),
	.datab(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0_combout ),
	.datac(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datad(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]~4_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .lut_mask = "28a0";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .output_mode = "reg_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y13_N2
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 (
	.clk(gnd),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(vcc),
	.datac(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .lut_mask = "0505";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .output_mode = "comb_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y13_N1
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 (
	.clk(gnd),
	.dataa(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ),
	.datab(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.datac(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout ),
	.datad(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .lut_mask = "0020";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .output_mode = "comb_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y12_N1
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~3 (
	.clk(gnd),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\comb_4|altsyncram_component|auto_generated|mgl_prim2|sdr~0_combout ),
	.datad(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~3 .lut_mask = "1fe0";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~3 .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~3 .output_mode = "comb_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~3 .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~3 .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y12_N9
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .lut_mask = "7000";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .output_mode = "reg_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y12_N8
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datac(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .lut_mask = "7000";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .output_mode = "reg_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y12_N0
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout ),
	.datac(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [2]),
	.datad(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .lut_mask = "ccec";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .output_mode = "reg_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y13_N4
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 (
	.clk(gnd),
	.dataa(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout ),
	.datab(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [1]),
	.datac(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [0]),
	.datad(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .lut_mask = "8008";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .output_mode = "comb_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y12_N7
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [1]),
	.datac(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout ),
	.datad(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]~3_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .lut_mask = "00f8";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .output_mode = "reg_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y11_N3
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|tdo~0 (
	.clk(gnd),
	.dataa(\comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.datac(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg [0]),
	.datad(\comb_4|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .lut_mask = "dc10";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .output_mode = "comb_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|tdo~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y11_N7
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_regout ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\comb_4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ),
	.datad(vcc),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .lut_mask = "d8d8";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .output_mode = "reg_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y11_N4
cyclone_lcell \comb_4|altsyncram_component|auto_generated|mgl_prim2|tdo~1 (
	.clk(gnd),
	.dataa(\comb_4|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout ),
	.datab(\comb_4|altsyncram_component|auto_generated|mgl_prim2|tdo~0_combout ),
	.datac(\comb_4|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\comb_4|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .lut_mask = "ccec";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .operation_mode = "normal";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .output_mode = "comb_only";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .register_cascade_mode = "off";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .sum_lutc_input = "datac";
defparam \comb_4|altsyncram_component|auto_generated|mgl_prim2|tdo~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y11_N6
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 (
	.clk(gnd),
	.dataa(vcc),
	.datab(\comb_4|altsyncram_component|auto_generated|mgl_prim2|tdo~1_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .lut_mask = "f0cc";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .output_mode = "comb_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y11_N6
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 (
	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .lut_mask = "0f00";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .output_mode = "comb_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y12_N2
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg .lut_mask = "d8d8";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y12_N0
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal (
	.clk(gnd),
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .lut_mask = "cc00";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .output_mode = "comb_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N4
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17 (
	.clk(gnd),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17 .lut_mask = "ff40";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17 .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17 .output_mode = "comb_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17 .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17 .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y13_N0
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~16_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.cout(),
	.cout0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~7 ),
	.cout1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~7COUT1_24 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] .lut_mask = "33cc";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] .operation_mode = "arithmetic";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y13_N1
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~16_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17_combout ),
	.cin(gnd),
	.cin0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~7 ),
	.cin1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~7COUT1_24 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.cout(),
	.cout0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 ),
	.cout1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13COUT1_26 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] .cin0_used = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] .cin1_used = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] .lut_mask = "5a5f";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] .operation_mode = "arithmetic";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] .sum_lutc_input = "cin";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y13_N2
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~16_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17_combout ),
	.cin(gnd),
	.cin0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13 ),
	.cin1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~13COUT1_26 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.cout(),
	.cout0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~5 ),
	.cout1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~5COUT1_28 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] .cin0_used = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] .cin1_used = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] .lut_mask = "a50a";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] .operation_mode = "arithmetic";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] .sum_lutc_input = "cin";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y13_N3
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~16_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17_combout ),
	.cin(gnd),
	.cin0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~5 ),
	.cin1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]~5COUT1_28 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.cout(),
	.cout0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~9 ),
	.cout1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~9COUT1_30 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] .cin0_used = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] .cin1_used = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] .lut_mask = "3c3f";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] .operation_mode = "arithmetic";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] .sum_lutc_input = "cin";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y13_N6
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 (
	.clk(gnd),
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 .lut_mask = "0033";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 .output_mode = "comb_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y13_N4
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~16_combout ),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~17_combout ),
	.cin(gnd),
	.cin0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~9 ),
	.cin1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]~9COUT1_30 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] .cin0_used = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] .cin1_used = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] .lut_mask = "c3c3";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] .sum_lutc_input = "cin";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y13_N5
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~15 (
	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~15 .lut_mask = "000f";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~15 .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~15 .output_mode = "comb_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~15 .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~15 .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y13_N8
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~16 (
	.clk(gnd),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~16 .lut_mask = "eccc";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~16 .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~16 .output_mode = "comb_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~16 .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~16 .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y13_N9
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 (
	.clk(gnd),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .lut_mask = "8801";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .output_mode = "comb_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y12_N7
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 (
	.clk(gnd),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .lut_mask = "0100";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .output_mode = "comb_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y13_N7
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 (
	.clk(gnd),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~15_combout ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 .lut_mask = "a0b1";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 .output_mode = "comb_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y12_N4
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~16 (
	.clk(gnd),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~16 .lut_mask = "ffe0";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~16 .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~16 .output_mode = "comb_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~16 .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~16 .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y12_N3
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] .lut_mask = "7700";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y12_N8
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 (
	.clk(gnd),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .lut_mask = "0007";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .output_mode = "comb_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y12_N2
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 (
	.clk(gnd),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~12_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .lut_mask = "c4c0";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .output_mode = "comb_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y12_N5
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~13_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] .lut_mask = "f0f8";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y12_N1
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 (
	.clk(gnd),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .lut_mask = "ba10";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .output_mode = "comb_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y12_N6
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~11_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] .lut_mask = "7700";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y12_N9
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~9_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]~16_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] .lut_mask = "f2f0";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y12_N8
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 (
	.clk(gnd),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .lut_mask = "f202";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .output_mode = "comb_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y12_N1
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12 (
	.clk(gnd),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12 .lut_mask = "eca0";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12 .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12 .output_mode = "comb_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12 .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12 .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N0
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.cout(),
	.cout0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~3 ),
	.cout1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~3COUT1_19 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] .lut_mask = "33cc";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] .operation_mode = "arithmetic";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N1
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout ),
	.cin(gnd),
	.cin0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~3 ),
	.cin1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~3COUT1_19 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.cout(),
	.cout0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9 ),
	.cout1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9COUT1_21 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] .cin0_used = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] .cin1_used = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] .lut_mask = "a505";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] .operation_mode = "arithmetic";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] .sum_lutc_input = "cin";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N2
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout ),
	.cin(gnd),
	.cin0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9 ),
	.cin1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.cout(),
	.cout0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~1 ),
	.cout1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~1COUT1_23 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] .cin0_used = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] .cin1_used = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] .lut_mask = "5aaf";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] .operation_mode = "arithmetic";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] .sum_lutc_input = "cin";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N3
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout ),
	.cin(gnd),
	.cin0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~1 ),
	.cin1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~1COUT1_23 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.cout(),
	.cout0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~5 ),
	.cout1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~5COUT1_25 ));
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] .cin0_used = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] .cin1_used = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] .lut_mask = "c303";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] .operation_mode = "arithmetic";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] .sum_lutc_input = "cin";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N4
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12_combout ),
	.cin(gnd),
	.cin0(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~5 ),
	.cin1(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~5COUT1_25 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] .cin0_used = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] .cin1_used = "true";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] .lut_mask = "3c3c";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] .sum_lutc_input = "cin";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y9_N7
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~1 (
	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~1 .lut_mask = "000f";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~1 .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~1 .output_mode = "comb_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~1 .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~1 .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N3
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10 (
	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10 .lut_mask = "fff0";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10 .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10 .output_mode = "comb_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10 .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10 .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N4
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11 (
	.clk(gnd),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11 .lut_mask = "aaba";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11 .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11 .output_mode = "comb_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11 .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11 .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N5
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~2 (
	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~2 .lut_mask = "f000";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~2 .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~2 .output_mode = "comb_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~2 .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~2 .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N6
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~4 (
	.clk(gnd),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~4 .lut_mask = "8000";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~4 .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~4 .output_mode = "comb_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~4 .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~4 .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y11_N9
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 (
	.clk(gnd),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .lut_mask = "0080";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .output_mode = "comb_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N6
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 (
	.clk(gnd),
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 .lut_mask = "00c0";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 .output_mode = "comb_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N3
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] .lut_mask = "0000";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y10_N9
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] .lut_mask = "ff00";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N4
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] .lut_mask = "0000";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y10_N5
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] .lut_mask = "0000";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y10_N8
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 (
	.clk(gnd),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .lut_mask = "0040";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .output_mode = "comb_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N7
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] .lut_mask = "ff00";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N8
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 (
	.clk(gnd),
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 .lut_mask = "f300";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 .output_mode = "comb_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N9
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 (
	.clk(gnd),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 .lut_mask = "091b";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 .output_mode = "comb_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N2
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [1]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] .lut_mask = "0000";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y10_N1
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [2]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] .lut_mask = "0000";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y9_N5
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 (
	.clk(gnd),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 .lut_mask = "1816";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 .output_mode = "comb_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y9_N6
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 (
	.clk(gnd),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 .lut_mask = "a22b";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 .output_mode = "comb_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N9
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7 (
	.clk(gnd),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7 .lut_mask = "c0ea";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7 .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7 .output_mode = "comb_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7 .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7 .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N8
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 (
	.clk(gnd),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 .lut_mask = "f222";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 .output_mode = "comb_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N0
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] .lut_mask = "ff00";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N8
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 (
	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .lut_mask = "0fff";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .output_mode = "comb_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N6
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena (
	.clk(gnd),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .lut_mask = "fa00";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .output_mode = "comb_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N2
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [3]),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] .lut_mask = "ccaa";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y10_N9
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [2]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] .lut_mask = "aacc";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y10_N7
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [1]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [2]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] .lut_mask = "ccaa";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y9_N1
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~0 (
	.clk(gnd),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [3]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [0]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~0 .lut_mask = "ff5f";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~0 .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~0 .output_mode = "comb_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~0 .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~0 .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y9_N2
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~3 (
	.clk(gnd),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg [4]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~1_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~3 .lut_mask = "22f2";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~3 .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~3 .output_mode = "comb_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~3 .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~3 .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y10_N5
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~4_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [1]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout ),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] .lut_mask = "dd88";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y12_N9
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 (
	.clk(gnd),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [4]),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .lut_mask = "fafa";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .output_mode = "comb_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y12_N5
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] .lut_mask = "3030";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y12_N6
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] .lut_mask = "fff0";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y12_N3
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] .lut_mask = "0f00";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y12_N4
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAP ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [3]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] .lut_mask = "fff0";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y12_N1
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 (
	.clk(gnd),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg [0]),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg [0]),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .lut_mask = "aa0c";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .output_mode = "comb_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y12_N7
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 (
	.clk(gnd),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout ),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .lut_mask = "dc50";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .output_mode = "comb_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y11_N5
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo (
	.clk(!\altera_internal_jtag~TCKUTAP ),
	.dataa(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout ),
	.datab(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~regout ),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg [5]),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~4_combout ),
	.aclr(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [8]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0_combout ),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo .lut_mask = "5057";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo .output_mode = "reg_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y11_N9
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell (
	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .lut_mask = "00ff";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .output_mode = "comb_only";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y3_N0
cyclone_lcell \auto_hub|~GND (
	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|~GND~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = "0000";
defparam \auto_hub|~GND .operation_mode = "normal";
defparam \auto_hub|~GND .output_mode = "none";
defparam \auto_hub|~GND .register_cascade_mode = "off";
defparam \auto_hub|~GND .sum_lutc_input = "datac";
defparam \auto_hub|~GND .synch_mode = "off";
// synopsys translate_on

// Location: LC_X22_Y10_N0
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell (
	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .lut_mask = "0f0f";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .output_mode = "none";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell .synch_mode = "off";
// synopsys translate_on

// Location: LC_X25_Y11_N0
cyclone_lcell \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell (
	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .lut_mask = "0f0f";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .operation_mode = "normal";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .output_mode = "none";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .register_cascade_mode = "off";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
defparam \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell .synch_mode = "off";
// synopsys translate_on

// Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cyclone_io \in~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(in));
// synopsys translate_off
defparam \in~I .input_async_reset = "none";
defparam \in~I .input_power_up = "low";
defparam \in~I .input_register_mode = "none";
defparam \in~I .input_sync_reset = "none";
defparam \in~I .oe_async_reset = "none";
defparam \in~I .oe_power_up = "low";
defparam \in~I .oe_register_mode = "none";
defparam \in~I .oe_sync_reset = "none";
defparam \in~I .operation_mode = "input";
defparam \in~I .output_async_reset = "none";
defparam \in~I .output_power_up = "low";
defparam \in~I .output_register_mode = "none";
defparam \in~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_115,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \out[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(out[0]));
// synopsys translate_off
defparam \out[0]~I .input_async_reset = "none";
defparam \out[0]~I .input_power_up = "low";
defparam \out[0]~I .input_register_mode = "none";
defparam \out[0]~I .input_sync_reset = "none";
defparam \out[0]~I .oe_async_reset = "none";
defparam \out[0]~I .oe_power_up = "low";
defparam \out[0]~I .oe_register_mode = "none";
defparam \out[0]~I .oe_sync_reset = "none";
defparam \out[0]~I .operation_mode = "output";
defparam \out[0]~I .output_async_reset = "none";
defparam \out[0]~I .output_power_up = "low";
defparam \out[0]~I .output_register_mode = "none";
defparam \out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_39,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \out[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(out[1]));
// synopsys translate_off
defparam \out[1]~I .input_async_reset = "none";
defparam \out[1]~I .input_power_up = "low";
defparam \out[1]~I .input_register_mode = "none";
defparam \out[1]~I .input_sync_reset = "none";
defparam \out[1]~I .oe_async_reset = "none";
defparam \out[1]~I .oe_power_up = "low";
defparam \out[1]~I .oe_register_mode = "none";
defparam \out[1]~I .oe_sync_reset = "none";
defparam \out[1]~I .operation_mode = "output";
defparam \out[1]~I .output_async_reset = "none";
defparam \out[1]~I .output_power_up = "low";
defparam \out[1]~I .output_register_mode = "none";
defparam \out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_222,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \out[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(out[2]));
// synopsys translate_off
defparam \out[2]~I .input_async_reset = "none";
defparam \out[2]~I .input_power_up = "low";
defparam \out[2]~I .input_register_mode = "none";
defparam \out[2]~I .input_sync_reset = "none";
defparam \out[2]~I .oe_async_reset = "none";
defparam \out[2]~I .oe_power_up = "low";
defparam \out[2]~I .oe_register_mode = "none";
defparam \out[2]~I .oe_sync_reset = "none";
defparam \out[2]~I .operation_mode = "output";
defparam \out[2]~I .output_async_reset = "none";
defparam \out[2]~I .output_power_up = "low";
defparam \out[2]~I .output_register_mode = "none";
defparam \out[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \out[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(out[3]));
// synopsys translate_off
defparam \out[3]~I .input_async_reset = "none";
defparam \out[3]~I .input_power_up = "low";
defparam \out[3]~I .input_register_mode = "none";
defparam \out[3]~I .input_sync_reset = "none";
defparam \out[3]~I .oe_async_reset = "none";
defparam \out[3]~I .oe_power_up = "low";
defparam \out[3]~I .oe_register_mode = "none";
defparam \out[3]~I .oe_sync_reset = "none";
defparam \out[3]~I .operation_mode = "output";
defparam \out[3]~I .output_async_reset = "none";
defparam \out[3]~I .output_power_up = "low";
defparam \out[3]~I .output_register_mode = "none";
defparam \out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_56,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \out[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(out[4]));
// synopsys translate_off
defparam \out[4]~I .input_async_reset = "none";
defparam \out[4]~I .input_power_up = "low";
defparam \out[4]~I .input_register_mode = "none";
defparam \out[4]~I .input_sync_reset = "none";
defparam \out[4]~I .oe_async_reset = "none";
defparam \out[4]~I .oe_power_up = "low";
defparam \out[4]~I .oe_register_mode = "none";
defparam \out[4]~I .oe_sync_reset = "none";
defparam \out[4]~I .operation_mode = "output";
defparam \out[4]~I .output_async_reset = "none";
defparam \out[4]~I .output_power_up = "low";
defparam \out[4]~I .output_register_mode = "none";
defparam \out[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_188,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \out[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(out[5]));
// synopsys translate_off
defparam \out[5]~I .input_async_reset = "none";
defparam \out[5]~I .input_power_up = "low";
defparam \out[5]~I .input_register_mode = "none";
defparam \out[5]~I .input_sync_reset = "none";
defparam \out[5]~I .oe_async_reset = "none";
defparam \out[5]~I .oe_power_up = "low";
defparam \out[5]~I .oe_register_mode = "none";
defparam \out[5]~I .oe_sync_reset = "none";
defparam \out[5]~I .operation_mode = "output";
defparam \out[5]~I .output_async_reset = "none";
defparam \out[5]~I .output_power_up = "low";
defparam \out[5]~I .output_register_mode = "none";
defparam \out[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_182,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \out[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(out[6]));
// synopsys translate_off
defparam \out[6]~I .input_async_reset = "none";
defparam \out[6]~I .input_power_up = "low";
defparam \out[6]~I .input_register_mode = "none";
defparam \out[6]~I .input_sync_reset = "none";
defparam \out[6]~I .oe_async_reset = "none";
defparam \out[6]~I .oe_power_up = "low";
defparam \out[6]~I .oe_register_mode = "none";
defparam \out[6]~I .oe_sync_reset = "none";
defparam \out[6]~I .operation_mode = "output";
defparam \out[6]~I .output_async_reset = "none";
defparam \out[6]~I .output_power_up = "low";
defparam \out[6]~I .output_register_mode = "none";
defparam \out[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_200,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \out[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(out[7]));
// synopsys translate_off
defparam \out[7]~I .input_async_reset = "none";
defparam \out[7]~I .input_power_up = "low";
defparam \out[7]~I .input_register_mode = "none";
defparam \out[7]~I .input_sync_reset = "none";
defparam \out[7]~I .oe_async_reset = "none";
defparam \out[7]~I .oe_power_up = "low";
defparam \out[7]~I .oe_register_mode = "none";
defparam \out[7]~I .oe_sync_reset = "none";
defparam \out[7]~I .operation_mode = "output";
defparam \out[7]~I .output_async_reset = "none";
defparam \out[7]~I .output_power_up = "low";
defparam \out[7]~I .output_register_mode = "none";
defparam \out[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \out[8]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(out[8]));
// synopsys translate_off
defparam \out[8]~I .input_async_reset = "none";
defparam \out[8]~I .input_power_up = "low";
defparam \out[8]~I .input_register_mode = "none";
defparam \out[8]~I .input_sync_reset = "none";
defparam \out[8]~I .oe_async_reset = "none";
defparam \out[8]~I .oe_power_up = "low";
defparam \out[8]~I .oe_register_mode = "none";
defparam \out[8]~I .oe_sync_reset = "none";
defparam \out[8]~I .operation_mode = "output";
defparam \out[8]~I .output_async_reset = "none";
defparam \out[8]~I .output_power_up = "low";
defparam \out[8]~I .output_register_mode = "none";
defparam \out[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \out[9]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(out[9]));
// synopsys translate_off
defparam \out[9]~I .input_async_reset = "none";
defparam \out[9]~I .input_power_up = "low";
defparam \out[9]~I .input_register_mode = "none";
defparam \out[9]~I .input_sync_reset = "none";
defparam \out[9]~I .oe_async_reset = "none";
defparam \out[9]~I .oe_power_up = "low";
defparam \out[9]~I .oe_register_mode = "none";
defparam \out[9]~I .oe_sync_reset = "none";
defparam \out[9]~I .operation_mode = "output";
defparam \out[9]~I .output_async_reset = "none";
defparam \out[9]~I .output_power_up = "low";
defparam \out[9]~I .output_register_mode = "none";
defparam \out[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_54,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \out[10]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(out[10]));
// synopsys translate_off
defparam \out[10]~I .input_async_reset = "none";
defparam \out[10]~I .input_power_up = "low";
defparam \out[10]~I .input_register_mode = "none";
defparam \out[10]~I .input_sync_reset = "none";
defparam \out[10]~I .oe_async_reset = "none";
defparam \out[10]~I .oe_power_up = "low";
defparam \out[10]~I .oe_register_mode = "none";
defparam \out[10]~I .oe_sync_reset = "none";
defparam \out[10]~I .operation_mode = "output";
defparam \out[10]~I .output_async_reset = "none";
defparam \out[10]~I .output_power_up = "low";
defparam \out[10]~I .output_register_mode = "none";
defparam \out[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_100,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \out[11]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(out[11]));
// synopsys translate_off
defparam \out[11]~I .input_async_reset = "none";
defparam \out[11]~I .input_power_up = "low";
defparam \out[11]~I .input_register_mode = "none";
defparam \out[11]~I .input_sync_reset = "none";
defparam \out[11]~I .oe_async_reset = "none";
defparam \out[11]~I .oe_power_up = "low";
defparam \out[11]~I .oe_register_mode = "none";
defparam \out[11]~I .oe_sync_reset = "none";
defparam \out[11]~I .operation_mode = "output";
defparam \out[11]~I .output_async_reset = "none";
defparam \out[11]~I .output_power_up = "low";
defparam \out[11]~I .output_register_mode = "none";
defparam \out[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_201,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \out[12]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(out[12]));
// synopsys translate_off
defparam \out[12]~I .input_async_reset = "none";
defparam \out[12]~I .input_power_up = "low";
defparam \out[12]~I .input_register_mode = "none";
defparam \out[12]~I .input_sync_reset = "none";
defparam \out[12]~I .oe_async_reset = "none";
defparam \out[12]~I .oe_power_up = "low";
defparam \out[12]~I .oe_register_mode = "none";
defparam \out[12]~I .oe_sync_reset = "none";
defparam \out[12]~I .operation_mode = "output";
defparam \out[12]~I .output_async_reset = "none";
defparam \out[12]~I .output_power_up = "low";
defparam \out[12]~I .output_register_mode = "none";
defparam \out[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_225,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \out[13]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(out[13]));
// synopsys translate_off
defparam \out[13]~I .input_async_reset = "none";
defparam \out[13]~I .input_power_up = "low";
defparam \out[13]~I .input_register_mode = "none";
defparam \out[13]~I .input_sync_reset = "none";
defparam \out[13]~I .oe_async_reset = "none";
defparam \out[13]~I .oe_power_up = "low";
defparam \out[13]~I .oe_register_mode = "none";
defparam \out[13]~I .oe_sync_reset = "none";
defparam \out[13]~I .operation_mode = "output";
defparam \out[13]~I .output_async_reset = "none";
defparam \out[13]~I .output_power_up = "low";
defparam \out[13]~I .output_register_mode = "none";
defparam \out[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_176,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \out[14]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(out[14]));
// synopsys translate_off
defparam \out[14]~I .input_async_reset = "none";
defparam \out[14]~I .input_power_up = "low";
defparam \out[14]~I .input_register_mode = "none";
defparam \out[14]~I .input_sync_reset = "none";
defparam \out[14]~I .oe_async_reset = "none";
defparam \out[14]~I .oe_power_up = "low";
defparam \out[14]~I .oe_register_mode = "none";
defparam \out[14]~I .oe_sync_reset = "none";
defparam \out[14]~I .operation_mode = "output";
defparam \out[14]~I .output_async_reset = "none";
defparam \out[14]~I .output_power_up = "low";
defparam \out[14]~I .output_register_mode = "none";
defparam \out[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_78,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \out[15]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(out[15]));
// synopsys translate_off
defparam \out[15]~I .input_async_reset = "none";
defparam \out[15]~I .input_power_up = "low";
defparam \out[15]~I .input_register_mode = "none";
defparam \out[15]~I .input_sync_reset = "none";
defparam \out[15]~I .oe_async_reset = "none";
defparam \out[15]~I .oe_power_up = "low";
defparam \out[15]~I .oe_register_mode = "none";
defparam \out[15]~I .oe_sync_reset = "none";
defparam \out[15]~I .operation_mode = "output";
defparam \out[15]~I .output_async_reset = "none";
defparam \out[15]~I .output_power_up = "low";
defparam \out[15]~I .output_register_mode = "none";
defparam \out[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_149,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cyclone_io \altera_reserved_tdo~I (
	.datain(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.padio(altera_reserved_tdo));
// synopsys translate_off
defparam \altera_reserved_tdo~I .input_async_reset = "none";
defparam \altera_reserved_tdo~I .input_power_up = "low";
defparam \altera_reserved_tdo~I .input_register_mode = "none";
defparam \altera_reserved_tdo~I .input_sync_reset = "none";
defparam \altera_reserved_tdo~I .oe_async_reset = "none";
defparam \altera_reserved_tdo~I .oe_power_up = "low";
defparam \altera_reserved_tdo~I .oe_register_mode = "none";
defparam \altera_reserved_tdo~I .oe_sync_reset = "none";
defparam \altera_reserved_tdo~I .operation_mode = "output";
defparam \altera_reserved_tdo~I .output_async_reset = "none";
defparam \altera_reserved_tdo~I .output_power_up = "low";
defparam \altera_reserved_tdo~I .output_register_mode = "none";
defparam \altera_reserved_tdo~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
