
Cadence Innovus(TM) Implementation System.
Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v23.34-s088_1, built Fri Feb 28 12:55:37 PST 2025
Options:	
Date:		Sun Sep 21 18:13:22 2025
Host:		pratik (x86_64 w/Linux 5.14.0-503.40.1.el9_5.x86_64) (24cores*96cpus*AMD EPYC 9254 24-Core Processor 1024KB)
OS:		AlmaLinux 9.5 (Teal Serval)

License:
		[18:13:22.275849] Configured Lic search path (23.02-s006): 5280@10.114.60.10

		invs	Innovus Implementation System	23.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (513 mbytes). Set global soft_stack_size_limit to change the value.
Info: Process UID = 801907 / c1d22665-8b2f-4a5d-8d6c-d442da4605c1 / x6v4ftJEHw

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
[INFO] Loading PVS 24.11 fill procedures
<CMD> win
**WARN: (IMPOAX-793):	Problem in processing library definition file /home/Group4/cds.lib - Unable to open library Lab_2 at path /shared_folder/Lab_2: Invalid Lib Path..
**WARN: (IMPOAX-793):	Problem in processing library definition file /home/Group4/cds.lib - Unable to open library mylib at path /home/client04/Yogender/mylib: Invalid Lib Path..
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_constraint_efficient_block_write_sdc 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_constraint_efficient_clock_for_write_sdc 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_constraint_enable_improved_timing_update_flow 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_constraint_enable_reset_clock_exception_flow 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_constraint_improve_collection_hash_function 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_constraint_performance_statistics_precision 2
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_disable_backward_compatible_spatial_derate_mode 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_disable_backward_compatible_term_voltage_mode 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_disk_caching_reporting_el_aware_filesize 524288
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_efficient_set_timing_derate 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_backward_compatible_aocv_slack_based_mode 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_backward_compatible_arrival_mode 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_backward_compatible_parallel_arcs 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_dump_reset_clock 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_eco_group_based_worst_path 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_efficient_clocks_collection 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_efficient_get_lib_objects 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_efficient_hier_obj 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_efficient_save_mode 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_ignore_group_path_from_sdc 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_input_port_path_group_tag 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_input_port_path_group_tag 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_new_hierarchical_startpoints 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_view_pruning_enhancements 4
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_is_imm_info_cached 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_latch_period_based_threshold 0.0001
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_remove_edge_time_in_unconstraind_reporting 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_remove_edge_time_in_unconstraind_reporting 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_report_coverage_use_cached_real_gba_arrival 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_report_disable_calculate_arrival_assert 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_report_enable_capacitance_fetching_per_rf 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_report_enable_clock_to_clock_false_paths_MT 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_report_enable_efficient_float_to_string_converter 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_report_enable_mtiohandler_efficient_register 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_report_enable_multithread_drv_reporting 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_report_ipd_max_paths_lookahead_factor 10000
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_report_ipd_nworst_lookahead_factor 10000
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_report_prt_optimize_unconstraint_handling_for_to_pins 1
<CMD> set dbgDualViewAwareXTree 1
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set enable_ilm_dual_view_gui_and_attribute 1
<CMD> set enc_before_startup_file 0
<CMD> set enc_check_rename_command_name 1
<CMD> set enc_enable_print_mode_command_reset_options 1
<CMD> set init_design_settop 0
<CMD> set init_gnd_net VSS
<CMD> setImportMode -discardFloatingVNets 0 -keepEmptyModule 1
<CMD> set init_import_mode { -discardFloatingVNets 0 -keepEmptyModule 1}
<CMD> set init_mmmc_file Default.view
<CMD> set init_pwr_net VDD
<CMD> set init_verilog ../synthesis/final_netlist.v
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str main_menu} type {!!str main_menu}}} {!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_layout} type {!!str layout} layout {!!str horizontal} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockage.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str {Clock Gates}} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str {Clock Gates}} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str {Clock Gates}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}}}}}} {!!map {id {!!str power_clock_gating_histograms_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.fanout.clock_gates.hst} title {!!str {Clock Gates}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.flops.hst} title {!!str {Gated Flops}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.bits.hst} title {!!str {Gated Bits}} group {!!str {Fanout Distribution}}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockage.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS(R)}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS(R)}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS(R)}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Power(L)}}} {!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts}}} {!!map {metric {!!str design.area.logical} title {!!str Area}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str Wall}}}}}}}}}}}}}}}}}
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> set pegEnableDualViewForTQuantus 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set spgUnflattenIlmInCheckPlace 2
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_aocv_efficient_accurate_mode 1
**WARN: (IMPUDM-33):	Global variable "timing_aocv_enable_gba_combine_launch_capture" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
**WARN: (IMPUDM-33):	Global variable "timing_aocv_enable_gba_combine_launch_capture" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
<CMD> set timing_aocv_enable_gba_combine_launch_capture 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_clock_root_frequency_compatibility 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_constraint_efficient_lib_pin 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_constraint_enable_add_brackets_name 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_constraint_enable_efficient_mode 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_constraint_enable_multi_thread_timing_update 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_constraint_enable_property_keywords_with_filter_expression 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_constraint_ignore_invalid_objects_for_drv 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_constraint_mmmc_get_lib_objects_reset 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_disable_backward_compatible_hierarchical_context_latch_thru_mode 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_disable_backward_compatible_hierarchical_skip_pin_mode 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_disable_backward_compatible_save_restore_flow 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_disable_backward_compatible_ssi_derate_mode 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_disable_efficient_derate_mode 1
**WARN: (IMPUDM-33):	Global variable "timing_enable_backward_compatible_latch_thru_mt_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
**WARN: (IMPUDM-33):	Global variable "timing_enable_backward_compatible_latch_thru_mt_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> suppressMessage -silent GLOBAL-100
<CMD> unsuppressMessage -silent GLOBAL-100
<CMD> set timing_enable_backward_compatible_latch_thru_mt_mode 0
<CMD> get_message -id GLOBAL-100 -suppress
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
<CMD> get_message -id GLOBAL-100 -suppress
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
<CMD> set timing_enable_backward_compatible_mmmc_mode 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_enable_efficient_unconstrained_report_timing 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_enable_get_objects_vertical_filtering_auto_batch_mode 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_enable_latch_borrow_mode_for_si_snalysis 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_enable_new_power_view_mode 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_enable_view_based_tlatch_mode 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_enable_warning_on_partially_search_failure 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_extract_model_clock_style_backward_compatible 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_extract_model_d2d_check_as_non_seq_check 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_extract_model_disable_3d_arcs 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_extract_model_improved_waveform_cache 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_extract_model_internal_power_ground_rails 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_extract_model_invalidate_auto_validation 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_extract_model_validate_unconstrained_paths 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_extract_model_write_asymmetric_lvf 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_ipd_ignore_internal_pin_voltage_crossings 1
<CMD> set timing_library_ca_derate_data_consistency 0
<CMD> set timing_library_derate_thermal_lower_bound -2.14748e+09
<CMD> set timing_library_derate_thermal_upper_bound 2.14748e+09
<CMD> set timing_library_refactor_db_arc_processing 1
<CMD> set timing_library_refactor_db_arc_processing3 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_path_based_enable_high_slack_threshold 1e+30
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_path_based_override_distance 1e+30
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_pba_coverage_mode_depth_limit 10
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_report_all_fanout_fanin_bit_based_node_coloring 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_report_backward_compatible_to_adjust 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_report_disable_backward_compatible_socv_cppr_in_time_given 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_report_enable_backward_compatible_pin_load_lookup 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_report_enable_eco_socv_derating_guardband 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_report_enable_efficient_collection_handling 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_report_enable_efficient_cone_marking 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_report_enable_efficient_dc_update_for_reporting 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_report_enable_improved_drv_reporting 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_report_enable_variable_verbose_fields 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_report_latch_analysis_compatibility 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_report_property_is_clock_new_flow_efficient 0
<CMD> set defStreamOutCheckUncolored false
<CMD> set init_lef_check_antenna 1
<CMD> set init_verilog_tolerate_port_mismatch 0
<CMD> set lefdefInputCheckColoredShape 0
<CMD> set load_netlist_ignore_undefined_cell 1
<CMD> save_global Default.globals
**WARN: (IMPUDM-33):	Global variable "_timing_budget_latch_adjust_delta_threshold" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
**WARN: (GLOBAL-100):	Global '_timing_disable_backward_compatible_through_exception_mode' has become obsolete. It will be removed in the next release.
**WARN: (IMPUDM-33):	Global variable "_timing_disk_caching_use_el_aware_phase_data_in_reporting" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
**WARN: (IMPUDM-33):	Global variable "_timing_enable_backward_compatible_disable_check_default_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
**WARN: (IMPUDM-33):	Global variable "_timing_extract_model_enable_compaction" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
**WARN: (GLOBAL-101):	Global '_timing_report_allow_tracing_through_trigger_arcs' will become obsolete. Please use 'timing_report_paths_through_sequential_arcs' instead
**WARN: (IMPUDM-33):	Global variable "lib_build_timing_cond_default_arc" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
**WARN: (IMPUDM-33):	Global variable "timing_aocv_enable_gba_combine_launch_capture" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
**WARN: (IMPUDM-33):	Global variable "timing_aocv_min_stage_count_hold" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
**WARN: (IMPUDM-33):	Global variable "timing_aocv_min_stage_count_setup" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
**WARN: (GLOBAL-100):	Global 'timing_aocv_slack_threshold' has become obsolete. It will be removed in the next release.
**WARN: (IMPUDM-33):	Global variable "timing_disable_backward_compatible_clock_loop_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
**WARN: (IMPUDM-33):	Global variable "timing_disable_backward_compatible_clock_source_data_sense_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
**WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_comb_path_delay_path_group_mode' has become obsolete. It will be removed in the next release.
**WARN: (IMPUDM-33):	Global variable "timing_disable_backward_compatible_cppr_tag_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
**WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_d2d_active_mode' has become obsolete. It will be removed in the next release.
**WARN: (IMPUDM-33):	Global variable "timing_disable_backward_compatible_d2d_efficiency_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
**WARN: (IMPUDM-33):	Global variable "timing_disable_backward_compatible_hierarchical_delay_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
**WARN: (IMPUDM-33):	Global variable "timing_disable_backward_compatible_ilm_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
**WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_loop_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_path_group_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_path_group_through_mode' has become obsolete. It will be removed in the next release.
**WARN: (IMPUDM-33):	Global variable "timing_disable_backward_compatible_socv_save_restore_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
**WARN: (IMPUDM-33):	Global variable "timing_disable_backward_compatible_tw_cppr_clock_filter_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
**WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_unconstrained_update' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_disable_clock_phases_tw_merging' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_disable_default_arc' has become obsolete. It will be removed in the next release.
**WARN: (IMPUDM-33):	Global variable "timing_disable_invalid_clock_check" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
**WARN: (IMPUDM-33):	Global variable "timing_dynamic_loop_breaking" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
**WARN: (IMPUDM-33):	Global variable "timing_enable_backward_compatible_bfs_endtag_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
**WARN: (IMPUDM-33):	Global variable "timing_enable_backward_compatible_branch_pin_cppr_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
**WARN: (EMS-27):	Message (IMPUDM-33) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_default_input_delay_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_disable_timing_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_genclk_edge_based_source_latency' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_loop_handling' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_tw_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mt_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_setup_hold_exception' has become obsolete. It will be removed in the next release.
<CMD> set init_lef_file {../lef/gsclib045_tech.lef ../lef/gsclib045_macro.lef}
<CMD> init_design
#% Begin Load MMMC data ... (date=09/21 18:15:49, mem=1889.8M)
#% End Load MMMC data ... (date=09/21 18:15:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=1890.5M, current mem=1890.5M)
Default_rc_corner

Loading LEF file ../lef/gsclib045_tech.lef ...
Set DBUPerIGU to M2 pitch 400.

Loading LEF file ../lef/gsclib045_macro.lef ...
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from Default.view
Reading max_timing_library timing library '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/lib/slow_vdd1v0_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/Group4/Desktop/AVS/Endterm_Project/projectv3/lib/slow_vdd1v0_basicCells.lib)
Read 480 cells in library 'slow_vdd1v0' 
Reading min_timing_library timing library '/home/Group4/Desktop/AVS/Endterm_Project/projectv3/lib/fast_vdd1v0_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/Group4/Desktop/AVS/Endterm_Project/projectv3/lib/fast_vdd1v0_basicCells.lib)
Read 480 cells in library 'fast_vdd1v0' 
*** End library_loading (cpu=0.01min, real=0.02min, mem=87.5M, fe_cpu=0.34min, fe_real=2.47min, fe_mem=1868.4M) ***
#% Begin Load netlist data ... (date=09/21 18:15:50, mem=1912.0M)
*** Begin netlist parsing (mem=1868.4M) ***
Created 480 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../synthesis/final_netlist.v'

*** Memory Usage v#2 (Current mem = 1868.445M, initial mem = 839.754M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=1868.4M) ***
#% End Load netlist data ... (date=09/21 18:15:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=1932.3M, current mem=1932.3M)
Top level cell is mytop.
Hooked 960 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell mytop ...
***** UseNewTieNetMode *****.
*** Netlist is unique.
** info: there are 1056 modules.
** info: there are 12047 stdCell insts.
** info: there are 12047 stdCell insts with at least one signal pin.

*** Memory Usage v#2 (Current mem = 1901.445M, initial mem = 839.754M) ***
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Extraction setup Started for TopCell mytop 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Capacitance Table File ../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl ...
Cap table was created using Encounter 10.10-b056_1.
Process name: cln28hpl_1p10m+alrdl_5x2yu2yz_typical.
Set Shrink Factor to 0.90000
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: worst_case
    RC-Corner Name        : Default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '../QRC_Tech/gpdk045.tch'
 
 Analysis View: best_case
    RC-Corner Name        : Default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '../captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '../QRC_Tech/gpdk045.tch'
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '../synthesis/final_sdc.sdc' ...
Current (total cpu=0:00:21.2, real=0:02:29, peak res=2366.2M, current mem=2366.2M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../synthesis/final_sdc.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../synthesis/final_sdc.sdc, Line 10).

mytop
------------------------------------------------------------------------------------
CONSTRAINT READING SUMMARY                                                          
------------------------------------------------------------------------------------
Constraint                                        | Success        | Fail           
------------------------------------------------------------------------------------
set_clock_uncertainty                             | 2              | 0              
set_wire_load_mode                                | 1              | 0              
set_units                                         | 2              | 0              
current_design                                    | 2              | 0              
create_clock                                      | 1              | 0              
get_ports                                         | 37             | 0              
get_cells                                         | 581            | 0              
get_clocks                                        | 25             | 0              
set_load                                          | 11             | 0              
set_ideal_network                                 | 1              | 0              
set_input_delay                                   | 1              | 0              
set_clock_gating_check                            | 1              | 0              
set_output_delay                                  | 22             | 0              
set_false_path                                    | 1              | 0              
set_max_transition                                | 1              | 0              
------------------------------------------------------------------------------------
INFO (CTE): Reading of timing constraints file ../synthesis/final_sdc.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2406.4M, current mem=2406.4M)
Current (total cpu=0:00:21.3, real=0:02:29, peak res=2406.4M, current mem=2406.4M)
Total number of combinational cells: 318
Total number of sequential cells: 152
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
*** Message Summary: 8 warning(s), 0 error(s)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 1 0.699992 3.0 3.0 3.0 3.0
Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :3.04
Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :3.04
Adjusting core size to PlacementGrid : width :253.4 height : 251.37
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
<CMD> globalNetConnect VDD -type tiehi
<CMD> globalNetConnect VSS -type tielo
<CMD> globalNetConnect VDD -type tiehi -pin -VDD -inst *
<CMD> globalNetConnect VSS -type tielo -pin -VSS -inst *
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VSS VDD} -type core_rings -follow core -layer {top Metal1 bottom Metal1 left Metal2 right Metal2} -width {top 0.4 bottom 0.4 left 0.4 right 0.4} -spacing {top 0.4 bottom 0.4 left 0.4 right 0.4} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None


viaInitial starts at Sun Sep 21 18:18:31 2025
viaInitial ends at Sun Sep 21 18:18:31 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3006.3M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |        4       |       NA       |
|  Via1  |        8       |        0       |
| Metal2 |        4       |       NA       |
+--------+----------------+----------------+
<CMD> undo
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VSS VDD} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 0.4 bottom 0.4 left 0.4 right 0.4} -spacing {top 0.4 bottom 0.4 left 0.4 right 0.4} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3006.3M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal10|        4       |       NA       |
|  Via10 |        8       |        0       |
| Metal11|        4       |       NA       |
+--------+----------------+----------------+
<CMD> zoomBox -12.55650 212.32700 58.98650 252.60950
<CMD> zoomBox -29.14350 178.13000 107.91250 255.29950
<CMD> zoomBox -86.45000 59.97900 276.95250 264.59250
<CMD> fit
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal10 -direction vertical -width 0.25 -spacing 0.25 -set_to_set_distance 5 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 3009.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3009.0M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3009.0M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3009.0M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3009.0M)
**WARN: (IMPPP-193):	The currently specified  spacing 0.250000 in -spacing option might create min enclosed area violation. The required min enclosed area for layer Metal10 is 0.110000. If violation happens, increase the spacing to around 0.381662. The recommended spacing is the square root of min enclosure area.
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3009.0M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3009.0M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3009.0M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3009.0M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3009.0M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3009.0M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3009.0M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3009.0M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3009.0M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3009.0M)
Stripe generation is complete.
vias are now being generated.
addStripe created 102 wires.
ViaGen created 204 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal10|       102      |       NA       |
|  Via10 |       204      |        0       |
+--------+----------------+----------------+
<CMD> zoomBox -60.91600 28.95850 201.63600 176.78850
<CMD> zoomBox -1.34750 71.41950 50.34250 100.52350
<CMD> zoomBox -14.71900 61.88750 84.30400 117.64250
<CMD> zoomBox -19.65600 58.36850 96.84250 123.96300
<CMD> fit
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
*** Begin SPECIAL ROUTE on Sun Sep 21 18:23:20 2025 ***
SPECIAL ROUTE ran on directory: /home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design
SPECIAL ROUTE ran on machine: pratik (Linux 5.14.0-503.40.1.el9_5.x86_64 x86_64 2.90Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 11
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 11
srouteTopTargetLayerLimit set to 11
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 583.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 24 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 574 macros, 69 used
Read in 69 components
  69 core components: 69 unplaced, 0 placed, 0 fixed
Read in 142 logical pins
Read in 142 nets
Read in 2 special nets, 2 routed
Read in 138 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 296
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 148
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 650.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 444 wires.
ViaGen created 2664 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |       444      |       NA       |
|  Via1  |       296      |        0       |
|  Via2  |       296      |        0       |
|  Via3  |       296      |        0       |
|  Via4  |       296      |        0       |
|  Via5  |       296      |        0       |
|  Via6  |       296      |        0       |
|  Via7  |       296      |        0       |
|  Via8  |       296      |        0       |
|  Via9  |       296      |        0       |
+--------+----------------+----------------+
<CMD> zoomBox -44.92800 11.74300 178.24050 137.39800
<CMD> zoomBox -10.82700 22.66500 88.19450 78.41900
<CMD> zoomBox 2.17300 26.82800 53.86350 55.93250
<CMD> zoomBox -3.28100 25.08100 68.26400 65.36450
<CMD> zoomBox -6.74950 23.97000 77.42150 71.36250
<CMD> zoomBox -35.73850 14.68500 153.96400 121.49700
<CMD> zoomBox -55.75250 8.27450 206.81200 156.11150
<CMD> zoomBox -101.07000 -6.24050 326.47350 234.48800
<CMD> zoomBox -146.17700 -20.68800 445.57950 312.50050
<CMD> fit
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -side Top -layer 1 -assign 0.0 0.0 -pin {{out_activehigh[0]} {out_activehigh[1]} {out_activehigh[2]} {out_activehigh[3]} {out_activehigh[4]} {out_activehigh[5]} {out_activehigh[6]} {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]}}
**WARN: (IMPPTN-1234):	Option -assign is for assigning a pin at a specified location. Assigning first pin in the list at the specified location and ignoring rest of the pins in the list.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3080.5M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -side Top -layer 1 -assign 0.1 257.45 -pin {{out_activehigh[0]} {out_activehigh[1]} {out_activehigh[2]} {out_activehigh[3]} {out_activehigh[4]} {out_activehigh[5]} {out_activehigh[6]} {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]}}
**WARN: (IMPPTN-1234):	Option -assign is for assigning a pin at a specified location. Assigning first pin in the list at the specified location and ignoring rest of the pins in the list.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3085.0M).
<CMD> setPinAssignMode -pinEditInBatch false
**ERROR: (IMPSYT-6000):	No Object Selected.
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -side Top -layer 2 -assign 0.1 257.45 -pin {{out_activehigh[0]} {out_activehigh[1]} {out_activehigh[2]} {out_activehigh[3]} {out_activehigh[4]} {out_activehigh[5]} {out_activehigh[6]} {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]}}
**WARN: (IMPPTN-1234):	Option -assign is for assigning a pin at a specified location. Assigning first pin in the list at the specified location and ignoring rest of the pins in the list.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3085.0M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType start -spacing 0.2 -start 0.1 257.45 -pin {{out_activehigh[0]} {out_activehigh[1]} {out_activehigh[2]} {out_activehigh[3]} {out_activehigh[4]} {out_activehigh[5]} {out_activehigh[6]} {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]}}
Successfully spread [10] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3085.0M).
<CMD> setPinAssignMode -pinEditInBatch false
**ERROR: (IMPSYT-16250):	Choose the pin list first.
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -spreadDirection clockwise -edge 1 -layer 2 -spreadType side -pin {}
**ERROR: (IMPPTN-963):	Either specified pin name for the selected partition does not exist or has status 'cover'. Specify the pin or the list of pins correctly and run the command again.
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -spreadDirection clockwise -edge 1 -layer 4 -spreadType side -pin {{out_activehigh[0]} {out_activehigh[1]} {out_activehigh[2]} {out_activehigh[3]} {out_activehigh[4]} {out_activehigh[5]} {out_activehigh[6]} {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]}}
Successfully spread [10] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3085.0M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -spreadDirection clockwise -edge 1 -layer 2 -spreadType side -pin {{out_activehigh[0]} {out_activehigh[1]} {out_activehigh[2]} {out_activehigh[3]} {out_activehigh[4]} {out_activehigh[5]} {out_activehigh[6]} {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]}}
Successfully spread [10] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3085.0M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -spreadDirection clockwise -edge 1 -layer 2 -spreadType side -pin {{out_activehigh[0]} {out_activehigh[1]} {out_activehigh[2]} {out_activehigh[3]} {out_activehigh[4]} {out_activehigh[5]} {out_activehigh[6]} {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]}}
Successfully spread [10] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3085.0M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -spreadDirection clockwise -edge 1 -layer 10 -spreadType side -pin {{out_activehigh[0]} {out_activehigh[1]} {out_activehigh[2]} {out_activehigh[3]} {out_activehigh[4]} {out_activehigh[5]} {out_activehigh[6]} {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]}}
**WARN: (IMPPTN-3303):	Pin out_activehigh[0] has width 0.08000 which is less than the minimum width 0.22000 required on layer 10. Change pin width to meet minimum width rule.
**WARN: (IMPPTN-3304):	Pin out_activehigh[0] has depth 0.25000 which is less than the minimum depth 0.45500 required to meet the min-area rule for layer 10. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [out_activehigh[0]] has area [0.0200] which is less than the minimum area [0.1000] required on layer [10]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3303):	Pin out_activehigh[1] has width 0.08000 which is less than the minimum width 0.22000 required on layer 10. Change pin width to meet minimum width rule.
**WARN: (IMPPTN-3304):	Pin out_activehigh[1] has depth 0.25000 which is less than the minimum depth 0.45500 required to meet the min-area rule for layer 10. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [out_activehigh[1]] has area [0.0200] which is less than the minimum area [0.1000] required on layer [10]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3303):	Pin out_activehigh[2] has width 0.08000 which is less than the minimum width 0.22000 required on layer 10. Change pin width to meet minimum width rule.
**WARN: (IMPPTN-3304):	Pin out_activehigh[2] has depth 0.25000 which is less than the minimum depth 0.45500 required to meet the min-area rule for layer 10. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [out_activehigh[2]] has area [0.0200] which is less than the minimum area [0.1000] required on layer [10]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3303):	Pin out_activehigh[3] has width 0.08000 which is less than the minimum width 0.22000 required on layer 10. Change pin width to meet minimum width rule.
**WARN: (IMPPTN-3304):	Pin out_activehigh[3] has depth 0.25000 which is less than the minimum depth 0.45500 required to meet the min-area rule for layer 10. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [out_activehigh[3]] has area [0.0200] which is less than the minimum area [0.1000] required on layer [10]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3303):	Pin out_activehigh[4] has width 0.08000 which is less than the minimum width 0.22000 required on layer 10. Change pin width to meet minimum width rule.
**WARN: (IMPPTN-3304):	Pin out_activehigh[4] has depth 0.25000 which is less than the minimum depth 0.45500 required to meet the min-area rule for layer 10. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [out_activehigh[4]] has area [0.0200] which is less than the minimum area [0.1000] required on layer [10]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3303):	Pin out_activehigh[5] has width 0.08000 which is less than the minimum width 0.22000 required on layer 10. Change pin width to meet minimum width rule.
**WARN: (IMPPTN-3304):	Pin out_activehigh[5] has depth 0.25000 which is less than the minimum depth 0.45500 required to meet the min-area rule for layer 10. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [out_activehigh[5]] has area [0.0200] which is less than the minimum area [0.1000] required on layer [10]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3303):	Pin out_activehigh[6] has width 0.08000 which is less than the minimum width 0.22000 required on layer 10. Change pin width to meet minimum width rule.
**WARN: (IMPPTN-3304):	Pin out_activehigh[6] has depth 0.25000 which is less than the minimum depth 0.45500 required to meet the min-area rule for layer 10. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [out_activehigh[6]] has area [0.0200] which is less than the minimum area [0.1000] required on layer [10]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3303):	Pin out_activehigh[7] has width 0.08000 which is less than the minimum width 0.22000 required on layer 10. Change pin width to meet minimum width rule.
**WARN: (IMPPTN-3304):	Pin out_activehigh[7] has depth 0.25000 which is less than the minimum depth 0.45500 required to meet the min-area rule for layer 10. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [out_activehigh[7]] has area [0.0200] which is less than the minimum area [0.1000] required on layer [10]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3303):	Pin out_activehigh[8] has width 0.08000 which is less than the minimum width 0.22000 required on layer 10. Change pin width to meet minimum width rule.
**WARN: (IMPPTN-3304):	Pin out_activehigh[8] has depth 0.25000 which is less than the minimum depth 0.45500 required to meet the min-area rule for layer 10. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [out_activehigh[8]] has area [0.0200] which is less than the minimum area [0.1000] required on layer [10]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3303):	Pin out_activehigh[9] has width 0.08000 which is less than the minimum width 0.22000 required on layer 10. Change pin width to meet minimum width rule.
**WARN: (IMPPTN-3304):	Pin out_activehigh[9] has depth 0.25000 which is less than the minimum depth 0.45500 required to meet the min-area rule for layer 10. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [out_activehigh[9]] has area [0.0200] which is less than the minimum area [0.1000] required on layer [10]. Change pin width or pin depth to meet minimum area rule.
Successfully spread [10] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3085.0M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -spreadDirection clockwise -edge 1 -layer 4 -spreadType side -pin {{out_activehigh[0]} {out_activehigh[1]} {out_activehigh[2]} {out_activehigh[3]} {out_activehigh[4]} {out_activehigh[5]} {out_activehigh[6]} {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]}}
Successfully spread [10] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3085.0M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -spreadDirection clockwise -edge 1 -layer 2 -spreadType side -pin {{out_activehigh[0]} {out_activehigh[1]} {out_activehigh[2]} {out_activehigh[3]} {out_activehigh[4]} {out_activehigh[5]} {out_activehigh[6]} {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]}}
Successfully spread [10] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3085.0M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.08 -pinDepth 0.335 -fixOverlap 1 -spreadDirection clockwise -edge 1 -layer 4 -spreadType side -pin {{out_activehigh[0]} {out_activehigh[1]} {out_activehigh[2]} {out_activehigh[3]} {out_activehigh[4]} {out_activehigh[5]} {out_activehigh[6]} {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]}}
Successfully spread [10] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3085.0M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.08 -pinDepth 0.335 -fixOverlap 1 -spreadDirection clockwise -edge 1 -layer 2 -spreadType side -pin {{out_activehigh[0]} {out_activehigh[1]} {out_activehigh[2]} {out_activehigh[3]} {out_activehigh[4]} {out_activehigh[5]} {out_activehigh[6]} {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]}}
Successfully spread [10] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
<CMD> setPinAssignMode -pinEditInBatch false
**ERROR: (IMPSYT-16269):	Need to specify 'end location'.
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.08 -pinDepth 0.335 -fixOverlap 1 -pattern fill_optimised -spreadDirection clockwise -side Top -start 0.1 257.45 -end 259.3 257.45 -layer {2 4 6 8 10} -pin {{out_activehigh[0]} {out_activehigh[1]} {out_activehigh[2]} {out_activehigh[3]} {out_activehigh[4]} {out_activehigh[5]} {out_activehigh[6]} {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]}}
**WARN: (IMPPTN-3303):	Pin out_activehigh[8] has width 0.08000 which is less than the minimum width 0.22000 required on layer 10. Change pin width to meet minimum width rule.
**WARN: (IMPPTN-3304):	Pin out_activehigh[8] has depth 0.33500 which is less than the minimum depth 0.45500 required to meet the min-area rule for layer 10. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [out_activehigh[8]] has area [0.0268] which is less than the minimum area [0.1000] required on layer [10]. Change pin width or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3303):	Pin out_activehigh[9] has width 0.08000 which is less than the minimum width 0.22000 required on layer 10. Change pin width to meet minimum width rule.
**WARN: (IMPPTN-3304):	Pin out_activehigh[9] has depth 0.33500 which is less than the minimum depth 0.45500 required to meet the min-area rule for layer 10. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-1027):	Pin [out_activehigh[9]] has area [0.0268] which is less than the minimum area [0.1000] required on layer [10]. Change pin width or pin depth to meet minimum area rule.
Successfully spread [10] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.08 -pinDepth 0.335 -fixOverlap 1 -spreadDirection clockwise -edge 1 -layer 4 -spreadType side -pin {{out_activehigh[0]} {out_activehigh[1]} {out_activehigh[2]} {out_activehigh[3]} {out_activehigh[4]} {out_activehigh[5]} {out_activehigh[6]} {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]}}
Successfully spread [10] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.08 -pinDepth 0.335 -fixOverlap 1 -spreadDirection clockwise -edge 1 -layer 2 -spreadType side -pin {{out_activehigh[0]} {out_activehigh[1]} {out_activehigh[2]} {out_activehigh[3]} {out_activehigh[4]} {out_activehigh[5]} {out_activehigh[6]} {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]}}
Successfully spread [10] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:01.0, mem = 3087.2M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -edge 1 -layer 2 -spreadType center -spacing 0.2 -pin clk
Successfully placed the IO pin clk at location (129.5000 257.4500) on layer Metal2.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -edge 1 -layer 2 -spreadType center -spacing 0.2 -pin {rst_n updown clk}
Successfully spread [3] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -spreadDirection clockwise -edge 1 -layer 4 -spreadType side -pin {rst_n updown clk}
Successfully spread [3] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -spreadDirection clockwise -edge 1 -layer 8 -spreadType side -pin {rst_n updown clk}
Successfully spread [3] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.08 -fixOverlap 1 -spreadDirection clockwise -edge 1 -layer 2 -spreadType side -pin {{out_activehigh[0]} {out_activehigh[1]} {out_activehigh[2]} {out_activehigh[3]} {out_activehigh[4]} {out_activehigh[5]} {out_activehigh[6]} {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]} rst_n updown clk}
Successfully spread [13] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -spreadDirection clockwise -edge 1 -layer 2 -spreadType side -pin {{out_activehigh[0]} {out_activehigh[1]} {out_activehigh[2]} rst_n {out_activehigh[3]} {out_activehigh[4]} clk {out_activehigh[5]} {out_activehigh[6]} updown {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]}}
Successfully spread [13] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -edge 1 -layer 4 -spreadType center -spacing 21.6 -pin {{out_activehigh[0]} {out_activehigh[1]} {out_activehigh[2]} {out_activehigh[3]} {out_activehigh[4]} {out_activehigh[5]} {out_activehigh[6]} {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]} rst_n updown clk}
Selected [13] pin for spreading. Could not spread (2 out of 13) pins, either because space provided for spreading pins are less than required or because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.

Following pins are not spread:
  out_activehigh[0]
  clk
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -edge 1 -layer 2 -spreadType center -spacing 21.6 -pin {{out_activehigh[0]} {out_activehigh[1]} {out_activehigh[2]} {out_activehigh[3]} {out_activehigh[4]} {out_activehigh[5]} {out_activehigh[6]} {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]} rst_n updown clk}
Selected [13] pin for spreading. Could not spread (2 out of 13) pins, either because space provided for spreading pins are less than required or because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.

Following pins are not spread:
  out_activehigh[0]
  clk
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -edge 1 -layer 2 -spreadType center -spacing 21.6 -pin {{out_activehigh[0]} {out_activehigh[1]} {out_activehigh[2]} updown {out_activehigh[3]} {out_activehigh[4]} clk {out_activehigh[5]} {out_activehigh[6]} rst_n {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]}}
Selected [13] pin for spreading. Could not spread (2 out of 13) pins, either because space provided for spreading pins are less than required or because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.

Following pins are not spread:
  out_activehigh[0]
  out_activehigh[9]
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -edge 1 -layer 6 -spreadType center -spacing 21.6 -pin {{out_activehigh[0]} {out_activehigh[1]} {out_activehigh[2]} rst_n {out_activehigh[3]} {out_activehigh[4]} clk {out_activehigh[5]} {out_activehigh[6]} updown {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]}}
Selected [13] pin for spreading. Could not spread (2 out of 13) pins, either because space provided for spreading pins are less than required or because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.

Following pins are not spread:
  out_activehigh[0]
  out_activehigh[9]
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -spreadDirection clockwise -edge 1 -layer 6 -spreadType side -pin {{out_activehigh[0]} {out_activehigh[1]} {out_activehigh[2]} {out_activehigh[3]} {out_activehigh[4]} {out_activehigh[5]} {out_activehigh[6]} {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]} rst_n updown clk}
Successfully spread [13] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -spreadDirection clockwise -edge 1 -layer 2 -spreadType side -pin {{out_activehigh[0]} {out_activehigh[1]} {out_activehigh[2]} rst_n {out_activehigh[3]} {out_activehigh[4]} clk {out_activehigh[5]} {out_activehigh[6]} updown {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]}}
Successfully spread [13] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> gui_select -rect {21.78100 258.52250 32.59750 260.48950}
<CMD> gui_select -rect {32.59750 260.48950 75.37200 253.11450}
<CMD> deselectAll
**ERROR: (IMPSYT-6000):	No Object Selected.
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 21.6 -pin {{out_activehigh[0]} {out_activehigh[1]} rst_n {out_activehigh[2]} {out_activehigh[3]} clk {out_activehigh[4]} {out_activehigh[5]} updown {out_activehigh[6]} {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]}}
Selected [13] pin for spreading. Could not spread (2 out of 13) pins, either because space provided for spreading pins are less than required or because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.

Following pins are not spread:
  out_activehigh[0]
  out_activehigh[9]
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 10.5 -pin {{out_activehigh[0]} {out_activehigh[1]} {out_activehigh[2]} {out_activehigh[3]} {out_activehigh[4]} {out_activehigh[5]} {out_activehigh[6]} {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]} rst_n updown clk}
Successfully spread [13] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 4 -spreadType center -spacing 10.2 -pin {{out_activehigh[0]} {out_activehigh[1]} {out_activehigh[2]} {out_activehigh[3]} {out_activehigh[4]} {out_activehigh[5]} {out_activehigh[6]} {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]} rst_n updown clk}
Successfully spread [13] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 8 -spreadType center -spacing 8 -pin {{out_activehigh[0]} {out_activehigh[1]} {out_activehigh[2]} {out_activehigh[3]} {out_activehigh[4]} {out_activehigh[5]} {out_activehigh[6]} {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]} rst_n updown clk}
Successfully spread [13] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 0.2 -pin done
Successfully placed the IO pin done at location (129.5000 257.4500) on layer Metal2.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 2 -spreadType center -spacing 8.6 -pin {{out_activehigh[0]} {out_activehigh[1]} {out_activehigh[2]} {out_activehigh[3]} {out_activehigh[4]} {out_activehigh[5]} {out_activehigh[6]} {out_activehigh[7]} {out_activehigh[8]} {out_activehigh[9]} done clk rst_n updown}
Successfully spread [14] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 0.2 -pin {{in[0]} {in[1]} {in[2]} {in[3]} {in[4]} {in[5]} {in[6]} {in[7]} {in[8]} {in[9]} {in[10]} {in[11]} {in[12]} {in[13]} {in[14]} {in[15]} {in[16]} {in[17]} {in[18]} {in[19]} {in[20]} {in[21]} {in[22]} {in[23]} {in[24]} {in[25]} {in[26]} {in[27]} {in[28]} {in[29]} {in[30]} {in[31]} {in[32]} {in[33]} {in[34]} {in[35]} {in[36]} {in[37]} {in[38]} {in[39]} {in[40]} {in[41]} {in[42]}}
Successfully spread [43] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 7 -spreadType center -spacing 1 -pin {{in[0]} {in[1]} {in[2]} {in[3]} {in[4]} {in[5]} {in[6]} {in[7]} {in[8]} {in[9]} {in[10]} {in[11]} {in[12]} {in[13]} {in[14]} {in[15]} {in[16]} {in[17]} {in[18]} {in[19]} {in[20]} {in[21]} {in[22]} {in[23]} {in[24]} {in[25]} {in[26]} {in[27]} {in[28]} {in[29]} {in[30]} {in[31]} {in[32]} {in[33]} {in[34]} {in[35]} {in[36]} {in[37]} {in[38]} {in[39]} {in[40]} {in[41]} {in[42]}}
Successfully spread [43] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 10.14 -pin {{in[0]} {in[1]} {in[2]} {in[3]} {in[4]} {in[5]} {in[6]} {in[7]} {in[8]} {in[9]} {in[10]} {in[11]} {in[12]} {in[13]} {in[14]} {in[15]} {in[16]} {in[17]} {in[18]} {in[19]} {in[20]} {in[21]} {in[22]} {in[23]} {in[24]} {in[25]} {in[26]} {in[27]} {in[28]} {in[29]} {in[30]} {in[31]} {in[32]} {in[33]} {in[34]} {in[35]} {in[36]} {in[37]} {in[38]} {in[39]} {in[40]} {in[41]} {in[42]}}
**WARN: (IMPPTN-3304):	Pin in[21] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[20] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[22] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[19] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[23] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[18] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[24] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[17] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[25] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[16] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[26] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[15] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[27] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[14] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[28] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[13] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[29] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[12] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[30] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[11] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (EMS-27):	Message (IMPPTN-3304) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Selected [43] pin for spreading. Could not spread (18 out of 43) pins, either because space provided for spreading pins are less than required or because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.

Following pins are not spread:
  in[0]
  in[1]
  in[2]
  in[3]
  in[4]
  in[5]
  in[6]
  in[7]
  in[8]
  in[34]
  in[35]
  in[36]
  in[37]
  in[38]
  in[39]
  in[40]
  in[41]
  in[42]
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 5.14 -pin {{in[0]} {in[1]} {in[2]} {in[3]} {in[4]} {in[5]} {in[6]} {in[7]} {in[8]} {in[9]} {in[10]} {in[11]} {in[12]} {in[13]} {in[14]} {in[15]} {in[16]} {in[17]} {in[18]} {in[19]} {in[20]} {in[21]} {in[22]} {in[23]} {in[24]} {in[25]} {in[26]} {in[27]} {in[28]} {in[29]} {in[30]} {in[31]} {in[32]} {in[33]} {in[34]} {in[35]} {in[36]} {in[37]} {in[38]} {in[39]} {in[40]} {in[41]} {in[42]}}
Successfully spread [43] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.06 -pinDepth 0.335 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 5.32 -pin {{in[0]} {in[1]} {in[2]} {in[3]} {in[4]} {in[5]} {in[6]} {in[7]} {in[8]} {in[9]} {in[10]} {in[11]} {in[12]} {in[13]} {in[14]} {in[15]} {in[16]} {in[17]} {in[18]} {in[19]} {in[20]} {in[21]} {in[22]} {in[23]} {in[24]} {in[25]} {in[26]} {in[27]} {in[28]} {in[29]} {in[30]} {in[31]} {in[32]} {in[33]} {in[34]} {in[35]} {in[36]} {in[37]} {in[38]} {in[39]} {in[40]} {in[41]}}
**WARN: (IMPPTN-3303):	Pin in[20] has width 0.06000 which is less than the minimum width 0.08000 required on layer 3. Change pin width to meet minimum width rule.
**WARN: (IMPPTN-3303):	Pin in[21] has width 0.06000 which is less than the minimum width 0.08000 required on layer 3. Change pin width to meet minimum width rule.
**WARN: (IMPPTN-3303):	Pin in[19] has width 0.06000 which is less than the minimum width 0.08000 required on layer 3. Change pin width to meet minimum width rule.
**WARN: (IMPPTN-3303):	Pin in[22] has width 0.06000 which is less than the minimum width 0.08000 required on layer 3. Change pin width to meet minimum width rule.
**WARN: (IMPPTN-3303):	Pin in[18] has width 0.06000 which is less than the minimum width 0.08000 required on layer 3. Change pin width to meet minimum width rule.
**WARN: (IMPPTN-3303):	Pin in[23] has width 0.06000 which is less than the minimum width 0.08000 required on layer 3. Change pin width to meet minimum width rule.
**WARN: (IMPPTN-3303):	Pin in[17] has width 0.06000 which is less than the minimum width 0.08000 required on layer 3. Change pin width to meet minimum width rule.
**WARN: (IMPPTN-3303):	Pin in[24] has width 0.06000 which is less than the minimum width 0.08000 required on layer 3. Change pin width to meet minimum width rule.
**WARN: (IMPPTN-3303):	Pin in[16] has width 0.06000 which is less than the minimum width 0.08000 required on layer 3. Change pin width to meet minimum width rule.
**WARN: (IMPPTN-3303):	Pin in[25] has width 0.06000 which is less than the minimum width 0.08000 required on layer 3. Change pin width to meet minimum width rule.
**WARN: (IMPPTN-3303):	Pin in[15] has width 0.06000 which is less than the minimum width 0.08000 required on layer 3. Change pin width to meet minimum width rule.
**WARN: (IMPPTN-3303):	Pin in[26] has width 0.06000 which is less than the minimum width 0.08000 required on layer 3. Change pin width to meet minimum width rule.
**WARN: (IMPPTN-3303):	Pin in[14] has width 0.06000 which is less than the minimum width 0.08000 required on layer 3. Change pin width to meet minimum width rule.
**WARN: (IMPPTN-3303):	Pin in[27] has width 0.06000 which is less than the minimum width 0.08000 required on layer 3. Change pin width to meet minimum width rule.
**WARN: (IMPPTN-3303):	Pin in[13] has width 0.06000 which is less than the minimum width 0.08000 required on layer 3. Change pin width to meet minimum width rule.
**WARN: (IMPPTN-3303):	Pin in[28] has width 0.06000 which is less than the minimum width 0.08000 required on layer 3. Change pin width to meet minimum width rule.
**WARN: (IMPPTN-3303):	Pin in[12] has width 0.06000 which is less than the minimum width 0.08000 required on layer 3. Change pin width to meet minimum width rule.
**WARN: (IMPPTN-3303):	Pin in[29] has width 0.06000 which is less than the minimum width 0.08000 required on layer 3. Change pin width to meet minimum width rule.
**WARN: (IMPPTN-3303):	Pin in[11] has width 0.06000 which is less than the minimum width 0.08000 required on layer 3. Change pin width to meet minimum width rule.
**WARN: (IMPPTN-3303):	Pin in[30] has width 0.06000 which is less than the minimum width 0.08000 required on layer 3. Change pin width to meet minimum width rule.
**WARN: (EMS-27):	Message (IMPPTN-3303) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Successfully spread [42] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.06 -pinDepth 0.335 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 7 -spreadType center -spacing 6.32 -pin {{in[0]} {in[1]} {in[2]} {in[3]} {in[4]} {in[5]} {in[6]} {in[7]} {in[8]} {in[9]} {in[10]} {in[11]} {in[12]} {in[13]} {in[14]} {in[15]} {in[16]} {in[17]} {in[18]} {in[19]} {in[20]} {in[21]} {in[22]} {in[23]} {in[24]} {in[25]} {in[26]} {in[27]} {in[28]} {in[29]} {in[30]} {in[31]} {in[32]} {in[33]} {in[34]} {in[35]} {in[36]} {in[37]} {in[38]} {in[39]} {in[40]} {in[41]}}
**WARN: (IMPPTN-3303):	Pin in[20] has width 0.06000 which is less than the minimum width 0.08000 required on layer 7. Change pin width to meet minimum width rule.
**WARN: (IMPPTN-3303):	Pin in[21] has width 0.06000 which is less than the minimum width 0.08000 required on layer 7. Change pin width to meet minimum width rule.
**WARN: (IMPPTN-3303):	Pin in[19] has width 0.06000 which is less than the minimum width 0.08000 required on layer 7. Change pin width to meet minimum width rule.
**WARN: (IMPPTN-3303):	Pin in[22] has width 0.06000 which is less than the minimum width 0.08000 required on layer 7. Change pin width to meet minimum width rule.
**WARN: (IMPPTN-3303):	Pin in[18] has width 0.06000 which is less than the minimum width 0.08000 required on layer 7. Change pin width to meet minimum width rule.
**WARN: (IMPPTN-3303):	Pin in[23] has width 0.06000 which is less than the minimum width 0.08000 required on layer 7. Change pin width to meet minimum width rule.
**WARN: (IMPPTN-3303):	Pin in[17] has width 0.06000 which is less than the minimum width 0.08000 required on layer 7. Change pin width to meet minimum width rule.
**WARN: (IMPPTN-3303):	Pin in[24] has width 0.06000 which is less than the minimum width 0.08000 required on layer 7. Change pin width to meet minimum width rule.
**WARN: (IMPPTN-3303):	Pin in[16] has width 0.06000 which is less than the minimum width 0.08000 required on layer 7. Change pin width to meet minimum width rule.
**WARN: (IMPPTN-3303):	Pin in[25] has width 0.06000 which is less than the minimum width 0.08000 required on layer 7. Change pin width to meet minimum width rule.
**WARN: (IMPPTN-3303):	Pin in[15] has width 0.06000 which is less than the minimum width 0.08000 required on layer 7. Change pin width to meet minimum width rule.
**WARN: (IMPPTN-3303):	Pin in[26] has width 0.06000 which is less than the minimum width 0.08000 required on layer 7. Change pin width to meet minimum width rule.
**WARN: (IMPPTN-3303):	Pin in[14] has width 0.06000 which is less than the minimum width 0.08000 required on layer 7. Change pin width to meet minimum width rule.
**WARN: (IMPPTN-3303):	Pin in[27] has width 0.06000 which is less than the minimum width 0.08000 required on layer 7. Change pin width to meet minimum width rule.
**WARN: (IMPPTN-3303):	Pin in[13] has width 0.06000 which is less than the minimum width 0.08000 required on layer 7. Change pin width to meet minimum width rule.
**WARN: (IMPPTN-3303):	Pin in[28] has width 0.06000 which is less than the minimum width 0.08000 required on layer 7. Change pin width to meet minimum width rule.
**WARN: (IMPPTN-3303):	Pin in[12] has width 0.06000 which is less than the minimum width 0.08000 required on layer 7. Change pin width to meet minimum width rule.
**WARN: (IMPPTN-3303):	Pin in[29] has width 0.06000 which is less than the minimum width 0.08000 required on layer 7. Change pin width to meet minimum width rule.
**WARN: (IMPPTN-3303):	Pin in[11] has width 0.06000 which is less than the minimum width 0.08000 required on layer 7. Change pin width to meet minimum width rule.
**WARN: (IMPPTN-3303):	Pin in[30] has width 0.06000 which is less than the minimum width 0.08000 required on layer 7. Change pin width to meet minimum width rule.
**WARN: (EMS-27):	Message (IMPPTN-3303) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Selected [42] pin for spreading. Could not spread (2 out of 42) pins, either because space provided for spreading pins are less than required or because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.

Following pins are not spread:
  in[0]
  in[41]
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 7 -spreadType center -spacing 6. -pin {{in[0]} {in[1]} {in[2]} {in[3]} {in[4]} {in[5]} {in[6]} {in[7]} {in[8]} {in[9]} {in[10]} {in[11]} {in[12]} {in[13]} {in[14]} {in[15]} {in[16]} {in[17]} {in[18]} {in[19]} {in[20]} {in[21]} {in[22]} {in[23]} {in[24]} {in[25]} {in[26]} {in[27]} {in[28]} {in[29]} {in[30]} {in[31]} {in[32]} {in[33]} {in[34]} {in[35]} {in[36]} {in[37]} {in[38]} {in[39]} {in[40]} {in[41]}}
Successfully spread [42] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 1 -spreadType center -spacing 5.8 -pin {{in[0]} {in[1]} {in[2]} {in[3]} {in[4]} {in[5]} {in[6]} {in[7]} {in[8]} {in[9]} {in[10]} {in[11]} {in[12]} {in[13]} {in[14]} {in[15]} {in[16]} {in[17]} {in[18]} {in[19]} {in[20]} {in[21]} {in[22]} {in[23]} {in[24]} {in[25]} {in[26]} {in[27]} {in[28]} {in[29]} {in[30]} {in[31]} {in[32]} {in[33]} {in[34]} {in[35]} {in[36]} {in[37]} {in[38]} {in[39]} {in[40]} {in[41]}}
**WARN: (IMPPTN-3304):	Pin in[20] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[21] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[19] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[22] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[18] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[23] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[17] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[24] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[16] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[25] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[15] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[26] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[14] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[27] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[13] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[28] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[12] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[29] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[11] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[30] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (EMS-27):	Message (IMPPTN-3304) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Successfully spread [42] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 5.5 -pin {{in[0]} {in[1]} {in[2]} {in[3]} {in[4]} {in[5]} {in[6]} {in[7]} {in[8]} {in[9]} {in[10]} {in[11]} {in[12]} {in[13]} {in[14]} {in[15]} {in[16]} {in[17]} {in[18]} {in[19]} {in[20]} {in[21]} {in[22]} {in[23]} {in[24]} {in[25]} {in[26]} {in[27]} {in[28]} {in[29]} {in[30]} {in[31]} {in[32]} {in[33]} {in[34]} {in[35]} {in[36]} {in[37]} {in[38]} {in[39]} {in[40]} {in[41]}}
Successfully spread [42] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3087.2M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -spreadDirection clockwise -side Left -layer 7 -spreadType side -pin {{in[0]} {in[1]} {in[2]} {in[3]} {in[4]} {in[5]} {in[6]} {in[7]} {in[8]} {in[9]} {in[10]} {in[11]} {in[12]} {in[13]} {in[14]} {in[15]} {in[16]} {in[17]} {in[18]} {in[19]} {in[20]} {in[21]} {in[22]} {in[23]} {in[24]} {in[25]} {in[26]} {in[27]} {in[28]} {in[29]} {in[30]} {in[31]} {in[32]} {in[33]} {in[34]} {in[35]} {in[36]} {in[37]} {in[38]} {in[39]} {in[40]} {in[41]}}
Successfully spread [42] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3089.5M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -spreadDirection clockwise -edge 0 -layer 1 -spreadType side -pin {{in[0]} {in[1]} {in[2]} {in[3]} {in[4]} {in[5]} {in[6]} {in[7]} {in[8]} {in[9]} {in[10]} {in[11]} {in[12]} {in[13]} {in[14]} {in[15]} {in[16]} {in[17]} {in[18]} {in[19]} {in[20]} {in[21]} {in[22]} {in[23]} {in[24]} {in[25]} {in[26]} {in[27]} {in[28]} {in[29]} {in[30]} {in[31]} {in[32]} {in[33]} {in[34]} {in[35]} {in[36]} {in[37]} {in[38]} {in[39]} {in[40]} {in[41]}}
**WARN: (IMPPTN-3304):	Pin in[0] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[1] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[2] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[3] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[4] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[5] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[6] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[7] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[8] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[9] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[10] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[11] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[12] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[13] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[14] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[15] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[16] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[17] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[18] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[19] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (EMS-27):	Message (IMPPTN-3304) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Successfully spread [42] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3089.5M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -edge 0 -layer 3 -spreadType center -spacing 6.27 -pin {{in[0]} {in[1]} {in[2]} {in[3]} {in[4]} {in[5]} {in[6]} {in[7]} {in[8]} {in[9]} {in[10]} {in[11]} {in[12]} {in[13]} {in[14]} {in[15]} {in[16]} {in[17]} {in[18]} {in[19]} {in[20]} {in[21]} {in[22]} {in[23]} {in[24]} {in[25]} {in[26]} {in[27]} {in[28]} {in[29]} {in[30]} {in[31]} {in[32]} {in[33]} {in[34]} {in[35]} {in[36]} {in[37]} {in[38]} {in[39]} {in[40]} {in[41]}}
Selected [42] pin for spreading. Could not spread (1 out of 42) pins, either because space provided for spreading pins are less than required or because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.

Following pin is not spread:
  in[0]
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3089.5M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -edge 0 -layer 3 -spreadType center -spacing 5 -pin {{in[0]} {in[1]} {in[2]} {in[3]} {in[4]} {in[5]} {in[6]} {in[7]} {in[8]} {in[9]} {in[10]} {in[11]} {in[12]} {in[13]} {in[14]} {in[15]} {in[16]} {in[17]} {in[18]} {in[19]} {in[20]} {in[21]} {in[22]} {in[23]} {in[24]} {in[25]} {in[26]} {in[27]} {in[28]} {in[29]} {in[30]} {in[31]} {in[32]} {in[33]} {in[34]} {in[35]} {in[36]} {in[37]} {in[38]} {in[39]} {in[40]} {in[41]}}
Successfully spread [42] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3089.5M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -edge 3 -layer 2 -spreadType center -spacing 0.2 -pin {{in[42]} {in[43]} {in[44]} {in[45]} {in[46]} {in[47]} {in[48]} {in[49]} {in[50]} {in[51]} {in[52]} {in[53]} {in[54]} {in[55]} {in[56]} {in[57]} {in[58]} {in[59]} {in[60]} {in[61]} {in[62]} {in[63]} {in[64]} {in[65]} {in[66]} {in[67]} {in[68]} {in[69]} {in[70]} {in[71]} {in[72]} {in[73]} {in[74]} {in[75]} {in[76]} {in[77]} {in[78]} {in[79]} {in[80]} {in[81]} {in[82]} {in[83]} {in[84]} {in[85]}}
Successfully spread [44] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3089.5M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -edge 3 -layer 4 -spreadType center -spacing 5 -pin {{in[42]} {in[43]} {in[44]} {in[45]} {in[46]} {in[47]} {in[48]} {in[49]} {in[50]} {in[51]} {in[52]} {in[53]} {in[54]} {in[55]} {in[56]} {in[57]} {in[58]} {in[59]} {in[60]} {in[61]} {in[62]} {in[63]} {in[64]} {in[65]} {in[66]} {in[67]} {in[68]} {in[69]} {in[70]} {in[71]} {in[72]} {in[73]} {in[74]} {in[75]} {in[76]} {in[77]} {in[78]} {in[79]} {in[80]} {in[81]} {in[82]} {in[83]} {in[84]} {in[85]}}
Successfully spread [44] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3089.5M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -edge 2 -layer 3 -spreadType center -spacing 0.2 -pin {{in[86]} {in[87]} {in[88]} {in[89]} {in[90]} {in[91]} {in[92]} {in[93]} {in[94]} {in[95]} {in[96]} {in[97]} {in[98]} {in[99]} {in[100]} {in[101]} {in[102]} {in[103]} {in[104]} {in[105]} {in[106]} {in[107]} {in[108]} {in[109]} {in[110]} {in[111]} {in[112]} {in[113]} {in[114]} {in[115]} {in[116]} {in[117]} {in[118]} {in[119]} {in[120]} {in[121]} {in[122]} {in[123]} {in[124]} {in[125]} {in[126]} {in[127]}}
Successfully spread [42] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3089.5M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -edge 2 -layer 7 -spreadType center -spacing 5 -pin {{in[86]} {in[87]} {in[88]} {in[89]} {in[90]} {in[91]} {in[92]} {in[93]} {in[94]} {in[95]} {in[96]} {in[97]} {in[98]} {in[99]} {in[100]} {in[101]} {in[102]} {in[103]} {in[104]} {in[105]} {in[106]} {in[107]} {in[108]} {in[109]} {in[110]} {in[111]} {in[112]} {in[113]} {in[114]} {in[115]} {in[116]} {in[117]} {in[118]} {in[119]} {in[120]} {in[121]} {in[122]} {in[123]} {in[124]} {in[125]} {in[126]} {in[127]}}
Successfully spread [42] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3089.5M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.08 -pinDepth 0.25 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -edge 2 -layer 1 -spreadType center -spacing 5.13 -pin {{in[86]} {in[87]} {in[88]} {in[89]} {in[90]} {in[91]} {in[92]} {in[93]} {in[94]} {in[95]} {in[96]} {in[97]} {in[98]} {in[99]} {in[100]} {in[101]} {in[102]} {in[103]} {in[104]} {in[105]} {in[106]} {in[107]} {in[108]} {in[109]} {in[110]} {in[111]} {in[112]} {in[113]} {in[114]} {in[115]} {in[116]} {in[117]} {in[118]} {in[119]} {in[120]} {in[121]} {in[122]} {in[123]} {in[124]} {in[125]} {in[126]} {in[127]}}
**WARN: (IMPPTN-3304):	Pin in[106] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[107] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[105] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[108] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[104] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[109] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[103] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[110] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[102] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[111] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[101] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[112] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[100] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[113] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[99] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[114] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[98] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[115] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[97] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (IMPPTN-3304):	Pin in[116] has depth 0.25000 which is less than the minimum depth 0.33350 required to meet the min-area rule for layer 1. Change pin width and/or pin depth to meet minimum area rule.
**WARN: (EMS-27):	Message (IMPPTN-3304) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Successfully spread [42] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 3089.5M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> setPlaceMode -fp false
<CMD> place_design
*** placeDesign #1 [begin] () : totSession cpu/real = 0:01:23.1/0:54:55.3 (0.0), mem = 3089.5M
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 11 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.4) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.801907 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=2736.496094 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: mytop
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2756.11)
Total number of fetched objects 18985
End delay calculation. (MEM=2780.51 CPU=0:00:01.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2765.71 CPU=0:00:01.5 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Input Pin Transition as 0.1 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#9 (mem=3556.4M)" ...
Estimated loop count for BSM: 26272
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.6 mem=3564.4M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.6 mem=3564.4M) ***
No user-set net weight.
Net fanout histogram:
2		: 15382 (81.0%) nets
3		: 1871 (9.9%) nets
4     -	14	: 1454 (7.7%) nets
15    -	39	: 273 (1.4%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 1 (0.0%) nets
320   -	639	: 2 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Scan chains were not defined.
#std cell=12036 (0 fixed + 12036 movable) #buf cell=0 #inv cell=795 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=18983 #term=51330 #term/net=2.70, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=142
stdCell: 12036 single + 0 double + 0 multi
Total standard cell length = 26.0458 (mm), area = 0.0445 (mm^2)
Estimated cell power/ground rail width = 0.160 um
Average module density = 0.699.
Density for the design = 0.699.
       = stdcell_area 130229 sites (44538 um^2) / alloc_area 186249 sites (63697 um^2).
Pin Density = 0.2756.
            = total # of pins 51330 / total area 186249.
[spp] 0
Clock gating cells determined by native netlist tracing.
=== lastAutoLevel = 8 
Iteration  1: Total net bbox = 4.612e+04 (2.32e+04 2.29e+04)
              Est.  stn bbox = 5.191e+04 (2.58e+04 2.61e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 3726.8M
Iteration  2: Total net bbox = 4.612e+04 (2.32e+04 2.29e+04)
              Est.  stn bbox = 5.191e+04 (2.58e+04 2.61e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3726.8M
Iteration  3: Total net bbox = 6.008e+04 (3.13e+04 2.88e+04)
              Est.  stn bbox = 7.247e+04 (3.72e+04 3.53e+04)
              cpu = 0:00:01.5 real = 0:00:02.0 mem = 3760.4M
Active setup views:
    worst_case
Iteration  4: Total net bbox = 3.119e+05 (1.08e+05 2.04e+05)
              Est.  stn bbox = 3.498e+05 (1.21e+05 2.29e+05)
              cpu = 0:00:03.2 real = 0:00:03.0 mem = 3760.4M
Iteration  5: Total net bbox = 3.609e+05 (1.54e+05 2.07e+05)
              Est.  stn bbox = 4.163e+05 (1.78e+05 2.38e+05)
              cpu = 0:00:03.7 real = 0:00:03.0 mem = 3760.4M
Iteration  6: Total net bbox = 3.586e+05 (1.51e+05 2.07e+05)
              Est.  stn bbox = 4.178e+05 (1.77e+05 2.41e+05)
              cpu = 0:00:02.6 real = 0:00:03.0 mem = 3776.4M
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.65 MB )
Iteration  7: Total net bbox = 3.622e+05 (1.54e+05 2.08e+05)
              Est.  stn bbox = 4.213e+05 (1.80e+05 2.41e+05)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 3794.1M
Iteration  8: Total net bbox = 3.644e+05 (1.56e+05 2.09e+05)
              Est.  stn bbox = 4.233e+05 (1.81e+05 2.42e+05)
              cpu = 0:00:02.9 real = 0:00:03.0 mem = 3794.1M
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Iteration  9: Total net bbox = 3.625e+05 (1.54e+05 2.08e+05)
              Est.  stn bbox = 4.208e+05 (1.80e+05 2.41e+05)
              cpu = 0:00:02.3 real = 0:00:03.0 mem = 3794.1M
Iteration 10: Total net bbox = 3.631e+05 (1.55e+05 2.08e+05)
              Est.  stn bbox = 4.215e+05 (1.80e+05 2.41e+05)
              cpu = 0:00:02.9 real = 0:00:02.0 mem = 3794.1M
Iteration 11: Total net bbox = 3.713e+05 (1.60e+05 2.11e+05)
              Est.  stn bbox = 4.283e+05 (1.85e+05 2.44e+05)
              cpu = 0:00:07.6 real = 0:00:08.0 mem = 3794.1M
Iteration 12: Total net bbox = 3.713e+05 (1.60e+05 2.11e+05)
              Est.  stn bbox = 4.283e+05 (1.85e+05 2.44e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3794.1M
Iteration 13: Total net bbox = 3.713e+05 (1.60e+05 2.11e+05)
              Est.  stn bbox = 4.283e+05 (1.85e+05 2.44e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3794.1M
*** cost = 3.713e+05 (1.60e+05 2.11e+05) (cpu for global=0:00:27.1) real=0:00:28.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/5
Solver runtime cpu: 0:00:20.4 real: 0:00:20.5
Core Placement runtime cpu: 0:00:21.0 real: 0:00:23.0
Begin: Reorder Scan Chains
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
End: Reorder Scan Chains
*** Starting refinePlace (0:01:56 mem=3794.1M) ***
Total net bbox length = 3.713e+05 (1.599e+05 2.114e+05) (ext = 1.135e+04)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 12036 insts, mean move: 1.28 um, max move: 32.10 um 
	Max move on inst (instanceL1/g22221): (217.02, 42.33) --> (221.80, 15.01)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 3762.1MB
Summary Report:
Instances move: 12036 (out of 12036 movable)
Instances flipped: 0
Mean displacement: 1.28 um
Max displacement: 32.10 um (Instance: instanceL1/g22221) (217.024, 42.33) -> (221.8, 15.01)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 3.699e+05 (1.583e+05 2.116e+05) (ext = 1.138e+04)
Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 3762.1MB
*** Finished refinePlace (0:01:57 mem=3762.1M) ***
*** End of Placement (cpu=0:00:31.0, real=0:00:32.0, mem=3762.1M) ***
default core: bins with density > 0.750 = 37.78 % ( 85 / 225 )
Density distribution unevenness ratio = 6.021%
*** Free Virtual Timing Model ...(mem=3762.1M)
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.801907 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mytop
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2905.48)
Total number of fetched objects 18985
End delay calculation. (MEM=2918.48 CPU=0:00:01.3 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2918.48 CPU=0:00:01.4 REAL=0:00:02.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 5566 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 5566
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 18983 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 18983
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 18983 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.135550e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         6( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         6( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 3.62 MB )
Early Global Route congestion estimation runtime: 0.25 seconds, mem = 3800.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 2743um, number of vias: 1754
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   51230 
[NR-eGR]  Metal2   (2V)        109023   71486 
[NR-eGR]  Metal3   (3H)        127647   10111 
[NR-eGR]  Metal4   (4V)         92543    4205 
[NR-eGR]  Metal5   (5H)         54578    1429 
[NR-eGR]  Metal6   (6V)         38096     111 
[NR-eGR]  Metal7   (7H)          2618      29 
[NR-eGR]  Metal8   (8V)          1103       0 
[NR-eGR]  Metal9   (9H)             0       0 
[NR-eGR]  Metal10  (10V)            0       0 
[NR-eGR]  Metal11  (11H)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       425608  138601 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 369869um
[NR-eGR] Total length: 425608um, number of vias: 138601
[NR-eGR] --------------------------------------------------------------------------
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Early Global Route wiring runtime: 0.19 seconds, mem = 3816.7M
Tdgp not enabled or already been cleared! skip clearing
End of congRepair (cpu=0:00:00.5, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:37, real = 0: 0:38, mem = 3816.7M **
Tdgp not enabled or already been cleared! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 3 warning(s), 0 error(s)

*** placeDesign #1 [finish] () : cpu/real = 0:00:36.9/0:00:38.1 (1.0), totSession cpu/real = 0:02:00.0/0:55:33.4 (0.0), mem = 3816.7M
<CMD> setPlaceMode -fp false
<CMD> place_design
*** placeDesign #2 [begin] () : totSession cpu/real = 0:02:00.4/0:55:53.5 (0.0), mem = 3816.7M
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.6) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.801907 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mytop
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2895.03)
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Total number of fetched objects 18985
End delay calculation. (MEM=2902.07 CPU=0:00:01.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2902.07 CPU=0:00:01.5 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#9 (mem=3819.8M)" ...
Estimated loop count for BSM: 26272
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.6 mem=3819.8M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.6 mem=3819.8M) ***
No user-set net weight.
Net fanout histogram:
2		: 15382 (81.0%) nets
3		: 1871 (9.9%) nets
4     -	14	: 1454 (7.7%) nets
15    -	39	: 273 (1.4%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 1 (0.0%) nets
320   -	639	: 2 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Scan chains were not defined.
#std cell=12036 (0 fixed + 12036 movable) #buf cell=0 #inv cell=795 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=18983 #term=51330 #term/net=2.70, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=142
stdCell: 12036 single + 0 double + 0 multi
Total standard cell length = 26.0458 (mm), area = 0.0445 (mm^2)
Average module density = 0.699.
Density for the design = 0.699.
       = stdcell_area 130229 sites (44538 um^2) / alloc_area 186249 sites (63697 um^2).
Pin Density = 0.2756.
            = total # of pins 51330 / total area 186249.
[spp] 0
Clock gating cells determined by native netlist tracing.
=== lastAutoLevel = 8 
Iteration  1: Total net bbox = 4.612e+04 (2.32e+04 2.29e+04)
              Est.  stn bbox = 5.191e+04 (2.58e+04 2.61e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 3829.3M
Iteration  2: Total net bbox = 4.612e+04 (2.32e+04 2.29e+04)
              Est.  stn bbox = 5.191e+04 (2.58e+04 2.61e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3829.3M
Iteration  3: Total net bbox = 6.008e+04 (3.13e+04 2.88e+04)
              Est.  stn bbox = 7.247e+04 (3.72e+04 3.53e+04)
              cpu = 0:00:01.3 real = 0:00:01.0 mem = 3845.3M
Active setup views:
    worst_case
Iteration  4: Total net bbox = 3.119e+05 (1.08e+05 2.04e+05)
              Est.  stn bbox = 3.498e+05 (1.21e+05 2.29e+05)
              cpu = 0:00:02.8 real = 0:00:03.0 mem = 3845.3M
Iteration  5: Total net bbox = 3.609e+05 (1.54e+05 2.07e+05)
              Est.  stn bbox = 4.163e+05 (1.78e+05 2.38e+05)
              cpu = 0:00:01.7 real = 0:00:01.0 mem = 3845.3M
Iteration  6: Total net bbox = 3.586e+05 (1.51e+05 2.07e+05)
              Est.  stn bbox = 4.178e+05 (1.77e+05 2.41e+05)
              cpu = 0:00:03.6 real = 0:00:03.0 mem = 3861.3M
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.70 MB )
Iteration  7: Total net bbox = 3.622e+05 (1.54e+05 2.08e+05)
              Est.  stn bbox = 4.213e+05 (1.80e+05 2.41e+05)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 3861.3M
Iteration  8: Total net bbox = 3.644e+05 (1.56e+05 2.09e+05)
              Est.  stn bbox = 4.233e+05 (1.81e+05 2.42e+05)
              cpu = 0:00:02.7 real = 0:00:03.0 mem = 3861.3M
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Iteration  9: Total net bbox = 3.625e+05 (1.54e+05 2.08e+05)
              Est.  stn bbox = 4.208e+05 (1.80e+05 2.41e+05)
              cpu = 0:00:02.6 real = 0:00:03.0 mem = 3861.3M
Iteration 10: Total net bbox = 3.631e+05 (1.55e+05 2.08e+05)
              Est.  stn bbox = 4.215e+05 (1.80e+05 2.41e+05)
              cpu = 0:00:02.8 real = 0:00:03.0 mem = 3861.3M
Iteration 11: Total net bbox = 3.713e+05 (1.60e+05 2.11e+05)
              Est.  stn bbox = 4.283e+05 (1.85e+05 2.44e+05)
              cpu = 0:00:07.7 real = 0:00:07.0 mem = 3861.3M
Iteration 12: Total net bbox = 3.713e+05 (1.60e+05 2.11e+05)
              Est.  stn bbox = 4.283e+05 (1.85e+05 2.44e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3861.3M
Iteration 13: Total net bbox = 3.713e+05 (1.60e+05 2.11e+05)
              Est.  stn bbox = 4.283e+05 (1.85e+05 2.44e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3861.3M
*** cost = 3.713e+05 (1.60e+05 2.11e+05) (cpu for global=0:00:25.5) real=0:00:25.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/5
Solver runtime cpu: 0:00:19.2 real: 0:00:19.2
Core Placement runtime cpu: 0:00:19.7 real: 0:00:19.0
Begin: Reorder Scan Chains
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
End: Reorder Scan Chains
*** Starting refinePlace (0:02:31 mem=3861.3M) ***
Total net bbox length = 3.713e+05 (1.599e+05 2.114e+05) (ext = 1.135e+04)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 12036 insts, mean move: 1.28 um, max move: 32.10 um 
	Max move on inst (instanceL1/g22221): (217.02, 42.33) --> (221.80, 15.01)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 3829.3MB
Summary Report:
Instances move: 12036 (out of 12036 movable)
Instances flipped: 0
Mean displacement: 1.28 um
Max displacement: 32.10 um (Instance: instanceL1/g22221) (217.024, 42.33) -> (221.8, 15.01)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 3.699e+05 (1.583e+05 2.116e+05) (ext = 1.138e+04)
Runtime: CPU: 0:00:01.5 REAL: 0:00:02.0 MEM: 3829.3MB
*** Finished refinePlace (0:02:33 mem=3829.3M) ***
*** End of Placement (cpu=0:00:29.3, real=0:00:30.0, mem=3829.3M) ***
default core: bins with density > 0.750 = 37.78 % ( 85 / 225 )
Density distribution unevenness ratio = 6.021%
*** Free Virtual Timing Model ...(mem=3829.3M)
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.801907 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mytop
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2951.79)
Total number of fetched objects 18985
End delay calculation. (MEM=2959.37 CPU=0:00:01.3 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2959.37 CPU=0:00:01.4 REAL=0:00:02.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 5566 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 5566
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 18983 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 18983
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 18983 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.135550e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         6( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         6( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 3.66 MB )
Early Global Route congestion estimation runtime: 0.24 seconds, mem = 3857.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 2743um, number of vias: 1754
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   51230 
[NR-eGR]  Metal2   (2V)        109023   71486 
[NR-eGR]  Metal3   (3H)        127647   10111 
[NR-eGR]  Metal4   (4V)         92543    4205 
[NR-eGR]  Metal5   (5H)         54578    1429 
[NR-eGR]  Metal6   (6V)         38096     111 
[NR-eGR]  Metal7   (7H)          2618      29 
[NR-eGR]  Metal8   (8V)          1103       0 
[NR-eGR]  Metal9   (9H)             0       0 
[NR-eGR]  Metal10  (10V)            0       0 
[NR-eGR]  Metal11  (11H)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       425608  138601 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 369869um
[NR-eGR] Total length: 425608um, number of vias: 138601
[NR-eGR] --------------------------------------------------------------------------
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Early Global Route wiring runtime: 0.19 seconds, mem = 3873.9M
Tdgp not enabled or already been cleared! skip clearing
End of congRepair (cpu=0:00:00.4, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:35, real = 0: 0:34, mem = 3873.9M **
Tdgp not enabled or already been cleared! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 3 warning(s), 0 error(s)

*** placeDesign #2 [finish] () : cpu/real = 0:00:34.8/0:00:35.0 (1.0), totSession cpu/real = 0:02:35.2/0:56:28.5 (0.0), mem = 3873.9M
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -timingDebugReport -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix mytop_preCTS -outDir timingReports
AAE DB initialization (MEM=2887.570312 CPU=0:00:00.0 REAL=0:00:00.0) 
*** timeDesign #1 [begin] () : totSession cpu/real = 0:02:37.9/0:59:06.7 (0.0), mem = 3570.9M
INFO: setAnalysisMode clockPropagation sdcControl -> forcedIdeal
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3570.9M)
Extraction called for design 'mytop' of instances=12036 and nets=19941 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design mytop.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3570.934M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mytop
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2918.67)
Total number of fetched objects 18985
End delay calculation. (MEM=2950.08 CPU=0:00:01.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2928.64 CPU=0:00:02.0 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:03.0 totSessionCpu=0:02:41 mem=3867.4M)
Generating machine readable timing report  timingReports/mytop_preCTS.btarpt.gz

OptSummary:

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -15.498 | -15.498 |  5.425  |
|           TNS (ns):|-219.638 |-219.638 |  0.000  |
|    Violating Paths:|   172   |   172   |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |   2070 (14253)   |   -4.493   |   2070 (14253)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.922%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 3.39 sec
Total Real time: 3.0 sec
Total Memory Usage: 3891.449219 Mbytes
*** timeDesign #1 [finish] () : cpu/real = 0:00:03.4/0:00:03.7 (0.9), totSession cpu/real = 0:02:41.3/0:59:10.4 (0.0), mem = 3891.4M
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
Executing: place_opt_design -opt
**INFO: User settings:
setExtractRCMode -engine                      preRoute
setDelayCalMode -enable_high_fanout           true
setDelayCalMode -enable_ideal_seq_async_pins  false
setDelayCalMode -eng_enablePrePlacedFlow      false
setDelayCalMode -engine                       aae
setDelayCalMode -ignoreNetLoad                false
setDelayCalMode -socv_accuracy_mode           low
setOptMode -opt_drv_fix_max_cap               true
setOptMode -opt_fix_fanout_load               false
setOptMode -opt_drv_fix_max_tran              true
setPlaceMode -place_design_floorplan_mode     false
setAnalysisMode -checkType                    setup
setAnalysisMode -clkSrcPath                   true
setAnalysisMode -clockPropagation             forcedIdeal
setAnalysisMode -virtualIPO                   false

*** place_opt_design #1 [begin] () : totSession cpu/real = 0:02:42.6/1:00:30.5 (0.0), mem = 3891.4M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
-earlyGlobalBlockTracks {}                # string, default="", private
-earlyGlobalCapacityScreen {}             # string, default="", private
There is no track adjustment
Starting place_opt_design V2 flow
*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:42.7/1:00:30.6 (0.0), mem = 3891.4M
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:42.7/1:00:30.6 (0.0), mem = 3891.4M
Enable CTE adjustment.
Enable Layer aware incrSKP.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2931.0M, totSessionCpu=0:02:43 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:42.7/1:00:30.6 (0.0), mem = 3891.4M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Info: Using SynthesisEngine executable '/opt/DDIEXPORT23/INNOVUS231/bin/innovus_'.
      SynthesisEngine workers will not check out additional licenses.
Warning: cannot find min major genus version for innovus version; min major for 23.1 will be used instead.
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:01, real = 0:00:10, mem = 2940.8M, totSessionCpu=0:02:44 **
#optDebug: { P: 90 W: 4201 FE: standard PE: none LDR: 1}
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
[NR-eGR] Started Early Global Route ( Curr Mem: 3.81 MB )
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.81 MB )
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 5566 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 5566
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 18983 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 18983
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 18983 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.168518e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         8( 0.04%)   ( 0.04%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         8( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 3035um, number of vias: 1734
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   51230 
[NR-eGR]  Metal2   (2V)        109753   71737 
[NR-eGR]  Metal3   (3H)        128903   10181 
[NR-eGR]  Metal4   (4V)         93863    4310 
[NR-eGR]  Metal5   (5H)         55171    1442 
[NR-eGR]  Metal6   (6V)         37878      96 
[NR-eGR]  Metal7   (7H)          2496      23 
[NR-eGR]  Metal8   (8V)           968       0 
[NR-eGR]  Metal9   (9H)             0       0 
[NR-eGR]  Metal10  (10V)            0       0 
[NR-eGR]  Metal11  (11H)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       429034  139019 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 369869um
[NR-eGR] Total length: 429034um, number of vias: 139019
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.53 sec, Real: 0.53 sec, Curr Mem: 3.80 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.53 sec, Real: 0.53 sec, Curr Mem: 3.78 MB )
Extraction called for design 'mytop' of instances=12036 and nets=19941 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design mytop.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 4006.934M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mytop
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3052.05)
Total number of fetched objects 18985
End delay calculation. (MEM=3075.09 CPU=0:00:01.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3075.09 CPU=0:00:01.9 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.9 real=0:00:03.0 totSessionCpu=0:02:48 mem=3992.4M)

OptSummary:

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -15.689 |
|           TNS (ns):|-238.748 |
|    Violating Paths:|   183   |
|          All Paths:|   633   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |   2092 (14192)   |   -4.554   |   2092 (14192)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.922%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:14, mem = 3054.1M, totSessionCpu=0:02:48 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:05.8/0:00:14.8 (0.4), totSession cpu/real = 0:02:48.5/1:00:45.4 (0.0), mem = 4008.4M
** INFO : this run is activating medium effort placeOptDesign flow
*** ExcludedClockNetOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:48.7/1:00:45.5 (0.0), mem = 4008.4M
*** Starting optimizing excluded clock nets MEM= 4008.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4008.4M) ***
*** ExcludedClockNetOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:48.7/1:00:45.5 (0.0), mem = 4008.4M
The useful skew maximum allowed delay is: 0.3
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:49.2/1:00:46.1 (0.0), mem = 4008.4M
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 10 candidate Buffer cells
*info: There are 12 candidate Inverter cells

	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:02:50.1/1:00:47.0 (0.0), mem = 4067.3M
Running new flow changes for HFN
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:50.3/1:00:47.1 (0.0), mem = 4067.3M
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   69.92%|        -| -15.689|-238.747|   0:00:00.0| 4067.3M|
|   69.97%|       15| -15.689|-238.747|   0:00:00.0| 4085.3M|
+---------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=4085.3M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.9 (1.0), totSession cpu/real = 0:02:51.1/1:00:48.0 (0.0), mem = 4085.3M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:51.5/1:00:48.3 (0.0), mem = 4085.3M
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  2806| 16308|    -4.61|     0|     0|     0.00|     0|     0|     0|     0|   -15.69|  -238.75|       0|       0|       0| 69.97%|          |         |
|     6|    25|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|     0.90|     0.00|    1305|    1153|     537| 77.36%| 0:00:07.0|  4086.3M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.90|     0.00|       2|       0|       4| 77.37%| 0:00:00.0|  4086.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:07.0 real=0:00:07.0 mem=4086.3M) ***

*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:07.8/0:00:07.9 (1.0), totSession cpu/real = 0:02:59.3/1:00:56.2 (0.0), mem = 4086.3M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:17, real = 0:00:25, mem = 3081.2M, totSessionCpu=0:02:59 **

Active setup views:
 worst_case
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:59.5/1:00:56.4 (0.0), mem = 4086.3M
*info: 1 clock net excluded
*info: 1 ideal net excluded from IPO operation.
*info: 954 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+----------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|            End Point             |
+--------+--------+---------+------------+--------+----------+---------+----------------------------------+
|   0.000|   0.000|   77.37%|   0:00:00.0| 4086.3M|worst_case|       NA| NA                               |
+--------+--------+---------+------------+--------+----------+---------+----------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4086.3M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4086.3M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:03:00.3/1:00:57.2 (0.0), mem = 4086.3M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:00.6/1:00:57.5 (0.0), mem = 4086.3M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 77.37
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   77.37%|        -|   0.000|   0.000|   0:00:00.0| 4086.3M|
|   77.37%|        0|   0.000|   0.000|   0:00:00.0| 4086.3M|
|   77.37%|        0|   0.000|   0.000|   0:00:00.0| 4086.3M|
|   77.31%|       26|   0.000|   0.000|   0:00:02.0| 4086.3M|
|   76.84%|      588|   0.000|   0.000|   0:00:02.0| 4086.3M|
|   76.83%|       13|   0.000|   0.000|   0:00:00.0| 4086.3M|
|   76.83%|        1|   0.000|   0.000|   0:00:00.0| 4086.3M|
|   76.83%|        0|   0.000|   0.000|   0:00:00.0| 4086.3M|
|   76.83%|        0|   0.000|   0.000|   0:00:00.0| 4086.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 76.83
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:04.8) (real = 0:00:04.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:04.8/0:00:04.8 (1.0), totSession cpu/real = 0:03:05.4/1:01:02.3 (0.1), mem = 4086.3M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:04, mem=4086.30M, totSessionCpu=0:03:05).
*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:05.5/1:01:02.5 (0.1), mem = 4086.3M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
Active views:
  worst_case
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.87 MB )
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 5566 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 5566
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 21432 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 21432
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 21432 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.165970e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        15( 0.07%)         1( 0.00%)   ( 0.07%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        15( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.25 sec, Real: 0.26 sec, Curr Mem: 3.89 MB )
Early Global Route congestion estimation runtime: 0.26 seconds, mem = 4086.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   incrNP_iter_start
[spp] 0
*** Finished SKP initialization (cpu=0:00:01.0, real=0:00:01.0)***
SKP will use view:
  worst_case
Iteration  6: Total net bbox = 3.630e+05 (1.52e+05 2.11e+05)
              Est.  stn bbox = 4.149e+05 (1.75e+05 2.40e+05)
              cpu = 0:00:02.2 real = 0:00:03.0 mem = 4185.6M
Iteration  7: Total net bbox = 3.669e+05 (1.55e+05 2.11e+05)
              Est.  stn bbox = 4.180e+05 (1.78e+05 2.40e+05)
              cpu = 0:00:03.5 real = 0:00:03.0 mem = 4169.6M
Iteration  8: Total net bbox = 3.628e+05 (1.54e+05 2.09e+05)
              Est.  stn bbox = 4.137e+05 (1.76e+05 2.37e+05)
              cpu = 0:00:03.6 real = 0:00:04.0 mem = 4169.6M
Iteration  9: Total net bbox = 3.701e+05 (1.58e+05 2.12e+05)
              Est.  stn bbox = 4.207e+05 (1.81e+05 2.40e+05)
              cpu = 0:00:09.5 real = 0:00:09.0 mem = 4169.6M
Iteration 10: Total net bbox = 3.613e+05 (1.49e+05 2.13e+05)
              Est.  stn bbox = 4.096e+05 (1.69e+05 2.41e+05)
              cpu = 0:00:03.1 real = 0:00:03.0 mem = 4185.6M
Move report: Timing Driven Placement moves 14485 insts, mean move: 13.17 um, max move: 184.33 um 
	Max move on inst (g7401): (44.80, 170.62) --> (68.22, 9.71)

Finished Incremental Placement (cpu=0:00:23.7, real=0:00:24.0, mem=4169.6M)
Begin: Reorder Scan Chains
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
End: Reorder Scan Chains
*** Starting refinePlace (0:03:30 mem=4169.6M) ***
Total net bbox length = 3.690e+05 (1.542e+05 2.148e+05) (ext = 1.105e+04)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 14485 insts, mean move: 0.76 um, max move: 30.67 um 
	Max move on inst (instanceL1/FE_OFC1601_WALLACE_CSA_DUMMY_OP791_groupi_n_108): (187.54, 127.87) --> (218.20, 127.87)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 4137.6MB
Summary Report:
Instances move: 14485 (out of 14485 movable)
Instances flipped: 0
Mean displacement: 0.76 um
Max displacement: 30.67 um (Instance: instanceL1/FE_OFC1601_WALLACE_CSA_DUMMY_OP791_groupi_n_108) (187.537, 127.865) -> (218.2, 127.87)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 3.691e+05 (1.539e+05 2.152e+05) (ext = 1.108e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 4137.6MB
*** Finished refinePlace (0:03:31 mem=4137.6M) ***
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 5566
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 21432 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 21432
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 21432 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.041688e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         8( 0.04%)   ( 0.04%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         8( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 3.96 MB )
Early Global Route congestion estimation runtime: 0.26 seconds, mem = 4137.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 2596um, number of vias: 1652
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   56128 
[NR-eGR]  Metal2   (2V)        105128   75874 
[NR-eGR]  Metal3   (3H)        123778   11425 
[NR-eGR]  Metal4   (4V)         94606    4858 
[NR-eGR]  Metal5   (5H)         51047    1742 
[NR-eGR]  Metal6   (6V)         40810      94 
[NR-eGR]  Metal7   (7H)          1634      25 
[NR-eGR]  Metal8   (8V)           656       0 
[NR-eGR]  Metal9   (9H)             0       0 
[NR-eGR]  Metal10  (10V)            0       0 
[NR-eGR]  Metal11  (11H)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       417659  150146 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 369072um
[NR-eGR] Total length: 417659um, number of vias: 150146
[NR-eGR] --------------------------------------------------------------------------
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Early Global Route wiring runtime: 0.30 seconds, mem = 4136.1M
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:25.7, real=0:00:25.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4136.1M)
Extraction called for design 'mytop' of instances=14485 and nets=22390 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design mytop.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 4136.082M)
**optDesign ... cpu = 0:00:49, real = 0:00:57, mem = 3086.3M, totSessionCpu=0:03:31 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mytop
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3125.61)
Total number of fetched objects 21434
End delay calculation. (MEM=3131.13 CPU=0:00:01.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3131.13 CPU=0:00:02.0 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:03.0 totSessionCpu=0:03:34 mem=4111.6M)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:28.7/0:00:29.0 (1.0), totSession cpu/real = 0:03:34.3/1:01:31.5 (0.1), mem = 4119.6M
Begin: GigaOpt DRV Optimization
*** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:34.6/1:01:31.8 (0.1), mem = 4135.6M
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   338|  1412|    -1.39|     0|     0|     0.00|     0|     0|     0|     0|    -0.37|    -1.05|       0|       0|       0| 76.83%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.45|     0.00|     174|      10|     180| 77.48%| 0:00:01.0|  4172.7M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.45|     0.00|       0|       0|       0| 77.48%| 0:00:00.0|  4172.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:01.6 real=0:00:01.0 mem=4172.7M) ***

*** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:02.4/0:00:02.4 (1.0), totSession cpu/real = 0:03:37.0/1:01:34.2 (0.1), mem = 4172.7M
End: GigaOpt DRV Optimization

OptSummary:

------------------------------------------------------------------
     Summary (cpu=0.04min real=0.03min mem=4172.7M)
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.454  |  0.454  |  5.426  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.483%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:54, real = 0:01:03, mem = 3126.2M, totSessionCpu=0:03:37 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:38.0/1:01:35.3 (0.1), mem = 4172.7M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 77.48
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   77.48%|        -|   0.000|   0.000|   0:00:00.0| 4172.7M|
|   76.54%|      759|   0.000|   0.000|   0:00:10.0| 4191.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 76.54
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:09.5) (real = 0:00:10.0) **
*** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:09.5/0:00:09.6 (1.0), totSession cpu/real = 0:03:47.5/1:01:44.8 (0.1), mem = 4191.8M
End: Area Reclaim Optimization (cpu=0:00:10, real=0:00:10, mem=4191.76M, totSessionCpu=0:03:48).
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:47.8/1:01:45.1 (0.1), mem = 4191.8M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 76.54
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   76.54%|        -|   0.000|   0.000|   0:00:00.0| 4191.8M|
|   76.54%|        0|   0.000|   0.000|   0:00:00.0| 4191.8M|
|   76.42%|       53|   0.000|   0.000|   0:00:02.0| 4191.8M|
|   76.22%|      210|   0.000|   0.000|   0:00:01.0| 4191.8M|
|   76.22%|        8|   0.000|   0.000|   0:00:00.0| 4191.8M|
|   76.22%|        0|   0.000|   0.000|   0:00:00.0| 4191.8M|
|   76.22%|        0|   0.000|   0.000|   0:00:00.0| 4191.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 76.22
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:03.2) (real = 0:00:03.0) **
*** Finished re-routing un-routed nets (4207.8M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=4207.8M) ***
*** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:03.4/0:00:03.4 (1.0), totSession cpu/real = 0:03:51.2/1:01:48.5 (0.1), mem = 4207.8M
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:04, mem=4199.76M, totSessionCpu=0:03:51).
-opt_exp_set_preroute_early_power_reclaim_recovery_split_flow false
                                           # bool, default=false, private
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:51.4/1:01:48.7 (0.1), mem = 4199.8M
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     7|    35|    -0.03|     0|     0|     0.00|     0|     0|     0|     0|     0.27|     0.00|       0|       0|       0| 76.22%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.27|     0.00|       6|       0|       3| 76.23%| 0:00:00.0|  4199.8M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.27|     0.00|       0|       0|       0| 76.23%| 0:00:00.0|  4199.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=4199.8M) ***

*** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:03:52.1/1:01:49.4 (0.1), mem = 4199.8M
End: GigaOpt postEco DRV Optimization
**WARN: (IMPOPT-7329):	Skipping refinePlace due to user configuration.
Register exp ratio and priority group on 0 nets on 21191 nets : 

Active setup views:
 worst_case
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'mytop' of instances=14242 and nets=22153 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design mytop.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Grid density data update skipped
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 4182.238M)
Skewing Data Summary (End_of_FINAL)

Skew summary for view worst_case:
* Accumulated skew : count = 0

Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mytop
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3128.37)
Total number of fetched objects 21191
End delay calculation. (MEM=3135.62 CPU=0:00:01.7 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3135.62 CPU=0:00:02.0 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.6 real=0:00:03.0 totSessionCpu=0:03:55 mem=4149.8M)
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:13, real = 0:01:22, mem = 3120.4M, totSessionCpu=0:03:56 **

OptSummary:

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.269  |  0.269  |  5.534  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.234%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Begin: Collecting metrics
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |  -15.689 |           |     -239 |       69.92 |            |              | 0:00:03  |        4008 | 2092 |   0 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        4067 |      |     |
| drv_fixing              |     0.000 |  -15.689 |         0 |     -239 |       69.97 |            |              | 0:00:01  |        4085 |      |     |
| drv_fixing_2            |     0.000 |    0.902 |         0 |        0 |       77.37 |            |              | 0:00:08  |        4086 |    0 |   0 |
| global_opt              |           |    0.902 |           |        0 |       77.37 |            |              | 0:00:01  |        4086 |      |     |
| area_reclaiming         |     0.000 |    0.816 |         0 |        0 |       76.83 |            |              | 0:00:05  |        4086 |      |     |
| incremental_replacement |    -0.369 |   -0.369 |           |       -1 |             |       0.00 |         0.00 | 0:00:29  |        4120 |      |     |
| drv_fixing_3            |     0.454 |    0.454 |         0 |        0 |       77.48 |            |              | 0:00:03  |        4173 |    0 |   0 |
| area_reclaiming_2       |     0.309 |    0.309 |         0 |        0 |       76.54 |            |              | 0:00:10  |        4192 |      |     |
| area_reclaiming_3       |     0.272 |    0.272 |         0 |        0 |       76.22 |            |              | 0:00:04  |        4200 |      |     |
| drv_eco_fixing          |     0.272 |    0.272 |         0 |        0 |       76.23 |            |              | 0:00:01  |        4200 |    0 |   0 |
| final_summary           |     0.269 |    0.269 |           |        0 |       76.23 |            |              | 0:00:01  |        4166 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:01:14, real = 0:01:23, mem = 3121.2M, totSessionCpu=0:03:56 **
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_prects
Info: final physical memory for 2 CRR processes is 851.04MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Disable CTE adjustment.
Disable Layer aware incrSKP.
**place_opt_design ... cpu = 0:01:14, real = 0:01:28, mem = 4165.8M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-7329          1  Skipping refinePlace due to user configu...
*** Message Summary: 5 warning(s), 0 error(s)

*** place_opt_design #1 [finish] () : cpu/real = 0:01:14.1/0:01:28.7 (0.8), totSession cpu/real = 0:03:56.7/1:01:59.2 (0.1), mem = 4165.8M
<CMD> zoomBox -12.50350 113.32750 250.04800 261.15700
<CMD> zoomBox 47.46050 144.88000 163.95650 210.47300
<CMD> zoomBox -53.90650 91.54150 309.48950 296.15150
<CMD> zoomBox -147.65100 42.21400 444.07900 375.38750
<CMD> fit
**ERROR: (IMPTCM-48):	"-engine" is not a legal option for command "setCTSMode". Either the current option or an option prior to it is not specified correctly.

<CMD> set_ccopt_property use_inverters auto
**WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
<CMD> create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): nn_constraints
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 581 sinks and 0 clock gates.
Extracting original clock gating for clk done.
The skew group clk/nn_constraints was created. It contains 581 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> ccopt_design
#% Begin ccopt_design (date=09/22 09:07:07, mem=2986.9M)
Turning off fast DC mode.
**ERROR: (IMPCCOPT-2440):	The input db is PODv2. Please try clock_opt_design.
#% End ccopt_design (date=09/22 09:07:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=2986.9M, current mem=2986.9M)

<CMD> clock_opt_design
*** clock_opt_design #1 [begin] () : totSession cpu/real = 0:17:17.8/14:55:16.2 (0.0), mem = 4156.2M
**INFO: User's settings:
setOptMode -opt_view_pruning_hold_views_active_list            { best_case }
setOptMode -opt_view_pruning_setup_views_active_list           { worst_case }
setOptMode -opt_view_pruning_setup_views_persistent_list       { worst_case}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { worst_case}
setOptMode -opt_drv_margin                                     0
setOptMode -opt_drv_fix_max_cap                                true
setOptMode -opt_drv                                            true
setOptMode -opt_fix_fanout_load                                false
setOptMode -opt_drv_fix_max_tran                               true
setOptMode -opt_resize_flip_flops                              true
setOptMode -opt_setup_target_slack                             0

Hard fence disabled
*** Starting refinePlace (0:17:18 mem=4156.2M) ***
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer

Starting Small incrNP...
Density distribution unevenness ratio = 8.934%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=4156.2M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 2899 insts, mean move: 1.52 um, max move: 14.28 um 
	Max move on inst (instanceL1/FE_OFC2546_level_8_sums_10__1): (186.80, 209.95) --> (187.40, 223.63)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 4140.2MB
Summary Report:
Instances move: 2899 (out of 14242 movable)
Instances flipped: 0
Mean displacement: 1.52 um
Max displacement: 14.28 um (Instance: instanceL1/FE_OFC2546_level_8_sums_10__1) (186.8, 209.95) -> (187.4, 223.63)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Physical-only instances move: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 4140.2MB
*** Finished refinePlace (0:17:19 mem=4140.2M) ***
ccopt_args: 
Runtime...
(clock_opt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
Updating ideal nets and annotations...
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
Updating ideal nets and annotations done. (took cpu=0:00:00.5 real=0:00:00.5)
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=4140.2M, init mem=4140.2M)
*info: Placed = 14242         
*info: Unplaced = 0           
Placement Density:76.23%(48558/63697)
Placement Density (including fixed std cells):76.23%(48558/63697)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=4140.2M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
Innovus will update I/O latencies
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
No differences between SDC and CTS ideal net status found.
No differences between SDC and CTS transition time annotations found.
No differences between SDC and CTS delay annotations found.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Found 1 ideal nets, 1 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.5 real=0:00:00.5)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.5 real=0:00:00.5)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:17:19.8/14:55:18.3 (0.0), mem = 4140.2M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 581 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 581 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 5566 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 5566
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 21189 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 21189
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 21189 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.038849e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        14( 0.06%)   ( 0.06%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        14( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 2595um, number of vias: 1639
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   55642 
[NR-eGR]  Metal2   (2V)        104054   75028 
[NR-eGR]  Metal3   (3H)        122698   11528 
[NR-eGR]  Metal4   (4V)         95229    4817 
[NR-eGR]  Metal5   (5H)         51848    1731 
[NR-eGR]  Metal6   (6V)         40730     103 
[NR-eGR]  Metal7   (7H)          1596      27 
[NR-eGR]  Metal8   (8V)          1141       0 
[NR-eGR]  Metal9   (9H)             0       0 
[NR-eGR]  Metal10  (10V)            0       0 
[NR-eGR]  Metal11  (11H)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       417297  148876 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 370221um
[NR-eGR] Total length: 417297um, number of vias: 148876
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.47 sec, Real: 0.47 sec, Curr Mem: 3.75 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.48 sec, Real: 0.48 sec, Curr Mem: 3.74 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.5 real=0:00:00.5)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[PSP]    Load db... (mem=3.7M)
[PSP]    Read data from FE... (mem=3.7M)
[PSP]    Done Read data from FE (cpu=0.009s, mem=3.7M)

[PSP]    Done Load db (cpu=0.009s, mem=3.7M)

[PSP]    Constructing placeable region... (mem=3.7M)
[PSP]    Compute region effective width... (mem=3.7M)
[PSP]    Done Compute region effective width (cpu=0.000s, mem=3.7M)

[PSP]    Done Constructing placeable region (cpu=0.002s, mem=3.7M)

Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    route_type is set for at least one object
  No private non-default CCOpt properties
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Route type trimming info:
  No route type modifications were made.
Library trimming buffers in power domain auto-default and half-corner max_delay_corner:setup.late removed 2 of 6 cells
Original list had 6 cells:
CLKBUFX4 BUFX4 CLKBUFX3 BUFX3 CLKBUFX2 BUFX2 
New trimmed list has 4 cells:
CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2 
Library trimming inverters in power domain auto-default and half-corner max_delay_corner:setup.late removed 3 of 7 cells
Original list had 7 cells:
INVX3 CLKINVX3 INVX2 CLKINVX2 INVX1 CLKINVX1 INVXL 
New trimmed list has 4 cells:
INVX3 INVX2 INVX1 INVXL 
**WARN: (IMPCCOPT-2431):	Found 582 pin(s) with annotated transitions for the delay corner 'max_delay_corner' that are connected to non-ideal or non-dont_touch nets. These pins will be excluded from transition time design rule violation checking in this delay corner.
Type 'man IMPCCOPT-2431' for more detail.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2
  Inverters:   INVX3 INVX2 INVX1 INVXL
  Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2
  Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2
  Unblocked area available for placement of any clock cells in power_domain auto-default: 63697.158um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner max_delay_corner:setup, late and power domain auto-default:
  Slew time target (leaf):    0.088ns
  Slew time target (trunk):   0.088ns
  Slew time target (top):     0.088ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.096ns
  Buffer max distance: 65.200um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=65.200um, saturatedSlew=0.079ns, speed=482.963um per ns, cellArea=36.718um^2 per 1000um}
  Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=42.438um, saturatedSlew=0.077ns, speed=568.874um per ns, cellArea=32.235um^2 per 1000um}
  Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=222.472um, saturatedSlew=0.082ns, speed=646.909um per ns, cellArea=67.640um^2 per 1000um}
  Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=max_delay_corner:setup.late, optimalDrivingDistance=222.472um, saturatedSlew=0.082ns, speed=647.285um per ns, cellArea=61.491um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/nn_constraints:
 Created from constraint modes: {[]}
  Sources:                     pin clk
  Total number of sinks:       581
  Delay constrained sinks:     581
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner max_delay_corner:setup.late:
  Skew target:                 0.096ns
Primary reporting skew groups are:
skew_group clk/nn_constraints with 581 clock sinks


Constraint summary
==================

Transition constraints are active in the following delay corners:

max_delay_corner:setup.late

Cap constraints are active in the following delay corners:

max_delay_corner:setup.late

Transition constraint summary:

--------------------------------------------------------------------------------------------------
Delay corner                             Target (ns)    Num pins    Target source    Clock tree(s)
--------------------------------------------------------------------------------------------------
max_delay_corner:setup.late (primary)         -            -              -                -
                  -                         0.088         583       auto computed    all
--------------------------------------------------------------------------------------------------

Capacitance constraint summary:

-------------------------------------------------------------------------------------------------------------
Delay corner                             Limit (pF)    Num nets    Target source                Clock tree(s)
-------------------------------------------------------------------------------------------------------------
max_delay_corner:setup.late (primary)        -            -                    -                      -
                  -                        0.250          1        library_or_sdc_constraint    all
-------------------------------------------------------------------------------------------------------------


Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
  misc counts      : r=1, pp=0, mci=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   InitialState
**WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
Type 'man IMPCCOPT-2314' for more detail.

Ideal and dont_touch net fanout counts:

-----------------------------------------------------------
Min fanout    Max fanout    Number of ideal/dont_touch nets
-----------------------------------------------------------
      1            10                      0
     11           100                      0
    101          1000                      1
   1001         10000                      0
  10001           +                        0
-----------------------------------------------------------

Top ideal and dont_touch nets by fanout:

---------------------
Net name    Fanout ()
---------------------
clk            581
---------------------


No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:00.7 real=0:00:00.7)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
Adding driver cells for primary IOs done.
Adding driver cells for primary IOs...
Adding driver cells for primary IOs done.

----------------------------------------------------------------------------------------------
CCOpt reported the following when adding drivers below input ports and above output ports     
----------------------------------------------------------------------------------------------
  (empty table)
----------------------------------------------------------------------------------------------


Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.4 real=0:00:01.4)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before merging
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before clustering
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Preplacing multi-input logics...
    Preplacing multi-input logics done. (took cpu=0:00:00.0 real=0:00:00.0)
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree clk...
      Clustering clock_tree clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   after bottom-up phase
    Bottom-up phase done. (took cpu=0:00:00.1 real=0:00:00.1)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:17:22 mem=4152.3M) ***
Total net bbox length = 3.702e+05 (1.545e+05 2.158e+05) (ext = 1.127e+04)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 4144.3MB
Summary Report:
Instances move: 0 (out of 14242 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 3.702e+05 (1.545e+05 2.158e+05) (ext = 1.127e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 4144.3MB
*** Finished refinePlace (0:17:22 mem=4144.3M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 581).
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.4 real=0:00:00.4)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree timing engine global stage delay update for max_delay_corner:setup.late...
    Clock tree timing engine global stage delay update for max_delay_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock tree legalization - There are no Movements:
    =================================================
    
    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location    
    ---------------------------------------------
      (empty table)
    ---------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.5 real=0:00:00.5)
    Clock tree timing engine global stage delay update for max_delay_corner:setup.late...
    Clock tree timing engine global stage delay update for max_delay_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Clustering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Clustering':
      Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
    Primary reporting skew groups after 'Clustering':
      skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Clustering':
      skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:00.7 real=0:00:00.7)
  Looking for fanout violations...
  Looking for fanout violations done.
  Removing clustering added virtual delays...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Removing clustering added virtual delays done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:         1 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 22152 (unrouted=964, trialRouted=21188, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=964, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 1 nets for routing of which 0 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Early global route reroute 1 out of 21189 routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 5066 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 5066
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 21189 nets ( ignored 21188 )
[NR-eGR] Connected 0 must-join pins/ports (pre-process)
[NR-eGR] #via pillars        : 0
[NR-eGR] #must join all port : 0
[NR-eGR] #multiple ports     : 0
[NR-eGR] #has must join      : 0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 1
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.640240e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 2698um, number of vias: 1424
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0   581 
[NR-eGR]  Metal2   (2V)          1096   786 
[NR-eGR]  Metal3   (3H)          1200    51 
[NR-eGR]  Metal4   (4V)           317     6 
[NR-eGR]  Metal5   (5H)            85     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         2698  1424 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 496um
[NR-eGR] Total length: 2698um, number of vias: 1424
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 2698um, number of vias: 1424
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   55642 
[NR-eGR]  Metal2   (2V)        103910   74770 
[NR-eGR]  Metal3   (3H)        122611   11565 
[NR-eGR]  Metal4   (4V)         95478    4823 
[NR-eGR]  Metal5   (5H)         51934    1731 
[NR-eGR]  Metal6   (6V)         40730     103 
[NR-eGR]  Metal7   (7H)          1596      27 
[NR-eGR]  Metal8   (8V)          1141       0 
[NR-eGR]  Metal9   (9H)             0       0 
[NR-eGR]  Metal10  (10V)            0       0 
[NR-eGR]  Metal11  (11H)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       417400  148661 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 370221um
[NR-eGR] Total length: 417400um, number of vias: 148661
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 3.76 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 3.75 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
    Routing using eGR only done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 22152 (unrouted=964, trialRouted=21188, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=964, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / clock_opt_design #1) : totSession cpu/real = 0:17:22.4/14:55:20.9 (0.0), mem = 4152.3M
Info: Enable timing driven in postCTS congRepair.

*** Start incrementalPlace ***
Effort level <high> specified for tdgp_reg2reg_default path_group
No Views given, use default active views for adaptive view pruning
Active views:
  worst_case
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.77 MB )
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 5566 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 5566
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 1
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 1275
[NR-eGR] Read 21189 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 21188
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 21188 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.014208e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        10( 0.04%)   ( 0.04%) 
[NR-eGR]  Metal3 ( 3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        11( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 3.79 MB )
Early Global Route congestion estimation runtime: 0.26 seconds, mem = 4152.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   incrNP_iter_start
[spp] 0
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mytop
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Extraction called for design 'mytop' of instances=14242 and nets=22153 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design mytop.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
Using capacitance table file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 4166.293M)
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3073.96)
Total number of fetched objects 21191
End delay calculation. (MEM=3080.71 CPU=0:00:01.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3080.71 CPU=0:00:02.0 REAL=0:00:02.0)
*** Finished SKP initialization (cpu=0:00:03.4, real=0:00:03.0)***
SKP will use view:
  worst_case
Iteration  7: Total net bbox = 3.680e+05 (1.57e+05 2.11e+05)
              Est.  stn bbox = 4.178e+05 (1.79e+05 2.39e+05)
              cpu = 0:00:02.1 real = 0:00:03.0 mem = 4201.8M
Iteration  8: Total net bbox = 3.628e+05 (1.54e+05 2.08e+05)
              Est.  stn bbox = 4.120e+05 (1.77e+05 2.35e+05)
              cpu = 0:00:03.5 real = 0:00:03.0 mem = 4185.8M
Iteration  9: Total net bbox = 3.633e+05 (1.56e+05 2.07e+05)
              Est.  stn bbox = 4.116e+05 (1.79e+05 2.33e+05)
              cpu = 0:00:06.7 real = 0:00:07.0 mem = 4185.8M
Iteration 10: Total net bbox = 3.552e+05 (1.48e+05 2.08e+05)
              Est.  stn bbox = 4.012e+05 (1.68e+05 2.34e+05)
              cpu = 0:00:02.9 real = 0:00:03.0 mem = 4201.8M
Move report: Timing Driven Placement moves 14242 insts, mean move: 5.00 um, max move: 126.91 um 
	Max move on inst (FE_OFC2783_n): (50.20, 146.68) --> (52.29, 21.86)

Finished Incremental Placement (cpu=0:00:19.6, real=0:00:20.0, mem=4185.8M)
*** Starting refinePlace (0:17:43 mem=4185.8M) ***
Total net bbox length = 3.629e+05 (1.532e+05 2.097e+05) (ext = 1.129e+04)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 14242 insts, mean move: 0.71 um, max move: 26.61 um 
	Max move on inst (instanceL1/FE_OFC1536_level_6_sums_16__3__4): (200.21, 45.81) --> (226.80, 45.79)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 4153.8MB
Summary Report:
Instances move: 14242 (out of 14242 movable)
Instances flipped: 0
Mean displacement: 0.71 um
Max displacement: 26.61 um (Instance: instanceL1/FE_OFC1536_level_6_sums_16__3__4) (200.215, 45.8105) -> (226.8, 45.79)
	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: BUFX3
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 3.630e+05 (1.531e+05 2.099e+05) (ext = 1.130e+04)
Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 4153.8MB
*** Finished refinePlace (0:17:43 mem=4153.8M) ***
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 5566
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 1
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 1275
[NR-eGR] Read 21189 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 21188
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 21188 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.940507e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         9( 0.04%)   ( 0.04%) 
[NR-eGR]  Metal3 ( 3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        10( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.25 sec, Real: 0.26 sec, Curr Mem: 3.87 MB )
Early Global Route congestion estimation runtime: 0.27 seconds, mem = 4153.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   55642 
[NR-eGR]  Metal2   (2V)        101587   74290 
[NR-eGR]  Metal3   (3H)        121436   11624 
[NR-eGR]  Metal4   (4V)         92760    4950 
[NR-eGR]  Metal5   (5H)         51218    1865 
[NR-eGR]  Metal6   (6V)         39592     132 
[NR-eGR]  Metal7   (7H)          1724      38 
[NR-eGR]  Metal8   (8V)          1636       0 
[NR-eGR]  Metal9   (9H)             0       0 
[NR-eGR]  Metal10  (10V)            0       0 
[NR-eGR]  Metal11  (11H)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       409952  148541 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 362980um
[NR-eGR] Total length: 409952um, number of vias: 148541
[NR-eGR] --------------------------------------------------------------------------
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Early Global Route wiring runtime: 0.29 seconds, mem = 4160.3M

*** Finished incrementalPlace (cpu=0:00:21.6, real=0:00:22.0)***
*** IncrReplace #1 [finish] (CTS #1 / clock_opt_design #1) : cpu/real = 0:00:21.6/0:00:21.7 (1.0), totSession cpu/real = 0:17:44.0/14:55:42.6 (0.0), mem = 4160.3M
    Congestion Repair done. (took cpu=0:00:21.6 real=0:00:21.7)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:22.0 real=0:00:22.1)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'mytop' of instances=14242 and nets=22153 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design mytop.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 4160.293M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for max_delay_corner:setup.late...
  Clock tree timing engine global stage delay update for max_delay_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
    misc counts      : r=1, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after clustering cong repair call:
    Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Skew group summary after clustering cong repair call:
    skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  CongRepair After Initial Clustering done. (took cpu=0:00:22.1 real=0:00:22.2)
  Stage::Clustering done. (took cpu=0:00:22.9 real=0:00:23.0)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
      Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing unnecessary root buffering':
      Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing unconstrained drivers':
      Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing insertion delay 1':
      Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing longest path buffering':
      Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing delay of long paths...
    Clock DAG stats after 'Reducing delay of long paths':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing delay of long paths':
      Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
    Clock DAG primary half-corner transition distribution after 'Reducing delay of long paths':
      Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
    Primary reporting skew groups after 'Reducing delay of long paths':
      skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing delay of long paths':
      skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing delay of long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Construction done. (took cpu=0:00:22.9 real=0:00:23.0)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving clock tree routing':
      Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates: 
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 1':
      Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 2':
      Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing...
  Improving subtree skew...
    Clock DAG stats after 'Improving subtree skew':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving subtree skew':
      Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
    Clock DAG primary half-corner transition distribution after 'Improving subtree skew':
      Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
    Primary reporting skew groups after 'Improving subtree skew':
      skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving subtree skew':
      skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving subtree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Offloading subtrees by buffering...
    Clock DAG stats after 'Offloading subtrees by buffering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Offloading subtrees by buffering':
      Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
    Clock DAG primary half-corner transition distribution after 'Offloading subtrees by buffering':
      Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
    Primary reporting skew groups after 'Offloading subtrees by buffering':
      skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Offloading subtrees by buffering':
      skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Offloading subtrees by buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  AdjustingMinPinPIDs for balancing...
    Approximately balancing fragments step...
      Resolve constraints - Approximately balancing fragments...
      Resolving skew group constraints...
        Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 11 variables and 23 constraints; tolerance 1
      Resolving skew group constraints done.
      Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
      Estimate delay to be added in balancing - Approximately balancing fragments...
      Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
      Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments...
        Moving gates to improve sub-tree skew...
          Tried: 2 Succeeded: 0
          Topology Tried: 0 Succeeded: 0
          0 Succeeded with SS ratio
          0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
          Total reducing skew: 0 Average reducing skew for 0 nets : 0
          Clock DAG stats after 'Moving gates to improve sub-tree skew':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
            misc counts      : r=1, pp=0, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'Moving gates to improve sub-tree skew':
            Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
          Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
            Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
        Approximately balancing fragments bottom up...
          Clock DAG stats after 'Approximately balancing fragments bottom up':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
            misc counts      : r=1, pp=0, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'Approximately balancing fragments bottom up':
            Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
          Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
            Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
        
        Virtual Delay Histogram:
        
        ---------
        Histogram
        ---------
        {}
        ---------
        
        Virtual delay statistics:
        
        --------------------------------------------------
        Mean     Min    Max     Std. Dev    Count    Total
        --------------------------------------------------
        0.000    inf    -inf     0.000      0.000    0.000
        --------------------------------------------------
        
        Biggest Virtual delays:
        
        ---------------------------------------
        Virtual    Clock Tree    Pin    Pre-CTS
        Delay                           net
        ---------------------------------------
          (empty table)
        ---------------------------------------
        
        Approximately balancing fragments, wire and cell delays...
        Approximately balancing fragments, wire and cell delays, iteration 1...
          Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
            misc counts      : r=1, pp=0, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
            Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
          Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
            Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
        Approximately balancing fragments, wire and cell delays, iteration 1 done.
        Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments done.
      Clock DAG stats after 'Approximately balancing fragments step':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
        misc counts      : r=1, pp=0, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'Approximately balancing fragments step':
        Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
      Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
        Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after Approximately balancing fragments:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after Approximately balancing fragments:
      Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
    Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
      Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
    Primary reporting skew groups after Approximately balancing fragments:
      skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
    Skew group summary after Approximately balancing fragments:
      skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
    Improving fragments clock skew...
      Clock DAG stats after 'Improving fragments clock skew':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
        misc counts      : r=1, pp=0, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'Improving fragments clock skew':
        Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
      Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
        Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
      Primary reporting skew groups after 'Improving fragments clock skew':
        skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
      Skew group summary after 'Improving fragments clock skew':
        skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  AdjustingMinPinPIDs for balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 11 variables and 23 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
          misc counts      : r=1, pp=0, mci=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
          Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing step':
      Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing paths':
      Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for max_delay_corner:setup.late...
  Clock tree timing engine global stage delay update for max_delay_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats before polishing:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
    misc counts      : r=1, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations before polishing:
    Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
  Clock DAG primary half-corner transition distribution before polishing:
    Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
  Primary reporting skew groups before polishing:
    skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
  Skew group summary before polishing:
    skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
  Merging balancing drivers for power...
    Tried: 2 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Merging balancing drivers for power':
      Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving clock skew':
      Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving clock skew':
      skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates: 
        ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
    Iteration 1 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance':
      Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=0.000pF fall=0.000pF).
    Resizing gates: 
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 3':
      Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving insertion delay':
      Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=1, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A1...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=1, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - branch...
        Move for wirelength. considered=1, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
        misc counts      : r=1, pp=0, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'Wire Reduction extra effort':
        Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Orientation Wirelength Optimization: Attempted = 0 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 0 , Illegal = 0 , Other = 0
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Wire Opt OverFix':
      Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.1 real=0:00:00.1)
  Total capacitance is (rise=0.000pF fall=0.000pF), of which (rise=0.000pF fall=0.000pF) is wire, and (rise=0.000pF fall=0.000pF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 0 clock instances.
  Performing clock and sink only refine place with checks partially disabled for sinks.
*** Starting refinePlace (0:17:45 mem=4160.3M) ***
Total net bbox length = 3.630e+05 (1.531e+05 2.099e+05) (ext = 1.130e+04)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 4144.3MB
Summary Report:
Instances move: 0 (out of 14242 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 3.630e+05 (1.531e+05 2.099e+05) (ext = 1.130e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 4144.3MB
*** Finished refinePlace (0:17:45 mem=4144.3M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 581).
  Restoring pStatusCts on 0 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.4 real=0:00:00.4)
  Stage::Updating netlist done. (took cpu=0:00:00.4 real=0:00:00.4)
  CCOpt::Phase::Implementation done. (took cpu=0:00:00.6 real=0:00:00.6)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 22152 (unrouted=964, trialRouted=21188, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=964, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 1 nets for routing of which 0 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Early global route reroute 1 out of 21189 routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 5066 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 5066
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 21189 nets ( ignored 21188 )
[NR-eGR] Connected 0 must-join pins/ports (pre-process)
[NR-eGR] #via pillars        : 0
[NR-eGR] #must join all port : 0
[NR-eGR] #multiple ports     : 0
[NR-eGR] #has must join      : 0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 1
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.582100e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 2642um, number of vias: 1430
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0   581 
[NR-eGR]  Metal2   (2V)          1061   797 
[NR-eGR]  Metal3   (3H)          1249    48 
[NR-eGR]  Metal4   (4V)           318     4 
[NR-eGR]  Metal5   (5H)            13     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         2642  1430 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 494um
[NR-eGR] Total length: 2642um, number of vias: 1430
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 2642um, number of vias: 1430
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   55642 
[NR-eGR]  Metal2   (2V)        101552   74301 
[NR-eGR]  Metal3   (3H)        121485   11621 
[NR-eGR]  Metal4   (4V)         92761    4948 
[NR-eGR]  Metal5   (5H)         51146    1865 
[NR-eGR]  Metal6   (6V)         39592     132 
[NR-eGR]  Metal7   (7H)          1724      38 
[NR-eGR]  Metal8   (8V)          1636       0 
[NR-eGR]  Metal9   (9H)             0       0 
[NR-eGR]  Metal10  (10V)            0       0 
[NR-eGR]  Metal11  (11H)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       409896  148547 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 362980um
[NR-eGR] Total length: 409896um, number of vias: 148547
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 3.77 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 3.77 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
      Routing using eGR only done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 22152 (unrouted=964, trialRouted=21188, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=964, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.3 real=0:00:00.3)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'mytop' of instances=14242 and nets=22153 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design mytop.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 4152.293M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Loading clock net RC data...
        Preprocessing clock nets...
        Nets initialized for optimization: Seen: 1 Attempted: 1 Successful: 1 Unsuccessful: 0 Invalid: 0
        Preprocessing clock nets done. (took cpu=0:00:00.0 real=0:00:00.0)
        Loading clock net RC data done. (took cpu=0:00:00.0 real=0:00:00.0)
        ProEngine running disconnected to DB
        Disconnecting...
        Disconnecting Clock Trees
        Disconnecting done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for max_delay_corner:setup.late...
        Clock tree timing engine global stage delay update for max_delay_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
          misc counts      : r=1, pp=0, mci=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations eGRPC initial state:
          Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        Skew group summary eGRPC initial state:
          skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
            misc counts      : r=1, pp=0, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Modifying slew-target multiplier from 1 to 0.9
          Artificially removing short and long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Prefiltering Summary : numPassedPreFiltering = 1, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
          Downsizing Pass 0...
          Resizing gates: ...20% ...40% ...60% ...80% ...100% 
          Downsizing Pass 0 done. (took cpu=0:00:00.0 real=0:00:00.0)
          Downsizing Pass Summary 0, attempted = 1, resized = 0, running total = 0
          DoDownSizing Summary : numSized = 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
            misc counts      : r=1, pp=0, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
            misc counts      : r=1, pp=0, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
          misc counts      : r=1, pp=0, mci=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations before routing clock trees:
          Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
        Primary reporting skew groups before routing clock trees:
          skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        Skew group summary before routing clock trees:
          skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 0 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:17:45 mem=4152.3M) ***
Total net bbox length = 3.630e+05 (1.531e+05 2.099e+05) (ext = 1.130e+04)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 4144.3MB
Summary Report:
Instances move: 0 (out of 14242 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 3.630e+05 (1.531e+05 2.099e+05) (ext = 1.130e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 4144.3MB
*** Finished refinePlace (0:17:46 mem=4144.3M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 581).
  Restoring pStatusCts on 0 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.4 real=0:00:00.4)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.9 real=0:00:00.9)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 22152 (unrouted=964, trialRouted=21188, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=964, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 1 nets for routing of which 0 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Early global route reroute 1 out of 21189 routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 5066 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 5066
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 21189 nets ( ignored 21188 )
[NR-eGR] Connected 0 must-join pins/ports (pre-process)
[NR-eGR] #via pillars        : 0
[NR-eGR] #must join all port : 0
[NR-eGR] #multiple ports     : 0
[NR-eGR] #has must join      : 0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 1
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.582100e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 2642um, number of vias: 1430
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0   581 
[NR-eGR]  Metal2   (2V)          1061   797 
[NR-eGR]  Metal3   (3H)          1249    48 
[NR-eGR]  Metal4   (4V)           318     4 
[NR-eGR]  Metal5   (5H)            13     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         2642  1430 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 494um
[NR-eGR] Total length: 2642um, number of vias: 1430
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 2642um, number of vias: 1430
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   55642 
[NR-eGR]  Metal2   (2V)        101552   74301 
[NR-eGR]  Metal3   (3H)        121485   11621 
[NR-eGR]  Metal4   (4V)         92761    4948 
[NR-eGR]  Metal5   (5H)         51146    1865 
[NR-eGR]  Metal6   (6V)         39592     132 
[NR-eGR]  Metal7   (7H)          1724      38 
[NR-eGR]  Metal8   (8V)          1636       0 
[NR-eGR]  Metal9   (9H)             0       0 
[NR-eGR]  Metal10  (10V)            0       0 
[NR-eGR]  Metal11  (11H)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       409896  148547 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 362980um
[NR-eGR] Total length: 409896um, number of vias: 148547
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 3.77 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 3.77 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.2 real=0:00:00.2)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 1 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
      Clock detailed routing...
        NanoRoute...
#% Begin globalDetailRoute (date=09/22 09:09:08, mem=3029.9M)

globalDetailRoute

#Start globalDetailRoute on Mon Sep 22 09:09:08 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#NanoRoute Version 23.34-s088_1 NR250219-0822/23_14-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Wire/Via statistics before line assignment ...
#
#  Routing Statistics
#
#----------------+-----------+-----+
#  Layer         | Length(um)| Vias|
#----------------+-----------+-----+
#  Poly ( 0H)    |          0|    0|
#  Metal1 ( 1H)  |          0|  581|
#  Metal2 ( 2V)  |       1061|  797|
#  Metal3 ( 3H)  |       1249|   48|
#  Metal4 ( 4V)  |        318|    4|
#  Metal5 ( 5H)  |         13|    0|
#  Metal6 ( 6V)  |          0|    0|
#  Metal7 ( 7H)  |          0|    0|
#  Metal8 ( 8V)  |          0|    0|
#  Metal9 ( 9H)  |          0|    0|
#  Metal10 (10V) |          0|    0|
#  Metal11 (11H) |          0|    0|
#----------------+-----------+-----+
#  Total         |       2642| 1430|
#----------------+-----------+-----+
#
# Total half perimeter of net bounding box: 494 um.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Mon Sep 22 09:09:08 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
#shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=11(Metal11)
#pin_access_rlayer=2(Metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3041.15 (MB), peak = 3274.12 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3053.67 (MB), peak = 3274.12 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
#
#Distribution of nets:
#  
# #pin range           #net       % 
#------------------------------------
#          2           17126 ( 77.3%)
#          3            2145 (  9.7%)
#          4             836 (  3.8%)
#          5             251 (  1.1%)
#          6             139 (  0.6%)
#          7              84 (  0.4%)
#          8              67 (  0.3%)
#          9              64 (  0.3%)
#  10  -  19             418 (  1.9%)
#  20  -  29              44 (  0.2%)
#  30  -  39               5 (  0.0%)
#  40  -  49               6 (  0.0%)
#  50  -  59               3 (  0.0%)
#  500 - 599               1 (  0.0%)
#     >=2000               0 (  0.0%)
#
#Total: 22153 nets, 21189 non-trivial nets
#                                    #net       % 
#-------------------------------------------------
#  Fully global routed                  1 ( 0.0%)
#  Clock                                1
#  Prefer layer range                   1
#
#Nets in 1 layer range:
#  Bottom Pref.Layer    Top Pref.Layer       #net       % 
#---------------------------------------------------------
#          *  Metal3          -------           1 (  0.0%)
#
#1 net selected.
#
#
#..
#
#Iteration 1.1: cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.2 GB
#Iteration 2.1: cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.2 GB
#Iteration 3.1: cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.2 GB
#
#Line Assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.50 (MB)
#Total memory = 3058.92 (MB)
#Peak memory = 3274.12 (MB)
#End Line Assignment: cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.2 GB
#
#Wire/Via statistics after line assignment ...
#
#  Routing Statistics
#
#----------------+-----------+-----+
#  Layer         | Length(um)| Vias|
#----------------+-----------+-----+
#  Poly ( 0H)    |          0|    0|
#  Metal1 ( 1H)  |         11|  581|
#  Metal2 ( 2V)  |       1060|  708|
#  Metal3 ( 3H)  |       1229|   44|
#  Metal4 ( 4V)  |        318|    3|
#  Metal5 ( 5H)  |         12|    0|
#  Metal6 ( 6V)  |          0|    0|
#  Metal7 ( 7H)  |          0|    0|
#  Metal8 ( 8V)  |          0|    0|
#  Metal9 ( 9H)  |          0|    0|
#  Metal10 (10V) |          0|    0|
#  Metal11 (11H) |          0|    0|
#----------------+-----------+-----+
#  Total         |       2631| 1336|
#----------------+-----------+-----+
#
# Total half perimeter of net bounding box: 494 um.
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 24.13 (MB)
#Total memory = 3057.82 (MB)
#Peak memory = 3274.12 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Skip comparing routing design signature in db-snapshot flow
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3070.35 (MB), peak = 3274.12 (MB)
#Complete Detail Routing.
#
#  Routing Statistics
#
#----------------+-----------+-----+
#  Layer         | Length(um)| Vias|
#----------------+-----------+-----+
#  Poly ( 0H)    |          0|    0|
#  Metal1 ( 1H)  |          0|  581|
#  Metal2 ( 2V)  |       1096|  536|
#  Metal3 ( 3H)  |       1228|   41|
#  Metal4 ( 4V)  |        323|    3|
#  Metal5 ( 5H)  |         12|    0|
#  Metal6 ( 6V)  |          0|    0|
#  Metal7 ( 7H)  |          0|    0|
#  Metal8 ( 8V)  |          0|    0|
#  Metal9 ( 9H)  |          0|    0|
#  Metal10 (10V) |          0|    0|
#  Metal11 (11H) |          0|    0|
#----------------+-----------+-----+
#  Total         |       2659| 1161|
#----------------+-----------+-----+
#
# Total half perimeter of net bounding box: 494 um.
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 10.89 (MB)
#Total memory = 3068.71 (MB)
#Peak memory = 3274.12 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 6.82 (MB)
#Total memory = 3064.65 (MB)
#Peak memory = 3274.12 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 30.85 (MB)
#Total memory = 3061.54 (MB)
#Peak memory = 3274.12 (MB)
#Number of warnings = 14
#Total number of warnings = 111
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Sep 22 09:09:12 2025
#
#
#  Scalability Statistics
#
#-------------------------+---------+-------------+------------+
#  globalDetailRoute      | cpu time| elapsed time| scalability|
#-------------------------+---------+-------------+------------+
#  Pre Callback           | 00:00:00|     00:00:00|         1.0|
#  Post Callback          | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
#  DB Import              | 00:00:00|     00:00:00|         1.0|
#  DB Export              | 00:00:00|     00:00:00|         1.0|
#  Cell Pin Access        | 00:00:02|     00:00:02|         1.0|
#  Data Preparation       | 00:00:01|     00:00:01|         1.0|
#  Line Assignment        | 00:00:00|     00:00:00|         1.0|
#  Detail Routing         | 00:00:01|     00:00:01|         1.0|
#  Entire Command         | 00:00:04|     00:00:04|         1.0|
#-------------------------+---------+-------------+------------+
#
#% End globalDetailRoute (date=09/22 09:09:12, total cpu=0:00:04.3, real=0:00:04.0, peak res=3072.9M, current mem=3060.7M)
        NanoRoute done. (took cpu=0:00:04.3 real=0:00:04.3)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 1 net(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
[NR-eGR] Started Early Global Route ( Curr Mem: 3.77 MB )
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.77 MB )
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 5566 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 5566
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 1
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 1067
[NR-eGR] Read 21189 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 21188
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 21188 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.940507e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         9( 0.04%)   ( 0.04%) 
[NR-eGR]  Metal3 ( 3)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        10( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   55642 
[NR-eGR]  Metal2   (2V)        101574   74031 
[NR-eGR]  Metal3   (3H)        121630   11609 
[NR-eGR]  Metal4   (4V)         92757    4946 
[NR-eGR]  Metal5   (5H)         51073    1867 
[NR-eGR]  Metal6   (6V)         39860     131 
[NR-eGR]  Metal7   (7H)          1621      36 
[NR-eGR]  Metal8   (8V)          1413       0 
[NR-eGR]  Metal9   (9H)             0       0 
[NR-eGR]  Metal10  (10V)            0       0 
[NR-eGR]  Metal11  (11H)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       409928  148262 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 362980um
[NR-eGR] Total length: 409928um, number of vias: 148262
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.46 sec, Real: 0.46 sec, Curr Mem: 3.79 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.47 sec, Real: 0.47 sec, Curr Mem: 3.77 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.5 real=0:00:00.5)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 22152 (unrouted=964, trialRouted=21188, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=964, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:05.1 real=0:00:05.1)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'mytop' of instances=14242 and nets=22153 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design mytop.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 4152.301M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for max_delay_corner:setup.late...
  Clock tree timing engine global stage delay update for max_delay_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
    misc counts      : r=1, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after routing clock trees:
    Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
  Primary reporting skew groups after routing clock trees:
    skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Skew group summary after routing clock trees:
    skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  CCOpt::Phase::Routing done. (took cpu=0:00:05.3 real=0:00:05.3)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    ProEngine running partially connected to DB
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
        misc counts      : r=1, pp=0, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 11 variables and 23 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
        misc counts      : r=1, pp=0, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.096]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 1, nets tested: 1, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
        misc counts      : r=1, pp=0, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
        Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PostConditioning done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 22152 (unrouted=964, trialRouted=21188, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=964, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for max_delay_corner:setup.late...
  Clock tree timing engine global stage delay update for max_delay_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
    misc counts      : r=1, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after post-conditioning:
    Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
  Primary reporting skew groups after post-conditioning:
    skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Skew group summary after post-conditioning:
    skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.1)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------------------------------
  Cell type                 Count    Area     Capacitance
  -------------------------------------------------------
  Buffers                     0      0.000       0.000
  Inverters                   0      0.000       0.000
  Integrated Clock Gates      0      0.000       0.000
  Discrete Clock Gates        0      0.000       0.000
  Clock Logic                 0      0.000       0.000
  All                         0      0.000       0.000
  -------------------------------------------------------
  
  Clock DAG miscellaneous counts at end of CTS:
  =============================================
  
  ------------------------------
  Type                     Count
  ------------------------------
  Roots                      1
  Preserved Ports            0
  Multiple Clock Inputs      0
  ------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular              581
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total                581
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top         0.000
  Trunk       0.000
  Leaf        0.000
  Total       0.000
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top          0.000
  Trunk        0.000
  Leaf         0.000
  Total        0.000
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.000    0.000    0.000
  Leaf     0.000    0.000    0.000
  Total    0.000    0.000    0.000
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------
  Total    Average    Std. Dev.    Min      Max
  -----------------------------------------------
  0.000     0.000       0.000      0.000    0.000
  -----------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  ----------------------------------------------------------------------------
  Type      Units    Count    Average    Std. Dev.    Sum    Top 10 violations
  ----------------------------------------------------------------------------
  Fanout      -        1        481          0        481    [481]
  ----------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Leaf        0.088       1       0.000       0.000      0.000    0.000    {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                    Skew Group            Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  max_delay_corner:setup.late    clk/nn_constraints    0.000     0.000     0.000       0.096         0.000           0.000           0.000        0.000     -nan        -nan        100% {0.000, 0.000}
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                    Skew Group            Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  max_delay_corner:setup.late    clk/nn_constraints    0.000     0.000     0.000       0.096         0.000           0.000           0.000        0.000     -nan        -nan        100% {0.000, 0.000}
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mytop
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=3115.16)
Total number of fetched objects 21191
Total number of fetched objects 21191
End delay calculation. (MEM=3122.7 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3122.7 CPU=0:00:00.7 REAL=0:00:00.0)
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:01.8 real=0:00:01.8)
Clock DAG stats after update timingGraph:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=581, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=581
  misc counts      : r=1, pp=0, mci=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
  sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
  wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
  wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
Clock DAG net violations after update timingGraph:
  Fanout : {count=1, worst=[481]} avg=481 sd=0 sum=481
Clock DAG primary half-corner transition distribution after update timingGraph:
  Leaf : target=0.088ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.052ns, 0 <= 0.070ns, 0 <= 0.079ns, 0 <= 0.083ns, 0 <= 0.088ns}
Primary reporting skew groups after update timingGraph:
  skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
Skew group summary after update timingGraph:
  skew_group clk/nn_constraints: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.096], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
Logging CTS constraint violations...
  Clock tree clk has 1 cts_max_fanout violation.
**WARN: (IMPCCOPT-1157):	Did not meet the max_fanout constraint. Node the root driver for clock_tree clk at (170.900,257.450), in power domain auto-default, has 581 fanout.

Type 'man IMPCCOPT-1157' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:01.8 real=0:00:01.8)
Runtime done. (took cpu=0:00:34.3 real=0:00:34.4)
Runtime Summary
===============
Clock Runtime:   (9%) Core CTS           3.26 (Init 1.99, Construction 0.39, Implementation 0.24, eGRPC 0.19, PostConditioning 0.13, Other 0.32)
Clock Runtime:  (18%) CTS services       6.40 (RefinePlace 1.12, EarlyGlobalClock 0.56, NanoRoute 4.29, ExtractRC 0.43, TimingAnalysis 0.00)
Clock Runtime:  (71%) Other CTS         24.67 (Init 0.62, CongRepair/EGR-DP 22.26, TimingUpdate 1.79, Other 0.00)
Clock Runtime: (100%) Total             34.33

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** CTS #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:33.2/0:00:33.3 (1.0), totSession cpu/real = 0:17:53.0/14:55:51.6 (0.0), mem = 4144.3M
Synthesizing clock trees with CCOpt done.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   cts
Begin: Reorder Scan Chains
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
End: Reorder Scan Chains
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3059.2M, totSessionCpu=0:17:53 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:17:53.1/14:55:51.7 (0.0), mem = 4144.3M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
Info: Using SynthesisEngine executable '/opt/DDIEXPORT23/INNOVUS231/bin/innovus_'.
      SynthesisEngine workers will not check out additional licenses.
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:01, real = 0:00:10, mem = 3083.9M, totSessionCpu=0:17:54 **
#optDebug: { P: 90 W: 4201 FE: standard PE: none LDR: 1}
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -opt_skew_eco_route false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4160.3M)
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
Compute RC Scale Done ...
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mytop
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3205.54)
Total number of fetched objects 21191
End delay calculation. (MEM=3217.68 CPU=0:00:01.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3217.68 CPU=0:00:02.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:03.0 real=0:00:03.0 totSessionCpu=0:17:58 mem=4228.8M)

OptSummary:

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.335  |  0.335  |  5.473  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     37 (92)      |   -0.424   |     37 (92)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.234%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:14, mem = 3204.2M, totSessionCpu=0:17:58 **
*** InitOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:04.9/0:00:14.0 (0.4), totSession cpu/real = 0:17:58.1/14:56:05.7 (0.0), mem = 4244.8M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m4 20.0 50.0 [ 500.0 20.0 50.0 ]
OPTC: view 50.0:500.0 [ 0.0500 ]
-opt_post_cts_congestion_repair false      # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:17:59.1/14:56:06.7 (0.0), mem = 4244.8M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.1 (0.9), totSession cpu/real = 0:17:59.1/14:56:06.7 (0.0), mem = 4244.8M
End: GigaOpt Route Type Constraints Refinement
*** SimplifyNetlist #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:17:59.3/14:56:06.9 (0.0), mem = 4244.8M
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:17:59.9/14:56:07.6 (0.0), mem = 4260.8M
*** ExcludedClockNetOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:18:00.1/14:56:07.7 (0.0), mem = 4260.8M
*** Starting optimizing excluded clock nets MEM= 4260.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4260.8M) ***
*** ExcludedClockNetOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:18:00.1/14:56:07.7 (0.0), mem = 4260.8M
*** ExcludedClockNetOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:18:00.1/14:56:07.7 (0.0), mem = 4260.8M
*** Starting optimizing excluded clock nets MEM= 4260.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4260.8M) ***
*** ExcludedClockNetOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:18:00.1/14:56:07.7 (0.0), mem = 4260.8M
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:18:00.2/14:56:07.9 (0.0), mem = 4260.8M
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
*** DrvOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:18:00.7/14:56:08.4 (0.0), mem = 4260.8M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:18:00.9/14:56:08.6 (0.0), mem = 4260.8M
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   220|   933|    -0.48|     0|     0|     0.00|     0|     0|     0|     0|     0.34|     0.00|       0|       0|       0| 76.23%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.34|     0.00|     125|       0|     111| 76.65%| 0:00:01.0|  4270.8M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.34|     0.00|       0|       0|       0| 76.65%| 0:00:00.0|  4270.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:02.0 mem=4270.8M) ***

*** Starting refinePlace (0:18:03 mem=4270.8M) ***
Total net bbox length = 3.634e+05 (1.533e+05 2.101e+05) (ext = 1.130e+04)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 505 insts, mean move: 1.89 um, max move: 17.10 um 
	Max move on inst (FE_OFC3441_instanceL2_prod_terms_1__15__9): (70.80, 97.09) --> (70.80, 79.99)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 4254.8MB
Summary Report:
Instances move: 505 (out of 14367 movable)
Instances flipped: 0
Mean displacement: 1.89 um
Max displacement: 17.10 um (Instance: FE_OFC3441_instanceL2_prod_terms_1__15__9) (70.8, 97.09) -> (70.8, 79.99)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 3.641e+05 (1.537e+05 2.104e+05) (ext = 1.130e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 4254.8MB
*** Finished refinePlace (0:18:03 mem=4254.8M) ***
*** maximum move = 17.10 um ***
*** Finished re-routing un-routed nets (4254.8M) ***

*** Finish Physical Update (cpu=0:00:00.7 real=0:00:00.0 mem=4254.8M) ***
*** DrvOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 0:18:03.5/14:56:11.2 (0.0), mem = 4254.8M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:10, real = 0:00:19, mem = 3215.2M, totSessionCpu=0:18:04 **
Number of setup views: 1
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:18:03.7/14:56:11.4 (0.0), mem = 4254.8M
*info: 1 clock net excluded
*info: 1 ideal net excluded from IPO operation.
*info: 960 no-driver nets excluded.
*info: 1 net with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+----------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|            End Point             |
+--------+--------+---------+------------+--------+----------+---------+----------------------------------+
|   0.000|   0.000|   76.65%|   0:00:00.0| 4254.8M|worst_case|       NA| NA                               |
+--------+--------+---------+------------+--------+----------+---------+----------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4254.8M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4254.8M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:18:04.5/14:56:12.2 (0.0), mem = 4254.8M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:18:04.8/14:56:12.5 (0.0), mem = 4254.8M
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 76.65
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   76.65%|        -|   0.100|   0.000|   0:00:00.0| 4254.8M|
|   76.65%|        0|   0.100|   0.000|   0:00:00.0| 4254.8M|
|   76.65%|        0|   0.100|   0.000|   0:00:00.0| 4254.8M|
|   76.48%|       69|   0.100|   0.000|   0:00:02.0| 4254.8M|
|   76.36%|      136|   0.100|   0.000|   0:00:01.0| 4254.8M|
|   76.36%|        2|   0.100|   0.000|   0:00:00.0| 4254.8M|
|   76.36%|        0|   0.100|   0.000|   0:00:00.0| 4254.8M|
|   76.36%|        0|   0.100|   0.000|   0:00:00.0| 4254.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 76.36
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:03.7) (real = 0:00:03.0) **
*** AreaOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:03.7/0:00:03.7 (1.0), totSession cpu/real = 0:18:08.5/14:56:16.2 (0.0), mem = 4254.8M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:03, mem=4254.82M, totSessionCpu=0:18:09).
Begin: GigaOpt DRV Optimization
*** DrvOpt #3 [begin] (clock_opt_design #1) : totSession cpu/real = 0:18:08.9/14:56:16.5 (0.0), mem = 4254.8M
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|     2|    -0.06|     0|     0|     0.00|     0|     0|     0|     0|     0.36|     0.00|       0|       0|       0| 76.36%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.36|     0.00|       1|       0|       0| 76.36%| 0:00:00.0|  4254.8M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.36|     0.00|       0|       0|       0| 76.36%| 0:00:00.0|  4254.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=4254.8M) ***

*** Starting refinePlace (0:18:10 mem=4270.8M) ***
Total net bbox length = 3.640e+05 (1.536e+05 2.104e+05) (ext = 1.130e+04)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 14 insts, mean move: 3.65 um, max move: 12.97 um 
	Max move on inst (instanceL1/FE_OFC809_WALLACE_CSA_DUMMY_OP62_groupi_n_7): (135.00, 218.50) --> (134.00, 206.53)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4254.8MB
Summary Report:
Instances move: 14 (out of 14299 movable)
Instances flipped: 0
Mean displacement: 3.65 um
Max displacement: 12.97 um (Instance: instanceL1/FE_OFC809_WALLACE_CSA_DUMMY_OP62_groupi_n_7) (135, 218.5) -> (134, 206.53)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 3.640e+05 (1.536e+05 2.104e+05) (ext = 1.130e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 4254.8MB
*** Finished refinePlace (0:18:10 mem=4254.8M) ***
*** maximum move = 12.97 um ***
*** Finished re-routing un-routed nets (4254.8M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=4254.8M) ***
*** DrvOpt #3 [finish] (clock_opt_design #1) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:18:10.4/14:56:18.1 (0.0), mem = 4254.8M
End: GigaOpt DRV Optimization

OptSummary:

------------------------------------------------------------------
     Summary (cpu=0.03min real=0.02min mem=4254.8M)
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.358  |  0.358  |  5.473  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.364%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:26, mem = 3221.3M, totSessionCpu=0:18:11 **
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:18:11.0/14:56:18.6 (0.0), mem = 4254.8M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 76.36
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   76.36%|        -|   0.000|   0.000|   0:00:00.0| 4254.8M|
|   76.11%|      230|   0.000|   0.000|   0:00:08.0| 4262.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 76.11
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:08.1) (real = 0:00:08.0) **
*** AreaOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:08.1/0:00:08.2 (1.0), totSession cpu/real = 0:18:19.1/14:56:26.8 (0.0), mem = 4262.8M
End: Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=4262.82M, totSessionCpu=0:18:19).
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] (clock_opt_design #1) : totSession cpu/real = 0:18:19.4/14:56:27.1 (0.0), mem = 4262.8M
Reclaim Optimization WNS Slack 0.078  TNS Slack 0.000 Density 76.11
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   76.11%|        -|   0.078|   0.000|   0:00:00.0| 4262.8M|
|   76.11%|        0|   0.078|   0.000|   0:00:01.0| 4262.8M|
|   76.11%|        0|   0.078|   0.000|   0:00:00.0| 4262.8M|
|   76.11%|        1|   0.078|   0.000|   0:00:01.0| 4262.8M|
|   76.09%|       21|   0.078|   0.000|   0:00:01.0| 4262.8M|
|   76.09%|        0|   0.078|   0.000|   0:00:00.0| 4262.8M|
|   76.09%|        0|   0.078|   0.000|   0:00:00.0| 4262.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.078  TNS Slack 0.000 Density 76.09
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 25 skipped = 0, called in commitmove = 21, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:02.5) (real = 0:00:03.0) **
*** Starting refinePlace (0:18:22 mem=4278.8M) ***
Total net bbox length = 3.643e+05 (1.539e+05 2.104e+05) (ext = 1.130e+04)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 356 insts, mean move: 1.98 um, max move: 17.00 um 
	Max move on inst (instanceL1/FE_OFC2546_level_8_sums_10__1): (183.80, 209.95) --> (200.80, 209.95)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 4262.8MB
Summary Report:
Instances move: 356 (out of 14185 movable)
Instances flipped: 0
Mean displacement: 1.98 um
Max displacement: 17.00 um (Instance: instanceL1/FE_OFC2546_level_8_sums_10__1) (183.8, 209.95) -> (200.8, 209.95)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 3.647e+05 (1.541e+05 2.106e+05) (ext = 1.130e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 4262.8MB
*** Finished refinePlace (0:18:22 mem=4262.8M) ***
*** maximum move = 17.00 um ***
*** Finished re-routing un-routed nets (4262.8M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=4262.8M) ***
*** AreaOpt #3 [finish] (clock_opt_design #1) : cpu/real = 0:00:03.1/0:00:03.1 (1.0), totSession cpu/real = 0:18:22.5/14:56:30.2 (0.0), mem = 4262.8M
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=4262.82M, totSessionCpu=0:18:23).
*** LocalWireReclaim #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:18:22.7/14:56:30.4 (0.0), mem = 4262.8M
Starting local wire reclaim
*** Starting refinePlace (0:18:23 mem=4262.8M) ***
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
*** Finished SKP initialization (cpu=0:00:00.5, real=0:00:00.0)***
Timing cost in AAE based: 319.0185075803260588
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Call icdpEval cleanup ...
Move report: Detail placement moves 5565 insts, mean move: 3.55 um, max move: 34.38 um 
	Max move on inst (instanceL1/FE_OFC3499_level_6_sums_16__3__4): (227.20, 45.79) --> (223.60, 76.57)
	Runtime: CPU: 0:00:20.1 REAL: 0:00:20.0 MEM: 4246.8MB
Summary Report:
Instances move: 5565 (out of 14185 movable)
Instances flipped: 0
Mean displacement: 3.55 um
Max displacement: 34.38 um (Instance: instanceL1/FE_OFC3499_level_6_sums_16__3__4) (227.2, 45.79) -> (223.6, 76.57)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
Physical-only instances move: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:20.1 REAL: 0:00:21.0 MEM: 4246.8MB
*** Finished refinePlace (0:18:43 mem=4246.8M) ***
*** LocalWireReclaim #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:20.2/0:00:20.2 (1.0), totSession cpu/real = 0:18:42.9/14:56:50.6 (0.0), mem = 4246.8M
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mytop
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3270.39)
Total number of fetched objects 21134
End delay calculation. (MEM=3278.33 CPU=0:00:01.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3278.33 CPU=0:00:02.0 REAL=0:00:02.0)
eGR doReRoute: optGuide
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 5566 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 5566
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 1
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 1067
[NR-eGR] Read 21132 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 21131
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 21131 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.921782e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        11( 0.05%)   ( 0.05%) 
[NR-eGR]  Metal3 ( 3)         3( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        14( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   55528 
[NR-eGR]  Metal2   (2V)        101585   73355 
[NR-eGR]  Metal3   (3H)        119406   11546 
[NR-eGR]  Metal4   (4V)         92373    4897 
[NR-eGR]  Metal5   (5H)         50618    1802 
[NR-eGR]  Metal6   (6V)         38881     165 
[NR-eGR]  Metal7   (7H)          2785      41 
[NR-eGR]  Metal8   (8V)          1361       0 
[NR-eGR]  Metal9   (9H)             0       0 
[NR-eGR]  Metal10  (10V)            0       0 
[NR-eGR]  Metal11  (11H)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       407009  147334 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 362139um
[NR-eGR] Total length: 407009um, number of vias: 147334
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.52 sec, Real: 0.52 sec, Curr Mem: 3.95 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.52 sec, Real: 0.53 sec, Curr Mem: 3.93 MB )
Extraction called for design 'mytop' of instances=14185 and nets=22099 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design mytop.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 4235.301M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:18:47.0/14:56:54.8 (0.0), mem = 4235.3M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.1 (0.9), totSession cpu/real = 0:18:47.1/14:56:54.9 (0.0), mem = 4235.3M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
-opt_exp_set_preroute_early_power_reclaim_recovery_split_flow false
                                           # bool, default=false, private
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mytop
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3257.06)
Total number of fetched objects 21134
End delay calculation. (MEM=3263.3 CPU=0:00:01.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3263.3 CPU=0:00:02.0 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:03.0 totSessionCpu=0:18:50 mem=4228.8M)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] (clock_opt_design #1) : totSession cpu/real = 0:18:50.1/14:56:57.8 (0.0), mem = 4228.8M
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   128|   529|    -0.15|     0|     0|     0.00|     0|     0|     0|     0|     0.25|     0.00|       0|       0|       0| 76.09%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.36|     0.00|      65|       2|      66| 76.32%| 0:00:00.0|  4254.8M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.36|     0.00|       0|       0|       0| 76.32%| 0:00:00.0|  4254.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=4254.8M) ***

*** DrvOpt #4 [finish] (clock_opt_design #1) : cpu/real = 0:00:01.2/0:00:01.3 (1.0), totSession cpu/real = 0:18:51.3/14:56:59.1 (0.0), mem = 4254.8M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:18:52 mem=4254.8M) ***
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer

Starting Small incrNP...
Density distribution unevenness ratio = 10.387%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=4254.8M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 213 insts, mean move: 1.40 um, max move: 8.64 um 
	Max move on inst (instanceL1/FE_OFC3732_WALLACE_CSA_DUMMY_OP162_groupi4119_n_1): (171.60, 213.37) --> (169.80, 206.53)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 4238.8MB
Summary Report:
Instances move: 213 (out of 14252 movable)
Instances flipped: 0
Mean displacement: 1.40 um
Max displacement: 8.64 um (Instance: instanceL1/FE_OFC3732_WALLACE_CSA_DUMMY_OP162_groupi4119_n_1) (171.6, 213.37) -> (169.8, 206.53)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Physical-only instances move: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 4238.8MB
*** Finished refinePlace (0:18:52 mem=4238.8M) ***
Register exp ratio and priority group on 0 nets on 21201 nets : 

Active setup views:
 worst_case
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'mytop' of instances=14252 and nets=22166 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design mytop.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Grid density data update skipped
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 4237.301M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mytop
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3260.82)
Total number of fetched objects 21201
End delay calculation. (MEM=3269 CPU=0:00:01.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3269 CPU=0:00:02.0 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:03.0 totSessionCpu=0:18:55 mem=4228.8M)
OPTC: user 20.0
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 5566 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 5566
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 1
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 1067
[NR-eGR] Read 21199 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 21198
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 21198 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.924741e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        13( 0.06%)   ( 0.06%) 
[NR-eGR]  Metal3 ( 3)         2( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        15( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.25 sec, Real: 0.26 sec, Curr Mem: 3.97 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 3.95 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:02, real = 0:01:11, mem = 3254.9M, totSessionCpu=0:18:55 **

OptSummary:

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.363  |  0.363  |  5.469  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.320%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Begin: Collecting metrics
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |     0.335 |    0.335 |           |        0 |       76.23 |            |              | 0:00:04  |        4245 |   37 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        4245 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        4261 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        4261 |      |     |
| drv_fixing              |     0.342 |    0.342 |         0 |        0 |       76.65 |            |              | 0:00:02  |        4255 |    0 |   0 |
| global_opt              |           |    0.342 |           |        0 |       76.65 |            |              | 0:00:01  |        4255 |      |     |
| area_reclaiming         |     0.358 |    0.358 |         0 |        0 |       76.36 |            |              | 0:00:04  |        4255 |      |     |
| drv_fixing_2            |     0.358 |    0.358 |         0 |        0 |       76.36 |            |              | 0:00:01  |        4255 |    0 |   0 |
| area_reclaiming_2       |     0.263 |    0.263 |         0 |        0 |       76.11 |            |              | 0:00:08  |        4263 |      |     |
| area_reclaiming_3       |     0.443 |    0.443 |         0 |        0 |       76.09 |            |              | 0:00:03  |        4263 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:21  |        4247 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:01  |        4235 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        4235 |      |     |
| drv_eco_fixing          |     0.361 |    0.361 |         0 |        0 |       76.32 |            |              | 0:00:01  |        4255 |    0 |   0 |
| final_summary           |     0.363 |    0.363 |           |        0 |       76.32 |       0.00 |         0.00 | 0:00:02  |        4245 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:01:03, real = 0:01:13, mem = 3256.6M, totSessionCpu=0:18:56 **
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_postcts
Info: final physical memory for 2 CRR processes is 852.01MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0
(clock_opt_design): dumping clock statistics to metric
Updating ideal nets and annotations...
Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
Updating ideal nets and annotations done. (took cpu=0:00:00.1 real=0:00:00.1)
No differences between SDC and CTS ideal net status found.
Clock tree timing engine global stage delay update for max_delay_corner:setup.early...
Clock tree timing engine global stage delay update for max_delay_corner:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for max_delay_corner:setup.late...
Clock tree timing engine global stage delay update for max_delay_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for min_delay_corner:hold.early...
Clock tree timing engine global stage delay update for min_delay_corner:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for min_delay_corner:hold.late...
Clock tree timing engine global stage delay update for min_delay_corner:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
UM: Running design category ...
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         900.62          50116          0.000 ns          0.363 ns  clock_opt_design

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          6  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1157        1  Did not meet the max_fanout constraint. ...
WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
WARNING   IMPCCOPT-2431        1  Found %u pin(s) with annotated transitio...
*** Message Summary: 10 warning(s), 0 error(s)

*** clock_opt_design #1 [finish] () : cpu/real = 0:01:39.5/0:01:54.8 (0.9), totSession cpu/real = 0:18:57.3/14:57:11.0 (0.0), mem = 4244.8M
Ending "clock_opt_design" (total cpu=0:01:40, real=0:01:55, peak res=3308.7M, current mem=3148.7M)
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -timingDebugReport -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix mytop_postCTS -outDir timingReports
*** timeDesign #2 [begin] () : totSession cpu/real = 0:18:59.6/14:59:22.0 (0.0), mem = 4244.8M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4244.8M)
Generating machine readable timing report  timingReports/mytop_postCTS.btarpt.gz

OptSummary:

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.363  |  0.363  |  5.469  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.320%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.89 sec
Total Real time: 1.0 sec
Total Memory Usage: 4244.816406 Mbytes
*** timeDesign #2 [finish] () : cpu/real = 0:00:00.9/0:00:01.2 (0.7), totSession cpu/real = 0:19:00.5/14:59:23.2 (0.0), mem = 4244.8M
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -timingDebugReport -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix mytop_postCTS -outDir timingReports
*** timeDesign #3 [begin] () : totSession cpu/real = 0:19:01.0/14:59:53.5 (0.0), mem = 4244.8M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4244.8M)
Generating machine readable timing report  timingReports/mytop_postCTS.btarpt.gz

OptSummary:

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.363  |  0.363  |  5.469  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.320%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.85 sec
Total Real time: 1.0 sec
Total Memory Usage: 4244.816406 Mbytes
*** timeDesign #3 [finish] () : cpu/real = 0:00:00.8/0:00:01.2 (0.7), totSession cpu/real = 0:19:01.9/14:59:54.7 (0.0), mem = 4244.8M
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -timingDebugReport -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix mytop_postCTS -outDir timingReports
*** timeDesign #4 [begin] () : totSession cpu/real = 0:19:02.0/15:00:04.4 (0.0), mem = 4244.8M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4235.3M)
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mytop
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3150.86)
*** Calculating scaling factor for min_timing_library libraries using the default operating condition of each library.
Total number of fetched objects 21201
End delay calculation. (MEM=3157.17 CPU=0:00:01.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3157.17 CPU=0:00:02.0 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:02.0 totSessionCpu=0:19:05 mem=4228.8M)
Generating machine readable timing report  timingReports/mytop_postCTS_hold.btarpt.gz

OptSummary:

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 best_case 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.487  | -0.026  | -0.487  |
|           TNS (ns):| -19.989 | -0.300  | -19.773 |
|    Violating Paths:|   285   |   32    |   272   |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

Density: 76.320%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 2.99 sec
Total Real time: 3.0 sec
Total Memory Usage: 4227.300781 Mbytes
*** timeDesign #4 [finish] () : cpu/real = 0:00:03.0/0:00:03.0 (1.0), totSession cpu/real = 0:19:05.0/15:00:07.4 (0.0), mem = 4227.3M
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3113.4M, totSessionCpu=0:19:06 **
*** optDesign #1 [begin] () : totSession cpu/real = 0:19:05.8/15:00:54.7 (0.0), mem = 4227.3M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:19:05.8/15:00:54.7 (0.0), mem = 4227.3M
**INFO: User settings:
setExtractRCMode -engine                                       preRoute
setUsefulSkewMode -opt_skew_eco_route                          false
setDelayCalMode -enable_high_fanout                            true
setDelayCalMode -enable_ideal_seq_async_pins                   false
setDelayCalMode -eng_enablePrePlacedFlow                       false
setDelayCalMode -engine                                        aae
setDelayCalMode -ignoreNetLoad                                 false
setDelayCalMode -socv_accuracy_mode                            low
setOptMode -opt_view_pruning_setup_views_active_list           { worst_case }
setOptMode -opt_view_pruning_setup_views_persistent_list       { worst_case}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { worst_case}
setOptMode -opt_drv_margin                                     0
setOptMode -opt_drv_fix_max_cap                                true
setOptMode -opt_drv                                            true
setOptMode -opt_fix_fanout_load                                false
setOptMode -opt_drv_fix_max_tran                               true
setOptMode -opt_resize_flip_flops                              true
setOptMode -opt_preserve_all_sequential                        false
setOptMode -opt_setup_target_slack                             0
setPlaceMode -place_design_floorplan_mode                      false
setAnalysisMode -checkType                                     setup
setAnalysisMode -clkSrcPath                                    true
setAnalysisMode -clockPropagation                              sdcControl
setAnalysisMode -skew                                          true
setAnalysisMode -usefulSkew                                    true
setAnalysisMode -virtualIPO                                    false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
Info: Using SynthesisEngine executable '/opt/DDIEXPORT23/INNOVUS231/bin/innovus_'.
      SynthesisEngine workers will not check out additional licenses.
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:01, real = 0:00:09, mem = 3138.1M, totSessionCpu=0:19:07 **
#optDebug: { P: 90 W: 7201 FE: standard PE: none LDR: 1}
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -opt_skew_eco_route false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4243.3M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mytop
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3157.81)
*** Calculating scaling factor for max_timing_library libraries using the default operating condition of each library.
Total number of fetched objects 21201
End delay calculation. (MEM=3163.69 CPU=0:00:01.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3163.69 CPU=0:00:02.0 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:03.3 real=0:00:03.0 totSessionCpu=0:19:10 mem=4244.8M)

OptSummary:

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.363  |  0.363  |  5.469  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.320%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:12, mem = 3153.2M, totSessionCpu=0:19:10 **
*** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:04.6/0:00:12.6 (0.4), totSession cpu/real = 0:19:10.4/15:01:07.3 (0.0), mem = 4244.8M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m4 20.0 50.0 [ 500.0 20.0 50.0 ]
OPTC: view 50.0:500.0 [ 0.0500 ]
-opt_post_cts_congestion_repair false      # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:19:11.4/15:01:08.3 (0.0), mem = 4244.8M
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.2/0:00:00.3 (1.0), totSession cpu/real = 0:19:11.6/15:01:08.6 (0.0), mem = 4244.8M
End: GigaOpt Route Type Constraints Refinement
*** SimplifyNetlist #1 [begin] (optDesign #1) : totSession cpu/real = 0:19:11.8/15:01:08.7 (0.0), mem = 4244.8M
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (optDesign #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:19:12.4/15:01:09.4 (0.0), mem = 4260.8M
*** ExcludedClockNetOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:19:12.6/15:01:09.5 (0.0), mem = 4260.8M
*** Starting optimizing excluded clock nets MEM= 4260.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4260.8M) ***
*** ExcludedClockNetOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:19:12.6/15:01:09.5 (0.0), mem = 4260.8M
*** ExcludedClockNetOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:19:12.6/15:01:09.5 (0.0), mem = 4260.8M
*** Starting optimizing excluded clock nets MEM= 4260.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4260.8M) ***
*** ExcludedClockNetOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:19:12.6/15:01:09.5 (0.0), mem = 4260.8M
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:19:12.7/15:01:09.7 (0.0), mem = 4260.8M
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
*** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.5/0:00:00.6 (1.0), totSession cpu/real = 0:19:13.3/15:01:10.2 (0.0), mem = 4260.8M
End: GigaOpt high fanout net optimization
Number of setup views: 1
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:19:13.5/15:01:10.4 (0.0), mem = 4260.8M
*info: 1 clock net excluded
*info: 1 ideal net excluded from IPO operation.
*info: 963 no-driver nets excluded.
*info: 1 net with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+----------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|            End Point             |
+--------+--------+---------+------------+--------+----------+---------+----------------------------------+
|   0.000|   0.000|   76.32%|   0:00:00.0| 4260.8M|worst_case|       NA| NA                               |
+--------+--------+---------+------------+--------+----------+---------+----------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4260.8M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4260.8M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:19:14.3/15:01:11.2 (0.0), mem = 4260.8M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:19:14.6/15:01:11.5 (0.0), mem = 4260.8M
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 76.32
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   76.32%|        -|   0.100|   0.000|   0:00:00.0| 4260.8M|
|   76.32%|        0|   0.100|   0.000|   0:00:00.0| 4260.8M|
|   76.32%|        0|   0.100|   0.000|   0:00:00.0| 4260.8M|
|   76.24%|       32|   0.100|   0.000|   0:00:02.0| 4260.8M|
|   76.19%|       51|   0.100|   0.000|   0:00:01.0| 4268.8M|
|   76.19%|        1|   0.100|   0.000|   0:00:00.0| 4268.8M|
|   76.19%|        0|   0.100|   0.000|   0:00:00.0| 4268.8M|
|   76.19%|        0|   0.100|   0.000|   0:00:00.0| 4268.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 76.19
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:03.2) (real = 0:00:03.0) **
*** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:03.2/0:00:03.2 (1.0), totSession cpu/real = 0:19:17.8/15:01:14.7 (0.0), mem = 4268.8M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=4268.82M, totSessionCpu=0:19:18).
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:19:18.3/15:01:15.3 (0.0), mem = 4268.8M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 76.19
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   76.19%|        -|   0.000|   0.000|   0:00:00.0| 4268.8M|
|   76.09%|      101|   0.000|   0.000|   0:00:07.0| 4278.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 76.09
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:07.5) (real = 0:00:08.0) **
*** AreaOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:07.5/0:00:07.5 (1.0), totSession cpu/real = 0:19:25.8/15:01:22.7 (0.0), mem = 4278.8M
End: Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=4278.82M, totSessionCpu=0:19:26).
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] (optDesign #1) : totSession cpu/real = 0:19:26.1/15:01:23.1 (0.0), mem = 4278.8M
Reclaim Optimization WNS Slack 0.039  TNS Slack 0.000 Density 76.09
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   76.09%|        -|   0.039|   0.000|   0:00:00.0| 4278.8M|
|   76.09%|        0|   0.039|   0.000|   0:00:01.0| 4278.8M|
|   76.09%|        0|   0.039|   0.000|   0:00:00.0| 4278.8M|
|   76.08%|        1|   0.039|   0.000|   0:00:01.0| 4278.8M|
|   76.08%|       10|   0.039|   0.000|   0:00:00.0| 4278.8M|
|   76.08%|        0|   0.039|   0.000|   0:00:00.0| 4278.8M|
|   76.08%|        0|   0.039|   0.000|   0:00:01.0| 4278.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.039  TNS Slack 0.000 Density 76.08
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 10 skipped = 0, called in commitmove = 10, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:02.4) (real = 0:00:03.0) **
*** Starting refinePlace (0:19:29 mem=4278.8M) ***
Total net bbox length = 3.623e+05 (1.521e+05 2.102e+05) (ext = 1.130e+04)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 187 insts, mean move: 1.68 um, max move: 7.20 um 
	Max move on inst (instanceL1/FE_OFC3826_dot_product_and_ReLU_4__product_terms_118__0): (161.60, 177.46) --> (154.40, 177.46)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 4262.8MB
Summary Report:
Instances move: 187 (out of 14173 movable)
Instances flipped: 0
Mean displacement: 1.68 um
Max displacement: 7.20 um (Instance: instanceL1/FE_OFC3826_dot_product_and_ReLU_4__product_terms_118__0) (161.6, 177.46) -> (154.4, 177.46)
	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: INVX3
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 3.625e+05 (1.523e+05 2.103e+05) (ext = 1.130e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 4262.8MB
*** Finished refinePlace (0:19:29 mem=4262.8M) ***
*** maximum move = 7.20 um ***
*** Finished re-routing un-routed nets (4262.8M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=4262.8M) ***
*** AreaOpt #3 [finish] (optDesign #1) : cpu/real = 0:00:02.9/0:00:03.0 (1.0), totSession cpu/real = 0:19:29.0/15:01:26.0 (0.0), mem = 4262.8M
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=4262.82M, totSessionCpu=0:19:29).
*** LocalWireReclaim #1 [begin] (optDesign #1) : totSession cpu/real = 0:19:29.3/15:01:26.2 (0.0), mem = 4262.8M
Starting local wire reclaim
*** Starting refinePlace (0:19:29 mem=4262.8M) ***
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
*** Finished SKP initialization (cpu=0:00:00.5, real=0:00:01.0)***
Timing cost in AAE based: 958.4024095797809650
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Call icdpEval cleanup ...
Move report: Detail placement moves 2851 insts, mean move: 3.67 um, max move: 34.36 um 
	Max move on inst (FE_OFC3784_instanceL2_prod_terms_0__7__13): (101.20, 103.93) --> (94.20, 76.57)
	Runtime: CPU: 0:00:19.5 REAL: 0:00:20.0 MEM: 4246.8MB
Summary Report:
Instances move: 2851 (out of 14173 movable)
Instances flipped: 0
Mean displacement: 3.67 um
Max displacement: 34.36 um (Instance: FE_OFC3784_instanceL2_prod_terms_0__7__13) (101.2, 103.93) -> (94.2, 76.57)
	Length: 9 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX6
Physical-only instances move: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:19.5 REAL: 0:00:20.0 MEM: 4246.8MB
*** Finished refinePlace (0:19:49 mem=4246.8M) ***
*** LocalWireReclaim #1 [finish] (optDesign #1) : cpu/real = 0:00:19.6/0:00:19.6 (1.0), totSession cpu/real = 0:19:48.8/15:01:45.8 (0.0), mem = 4246.8M
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mytop
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3290.67)
Total number of fetched objects 21122
End delay calculation. (MEM=3303.62 CPU=0:00:01.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3303.62 CPU=0:00:02.1 REAL=0:00:02.0)
eGR doReRoute: optGuide
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 5566 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 5566
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 1
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 1067
[NR-eGR] Read 21120 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 21119
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 21119 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.919149e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         6( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         6( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   55504 
[NR-eGR]  Metal2   (2V)        100725   73358 
[NR-eGR]  Metal3   (3H)        119317   11669 
[NR-eGR]  Metal4   (4V)         91490    4905 
[NR-eGR]  Metal5   (5H)         51255    1907 
[NR-eGR]  Metal6   (6V)         40556     147 
[NR-eGR]  Metal7   (7H)          2279      40 
[NR-eGR]  Metal8   (8V)          1088       0 
[NR-eGR]  Metal9   (9H)             0       0 
[NR-eGR]  Metal10  (10V)            0       0 
[NR-eGR]  Metal11  (11H)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       406709  147530 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 361415um
[NR-eGR] Total length: 406709um, number of vias: 147530
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.51 sec, Real: 0.52 sec, Curr Mem: 3.97 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.52 sec, Real: 0.52 sec, Curr Mem: 3.96 MB )
Extraction called for design 'mytop' of instances=14173 and nets=22087 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design mytop.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 4235.301M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:19:53.0/15:01:50.0 (0.0), mem = 4235.3M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:19:53.1/15:01:50.1 (0.0), mem = 4235.3M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
-opt_exp_set_preroute_early_power_reclaim_recovery_split_flow false
                                           # bool, default=false, private
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mytop
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3284)
Total number of fetched objects 21122
End delay calculation. (MEM=3296.98 CPU=0:00:01.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3296.98 CPU=0:00:02.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:03.0 totSessionCpu=0:19:56 mem=4228.8M)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:19:56.0/15:01:53.1 (0.0), mem = 4228.8M
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    91|   505|    -0.44|     0|     0|     0.00|     0|     0|     0|     0|    -0.53|    -1.72|       0|       0|       0| 76.08%|          |         |
|     1|     2|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|    -0.13|    -0.21|      47|       0|      55| 76.26%| 0:00:00.0|  4262.8M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.13|    -0.21|       0|       0|       1| 76.26%| 0:00:00.0|  4262.8M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.13|    -0.21|       0|       0|       0| 76.26%| 0:00:00.0|  4262.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:00.0 mem=4262.8M) ***

*** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:19:57.2/15:01:54.3 (0.0), mem = 4262.8M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> -0.127 (bump = 0.127)
Begin: GigaOpt nonLegal postEco optimization
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** WnsOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:19:57.5/15:01:54.5 (0.0), mem = 4262.8M
*info: 1 clock net excluded
*info: 1 ideal net excluded from IPO operation.
*info: 963 no-driver nets excluded.
*info: 1 net with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.127 TNS Slack -0.207 Density 76.26
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 5.532| 0.000|
|reg2reg   |-0.127|-0.207|
|HEPG      |-0.127|-0.207|
|All Paths |-0.127|-0.207|
+----------+------+------+

Active Path Group: reg2reg  
Info: initial physical memory for 2 CRR processes is 860.12MB.
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|            End Point             |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------+
|  -0.127|   -0.127|  -0.207|   -0.207|   76.26%|   0:00:00.0| 4262.8M|worst_case|  reg2reg| uut_max_index_reg[1]/D           |
|   0.000|    0.043|   0.000|    0.000|   76.26%|   0:00:00.0| 4262.8M|worst_case|       NA| NA                               |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+----------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.0 real=0:00:00.0 mem=4262.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:08.0 mem=4262.8M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |5.532|0.000|
|reg2reg   |0.043|0.000|
|HEPG      |0.043|0.000|
|All Paths |0.043|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 76.26
*** Starting refinePlace (0:19:58 mem=4278.8M) ***
Total net bbox length = 3.616e+05 (1.517e+05 2.099e+05) (ext = 1.133e+04)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 248 insts, mean move: 1.31 um, max move: 11.42 um 
	Max move on inst (instanceL1/FE_OFC2638_level_8_sums_9__1): (159.40, 203.11) --> (167.40, 199.69)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 4262.8MB
Summary Report:
Instances move: 248 (out of 14221 movable)
Instances flipped: 0
Mean displacement: 1.31 um
Max displacement: 11.42 um (Instance: instanceL1/FE_OFC2638_level_8_sums_9__1) (159.4, 203.11) -> (167.4, 199.69)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 3.619e+05 (1.518e+05 2.100e+05) (ext = 1.133e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 4262.8MB
*** Finished refinePlace (0:19:59 mem=4262.8M) ***
*** maximum move = 11.42 um ***
*** Finished re-routing un-routed nets (4262.8M) ***

*** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=4262.8M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 76.26
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |5.532|0.000|
|reg2reg   |0.043|0.000|
|HEPG      |0.043|0.000|
|All Paths |0.043|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:01.2 real=0:00:09.0 mem=4262.8M) ***

*** WnsOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.5/0:00:09.0 (0.2), totSession cpu/real = 0:19:59.0/15:02:03.5 (0.0), mem = 4262.8M
End: GigaOpt nonLegal postEco optimization
Register exp ratio and priority group on 0 nets on 21170 nets : 

Active setup views:
 worst_case
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'mytop' of instances=14221 and nets=22135 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design mytop.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Grid density data update skipped
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 4245.301M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mytop
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3283.47)
Total number of fetched objects 21170
End delay calculation. (MEM=3290.67 CPU=0:00:01.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3290.67 CPU=0:00:02.0 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:03.0 totSessionCpu=0:20:02 mem=4228.8M)
OPTC: user 20.0
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 5566 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 5566
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 1
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 1067
[NR-eGR] Read 21168 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 21167
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 21167 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.922535e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        10( 0.04%)   ( 0.04%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        10( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 3.99 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 3.98 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:57, real = 0:01:12, mem = 3276.9M, totSessionCpu=0:20:03 **

OptSummary:

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.046  |  0.046  |  5.531  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.260%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Begin: Collecting metrics
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |     0.363 |    0.363 |           |        0 |       76.32 |            |              | 0:00:03  |        4245 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:01  |        4245 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        4261 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        4261 |      |     |
| global_opt              |           |    0.363 |           |        0 |       76.32 |            |              | 0:00:01  |        4261 |      |     |
| area_reclaiming         |     0.286 |    0.286 |         0 |        0 |       76.19 |            |              | 0:00:04  |        4269 |      |     |
| area_reclaiming_2       |     0.039 |    0.039 |         0 |        0 |       76.09 |            |              | 0:00:08  |        4279 |      |     |
| area_reclaiming_3       |     0.039 |    0.039 |         0 |        0 |       76.08 |            |              | 0:00:03  |        4263 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:20  |        4247 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:01  |        4235 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        4235 |      |     |
| drv_eco_fixing          |    -0.127 |   -0.127 |        -0 |       -0 |       76.26 |            |              | 0:00:01  |        4263 |    0 |   0 |
| wns_eco_fixing          |     0.043 |    0.043 |         0 |        0 |       76.26 |            |              | 0:00:09  |        4263 |      |     |
| final_summary           |     0.046 |    0.046 |           |        0 |       76.26 |       0.00 |         0.00 | 0:00:02  |        4245 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:00:58, real = 0:01:14, mem = 3278.3M, totSessionCpu=0:20:04 **
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_postcts
Info: final physical memory for 2 CRR processes is 860.37MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          2  The process node is not set. Use the com...
*** Message Summary: 2 warning(s), 0 error(s)

*** optDesign #1 [finish] () : cpu/real = 0:00:58.2/0:01:15.8 (0.8), totSession cpu/real = 0:20:04.0/15:02:10.5 (0.0), mem = 4244.8M
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3170.9M, totSessionCpu=0:20:04 **
*** optDesign #2 [begin] () : totSession cpu/real = 0:20:04.0/15:02:10.5 (0.0), mem = 4244.8M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:20:04.0/15:02:10.5 (0.0), mem = 4244.8M
**INFO: User settings:
setExtractRCMode -engine                                       preRoute
setUsefulSkewMode -opt_skew_eco_route                          false
setDelayCalMode -enable_high_fanout                            true
setDelayCalMode -enable_ideal_seq_async_pins                   false
setDelayCalMode -eng_enablePrePlacedFlow                       false
setDelayCalMode -engine                                        aae
setDelayCalMode -ignoreNetLoad                                 false
setDelayCalMode -socv_accuracy_mode                            low
setOptMode -opt_view_pruning_setup_views_active_list           { worst_case }
setOptMode -opt_view_pruning_setup_views_persistent_list       { worst_case}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { worst_case}
setOptMode -opt_drv_margin                                     0
setOptMode -opt_drv_fix_max_cap                                true
setOptMode -opt_drv                                            true
setOptMode -opt_fix_fanout_load                                false
setOptMode -opt_drv_fix_max_tran                               true
setOptMode -opt_resize_flip_flops                              true
setOptMode -opt_preserve_all_sequential                        false
setOptMode -opt_setup_target_slack                             0
setPlaceMode -place_design_floorplan_mode                      false
setAnalysisMode -checkType                                     setup
setAnalysisMode -clkSrcPath                                    true
setAnalysisMode -clockPropagation                              sdcControl
setAnalysisMode -skew                                          true
setAnalysisMode -usefulSkew                                    true
setAnalysisMode -virtualIPO                                    false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 3176.3M, totSessionCpu=0:20:05 **
#optDebug: { P: 90 W: 5201 FE: standard PE: none LDR: 1}
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -opt_skew_eco_route false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4244.8M)
*** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:20:04.8/15:02:11.3 (0.0), mem = 4244.8M
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:20:05 mem=4244.8M ***
*** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:20:05.3/15:02:11.8 (0.0), mem = 4244.8M
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mytop
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3225.06)
*** Calculating scaling factor for min_timing_library libraries using the default operating condition of each library.
Total number of fetched objects 21170
End delay calculation. (MEM=3227.04 CPU=0:00:01.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3227.04 CPU=0:00:02.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:02.0 totSessionCpu=0:20:09 mem=4228.8M)

Active hold views:
 best_case
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:04.2 real=0:00:04.0 totSessionCpu=0:20:10 mem=4244.8M ***
Done building hold timer [13726 node(s), 21282 edge(s), 1 view(s)] (fixHold) cpu=0:00:04.7 real=0:00:05.0 totSessionCpu=0:20:10 mem=4244.8M ***
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:05.1 real=0:00:05.0 totSessionCpu=0:20:10 mem=4285.9M ***
OPTC: m4 20.0 50.0 [ 500.0 20.0 50.0 ]
OPTC: view 50.0:500.0 [ 0.0500 ]

*Info: minBufDelay = 66.8 ps, libStdDelay = 36.8 ps, minBufSize = 6840000 (5.0)
*Info: worst delay setup view: worst_case

OptSummary:

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 worst_case
Hold views included:
 best_case

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.046  |  0.046  |  5.531  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.488  | -0.026  | -0.488  |
|           TNS (ns):| -20.048 | -0.333  | -19.793 |
|    Violating Paths:|   287   |   34    |   272   |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 76.260%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 3207.6M, totSessionCpu=0:20:12 **
*** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:07.1/0:00:07.2 (1.0), totSession cpu/real = 0:20:12.5/15:02:19.0 (0.0), mem = 4289.7M
*** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:20:12.5/15:02:19.0 (0.0), mem = 4289.7M
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
*info: Run optDesign holdfix with 1 thread.
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:07.7 real=0:00:08.0 totSessionCpu=0:20:13 mem=4289.7M density=76.260% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+----------+----------+--------+-----------+----------------+---------+------------+---------+
|Iter| Hold WNS | Hold TNS |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+----------+----------+--------+-----------+----------------+---------+------------+---------+
|   0|    -0.488|    -20.05|     287|          0|       0(     0)|   76.26%|   0:00:00.0|  4289.7M|
|   1|    -0.488|    -20.05|     287|          0|       0(     0)|   76.26%|   0:00:00.0|  4289.7M|
+----+----------+----------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+----------+----------+--------+-----------+----------------+---------+------------+---------+
|Iter| Hold WNS | Hold TNS |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+----------+----------+--------+-----------+----------------+---------+------------+---------+
|   0|    -0.488|    -20.05|     287|          0|       0(     0)|   76.26%|   0:00:00.0|  4289.7M|
|   1|    -0.340|     -6.69|     166|        182|       0(     0)|   77.15%|   0:00:01.0|  4307.8M|
|   2|    -0.211|     -2.38|      51|        104|       1(     0)|   77.61%|   0:00:00.0|  4307.8M|
|   3|    -0.052|     -0.27|       8|         24|       1(     0)|   77.75%|   0:00:00.0|  4307.8M|
|   4|    -0.016|     -0.02|       3|          7|       0(     0)|   77.79%|   0:00:00.0|  4307.8M|
|   5|     0.000|      0.00|       0|          3|       0(     0)|   77.80%|   0:00:00.0|  4307.8M|
+----+----------+----------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 320 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)
*info:    Total 2 instances resized for Phase I
*info:        in which 0 FF resizing 
*info:        in which 0 ripple resizing (0.000%)
OptDebug: End of Hold Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |3.656|0.000|
|reg2reg   |0.046|0.000|
|HEPG      |0.046|0.000|
|All Paths |0.046|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finished Core Fixing (fixHold) cpu=0:00:09.7 real=0:00:10.0 totSessionCpu=0:20:15 mem=4262.8M density=77.795% ***

*info:
*info: Added a total of 320 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            2 cells of type 'CLKBUFX12' used
*info:          138 cells of type 'CLKBUFX2' used
*info:           17 cells of type 'CLKBUFX3' used
*info:            8 cells of type 'CLKBUFX4' used
*info:           46 cells of type 'CLKBUFX6' used
*info:           62 cells of type 'DLY1X1' used
*info:           12 cells of type 'DLY1X4' used
*info:            6 cells of type 'DLY2X1' used
*info:           15 cells of type 'DLY3X1' used
*info:           14 cells of type 'DLY4X1' used
*info:
*info: Total 2 instances resized
*info:       in which 0 FF resizing
*info:

*** Starting refinePlace (0:20:15 mem=4278.8M) ***
Total net bbox length = 3.648e+05 (1.539e+05 2.109e+05) (ext = 3.182e+03)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 4262.8MB
Summary Report:
Instances move: 0 (out of 14541 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 3.648e+05 (1.539e+05 2.109e+05) (ext = 3.182e+03)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 4262.8MB
*** Finished refinePlace (0:20:15 mem=4262.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (4262.8M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=4262.8M) ***
Capturing unweighted ref hold timing for Post CTS hold recovery....
*** Finish Post CTS Hold Fixing (cpu=0:00:10.3 real=0:00:10.0 totSessionCpu=0:20:16 mem=4262.8M density=77.795%) ***
**INFO: total 548 insts, 641 nets marked don't touch
**INFO: total 548 insts, 641 nets marked don't touch DB property
**INFO: total 548 insts, 641 nets unmarked don't touch
*** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:03.3/0:00:03.3 (1.0), totSession cpu/real = 0:20:15.8/15:02:22.3 (0.0), mem = 4262.8M
*** Steiner Routed Nets: 2.443%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt_HOLD: max_tran 0 => 0, max_cap 0 => 0 (threshold 10) - Skip drv recovery
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.0194
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization

Active setup views:
 worst_case
  Dominating endpoints: 0
  Dominating TNS: -0.000

OPTC: user 20.0
OPTC: user 20.0
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 5566 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 5566
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 1
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 1067
[NR-eGR] Read 21488 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 21487
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 21487 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.951759e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        13( 0.06%)   ( 0.06%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        13( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 4.02 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 4.00 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 3248.6M, totSessionCpu=0:20:17 **
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mytop
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3284.94)
*** Calculating scaling factor for min_timing_library libraries using the default operating condition of each library.
Total number of fetched objects 21490
End delay calculation. (MEM=3292.09 CPU=0:00:01.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3292.09 CPU=0:00:02.1 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:03.0 totSessionCpu=0:20:20 mem=4228.8M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mytop
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3282.25)
*** Calculating scaling factor for max_timing_library libraries using the default operating condition of each library.
Total number of fetched objects 21490
End delay calculation. (MEM=3286.49 CPU=0:00:01.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3286.49 CPU=0:00:02.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:03.0 totSessionCpu=0:20:23 mem=4228.8M)

OptSummary:

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 worst_case 
Hold views included:
 best_case

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.046  |  0.046  |  3.656  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.012  |  0.001  | -0.012  |
|           TNS (ns):| -0.012  |  0.000  | -0.012  |
|    Violating Paths:|    3    |    0    |    3    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.795%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Begin: Collecting metrics
 ----------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary |     0.046 |    0.046 |           |        0 |       76.26 |            |              | 0:00:07  |        4290 |    0 |   0 |
| hold_fixing     |     0.046 |    0.046 |         0 |        0 |       77.80 |            |              | 0:00:03  |        4263 |      |     |
| global_route    |           |          |           |          |             |            |              | 0:00:00  |        4263 |      |     |
| final_summary   |     0.046 |    0.046 |           |        0 |       77.80 |       0.00 |         0.00 | 0:00:07  |        4245 |    0 |   0 |
 ----------------------------------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:00:20, real = 0:00:20, mem = 3276.0M, totSessionCpu=0:20:24 **
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_postcts_hold
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.
*** Message Summary: 0 warning(s), 0 error(s)

*** optDesign #2 [finish] () : cpu/real = 0:00:19.8/0:00:20.6 (1.0), totSession cpu/real = 0:20:23.8/15:02:31.1 (0.0), mem = 4244.8M
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3171.4M, totSessionCpu=0:20:24 **
*** optDesign #3 [begin] () : totSession cpu/real = 0:20:24.5/15:03:00.3 (0.0), mem = 4244.8M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:20:24.5/15:03:00.3 (0.0), mem = 4244.8M
**INFO: User settings:
setExtractRCMode -engine                                       preRoute
setUsefulSkewMode -opt_skew_eco_route                          false
setDelayCalMode -enable_high_fanout                            true
setDelayCalMode -enable_ideal_seq_async_pins                   false
setDelayCalMode -eng_enablePrePlacedFlow                       false
setDelayCalMode -engine                                        aae
setDelayCalMode -ignoreNetLoad                                 false
setDelayCalMode -socv_accuracy_mode                            low
setOptMode -opt_view_pruning_hold_views_active_list            { best_case }
setOptMode -opt_view_pruning_setup_views_active_list           { worst_case }
setOptMode -opt_view_pruning_hold_views_persistent_list        { best_case}
setOptMode -opt_view_pruning_setup_views_persistent_list       { worst_case}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { worst_case}
setOptMode -opt_view_pruning_hold_target_slack_auto_flow       0
setOptMode -opt_drv_margin                                     0
setOptMode -opt_drv_fix_max_cap                                true
setOptMode -opt_drv                                            true
setOptMode -opt_fix_fanout_load                                false
setOptMode -opt_drv_fix_max_tran                               true
setOptMode -opt_resize_flip_flops                              true
setOptMode -opt_preserve_all_sequential                        false
setOptMode -opt_setup_target_slack                             0
setPlaceMode -place_design_floorplan_mode                      false
setAnalysisMode -checkType                                     setup
setAnalysisMode -clkSrcPath                                    true
setAnalysisMode -clockPropagation                              sdcControl
setAnalysisMode -skew                                          true
setAnalysisMode -usefulSkew                                    true
setAnalysisMode -virtualIPO                                    false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 3176.9M, totSessionCpu=0:20:25 **
#optDebug: { P: 90 W: 5201 FE: standard PE: none LDR: 1}
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -opt_skew_eco_route false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4244.8M)
*** InitOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:20:25.3/15:03:01.2 (0.0), mem = 4244.8M
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:20:26 mem=4244.8M ***
*** BuildHoldData #1 [begin] (optDesign #3) : totSession cpu/real = 0:20:25.8/15:03:01.7 (0.0), mem = 4244.8M
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mytop
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3220.61)
*** Calculating scaling factor for min_timing_library libraries using the default operating condition of each library.
Total number of fetched objects 21490
End delay calculation. (MEM=3223.67 CPU=0:00:01.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3223.67 CPU=0:00:02.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:03.0 totSessionCpu=0:20:30 mem=4228.8M)
Done building cte hold timing graph (fixHold) cpu=0:00:04.1 real=0:00:04.0 totSessionCpu=0:20:30 mem=4228.8M ***
Done building hold timer [13472 node(s), 20291 edge(s), 1 view(s)] (fixHold) cpu=0:00:04.6 real=0:00:04.0 totSessionCpu=0:20:30 mem=4244.8M ***
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:05.1 real=0:00:05.0 totSessionCpu=0:20:31 mem=4285.9M ***
OPTC: m4 20.0 50.0 [ 500.0 20.0 50.0 ]
OPTC: view 50.0:500.0 [ 0.0500 ]

*Info: minBufDelay = 66.8 ps, libStdDelay = 36.8 ps, minBufSize = 6840000 (5.0)
*Info: worst delay setup view: worst_case

OptSummary:

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 worst_case
Hold views included:
 best_case

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.046  |  0.046  |  3.656  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.012  |  0.001  | -0.012  |
|           TNS (ns):| -0.012  |  0.000  | -0.012  |
|    Violating Paths:|    3    |    0    |    3    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.795%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 3222.6M, totSessionCpu=0:20:33 **
*** BuildHoldData #1 [finish] (optDesign #3) : cpu/real = 0:00:07.1/0:00:07.2 (1.0), totSession cpu/real = 0:20:32.9/15:03:08.8 (0.0), mem = 4289.7M
*** HoldOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:20:32.9/15:03:08.8 (0.0), mem = 4289.7M
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
*info: Run optDesign holdfix with 1 thread.
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:07.6 real=0:00:07.0 totSessionCpu=0:20:33 mem=4289.7M density=77.795% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+----------+----------+--------+-----------+----------------+---------+------------+---------+
|Iter| Hold WNS | Hold TNS |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+----------+----------+--------+-----------+----------------+---------+------------+---------+
|   0|    -0.012|     -0.01|       2|          0|       0(     0)|   77.80%|   0:00:00.0|  4289.7M|
|   1|    -0.012|     -0.01|       2|          0|       0(     0)|   77.80%|   0:00:00.0|  4289.7M|
+----+----------+----------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+----------+----------+--------+-----------+----------------+---------+------------+---------+
|Iter| Hold WNS | Hold TNS |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+----------+----------+--------+-----------+----------------+---------+------------+---------+
|   0|    -0.012|     -0.01|       2|          0|       0(     0)|   77.80%|   0:00:00.0|  4289.7M|
|   1|     0.000|      0.00|       0|          2|       0(     0)|   77.80%|   0:00:00.0|  4307.8M|
+----+----------+----------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 2 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)
OptDebug: End of Hold Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |3.656|0.000|
|reg2reg   |0.046|0.000|
|HEPG      |0.046|0.000|
|All Paths |0.046|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finished Core Fixing (fixHold) cpu=0:00:08.1 real=0:00:08.0 totSessionCpu=0:20:34 mem=4262.8M density=77.801% ***

*info:
*info: Added a total of 2 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            2 cells of type 'CLKBUFX2' used

*** Starting refinePlace (0:20:34 mem=4278.8M) ***
Total net bbox length = 3.648e+05 (1.539e+05 2.109e+05) (ext = 3.182e+03)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 4262.8MB
Summary Report:
Instances move: 0 (out of 14543 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 3.648e+05 (1.539e+05 2.109e+05) (ext = 3.182e+03)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 4262.8MB
*** Finished refinePlace (0:20:34 mem=4262.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (4262.8M) ***

*** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=4262.8M) ***
Capturing unweighted ref hold timing for Post CTS hold recovery....
*** Finish Post CTS Hold Fixing (cpu=0:00:08.6 real=0:00:08.0 totSessionCpu=0:20:34 mem=4262.8M density=77.801%) ***
**INFO: total 309 insts, 300 nets marked don't touch
**INFO: total 309 insts, 300 nets marked don't touch DB property
**INFO: total 309 insts, 300 nets unmarked don't touch
*** HoldOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:20:34.6/15:03:10.6 (0.0), mem = 4262.8M
*** Steiner Routed Nets: 2.457%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt_HOLD: max_tran 0 => 0, max_cap 0 => 0 (threshold 10) - Skip drv recovery
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.0194
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization

Active setup views:
 worst_case
  Dominating endpoints: 0
  Dominating TNS: -0.000

OPTC: user 20.0
OPTC: user 20.0
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 5566 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 5566
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 1
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 1067
[NR-eGR] Read 21490 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 21489
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 21489 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.951793e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        11( 0.05%)   ( 0.05%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        11( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 4.03 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.26 sec, Real: 0.27 sec, Curr Mem: 4.01 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 3256.5M, totSessionCpu=0:20:36 **
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mytop
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3295.71)
*** Calculating scaling factor for min_timing_library libraries using the default operating condition of each library.
Total number of fetched objects 21492
End delay calculation. (MEM=3299.79 CPU=0:00:01.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3299.79 CPU=0:00:02.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:02.0 totSessionCpu=0:20:39 mem=4228.8M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mytop
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3291.76)
*** Calculating scaling factor for max_timing_library libraries using the default operating condition of each library.
Total number of fetched objects 21492
End delay calculation. (MEM=3295.46 CPU=0:00:01.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3295.46 CPU=0:00:02.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:03.0 totSessionCpu=0:20:42 mem=4228.8M)

OptSummary:

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 worst_case 
Hold views included:
 best_case

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.046  |  0.046  |  3.656  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  |  0.001  | -0.000  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    0    |    1    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.801%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Begin: Collecting metrics
 ----------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary |     0.046 |    0.046 |           |        0 |       77.80 |            |              | 0:00:07  |        4290 |    0 |   0 |
| hold_fixing     |     0.046 |    0.046 |         0 |        0 |       77.80 |            |              | 0:00:02  |        4263 |      |     |
| global_route    |           |          |           |          |             |            |              | 0:00:00  |        4263 |      |     |
| final_summary   |     0.046 |    0.046 |           |        0 |       77.80 |       0.00 |         0.00 | 0:00:07  |        4245 |    0 |   0 |
 ----------------------------------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:00:18, real = 0:00:19, mem = 3282.6M, totSessionCpu=0:20:43 **
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_postcts_hold
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.
*** Message Summary: 0 warning(s), 0 error(s)

*** optDesign #3 [finish] () : cpu/real = 0:00:18.3/0:00:19.0 (1.0), totSession cpu/real = 0:20:42.7/15:03:19.3 (0.0), mem = 4244.8M
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -timingDebugReport -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix mytop_preCTS -outDir timingReports
*** timeDesign #5 [begin] () : totSession cpu/real = 0:20:43.7/15:04:13.1 (0.0), mem = 4244.8M
INFO: setAnalysisMode clockPropagation sdcControl -> forcedIdeal
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4235.3M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mytop
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3183.14)
Total number of fetched objects 21492
End delay calculation. (MEM=3191.54 CPU=0:00:01.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3191.54 CPU=0:00:02.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.6 real=0:00:03.0 totSessionCpu=0:20:47 mem=4228.8M)
Generating machine readable timing report  timingReports/mytop_preCTS.btarpt.gz

OptSummary:

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.057  |  0.057  |  3.656  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.801%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 3.41 sec
Total Real time: 4.0 sec
Total Memory Usage: 4252.816406 Mbytes
*** timeDesign #5 [finish] () : cpu/real = 0:00:03.4/0:00:03.7 (0.9), totSession cpu/real = 0:20:47.1/15:04:16.8 (0.0), mem = 4252.8M
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -timingDebugReport -preCTS -hold -pathReports -slackReports -numPaths 50 -prefix mytop_preCTS -outDir timingReports
*** timeDesign #6 [begin] () : totSession cpu/real = 0:20:47.2/15:04:22.8 (0.0), mem = 4252.8M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4243.3M)
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mytop
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3185.49)
*** Calculating scaling factor for min_timing_library libraries using the default operating condition of each library.
Total number of fetched objects 21492
End delay calculation. (MEM=3194.11 CPU=0:00:01.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3194.11 CPU=0:00:02.1 REAL=0:00:02.0)
Turning on fast DC mode.
*** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:03.0 totSessionCpu=0:20:50 mem=4228.8M)
Generating machine readable timing report  timingReports/mytop_preCTS_hold.btarpt.gz

OptSummary:

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 best_case 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  |  0.001  | -0.000  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    0    |    1    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

Density: 77.801%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 3.0 sec
Total Real time: 3.0 sec
Total Memory Usage: 4227.300781 Mbytes
*** timeDesign #6 [finish] () : cpu/real = 0:00:03.0/0:00:03.0 (1.0), totSession cpu/real = 0:20:50.2/15:04:25.8 (0.0), mem = 4227.3M
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -timingDebugReport -preCTS -hold -pathReports -slackReports -numPaths 50 -prefix mytop_preCTS -outDir timingReports
*** timeDesign #7 [begin] () : totSession cpu/real = 0:20:50.6/15:04:48.1 (0.0), mem = 4227.3M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4227.3M)
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mytop
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3187.06)
*** Calculating scaling factor for min_timing_library libraries using the default operating condition of each library.
Total number of fetched objects 21492
End delay calculation. (MEM=3198.07 CPU=0:00:01.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3198.07 CPU=0:00:02.1 REAL=0:00:02.0)
Turning on fast DC mode.
*** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:03.0 totSessionCpu=0:20:53 mem=4228.8M)
Generating machine readable timing report  timingReports/mytop_preCTS_hold.btarpt.gz

OptSummary:

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 best_case 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  |  0.001  | -0.000  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    0    |    1    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

Density: 77.801%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 2.95 sec
Total Real time: 3.0 sec
Total Memory Usage: 4227.300781 Mbytes
*** timeDesign #7 [finish] () : cpu/real = 0:00:03.0/0:00:03.0 (1.0), totSession cpu/real = 0:20:53.5/15:04:51.1 (0.0), mem = 4227.3M
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3153.5M, totSessionCpu=0:20:54 **
*** optDesign #4 [begin] () : totSession cpu/real = 0:20:53.8/15:05:02.0 (0.0), mem = 4227.3M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:20:53.8/15:05:02.0 (0.0), mem = 4227.3M
**INFO: User settings:
setExtractRCMode -engine                                       preRoute
setUsefulSkewMode -opt_skew_eco_route                          false
setDelayCalMode -enable_high_fanout                            true
setDelayCalMode -enable_ideal_seq_async_pins                   false
setDelayCalMode -eng_enablePrePlacedFlow                       false
setDelayCalMode -engine                                        aae
setDelayCalMode -ignoreNetLoad                                 false
setDelayCalMode -socv_accuracy_mode                            low
setOptMode -opt_view_pruning_setup_views_active_list           { worst_case }
setOptMode -opt_view_pruning_setup_views_persistent_list       { worst_case}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { worst_case}
setOptMode -opt_drv_margin                                     0
setOptMode -opt_drv_fix_max_cap                                true
setOptMode -opt_drv                                            true
setOptMode -opt_fix_fanout_load                                false
setOptMode -opt_drv_fix_max_tran                               true
setOptMode -opt_resize_flip_flops                              true
setOptMode -opt_preserve_all_sequential                        false
setOptMode -opt_setup_target_slack                             0
setPlaceMode -place_design_floorplan_mode                      false
setAnalysisMode -checkType                                     setup
setAnalysisMode -clkSrcPath                                    true
setAnalysisMode -clockPropagation                              forcedIdeal
setAnalysisMode -skew                                          true
setAnalysisMode -usefulSkew                                    true
setAnalysisMode -virtualIPO                                    false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
Turning off fast DC mode.
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 3178.4M, totSessionCpu=0:20:54 **
#optDebug: { P: 90 W: 4201 FE: standard PE: none LDR: 1}
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -opt_skew_eco_route false
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4243.3M)
*** InitOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:20:54.7/15:05:02.9 (0.0), mem = 4243.3M
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:20:55 mem=4243.3M ***
*** BuildHoldData #1 [begin] (optDesign #4) : totSession cpu/real = 0:20:55.2/15:05:03.4 (0.0), mem = 4243.3M
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mytop
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3198.41)
*** Calculating scaling factor for min_timing_library libraries using the default operating condition of each library.
Total number of fetched objects 21492
End delay calculation. (MEM=3206.6 CPU=0:00:01.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3206.6 CPU=0:00:02.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.3 real=0:00:02.0 totSessionCpu=0:20:58 mem=4228.8M)

Active hold views:
 best_case
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:03.0 real=0:00:04.0 totSessionCpu=0:20:58 mem=4244.8M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:03.2 real=0:00:04.0 totSessionCpu=0:20:58 mem=4244.8M ***
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mytop
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3211.81)
*** Calculating scaling factor for max_timing_library libraries using the default operating condition of each library.
Total number of fetched objects 21492
End delay calculation. (MEM=3215.55 CPU=0:00:01.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3215.55 CPU=0:00:02.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:03.3 real=0:00:03.0 totSessionCpu=0:21:02 mem=4244.8M)
Done building cte setup timing graph (fixHold) cpu=0:00:06.9 real=0:00:07.0 totSessionCpu=0:21:02 mem=4244.8M ***
OPTC: m4 20.0 50.0 [ 500.0 20.0 50.0 ]
OPTC: view 50.0:500.0 [ 0.0500 ]

*Info: minBufDelay = 66.8 ps, libStdDelay = 36.8 ps, minBufSize = 6840000 (5.0)
*Info: worst delay setup view: worst_case

OptSummary:

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 worst_case
Hold views included:
 best_case

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.046  |  0.046  |  3.656  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  |  0.001  | -0.000  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    0    |    1    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.801%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 3201.3M, totSessionCpu=0:21:04 **
*** BuildHoldData #1 [finish] (optDesign #4) : cpu/real = 0:00:08.8/0:00:08.9 (1.0), totSession cpu/real = 0:21:04.0/15:05:12.3 (0.0), mem = 4244.8M
*** HoldOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:21:04.0/15:05:12.3 (0.0), mem = 4244.8M
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
*info: Run optDesign holdfix with 1 thread.
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 1 insts, 1 nets marked don't touch
**INFO: total 1 insts, 1 nets marked don't touch DB property
**INFO: total 1 insts, 1 nets unmarked don't touch
*** HoldOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:21:04.5/15:05:12.9 (0.0), mem = 4244.8M

Active setup views:
 worst_case
  Dominating endpoints: 0
  Dominating TNS: -0.000

OPTC: user 20.0
OPTC: user 20.0
[NR-eGR] Started Early Global Route ( Curr Mem: 4.00 MB )
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 4.00 MB )
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 5566 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 5566
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 1
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 1067
[NR-eGR] Read 21490 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 21489
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 21489 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.951793e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        11( 0.05%)   ( 0.05%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        11( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 4.02 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 4.00 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 3304.9M, totSessionCpu=0:21:05 **
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mytop
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3345.32)
*** Calculating scaling factor for min_timing_library libraries using the default operating condition of each library.
Total number of fetched objects 21492
End delay calculation. (MEM=3346.95 CPU=0:00:01.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3346.95 CPU=0:00:02.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:02.0 totSessionCpu=0:21:09 mem=4228.8M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph

OptSummary:

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 worst_case 
Hold views included:
 best_case

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.046  |  0.046  |  3.656  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  |  0.001  | -0.000  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    0    |    1    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.801%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Begin: Collecting metrics
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS               | TNS | Density (%) | Hotspot                   | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)    |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+-------+-----+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary |     0.046 | 0.046 |   0 |       77.80 |            |              | 0:00:09  |        4245 |    0 |   0 |
| hold_fixing     |           |       |     |             |            |              | 0:00:01  |        4245 |      |     |
| final_summary   |     0.046 | 0.046 |   0 |       77.80 |       0.00 |         0.00 | 0:00:06  |        4290 |    0 |   0 |
 --------------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:00:16, real = 0:00:17, mem = 3337.0M, totSessionCpu=0:21:10 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_postcts_hold
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
*** Message Summary: 2 warning(s), 0 error(s)

*** optDesign #4 [finish] () : cpu/real = 0:00:16.7/0:00:17.4 (1.0), totSession cpu/real = 0:21:10.5/15:05:19.5 (0.0), mem = 4289.7M
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -timingDebugReport -preCTS -hold -pathReports -slackReports -numPaths 50 -prefix mytop_preCTS -outDir timingReports
*** timeDesign #8 [begin] () : totSession cpu/real = 0:21:10.8/15:05:38.6 (0.0), mem = 4289.7M
INFO: setAnalysisMode clockPropagation sdcControl -> forcedIdeal
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4280.2M)
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mytop
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3188.8)
*** Calculating scaling factor for min_timing_library libraries using the default operating condition of each library.
Total number of fetched objects 21492
End delay calculation. (MEM=3195.84 CPU=0:00:01.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3195.84 CPU=0:00:02.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.6 real=0:00:03.0 totSessionCpu=0:21:14 mem=4228.8M)
Generating machine readable timing report  timingReports/mytop_preCTS_hold.btarpt.gz

OptSummary:

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 best_case 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  |  0.001  | -0.000  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    0    |    1    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

Density: 77.801%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 3.08 sec
Total Real time: 3.0 sec
Total Memory Usage: 4227.300781 Mbytes
*** timeDesign #8 [finish] () : cpu/real = 0:00:03.1/0:00:03.1 (1.0), totSession cpu/real = 0:21:13.9/15:05:41.7 (0.0), mem = 4227.3M
<CMD> getDesignMode -user -bottomRoutingLayer
<CMD> getDesignMode -user -topRoutingLayer
<CMD> setNanoRouteMode -quiet -drouteFixAntenna 1
<CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 0
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 0
<CMD> setNanoRouteMode -quiet -routeWithEco 0
<CMD> setNanoRouteMode -quiet -routeWithLithoDriven 0
<CMD> setNanoRouteMode -quiet -droutePostRouteLithoRepair 0
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -drouteAutoStop 1
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 0
<CMD> getDesignMode -quiet -topRoutingLayer
<CMD> getDesignMode -quiet -bottomRoutingLayer
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> routeDesign -globalDetail -viaOpt -wireOpt
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3152.48 (MB), peak = 3458.95 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
**INFO: User settings:
setNanoRouteMode -route_detail_auto_stop                       true
setNanoRouteMode -route_detail_fix_antenna                     true
setNanoRouteMode -route_detail_post_route_litho_repair         false
setNanoRouteMode -route_route_side                             front
setNanoRouteMode -route_extract_third_party_compatible         false
setNanoRouteMode -route_global_exp_timing_driven_std_delay     38.8
setNanoRouteMode -route_exp_dont_invoke_reclaim_antenna_diode  true
setNanoRouteMode -route_antenna_diode_insertion                false
setNanoRouteMode -route_selected_net_only                      false
setNanoRouteMode -route_with_eco                               false
setNanoRouteMode -route_with_litho_driven                      false
setNanoRouteMode -route_with_si_driven                         true
setNanoRouteMode -route_with_timing_driven                     false
setExtractRCMode -engine                                       preRoute
setDelayCalMode -enable_high_fanout                            true
setDelayCalMode -enable_ideal_seq_async_pins                   false
setDelayCalMode -eng_enablePrePlacedFlow                       false
setDelayCalMode -engine                                        aae
setDelayCalMode -ignoreNetLoad                                 false
setDelayCalMode -socv_accuracy_mode                            low
setSIMode -separate_delta_delay_on_data                        true

#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=4227.3M, init mem=4227.3M)
*info: Placed = 14543         
*info: Unplaced = 0           
Placement Density:77.80%(49556/63697)
Placement Density (including fixed std cells):77.80%(49556/63697)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=4227.3M)

changeUseClockNetStatus Option :  -ignoreSkipRoutingNets -noFixedNetWires 
*** Changed status on (1) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=4227.3M) ***

globalDetailRoute

#Start globalDetailRoute on Mon Sep 22 09:26:47 2025
#
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#NanoRoute Version 23.34-s088_1 NR250219-0822/23_14-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Total number of trivial nets (e.g. < 2 pins) = 967 (skipped).
#Total number of routable nets = 21490.
#Total number of nets in the design = 22457.
#21490 routable nets do not have any wires.
#21490 nets will be global routed.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Mon Sep 22 09:26:47 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
#shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=11(Metal11)
#pin_access_rlayer=2(Metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3164.23 (MB), peak = 3458.95 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3187.23 (MB), peak = 3458.95 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Finished routing data preparation on Mon Sep 22 09:26:50 2025
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 34.19 (MB)
#Total memory = 3187.23 (MB)
#Peak memory = 3458.95 (MB)
#
#
#Start global routing on Mon Sep 22 09:26:50 2025
#
#
#Start global routing initialization on Mon Sep 22 09:26:50 2025
#
#Number of eco nets is 1
#
#Start global routing data preparation on Mon Sep 22 09:26:50 2025
#
#Start routing resource analysis on Mon Sep 22 09:26:50 2025
#
#Routing resource analysis is done on Mon Sep 22 09:26:50 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         128        1227        8190    83.91%
#  Metal2         V        1286          11        8190     0.00%
#  Metal3         H        1348           7        8190     0.00%
#  Metal4         V        1286          11        8190     0.00%
#  Metal5         H        1348           7        8190     0.00%
#  Metal6         V        1287          10        8190     0.00%
#  Metal7         H        1348           7        8190     0.00%
#  Metal8         V        1287          10        8190     0.00%
#  Metal9         H        1341          14        8190     0.00%
#  Metal10        V         408         110        8190     0.00%
#  Metal11        H         534           8        8190     0.00%
#  --------------------------------------------------------------
#  Total                  11602      10.82%       90090     7.63%
#
#
#
#
#Global routing data preparation is done on Mon Sep 22 09:26:50 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3188.73 (MB), peak = 3458.95 (MB)
#
#
#Global routing initialization is done on Mon Sep 22 09:26:50 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3190.23 (MB), peak = 3458.95 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3203.73 (MB), peak = 3458.95 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3238.25 (MB), peak = 3458.95 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3238.52 (MB), peak = 3458.95 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 967 (skipped).
#Total number of routable nets = 21490.
#Total number of nets in the design = 22457.
#
#21490 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default           21490  
#-----------------------------
#        Total           21490  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default           21490  
#-----------------------------
#        Total           21490  
#-----------------------------
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  Metal1        0(0.00%)   (0.00%)
#  Metal2        0(0.00%)   (0.00%)
#  Metal3        0(0.00%)   (0.00%)
#  Metal4        0(0.00%)   (0.00%)
#  Metal5        0(0.00%)   (0.00%)
#  Metal6        0(0.00%)   (0.00%)
#  Metal7        0(0.00%)   (0.00%)
#  Metal8        0(0.00%)   (0.00%)
#  Metal9        0(0.00%)   (0.00%)
#  Metal10       0(0.00%)   (0.00%)
#  Metal11       0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal1(H)    |              1.00 |              2.00 |   129.96   109.44   136.80   116.28 |
[hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (Metal1)     1.00 | (Metal1)     2.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#
#  Routing Statistics
#
#----------------+-----------+-------+
#  Layer         | Length(um)|   Vias|
#----------------+-----------+-------+
#  Poly ( 0H)    |          0|      0|
#  Metal1 ( 1H)  |        693|  53826|
#  Metal2 ( 2V)  |      75510|  37275|
#  Metal3 ( 3H)  |      97767|  11377|
#  Metal4 ( 4V)  |      95349|   5787|
#  Metal5 ( 5H)  |      68440|   2248|
#  Metal6 ( 6V)  |      47555|    226|
#  Metal7 ( 7H)  |       3833|      4|
#  Metal8 ( 8V)  |         86|      0|
#  Metal9 ( 9H)  |          0|      0|
#  Metal10 (10V) |          0|      0|
#  Metal11 (11H) |          0|      0|
#----------------+-----------+-------+
#  Total         |     389233| 110743|
#----------------+-----------+-------+
#
# Total half perimeter of net bounding box: 397349 um.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 52.04 (MB)
#Total memory = 3239.27 (MB)
#Peak memory = 3458.95 (MB)
#
#Finished global routing on Mon Sep 22 09:26:56 2025
#
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3238.20 (MB), peak = 3458.95 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start Track Assignment.
#Done with 24256 horizontal wires in 3 hboxes and 24841 vertical wires in 3 hboxes.
#Done with 5993 horizontal wires in 3 hboxes and 6043 vertical wires in 3 hboxes.
#Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1       701.73 	  0.01%  	  0.00% 	  0.00%
# Metal2     74303.67 	  0.09%  	  0.00% 	  0.00%
# Metal3     95074.31 	  0.16%  	  0.00% 	  0.00%
# Metal4     94996.90 	  0.03%  	  0.00% 	  0.00%
# Metal5     68410.40 	  0.02%  	  0.00% 	  0.00%
# Metal6     47610.49 	  0.01%  	  0.00% 	  0.00%
# Metal7      3850.20 	  0.00%  	  0.00% 	  0.00%
# Metal8        85.28 	  0.00%  	  0.00% 	  0.00%
# Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
# Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      385032.99  	  0.07% 	  0.00% 	  0.00%
#Complete Track Assignment.
#
#  Routing Statistics
#
#----------------+-----------+-------+
#  Layer         | Length(um)|   Vias|
#----------------+-----------+-------+
#  Poly ( 0H)    |          0|      0|
#  Metal1 ( 1H)  |        700|  53826|
#  Metal2 ( 2V)  |      74390|  37275|
#  Metal3 ( 3H)  |      95337|  11377|
#  Metal4 ( 4V)  |      95106|   5787|
#  Metal5 ( 5H)  |      68332|   2248|
#  Metal6 ( 6V)  |      47566|    226|
#  Metal7 ( 7H)  |       3841|      4|
#  Metal8 ( 8V)  |         85|      0|
#  Metal9 ( 9H)  |          0|      0|
#  Metal10 (10V) |          0|      0|
#  Metal11 (11H) |          0|      0|
#----------------+-----------+-------+
#  Total         |     385356| 110743|
#----------------+-----------+-------+
#
# Total half perimeter of net bounding box: 397349 um.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3238.20 (MB), peak = 3458.95 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = 85.16 (MB)
#Total memory = 3238.20 (MB)
#Peak memory = 3458.95 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 114
#
#  By Layer and Type:
#
#---------+-------+-------+------+-------+
#  -      | MetSpc| EOLSpc| Short| Totals|
#---------+-------+-------+------+-------+
#  Metal1 |      0|      3|    63|     66|
#  Metal2 |      1|      0|    47|     48|
#  Totals |      1|      3|   110|    114|
#---------+-------+-------+------+-------+
#
#8013 out of 14543 instances (55.1%) need to be verified(marked ipoed), dirty area = 42.9%.
#   number of violations = 114
#
#  By Layer and Type:
#
#---------+-------+-------+------+-------+
#  -      | MetSpc| EOLSpc| Short| Totals|
#---------+-------+-------+------+-------+
#  Metal1 |      0|      3|    63|     66|
#  Metal2 |      1|      0|    47|     48|
#  Totals |      1|      3|   110|    114|
#---------+-------+-------+------+-------+
#
#cpu time = 00:00:44, elapsed time = 00:00:44, memory = 3236.02 (MB), peak = 3458.95 (MB)
#start 1st optimization iteration ...
#   number of violations = 26
#
#  By Layer and Type:
#
#---------+-------+------+-------+
#  -      | MetSpc| Short| Totals|
#---------+-------+------+-------+
#  Metal1 |      0|     0|      0|
#  Metal2 |      1|    24|     25|
#  Metal3 |      1|     0|      1|
#  Totals |      2|    24|     26|
#---------+-------+------+-------+
#
#    number of process antenna violations = 3
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3241.49 (MB), peak = 3458.95 (MB)
#start 2nd optimization iteration ...
#   number of violations = 23
#
#  By Layer and Type:
#
#---------+-------+------+-------+
#  -      | MetSpc| Short| Totals|
#---------+-------+------+-------+
#  Metal1 |      0|     0|      0|
#  Metal2 |      2|    21|     23|
#  Totals |      2|    21|     23|
#---------+-------+------+-------+
#
#    number of process antenna violations = 3
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3239.83 (MB), peak = 3458.95 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 3
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3239.56 (MB), peak = 3458.95 (MB)
#Complete Detail Routing.
#
#  Routing Statistics
#
#----------------+-----------+-------+
#  Layer         | Length(um)|   Vias|
#----------------+-----------+-------+
#  Poly ( 0H)    |          0|      0|
#  Metal1 ( 1H)  |       3204|  56174|
#  Metal2 ( 2V)  |      84683|  43815|
#  Metal3 ( 3H)  |     102232|  13309|
#  Metal4 ( 4V)  |     102095|   5807|
#  Metal5 ( 5H)  |      63893|   2279|
#  Metal6 ( 6V)  |      46949|    235|
#  Metal7 ( 7H)  |       3848|      4|
#  Metal8 ( 8V)  |         93|      0|
#  Metal9 ( 9H)  |          0|      0|
#  Metal10 (10V) |          0|      0|
#  Metal11 (11H) |          0|      0|
#----------------+-----------+-------+
#  Total         |     406997| 121623|
#----------------+-----------+-------+
#
# Total half perimeter of net bounding box: 397349 um.
#Total number of DRC violations = 0
#Cpu time = 00:00:49
#Elapsed time = 00:00:49
#Increased memory = 1.36 (MB)
#Total memory = 3239.56 (MB)
#Peak memory = 3458.95 (MB)
#
#start routing for process antenna violation fix ...
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#- start antenna fix number of process antenna vio = 1.
#- start antenna fix number of net violated process antenna rule = 1.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3241.24 (MB), peak = 3458.95 (MB)
#
#
#  Routing Statistics
#
#----------------+-----------+-------+
#  Layer         | Length(um)|   Vias|
#----------------+-----------+-------+
#  Poly ( 0H)    |          0|      0|
#  Metal1 ( 1H)  |       3204|  56174|
#  Metal2 ( 2V)  |      84683|  43815|
#  Metal3 ( 3H)  |     102232|  13309|
#  Metal4 ( 4V)  |     102090|   5809|
#  Metal5 ( 5H)  |      63893|   2281|
#  Metal6 ( 6V)  |      46955|    235|
#  Metal7 ( 7H)  |       3848|      4|
#  Metal8 ( 8V)  |         93|      0|
#  Metal9 ( 9H)  |          0|      0|
#  Metal10 (10V) |          0|      0|
#  Metal11 (11H) |          0|      0|
#----------------+-----------+-------+
#  Total         |     406997| 121627|
#----------------+-----------+-------+
#
# Total half perimeter of net bounding box: 397349 um.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#
#  Routing Statistics
#
#----------------+-----------+-------+
#  Layer         | Length(um)|   Vias|
#----------------+-----------+-------+
#  Poly ( 0H)    |          0|      0|
#  Metal1 ( 1H)  |       3204|  56174|
#  Metal2 ( 2V)  |      84683|  43815|
#  Metal3 ( 3H)  |     102232|  13309|
#  Metal4 ( 4V)  |     102090|   5809|
#  Metal5 ( 5H)  |      63893|   2281|
#  Metal6 ( 6V)  |      46955|    235|
#  Metal7 ( 7H)  |       3848|      4|
#  Metal8 ( 8V)  |         93|      0|
#  Metal9 ( 9H)  |          0|      0|
#  Metal10 (10V) |          0|      0|
#  Metal11 (11H) |          0|      0|
#----------------+-----------+-------+
#  Total         |     406997| 121627|
#----------------+-----------+-------+
#
# Total half perimeter of net bounding box: 397349 um.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3239.55 (MB), peak = 3458.95 (MB)
#CELL_VIEW mytop,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Sep 22 09:27:54 2025
#
#
#Start Post Route Wire Spread.
#Done with 7693 horizontal wires in 6 hboxes and 8245 vertical wires in 6 hboxes.
#Complete Post Route Wire Spread.
#
#
#  Routing Statistics
#
#----------------+-----------+-------+
#  Layer         | Length(um)|   Vias|
#----------------+-----------+-------+
#  Poly ( 0H)    |          0|      0|
#  Metal1 ( 1H)  |       3255|  56174|
#  Metal2 ( 2V)  |      85482|  43815|
#  Metal3 ( 3H)  |     104187|  13309|
#  Metal4 ( 4V)  |     103994|   5809|
#  Metal5 ( 5H)  |      64678|   2281|
#  Metal6 ( 6V)  |      47277|    235|
#  Metal7 ( 7H)  |       3851|      4|
#  Metal8 ( 8V)  |         93|      0|
#  Metal9 ( 9H)  |          0|      0|
#  Metal10 (10V) |          0|      0|
#  Metal11 (11H) |          0|      0|
#----------------+-----------+-------+
#  Total         |     412818| 121627|
#----------------+-----------+-------+
#
# Total half perimeter of net bounding box: 397349 um.
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 3241.84 (MB), peak = 3458.95 (MB)
#CELL_VIEW mytop,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 3234.97 (MB), peak = 3458.95 (MB)
#CELL_VIEW mytop,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#
#  Routing Statistics
#
#----------------+-----------+-------+
#  Layer         | Length(um)|   Vias|
#----------------+-----------+-------+
#  Poly ( 0H)    |          0|      0|
#  Metal1 ( 1H)  |       3255|  56174|
#  Metal2 ( 2V)  |      85482|  43815|
#  Metal3 ( 3H)  |     104187|  13309|
#  Metal4 ( 4V)  |     103994|   5809|
#  Metal5 ( 5H)  |      64678|   2281|
#  Metal6 ( 6V)  |      47277|    235|
#  Metal7 ( 7H)  |       3851|      4|
#  Metal8 ( 8V)  |         93|      0|
#  Metal9 ( 9H)  |          0|      0|
#  Metal10 (10V) |          0|      0|
#  Metal11 (11H) |          0|      0|
#----------------+-----------+-------+
#  Total         |     412818| 121627|
#----------------+-----------+-------+
#
# Total half perimeter of net bounding box: 397349 um.
#detailRoute Statistics:
#Cpu time = 00:01:02
#Elapsed time = 00:01:02
#Increased memory = -3.23 (MB)
#Total memory = 3234.97 (MB)
#Peak memory = 3458.95 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:14
#Elapsed time = 00:01:14
#Increased memory = 63.50 (MB)
#Total memory = 3216.58 (MB)
#Peak memory = 3458.95 (MB)
#Number of warnings = 22
#Total number of warnings = 135
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Sep 22 09:28:01 2025
#
#Default setup view is reset to worst_case.

detailRoute

#Start detailRoute on Mon Sep 22 09:28:01 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#NanoRoute Version 23.34-s088_1 NR250219-0822/23_14-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Mon Sep 22 09:28:02 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
#shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=11(Metal11)
#pin_access_rlayer=2(Metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3204.77 (MB), peak = 3458.95 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3216.02 (MB), peak = 3458.95 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Start Post Route wire spreading..
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Sep 22 09:28:04 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Start Post Route Wire Spread.
#Done with 554 horizontal wires in 6 hboxes and 898 vertical wires in 6 hboxes.
#Complete Post Route Wire Spread.
#
#
#  Routing Statistics
#
#----------------+-----------+-------+
#  Layer         | Length(um)|   Vias|
#----------------+-----------+-------+
#  Poly ( 0H)    |          0|      0|
#  Metal1 ( 1H)  |       3256|  56174|
#  Metal2 ( 2V)  |      85514|  43815|
#  Metal3 ( 3H)  |     104310|  13309|
#  Metal4 ( 4V)  |     104186|   5809|
#  Metal5 ( 5H)  |      64723|   2281|
#  Metal6 ( 6V)  |      47290|    235|
#  Metal7 ( 7H)  |       3851|      4|
#  Metal8 ( 8V)  |         93|      0|
#  Metal9 ( 9H)  |          0|      0|
#  Metal10 (10V) |          0|      0|
#  Metal11 (11H) |          0|      0|
#----------------+-----------+-------+
#  Total         |     413223| 121627|
#----------------+-----------+-------+
#
# Total half perimeter of net bounding box: 397349 um.
#   number of violations = 0
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3216.96 (MB), peak = 3458.95 (MB)
#CELL_VIEW mytop,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#
#  Routing Statistics
#
#----------------+-----------+-------+
#  Layer         | Length(um)|   Vias|
#----------------+-----------+-------+
#  Poly ( 0H)    |          0|      0|
#  Metal1 ( 1H)  |       3256|  56174|
#  Metal2 ( 2V)  |      85514|  43815|
#  Metal3 ( 3H)  |     104310|  13309|
#  Metal4 ( 4V)  |     104186|   5809|
#  Metal5 ( 5H)  |      64723|   2281|
#  Metal6 ( 6V)  |      47290|    235|
#  Metal7 ( 7H)  |       3851|      4|
#  Metal8 ( 8V)  |         93|      0|
#  Metal9 ( 9H)  |          0|      0|
#  Metal10 (10V) |          0|      0|
#  Metal11 (11H) |          0|      0|
#----------------+-----------+-------+
#  Total         |     413223| 121627|
#----------------+-----------+-------+
#
# Total half perimeter of net bounding box: 397349 um.
#
#detailRoute statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = -5.80 (MB)
#Total memory = 3200.40 (MB)
#Peak memory = 3458.95 (MB)
#Number of warnings = 11
#Total number of warnings = 146
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Mon Sep 22 09:28:07 2025
#
#Default setup view is reset to worst_case.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:01:20, elapsed time = 00:01:21, memory = 3199.41 (MB), peak = 3458.95 (MB)
#
#  Scalability Statistics
#
#----------------------------+---------+-------------+------------+
#  routeDesign               | cpu time| elapsed time| scalability|
#----------------------------+---------+-------------+------------+
#  Pre Callback              | 00:00:00|     00:00:00|         1.0|
#  Post Callback             | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
#  DB Import                 | 00:00:01|     00:00:01|         1.0|
#  DB Export                 | 00:00:01|     00:00:01|         1.0|
#  Cell Pin Access           | 00:00:02|     00:00:02|         1.0|
#  Data Preparation          | 00:00:02|     00:00:02|         1.0|
#  Global Routing            | 00:00:06|     00:00:06|         1.0|
#  Track Assignment          | 00:00:02|     00:00:02|         1.0|
#  Detail Routing            | 00:00:49|     00:00:49|         1.0|
#  Antenna Fixing            | 00:00:03|     00:00:03|         1.0|
#  Post Route Wire Spreading | 00:00:14|     00:00:14|         1.0|
#  Entire Command            | 00:01:20|     00:01:21|         1.0|
#----------------------------+---------+-------------+------------+
#

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   NRIF-95             11  Option setNanoRouteMode -routeTopRouting...
*** Message Summary: 11 warning(s), 0 error(s)

<CMD> setAnalysisMode analysisType onChipVariation

Usage: setAnalysisMode [-help] [-reset] [-aging {true|false}] [-analysisType {single|bcwc|onChipVariation}] [-asyncChecks {async|noAsync|asyncOnly|auto}]
                       [-caseAnalysis {true|false}] [-checkType {setup|hold}] [-clkNetsMarking {beforeConstProp|afterConstProp}] [-clkSrcPath {true|false}]
                       [-clockGatingCheck {true|false}] [-clockPropagation {sdcControl|forcedIdeal|autoDetectClockTree}] [-cppr {both|none|setup|hold}]
                       [-honorActiveLogicView {true|false}] [-honorClockDomains {true|false}] [-log {true|false}] [-multi_input_switching_mode <value>]
                       [-propSlew {true|false}] [-sequentialConstProp {true|false}] [-skew {true|false}] [-slackBalancing {true|false}]
                       [-timeBorrowing {true|false}] [-timing_robustness {true|false}] [-timingEngine {statistical|static|rql}]
                       [-timingSelfLoopsNoSkew {true|false}] [-usefulSkew {true|false}] [-useOutputPinCap {true|false}] [-warn {true|false}] [-socv {true|false} | -aocv {true|false}]

**ERROR: (IMPTCM-48):	"analysisType" is not a legal option for command "setAnalysisMode". Either the current option or an option prior to it is not specified correctly.

<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -timingDebugReport -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix mytop_postRoute -outDir timingReports
Switching SI Aware to true by default in postroute mode   
AAE_INFO: switching setDelayCal -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
*** timeDesign #9 [begin] () : totSession cpu/real = 0:22:47.3/15:19:55.9 (0.0), mem = 3935.3M
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'mytop' of instances=14543 and nets=22457 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design mytop.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: Default_rc_corner
Metal density calculation for erosion effect completed (CPU=0:00:00.1  MEM=3935.3M)
extractDetailRC Option : -outfile /home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3935.3M)
Extracted 10.0009% (CPU Time= 0:00:00.4  MEM= 3975.3M)
Extracted 20.0009% (CPU Time= 0:00:00.5  MEM= 3975.3M)
Extracted 30.0008% (CPU Time= 0:00:00.6  MEM= 3975.3M)
Extracted 40.0008% (CPU Time= 0:00:00.6  MEM= 3975.3M)
Extracted 50.0007% (CPU Time= 0:00:00.7  MEM= 3975.3M)
Extracted 60.0007% (CPU Time= 0:00:00.8  MEM= 3975.3M)
Extracted 70.0006% (CPU Time= 0:00:01.0  MEM= 3975.3M)
Extracted 80.0006% (CPU Time= 0:00:01.1  MEM= 3975.3M)
Extracted 90.0005% (CPU Time= 0:00:01.3  MEM= 3975.3M)
Extracted 100% (CPU Time= 0:00:01.7  MEM= 3975.3M)
Number of Extracted Resistors     : 339286
Number of Extracted Ground Cap.   : 345934
Number of Extracted Coupling Cap. : 632132
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: Default_rc_corner
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 3943.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.3  Real Time: 0:00:02.0  MEM: 3943.301M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=3256.136719 CPU=0:00:00.0 REAL=0:00:00.0) 
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: mytop
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3280.21)
*** Calculating scaling factor for max_timing_library libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Total number of fetched objects 21492
AAE_INFO-618: Total number of nets in the design is 22457,  95.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=3312.5 CPU=0:00:02.8 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=3290.13 CPU=0:00:03.3 REAL=0:00:03.0)
Save waveform /home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/.AAE_3MLyLV/.AAE_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3302.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3302.9M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3292.32)
Glitch Analysis: View worst_case -- Total Number of Nets Skipped = 10. 
Glitch Analysis: View worst_case -- Total Number of Nets Analyzed = 21492. 
Total number of fetched objects 21492
AAE_INFO-618: Total number of nets in the design is 22457,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3308.65 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3308.65 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:04.7 real=0:00:05.0 totSessionCpu=0:22:54 mem=4245.0M)
Generating machine readable timing report  timingReports/mytop_postRoute.btarpt.gz
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Interface

OptSummary:

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.574  |  0.574  |  3.701  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.801%
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 7.96 sec
Total Real time: 8.0 sec
Total Memory Usage: 4325.027344 Mbytes
Reset AAE Options
*** timeDesign #9 [finish] () : cpu/real = 0:00:08.0/0:00:08.2 (1.0), totSession cpu/real = 0:22:55.3/15:20:04.0 (0.0), mem = 4325.0M
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -timingDebugReport -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix mytop_postRoute -outDir timingReports
*** timeDesign #10 [begin] () : totSession cpu/real = 0:22:55.4/15:20:07.5 (0.0), mem = 4325.0M
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'mytop' of instances=14543 and nets=22457 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design mytop.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: Default_rc_corner
Metal density calculation for erosion effect completed (CPU=0:00:00.1  MEM=4325.03M)
extractDetailRC Option : -outfile /home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d -maxResLength 222.222  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 4325.0M)
Extracted 10.0009% (CPU Time= 0:00:00.4  MEM= 4373.0M)
Extracted 20.0009% (CPU Time= 0:00:00.5  MEM= 4373.0M)
Extracted 30.0008% (CPU Time= 0:00:00.5  MEM= 4373.0M)
Extracted 40.0008% (CPU Time= 0:00:00.6  MEM= 4373.0M)
Extracted 50.0007% (CPU Time= 0:00:00.7  MEM= 4373.0M)
Extracted 60.0007% (CPU Time= 0:00:00.8  MEM= 4373.0M)
Extracted 70.0006% (CPU Time= 0:00:00.9  MEM= 4373.0M)
Extracted 80.0006% (CPU Time= 0:00:01.1  MEM= 4373.0M)
Extracted 90.0005% (CPU Time= 0:00:01.3  MEM= 4373.0M)
Extracted 100% (CPU Time= 0:00:01.6  MEM= 4373.0M)
Number of Extracted Resistors     : 339286
Number of Extracted Ground Cap.   : 345934
Number of Extracted Coupling Cap. : 632132
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: Default_rc_corner
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 4341.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.3  Real Time: 0:00:02.0  MEM: 4341.027M)
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: mytop
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3280.73)
*** Calculating scaling factor for min_timing_library libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Total number of fetched objects 21492
AAE_INFO-618: Total number of nets in the design is 22457,  95.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=3292.32 CPU=0:00:02.9 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=3292.32 CPU=0:00:03.2 REAL=0:00:04.0)
Save waveform /home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/.AAE_3MLyLV/.AAE_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3293.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3293.1M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3294.62)
Glitch Analysis: View best_case -- Total Number of Nets Skipped = 12. 
Glitch Analysis: View best_case -- Total Number of Nets Analyzed = 21492. 
Total number of fetched objects 21492
AAE_INFO-618: Total number of nets in the design is 22457,  1.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=3296.87 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3296.87 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:04.4 real=0:00:04.0 totSessionCpu=0:23:02 mem=4245.0M)
Generating machine readable timing report  timingReports/mytop_postRoute_hold.btarpt.gz

OptSummary:

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 best_case 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.012  | -0.003  | -0.012  |
|           TNS (ns):| -0.325  | -0.008  | -0.318  |
|    Violating Paths:|   72    |    6    |   67    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

Density: 77.801%
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 7.16 sec
Total Real time: 7.0 sec
Total Memory Usage: 4227.300781 Mbytes
Reset AAE Options
*** timeDesign #10 [finish] () : cpu/real = 0:00:07.2/0:00:07.1 (1.0), totSession cpu/real = 0:23:02.5/15:20:14.6 (0.0), mem = 4227.3M
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> setDelayCalMode -engine default -siAware true
<CMD> optDesign -postRoute -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3249.8M, totSessionCpu=0:23:03 **
*** optDesign #5 [begin] () : totSession cpu/real = 0:23:03.4/15:20:58.8 (0.0), mem = 4227.3M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:23:03.4/15:20:58.8 (0.0), mem = 4227.3M
**INFO: User settings:
setNanoRouteMode -route_detail_auto_stop                                                  true
setNanoRouteMode -route_detail_fix_antenna                                                true
setNanoRouteMode -route_detail_post_route_litho_repair                                    false
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_timing_driven_std_delay                                38.8
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
setNanoRouteMode -route_antenna_diode_insertion                                           false
setNanoRouteMode -route_selected_net_only                                                 false
setNanoRouteMode -route_with_eco                                                          false
setNanoRouteMode -route_with_litho_driven                                                 false
setNanoRouteMode -route_with_si_driven                                                    true
setNanoRouteMode -route_with_timing_driven                                                false
setExtractRCMode -coupled                                                                 true
setExtractRCMode -engine                                                                  postRoute
setUsefulSkewMode -opt_skew_eco_route                                                     false
setDelayCalMode -enable_high_fanout                                                       true
setDelayCalMode -enable_ideal_seq_async_pins                                              false
setDelayCalMode -eng_enablePrePlacedFlow                                                  false
setDelayCalMode -engine                                                                   aae
setDelayCalMode -ignoreNetLoad                                                            false
setDelayCalMode -SIAware                                                                  true
setDelayCalMode -socv_accuracy_mode                                                       low
setOptMode -opt_view_pruning_setup_views_active_list                                      { worst_case }
setOptMode -opt_view_pruning_setup_views_persistent_list                                  { worst_case}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { worst_case}
setOptMode -opt_drv_margin                                                                0
setOptMode -opt_drv_fix_max_cap                                                           true
setOptMode -opt_drv                                                                       true
setOptMode -opt_fix_fanout_load                                                           false
setOptMode -opt_drv_fix_max_tran                                                          true
setOptMode -opt_resize_flip_flops                                                         true
setOptMode -opt_preserve_all_sequential                                                   false
setOptMode -opt_setup_target_slack                                                        0
setSIMode -separate_delta_delay_on_data                                                   true
setPlaceMode -place_design_floorplan_mode                                                 false
setAnalysisMode -analysisType                                                             onChipVariation
setAnalysisMode -checkType                                                                setup
setAnalysisMode -clkSrcPath                                                               true
setAnalysisMode -clockPropagation                                                         sdcControl
setAnalysisMode -skew                                                                     true
setAnalysisMode -usefulSkew                                                               true
setAnalysisMode -virtualIPO                                                               false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 3275.9M, totSessionCpu=0:23:04 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=4243.3M, init mem=4243.3M)
*info: Placed = 14543         
*info: Unplaced = 0           
Placement Density:77.80%(49556/63697)
Placement Density (including fixed std cells):77.80%(49556/63697)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=4243.3M)
#optDebug: { P: 90 W: 4201 FE: standard PE: none LDR: 1}
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
*** InitOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:23:04.3/15:20:59.7 (0.0), mem = 4243.3M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #1 InitialSummary
Extraction called for design 'mytop' of instances=14543 and nets=22457 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design mytop.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: Default_rc_corner
Metal density calculation for erosion effect completed (CPU=0:00:00.1  MEM=4243.3M)
extractDetailRC Option : -outfile /home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d -maxResLength 222.222  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 4243.3M)
Extracted 10.0009% (CPU Time= 0:00:00.4  MEM= 4283.3M)
Extracted 20.0009% (CPU Time= 0:00:00.5  MEM= 4283.3M)
Extracted 30.0008% (CPU Time= 0:00:00.5  MEM= 4283.3M)
Extracted 40.0008% (CPU Time= 0:00:00.6  MEM= 4283.3M)
Extracted 50.0007% (CPU Time= 0:00:00.7  MEM= 4283.3M)
Extracted 60.0007% (CPU Time= 0:00:00.8  MEM= 4283.3M)
Extracted 70.0006% (CPU Time= 0:00:00.9  MEM= 4283.3M)
Extracted 80.0006% (CPU Time= 0:00:01.1  MEM= 4283.3M)
Extracted 90.0005% (CPU Time= 0:00:01.3  MEM= 4283.3M)
Extracted 100% (CPU Time= 0:00:01.7  MEM= 4283.3M)
Number of Extracted Resistors     : 339286
Number of Extracted Ground Cap.   : 345934
Number of Extracted Coupling Cap. : 632132
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: Default_rc_corner
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 4251.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.3  Real Time: 0:00:02.0  MEM: 4251.301M)
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Cache
**INFO: flowCheckPoint #2 OptimizationHold
GigaOpt Hold Optimizer is used
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:23:07 mem=4323.3M ***
*** BuildHoldData #1 [begin] (optDesign #5) : totSession cpu/real = 0:23:07.3/15:21:02.6 (0.0), mem = 4323.3M
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: mytop
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3317.75)
*** Calculating scaling factor for min_timing_library libraries using the default operating condition of each library.
Total number of fetched objects 21492
AAE_INFO-618: Total number of nets in the design is 22457,  95.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=3329.09 CPU=0:00:02.9 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3329.09 CPU=0:00:03.0 REAL=0:00:03.0)
Save waveform /home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/.AAE_3MLyLV/.AAE_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3330.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3330.6M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3313.26)
Glitch Analysis: View best_case -- Total Number of Nets Skipped = 12. 
Glitch Analysis: View best_case -- Total Number of Nets Analyzed = 21492. 
Total number of fetched objects 21492
AAE_INFO-618: Total number of nets in the design is 22457,  1.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=3318.15 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3318.15 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:04.4 real=0:00:05.0 totSessionCpu=0:23:12 mem=4245.0M)

Active hold views:
 best_case
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:05.0 real=0:00:05.0 totSessionCpu=0:23:12 mem=4261.0M ***
Done building hold timer [14025 node(s), 21386 edge(s), 1 view(s)] (fixHold) cpu=0:00:05.5 real=0:00:05.0 totSessionCpu=0:23:13 mem=4261.0M ***
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: mytop
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3327.57)
*** Calculating scaling factor for max_timing_library libraries using the default operating condition of each library.
Total number of fetched objects 21492
AAE_INFO-618: Total number of nets in the design is 22457,  95.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=3330.24 CPU=0:00:02.7 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=3330.24 CPU=0:00:02.8 REAL=0:00:03.0)
Save waveform /home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/.AAE_3MLyLV/.AAE_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3330.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3330.2M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3321.25)
Glitch Analysis: View worst_case -- Total Number of Nets Skipped = 10. 
Glitch Analysis: View worst_case -- Total Number of Nets Analyzed = 21492. 
Total number of fetched objects 21492
AAE_INFO-618: Total number of nets in the design is 22457,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3327.6 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3327.6 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:05.2 real=0:00:05.0 totSessionCpu=0:23:18 mem=4261.0M)
Done building cte setup timing graph (fixHold) cpu=0:00:11.0 real=0:00:11.0 totSessionCpu=0:23:18 mem=4261.0M ***
OPTC: m4 20.0 50.0 [ 500.0 20.0 50.0 ]
OPTC: view 50.0:500.0 [ 0.0500 ]
Setting latch borrow mode to budget during optimization.
** INFO: Initializing Glitch Interface

*Info: minBufDelay = 66.8 ps, libStdDelay = 36.8 ps, minBufSize = 6840000 (5.0)
*Info: worst delay setup view: worst_case
** INFO: Initializing Glitch Interface

OptSummary:

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 worst_case
Hold views included:
 best_case

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.574  |  0.574  |  3.701  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.012  | -0.003  | -0.012  |
|           TNS (ns):| -0.325  | -0.008  | -0.318  |
|    Violating Paths:|   72    |    6    |   67    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.801%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:16, real = 0:00:16, mem = 3330.6M, totSessionCpu=0:23:20 **
*** BuildHoldData #1 [finish] (optDesign #5) : cpu/real = 0:00:12.7/0:00:12.8 (1.0), totSession cpu/real = 0:23:20.0/15:21:15.4 (0.0), mem = 4261.0M
*** HoldOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:23:20.0/15:21:15.4 (0.0), mem = 4261.0M
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
*info: Run optDesign holdfix with 1 thread.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:13.2 real=0:00:13.0 totSessionCpu=0:23:21 mem=4361.0M density=77.801% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+----------+----------+--------+-----------+----------------+---------+------------+---------+
|Iter| Hold WNS | Hold TNS |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+----------+----------+--------+-----------+----------------+---------+------------+---------+
|   0|    -0.012|     -0.33|      72|          0|       0(     0)|   77.80%|   0:00:00.0|  4361.0M|
|   1|    -0.012|     -0.33|      72|          0|       0(     0)|   77.80%|   0:00:00.0|  4361.0M|
+----+----------+----------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+----------+----------+--------+-----------+----------------+---------+------------+---------+
|Iter| Hold WNS | Hold TNS |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+----------+----------+--------+-----------+----------------+---------+------------+---------+
|   0|    -0.012|     -0.33|      72|          0|       0(     0)|   77.80%|   0:00:00.0|  4361.0M|
|   1|     0.000|      0.00|       0|         48|       5(     0)|   77.92%|   0:00:01.0|  4379.0M|
+----+----------+----------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 48 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)
*info:    Total 5 instances resized for Phase I
*info:        in which 0 FF resizing 
*info:        in which 0 ripple resizing (0.000%)
OptDebug: End of Hold Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |3.710|0.000|
|reg2reg   |0.574|0.000|
|HEPG      |0.574|0.000|
|All Paths |0.574|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finished Core Fixing (fixHold) cpu=0:00:14.0 real=0:00:14.0 totSessionCpu=0:23:21 mem=4387.0M density=77.919% ***

*info:
*info: Added a total of 48 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:           48 cells of type 'CLKBUFX2' used
*info:
*info: Total 5 instances resized
*info:       in which 0 FF resizing
*info:

Capturing unweighted ref hold timing for Post Route hold recovery....
*** Finish Post Route Hold Fixing (cpu=0:00:14.0 real=0:00:14.0 totSessionCpu=0:23:21 mem=4387.0M density=77.919%) ***
**INFO: total 53 insts, 0 nets marked don't touch
**INFO: total 53 insts, 0 nets marked don't touch DB property
**INFO: total 53 insts, 0 nets unmarked don't touch
*** HoldOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:23:21.5/15:21:16.9 (0.0), mem = 4387.0M
**INFO: Skipping refine place as no non-legal commits were detected
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 3439.7M, totSessionCpu=0:23:21 **
** INFO: Initializing Glitch Interface
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4387.04M, totSessionCpu=0:23:22).
**optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 3439.8M, totSessionCpu=0:23:22 **

** INFO: Initializing Glitch Interface
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:23:22 mem=4387.0M) ***
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 4363.0MB
Summary Report:
Instances move: 0 (out of 14591 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 4363.0MB
*** Finished refinePlace (0:23:22 mem=4363.0M) ***
** INFO: Initializing Glitch Interface

OptSummary:

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.574  |  0.574  |  3.710  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.919%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:19, real = 0:00:19, mem = 3439.9M, totSessionCpu=0:23:22 **
**INFO: flowCheckPoint #3 GlobalDetailRoute
** INFO Cleaning up Glitch Interface
-route_with_eco false                     # bool, default=false, user setting
-route_selected_net_only false            # bool, default=false, user setting
-route_with_timing_driven false           # bool, default=false, user setting
-route_with_si_driven true                # bool, default=false, user setting
Existing Dirty Nets : 96
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 96
*** EcoRoute #1 [begin] (optDesign #5) : totSession cpu/real = 0:23:22.6/15:21:18.0 (0.0), mem = 4379.0M

globalDetailRoute

#Start globalDetailRoute on Mon Sep 22 09:34:41 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#NanoRoute Version 23.34-s088_1 NR250219-0822/23_14-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Skip comparing routing design signature in db-snapshot flow
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Total number of trivial nets (e.g. < 2 pins) = 967 (skipped).
#Total number of routable nets = 21538.
#Total number of nets in the design = 22505.
#106 routable nets do not have any wires.
#21432 routable nets have routed wires.
#106 nets will be global routed.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Mon Sep 22 09:34:42 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
#shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=11(Metal11)
#pin_access_rlayer=2(Metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Processed 53/0 dirty instances, 51/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(53 insts marked dirty, reset pre-exisiting dirty flag on 53 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3422.10 (MB), peak = 3475.34 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3432.18 (MB), peak = 3475.34 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Mon Sep 22 09:34:43 2025
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 15.32 (MB)
#Total memory = 3432.18 (MB)
#Peak memory = 3475.34 (MB)
#
#
#Start global routing on Mon Sep 22 09:34:43 2025
#
#
#Start global routing initialization on Mon Sep 22 09:34:43 2025
#
#Number of eco nets is 72
#
#Start global routing data preparation on Mon Sep 22 09:34:43 2025
#
#Start routing resource analysis on Mon Sep 22 09:34:43 2025
#
#Routing resource analysis is done on Mon Sep 22 09:34:43 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         120        1235        8190    83.99%
#  Metal2         V         410         887        8190     0.00%
#  Metal3         H         602         753        8190     0.00%
#  Metal4         V         693         604        8190     0.00%
#  Metal5         H        1018         337        8190     0.00%
#  Metal6         V        1073         224        8190     0.00%
#  Metal7         H        1332          23        8190     0.00%
#  Metal8         V        1286          11        8190     0.00%
#  Metal9         H        1341          14        8190     0.00%
#  Metal10        V         408         110        8190     0.00%
#  Metal11        H         534           8        8190     0.00%
#  --------------------------------------------------------------
#  Total                   8818      30.00%       90090     7.64%
#
#
#
#
#Global routing data preparation is done on Mon Sep 22 09:34:43 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3432.93 (MB), peak = 3475.34 (MB)
#
#
#Global routing initialization is done on Mon Sep 22 09:34:43 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3432.93 (MB), peak = 3475.34 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3433.68 (MB), peak = 3475.34 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3433.68 (MB), peak = 3475.34 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 967 (skipped).
#Total number of routable nets = 21538.
#Total number of nets in the design = 22505.
#
#21538 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             106  
#-----------------------------
#        Total             106  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default           21538  
#-----------------------------
#        Total           21538  
#-----------------------------
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  Metal1        0(0.00%)   (0.00%)
#  Metal2        0(0.00%)   (0.00%)
#  Metal3        0(0.00%)   (0.00%)
#  Metal4        0(0.00%)   (0.00%)
#  Metal5        0(0.00%)   (0.00%)
#  Metal6        0(0.00%)   (0.00%)
#  Metal7        0(0.00%)   (0.00%)
#  Metal8        0(0.00%)   (0.00%)
#  Metal9        0(0.00%)   (0.00%)
#  Metal10       0(0.00%)   (0.00%)
#  Metal11       0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#
#  Routing Statistics
#
#----------------+-----------+-------+
#  Layer         | Length(um)|   Vias|
#----------------+-----------+-------+
#  Poly ( 0H)    |          0|      0|
#  Metal1 ( 1H)  |       3253|  56244|
#  Metal2 ( 2V)  |      85578|  43877|
#  Metal3 ( 3H)  |     104492|  13318|
#  Metal4 ( 4V)  |     104216|   5816|
#  Metal5 ( 5H)  |      64788|   2282|
#  Metal6 ( 6V)  |      47290|    235|
#  Metal7 ( 7H)  |       3851|      4|
#  Metal8 ( 8V)  |         93|      0|
#  Metal9 ( 9H)  |          0|      0|
#  Metal10 (10V) |          0|      0|
#  Metal11 (11H) |          0|      0|
#----------------+-----------+-------+
#  Total         |     413562| 121776|
#----------------+-----------+-------+
#
# Total half perimeter of net bounding box: 397721 um.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 1.50 (MB)
#Total memory = 3433.68 (MB)
#Peak memory = 3475.34 (MB)
#
#Finished global routing on Mon Sep 22 09:34:44 2025
#
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3432.64 (MB), peak = 3475.34 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start Track Assignment.
#Done with 39 horizontal wires in 3 hboxes and 27 vertical wires in 3 hboxes.
#Done with 3 horizontal wires in 3 hboxes and 2 vertical wires in 3 hboxes.
#Complete Track Assignment.
#
#  Routing Statistics
#
#----------------+-----------+-------+
#  Layer         | Length(um)|   Vias|
#----------------+-----------+-------+
#  Poly ( 0H)    |          0|      0|
#  Metal1 ( 1H)  |       3253|  56244|
#  Metal2 ( 2V)  |      85578|  43877|
#  Metal3 ( 3H)  |     104489|  13318|
#  Metal4 ( 4V)  |     104219|   5816|
#  Metal5 ( 5H)  |      64786|   2282|
#  Metal6 ( 6V)  |      47290|    235|
#  Metal7 ( 7H)  |       3851|      4|
#  Metal8 ( 8V)  |         93|      0|
#  Metal9 ( 9H)  |          0|      0|
#  Metal10 (10V) |          0|      0|
#  Metal11 (11H) |          0|      0|
#----------------+-----------+-------+
#  Total         |     413559| 121776|
#----------------+-----------+-------+
#
# Total half perimeter of net bounding box: 397721 um.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3457.95 (MB), peak = 3475.34 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 41.09 (MB)
#Total memory = 3457.95 (MB)
#Peak memory = 3475.34 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 3.11% of the total area was rechecked for DRC, and 17.33% required routing.
#   number of violations = 7
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  Metal1 |     0|      0|
#  Metal2 |     6|      6|
#  Metal3 |     1|      1|
#  Totals |     7|      7|
#---------+------+-------+
#
#53 out of 14591 instances (0.4%) need to be verified(marked ipoed), dirty area = 0.1%.
#0.00% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 7
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  Metal1 |     0|      0|
#  Metal2 |     6|      6|
#  Metal3 |     1|      1|
#  Totals |     7|      7|
#---------+------+-------+
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3458.62 (MB), peak = 3504.98 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3462.80 (MB), peak = 3504.98 (MB)
#Complete Detail Routing.
#
#  Routing Statistics
#
#----------------+-----------+-------+
#  Layer         | Length(um)|   Vias|
#----------------+-----------+-------+
#  Poly ( 0H)    |          0|      0|
#  Metal1 ( 1H)  |       3251|  56258|
#  Metal2 ( 2V)  |      85555|  43929|
#  Metal3 ( 3H)  |     104485|  13330|
#  Metal4 ( 4V)  |     104258|   5820|
#  Metal5 ( 5H)  |      64802|   2282|
#  Metal6 ( 6V)  |      47290|    235|
#  Metal7 ( 7H)  |       3851|      4|
#  Metal8 ( 8V)  |         93|      0|
#  Metal9 ( 9H)  |          0|      0|
#  Metal10 (10V) |          0|      0|
#  Metal11 (11H) |          0|      0|
#----------------+-----------+-------+
#  Total         |     413585| 121858|
#----------------+-----------+-------+
#
# Total half perimeter of net bounding box: 397721 um.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 0.55 (MB)
#Total memory = 3458.50 (MB)
#Peak memory = 3504.98 (MB)
#
#start routing for process antenna violation fix ...
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3457.48 (MB), peak = 3504.98 (MB)
#
#
#  Routing Statistics
#
#----------------+-----------+-------+
#  Layer         | Length(um)|   Vias|
#----------------+-----------+-------+
#  Poly ( 0H)    |          0|      0|
#  Metal1 ( 1H)  |       3251|  56258|
#  Metal2 ( 2V)  |      85555|  43929|
#  Metal3 ( 3H)  |     104485|  13330|
#  Metal4 ( 4V)  |     104258|   5820|
#  Metal5 ( 5H)  |      64802|   2282|
#  Metal6 ( 6V)  |      47290|    235|
#  Metal7 ( 7H)  |       3851|      4|
#  Metal8 ( 8V)  |         93|      0|
#  Metal9 ( 9H)  |          0|      0|
#  Metal10 (10V) |          0|      0|
#  Metal11 (11H) |          0|      0|
#----------------+-----------+-------+
#  Total         |     413585| 121858|
#----------------+-----------+-------+
#
# Total half perimeter of net bounding box: 397721 um.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#
#  Routing Statistics
#
#----------------+-----------+-------+
#  Layer         | Length(um)|   Vias|
#----------------+-----------+-------+
#  Poly ( 0H)    |          0|      0|
#  Metal1 ( 1H)  |       3251|  56258|
#  Metal2 ( 2V)  |      85555|  43929|
#  Metal3 ( 3H)  |     104485|  13330|
#  Metal4 ( 4V)  |     104258|   5820|
#  Metal5 ( 5H)  |      64802|   2282|
#  Metal6 ( 6V)  |      47290|    235|
#  Metal7 ( 7H)  |       3851|      4|
#  Metal8 ( 8V)  |         93|      0|
#  Metal9 ( 9H)  |          0|      0|
#  Metal10 (10V) |          0|      0|
#  Metal11 (11H) |          0|      0|
#----------------+-----------+-------+
#  Total         |     413585| 121858|
#----------------+-----------+-------+
#
# Total half perimeter of net bounding box: 397721 um.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Sep 22 09:34:51 2025
#
#
#Start Post Route Wire Spread.
#Done with 112 horizontal wires in 6 hboxes and 308 vertical wires in 6 hboxes.
#Complete Post Route Wire Spread.
#
#
#  Routing Statistics
#
#----------------+-----------+-------+
#  Layer         | Length(um)|   Vias|
#----------------+-----------+-------+
#  Poly ( 0H)    |          0|      0|
#  Metal1 ( 1H)  |       3251|  56258|
#  Metal2 ( 2V)  |      85558|  43929|
#  Metal3 ( 3H)  |     104503|  13330|
#  Metal4 ( 4V)  |     104284|   5820|
#  Metal5 ( 5H)  |      64810|   2282|
#  Metal6 ( 6V)  |      47291|    235|
#  Metal7 ( 7H)  |       3851|      4|
#  Metal8 ( 8V)  |         93|      0|
#  Metal9 ( 9H)  |          0|      0|
#  Metal10 (10V) |          0|      0|
#  Metal11 (11H) |          0|      0|
#----------------+-----------+-------+
#  Total         |     413641| 121858|
#----------------+-----------+-------+
#
# Total half perimeter of net bounding box: 397721 um.
#   number of violations = 0
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3459.47 (MB), peak = 3504.98 (MB)
#CELL_VIEW mytop,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#
#  Routing Statistics
#
#----------------+-----------+-------+
#  Layer         | Length(um)|   Vias|
#----------------+-----------+-------+
#  Poly ( 0H)    |          0|      0|
#  Metal1 ( 1H)  |       3251|  56258|
#  Metal2 ( 2V)  |      85558|  43929|
#  Metal3 ( 3H)  |     104503|  13330|
#  Metal4 ( 4V)  |     104284|   5820|
#  Metal5 ( 5H)  |      64810|   2282|
#  Metal6 ( 6V)  |      47291|    235|
#  Metal7 ( 7H)  |       3851|      4|
#  Metal8 ( 8V)  |         93|      0|
#  Metal9 ( 9H)  |          0|      0|
#  Metal10 (10V) |          0|      0|
#  Metal11 (11H) |          0|      0|
#----------------+-----------+-------+
#  Total         |     413641| 121858|
#----------------+-----------+-------+
#
# Total half perimeter of net bounding box: 397721 um.
#detailRoute Statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 1.52 (MB)
#Total memory = 3459.47 (MB)
#Peak memory = 3504.98 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = -53.96 (MB)
#Total memory = 3385.96 (MB)
#Peak memory = 3504.98 (MB)
#Number of warnings = 21
#Total number of warnings = 167
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Sep 22 09:34:55 2025
#
#
#  Scalability Statistics
#
#----------------------------+---------+-------------+------------+
#  globalDetailRoute         | cpu time| elapsed time| scalability|
#----------------------------+---------+-------------+------------+
#  Pre Callback              | 00:00:00|     00:00:00|         1.0|
#  Post Callback             | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
#  DB Import                 | 00:00:00|     00:00:00|         1.0|
#  DB Export                 | 00:00:00|     00:00:00|         1.0|
#  Cell Pin Access           | 00:00:00|     00:00:00|         1.0|
#  Data Preparation          | 00:00:01|     00:00:01|         1.0|
#  Global Routing            | 00:00:01|     00:00:01|         1.0|
#  Track Assignment          | 00:00:01|     00:00:01|         1.0|
#  Detail Routing            | 00:00:04|     00:00:04|         1.0|
#  Antenna Fixing            | 00:00:03|     00:00:03|         1.0|
#  Post Route Wire Spreading | 00:00:03|     00:00:03|         1.0|
#  Entire Command            | 00:00:14|     00:00:14|         1.0|
#----------------------------+---------+-------------+------------+
#
*** EcoRoute #1 [finish] (optDesign #5) : cpu/real = 0:00:13.8/0:00:13.8 (1.0), totSession cpu/real = 0:23:36.3/15:21:31.8 (0.0), mem = 4353.3M
**optDesign ... cpu = 0:00:33, real = 0:00:33, mem = 3385.1M, totSessionCpu=0:23:36 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #4 PostEcoSummary
Extraction called for design 'mytop' of instances=14591 and nets=22505 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design mytop.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: Default_rc_corner
Metal density calculation for erosion effect completed (CPU=0:00:00.2  MEM=4353.31M)
extractDetailRC Option : -outfile /home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d -maxResLength 222.222  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 4353.3M)
Extracted 10.0006% (CPU Time= 0:00:00.4  MEM= 4401.3M)
Extracted 20.0008% (CPU Time= 0:00:00.5  MEM= 4401.3M)
Extracted 30.0009% (CPU Time= 0:00:00.6  MEM= 4401.3M)
Extracted 40.0006% (CPU Time= 0:00:00.7  MEM= 4401.3M)
Extracted 50.0007% (CPU Time= 0:00:00.7  MEM= 4401.3M)
Extracted 60.0009% (CPU Time= 0:00:00.8  MEM= 4401.3M)
Extracted 70.0005% (CPU Time= 0:00:01.0  MEM= 4401.3M)
Extracted 80.0007% (CPU Time= 0:00:01.1  MEM= 4401.3M)
Extracted 90.0008% (CPU Time= 0:00:01.3  MEM= 4401.3M)
Extracted 100% (CPU Time= 0:00:01.7  MEM= 4401.3M)
Number of Extracted Resistors     : 340202
Number of Extracted Ground Cap.   : 346850
Number of Extracted Coupling Cap. : 633476
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: Default_rc_corner
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 4369.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.4  Real Time: 0:00:02.0  MEM: 4369.309M)
**optDesign ... cpu = 0:00:36, real = 0:00:35, mem = 3387.8M, totSessionCpu=0:23:39 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: mytop
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3425.56)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Total number of fetched objects 21540
AAE_INFO-618: Total number of nets in the design is 22505,  95.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=3450.85 CPU=0:00:02.8 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=3450.85 CPU=0:00:03.2 REAL=0:00:03.0)
Save waveform /home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/.AAE_3MLyLV/.AAE_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3451.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3451.1M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3441.11)
Glitch Analysis: View worst_case -- Total Number of Nets Skipped = 12. 
Glitch Analysis: View worst_case -- Total Number of Nets Analyzed = 21540. 
Total number of fetched objects 21540
AAE_INFO-618: Total number of nets in the design is 22505,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3452.16 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3452.16 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:05.0 real=0:00:05.0 totSessionCpu=0:23:44 mem=4353.0M)
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Interface

OptSummary:

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.574  |  0.574  |  3.710  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.919%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:41, real = 0:00:41, mem = 3442.4M, totSessionCpu=0:23:44 **
Executing marking Critical Nets1
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Cache
GigaOpt: LEF-safe TNS opt is disabled in the current flow
**INFO: flowCheckPoint #5 OptimizationRecovery
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:41, real = 0:00:41, mem = 3442.4M, totSessionCpu=0:23:44 **
** INFO: Initializing Glitch Interface
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
** INFO Cleaning up Glitch Interface
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4452.11M, totSessionCpu=0:23:44).
**optDesign ... cpu = 0:00:41, real = 0:00:41, mem = 3442.5M, totSessionCpu=0:23:44 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #6 FinalSummary
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:42, real = 0:00:41, mem = 3442.0M, totSessionCpu=0:23:45 **
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: mytop
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3476.01)
*** Calculating scaling factor for min_timing_library libraries using the default operating condition of each library.
Total number of fetched objects 21540
AAE_INFO-618: Total number of nets in the design is 22505,  95.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=3482.36 CPU=0:00:02.7 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=3482.36 CPU=0:00:02.9 REAL=0:00:03.0)
Save waveform /home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/.AAE_3MLyLV/.AAE_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3481.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3481.3M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3433.02)
Glitch Analysis: View best_case -- Total Number of Nets Skipped = 14. 
Glitch Analysis: View best_case -- Total Number of Nets Analyzed = 21540. 
Total number of fetched objects 21540
AAE_INFO-618: Total number of nets in the design is 22505,  1.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=3436.11 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3436.11 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:04.3 real=0:00:05.0 totSessionCpu=0:23:50 mem=4372.1M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Interface

OptSummary:

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 worst_case 
Hold views included:
 best_case

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.574  |  0.574  |  3.710  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.001  |  0.000  | -0.001  |
|           TNS (ns):| -0.001  |  0.000  | -0.001  |
|    Violating Paths:|    2    |    0    |    2    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.919%
------------------------------------------------------------------
Begin: Collecting metrics
 ---------------------------------------------------------------------------------------------------------------------- 
| Snapshot           | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary    |     0.574 |    0.574 |           |        0 |       77.80 | 0:00:12  |        4261 |    0 |   0 |
| hold_fixing        |     0.574 |    0.574 |         0 |        0 |       77.92 | 0:00:02  |        4387 |      |     |
| pre_route_summary  |     0.574 |    0.574 |           |        0 |       77.92 | 0:00:00  |        4379 |    0 |   0 |
| eco_route          |           |          |           |          |             | 0:00:14  |        4353 |      |     |
| post_route_summary |     0.574 |    0.574 |           |        0 |       77.92 | 0:00:06  |        4452 |    0 |   0 |
| final_summary      |     0.574 |    0.574 |           |        0 |       77.92 | 0:00:08  |        4497 |    0 |   0 |
 ---------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:00:49, real = 0:00:49, mem = 3480.3M, totSessionCpu=0:23:52 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_postroute_hold
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          2  The process node is not set. Use the com...
WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
WARNING   NRIF-95             27  Option setNanoRouteMode -routeTopRouting...
*** Message Summary: 30 warning(s), 0 error(s)

*** optDesign #5 [finish] () : cpu/real = 0:00:48.8/0:00:49.5 (1.0), totSession cpu/real = 0:23:52.2/15:21:48.2 (0.0), mem = 4497.0M
<CMD> getNanoRouteMode -quiet -routeWithTimingDriven
<CMD> getDesignMode -user -bottomRoutingLayer
<CMD> getDesignMode -user -topRoutingLayer
<CMD> setSIMode -acceptableWNS same -fixDRC 0 -fixHoldIncludeXtalkSetup 0
**WARN: (IMPTCM-70):	Option "-fixDRC" for command setSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
This setSIMode -acceptableWNS option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
This setSIMode -fixHoldIncludeXTalkSetup option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
<CMD> getNanoRouteMode -quiet -routeWithTimingDriven
<CMD> setSIMode -acceptableWNS same -fixDRC 0 -fixHoldIncludeXtalkSetup 0
**WARN: (IMPTCM-70):	Option "-fixDRC" for command setSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
This setSIMode -acceptableWNS option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
This setSIMode -fixHoldIncludeXTalkSetup option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> setDelayCalMode -engine default -siAware true
<CMD> optDesign -postRoute -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3373.7M, totSessionCpu=0:23:54 **
*** optDesign #6 [begin] () : totSession cpu/real = 0:23:54.3/15:23:41.1 (0.0), mem = 4497.0M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #6) : totSession cpu/real = 0:23:54.3/15:23:41.1 (0.0), mem = 4497.0M
**INFO: User settings:
setNanoRouteMode -route_detail_antenna_factor                                             1
setNanoRouteMode -route_detail_auto_stop                                                  true
setNanoRouteMode -route_detail_fix_antenna                                                true
setNanoRouteMode -route_detail_post_route_litho_repair                                    false
setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
setNanoRouteMode -drouteStartIteration                                                    0
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_timing_driven_std_delay                                38.8
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
setNanoRouteMode -route_antenna_diode_insertion                                           false
setNanoRouteMode -route_selected_net_only                                                 false
setNanoRouteMode -route_with_eco                                                          false
setNanoRouteMode -route_with_litho_driven                                                 false
setNanoRouteMode -route_with_si_driven                                                    true
setNanoRouteMode -route_with_si_post_route_fix                                            false
setNanoRouteMode -route_with_timing_driven                                                false
setExtractRCMode -coupled                                                                 true
setExtractRCMode -engine                                                                  postRoute
setExtractRCMode -noCleanRCDB                                                             true
setExtractRCMode -nrNetInMemory                                                           100000
setUsefulSkewMode -opt_skew_eco_route                                                     false
setDelayCalMode -enable_high_fanout                                                       true
setDelayCalMode -enable_ideal_seq_async_pins                                              false
setDelayCalMode -eng_enablePrePlacedFlow                                                  false
setDelayCalMode -engine                                                                   aae
setDelayCalMode -ignoreNetLoad                                                            false
setDelayCalMode -SIAware                                                                  true
setDelayCalMode -socv_accuracy_mode                                                       low
setOptMode -opt_view_pruning_hold_views_active_list                                       { best_case }
setOptMode -opt_view_pruning_setup_views_active_list                                      { worst_case }
setOptMode -opt_view_pruning_hold_views_persistent_list                                   { best_case}
setOptMode -opt_view_pruning_setup_views_persistent_list                                  { worst_case}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { worst_case}
setOptMode -opt_view_pruning_hold_target_slack_auto_flow                                  0
setOptMode -opt_delete_insts                                                              true
setOptMode -opt_drv_margin                                                                0
setOptMode -opt_drv_fix_max_cap                                                           true
setOptMode -opt_drv                                                                       true
setOptMode -opt_fix_fanout_load                                                           false
setOptMode -opt_drv_fix_max_tran                                                          true
setOptMode -opt_resize_flip_flops                                                         true
setOptMode -opt_preserve_all_sequential                                                   false
setOptMode -opt_setup_target_slack                                                        0
setSIMode -acceptableWNS                                                                  same
setSIMode -fixHoldIncludeXtalkSetup                                                       false
setSIMode -report_si_slew_max_transition                                                  false
setSIMode -separate_delta_delay_on_data                                                   true
setPlaceMode -place_design_floorplan_mode                                                 false
setAnalysisMode -analysisType                                                             onChipVariation
setAnalysisMode -checkType                                                                setup
setAnalysisMode -clkSrcPath                                                               true
setAnalysisMode -clockPropagation                                                         sdcControl
setAnalysisMode -skew                                                                     true
setAnalysisMode -usefulSkew                                                               true
setAnalysisMode -virtualIPO                                                               false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 3380.6M, totSessionCpu=0:23:55 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=4497.0M, init mem=4497.0M)
*info: Placed = 14591         
*info: Unplaced = 0           
Placement Density:77.91%(49632/63697)
Placement Density (including fixed std cells):77.91%(49632/63697)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=4497.0M)
#optDebug: { P: 90 W: 5201 FE: standard PE: none LDR: 1}
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
*** InitOpt #1 [finish] (optDesign #6) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:23:55.2/15:23:42.1 (0.0), mem = 4497.0M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #7 InitialSummary
Extraction called for design 'mytop' of instances=14591 and nets=22505 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design mytop.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: Default_rc_corner
Metal density calculation for erosion effect completed (CPU=0:00:00.1  MEM=4497.04M)
extractDetailRC Option : -outfile /home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d -maxResLength 222.222  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 4497.0M)
Extracted 10.0006% (CPU Time= 0:00:00.4  MEM= 4545.0M)
Extracted 20.0008% (CPU Time= 0:00:00.5  MEM= 4545.0M)
Extracted 30.0009% (CPU Time= 0:00:00.6  MEM= 4545.0M)
Extracted 40.0006% (CPU Time= 0:00:00.6  MEM= 4545.0M)
Extracted 50.0007% (CPU Time= 0:00:00.7  MEM= 4545.0M)
Extracted 60.0009% (CPU Time= 0:00:00.8  MEM= 4545.0M)
Extracted 70.0005% (CPU Time= 0:00:01.0  MEM= 4545.0M)
Extracted 80.0007% (CPU Time= 0:00:01.1  MEM= 4545.0M)
Extracted 90.0008% (CPU Time= 0:00:01.3  MEM= 4545.0M)
Extracted 100% (CPU Time= 0:00:01.7  MEM= 4545.0M)
Number of Extracted Resistors     : 340202
Number of Extracted Ground Cap.   : 346850
Number of Extracted Coupling Cap. : 633476
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: Default_rc_corner
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 4513.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.3  Real Time: 0:00:02.0  MEM: 4513.043M)
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Cache
**INFO: flowCheckPoint #8 OptimizationHold
GigaOpt Hold Optimizer is used
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:23:58 mem=4495.3M ***
*** BuildHoldData #1 [begin] (optDesign #6) : totSession cpu/real = 0:23:58.2/15:23:45.0 (0.0), mem = 4495.3M
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: mytop
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3361.79)
*** Calculating scaling factor for min_timing_library libraries using the default operating condition of each library.
Total number of fetched objects 21540
AAE_INFO-618: Total number of nets in the design is 22505,  95.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=3373.09 CPU=0:00:02.9 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=3373.09 CPU=0:00:03.1 REAL=0:00:03.0)
Save waveform /home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/.AAE_3MLyLV/.AAE_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3371.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3371.6M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3335.67)
Glitch Analysis: View best_case -- Total Number of Nets Skipped = 14. 
Glitch Analysis: View best_case -- Total Number of Nets Analyzed = 21540. 
Total number of fetched objects 21540
AAE_INFO-618: Total number of nets in the design is 22505,  1.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=3337.92 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3337.92 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:04.5 real=0:00:04.0 totSessionCpu=0:24:03 mem=4372.1M)
Done building cte hold timing graph (fixHold) cpu=0:00:05.1 real=0:00:05.0 totSessionCpu=0:24:03 mem=4372.1M ***
Done building hold timer [14107 node(s), 21458 edge(s), 1 view(s)] (fixHold) cpu=0:00:05.7 real=0:00:06.0 totSessionCpu=0:24:04 mem=4388.1M ***
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: mytop
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3346.04)
*** Calculating scaling factor for max_timing_library libraries using the default operating condition of each library.
Total number of fetched objects 21540
AAE_INFO-618: Total number of nets in the design is 22505,  95.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=3350.29 CPU=0:00:02.7 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3350.29 CPU=0:00:02.9 REAL=0:00:03.0)
Save waveform /home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/.AAE_3MLyLV/.AAE_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3349.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3349.0M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3342.76)
Glitch Analysis: View worst_case -- Total Number of Nets Skipped = 12. 
Glitch Analysis: View worst_case -- Total Number of Nets Analyzed = 21540. 
Total number of fetched objects 21540
AAE_INFO-618: Total number of nets in the design is 22505,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3347.26 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3347.26 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:05.2 real=0:00:05.0 totSessionCpu=0:24:09 mem=4388.1M)
Done building cte setup timing graph (fixHold) cpu=0:00:11.2 real=0:00:11.0 totSessionCpu=0:24:09 mem=4388.1M ***
OPTC: m4 20.0 50.0 [ 500.0 20.0 50.0 ]
OPTC: view 50.0:500.0 [ 0.0500 ]
Setting latch borrow mode to budget during optimization.
** INFO: Initializing Glitch Interface

*Info: minBufDelay = 66.8 ps, libStdDelay = 36.8 ps, minBufSize = 6840000 (5.0)
*Info: worst delay setup view: worst_case
** INFO: Initializing Glitch Interface

OptSummary:

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 worst_case
Hold views included:
 best_case

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.574  |  0.574  |  3.710  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.001  |  0.000  | -0.001  |
|           TNS (ns):| -0.001  |  0.000  | -0.001  |
|    Violating Paths:|    2    |    0    |    2    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.919%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 3348.2M, totSessionCpu=0:24:11 **
*** BuildHoldData #1 [finish] (optDesign #6) : cpu/real = 0:00:12.8/0:00:12.9 (1.0), totSession cpu/real = 0:24:11.1/15:23:57.9 (0.0), mem = 4388.1M
*** HoldOpt #1 [begin] (optDesign #6) : totSession cpu/real = 0:24:11.1/15:23:57.9 (0.0), mem = 4388.1M
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
	CornerforLayerOpt timing analysis view worst_case has been selected for calibration 
*info: Run optDesign holdfix with 1 thread.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:13.4 real=0:00:14.0 totSessionCpu=0:24:12 mem=4395.9M density=77.919% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+----------+----------+--------+-----------+----------------+---------+------------+---------+
|Iter| Hold WNS | Hold TNS |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+----------+----------+--------+-----------+----------------+---------+------------+---------+
|   0|    -0.001|     -0.00|       2|          0|       0(     0)|   77.92%|   0:00:00.0|  4395.9M|
|   1|    -0.001|     -0.00|       2|          0|       0(     0)|   77.92%|   0:00:00.0|  4395.9M|
+----+----------+----------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+----------+----------+--------+-----------+----------------+---------+------------+---------+
|Iter| Hold WNS | Hold TNS |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+----------+----------+--------+-----------+----------------+---------+------------+---------+
|   0|    -0.001|     -0.00|       2|          0|       0(     0)|   77.92%|   0:00:00.0|  4395.9M|
|   1|     0.000|      0.00|       0|          1|       0(     0)|   77.92%|   0:00:00.0|  4405.9M|
+----+----------+----------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 1 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)
OptDebug: End of Hold Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |3.710|0.000|
|reg2reg   |0.574|0.000|
|HEPG      |0.574|0.000|
|All Paths |0.574|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finished Core Fixing (fixHold) cpu=0:00:13.8 real=0:00:14.0 totSessionCpu=0:24:12 mem=4413.9M density=77.922% ***

*info:
*info: Added a total of 1 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            1 cell  of type 'CLKBUFX2' used

Capturing unweighted ref hold timing for Post Route hold recovery....
*** Finish Post Route Hold Fixing (cpu=0:00:13.8 real=0:00:14.0 totSessionCpu=0:24:12 mem=4413.9M density=77.922%) ***
**INFO: total 1 insts, 0 nets marked don't touch
**INFO: total 1 insts, 0 nets marked don't touch DB property
**INFO: total 1 insts, 0 nets unmarked don't touch
*** HoldOpt #1 [finish] (optDesign #6) : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:24:12.3/15:23:59.1 (0.0), mem = 4413.9M
**INFO: Skipping refine place as no non-legal commits were detected
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 3455.0M, totSessionCpu=0:24:12 **
** INFO: Initializing Glitch Interface
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4413.94M, totSessionCpu=0:24:12).
**optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 3455.1M, totSessionCpu=0:24:12 **

** INFO: Initializing Glitch Interface
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:24:13 mem=4413.9M) ***
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4389.9MB
Summary Report:
Instances move: 0 (out of 14592 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 4389.9MB
*** Finished refinePlace (0:24:13 mem=4389.9M) ***
** INFO: Initializing Glitch Interface

OptSummary:

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.574  |  0.574  |  3.710  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.922%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:19, real = 0:00:19, mem = 3452.2M, totSessionCpu=0:24:13 **
**INFO: flowCheckPoint #9 GlobalDetailRoute
** INFO Cleaning up Glitch Interface
-route_with_eco false                     # bool, default=false, user setting
-route_selected_net_only false            # bool, default=false, user setting
-route_with_timing_driven false           # bool, default=false, user setting
-route_with_si_driven true                # bool, default=false, user setting
Existing Dirty Nets : 2
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 2
*** EcoRoute #1 [begin] (optDesign #6) : totSession cpu/real = 0:24:13.3/15:24:00.2 (0.0), mem = 4405.9M

globalDetailRoute

#Start globalDetailRoute on Mon Sep 22 09:37:23 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#NanoRoute Version 23.34-s088_1 NR250219-0822/23_14-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Skip comparing routing design signature in db-snapshot flow
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Total number of trivial nets (e.g. < 2 pins) = 967 (skipped).
#Total number of routable nets = 21539.
#Total number of nets in the design = 22506.
#2 routable nets do not have any wires.
#21537 routable nets have routed wires.
#2 nets will be global routed.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Mon Sep 22 09:37:24 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
#shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=11(Metal11)
#pin_access_rlayer=2(Metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Processed 1/0 dirty instance, 1/0 dirty term, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(1 inst marked dirty, reset pre-exisiting dirty flag on 1 inst, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3448.45 (MB), peak = 3564.16 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3460.70 (MB), peak = 3564.16 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Mon Sep 22 09:37:25 2025
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 16.99 (MB)
#Total memory = 3460.70 (MB)
#Peak memory = 3564.16 (MB)
#
#
#Start global routing on Mon Sep 22 09:37:25 2025
#
#
#Start global routing initialization on Mon Sep 22 09:37:25 2025
#
#Number of eco nets is 1
#
#Start global routing data preparation on Mon Sep 22 09:37:25 2025
#
#Start routing resource analysis on Mon Sep 22 09:37:25 2025
#
#Routing resource analysis is done on Mon Sep 22 09:37:25 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         119        1236        8190    83.99%
#  Metal2         V         406         891        8190     0.00%
#  Metal3         H         597         758        8190     0.00%
#  Metal4         V         687         610        8190     0.00%
#  Metal5         H        1014         341        8190     0.00%
#  Metal6         V        1072         225        8190     0.00%
#  Metal7         H        1332          23        8190     0.00%
#  Metal8         V        1286          11        8190     0.00%
#  Metal9         H        1341          14        8190     0.00%
#  Metal10        V         408         110        8190     0.00%
#  Metal11        H         534           8        8190     0.00%
#  --------------------------------------------------------------
#  Total                   8798      30.14%       90090     7.64%
#
#
#
#
#Global routing data preparation is done on Mon Sep 22 09:37:25 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3461.45 (MB), peak = 3564.16 (MB)
#
#
#Global routing initialization is done on Mon Sep 22 09:37:25 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3461.45 (MB), peak = 3564.16 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3462.20 (MB), peak = 3564.16 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3462.20 (MB), peak = 3564.16 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 967 (skipped).
#Total number of routable nets = 21539.
#Total number of nets in the design = 22506.
#
#21539 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default               2  
#-----------------------------
#        Total               2  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default           21539  
#-----------------------------
#        Total           21539  
#-----------------------------
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  Metal1        0(0.00%)   (0.00%)
#  Metal2        0(0.00%)   (0.00%)
#  Metal3        0(0.00%)   (0.00%)
#  Metal4        0(0.00%)   (0.00%)
#  Metal5        0(0.00%)   (0.00%)
#  Metal6        0(0.00%)   (0.00%)
#  Metal7        0(0.00%)   (0.00%)
#  Metal8        0(0.00%)   (0.00%)
#  Metal9        0(0.00%)   (0.00%)
#  Metal10       0(0.00%)   (0.00%)
#  Metal11       0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#
#  Routing Statistics
#
#----------------+-----------+-------+
#  Layer         | Length(um)|   Vias|
#----------------+-----------+-------+
#  Poly ( 0H)    |          0|      0|
#  Metal1 ( 1H)  |       3251|  56260|
#  Metal2 ( 2V)  |      85566|  43933|
#  Metal3 ( 3H)  |     104509|  13332|
#  Metal4 ( 4V)  |     104296|   5820|
#  Metal5 ( 5H)  |      64810|   2282|
#  Metal6 ( 6V)  |      47291|    235|
#  Metal7 ( 7H)  |       3851|      4|
#  Metal8 ( 8V)  |         93|      0|
#  Metal9 ( 9H)  |          0|      0|
#  Metal10 (10V) |          0|      0|
#  Metal11 (11H) |          0|      0|
#----------------+-----------+-------+
#  Total         |     413667| 121866|
#----------------+-----------+-------+
#
# Total half perimeter of net bounding box: 397748 um.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 1.50 (MB)
#Total memory = 3462.20 (MB)
#Peak memory = 3564.16 (MB)
#
#Finished global routing on Mon Sep 22 09:37:26 2025
#
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3461.03 (MB), peak = 3564.16 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start Track Assignment.
#Done with 2 horizontal wires in 3 hboxes and 2 vertical wires in 3 hboxes.
#Done with 1 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
#Complete Track Assignment.
#
#  Routing Statistics
#
#----------------+-----------+-------+
#  Layer         | Length(um)|   Vias|
#----------------+-----------+-------+
#  Poly ( 0H)    |          0|      0|
#  Metal1 ( 1H)  |       3251|  56260|
#  Metal2 ( 2V)  |      85565|  43933|
#  Metal3 ( 3H)  |     104509|  13332|
#  Metal4 ( 4V)  |     104296|   5820|
#  Metal5 ( 5H)  |      64810|   2282|
#  Metal6 ( 6V)  |      47291|    235|
#  Metal7 ( 7H)  |       3851|      4|
#  Metal8 ( 8V)  |         93|      0|
#  Metal9 ( 9H)  |          0|      0|
#  Metal10 (10V) |          0|      0|
#  Metal11 (11H) |          0|      0|
#----------------+-----------+-------+
#  Total         |     413667| 121866|
#----------------+-----------+-------+
#
# Total half perimeter of net bounding box: 397748 um.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3461.03 (MB), peak = 3564.16 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 17.33 (MB)
#Total memory = 3461.03 (MB)
#Peak memory = 3564.16 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.00% of the total area was rechecked for DRC, and 0.44% required routing.
#   number of violations = 0
#1 out of 14592 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
#0.00% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3464.81 (MB), peak = 3564.16 (MB)
#Complete Detail Routing.
#
#  Routing Statistics
#
#----------------+-----------+-------+
#  Layer         | Length(um)|   Vias|
#----------------+-----------+-------+
#  Poly ( 0H)    |          0|      0|
#  Metal1 ( 1H)  |       3251|  56260|
#  Metal2 ( 2V)  |      85568|  43933|
#  Metal3 ( 3H)  |     104509|  13332|
#  Metal4 ( 4V)  |     104294|   5820|
#  Metal5 ( 5H)  |      64810|   2282|
#  Metal6 ( 6V)  |      47291|    235|
#  Metal7 ( 7H)  |       3851|      4|
#  Metal8 ( 8V)  |         93|      0|
#  Metal9 ( 9H)  |          0|      0|
#  Metal10 (10V) |          0|      0|
#  Metal11 (11H) |          0|      0|
#----------------+-----------+-------+
#  Total         |     413668| 121866|
#----------------+-----------+-------+
#
# Total half perimeter of net bounding box: 397748 um.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 1.86 (MB)
#Total memory = 3462.89 (MB)
#Peak memory = 3564.16 (MB)
#
#start routing for process antenna violation fix ...
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3464.00 (MB), peak = 3564.16 (MB)
#
#
#  Routing Statistics
#
#----------------+-----------+-------+
#  Layer         | Length(um)|   Vias|
#----------------+-----------+-------+
#  Poly ( 0H)    |          0|      0|
#  Metal1 ( 1H)  |       3251|  56260|
#  Metal2 ( 2V)  |      85568|  43933|
#  Metal3 ( 3H)  |     104509|  13332|
#  Metal4 ( 4V)  |     104294|   5820|
#  Metal5 ( 5H)  |      64810|   2282|
#  Metal6 ( 6V)  |      47291|    235|
#  Metal7 ( 7H)  |       3851|      4|
#  Metal8 ( 8V)  |         93|      0|
#  Metal9 ( 9H)  |          0|      0|
#  Metal10 (10V) |          0|      0|
#  Metal11 (11H) |          0|      0|
#----------------+-----------+-------+
#  Total         |     413668| 121866|
#----------------+-----------+-------+
#
# Total half perimeter of net bounding box: 397748 um.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#
#  Routing Statistics
#
#----------------+-----------+-------+
#  Layer         | Length(um)|   Vias|
#----------------+-----------+-------+
#  Poly ( 0H)    |          0|      0|
#  Metal1 ( 1H)  |       3251|  56260|
#  Metal2 ( 2V)  |      85568|  43933|
#  Metal3 ( 3H)  |     104509|  13332|
#  Metal4 ( 4V)  |     104294|   5820|
#  Metal5 ( 5H)  |      64810|   2282|
#  Metal6 ( 6V)  |      47291|    235|
#  Metal7 ( 7H)  |       3851|      4|
#  Metal8 ( 8V)  |         93|      0|
#  Metal9 ( 9H)  |          0|      0|
#  Metal10 (10V) |          0|      0|
#  Metal11 (11H) |          0|      0|
#----------------+-----------+-------+
#  Total         |     413668| 121866|
#----------------+-----------+-------+
#
# Total half perimeter of net bounding box: 397748 um.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 2.56 (MB)
#Total memory = 3463.59 (MB)
#Peak memory = 3564.16 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = -61.96 (MB)
#Total memory = 3390.27 (MB)
#Peak memory = 3564.16 (MB)
#Number of warnings = 21
#Total number of warnings = 188
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Sep 22 09:37:31 2025
#
#
#  Scalability Statistics
#
#-------------------------+---------+-------------+------------+
#  globalDetailRoute      | cpu time| elapsed time| scalability|
#-------------------------+---------+-------------+------------+
#  Pre Callback           | 00:00:00|     00:00:00|         1.0|
#  Post Callback          | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
#  DB Import              | 00:00:00|     00:00:00|         1.0|
#  DB Export              | 00:00:00|     00:00:00|         1.0|
#  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
#  Data Preparation       | 00:00:01|     00:00:01|         1.0|
#  Global Routing         | 00:00:01|     00:00:01|         1.0|
#  Track Assignment       | 00:00:01|     00:00:01|         1.0|
#  Detail Routing         | 00:00:02|     00:00:02|         1.0|
#  Antenna Fixing         | 00:00:02|     00:00:02|         1.0|
#  Entire Command         | 00:00:08|     00:00:08|         1.0|
#-------------------------+---------+-------------+------------+
#
*** EcoRoute #1 [finish] (optDesign #6) : cpu/real = 0:00:08.2/0:00:08.2 (1.0), totSession cpu/real = 0:24:21.5/15:24:08.4 (0.0), mem = 4380.2M
**optDesign ... cpu = 0:00:27, real = 0:00:27, mem = 3387.5M, totSessionCpu=0:24:22 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #10 PostEcoSummary
Extraction called for design 'mytop' of instances=14592 and nets=22506 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design mytop.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: Default_rc_corner
Metal density calculation for erosion effect completed (CPU=0:00:00.1  MEM=4380.21M)
extractDetailRC Option : -outfile /home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_CDvT6L.rcdb.d -maxResLength 222.222  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 4380.2M)
Extracted 10.0006% (CPU Time= 0:00:00.4  MEM= 4428.2M)
Extracted 20.0007% (CPU Time= 0:00:00.5  MEM= 4428.2M)
Extracted 30.0008% (CPU Time= 0:00:00.5  MEM= 4428.2M)
Extracted 40.0009% (CPU Time= 0:00:00.6  MEM= 4428.2M)
Extracted 50.001% (CPU Time= 0:00:00.7  MEM= 4428.2M)
Extracted 60.0006% (CPU Time= 0:00:00.8  MEM= 4428.2M)
Extracted 70.0007% (CPU Time= 0:00:01.0  MEM= 4428.2M)
Extracted 80.0008% (CPU Time= 0:00:01.1  MEM= 4428.2M)
Extracted 90.0009% (CPU Time= 0:00:01.3  MEM= 4428.2M)
Extracted 100% (CPU Time= 0:00:01.7  MEM= 4428.2M)
Number of Extracted Resistors     : 339703
Number of Extracted Ground Cap.   : 346350
Number of Extracted Coupling Cap. : 632312
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: Default_rc_corner
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 4396.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.3  Real Time: 0:00:02.0  MEM: 4396.207M)
**optDesign ... cpu = 0:00:30, real = 0:00:30, mem = 3394.1M, totSessionCpu=0:24:24 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: mytop
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3433.45)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Total number of fetched objects 21541
AAE_INFO-618: Total number of nets in the design is 22506,  95.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=3451.66 CPU=0:00:02.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3451.66 CPU=0:00:03.1 REAL=0:00:03.0)
Save waveform /home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/.AAE_3MLyLV/.AAE_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3451.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3451.9M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3444.86)
Glitch Analysis: View worst_case -- Total Number of Nets Skipped = 12. 
Glitch Analysis: View worst_case -- Total Number of Nets Analyzed = 21541. 
Total number of fetched objects 21541
AAE_INFO-618: Total number of nets in the design is 22506,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3449.77 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3449.77 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:04.9 real=0:00:05.0 totSessionCpu=0:24:29 mem=4387.9M)
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Interface

OptSummary:

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 worst_case 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.574  |  0.574  |  3.710  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.922%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:35, real = 0:00:35, mem = 3446.5M, totSessionCpu=0:24:29 **
Executing marking Critical Nets1
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Cache
GigaOpt: LEF-safe TNS opt is disabled in the current flow
**INFO: flowCheckPoint #11 OptimizationRecovery
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:35, real = 0:00:35, mem = 3446.5M, totSessionCpu=0:24:29 **
** INFO: Initializing Glitch Interface
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
** INFO Cleaning up Glitch Interface
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4467.93M, totSessionCpu=0:24:29).
**optDesign ... cpu = 0:00:35, real = 0:00:35, mem = 3445.7M, totSessionCpu=0:24:29 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #12 FinalSummary
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:36, real = 0:00:36, mem = 3445.2M, totSessionCpu=0:24:30 **
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: mytop
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3470.93)
*** Calculating scaling factor for min_timing_library libraries using the default operating condition of each library.
Total number of fetched objects 21541
AAE_INFO-618: Total number of nets in the design is 22506,  95.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=3475.62 CPU=0:00:02.7 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=3475.62 CPU=0:00:02.9 REAL=0:00:03.0)
Save waveform /home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/.AAE_3MLyLV/.AAE_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3474.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 3474.3M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3435.99)
Glitch Analysis: View best_case -- Total Number of Nets Skipped = 14. 
Glitch Analysis: View best_case -- Total Number of Nets Analyzed = 21541. 
Total number of fetched objects 21541
AAE_INFO-618: Total number of nets in the design is 22506,  1.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=3440.03 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3440.03 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:04.3 real=0:00:04.0 totSessionCpu=0:24:35 mem=4387.9M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Interface

OptSummary:

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 worst_case 
Hold views included:
 best_case

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.574  |  0.574  |  3.710  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   633   |   585   |   287   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.922%
------------------------------------------------------------------
Begin: Collecting metrics
 ---------------------------------------------------------------------------------------------------------------------- 
| Snapshot           | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary    |     0.574 |    0.574 |           |        0 |       77.92 | 0:00:13  |        4388 |    0 |   0 |
| hold_fixing        |     0.574 |    0.574 |         0 |        0 |       77.92 | 0:00:01  |        4414 |      |     |
| pre_route_summary  |     0.574 |    0.574 |           |        0 |       77.92 | 0:00:00  |        4406 |    0 |   0 |
| eco_route          |           |          |           |          |             | 0:00:09  |        4380 |      |     |
| post_route_summary |     0.574 |    0.574 |           |        0 |       77.92 | 0:00:05  |        4468 |    0 |   0 |
| final_summary      |     0.574 |    0.574 |           |        0 |       77.92 | 0:00:07  |        4513 |    0 |   0 |
 ---------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:00:43, real = 0:00:44, mem = 3480.5M, totSessionCpu=0:24:37 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_postroute_hold
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          2  The process node is not set. Use the com...
WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
WARNING   NRIF-95             21  Option setNanoRouteMode -routeTopRouting...
*** Message Summary: 24 warning(s), 0 error(s)

*** optDesign #6 [finish] () : cpu/real = 0:00:42.9/0:00:43.6 (1.0), totSession cpu/real = 0:24:37.2/15:24:24.7 (0.0), mem = 4512.9M
Default_rc_corner
<CMD> reset_parasitics
Performing RC Extraction ...
<CMD> extractRC
Extraction called for design 'mytop' of instances=14592 and nets=22506 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design mytop.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: Default_rc_corner
Metal density calculation for erosion effect completed (CPU=0:00:00.2  MEM=4512.86M)
extractDetailRC Option : -outfile /home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/mytop_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_14EyC5.rcdb.d -maxResLength 222.222  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 4512.9M)
Extracted 10.0006% (CPU Time= 0:00:00.4  MEM= 4560.9M)
Extracted 20.0007% (CPU Time= 0:00:00.5  MEM= 4560.9M)
Extracted 30.0008% (CPU Time= 0:00:00.6  MEM= 4560.9M)
Extracted 40.0009% (CPU Time= 0:00:00.7  MEM= 4560.9M)
Extracted 50.001% (CPU Time= 0:00:00.7  MEM= 4560.9M)
Extracted 60.0006% (CPU Time= 0:00:00.8  MEM= 4560.9M)
Extracted 70.0007% (CPU Time= 0:00:01.0  MEM= 4560.9M)
Extracted 80.0008% (CPU Time= 0:00:01.1  MEM= 4560.9M)
Extracted 90.0009% (CPU Time= 0:00:01.3  MEM= 4560.9M)
Extracted 100% (CPU Time= 0:00:01.8  MEM= 4560.9M)
Number of Extracted Resistors     : 339703
Number of Extracted Ground Cap.   : 346350
Number of Extracted Coupling Cap. : 632312
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: Default_rc_corner
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 4528.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.4  Real Time: 0:00:02.0  MEM: 4528.863M)
<CMD> getMultiCpuUsage -localCpu
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report mytop.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report mytop.drc.rpt                   # string, default="", user setting
 *** Starting Verify DRC (MEM: 4511.1) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU TIME: 0:00:03.0  ELAPSED TIME: 0:00:03.0  MEM: 264.1M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> verifyConnectivity -type all -geomConnect -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Mon Sep 22 09:40:25 2025

Design Name: mytop
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (259.4000, 257.4500)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 09:40:25 **** Processed 5000 nets.
**** 09:40:25 **** Processed 10000 nets.
**** 09:40:25 **** Processed 15000 nets.
**** 09:40:25 **** Processed 20000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Mon Sep 22 09:40:25 2025
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.6  MEM: 0.000M)

<CMD> set_power_analysis_mode -reset
<CMD> set_power_analysis_mode -method static -corner max -create_binary_db true -write_static_currents true -honor_negative_energy true -ignore_control_signals true
<CMD> set_power_output_dir -reset
<CMD> set_power_output_dir ./
<CMD> set_default_switching_activity -reset
<CMD> set_default_switching_activity -input_activity 0.2 -period 10.0ns
** INFO:  (VOLTUS_POWR-3229): Using user defined default frequency 100MHz for power calculation.

'set_default_switching_activity' finished successfully.
<CMD> read_activity_file -reset
<CMD> set_power -reset
<CMD> set_powerup_analysis -reset
<CMD> set_dynamic_power_simulation -reset
<CMD> report_power -rail_analysis_format VS -outfile .//mytop.rpt
env CDS_WORKAREA is set to /home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design

Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
Using Power View: worst_case.
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: mytop
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3388.75)
*** Calculating scaling factor for max_timing_library libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Total number of fetched objects 21541
AAE_INFO-618: Total number of nets in the design is 22506,  95.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=3407.1 CPU=0:00:02.8 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=3407.1 CPU=0:00:03.2 REAL=0:00:03.0)
Save waveform /home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/.AAE_3MLyLV/.AAE_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3405.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3405.5M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3394.91)
Glitch Analysis: View worst_case -- Total Number of Nets Skipped = 12. 
Glitch Analysis: View worst_case -- Total Number of Nets Analyzed = 21541. 
Total number of fetched objects 21541
AAE_INFO-618: Total number of nets in the design is 22506,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3403.2 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3403.2 CPU=0:00:00.1 REAL=0:00:00.0)

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3394.54MB/6361.77MB/3484.99MB)



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3394.54MB/6361.77MB/3484.99MB)

Begin Processing Timing Window Data for Power Calculation

clk(100MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3395.29MB/6361.77MB/3484.99MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3395.29MB/6361.77MB/3484.99MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Sep-22 09:43:49 (2025-Sep-22 13:43:49 GMT)
2025-Sep-22 09:43:49 (2025-Sep-22 13:43:49 GMT): 10%
2025-Sep-22 09:43:49 (2025-Sep-22 13:43:49 GMT): 20%
2025-Sep-22 09:43:49 (2025-Sep-22 13:43:49 GMT): 30%
2025-Sep-22 09:43:49 (2025-Sep-22 13:43:49 GMT): 40%
2025-Sep-22 09:43:49 (2025-Sep-22 13:43:49 GMT): 50%
2025-Sep-22 09:43:49 (2025-Sep-22 13:43:49 GMT): 60%
2025-Sep-22 09:43:49 (2025-Sep-22 13:43:49 GMT): 70%
2025-Sep-22 09:43:49 (2025-Sep-22 13:43:49 GMT): 80%
2025-Sep-22 09:43:49 (2025-Sep-22 13:43:49 GMT): 90%

Finished Levelizing
2025-Sep-22 09:43:49 (2025-Sep-22 13:43:49 GMT)

Starting Activity Propagation
2025-Sep-22 09:43:49 (2025-Sep-22 13:43:49 GMT)
2025-Sep-22 09:43:49 (2025-Sep-22 13:43:49 GMT): 10%
2025-Sep-22 09:43:49 (2025-Sep-22 13:43:49 GMT): 20%
2025-Sep-22 09:43:49 (2025-Sep-22 13:43:49 GMT): 30%
2025-Sep-22 09:43:49 (2025-Sep-22 13:43:49 GMT): 40%
2025-Sep-22 09:43:49 (2025-Sep-22 13:43:49 GMT): 50%
2025-Sep-22 09:43:49 (2025-Sep-22 13:43:49 GMT): 60%

Finished Activity Propagation
2025-Sep-22 09:43:49 (2025-Sep-22 13:43:49 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3396.04MB/6361.77MB/3484.99MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Sep-22 09:43:50 (2025-Sep-22 13:43:50 GMT)
 ... Calculating switching power
2025-Sep-22 09:43:50 (2025-Sep-22 13:43:50 GMT): 10%
2025-Sep-22 09:43:50 (2025-Sep-22 13:43:50 GMT): 20%
2025-Sep-22 09:43:50 (2025-Sep-22 13:43:50 GMT): 30%
2025-Sep-22 09:43:50 (2025-Sep-22 13:43:50 GMT): 40%
2025-Sep-22 09:43:50 (2025-Sep-22 13:43:50 GMT): 50%
 ... Calculating internal and leakage power
2025-Sep-22 09:43:50 (2025-Sep-22 13:43:50 GMT): 60%
2025-Sep-22 09:43:50 (2025-Sep-22 13:43:50 GMT): 70%
2025-Sep-22 09:43:50 (2025-Sep-22 13:43:50 GMT): 80%
2025-Sep-22 09:43:50 (2025-Sep-22 13:43:50 GMT): 90%

Finished Calculating power
2025-Sep-22 09:43:50 (2025-Sep-22 13:43:50 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3399.04MB/6361.77MB/3484.99MB)

Begin Processing User Attributes

Begin Processing set_power
Ended Processing set_power: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3399.04MB/6361.77MB/3484.99MB)
Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3399.04MB/6361.77MB/3484.99MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=3399.04MB/6361.77MB/3484.99MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3399.04MB/6361.77MB/3484.99MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        2.22807573 	   45.8482%
Total Switching Power:       2.63048599 	   54.1288%
Total Leakage Power:         0.00112163 	    0.0231%
Total Power:                 4.85968334
-----------------------------------------------------------------------------------------
** WARN:  (VOLTUS_POWR-3424): Cell AOI221X1 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell OA22X1 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell XNOR2X4 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell NAND4XL has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell DLY1X4 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell DLY3X1 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell NAND3BX1 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell NOR2X2 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell AO22XL has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell XNOR2X2 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell CLKMX2X6 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell AO21X2 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell OAI221X2 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell AOI21X1 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell AND2X1 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell CLKBUFX4 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell OR2X1 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell AOI211XL has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell NAND2BX1 has no power pin defined in LEF/PGV.

** WARN:  (VOLTUS_POWR-3424): Cell AOI21XL has no power pin defined in LEF/PGV.

** WARN:  (EMS-27): Message (VOLTUS_POWR-3424) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3405.79MB/6361.77MB/3484.99MB)

Begin Creating Binary Database
Ended Creating Binary Database: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3931.25MB/7900.20MB/3931.25MB)

Output file is .//mytop.rpt.
<CMD> zoomBox -6.20500 84.66800 155.03500 175.45400
<CMD> zoomBox 41.30250 96.08400 68.28600 111.27700
<CMD> zoomBox 48.97000 97.92600 54.28400 100.91800
<CMD> zoomBox 41.29450 96.08050 68.29400 111.28250
<CMD> zoomBox -42.12150 76.03200 220.60500 223.96000
<CMD> zoomBox -58.52750 72.08900 250.56250 246.12200
<CMD> fit
<CMD> zoomBox 57.05450 139.93550 246.74800 246.74250
<CMD> zoomBox 144.87450 208.59950 196.56450 237.70350
<CMD> zoomBox 160.28750 220.51850 172.26050 227.26000
<CMD> zoomBox 163.44400 222.95950 167.28300 225.12100
<CMD> zoomBox 164.60750 223.85200 165.25150 224.21450
<CMD> zoomBox 164.21850 223.55350 165.92800 224.51600
<CMD> zoomBox 164.10800 223.46900 166.11950 224.60150
<CMD> zoomBox 161.11200 221.17250 171.33700 226.92950
<CMD> zoomBox -51.96050 57.79800 542.64050 392.58800
<CMD> zoomBox -2317.01400 -1678.94550 4489.78100 2153.61950
<CMD> fit
<CMD> zoomBox 34.99500 168.84050 151.49200 234.43400
<CMD> fit
<CMD> zoomIn
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomOut
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomIn
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomBox 129.24750 127.68650 130.34800 128.30600
<CMD> zoomBox 129.70500 127.81700 129.92250 127.93950
<CMD> zoomBox 129.80300 127.84500 129.83050 127.86050
<CMD> zoomBox 129.76250 127.83300 129.86750 127.89200
<CMD> zoomBox 129.53850 127.76800 130.07400 128.06950
<CMD> zoomBox 129.48950 127.75400 130.11950 128.10850
<CMD> zoomBox 128.15500 127.37050 131.35950 129.17500
<CMD> zoomBox 119.88800 124.99850 139.04850 135.78700
<CMD> zoomBox 107.44100 121.42900 150.62650 145.74450
<CMD> zoomBox 103.49250 120.29650 154.29900 148.90300
<CMD> zoomBox 70.49000 110.83100 184.99750 175.30450
<CMD> zoomBox 60.02100 107.82850 194.73550 183.67950
<CMD> zoomBox -287.25500 8.23200 517.76650 461.49900
<CMD> fit
<CMD> zoomBox 1.61850 -1.42700 138.67300 75.74150
<CMD> zoomBox 18.45600 -0.42700 62.39400 24.31250
<CMD> zoomBox 22.25300 -0.20150 45.19000 12.71300
<CMD> zoomBox 32.32200 2.14300 39.67600 6.28350
<CMD> zoomBox 33.03450 2.30900 39.28550 5.82850
<CMD> zoomBox 34.59300 2.67200 38.43200 4.83350
<CMD> zoomBox 34.96450 2.75850 38.22800 4.59600
<CMD> zoomBox 35.54950 2.89450 37.90800 4.22250
<CMD> zoomBox 35.77800 2.94750 37.78300 4.07650
<CMD> zoomBox 33.03100 2.30700 39.28800 5.83000
<CMD> zoomBox 35.86000 4.11950 37.09250 4.81350
<CMD> zoomBox 32.40200 1.90500 39.77450 6.05600
<CMD> zoomBox 7.36400 -14.13400 59.20400 15.05450
<CMD> zoomBox -5.62750 -21.36200 78.78550 26.16650
<CMD> zoomBox 10.47650 2.92050 30.02800 13.92900
<CMD> zoomBox 13.77350 7.89300 20.04200 11.42250
<CMD> zoomBox 11.82200 4.95050 25.95050 12.90550
<CMD> zoomBox 11.20250 4.01700 27.82450 13.37600
<CMD> zoomBox 4.38500 -6.26100 48.45950 18.55500
<CMD> fit
<CMD> zoomBox 133.35850 181.96300 204.90250 222.24600
<CMD> zoomBox 173.39750 212.53900 177.23650 214.70050
<CMD> zoomBox 174.65950 213.50300 176.36350 214.46250
<CMD> fit
<CMD> saveDesign mytop -tcon
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=09/22 09:59:04, mem=3420.5M)
% Begin Save ccopt configuration ... (date=09/22 09:59:04, mem=3420.5M)
% End Save ccopt configuration ... (date=09/22 09:59:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=3420.5M, current mem=3420.5M)
% Begin Save netlist data ... (date=09/22 09:59:04, mem=3420.5M)
Writing Binary DB to mytop.dat/mytop.v.bin in single-threaded mode...
% End Save netlist data ... (date=09/22 09:59:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=3420.9M, current mem=3420.9M)
Saving symbol-table file ...
Saving congestion map file mytop.dat/mytop.route.congmap.gz ...
% Begin Save AAE data ... (date=09/22 09:59:04, mem=3421.7M)
Saving AAE Data ...
% End Save AAE data ... (date=09/22 09:59:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=3424.2M, current mem=3424.2M)
Saving preference file mytop.dat/gui.pref.tcl ...
Saving mode setting ...
**WARN: (IMPMF-5054):	fill_setting_save command is obsolete and should not be used any more. It still works in this release but will be removed in future release. Recommend to use Pegasus metal fill flow which is the replacement.
Saving global file ...
% Begin Save floorplan data ... (date=09/22 09:59:05, mem=3430.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=09/22 09:59:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=3430.4M, current mem=3430.4M)
Saving PG file mytop.dat/mytop.pg.gz, version#2, (Created by Innovus v23.34-s088_1 on Mon Sep 22 09:59:05 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=6190.4M) ***
*info - save blackBox cells to lef file mytop.dat/mytop.bbox.lef
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=09/22 09:59:05, mem=3431.9M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=09/22 09:59:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=3431.9M, current mem=3431.9M)
% Begin Save routing data ... (date=09/22 09:59:05, mem=3431.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=6190.4M) ***
% End Save routing data ... (date=09/22 09:59:05, total cpu=0:00:00.2, real=0:00:00.0, peak res=3431.9M, current mem=3431.9M)
Saving property file mytop.dat/mytop.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=6190.4M) ***
#Saving pin access data to file mytop.dat/mytop.apa ...
#
% Begin Save power constraints data ... (date=09/22 09:59:05, mem=3431.9M)
% End Save power constraints data ... (date=09/22 09:59:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=3431.9M, current mem=3431.9M)
Default_rc_corner
Default_rc_corner
Default_rc_corner
Generated self-contained design mytop.dat
min_timing_library max_timing_library
Default_rc_corner
nn_constraints
../synthesis/final_sdc.sdc
#% End save design ... (date=09/22 09:59:06, total cpu=0:00:01.8, real=0:00:02.0, peak res=3450.9M, current mem=3450.9M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPMF-5054           1  fill_setting_save command is obsolete an...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> selectWire 49.2600 143.8850 49.3400 144.9150 4 FE_OFN2227_instanceL2_prod_terms_2__3__5
<CMD> deselectAll
<CMD> checkDesign -io -netlist -physicalLibrary -powerGround -tieHilo -timingLibrary -spef -floorplan -place -outdir checkDesign
Creating directory checkDesign.
**WARN: (IMPREPO-205):	There are 2 Cells with missing PG PIN.
**WARN: (IMPREPO-207):	There are 1 Cells dimensions not multiple integer of site.
Begin checking placement ... (start mem=6190.4M, init mem=6190.4M)
*info: Recommended don't use cell = 0           
*info: Placed = 14592         
*info: Unplaced = 0           
Placement Density:77.92%(49634/63697)
Placement Density (including fixed std cells):77.92%(49634/63697)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=6190.4M)
############################################################################
# Innovus Netlist Design Rule Check
# Mon Sep 22 10:01:59 2025
############################################################################
Design: mytop

------ Design Summary:
Total Standard Cell Number   (cells) : 14592
Total Block Cell Number      (cells) : 0
Total I/O Pad Cell Number    (cells) : 0
Total Standard Cell Area     ( um^2) : 49634.12
Total Block Cell Area        ( um^2) : 0.00
Total I/O Pad Cell Area      ( um^2) : 0.00

------ Design Statistics:

Number of Instances            : 14592
Number of Non-uniquified Insts : 14576
Number of Nets                 : 22506
Average number of Pins per Net : 2.51
Maximum number of Pins in Net  : 582

------ I/O Port summary

Number of Primary I/O Ports    : 142
Number of Input Ports          : 131
Number of Output Ports         : 11
Number of Bidirectional Ports  : 0
Number of Power/Ground Ports   : 0
Number of Floating Ports                     *: 0
Number of Ports Connected to Multiple Pads   *: 0
Number of Ports Connected to Core Instances   : 142
**WARN: (IMPREPO-202):	There are 142 Ports connected to core instances.

------ Design Rule Checking:

Number of Output Pins connect to Power/Ground *: 0
Number of Insts with Input Pins tied together ?: 1
Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
Number of Input/InOut Floating Pins            : 0
Number of Output Floating Pins                 : 0
Number of Output Term Marked TieHi/Lo         *: 0

**WARN: (IMPREPO-216):	There are 1 Instances with input pins tied together.
Number of nets with tri-state drivers          : 0
Number of nets with parallel drivers           : 0
Number of nets with multiple drivers           : 0
Number of nets with no driver (No FanIn)       : 0
Number of Output Floating nets (No FanOut)     : 965
Number of High Fanout nets (>50)               : 5
**WARN: (IMPREPO-227):	There are 5 High Fanout nets (>50).
**WARN: (IMPREPO-213):	There are 142 I/O Pins connected to Non-IO Insts.
Checking routing tracks.....
Checking other grids.....
Checking FINFET Grid is on Manufacture Grid.....

Checking core/die box is on Grid.....

Checking snap rule ......

Checking Row is on grid......

INFO (IMPFP-7241): Tech site CoreSiteDouble has no symmetry Y. 	Current symmetry setting : isSymmetryR90 false; isSymmetryX : false; isSymmetryY : false;

INFO (IMPFP-7241): Tech site CoreSite has no symmetry Y. 	Current symmetry setting : isSymmetryR90 false; isSymmetryX : false; isSymmetryY : false;

Checking AreaIO row.....
Checking routing blockage.....
Checking components.....
Checking constraints (guide/region/fence).....
Checking groups.....
Checking Ptn Core Box.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 
 Design check done.
Report saved in file checkDesign/mytop.main.htm.ascii

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
WARNING   IMPREPO-205          1  There are %d Cells with missing PG PIN.  
WARNING   IMPREPO-207          1  There are %d Cells dimensions not multip...
WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
*** Message Summary: 6 warning(s), 0 error(s)

<CMD> reportGateCount -level 5 -limit 100 -outfile mytop.gateCount
Gate area 1.0260 um^2
[0] mytop Gates=48376 Cells=14592 Area=49634.1 um^2
[1] instanceL1 Gates=30134 Cells=8413 Area=30917.5 um^2
<CMD> reportNetStat
*** Statistics for net list mytop ***
Number of cells      = 14592
Number of nets       = 21541
Number of tri-nets   = 0
Number of degen nets = 2
Number of pins       = 56442
Number of i/os       = 142

Number of nets with    1 terms = 2 (0.0%)
Number of nets with    2 terms = 17443 (81.0%)
Number of nets with    3 terms = 2180 (10.1%)
Number of nets with    4 terms = 840 (3.9%)
Number of nets with    5 terms = 243 (1.1%)
Number of nets with    6 terms = 139 (0.6%)
Number of nets with    7 terms = 85 (0.4%)
Number of nets with    8 terms = 73 (0.3%)
Number of nets with    9 terms = 68 (0.3%)
Number of nets with >=10 terms = 468 (2.2%)

*** 118 Primitives used:
Primitive XOR2XL (83 insts)
Primitive XOR2X4 (5 insts)
Primitive XNOR2X4 (8 insts)
Primitive XNOR2X2 (28 insts)
Primitive XNOR2X1 (367 insts)
Primitive SDFFRHQX1 (19 insts)
Primitive OR4X1 (2 insts)
Primitive OR3XL (1 insts)
Primitive OR3X1 (1 insts)
Primitive OR2XL (28 insts)
Primitive OR2X6 (6 insts)
Primitive OR2X4 (16 insts)
Primitive OR2X2 (12 insts)
Primitive OR2X1 (106 insts)
Primitive OAI33X1 (1 insts)
Primitive OAI32X1 (5 insts)
Primitive OAI31X1 (6 insts)
Primitive OAI2BB1X2 (8 insts)
Primitive OAI2BB1X1 (180 insts)
Primitive OAI22XL (5 insts)
Primitive OAI22X2 (17 insts)
Primitive OAI22X1 (75 insts)
Primitive OAI222X4 (1 insts)
Primitive OAI222X1 (8 insts)
Primitive OAI221X2 (1 insts)
Primitive OAI221X1 (15 insts)
Primitive OAI21XL (11 insts)
Primitive OAI21X2 (8 insts)
Primitive OAI21X1 (181 insts)
Primitive OAI211X1 (66 insts)
Primitive OA22X1 (4 insts)
Primitive OA21X4 (6 insts)
Primitive OA21X2 (19 insts)
Primitive OA21X1 (64 insts)
Primitive NOR4X1 (4 insts)
Primitive NOR4BX1 (1 insts)
Primitive NOR3X1 (1 insts)
Primitive NOR3BX2 (2 insts)
Primitive NOR3BX1 (12 insts)
Primitive NOR2XL (84 insts)
Primitive NOR2X2 (82 insts)
Primitive NOR2X1 (430 insts)
Primitive NOR2BX2 (41 insts)
Primitive NOR2BX1 (353 insts)
Primitive NAND4XL (1 insts)
Primitive NAND4X1 (1 insts)
Primitive NAND3X2 (1 insts)
Primitive NAND3X1 (3 insts)
Primitive NAND3BXL (17 insts)
Primitive NAND3BX2 (3 insts)
Primitive NAND3BX1 (9 insts)
Primitive NAND2XL (87 insts)
Primitive NAND2X2 (78 insts)
Primitive NAND2X1 (409 insts)
Primitive NAND2BXL (33 insts)
Primitive NAND2BX2 (13 insts)
Primitive NAND2BX1 (138 insts)
Primitive MXI2XL (42 insts)
Primitive MXI2X1 (14 insts)
Primitive MX2XL (263 insts)
Primitive MX2X1 (11 insts)
Primitive INVXL (191 insts)
Primitive INVX4 (7 insts)
Primitive INVX3 (172 insts)
Primitive INVX2 (302 insts)
Primitive INVX1 (1082 insts)
Primitive DLY4X1 (14 insts)
Primitive DLY3X1 (15 insts)
Primitive DLY2X1 (6 insts)
Primitive DLY1X4 (12 insts)
Primitive DLY1X1 (63 insts)
Primitive DFFRX2 (9 insts)
Primitive DFFRX1 (309 insts)
Primitive DFFRHQX1 (244 insts)
Primitive CLKXOR2X2 (6 insts)
Primitive CLKXOR2X1 (36 insts)
Primitive CLKMX2X6 (1 insts)
Primitive CLKMX2X2 (5 insts)
Primitive CLKINVX8 (13 insts)
Primitive CLKINVX6 (37 insts)
Primitive CLKINVX4 (63 insts)
Primitive CLKBUFX8 (47 insts)
Primitive CLKBUFX6 (230 insts)
Primitive CLKBUFX4 (8 insts)
Primitive CLKBUFX3 (16 insts)
Primitive CLKBUFX2 (192 insts)
Primitive CLKBUFX12 (1 insts)
Primitive BUFX4 (71 insts)
Primitive BUFX3 (219 insts)
Primitive BUFX2 (552 insts)
Primitive BUFX12 (37 insts)
Primitive AOI32X1 (16 insts)
Primitive AOI31X1 (9 insts)
Primitive AOI2BB1XL (4 insts)
Primitive AOI2BB1X2 (9 insts)
Primitive AOI2BB1X1 (38 insts)
Primitive AOI22XL (15 insts)
Primitive AOI22X1 (90 insts)
Primitive AOI222X1 (2 insts)
Primitive AOI221X1 (8 insts)
Primitive AOI21XL (10 insts)
Primitive AOI21X2 (27 insts)
Primitive AOI21X1 (219 insts)
Primitive AOI211XL (1 insts)
Primitive AOI211X1 (1 insts)
Primitive AO22XL (2 insts)
Primitive AO21XL (24 insts)
Primitive AO21X2 (3 insts)
Primitive AO21X1 (18 insts)
Primitive AND4X1 (1 insts)
Primitive AND3X6 (1 insts)
Primitive AND2XL (76 insts)
Primitive AND2X8 (10 insts)
Primitive AND2X4 (5 insts)
Primitive AND2X2 (17 insts)
Primitive AND2X1 (30 insts)
Primitive ADDHX1 (62 insts)
Primitive ADDFX1 (6438 insts)
************
**WARN: (IMPOAX-793):	Problem in processing library definition file /home/Group4/cds.lib - Unable to open library Lab_2 at path /shared_folder/Lab_2: Invalid Lib Path..
**WARN: (IMPOAX-793):	Problem in processing library definition file /home/Group4/cds.lib - Unable to open library mylib at path /home/client04/Yogender/mylib: Invalid Lib Path..
**WARN: (IMPOAX-793):	Problem in processing library definition file /home/Group4/cds.lib - Unable to open library Lab_2 at path /shared_folder/Lab_2: Invalid Lib Path..
**WARN: (IMPOAX-793):	Problem in processing library definition file /home/Group4/cds.lib - Unable to open library mylib at path /home/client04/Yogender/mylib: Invalid Lib Path..
<CMD> zoomBox 50.62300 68.89050 240.31700 175.69750
<CMD> zoomBox 65.39100 98.06600 202.44500 175.23400
<CMD> zoomBox 89.33750 145.37850 141.02900 174.48350
<CMD> zoomBox 98.36900 163.22250 117.86550 174.20000
<CMD> zoomBox 103.78600 173.93150 103.96200 174.03050
<CMD> zoomBox 103.68200 173.72450 104.23150 174.03400
<CMD> zoomBox 103.16900 172.71300 105.54350 174.05000
<CMD> zoomBox 102.55700 171.50600 107.10900 174.06900
<CMD> zoomBox 102.33150 171.06050 107.68700 174.07600
<CMD> zoomBox 97.34450 161.20950 120.47400 174.23250
<CMD> zoomBox 96.19900 158.94700 123.41050 174.26850
<CMD> zoomBox 29.54250 27.26400 294.34150 176.35900
<CMD> fit
<CMD> streamOut final_nn.gds -mapFile streamOut.map -libName DesignLib -units 2000 -mode ALL
Parse flat map file 'streamOut.map'
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Convert 0 swires and 0 svias from compressed groups
Output for via structure generation total number 38
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    233                             COMP
    234                          DIEAREA
    227                          Metal11
    217                            Via10
    226                          Metal11
    206                          Metal10
    216                            Via10
    196                             Via9
    225                          Metal11
    205                          Metal10
    185                           Metal9
    214                            Via10
    195                             Via9
    175                             Via8
    223                          Metal11
    204                          Metal10
    184                           Metal9
    164                           Metal8
    8                             Metal1
    22                              Via1
    2                               Cont
    64                              Via3
    44                              Via2
    5                               Cont
    43                              Via2
    23                              Via1
    1                               Cont
    9                             Metal1
    29                            Metal2
    50                            Metal3
    10                            Metal1
    30                            Metal2
    71                            Metal4
    11                            Metal1
    51                            Metal3
    31                            Metal2
    65                              Via3
    26                              Via1
    85                              Via4
    52                            Metal3
    32                            Metal2
    72                            Metal4
    92                            Metal5
    47                              Via2
    3                               Cont
    86                              Via4
    106                             Via5
    220                          Metal11
    200                          Metal10
    161                           Metal8
    78                            Metal4
    38                            Metal2
    58                            Metal3
    97                            Metal5
    117                           Metal6
    53                            Metal3
    14                            Metal1
    73                            Metal4
    93                            Metal5
    113                           Metal6
    218                          Metal11
    198                          Metal10
    178                           Metal9
    158                           Metal8
    75                            Metal4
    36                            Metal2
    16                            Metal1
    55                            Metal3
    119                           Metal6
    68                              Via3
    24                              Via1
    4                               Cont
    107                             Via5
    127                             Via6
    221                          Metal11
    182                           Metal9
    59                            Metal3
    79                            Metal4
    99                            Metal5
    118                           Metal6
    138                           Metal7
    212                            Via10
    173                             Via8
    70                              Via3
    90                              Via4
    109                             Via5
    129                             Via6
    222                          Metal11
    202                          Metal10
    183                           Metal9
    163                           Metal8
    143                           Metal7
    190                             Via9
    170                             Via8
    67                              Via3
    48                              Via2
    28                              Via1
    87                              Via4
    131                             Via6
    224                          Metal11
    180                           Metal9
    160                           Metal8
    101                           Metal5
    121                           Metal6
    141                           Metal7
    35                            Metal2
    74                            Metal4
    94                            Metal5
    114                           Metal6
    134                           Metal7
    176                           Metal9
    156                           Metal8
    13                            Metal1
    33                            Metal2
    77                            Metal4
    116                           Metal6
    136                           Metal7
    197                          Metal10
    177                           Metal9
    157                           Metal8
    54                            Metal3
    34                            Metal2
    15                            Metal1
    98                            Metal5
    137                           Metal7
    203                          Metal10
    159                           Metal8
    80                            Metal4
    100                           Metal5
    120                           Metal6
    139                           Metal7
    219                          Metal11
    199                          Metal10
    179                           Metal9
    57                            Metal3
    37                            Metal2
    17                            Metal1
    76                            Metal4
    96                            Metal5
    140                           Metal7
    201                          Metal10
    181                           Metal9
    162                           Metal8
    122                           Metal6
    142                           Metal7
    45                              Via2
    6                               Cont
    25                              Via1
    89                              Via4
    128                             Via6
    148                             Via7
    169                             Via8
    66                              Via3
    46                              Via2
    7                               Cont
    27                              Via1
    110                             Via5
    149                             Via7
    194                             Via9
    91                              Via4
    111                             Via5
    130                             Via6
    150                             Via7
    215                            Via10
    171                             Via8
    112                             Via5
    132                             Via6
    151                             Via7
    211                            Via10
    191                             Via9
    69                              Via3
    49                              Via2
    88                              Via4
    108                             Via5
    152                             Via7
    192                             Via9
    172                             Via8
    133                             Via6
    153                             Via7
    213                            Via10
    193                             Via9
    174                             Via8
    154                             Via7
    56                            Metal3
    12                            Metal1
    95                            Metal5
    115                           Metal6
    135                           Metal7
    155                           Metal8
    18                            Metal1
    19                            Metal1
    39                            Metal2
    60                            Metal3
    20                            Metal1
    40                            Metal2
    81                            Metal4
    21                            Metal1
    61                            Metal3
    41                            Metal2
    62                            Metal3
    42                            Metal2
    82                            Metal4
    102                           Metal5
    230                          Metal11
    210                          Metal10
    63                            Metal3
    83                            Metal4
    103                           Metal5
    123                           Metal6
    228                          Metal11
    208                          Metal10
    188                           Metal9
    168                           Metal8
    231                          Metal11
    84                            Metal4
    104                           Metal5
    124                           Metal6
    144                           Metal7
    186                           Metal9
    166                           Metal8
    126                           Metal6
    146                           Metal7
    207                          Metal10
    187                           Metal9
    167                           Metal8
    147                           Metal7
    229                          Metal11
    209                          Metal10
    189                           Metal9
    105                           Metal5
    125                           Metal6
    145                           Metal7
    165                           Metal8


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                          14592

Ports/Pins                           142
    metal layer Metal1                42
    metal layer Metal2                14
    metal layer Metal3                42
    metal layer Metal4                44

Nets                              217835
    metal layer Metal1              5301
    metal layer Metal2             92633
    metal layer Metal3             62713
    metal layer Metal4             37486
    metal layer Metal5             14414
    metal layer Metal6              5120
    metal layer Metal7               166
    metal layer Metal8                 2

    Via Instances                 121866

Special Nets                         554
    metal layer Metal1               444
    metal layer Metal10              106
    metal layer Metal11                4

    Via Instances                   2876

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                               21683
    metal layer Metal1               645
    metal layer Metal2             14739
    metal layer Metal3              5024
    metal layer Metal4              1009
    metal layer Metal5               141
    metal layer Metal6               122
    metal layer Metal7                 1
    metal layer Metal10                2


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> saveNetlist nnproject_final_netlist.v -phys -includePowerGround -includePhysicalInst
Writing Netlist "nnproject_final_netlist.v" ...
Pwr name (VDD).
Gnd name (VSS).
1 Pwr names and 1 Gnd names.
<CMD> write_sdf delays_physical.sdf -nonnegchecks -splitrecrem -edges check_edge -recompute_delay_calc

Usage: write_sdf [-help] <file_name> [-abstracted_model] [-adjust_setuphold_for_zero_hold_slack] [-base_delay] [-celltiming {all none nochecks}]
                 [-collapse_internal_pins] [-condelse] [-delimiter <char>] [-delta_delay] [-edges {edged library noedge check_edge}]
                 [-exclude_cells <cell_list>] [-exclude_cells_keep_io_nets] [-exclude_cells_keep_top_level_nets] [-exclude_disabled_arcs]
                 [-exclude_disabled_modes] [-exclude_whatif_arcs] [-filter] [-ideal_clock_network] [-include_variation]
                 [-interconn {all none noport noinport nooutport}] [-map_file {file1 file2 ...}] [-max_view <viewName>] [-merge_arcs]
                 [-min_period_edges {posedge negedge both none}] [-min_view <viewName>] [-no_condition] [-no_derate] [-no_escape] [-nonegchecks]
                 [-precision <non_neg_integer>] [-process <string>] [-recompute_delay_calc] [-recompute_parallel_arcs]
                 [-recrem {merge_always split merge_when_paired}] [-remashold] [-resort_values_min_to_max] [-scale <float>]
                 [-setuphold {merge_always split merge_when_paired}] [-splitrecrem] [-splitsetuphold] [-target_application {sta verilog}]
                 [-temperature <string>] [-timingcheck {order}] [-transform_out_to_out_arcs] [-typ_view <viewName>] [-version {2.1 3.0}] [-view <viewName>]
                 [-voltage <string>]

**ERROR: (IMPTCM-48):	"-nonnegchecks" is not a legal option for command "write_sdf". Either the current option or an option prior to it is not specified correctly.

<CMD> write_sdf delays_physical.sdf -nonegchecks -splitrecrem -edges check_edge -recompute_delay_calc
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: mytop
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3472.95)
Total number of fetched objects 21541
AAE_INFO-618: Total number of nets in the design is 22506,  95.8 percent of the nets selected for SI analysis
Total number of fetched objects 21541
AAE_INFO-618: Total number of nets in the design is 22506,  95.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=3494.31 CPU=0:00:05.2 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=3494.31 CPU=0:00:05.5 REAL=0:00:06.0)
Save waveform /home/Group4/Desktop/AVS/Endterm_Project/projectv3/physical_design/innovus_temp_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1_pratik_Group4_A4cgBo/.AAE_3MLyLV/.AAE_801907_c1d22665-8b2f-4a5d-8d6c-d442da4605c1/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3493.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 3493.3M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3484.78)
Glitch Analysis: View worst_case -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View worst_case -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 21541
AAE_INFO-618: Total number of nets in the design is 22506,  0.0 percent of the nets selected for SI analysis
Glitch Analysis: View best_case -- Total Number of Nets Skipped = 14. 
Glitch Analysis: View best_case -- Total Number of Nets Analyzed = 21541. 
Total number of fetched objects 21541
AAE_INFO-618: Total number of nets in the design is 22506,  1.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=3497.82 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3497.82 CPU=0:00:00.2 REAL=0:00:00.0)
Loading  (mytop)
Traverse HInst (mytop)
<CMD> selectObject Module instanceL1
<CMD> deselectObject Module instanceL1
<CMD> selectInst FE_PHC4162_updown
<CMD> zoomBox 22.90700 102.35000 139.40300 167.94300
<CMD> zoomBox -93.54100 9.61800 333.98700 250.33750
<CMD> zoomBox -432.77300 -260.52800 900.84850 490.36750
<CMD> fit
<CMD> deselectAll
<CMD> zoomBox 122.64050 200.57400 239.13750 266.16750
<CMD> zoomBox 133.69250 210.22500 232.71500 265.97950
<CMD> zoomBox 186.38000 254.38850 192.63100 257.90800
<CMD> zoomBox 188.94000 257.37000 189.58300 257.73200
<CMD> zoomBox 188.98400 257.42150 189.53050 257.72900
<CMD> zoomBox 188.15550 256.45700 190.51600 257.78600
<CMD> zoomBox 182.79350 250.21050 196.90050 258.15350
<CMD> zoomBox 166.55450 241.85200 203.96050 262.91350
<CMD> fit
