

================================================================
== Vitis HLS Report for 'hardware_encoding'
================================================================
* Date:           Sat Dec  9 20:27:42 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        final_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.867 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------------------+--------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                             |                          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |           Instance          |          Module          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------+--------------------------+---------+---------+----------+----------+-----+-----+---------+
        |computing_U0                 |computing                 |        ?|        ?|         ?|         ?|    ?|    ?|     none|
        |read_input_U0                |read_input                |        ?|        ?|         ?|         ?|    ?|    ?|     none|
        |write_output_U0              |write_output              |        1|        ?|  6.667 ns|         ?|    1|    ?|     none|
        |Block_split28_proc_U0        |Block_split28_proc        |       70|       70|  0.467 us|  0.467 us|   70|   70|     none|
        |hardware_encoding_entry7_U0  |hardware_encoding_entry7  |        0|        0|      0 ns|      0 ns|    0|    0|     none|
        +-----------------------------+--------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     16|    -|
|FIFO             |        3|    -|    1009|    648|    -|
|Instance         |      132|    -|    4370|  10699|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     18|    -|
|Register         |        -|    -|       5|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      135|    0|    5384|  11381|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       31|    0|       3|     16|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+--------------------------+---------+----+------+------+-----+
    |           Instance          |          Module          | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------+--------------------------+---------+----+------+------+-----+
    |Block_split28_proc_U0        |Block_split28_proc        |        0|   0|   168|   422|    0|
    |HP0_m_axi_U                  |HP0_m_axi                 |        2|   0|   512|   580|    0|
    |HP1_m_axi_U                  |HP1_m_axi                 |        2|   0|   512|   580|    0|
    |HP3_m_axi_U                  |HP3_m_axi                 |        2|   0|   537|   677|    0|
    |computing_U0                 |computing                 |      126|   0|  1499|  6456|    0|
    |control_s_axi_U              |control_s_axi             |        0|   0|   316|   552|    0|
    |hardware_encoding_entry7_U0  |hardware_encoding_entry7  |        0|   0|     3|    56|    0|
    |read_input_U0                |read_input                |        0|   0|   571|   836|    0|
    |write_output_U0              |write_output              |        0|   0|   252|   540|    0|
    +-----------------------------+--------------------------+---------+----+------+------+-----+
    |Total                        |                          |      132|   0|  4370| 10699|    0|
    +-----------------------------+--------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------------+---------+-----+----+-----+------+-----+---------+
    |         Name        | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +---------------------+---------+-----+----+-----+------+-----+---------+
    |compress_size_0_c_U  |        0|   99|   0|    -|     2|   32|       64|
    |input_size_c_U       |        0|   99|   0|    -|     2|   64|      128|
    |input_stream_U       |        0|   99|   0|    -|    75|    8|      600|
    |inputsize_stream_U   |        2|  158|   0|    -|    75|   32|     2400|
    |lzw_size_c_U         |        0|   99|   0|    -|     4|   64|      256|
    |output_c_U           |        0|   99|   0|    -|     4|   64|      256|
    |output_stream_U      |        1|  158|   0|    -|    75|   16|     1200|
    |p_channel_U          |        0|   99|   0|    -|     2|   32|       64|
    |s1_c_U               |        0|   99|   0|    -|     2|   64|      128|
    +---------------------+---------+-----+----+-----+------+-----+---------+
    |Total                |        3| 1009|   0|    0|   241|  376|     5096|
    +---------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +----------------------------------------------+----------+----+---+----+------------+------------+
    |                 Variable Name                | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                                       |       and|   0|  0|   2|           1|           1|
    |ap_sync_continue                              |       and|   0|  0|   2|           1|           1|
    |ap_sync_done                                  |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                 |       and|   0|  0|   2|           1|           1|
    |hardware_encoding_entry7_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |read_input_U0_ap_start                        |       and|   0|  0|   2|           1|           1|
    |ap_sync_hardware_encoding_entry7_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_read_input_U0_ap_ready                |        or|   0|  0|   2|           1|           1|
    +----------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                         |          |   0|  0|  16|           8|           8|
    +----------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                       | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_hardware_encoding_entry7_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_read_input_U0_ap_ready                |   9|          2|    1|          2|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |Total                                             |  18|          4|    2|          4|
    +--------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+---+----+-----+-----------+
    |                       Name                       | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------+---+----+-----+-----------+
    |ap_rst_n_inv                                      |  1|   0|    1|          0|
    |ap_rst_reg_1                                      |  1|   0|    1|          0|
    |ap_rst_reg_2                                      |  1|   0|    1|          0|
    |ap_sync_reg_hardware_encoding_entry7_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_read_input_U0_ap_ready                |  1|   0|    1|          0|
    +--------------------------------------------------+---+----+-----+-----------+
    |Total                                             |  5|   0|    5|          0|
    +--------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+-------------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   |   Source Object   |    C Type    |
+-----------------------+-----+-----+---------------+-------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|            control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|            control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|            control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|            control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|            control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|            control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|            control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|            control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|            control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|            control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|            control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|            control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|            control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|            control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|            control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|            control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|            control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|  hardware_encoding|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|  hardware_encoding|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|  hardware_encoding|  return value|
|m_axi_HP1_AWVALID      |  out|    1|          m_axi|                HP1|       pointer|
|m_axi_HP1_AWREADY      |   in|    1|          m_axi|                HP1|       pointer|
|m_axi_HP1_AWADDR       |  out|   64|          m_axi|                HP1|       pointer|
|m_axi_HP1_AWID         |  out|    1|          m_axi|                HP1|       pointer|
|m_axi_HP1_AWLEN        |  out|    8|          m_axi|                HP1|       pointer|
|m_axi_HP1_AWSIZE       |  out|    3|          m_axi|                HP1|       pointer|
|m_axi_HP1_AWBURST      |  out|    2|          m_axi|                HP1|       pointer|
|m_axi_HP1_AWLOCK       |  out|    2|          m_axi|                HP1|       pointer|
|m_axi_HP1_AWCACHE      |  out|    4|          m_axi|                HP1|       pointer|
|m_axi_HP1_AWPROT       |  out|    3|          m_axi|                HP1|       pointer|
|m_axi_HP1_AWQOS        |  out|    4|          m_axi|                HP1|       pointer|
|m_axi_HP1_AWREGION     |  out|    4|          m_axi|                HP1|       pointer|
|m_axi_HP1_AWUSER       |  out|    1|          m_axi|                HP1|       pointer|
|m_axi_HP1_WVALID       |  out|    1|          m_axi|                HP1|       pointer|
|m_axi_HP1_WREADY       |   in|    1|          m_axi|                HP1|       pointer|
|m_axi_HP1_WDATA        |  out|   32|          m_axi|                HP1|       pointer|
|m_axi_HP1_WSTRB        |  out|    4|          m_axi|                HP1|       pointer|
|m_axi_HP1_WLAST        |  out|    1|          m_axi|                HP1|       pointer|
|m_axi_HP1_WID          |  out|    1|          m_axi|                HP1|       pointer|
|m_axi_HP1_WUSER        |  out|    1|          m_axi|                HP1|       pointer|
|m_axi_HP1_ARVALID      |  out|    1|          m_axi|                HP1|       pointer|
|m_axi_HP1_ARREADY      |   in|    1|          m_axi|                HP1|       pointer|
|m_axi_HP1_ARADDR       |  out|   64|          m_axi|                HP1|       pointer|
|m_axi_HP1_ARID         |  out|    1|          m_axi|                HP1|       pointer|
|m_axi_HP1_ARLEN        |  out|    8|          m_axi|                HP1|       pointer|
|m_axi_HP1_ARSIZE       |  out|    3|          m_axi|                HP1|       pointer|
|m_axi_HP1_ARBURST      |  out|    2|          m_axi|                HP1|       pointer|
|m_axi_HP1_ARLOCK       |  out|    2|          m_axi|                HP1|       pointer|
|m_axi_HP1_ARCACHE      |  out|    4|          m_axi|                HP1|       pointer|
|m_axi_HP1_ARPROT       |  out|    3|          m_axi|                HP1|       pointer|
|m_axi_HP1_ARQOS        |  out|    4|          m_axi|                HP1|       pointer|
|m_axi_HP1_ARREGION     |  out|    4|          m_axi|                HP1|       pointer|
|m_axi_HP1_ARUSER       |  out|    1|          m_axi|                HP1|       pointer|
|m_axi_HP1_RVALID       |   in|    1|          m_axi|                HP1|       pointer|
|m_axi_HP1_RREADY       |  out|    1|          m_axi|                HP1|       pointer|
|m_axi_HP1_RDATA        |   in|   32|          m_axi|                HP1|       pointer|
|m_axi_HP1_RLAST        |   in|    1|          m_axi|                HP1|       pointer|
|m_axi_HP1_RID          |   in|    1|          m_axi|                HP1|       pointer|
|m_axi_HP1_RUSER        |   in|    1|          m_axi|                HP1|       pointer|
|m_axi_HP1_RRESP        |   in|    2|          m_axi|                HP1|       pointer|
|m_axi_HP1_BVALID       |   in|    1|          m_axi|                HP1|       pointer|
|m_axi_HP1_BREADY       |  out|    1|          m_axi|                HP1|       pointer|
|m_axi_HP1_BRESP        |   in|    2|          m_axi|                HP1|       pointer|
|m_axi_HP1_BID          |   in|    1|          m_axi|                HP1|       pointer|
|m_axi_HP1_BUSER        |   in|    1|          m_axi|                HP1|       pointer|
|m_axi_HP3_AWVALID      |  out|    1|          m_axi|                HP3|       pointer|
|m_axi_HP3_AWREADY      |   in|    1|          m_axi|                HP3|       pointer|
|m_axi_HP3_AWADDR       |  out|   64|          m_axi|                HP3|       pointer|
|m_axi_HP3_AWID         |  out|    1|          m_axi|                HP3|       pointer|
|m_axi_HP3_AWLEN        |  out|    8|          m_axi|                HP3|       pointer|
|m_axi_HP3_AWSIZE       |  out|    3|          m_axi|                HP3|       pointer|
|m_axi_HP3_AWBURST      |  out|    2|          m_axi|                HP3|       pointer|
|m_axi_HP3_AWLOCK       |  out|    2|          m_axi|                HP3|       pointer|
|m_axi_HP3_AWCACHE      |  out|    4|          m_axi|                HP3|       pointer|
|m_axi_HP3_AWPROT       |  out|    3|          m_axi|                HP3|       pointer|
|m_axi_HP3_AWQOS        |  out|    4|          m_axi|                HP3|       pointer|
|m_axi_HP3_AWREGION     |  out|    4|          m_axi|                HP3|       pointer|
|m_axi_HP3_AWUSER       |  out|    1|          m_axi|                HP3|       pointer|
|m_axi_HP3_WVALID       |  out|    1|          m_axi|                HP3|       pointer|
|m_axi_HP3_WREADY       |   in|    1|          m_axi|                HP3|       pointer|
|m_axi_HP3_WDATA        |  out|   32|          m_axi|                HP3|       pointer|
|m_axi_HP3_WSTRB        |  out|    4|          m_axi|                HP3|       pointer|
|m_axi_HP3_WLAST        |  out|    1|          m_axi|                HP3|       pointer|
|m_axi_HP3_WID          |  out|    1|          m_axi|                HP3|       pointer|
|m_axi_HP3_WUSER        |  out|    1|          m_axi|                HP3|       pointer|
|m_axi_HP3_ARVALID      |  out|    1|          m_axi|                HP3|       pointer|
|m_axi_HP3_ARREADY      |   in|    1|          m_axi|                HP3|       pointer|
|m_axi_HP3_ARADDR       |  out|   64|          m_axi|                HP3|       pointer|
|m_axi_HP3_ARID         |  out|    1|          m_axi|                HP3|       pointer|
|m_axi_HP3_ARLEN        |  out|    8|          m_axi|                HP3|       pointer|
|m_axi_HP3_ARSIZE       |  out|    3|          m_axi|                HP3|       pointer|
|m_axi_HP3_ARBURST      |  out|    2|          m_axi|                HP3|       pointer|
|m_axi_HP3_ARLOCK       |  out|    2|          m_axi|                HP3|       pointer|
|m_axi_HP3_ARCACHE      |  out|    4|          m_axi|                HP3|       pointer|
|m_axi_HP3_ARPROT       |  out|    3|          m_axi|                HP3|       pointer|
|m_axi_HP3_ARQOS        |  out|    4|          m_axi|                HP3|       pointer|
|m_axi_HP3_ARREGION     |  out|    4|          m_axi|                HP3|       pointer|
|m_axi_HP3_ARUSER       |  out|    1|          m_axi|                HP3|       pointer|
|m_axi_HP3_RVALID       |   in|    1|          m_axi|                HP3|       pointer|
|m_axi_HP3_RREADY       |  out|    1|          m_axi|                HP3|       pointer|
|m_axi_HP3_RDATA        |   in|   32|          m_axi|                HP3|       pointer|
|m_axi_HP3_RLAST        |   in|    1|          m_axi|                HP3|       pointer|
|m_axi_HP3_RID          |   in|    1|          m_axi|                HP3|       pointer|
|m_axi_HP3_RUSER        |   in|    1|          m_axi|                HP3|       pointer|
|m_axi_HP3_RRESP        |   in|    2|          m_axi|                HP3|       pointer|
|m_axi_HP3_BVALID       |   in|    1|          m_axi|                HP3|       pointer|
|m_axi_HP3_BREADY       |  out|    1|          m_axi|                HP3|       pointer|
|m_axi_HP3_BRESP        |   in|    2|          m_axi|                HP3|       pointer|
|m_axi_HP3_BID          |   in|    1|          m_axi|                HP3|       pointer|
|m_axi_HP3_BUSER        |   in|    1|          m_axi|                HP3|       pointer|
|m_axi_HP0_AWVALID      |  out|    1|          m_axi|                HP0|       pointer|
|m_axi_HP0_AWREADY      |   in|    1|          m_axi|                HP0|       pointer|
|m_axi_HP0_AWADDR       |  out|   64|          m_axi|                HP0|       pointer|
|m_axi_HP0_AWID         |  out|    1|          m_axi|                HP0|       pointer|
|m_axi_HP0_AWLEN        |  out|    8|          m_axi|                HP0|       pointer|
|m_axi_HP0_AWSIZE       |  out|    3|          m_axi|                HP0|       pointer|
|m_axi_HP0_AWBURST      |  out|    2|          m_axi|                HP0|       pointer|
|m_axi_HP0_AWLOCK       |  out|    2|          m_axi|                HP0|       pointer|
|m_axi_HP0_AWCACHE      |  out|    4|          m_axi|                HP0|       pointer|
|m_axi_HP0_AWPROT       |  out|    3|          m_axi|                HP0|       pointer|
|m_axi_HP0_AWQOS        |  out|    4|          m_axi|                HP0|       pointer|
|m_axi_HP0_AWREGION     |  out|    4|          m_axi|                HP0|       pointer|
|m_axi_HP0_AWUSER       |  out|    1|          m_axi|                HP0|       pointer|
|m_axi_HP0_WVALID       |  out|    1|          m_axi|                HP0|       pointer|
|m_axi_HP0_WREADY       |   in|    1|          m_axi|                HP0|       pointer|
|m_axi_HP0_WDATA        |  out|   32|          m_axi|                HP0|       pointer|
|m_axi_HP0_WSTRB        |  out|    4|          m_axi|                HP0|       pointer|
|m_axi_HP0_WLAST        |  out|    1|          m_axi|                HP0|       pointer|
|m_axi_HP0_WID          |  out|    1|          m_axi|                HP0|       pointer|
|m_axi_HP0_WUSER        |  out|    1|          m_axi|                HP0|       pointer|
|m_axi_HP0_ARVALID      |  out|    1|          m_axi|                HP0|       pointer|
|m_axi_HP0_ARREADY      |   in|    1|          m_axi|                HP0|       pointer|
|m_axi_HP0_ARADDR       |  out|   64|          m_axi|                HP0|       pointer|
|m_axi_HP0_ARID         |  out|    1|          m_axi|                HP0|       pointer|
|m_axi_HP0_ARLEN        |  out|    8|          m_axi|                HP0|       pointer|
|m_axi_HP0_ARSIZE       |  out|    3|          m_axi|                HP0|       pointer|
|m_axi_HP0_ARBURST      |  out|    2|          m_axi|                HP0|       pointer|
|m_axi_HP0_ARLOCK       |  out|    2|          m_axi|                HP0|       pointer|
|m_axi_HP0_ARCACHE      |  out|    4|          m_axi|                HP0|       pointer|
|m_axi_HP0_ARPROT       |  out|    3|          m_axi|                HP0|       pointer|
|m_axi_HP0_ARQOS        |  out|    4|          m_axi|                HP0|       pointer|
|m_axi_HP0_ARREGION     |  out|    4|          m_axi|                HP0|       pointer|
|m_axi_HP0_ARUSER       |  out|    1|          m_axi|                HP0|       pointer|
|m_axi_HP0_RVALID       |   in|    1|          m_axi|                HP0|       pointer|
|m_axi_HP0_RREADY       |  out|    1|          m_axi|                HP0|       pointer|
|m_axi_HP0_RDATA        |   in|   32|          m_axi|                HP0|       pointer|
|m_axi_HP0_RLAST        |   in|    1|          m_axi|                HP0|       pointer|
|m_axi_HP0_RID          |   in|    1|          m_axi|                HP0|       pointer|
|m_axi_HP0_RUSER        |   in|    1|          m_axi|                HP0|       pointer|
|m_axi_HP0_RRESP        |   in|    2|          m_axi|                HP0|       pointer|
|m_axi_HP0_BVALID       |   in|    1|          m_axi|                HP0|       pointer|
|m_axi_HP0_BREADY       |  out|    1|          m_axi|                HP0|       pointer|
|m_axi_HP0_BRESP        |   in|    2|          m_axi|                HP0|       pointer|
|m_axi_HP0_BID          |   in|    1|          m_axi|                HP0|       pointer|
|m_axi_HP0_BUSER        |   in|    1|          m_axi|                HP0|       pointer|
+-----------------------+-----+-----+---------------+-------------------+--------------+

