<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<!-- ********************************************************************** -->
<!-- 				    iWave Systems Technologies 				            -->
<!-- ********************************************************************** -->
<!-- SOM Supported	: iW-PRHTZ-R1.0											-->
<!-- Date Created	: 14Oct2024												-->
<!-- ********************************************************************** -->

<part_info part_name="xczu5ev-sfvc784-1-e">
	<pins>	  
		<!-- ********************************************************************** -->
		<!-- 				    		DDR4 1 Pins 					            -->
		<!-- ********************************************************************** -->
		<!-- Address Bus -->
		<pin index="0" 		name ="ddr4_0_adr0" 	loc="AG1"/>
		<pin index="1" 		name ="ddr4_0_adr1" 	loc="AF1"/>
		<pin index="2" 		name ="ddr4_0_adr2" 	loc="AH1"/>
		<pin index="3" 		name ="ddr4_0_adr3" 	loc="AH2"/>
		<pin index="4" 		name ="ddr4_0_adr4" 	loc="AF2"/>
		<pin index="5" 		name ="ddr4_0_adr5" 	loc="AE2"/>
		<pin index="6" 		name ="ddr4_0_adr6" 	loc="AF3"/>
		<pin index="7" 		name ="ddr4_0_adr7" 	loc="AE3"/>
		<pin index="8" 		name ="ddr4_0_adr8" 	loc="AH3"/>
		<pin index="9" 		name ="ddr4_0_adr9" 	loc="AG3"/>
		<pin index="10" 	name ="ddr4_0_adr10"	loc="AH4"/>
		<pin index="11" 	name ="ddr4_0_adr11" 	loc="AG4"/>
		<pin index="12" 	name ="ddr4_0_adr12" 	loc="AB5"/>
		<pin index="13" 	name ="ddr4_0_adr13" 	loc="AC1"/>
		<pin index="14" 	name ="ddr4_0_adr14" 	loc="AB1"/>
		<pin index="15" 	name ="ddr4_0_adr15" 	loc="AC2"/>
		<pin index="16" 	name ="ddr4_0_adr16" 	loc="AB2"/>
		
		<!-- Bank Address -->
		<pin index="17" 	name ="ddr4_0_ba0"	loc="AB3"/>
		<pin index="18" 	name ="ddr4_0_ba1"  	loc="AB4"/>
		<!-- Bank Group -->
		<pin index="19" 	name ="ddr4_0_bg"   	loc="AH9" />
	

		<!-- Differential Clock Input -->
		<pin index="20" 	name ="ddr4_0_ck_t"  	loc="AD2"/>
		<pin index="21" 	name ="ddr4_0_ck_c"  	loc="AD1"/>
	

		<!-- Clock Enable -->
		<pin index="22" 	name ="ddr4_0_cke"   	loc="AC3"/>
		<!-- Chip Select -->
		<pin index="23" 	name ="ddr4_0_cs_n"  	loc="AE4"/>
		
		<!-- Data Mask -->
		<pin index="24" 	name ="ddr4_0_dm_n0" 	loc="AG9"/>
		<pin index="25" 	name ="ddr4_0_dm_n1" 	loc="AC9"/>

		<!-- Data Bus -->
		<pin index="26" 	name ="ddr4_0_dq0"  	loc="AF5" />
		<pin index="27" 	name ="ddr4_0_dq1"  	loc="AE5" />
		<pin index="28" 	name ="ddr4_0_dq2"  	loc="AF6" />
		<pin index="29" 	name ="ddr4_0_dq3"  	loc="AF7" />
		<pin index="30" 	name ="ddr4_0_dq4"  	loc="AH7" />
		<pin index="31" 	name ="ddr4_0_dq5"  	loc="AH8" />
		<pin index="32" 	name ="ddr4_0_dq6"  	loc="AG8" />
		<pin index="33" 	name ="ddr4_0_dq7"  	loc="AF8" />
		<pin index="34" 	name ="ddr4_0_dq8"  	loc="AC6" />
		<pin index="35" 	name ="ddr4_0_dq9"  	loc="AB6" />
		<pin index="36" 	name ="ddr4_0_dq10" 	loc="AC7" />
		<pin index="37" 	name ="ddr4_0_dq11" 	loc="AB7" />
		<pin index="38" 	name ="ddr4_0_dq12" 	loc="AC8" />
		<pin index="39" 	name ="ddr4_0_dq13" 	loc="AB8" />
		<pin index="40" 	name ="ddr4_0_dq14" 	loc="AE8" />
		<pin index="41" 	name ="ddr4_0_dq15" 	loc="AE9" />
	
		<!-- Differential Data Strode -->
		<pin index="42" 	name ="ddr4_0_dqs_t0"  	loc="AG6" />
		<pin index="43" 	name ="ddr4_0_dqs_t1"  	loc="AD7" />
	
		<pin index="44" 	name ="ddr4_0_dqs_c0"  	loc="AG5" />
		<pin index="45" 	name ="ddr4_0_dqs_c1"  	loc="AE7" />
		

		<!-- On Die Termination -->
		<pin index="46" 	name ="ddr4_0_odt" 	loc="AC4" />
		<!-- Activate Command Input -->
		<pin index="47" 	name ="ddr4_0_act_n" 	loc="AH6"/>


		<!-- Reset -->
		<pin index="48" 	name ="ddr4_0_reset_n"	loc="AD9" iostandard="LVCMOS12" />
		<!-- Reference Clock -->
		<pin index="49" 	name ="ddr4_0_sysclk_clk_p"	loc="AD5"/>
		<pin index="50" 	name ="ddr4_0_sysclk_clk_n"	loc="AD4"/>
	</pins>
</part_info>




