{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720606155427 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720606155428 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 10 13:09:15 2024 " "Processing started: Wed Jul 10 13:09:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720606155428 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720606155428 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720606155428 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Analysis & Synthesis" 0 -1 1720606156126 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720606156212 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720606156212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/arch-lab-/lab 4/dut/segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/arch-lab-/lab 4/dut/segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segDecoder-dfl " "Found design unit 1: segDecoder-dfl" {  } { { "../DUT/segDecoder.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/lab 4/DUT/segDecoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720606167212 ""} { "Info" "ISGN_ENTITY_NAME" "1 segDecoder " "Found entity 1: segDecoder" {  } { { "../DUT/segDecoder.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/lab 4/DUT/segDecoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720606167212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720606167212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/arch-lab-/lab 4/dut/pll/synthesis/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/arch-lab-/lab 4/dut/pll/synthesis/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-rtl " "Found design unit 1: pll-rtl" {  } { { "../DUT/pll/synthesis/pll.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/lab 4/DUT/pll/synthesis/pll.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720606167215 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "../DUT/pll/synthesis/pll.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/lab 4/DUT/pll/synthesis/pll.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720606167215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720606167215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/arch-lab-/lab 4/dut/pll/synthesis/submodules/pll_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/github/arch-lab-/lab 4/dut/pll/synthesis/submodules/pll_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_pll_0 " "Found entity 1: pll_pll_0" {  } { { "../DUT/pll/synthesis/submodules/pll_pll_0.v" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/lab 4/DUT/pll/synthesis/submodules/pll_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720606167218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720606167218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/arch-lab-/lab 4/dut/counterenvelope.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/arch-lab-/lab 4/dut/counterenvelope.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterEnvelope-rtl " "Found design unit 1: CounterEnvelope-rtl" {  } { { "../DUT/CounterEnvelope.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/lab 4/DUT/CounterEnvelope.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720606167221 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterEnvelope " "Found entity 1: CounterEnvelope" {  } { { "../DUT/CounterEnvelope.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/lab 4/DUT/CounterEnvelope.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720606167221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720606167221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/arch-lab-/lab 4/dut/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/arch-lab-/lab 4/dut/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-rtl " "Found design unit 1: counter-rtl" {  } { { "../DUT/counter.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/lab 4/DUT/counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720606167223 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../DUT/counter.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/lab 4/DUT/counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720606167223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720606167223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/arch-lab-/lab 4/dut/topio_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/arch-lab-/lab 4/dut/topio_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopIO_Interface-struct " "Found design unit 1: TopIO_Interface-struct" {  } { { "../DUT/TopIO_Interface.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/lab 4/DUT/TopIO_Interface.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720606167225 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopIO_Interface " "Found entity 1: TopIO_Interface" {  } { { "../DUT/TopIO_Interface.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/lab 4/DUT/TopIO_Interface.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720606167225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720606167225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/arch-lab-/lab 4/dut/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/arch-lab-/lab 4/dut/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-struct " "Found design unit 1: top-struct" {  } { { "../DUT/top.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/lab 4/DUT/top.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720606167228 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../DUT/top.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/lab 4/DUT/top.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720606167228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720606167228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/arch-lab-/lab 4/dut/shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/arch-lab-/lab 4/dut/shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifter-dataflow " "Found design unit 1: Shifter-dataflow" {  } { { "../DUT/Shifter.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/lab 4/DUT/Shifter.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720606167230 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "../DUT/Shifter.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/lab 4/DUT/Shifter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720606167230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720606167230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/arch-lab-/lab 4/dut/pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/arch-lab-/lab 4/dut/pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM-PWM_MODULE " "Found design unit 1: PWM-PWM_MODULE" {  } { { "../DUT/PWM.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/lab 4/DUT/PWM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720606167233 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "../DUT/PWM.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/lab 4/DUT/PWM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720606167233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720606167233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/arch-lab-/lab 4/dut/logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/arch-lab-/lab 4/dut/logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Logic-Logic_arch " "Found design unit 1: Logic-Logic_arch" {  } { { "../DUT/Logic.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/lab 4/DUT/Logic.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720606167235 ""} { "Info" "ISGN_ENTITY_NAME" "1 Logic " "Found entity 1: Logic" {  } { { "../DUT/Logic.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/lab 4/DUT/Logic.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720606167235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720606167235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/arch-lab-/lab 4/dut/fa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/arch-lab-/lab 4/dut/fa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FA-dataflow " "Found design unit 1: FA-dataflow" {  } { { "../DUT/FA.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/lab 4/DUT/FA.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720606167237 ""} { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "../DUT/FA.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/lab 4/DUT/FA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720606167237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720606167237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/arch-lab-/lab 4/dut/aux_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/user/documents/github/arch-lab-/lab 4/dut/aux_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aux_package " "Found design unit 1: aux_package" {  } { { "../DUT/aux_package.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/lab 4/DUT/aux_package.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720606167240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720606167240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/arch-lab-/lab 4/dut/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/arch-lab-/lab 4/dut/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-struct " "Found design unit 1: ALU-struct" {  } { { "../DUT/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/lab 4/DUT/ALU.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720606167242 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../DUT/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/lab 4/DUT/ALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720606167242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720606167242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/github/arch-lab-/lab 4/dut/addersub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/user/documents/github/arch-lab-/lab 4/dut/addersub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AdderSub-AS_arch " "Found design unit 1: AdderSub-AS_arch" {  } { { "../DUT/AdderSub.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/lab 4/DUT/AdderSub.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720606167245 ""} { "Info" "ISGN_ENTITY_NAME" "1 AdderSub " "Found entity 1: AdderSub" {  } { { "../DUT/AdderSub.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/lab 4/DUT/AdderSub.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720606167245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720606167245 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "n aux_package.vhd(153) " "VHDL error at aux_package.vhd(153): object \"n\" is used but not declared" {  } { { "../DUT/aux_package.vhd" "" { Text "C:/Users/user/Documents/GitHub/Arch-Lab-/lab 4/DUT/aux_package.vhd" 153 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1720606167247 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720606167487 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jul 10 13:09:27 2024 " "Processing ended: Wed Jul 10 13:09:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720606167487 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720606167487 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720606167487 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720606167487 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720606168227 ""}
