// Seed: 1671886513
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign module_2._id_3 = 0;
  assign module_1.id_2  = 0;
  wire id_4;
  ;
endmodule
module module_1 ();
  logic id_1;
  ;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  tri id_2;
  assign id_2 = -1;
endmodule
module module_2 #(
    parameter id_0 = 32'd7,
    parameter id_2 = 32'd82,
    parameter id_3 = 32'd13,
    parameter id_4 = 32'd4
) (
    input supply1 _id_0,
    input wire id_1,
    input tri1 _id_2,
    input wor _id_3,
    input wire _id_4
);
  always @(negedge 1);
  wand id_6 = 1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
  logic [{  -1  *  1 'd0 -  id_3  || "" ||  id_4  ||  id_2  ||  1  ||  id_0  ||  id_0  ,  (  1  )  }
      : -1] id_7;
  ;
endmodule
