42cd894cb2f54940875fb14c6d3fa04c9b5084f1
Add debug logging to axi_lite_master
diff --git a/vunit/vhdl/verification_components/src/axi_lite_master.vhd b/vunit/vhdl/verification_components/src/axi_lite_master.vhd
index 7d83f07a..60e5c6ea 100644
--- a/vunit/vhdl/verification_components/src/axi_lite_master.vhd
+++ b/vunit/vhdl/verification_components/src/axi_lite_master.vhd
@@ -14,6 +14,7 @@ use work.bus_master_pkg.all;
 use work.sync_pkg.all;
 use work.axi_private_pkg.all;
 context work.com_context;
+context work.vunit_context;
 
 entity axi_lite_master is
   generic (
@@ -67,6 +68,12 @@ begin
         rready <= '0';
         check_axi_resp(bus_handle, rresp, axi_resp_okay, "rresp");
 
+        if is_visible(bus_handle.p_logger, debug) then
+          debug(bus_handle.p_logger,
+                "Read 0x" & to_hstring(rdata) &
+                " from address 0x" & to_hstring(araddr));
+        end if;
+
         reply_msg := new_msg;
         push_std_ulogic_vector(reply_msg, rdata);
         reply(net, request_msg, reply_msg);
@@ -101,6 +108,12 @@ begin
         bready <= '0';
         check_axi_resp(bus_handle, bresp, axi_resp_okay, "bresp");
 
+        if is_visible(bus_handle.p_logger, debug) then
+          debug(bus_handle.p_logger,
+                "Wrote 0x" & to_hstring(wdata) &
+                " to address 0x" & to_hstring(awaddr));
+        end if;
+
       elsif msg_type = wait_until_idle_msg then
         handle_wait_until_idle(net, msg_type, request_msg);
       else