--------------------------------------------------------------------------------
Release 14.7 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -intstyle ise -v 3 -s 2 -n 3
-fastpaths -xml finalProject.twx finalProject.ncd -o finalProject.twr
finalProject.pcf -ucf finalProjectMojo.ucf

Design file:              finalProject.ncd
Physical constraint file: finalProject.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
SEL<0>      |    2.980(R)|      SLOW  |   -1.151(R)|      FAST  |CLK_BUFGP         |   0.000|
SEL<1>      |    3.164(R)|      SLOW  |   -1.277(R)|      FAST  |CLK_BUFGP         |   0.000|
SEL<2>      |    2.415(R)|      SLOW  |   -0.794(R)|      FAST  |CLK_BUFGP         |   0.000|
SEL<3>      |    2.665(R)|      SLOW  |   -0.929(R)|      FAST  |CLK_BUFGP         |   0.000|
SEL<4>      |    2.476(R)|      SLOW  |   -0.794(R)|      FAST  |CLK_BUFGP         |   0.000|
SEL<5>      |    2.003(R)|      SLOW  |   -0.552(R)|      FAST  |CLK_BUFGP         |   0.000|
SEL<6>      |    2.597(R)|      SLOW  |   -0.932(R)|      FAST  |CLK_BUFGP         |   0.000|
SEL<7>      |    2.775(R)|      SLOW  |   -1.010(R)|      FAST  |CLK_BUFGP         |   0.000|
SEL<8>      |    2.289(R)|      SLOW  |   -0.730(R)|      FAST  |CLK_BUFGP         |   0.000|
SEL<9>      |    2.099(R)|      SLOW  |   -0.616(R)|      FAST  |CLK_BUFGP         |   0.000|
SEL<10>     |    2.570(R)|      SLOW  |   -0.838(R)|      FAST  |CLK_BUFGP         |   0.000|
SEL<11>     |    2.126(R)|      SLOW  |   -0.641(R)|      FAST  |CLK_BUFGP         |   0.000|
SEL<12>     |    2.540(R)|      SLOW  |   -0.835(R)|      FAST  |CLK_BUFGP         |   0.000|
SEL<13>     |    2.398(R)|      SLOW  |   -0.815(R)|      FAST  |CLK_BUFGP         |   0.000|
SEL<14>     |    2.189(R)|      SLOW  |   -0.623(R)|      FAST  |CLK_BUFGP         |   0.000|
SEL<15>     |    2.180(R)|      SLOW  |   -0.677(R)|      FAST  |CLK_BUFGP         |   0.000|
SEL<16>     |    2.739(R)|      SLOW  |   -1.026(R)|      FAST  |CLK_BUFGP         |   0.000|
SEL<17>     |    2.473(R)|      SLOW  |   -0.898(R)|      FAST  |CLK_BUFGP         |   0.000|
SEL<18>     |    3.530(R)|      SLOW  |   -1.389(R)|      FAST  |CLK_BUFGP         |   0.000|
SEL<19>     |    3.314(R)|      SLOW  |   -1.355(R)|      FAST  |CLK_BUFGP         |   0.000|
SEL<20>     |    3.359(R)|      SLOW  |   -1.374(R)|      FAST  |CLK_BUFGP         |   0.000|
SEL<21>     |    2.860(R)|      SLOW  |   -1.089(R)|      FAST  |CLK_BUFGP         |   0.000|
SEL<22>     |    3.235(R)|      SLOW  |   -1.247(R)|      FAST  |CLK_BUFGP         |   0.000|
SEL<23>     |    2.753(R)|      SLOW  |   -0.996(R)|      FAST  |CLK_BUFGP         |   0.000|
start       |    0.937(R)|      SLOW  |    0.279(R)|      SLOW  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LED<0>      |         9.147(R)|      SLOW  |         3.647(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<1>      |         9.114(R)|      SLOW  |         3.646(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<2>      |         9.066(R)|      SLOW  |         3.620(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<3>      |         8.882(R)|      SLOW  |         3.522(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<4>      |         9.189(R)|      SLOW  |         3.669(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<5>      |         9.393(R)|      SLOW  |         3.797(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<6>      |         9.491(R)|      SLOW  |         3.869(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<7>      |         9.265(R)|      SLOW  |         3.738(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<8>      |         9.369(R)|      SLOW  |         3.800(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<9>      |         9.541(R)|      SLOW  |         3.886(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<10>     |         9.812(R)|      SLOW  |         4.040(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<11>     |         9.703(R)|      SLOW  |         4.026(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<12>     |         9.711(R)|      SLOW  |         3.990(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<13>     |         9.975(R)|      SLOW  |         4.146(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<14>     |        10.814(R)|      SLOW  |         4.782(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<15>     |        10.505(R)|      SLOW  |         4.568(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<16>     |         9.730(R)|      SLOW  |         4.057(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<17>     |         9.732(R)|      SLOW  |         4.088(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<18>     |         9.629(R)|      SLOW  |         4.061(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<19>     |         9.907(R)|      SLOW  |         4.231(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<20>     |         9.725(R)|      SLOW  |         4.096(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<21>     |         9.689(R)|      SLOW  |         4.089(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<22>     |         9.586(R)|      SLOW  |         4.062(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<23>     |        10.221(R)|      SLOW  |         4.412(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    6.995|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Feb 24 16:33:46 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 137 MB



