

================================================================
== Vitis HLS Report for 'mq_meta_table_ap_uint_64_2048_s'
================================================================
* Date:           Tue Aug 15 18:30:08 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rocev2_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  5.087 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.08>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %mq_metaReqFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %mq_metaReqFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %mq_metaReqFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %mq_metaRspFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %mq_metaRspFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %mq_metaRspFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %mq_metaRspFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %mq_metaReqFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln197 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:197]   --->   Operation 11 'specpipeline' 'specpipeline_ln197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln204 = specmemcore void @_ssdm_op_SpecMemCore, i64 %meta_table_value_V, i64 666, i64 30, i64 18446744073709551615" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:204]   --->   Operation 12 'specmemcore' 'specmemcore_ln204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln204 = specmemcore void @_ssdm_op_SpecMemCore, i16 %meta_table_next_V, i64 666, i64 30, i64 18446744073709551615" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:204]   --->   Operation 13 'specmemcore' 'specmemcore_ln204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln204 = specmemcore void @_ssdm_op_SpecMemCore, i1 %meta_table_valid, i64 666, i64 30, i64 18446744073709551615" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:204]   --->   Operation 14 'specmemcore' 'specmemcore_ln204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln204 = specmemcore void @_ssdm_op_SpecMemCore, i1 %meta_table_isTail, i64 666, i64 30, i64 18446744073709551615" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:204]   --->   Operation 15 'specmemcore' 'specmemcore_ln204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i256P0A, i256 %mq_metaReqFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:208]   --->   Operation 16 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln208 = br i1 %tmp_i, void %mq_meta_table<ap_uint<64>, 2048>.exit, void %if.then.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:208]   --->   Operation 17 'br' 'br_ln208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.33ns)   --->   "%mq_metaReqFifo_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %mq_metaReqFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:210]   --->   Operation 18 'read' 'mq_metaReqFifo_read' <Predicate = (tmp_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%req_idx_V = trunc i256 %mq_metaReqFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:210]   --->   Operation 19 'trunc' 'req_idx_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%req_entry_value_V = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %mq_metaReqFifo_read, i32 64, i32 127" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:210]   --->   Operation 20 'partselect' 'req_entry_value_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%req_entry_next_V = partselect i16 @_ssdm_op_PartSelect.i16.i256.i32.i32, i256 %mq_metaReqFifo_read, i32 128, i32 143" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:210]   --->   Operation 21 'partselect' 'req_entry_next_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%req_entry_valid = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i256, i256 %mq_metaReqFifo_read, i256 144" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:210]   --->   Operation 22 'bitselect' 'req_entry_valid' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%req_entry_isTail = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i256, i256 %mq_metaReqFifo_read, i256 152" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:210]   --->   Operation 23 'bitselect' 'req_entry_isTail' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%req_write = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i256, i256 %mq_metaReqFifo_read, i256 192" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:210]   --->   Operation 24 'bitselect' 'req_write' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%req_append = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i256, i256 %mq_metaReqFifo_read, i256 200" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:210]   --->   Operation 25 'bitselect' 'req_append' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i11 %req_idx_V"   --->   Operation 26 'zext' 'zext_ln541' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%meta_table_next_V_addr = getelementptr i16 %meta_table_next_V, i64 0, i64 %zext_ln541" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:213]   --->   Operation 27 'getelementptr' 'meta_table_next_V_addr' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%meta_table_isTail_addr = getelementptr i1 %meta_table_isTail, i64 0, i64 %zext_ln541" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:213]   --->   Operation 28 'getelementptr' 'meta_table_isTail_addr' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln211 = br i1 %req_write, void %if.else.i, void %if.then3.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:211]   --->   Operation 29 'br' 'br_ln211' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln215 = br i1 %req_append, void %if.else15.i, void %if.then6.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:215]   --->   Operation 30 'br' 'br_ln215' <Predicate = (tmp_i & !req_write)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%meta_table_value_V_addr_1 = getelementptr i64 %meta_table_value_V, i64 0, i64 %zext_ln541" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:223]   --->   Operation 31 'getelementptr' 'meta_table_value_V_addr_1' <Predicate = (tmp_i & !req_write & !req_append)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%meta_table_valid_addr_1 = getelementptr i1 %meta_table_valid, i64 0, i64 %zext_ln541" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:223]   --->   Operation 32 'getelementptr' 'meta_table_valid_addr_1' <Predicate = (tmp_i & !req_write & !req_append)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (2.26ns)   --->   "%meta_table_value_V_load = load i11 %meta_table_value_V_addr_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:223]   --->   Operation 33 'load' 'meta_table_value_V_load' <Predicate = (tmp_i & !req_write & !req_append)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_1 : Operation 34 [2/2] (2.26ns)   --->   "%meta_table_next_V_load = load i11 %meta_table_next_V_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:223]   --->   Operation 34 'load' 'meta_table_next_V_load' <Predicate = (tmp_i & !req_write & !req_append)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 35 [2/2] (2.26ns)   --->   "%meta_table_valid_load = load i11 %meta_table_valid_addr_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:223]   --->   Operation 35 'load' 'meta_table_valid_load' <Predicate = (tmp_i & !req_write & !req_append)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 2048> <RAM>
ST_1 : Operation 36 [2/2] (2.26ns)   --->   "%meta_table_isTail_load = load i11 %meta_table_isTail_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:223]   --->   Operation 36 'load' 'meta_table_isTail_load' <Predicate = (tmp_i & !req_write & !req_append)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 2048> <RAM>
ST_1 : Operation 37 [1/1] (2.26ns)   --->   "%store_ln217 = store i16 %req_entry_next_V, i11 %meta_table_next_V_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:217]   --->   Operation 37 'store' 'store_ln217' <Predicate = (tmp_i & !req_write & req_append)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 38 [1/1] (2.26ns)   --->   "%store_ln218 = store i1 0, i11 %meta_table_isTail_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:218]   --->   Operation 38 'store' 'store_ln218' <Predicate = (tmp_i & !req_write & req_append)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 2048> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln219 = br void %if.end.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:219]   --->   Operation 39 'br' 'br_ln219' <Predicate = (tmp_i & !req_write & req_append)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end19.i"   --->   Operation 40 'br' 'br_ln0' <Predicate = (tmp_i & !req_write)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%meta_table_value_V_addr = getelementptr i64 %meta_table_value_V, i64 0, i64 %zext_ln541" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:213]   --->   Operation 41 'getelementptr' 'meta_table_value_V_addr' <Predicate = (tmp_i & req_write)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%meta_table_valid_addr = getelementptr i1 %meta_table_valid, i64 0, i64 %zext_ln541" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:213]   --->   Operation 42 'getelementptr' 'meta_table_valid_addr' <Predicate = (tmp_i & req_write)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (2.26ns)   --->   "%store_ln213 = store i64 %req_entry_value_V, i11 %meta_table_value_V_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:213]   --->   Operation 43 'store' 'store_ln213' <Predicate = (tmp_i & req_write)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_1 : Operation 44 [1/1] (2.26ns)   --->   "%store_ln213 = store i16 %req_entry_next_V, i11 %meta_table_next_V_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:213]   --->   Operation 44 'store' 'store_ln213' <Predicate = (tmp_i & req_write)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 45 [1/1] (2.26ns)   --->   "%store_ln213 = store i1 %req_entry_valid, i11 %meta_table_valid_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:213]   --->   Operation 45 'store' 'store_ln213' <Predicate = (tmp_i & req_write)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 2048> <RAM>
ST_1 : Operation 46 [1/1] (2.26ns)   --->   "%store_ln213 = store i1 %req_entry_isTail, i11 %meta_table_isTail_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:213]   --->   Operation 46 'store' 'store_ln213' <Predicate = (tmp_i & req_write)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 2048> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln214 = br void %if.end19.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:214]   --->   Operation 47 'br' 'br_ln214' <Predicate = (tmp_i & req_write)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln225 = br void %mq_meta_table<ap_uint<64>, 2048>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:225]   --->   Operation 48 'br' 'br_ln225' <Predicate = (tmp_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.60>
ST_2 : Operation 49 [1/2] (2.26ns)   --->   "%meta_table_value_V_load = load i11 %meta_table_value_V_addr_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:223]   --->   Operation 49 'load' 'meta_table_value_V_load' <Predicate = (tmp_i & !req_write & !req_append)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_2 : Operation 50 [1/2] (2.26ns)   --->   "%meta_table_next_V_load = load i11 %meta_table_next_V_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:223]   --->   Operation 50 'load' 'meta_table_next_V_load' <Predicate = (tmp_i & !req_write & !req_append)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 51 [1/2] (2.26ns)   --->   "%meta_table_valid_load = load i11 %meta_table_valid_addr_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:223]   --->   Operation 51 'load' 'meta_table_valid_load' <Predicate = (tmp_i & !req_write & !req_append)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 2048> <RAM>
ST_2 : Operation 52 [1/2] (2.26ns)   --->   "%meta_table_isTail_load = load i11 %meta_table_isTail_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:223]   --->   Operation 52 'load' 'meta_table_isTail_load' <Predicate = (tmp_i & !req_write & !req_append)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 2048> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_134_i = bitconcatenate i89 @_ssdm_op_BitConcatenate.i89.i1.i7.i1.i16.i64, i1 %meta_table_isTail_load, i7 0, i1 %meta_table_valid_load, i16 %meta_table_next_V_load, i64 %meta_table_value_V_load" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:223]   --->   Operation 53 'bitconcatenate' 'tmp_134_i' <Predicate = (tmp_i & !req_write & !req_append)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln223 = zext i89 %tmp_134_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:223]   --->   Operation 54 'zext' 'zext_ln223' <Predicate = (tmp_i & !req_write & !req_append)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (2.33ns)   --->   "%write_ln223 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %mq_metaRspFifo, i128 %zext_ln223" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:223]   --->   Operation 55 'write' 'write_ln223' <Predicate = (tmp_i & !req_write & !req_append)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end.i"   --->   Operation 56 'br' 'br_ln0' <Predicate = (tmp_i & !req_write & !req_append)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 57 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.4ns, clock uncertainty: 1.73ns.

 <State 1>: 5.09ns
The critical path consists of the following:
	fifo read operation ('mq_metaReqFifo_read', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:210) on port 'mq_metaReqFifo' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:210) [23]  (2.34 ns)
	'store' operation ('store_ln217', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:217) of variable 'req.entry.next.V', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:210 on array 'meta_table_next_V' [49]  (2.27 ns)
	blocking operation 0.485 ns on control path)

 <State 2>: 4.6ns
The critical path consists of the following:
	'load' operation ('meta_table_value_V_load', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:223) on array 'meta_table_value_V' [40]  (2.27 ns)
	fifo write operation ('write_ln223', /home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:223) on port 'mq_metaRspFifo' (/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:223) [46]  (2.34 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
