vendor_name = ModelSim
source_file = 1, C:/Users/User/Desktop/PSD/09_06_20207/ex_2/ex_2.vhd
source_file = 1, C:/Users/User/Desktop/PSD/09_06_20207/ex_2/Waveform.vwf
source_file = 1, d:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/User/Desktop/PSD/09_06_20207/ex_2/db/ex_2.cbx.xml
design_name = ex_2
instance = comp, \saida~output\, saida~output, ex_2, 1
instance = comp, \clk~input\, clk~input, ex_2, 1
instance = comp, \reset~input\, reset~input, ex_2, 1
instance = comp, \entrada~input\, entrada~input, ex_2, 1
instance = comp, \saida~0\, saida~0, ex_2, 1
