@article{Binkert-gem5-2011,
author = {Binkert, Nathan and Beckmann, Bradford and Black, Gabriel and Reinhardt, Steven K. and Saidi, Ali and Basu, Arkaprava and Hestness, Joel and Hower, Derek R. and Krishna, Tushar and Sardashti, Somayeh and Sen, Rathijit and Sewell, Korey and Shoaib, Muhammad and Vaish, Nilay and Hill, Mark D. and Wood, David A.},
title = {The {g}em5 Simulator},
year = {2011},
issue_date = {May 2011},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
volume = {39},
number = {2},
issn = {0163-5964},
url = {https://doi.org/10.1145/2024716.2024718},
doi = {10.1145/2024716.2024718},
journal = {SIGARCH Comput. Archit. News},
month = aug,
pages = {1–7},
numpages = {7}
}

@inproceedings{Power-gem5horrors-2015,
  author    = {Jason Lowe-Power},
  title     = {gem5 Horrors and what we can do about it},
  booktitle = {Second gem5 User Workshop with ISCA 2015},
  year      = {2015}
}

% RRIP paper
@inproceedings{Jaleel2010rrip,
author = {Jaleel, Aamer and Theobald, Kevin B. and Steely, Simon C. and Emer, Joel},
title = {High Performance Cache Replacement Using Re-Reference Interval Prediction (RRIP)},
year = {2010},
isbn = {9781450300537},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
url = {https://doi.org/10.1145/1815961.1815971},
doi = {10.1145/1815961.1815971},
booktitle = {Proceedings of the 37th Annual International Symposium on Computer Architecture},
pages = {60–71},
numpages = {12},
keywords = {thrashing, replacement, shared cache, scan resistance},
location = {Saint-Malo, France},
series = {ISCA ’10}
}


% A survey on replacement policies
@article{jain2019cache,
  title={Cache Replacement Policies},
  author={Jain, Akanksha and Lin, Calvin},
  journal={Synthesis Lectures on Computer Architecture},
  volume={14},
  number={1},
  pages={1--87},
  year={2019},
  publisher={Morgan \& Claypool Publishers}
}

% BDI's paper
@inproceedings{pekhimenko2012base,
  title={Base-delta-immediate compression: practical data compression for on-chip caches},
  author={Pekhimenko, Gennady and Seshadri, Vivek and Mutlu, Onur and Gibbons, Phillip B and Kozuch, Michael A and Mowry, Todd C},
  booktitle={Proceedings of the 21st international conference on Parallel architectures and compilation techniques},
  pages={377--388},
  year={2012},
  organization={ACM}
}

% C-Pack's paper
@article{chen2010c,
  title={C-pack: A high-performance microprocessor cache compression algorithm},
  author={Chen, Xi and Yang, Lei and Dick, Robert P and Shang, Li and Lekatsas, Haris},
  journal={Very Large Scale Integration (VLSI) Systems, IEEE Transactions on},
  volume={18},
  number={8},
  pages={1196--1208},
  year={2010},
  publisher={IEEE}
}

% A survey on compression and compression organization
@article{sardashti2015primer,
  title={A primer on compression in the memory hierarchy},
  author={Sardashti, Somayeh and Arelakis, Angelos and Stenstr{\"o}m, Per and Wood, David A},
  journal={Synthesis Lectures on Computer Architecture},
  volume={10},
  number={5},
  pages={1--86},
  year={2015},
  publisher={Morgan \& Claypool Publishers}
}

% YACC's paper
@article{sardashti2016yet,
  title={Yet another compressed cache: a low-cost yet effective compressed cache},
  author={Sardashti, Somayeh and Seznec, Andre and Wood, David A},
  journal={ACM Transactions on Architecture and Code Optimization (TACO)},
  volume={13},
  number={3},
  pages={27},
  year={2016},
  publisher={ACM}
}

% FPCD's paper
@inproceedings{alameldeen2018opportunistic,
  title={Opportunistic compression for direct-mapped DRAM caches},
  author={Alameldeen, Alaa R and Agarwal, Rajat},
  booktitle={Proceedings of the International Symposium on Memory Systems},
  pages={129--136},
  year={2018},
  organization={ACM}
}

@techreport{Waterman2011riscv,
    Author = {Waterman, Andrew and Lee, Yunsup and Patterson, David A. and Asanović, Krste},
    Title = {The RISC-V Instruction Set Manual, Volume I: Base User-Level ISA},
    Institution = {EECS Department, University of California, Berkeley},
    Year = {2011},
    Month = {May},
    URL = {http://www2.eecs.berkeley.edu/Pubs/TechRpts/2011/EECS-2011-62.html},
    Number = {UCB/EECS-2011-62}
}

@Article{systemc_ieee11,
  Title                    = {{IEEE} Standard for Standard {SystemC} Language Reference Manual},
  Journal                  = {IEEE Std 1666-2011 (Revision of IEEE Std 1666-2005)},
  Year                     = {2012},
  Month                    = {Jan},
  Doi                      = {10.1109/IEEESTD.2012.6134619},
}

@INPROCEEDINGS{menard2017-system-systemc,
  author =       {Christian Menard and Jeronimo Castrillon and Matthias Jung
                  and Norbert Wehn},
  title =        {System Simulation with gem5 and {SystemC}: The Keystone for
                  Full Interoperability},
  booktitle =    {2017 International Conference on Embedded Computer Systems:
                  Architectures, Modeling, and Simulation (SAMOS)},
  year =         2017,
  pages =        {62-69},
}

@inproceedings{Ta2019gputesting,
  author    = {Tuan Ta and
               Xianwei Zhang and
               Anthony Gutierrez and
               Bradford M. Beckmann},
  title     = {Autonomous Data-Race-Free {GPU} Testing},
  booktitle = {{IEEE} International Symposium on Workload Characterization, {IISWC}
               2019, Orlando, FL, USA, November 3-5, 2019},
  pages     = {81--92},
  publisher = {{IEEE}},
  year      = {2019},
  url       = {https://doi.org/10.1109/IISWC47752.2019.9042019},
  doi       = {10.1109/IISWC47752.2019.9042019},
  timestamp = {Mon, 23 Mar 2020 13:15:20 +0100},
  biburl    = {https://dblp.org/rec/conf/iiswc/TaZGB19.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@InProceedings{jagdie_16,
  Title                    = {{E}xploring {S}ystem {P}erformance using {E}lastic {T}races: {F}ast, {A}ccurate and {P}ortable},
  Author                   = {Jagtap, Radhika and Diestelhorst, Stephan and Hansson, Andreas and Jung, Matthias and Wehn, Norbert},
  Booktitle                = {IEEE International Conference on Embedded Computer Systems Architectures Modeling and Simulation (SAMOS), July, 2016, Samos Island, Greece},
  Year                     = {2016},

  Owner                    = {MJ},
  Timestamp                = {2016-05-14}
}

@Misc{kargoo_14,
  Title                    = {{DRAMP}ower: {O}pen-source {DRAM} power \& energy estimation tool},

  Author                   = {Karthik Chandrasekar and Christian Weis and Yonghui Li and Benny Akesson and Omar Naji and Matthias Jung and Norbert Wehn and Kees Goossens},
  HowPublished             = {\url{ http://www.drampower.info}},
  Year                     = {2014},

  Address                  = {http://www.drampower.info/},
  Owner                    = {Brugger},
  Timestamp                = {2020-04-03}
}

@Conference{jagjun_17,
  Title                    = {{I}ntegrating {DRAM} {P}ower-{D}own {M}odes in gem5 and {Q}uantifying their {I}mpact},
  Author                   = {Jagtap, Radhika and Jung, Matthias and Elsasser, Wendy and Weis, Christian and Hansson, Andreas and Wehn, Norbert},
  Booktitle                = {International Symposium on Memory Systems (MEMSYS17)},
  Year                     = {2017},

  Owner                    = {MJ},
  Timestamp                = {2017-06-29}
}

@article{ArmTustZone,
  title={{TrustZone: Integrated Hardware and Software Security}},
  author={Alves, Tiago and Felton, Don},
  journal={Information Quarterly},
  pages = {18--24},
  year={2004}
}

@INPROCEEDINGS{full-speed-ahead,
	author={A. {Sandberg} and N. {Nikoleris} and T. E. {Carlson} and E. {Hagersten} and S. {Kaxiras} and D. {Black-Schaffer}},
	booktitle={2015 IEEE International Symposium on Workload Characterization},
	title={Full Speed Ahead: Detailed Architectural Simulation at Near-Native Speed},
	year={2015},
	volume={},
	number={},
	pages={183-192},
}

@inproceedings{garnet-2,
	title={GARNET: A detailed on-chip network model inside a full-system simulator},
	author={Agarwal, Niket and Krishna, Tushar and Peh, Li-Shiuan and Jha, Niraj K},
	booktitle={Performance Analysis of Systems and Software, 2009. ISPASS 2009. IEEE International Symposium on},
	pages={33--42},
	year={2009},
	organization={IEEE}
}

@article{ramulator,
	author = {Kim, Yoongu and Yang, Weikun and Mutlu, Onur},
	title = {Ramulator: A Fast and Extensible DRAM Simulator},
	year = {2016},
	issue_date = {January 2016},
	publisher = {IEEE Computer Society},
	address = {USA},
	volume = {15},
	number = {1},
	issn = {1556-6056},
	url = {https://doi.org/10.1109/LCA.2015.2414456},
	doi = {10.1109/LCA.2015.2414456},
	journal = {IEEE Comput. Archit. Lett.},
	month = jan,
	pages = {45–49},
	numpages = {5}
}

@article{dramsim,
	author = {Wang, David and Ganesh, Brinda and Tuaycharoen, Nuengwong and Baynes, Kathleen and Jaleel, Aamer and Jacob, Bruce},
	title = {DRAMsim: A Memory System Simulator},
	year = {2005},
	issue_date = {November 2005},
	publisher = {Association for Computing Machinery},
	address = {New York, NY, USA},
	volume = {33},
	number = {4},
	issn = {0163-5964},
	url = {https://doi.org/10.1145/1105734.1105748},
	doi = {10.1145/1105734.1105748},
	journal = {SIGARCH Comput. Archit. News},
	month = nov,
	pages = {100–107},
	numpages = {8}
}

@article{dramsim2,
	author={P. {Rosenfeld} and E. {Cooper-Balis} and B. {Jacob}},
	journal={IEEE Computer Architecture Letters},
	title={DRAMSim2: A Cycle Accurate Memory System Simulator},
	year={2011},
	volume={10},
	number={1},
	pages={16-19},
}

@article{dramsim3,
	author={S. {Li} and Z. {Yang} and D. {Reddy} and A. {Srivastava} and B. {Jacob}},
	journal={IEEE Computer Architecture Letters},
	title={DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator},
	year={2020},
	volume={},
	number={},
	pages={1-1},
}

@inproceedings{nomali,
	author={R. {de Jong} and A. {Sandberg}},
	booktitle={2016 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)},
	title={NoMali: Simulating a realistic graphics driver stack using a stub GPU},
	year={2016},
	volume={},
	number={},
	pages={255-262},
}

@inproceedings{kite,
	author={S. {Bharadwaj} and J. {Yin} and B. {Beckmann} and T. {Krishna}},
	booktitle={2020 57th ACM/IEEE Design Automation Conference (DAC)},
	title={Kite: A Family of Heterogeneous Interposer Topologies Enabled via Accurate Interconnect Modeling},
	year={2020},
	volume={},
	number={},
}

@InProceedings{butko2012accuracy,
  Title                    = {{Accuracy Evaluation of GEM5 Simulator System}},
  Author                   = {Butko, Anastasiia and Garibotti, Rafael and Ost, Luciano and Sassatelli, Gilles},
  Booktitle                = {IEEE 7th International Workshop on Reconfigurable Communication-centric Systems-on-Chip},
  Year                     = {2012},
  Month                    = {York, UK, 9-11 July},
  Pages                    = {1--7},
  Publisher                = {York, UK}
}

@InProceedings{gutierrez2014sources,
  Title                    = {{Sources of Error in Full-System Simulation}},
  Author                   = {Gutierrez, Anthony and Pusdesris, Joseph and Dreslinski, Ronald G and Mudge, Trevor and Sudanthi, Chander and Emmons, Christopher D and Hayenga, Mitchell and Paver, Nigel},
  Booktitle                = {IEEE International Symposium on Performance Analysis of Systems and Software},
  Year                     = {2014},
  Publisher                = {Monterey, CA},
  Pages                    = {13--22},
   Publisher               = {Monterey, CA}
}

@inproceedings{endo2014micro,
  title={{Micro-architectural Simulation of In-Order and Out-of-Order ARM Microprocessors with gem5}},
  author={Endo, Fernando A and Courouss{\'e}, Damien and Charles, Henri-Pierre},
  booktitle={Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XIV), 2014 International Conference on},
  pages={266--273},
  year={2014},
  organization={IEEE}
}

@inproceedings{asri2016simulator,
  title={{Simulator Calibration for Accelerator-Rich Architecture Studies}},
  author={Asri, Mochamad and Pedram, Ardavan and John, Lizy K and Gerstlauer, Andreas},
  booktitle={International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS),},
  pages={88--95},
  year={2016},
  organization={IEEE}
}

@inproceedings{walker2018hardware,
  title={Hardware-Validated CPU Performance and Energy Modelling},
  author={Walker, Matthew and Bischoff, Sascha and Diestelhorst, Stephan and Merrett, Geoff and Al-Hashimi, Bashir},
  booktitle={Performance Analysis of Systems and Software (ISPASS), 2018 IEEE International Symposium on},
  pages={44--53},
  year={2018},
  organization={IEEE}
}

@article{jo2018diagsim,
  title={DiagSim: Systematically Diagnosing Simulators for Healthy Simulations},
  author={Jo, Jae-Eon and Lee, Gyu-Hyeon and Jang, Hanhwi and Lee, Jaewon and Ajdari, Mohammadamin and Kim, Jangwoo},
  journal={ACM Transactions on Architecture and Code Optimization (TACO)},
  volume={15},
  number={1},
  pages={4},
  year={2018},
  publisher={ACM}
}

@article{tanimoto2017dependence,
  title={Dependence Graph Model for Accurate Critical Path Analysis on Out-of-Order Processors},
  author={Tanimoto, Teruo and Ono, Takatsugu and Inoue, Koji},
  journal={Journal of Information Processing},
  volume={25},
  pages={983--992},
  year={2017},
  publisher={Information Processing Society of Japan}
}

@inproceedings{akram2019validation,
  title={Validation of the gem5 Simulator for x86 Architectures},
  author={Akram, Ayaz and Sawalha, Lina},
  booktitle={2019 IEEE/ACM Performance Modeling, Benchmarking and Simulation of High Performance Computer Systems (PMBS)},
  pages={53--58},
  year={2019},
  organization={IEEE}
}

@article{nowatzki2015architectural,
  title={Architectural simulators considered harmful},
  author={Nowatzki, Tony and Menon, Jaikrishnan and Ho, Chen-Han and Sankaralingam, Karthikeyan},
  journal={IEEE Micro},
  volume={35},
  number={6},
  pages={4--12},
  year={2015},
  publisher={IEEE}
}

@inproceedings{akram201686,
  title={{x86 Computer Architecture Simulators: A Comparative Study}},
  author={Akram, Ayaz and Sawalha, Lina},
  booktitle={{IEEE 34th International Conference on Computer Design}},
  series = {ICCD},
  pages={638--645},
  year={2016},
  organization={IEEE}
}

@inproceedings{risc5-gem5,
	author={Roelke, Alec and Stan, Mircea R.},
	booktitle={Proceedings of Computer Architecture Research with RISC-V},
	title={RISC5: Implementing the RISC-V ISA in gem5},
	year={2017}
}

@inproceedings{risc5-multicore-gem5,
	author={Ta, Tuan and Cheng, Lin and Batten, Christopher},
	booktitle={Proceedings of Computer Architecture Research with RISC-V},
	title={Simulating Multi-Core RISC-V Systems in gem5},
	year={2018}
}
@article{10.1145/173682.165154,
author = {Jouppi, Norman P.},
title = {Cache Write Policies and Performance},
year = {1993},
issue_date = {May 1993},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
volume = {21},
number = {2},
issn = {0163-5964},
url = {https://doi.org/10.1145/173682.165154},
doi = {10.1145/173682.165154},
journal = {SIGARCH Comput. Archit. News},
month = may,
pages = {191–201},
numpages = {11}
}

@article{BinkertDHLSR06,
  author    = {Nathan L. Binkert and
               Ronald G. Dreslinski and
               Lisa R. Hsu and
               Kevin T. Lim and
               Ali G. Saidi and
               Steven K. Reinhardt},
  title     = {The {M5} Simulator: Modeling Networked Systems},
  journal   = {{IEEE} Micro},
  volume    = {26},
  number    = {4},
  pages     = {52--60},
  year      = {2006},
  url       = {https://doi.org/10.1109/MM.2006.82},
  doi       = {10.1109/MM.2006.82},
  timestamp = {Sat, 20 May 2017 00:26:03 +0200},
  biburl    = {https://dblp.org/rec/journals/micro/BinkertDHLSR06.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@article{MartinSBMXAMHW05,
  author    = {Milo M. K. Martin and
               Daniel J. Sorin and
               Bradford M. Beckmann and
               Michael R. Marty and
               Min Xu and
               Alaa R. Alameldeen and
               Kevin E. Moore and
               Mark D. Hill and
               David A. Wood},
  title     = {Multifacet's general execution-driven multiprocessor simulator {(GEMS)}
               toolset},
  journal   = {{SIGARCH} Computer Architecture News},
  volume    = {33},
  number    = {4},
  pages     = {92--99},
  year      = {2005},
  url       = {https://doi.org/10.1145/1105734.1105747},
  doi       = {10.1145/1105734.1105747},
  timestamp = {Mon, 25 Mar 2019 12:12:16 +0100},
  biburl    = {https://dblp.org/rec/journals/sigarch/MartinSBMXAMHW05.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{AlazemiABC18,
  author    = {Fawaz Alazemi and
               Arash AziziMazreah and
               Bella Bose and
               Lizhong Chen},
  title     = {Routerless Network-on-Chip},
  booktitle = {{IEEE} International Symposium on High Performance Computer Architecture,
               {HPCA} 2018, Vienna, Austria, February 24-28, 2018},
  pages     = {492--503},
  publisher = {{IEEE} Computer Society},
  year      = {2018},
  url       = {https://doi.org/10.1109/HPCA.2018.00049},
  doi       = {10.1109/HPCA.2018.00049},
  timestamp = {Wed, 16 Oct 2019 14:14:50 +0200},
  biburl    = {https://dblp.org/rec/conf/hpca/AlazemiABC18.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{LinPPC20,
  author    = {Ting{-}Ru Lin and
               Drew Penney and
               Massoud Pedram and
               Lizhong Chen},
  title     = {A Deep Reinforcement Learning Framework for Architectural Exploration:
               {A} Routerless NoC Case Study},
  booktitle = {{IEEE} International Symposium on High Performance Computer Architecture,
               {HPCA} 2020, San Diego, CA, USA, February 22-26, 2020},
  pages     = {99--110},
  publisher = {{IEEE}},
  year      = {2020},
  url       = {https://doi.org/10.1109/HPCA47549.2020.00018},
  doi       = {10.1109/HPCA47549.2020.00018},
  timestamp = {Wed, 29 Apr 2020 10:53:08 +0200},
  biburl    = {https://dblp.org/rec/conf/hpca/LinPPC20.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{NikolerisSHC16,
  author    = {Nikos Nikoleris and
               Andreas Sandberg and
               Erik Hagersten and
               Trevor E. Carlson},
  editor    = {Walid A. Najjar and
               Andreas Gerstlauer},
  title     = {CoolSim: Statistical techniques to replace cache warming with efficient,
               virtualized profiling},
  booktitle = {International Conference on Embedded Computer Systems: Architectures,
               Modeling and Simulation, {SAMOS} 2016, Agios Konstantinos, Samos Island,
               Greece, July 17-21, 2016},
  pages     = {106--115},
  publisher = {{IEEE}},
  year      = {2016},
  url       = {https://doi.org/10.1109/SAMOS.2016.7818337},
  doi       = {10.1109/SAMOS.2016.7818337},
  timestamp = {Wed, 16 Oct 2019 14:14:52 +0200},
  biburl    = {https://dblp.org/rec/conf/samos/NikolerisSHC16.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{NikolerisEHC19,
  author    = {Nikos Nikoleris and
               Lieven Eeckhout and
               Erik Hagersten and
               Trevor E. Carlson},
  title     = {Directed Statistical Warming through Time Traveling},
  booktitle = {Proceedings of the 52nd Annual {IEEE/ACM} International Symposium
               on Microarchitecture, {MICRO} 2019, Columbus, OH, USA, October 12-16,
               2019},
  pages     = {1037--1049},
  publisher = {{ACM}},
  year      = {2019},
  url       = {https://doi.org/10.1145/3352460.3358264},
  doi       = {10.1145/3352460.3358264},
  timestamp = {Wed, 16 Oct 2019 10:12:02 +0200},
  biburl    = {https://dblp.org/rec/conf/micro/NikolerisEHC19.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{SpiliopoulosBHAK13,
  author    = {Vasileios Spiliopoulos and
               Akash Bagdia and
               Andreas Hansson and
               Peter Aldworth and
               Stefanos Kaxiras},
  title     = {Introducing DVFS-Management in a Full-System Simulator},
  booktitle = {2013 {IEEE} 21st International Symposium on Modelling, Analysis and
               Simulation of Computer and Telecommunication Systems, San Francisco,
               CA, USA, August 14-16, 2013},
  pages     = {535--545},
  publisher = {{IEEE} Computer Society},
  year      = {2013},
  url       = {https://doi.org/10.1109/MASCOTS.2013.75},
  doi       = {10.1109/MASCOTS.2013.75},
  timestamp = {Wed, 16 Oct 2019 14:14:53 +0200},
  biburl    = {https://dblp.org/rec/conf/mascots/SpiliopoulosBHAK13.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@inproceedings{ShaoXSWB16,
  author    = {Yakun Sophia Shao and
               Sam Likun Xi and
               Vijayalakshmi Srinivasan and
               Gu{-}Yeon Wei and
               David M. Brooks},
  title     = {Co-designing accelerators and SoC interfaces using gem5-Aladdin},
  booktitle = {49th Annual {IEEE/ACM} International Symposium on Microarchitecture,
               {MICRO} 2016, Taipei, Taiwan, October 15-19, 2016},
  pages     = {48:1--48:12},
  publisher = {{IEEE} Computer Society},
  year      = {2016},
  url       = {https://doi.org/10.1109/MICRO.2016.7783751},
  doi       = {10.1109/MICRO.2016.7783751},
  timestamp = {Wed, 16 Oct 2019 14:14:55 +0200},
  biburl    = {https://dblp.org/rec/conf/micro/ShaoXSWB16.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@article{PowerHOHW15,
  author    = {Jason Power and
               Joel Hestness and
               Marc S. Orr and
               Mark D. Hill and
               David A. Wood},
  title     = {gem5-gpu: {A} Heterogeneous {CPU-GPU} Simulator},
  journal   = {{IEEE} Comput. Archit. Lett.},
  volume    = {14},
  number    = {1},
  pages     = {34--36},
  year      = {2015},
  url       = {https://doi.org/10.1109/LCA.2014.2299539},
  doi       = {10.1109/LCA.2014.2299539},
  timestamp = {Sun, 15 Mar 2020 19:44:23 +0100},
  biburl    = {https://dblp.org/rec/journals/cal/PowerHOHW15.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}


@article{wang_05,
  Title = {DRAMsim: A Memory System Simulator},
  Author = {Wang, David and Ganesh, Brinda and Tuaycharoen, Nuengwong and Baynes, Kathleen and Jaleel, Aamer and Jacob, Bruce},
  year = {2005},
  publisher = {Association for Computing Machinery},
  address = {New York, NY, USA},
  volume = {33},
  number = {4},
  issn = {0163-5964},
  url = {https://doi.org/10.1145/1105734.1105748},
  doi = {10.1145/1105734.1105748},
  journal = {SIGARCH Comput. Archit. News},
  month = nov,
  pages = {100–107},
  numpages = {8}
}

@article{yoongy_16,
  author = {Kim, Yoongu and Yang, Weikun and Mutlu, Onur},
  title = {Ramulator: A Fast and Extensible DRAM Simulator},
  year = {2016},
  issue_date = {January 2016},
  publisher = {IEEE Computer Society},
  address = {USA},
  volume = {15},
  number = {1},
  issn = {1556-6056},
  url = {https://doi.org/10.1109/LCA.2015.2414456},
  doi = {10.1109/LCA.2015.2414456},
  journal = {IEEE Comput. Archit. Lett.},
  month = jan,
  pages = {45–49},
  numpages = {5}
}

@article{rodriguez_11,
  author = {Rodrigues, A. F. and Hemmert, K. S. and Barrett, B. W. and Kersey, C. and Oldfield, R. and Weston, M. and Risen, R. and Cook, J. and Rosenfeld, P. and Cooper-Balis, E. and Jacob, B.},
  title = {The Structural Simulation Toolkit},
  year = {2011},
  issue_date = {March 2011},
  publisher = {Association for Computing Machinery},
  address = {New York, NY, USA},
  volume = {38},
  number = {4},
  issn = {0163-5999},
  url = {https://doi.org/10.1145/1964218.1964225},
  doi = {10.1145/1964218.1964225},
  journal = {SIGMETRICS Perform. Eval. Rev.},
  month = mar,
  pages = {37–42},
  numpages = {6},
}


@misc{benchmark_status,
  title = {Working Status of Benchmarks},
  howpublished = {\url{https://www.gem5.org/documentation/benchmark_status/}},
  note = {Accessed: 2020-06-02}
}

@misc{resources-repo,
  title = {gem5-resources},
  howpublished = {\url{https://gem5.googlesource.com/public/gem5-resources}},
  note = {Accessed: 2020-06-01}
}

@article{spec06,
  title={SPEC CPU2006 benchmark descriptions},
  author={Henning, John L},
  journal={ACM SIGARCH Computer Architecture News},
  volume={34},
  number={4},
  pages={1--17},
  year={2006},
  publisher={ACM New York, NY, USA}
}

@inproceedings{spec17,
author = {Bucek, James and Lange, Klaus-Dieter and von Kistowski, Jóakim},
year = {2018},
month = {04},
pages = {41-42},
title = {SPEC CPU2017: Next-Generation Compute Benchmark},
isbn = {978-1-4503-5629-9},
journal = {ICPE '18: Companion of the 2018 ACM/SPEC International Conference on Performance Engineering},
doi = {10.1145/3185768.3185771}
}

@inproceedings{parsec,
  title={The PARSEC benchmark suite: Characterization and architectural implications},
  author={Bienia, Christian and Kumar, Sanjeev and Singh, Jaswinder Pal and Li, Kai},
  booktitle={Proceedings of the 17th international conference on Parallel architectures and compilation techniques},
  pages={72--81},
  year={2008}
}

@article{npb,
  title={The NAS parallel benchmarks},
  author={Bailey, David H and Barszcz, Eric and Barton, John T and Browning, David S and Carter, Robert L and Dagum, Leonardo and Fatoohi, Rod A and Frederickson, Paul O and Lasinski, Thomas A and Schreiber, Rob S and others},
  journal={The International Journal of Supercomputing Applications},
  volume={5},
  number={3},
  pages={63--73},
  year={1991},
  publisher={Sage Publications Sage CA: Thousand Oaks, CA}
}

@article{gapbs,
  title={The GAP benchmark suite},
  author={Beamer, Scott and Asanovi{\'c}, Krste and Patterson, David},
  journal={arXiv preprint arXiv:1508.03619},
  year={2015}
}

@misc{HennessyPatterson-turingLect-isca18,
  title = {{A New Golden Age for Computer Architecture: Domain Specific Hardware/Software Co-Design, Enhanced Security, Open Instruction Sets, and Agile Chip Development}},
  year = {2018},
  author = {Hennessy, John and Patterson, David},
  month = {June},
  howpublished = {{Turing Award Lecture}},
}

@article{HennessyPatterson-CACM19,
  author = {Hennessy, John L. and Patterson, David A.},
  title = {A New Golden Age for Computer Architecture},
  year = {2019},
  issue_date = {February 2019},
  publisher = {Association for Computing Machinery},
  address = {New York, NY, USA},
  volume = {62},
  number = {2},
  issn = {0001-0782},
  url = {https://doi.org/10.1145/3282307},
  doi = {10.1145/3282307},
  journal = {Commun. ACM},
  month = jan,
  pages = {48–60},
  numpages = {13}
}

@article{RodriguesHemmert2011-sst,
  author = {Rodrigues, A. F. and Hemmert, K. S. and Barrett, B. W. and Kersey, C. and Oldfield, R. and Weston, M. and Risen, R. and Cook, J. and Rosenfeld, P. and Cooper-Balis, E. and Jacob, B.},
  title = {{The Structural Simulation Toolkit}},
  year = {2011},
  issue_date = {March 2011},
  publisher = {Association for Computing Machinery},
  address = {New York, NY, USA},
  volume = {38},
  number = {4},
  issn = {0163-5999},
  url = {https://doi.org/10.1145/1964218.1964225},
  doi = {10.1145/1964218.1964225},
  journal = {SIGMETRICS Perform. Eval. Rev.},
  month = mar,
  pages = {37–42},
  numpages = {6},
  keywords = {architecture, performance analysis, simulation, SST}
}

@inproceedings{HsiehPedretti2012-sst-gem5,
  author = {Hsieh, Mingyu and Pedretti, Kevin and Meng, Jie and Coskun, Ayse and Levenhagen, Michael and Rodrigues, Arun},
  title = {{SST + gem5 = a Scalable Simulation Infrastructure for High Performance Computing}},
  year = {2012},
  isbn = {9781450315104},
  publisher = {ICST (Institute for Computer Sciences, Social-Informatics and Telecommunications Engineering)},
  address = {Brussels, BEL},
  booktitle = {{Proceedings of the 5th International ICST Conference on Simulation Tools and Techniques}},
  pages = {196–201},
  numpages = {6},
  keywords = {architecture, simulation},
  location = {Desenzano del Garda, Italy},
  series = {SIMUTOOLS ’12}
}

@inproceedings{PowerBasu2013-hsc,
    author = {Power, Jason and Basu, Arkaprava and Gu, Junli and Puthoor, Sooraj and Beckmann, Bradford M. and Hill, Mark D. and Reinhardt, Steven K. and Wood, David A.},
    title = {Heterogeneous System Coherence for Integrated {CPU}-{GPU} Systems},
    booktitle = {Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture},
    series = {MICRO-46},
    year = {2013},
    isbn = {978-1-4503-2638-4},
    location = {Davis, California},
    pages = {457--467},
    numpages = {11},
    url = {http://doi.acm.org/10.1145/2540708.2540747},
    doi = {10.1145/2540708.2540747},
    acmid = {2540747},
    publisher = {ACM},
    address = {New York, NY, USA},
}

@inproceedings{MartinHill2003-tokenCoh,
  author = {Martin, Milo M. K. and Hill, Mark D. and Wood, David A.},
  title = {{Token Coherence: Decoupling Performance and Correctness}},
  year = {2003},
  isbn = {0769519458},
  publisher = {Association for Computing Machinery},
  address = {New York, NY, USA},
  url = {https://doi.org/10.1145/859618.859640},
  doi = {10.1145/859618.859640},
  booktitle = {{Proceedings of the 30th Annual International Symposium on Computer Architecture}},
  pages = {182–193},
  numpages = {12},
  location = {San Diego, California},
  series = {ISCA ’03}
}

@article{NagarajanSorin2020-cohMCMPrimer,
  author = {Nagarajan, Vijay and Sorin, Daniel J. and Hill, Mark D. and Wood, David A.},
  title = {{A Primer on Memory Consistency and Cache Coherence}},
  edition = {2nd},
  journal = {{Synthesis Lectures on Computer Architecture}},
  volume = {15},
  number = {1},
  pages = {1-294},
  year = {2020},
  month = {February},
  doi = {10.2200/S00962ED2V01Y201910CAC049},
  url = {https://doi.org/10.2200/S00962ED2V01Y201910CAC049},
}

@INPROCEEDINGS{GutierrezBeckmann2018-amdAPU,
  author={Gutierrez, Anthony and Beckmann, Bradford M. and Dutu, Alexandru and Gross, Joseph and LeBeane, Michael and Kalamatianos, John and Kayiran, Onur and Poremba, Matthew and Potter, Brandon and Puthoor, Sooraj and  Sinclair, Matthew D. and Wyse, Michael and Yin, Jieming and Zhang, Xianwei and Jain, Akshay and Rogers, Timothy},
  series = {HPCA},
  title={{Lost in Abstraction: Pitfalls of Analyzing GPUs at the Intermediate Language Level}},
  booktitle={{Proceedings of 24th IEEE International Symposium on High Performance Computer Architecture}},
  year={2018},
  pages={608-619},
  keywords={embedded systems;graphics processing units;instruction sets;microprocessor chips;optimising compilers;parallel architectures;program compilers;intermediate language level;target GPU hardware;GPU microarchitecture simulators;GPU microarchitecture models;dynamic instruction count;Kernel;Graphics processing units;Registers;Hardware;Computer architecture;Microarchitecture;Runtime;ABI;GPU;Intermediate Language;Intermediate Representation;ISA;Simulation},
  doi={10.1109/HPCA.2018.00058},
  ISSN={2378-203X},
  month={Feb},
}

@inproceedings{Shingarov2015-jit,
  author    = {Boris Shingarov},
  title     = {{Live Introspection of Target-Agnostic JIT in Simulation}},
  booktitle = {{Proceedings of the International Workshop on Smalltalk Technologies}},
  series    = {IWST},
  pages     = {5:1--5:9},
  year      = {2015},
  url       = {https://doi.org/10.1145/2811237.2811295},
  doi       = {10.1145/2811237.2811295}
}

@misc{gcn3Manual,
  author = {{AMD}},
  title = {{Graphics Core Next Architecture, Generation 3}},
  howpublished = {\url{http://developer.amd.com/wordpress/media/2013/12/AMD_GCN3_Instruction_Set_Architecture_rev1.1.pdf}},
  year = {2016},
  month = {August},
}

@misc{gcnWhitepaper,
  author = {{AMD}},
  title = {{AMD Graphics Core Next (GCN) Architecture}},
  year = {2012},
  month = {June},
  howpublished = {\url{https://www.techpowerup.com/gpu-specs/docs/amd-gcn1-architecture.pdf}},
}

@INPROCEEDINGS{HanssonAgarwal2014-gem5DRAM,
  author={A. {Hansson} and N. {Agarwal} and A. {Kolli} and T. {Wenisch} and A. N. {Udipi}},
  booktitle={{IEEE International Symposium on Performance Analysis of Systems and Software}},
  series = {ISPASS},
  title={{Simulating DRAM controllers for future system architecture exploration}},
  year={2014},
  volume={},
  number={},
  pages={201-210},
}

@INPROCEEDINGS{LiAhn2009-mcpat,
  title={{McPAT: An Integrated Power, Area, and Timing Modeling Framework for Multicore and Manycore Architectures}},
  author={Li, Sheng and Ahn, Jung-Ho and Strong, Richard D. and Brockman, Jay B. and Tullsen, Dean M. and Jouppi, Norman P.},
  booktitle={{42nd Annual IEEE/ACM International Symposium on Microarchitecture}},
  series = {MICRO},
  year={2009},
  pages={469-480},
  ISSN={1072-4451},
  month={December},
  keywords={XML;cache storage;computer architecture;logic design;microprocessor chips;performance evaluation;ITRS roadmap;McPAT;PARSEC benchmark simulation;SOI;XML interface;bulk CMOS;cache sharing;chip multiprocessor;critical-path timing modeling;double-gate transistors;energy-delay-area product;in-order processor cores;integrated memory controllers;leakage power modeling;manycore architectures;manycore processor configurations;microarchitectural level;multicore architectures;multiple-domain clocking;networks-on-chip;out-of-order processor cores;performance simulator;shared caches;size 90 nm to 22 nm;Costs;Electronic design automation and methodology;Integrated circuit interconnections;Microarchitecture;Multicore processing;Out of order;Predictive models;Semiconductor device modeling;Space exploration;Timing;Performance;Verification},
}

@article{LiAhn2013-mcpat,
  author = {Li, Sheng and Ahn, Jung Ho and Strong, Richard D. and Brockman, Jay B. and Tullsen, Dean M. and Jouppi, Norman P.},
  title = {{The McPAT Framework for Multicore and Manycore Architectures: Simultaneously Modeling Power, Area, and Timing}},
  journal = {{ACM Transactions on Architecture \& Code Optimization}},
  issue_date = {April 2013},
  volume = {10},
  number = {1},
  month = apr,
  year = {2013},
  issn = {1544-3566},
  pages = {5:1--5:29},
  articleno = {5},
  numpages = {29},
  url = {http://doi.acm.org/10.1145/2445572.2445577},
  doi = {10.1145/2445572.2445577},
  acmid = {2445577},
  publisher = {ACM},
  address = {New York, NY, USA},
}

@INPROCEEDINGS{AlianDarbaz2016-gem5Dist,
  author={M. Alian and U. Darbaz and G. Dozsa and S. Diestelhorst and D. Kim and N. S. Kim},
  booktitle={{IEEE International Symposium on Performance Analysis of Systems and Software}},
  series = {ISPASS},
  title={{dist-gem5: Distributed Simulation of Computer Clusters}},
  year={2017},
  volume={},
  number={},
  pages={153-162},
  keywords={computer network performance evaluation;digital simulation;power aware computing;public domain software;workstation clusters;dist-gem5;distributed simulation;computer clusters;distributed computer system;complex interplay;system performance;system power efficiency;open-source full-system simulation infrastructure;network subsystem simulation},
  doi={10.1109/ISPASS.2017.7975287},
  ISSN={},
  month={April},
}

@ARTICLE {AlianKim2016-pd-gem5,
  author = {M. Alian and D. Kim and N. Sung Kim},
  journal = {{IEEE Computer Architecture Letters}},
  title = {{pd-gem5: Simulation Infrastructure for Parallel/Distributed Computer Systems}},
  year = {2016},
  volume = {},
  number = {01},
  issn = {1556-6064},
  pages = {41-44},
  keywords = {computational modeling;switches;synchronization;handheld computers;load modeling;benchmark testing},
  doi = {10.1109/LCA.2015.2438295},
  publisher = {IEEE Computer Society},
  address = {Los Alamitos, CA, USA},
  month = {jan}
}

@inproceedings{GubranAamodt2019-emerald,
  author = {Gubran, Ayub A. and Aamodt, Tor M.},
  title = {{Emerald: Graphics Modeling for SoC Systems}},
  year = {2019},
  isbn = {9781450366694},
  publisher = {Association for Computing Machinery},
  address = {New York, NY, USA},
  url = {https://doi.org/10.1145/3307650.3322221},
  doi = {10.1145/3307650.3322221},
  booktitle = {{Proceedings of the 46th International Symposium on Computer Architecture}},
  pages = {169–182},
  numpages = {14},
  keywords = {SoC, graphics, simulation, GPU},
  location = {Phoenix, Arizona},
  series = {ISCA ’19}
}

@inproceedings{DutuSlice2015-kvm,
  title = {{KVM CPU Model in Syscall Emulation Mode}},
  author = {Dutu, Alexandru and Slice, John},
  month = {June},
  year = {2015},
  booktitle = {{Second gem5 User Workshop}},
}

@misc{pybind11,
  title = {{pybind11}},
  year = {2020},
  month = {March},
  howpublished = {\url{https://pypi.org/project/pybind11/}},
}

@misc{hdf5,
  title = {{The HDF5 Library \& File Format}},
  author = {{The HDF Group}},
  year = {2020},
  howpublished = {\url{https://www.hdfgroup.org/solutions/hdf5/}},
}

@article{Conway:opteron:2010,
  author    = {Pat Conway and
               Nathan Kalyanasundharam and
               Gregg Donley and
               Kevin Lepak and
               Bill Hughes},
  title     = {Cache Hierarchy and Memory Subsystem of the {AMD} Opteron Processor},
  journal   = {{IEEE} Micro},
  volume    = {30},
  number    = {2},
  pages     = {16--29},
  year      = {2010},
  url       = {https://doi.org/10.1109/MM.2010.31},
  doi       = {10.1109/MM.2010.31},
  timestamp = {Sat, 20 May 2017 00:26:05 +0200},
  biburl    = {https://dblp.org/rec/journals/micro/ConwayKDLH10.bib},
  bibsource = {dblp computer science bibliography, https://dblp.org}
}

@techreport{white-paper-on-SVE-and-VLA-programming,
  author      = {Francesco Petrogalli},
  title       = {A sneak peek into SVE and VLA programming},
  institution = {Arm},
  year        = {2020}
}
