
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Parsing `cmd_param_bram.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend: cmd_param_bram.v
Parsing Verilog input from `cmd_param_bram.v' to AST representation.
Generating RTLIL representation for module `\cmd_param_bram'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -json cmd_param_bram.json -blif cmd_param_bram.blif' --

2. Executing SYNTH_ICE40 pass.

2.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Successfully finished Verilog frontend.

2.2. Executing HIERARCHY pass (managing design hierarchy).

2.2.1. Finding top of design hierarchy..
root of   0 design levels: cmd_param_bram      
Automatically selected cmd_param_bram as design top module.

2.2.2. Analyzing design hierarchy..
Top module:  \cmd_param_bram

2.2.3. Analyzing design hierarchy..
Top module:  \cmd_param_bram
Removed 0 unused modules.

2.3. Executing PROC pass (convert processes to netlists).

2.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 11 switch rules as full_case in process $proc$cmd_param_bram.v:207$124 in module cmd_param_bram.
Removed a total of 0 dead cases.

2.3.3. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
  Set init value: \rst = 1'1
  Set init value: \scl = 1'1
  Set init value: \dc = 1'1
  Set init value: \mosi = 1'1
  Set init value: \cs = 1'1
  Set init value: \cmd_counter = 5'00000
  Set init value: \param_counter = 7'0000000
  Set init value: \num_params_left = 14'00000000000000
  Set init value: \bit_counter = 3'111
  Set init value: \state = 8'00000000
  Set init value: \delay = 16'0000000000000000

2.3.4. Executing PROC_ARST pass (detect async resets in processes).

2.3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
     1/254: $1\bit_counter[2:0]
     2/254: $1\delay[15:0]
     3/254: $1\state[7:0]
     4/254: $1\cs[0:0]
     5/254: $1\mosi[0:0]
     6/254: $1\dc[0:0]
     7/254: $1\scl[0:0]
     8/254: $1\rst[0:0]
     9/254: $1\num_params_left[13:0]
    10/254: $1\param_counter[6:0]
    11/254: $3\cmd_counter[4:0]
    12/254: $0$memwr$\param_bram$cmd_param_bram.v:185$121_DATA[7:0]$511
    13/254: $0$memwr$\param_bram$cmd_param_bram.v:185$121_ADDR[31:0]$510
    14/254: $0$memwr$\param_bram$cmd_param_bram.v:184$120_DATA[7:0]$509
    15/254: $0$memwr$\param_bram$cmd_param_bram.v:184$120_ADDR[31:0]$508
    16/254: $0$memwr$\param_bram$cmd_param_bram.v:183$119_DATA[7:0]$507
    17/254: $0$memwr$\param_bram$cmd_param_bram.v:183$119_ADDR[31:0]$506
    18/254: $0$memwr$\param_bram$cmd_param_bram.v:182$118_DATA[7:0]$505
    19/254: $0$memwr$\param_bram$cmd_param_bram.v:182$118_ADDR[31:0]$504
    20/254: $0$memwr$\param_bram$cmd_param_bram.v:181$117_DATA[7:0]$503
    21/254: $0$memwr$\param_bram$cmd_param_bram.v:181$117_ADDR[31:0]$502
    22/254: $0$memwr$\param_bram$cmd_param_bram.v:180$116_DATA[7:0]$501
    23/254: $0$memwr$\param_bram$cmd_param_bram.v:180$116_ADDR[31:0]$500
    24/254: $0$memwr$\param_bram$cmd_param_bram.v:179$115_DATA[7:0]$499
    25/254: $0$memwr$\param_bram$cmd_param_bram.v:179$115_ADDR[31:0]$498
    26/254: $0$memwr$\param_bram$cmd_param_bram.v:178$114_DATA[7:0]$497
    27/254: $0$memwr$\param_bram$cmd_param_bram.v:178$114_ADDR[31:0]$496
    28/254: $0$memwr$\param_bram$cmd_param_bram.v:177$113_DATA[7:0]$495
    29/254: $0$memwr$\param_bram$cmd_param_bram.v:177$113_ADDR[31:0]$494
    30/254: $0$memwr$\param_bram$cmd_param_bram.v:176$112_DATA[7:0]$493
    31/254: $0$memwr$\param_bram$cmd_param_bram.v:176$112_ADDR[31:0]$492
    32/254: $0$memwr$\param_bram$cmd_param_bram.v:175$111_DATA[7:0]$491
    33/254: $0$memwr$\param_bram$cmd_param_bram.v:175$111_ADDR[31:0]$490
    34/254: $0$memwr$\param_bram$cmd_param_bram.v:174$110_DATA[7:0]$489
    35/254: $0$memwr$\param_bram$cmd_param_bram.v:174$110_ADDR[31:0]$488
    36/254: $0$memwr$\param_bram$cmd_param_bram.v:173$109_DATA[7:0]$487
    37/254: $0$memwr$\param_bram$cmd_param_bram.v:173$109_ADDR[31:0]$486
    38/254: $0$memwr$\param_bram$cmd_param_bram.v:172$108_DATA[7:0]$485
    39/254: $0$memwr$\param_bram$cmd_param_bram.v:172$108_ADDR[31:0]$484
    40/254: $0$memwr$\param_bram$cmd_param_bram.v:171$107_DATA[7:0]$483
    41/254: $0$memwr$\param_bram$cmd_param_bram.v:171$107_ADDR[31:0]$482
    42/254: $0$memwr$\param_bram$cmd_param_bram.v:170$106_DATA[7:0]$481
    43/254: $0$memwr$\param_bram$cmd_param_bram.v:170$106_ADDR[31:0]$480
    44/254: $0$memwr$\param_bram$cmd_param_bram.v:169$105_DATA[7:0]$479
    45/254: $0$memwr$\param_bram$cmd_param_bram.v:169$105_ADDR[31:0]$478
    46/254: $0$memwr$\param_bram$cmd_param_bram.v:168$104_DATA[7:0]$477
    47/254: $0$memwr$\param_bram$cmd_param_bram.v:168$104_ADDR[31:0]$476
    48/254: $0$memwr$\param_bram$cmd_param_bram.v:167$103_DATA[7:0]$475
    49/254: $0$memwr$\param_bram$cmd_param_bram.v:167$103_ADDR[31:0]$474
    50/254: $0$memwr$\param_bram$cmd_param_bram.v:166$102_DATA[7:0]$473
    51/254: $0$memwr$\param_bram$cmd_param_bram.v:166$102_ADDR[31:0]$472
    52/254: $0$memwr$\param_bram$cmd_param_bram.v:165$101_DATA[7:0]$471
    53/254: $0$memwr$\param_bram$cmd_param_bram.v:165$101_ADDR[31:0]$470
    54/254: $0$memwr$\param_bram$cmd_param_bram.v:164$100_DATA[7:0]$469
    55/254: $0$memwr$\param_bram$cmd_param_bram.v:164$100_ADDR[31:0]$468
    56/254: $0$memwr$\param_bram$cmd_param_bram.v:163$99_DATA[7:0]$467
    57/254: $0$memwr$\param_bram$cmd_param_bram.v:163$99_ADDR[31:0]$466
    58/254: $0$memwr$\param_bram$cmd_param_bram.v:162$98_DATA[7:0]$465
    59/254: $0$memwr$\param_bram$cmd_param_bram.v:162$98_ADDR[31:0]$464
    60/254: $0$memwr$\param_bram$cmd_param_bram.v:161$97_DATA[7:0]$463
    61/254: $0$memwr$\param_bram$cmd_param_bram.v:161$97_ADDR[31:0]$462
    62/254: $0$memwr$\param_bram$cmd_param_bram.v:160$96_DATA[7:0]$461
    63/254: $0$memwr$\param_bram$cmd_param_bram.v:160$96_ADDR[31:0]$460
    64/254: $0$memwr$\param_bram$cmd_param_bram.v:159$95_DATA[7:0]$459
    65/254: $0$memwr$\param_bram$cmd_param_bram.v:159$95_ADDR[31:0]$458
    66/254: $0$memwr$\param_bram$cmd_param_bram.v:158$94_DATA[7:0]$457
    67/254: $0$memwr$\param_bram$cmd_param_bram.v:158$94_ADDR[31:0]$456
    68/254: $0$memwr$\param_bram$cmd_param_bram.v:157$93_DATA[7:0]$455
    69/254: $0$memwr$\param_bram$cmd_param_bram.v:157$93_ADDR[31:0]$454
    70/254: $0$memwr$\param_bram$cmd_param_bram.v:156$92_DATA[7:0]$453
    71/254: $0$memwr$\param_bram$cmd_param_bram.v:156$92_ADDR[31:0]$452
    72/254: $0$memwr$\param_bram$cmd_param_bram.v:155$91_DATA[7:0]$451
    73/254: $0$memwr$\param_bram$cmd_param_bram.v:155$91_ADDR[31:0]$450
    74/254: $0$memwr$\param_bram$cmd_param_bram.v:154$90_DATA[7:0]$449
    75/254: $0$memwr$\param_bram$cmd_param_bram.v:154$90_ADDR[31:0]$448
    76/254: $0$memwr$\param_bram$cmd_param_bram.v:153$89_DATA[7:0]$447
    77/254: $0$memwr$\param_bram$cmd_param_bram.v:153$89_ADDR[31:0]$446
    78/254: $0$memwr$\param_bram$cmd_param_bram.v:152$88_DATA[7:0]$445
    79/254: $0$memwr$\param_bram$cmd_param_bram.v:152$88_ADDR[31:0]$444
    80/254: $0$memwr$\param_bram$cmd_param_bram.v:151$87_DATA[7:0]$443
    81/254: $0$memwr$\param_bram$cmd_param_bram.v:151$87_ADDR[31:0]$442
    82/254: $0$memwr$\param_bram$cmd_param_bram.v:150$86_DATA[7:0]$441
    83/254: $0$memwr$\param_bram$cmd_param_bram.v:150$86_ADDR[31:0]$440
    84/254: $0$memwr$\param_bram$cmd_param_bram.v:149$85_DATA[7:0]$439
    85/254: $0$memwr$\param_bram$cmd_param_bram.v:149$85_ADDR[31:0]$438
    86/254: $0$memwr$\param_bram$cmd_param_bram.v:148$84_DATA[7:0]$437
    87/254: $0$memwr$\param_bram$cmd_param_bram.v:148$84_ADDR[31:0]$436
    88/254: $0$memwr$\param_bram$cmd_param_bram.v:147$83_DATA[7:0]$435
    89/254: $0$memwr$\param_bram$cmd_param_bram.v:147$83_ADDR[31:0]$434
    90/254: $0$memwr$\param_bram$cmd_param_bram.v:146$82_DATA[7:0]$433
    91/254: $0$memwr$\param_bram$cmd_param_bram.v:146$82_ADDR[31:0]$432
    92/254: $0$memwr$\param_bram$cmd_param_bram.v:145$81_DATA[7:0]$431
    93/254: $0$memwr$\param_bram$cmd_param_bram.v:145$81_ADDR[31:0]$430
    94/254: $0$memwr$\param_bram$cmd_param_bram.v:144$80_DATA[7:0]$429
    95/254: $0$memwr$\param_bram$cmd_param_bram.v:144$80_ADDR[31:0]$428
    96/254: $0$memwr$\param_bram$cmd_param_bram.v:143$79_DATA[7:0]$427
    97/254: $0$memwr$\param_bram$cmd_param_bram.v:143$79_ADDR[31:0]$426
    98/254: $0$memwr$\param_bram$cmd_param_bram.v:142$78_DATA[7:0]$425
    99/254: $0$memwr$\param_bram$cmd_param_bram.v:142$78_ADDR[31:0]$424
   100/254: $0$memwr$\param_bram$cmd_param_bram.v:141$77_DATA[7:0]$423
   101/254: $0$memwr$\param_bram$cmd_param_bram.v:141$77_ADDR[31:0]$422
   102/254: $0$memwr$\param_bram$cmd_param_bram.v:140$76_DATA[7:0]$421
   103/254: $0$memwr$\param_bram$cmd_param_bram.v:140$76_ADDR[31:0]$420
   104/254: $0$memwr$\param_bram$cmd_param_bram.v:139$75_DATA[7:0]$419
   105/254: $0$memwr$\param_bram$cmd_param_bram.v:139$75_ADDR[31:0]$418
   106/254: $0$memwr$\param_bram$cmd_param_bram.v:138$74_DATA[7:0]$417
   107/254: $0$memwr$\param_bram$cmd_param_bram.v:138$74_ADDR[31:0]$416
   108/254: $0$memwr$\param_bram$cmd_param_bram.v:137$73_DATA[7:0]$415
   109/254: $0$memwr$\param_bram$cmd_param_bram.v:137$73_ADDR[31:0]$414
   110/254: $0$memwr$\param_bram$cmd_param_bram.v:136$72_DATA[7:0]$413
   111/254: $0$memwr$\param_bram$cmd_param_bram.v:136$72_ADDR[31:0]$412
   112/254: $0$memwr$\param_bram$cmd_param_bram.v:135$71_DATA[7:0]$411
   113/254: $0$memwr$\param_bram$cmd_param_bram.v:135$71_ADDR[31:0]$410
   114/254: $0$memwr$\param_bram$cmd_param_bram.v:134$70_DATA[7:0]$409
   115/254: $0$memwr$\param_bram$cmd_param_bram.v:134$70_ADDR[31:0]$408
   116/254: $0$memwr$\param_bram$cmd_param_bram.v:133$69_DATA[7:0]$407
   117/254: $0$memwr$\param_bram$cmd_param_bram.v:133$69_ADDR[31:0]$406
   118/254: $0$memwr$\param_bram$cmd_param_bram.v:132$68_DATA[7:0]$405
   119/254: $0$memwr$\param_bram$cmd_param_bram.v:132$68_ADDR[31:0]$404
   120/254: $0$memwr$\param_bram$cmd_param_bram.v:131$67_DATA[7:0]$403
   121/254: $0$memwr$\param_bram$cmd_param_bram.v:131$67_ADDR[31:0]$402
   122/254: $0$memwr$\param_bram$cmd_param_bram.v:130$66_DATA[7:0]$401
   123/254: $0$memwr$\param_bram$cmd_param_bram.v:130$66_ADDR[31:0]$400
   124/254: $0$memwr$\param_bram$cmd_param_bram.v:129$65_DATA[7:0]$399
   125/254: $0$memwr$\param_bram$cmd_param_bram.v:129$65_ADDR[31:0]$398
   126/254: $0$memwr$\param_bram$cmd_param_bram.v:128$64_DATA[7:0]$397
   127/254: $0$memwr$\param_bram$cmd_param_bram.v:128$64_ADDR[31:0]$396
   128/254: $0$memwr$\param_bram$cmd_param_bram.v:127$63_DATA[7:0]$395
   129/254: $0$memwr$\param_bram$cmd_param_bram.v:127$63_ADDR[31:0]$394
   130/254: $0$memwr$\param_bram$cmd_param_bram.v:126$62_DATA[7:0]$393
   131/254: $0$memwr$\param_bram$cmd_param_bram.v:126$62_ADDR[31:0]$392
   132/254: $0$memwr$\param_bram$cmd_param_bram.v:125$61_DATA[7:0]$391
   133/254: $0$memwr$\param_bram$cmd_param_bram.v:125$61_ADDR[31:0]$390
   134/254: $0$memwr$\param_bram$cmd_param_bram.v:124$60_DATA[7:0]$389
   135/254: $0$memwr$\param_bram$cmd_param_bram.v:124$60_ADDR[31:0]$388
   136/254: $0$memwr$\param_bram$cmd_param_bram.v:123$59_DATA[7:0]$387
   137/254: $0$memwr$\param_bram$cmd_param_bram.v:123$59_ADDR[31:0]$386
   138/254: $0$memwr$\param_bram$cmd_param_bram.v:122$58_DATA[7:0]$385
   139/254: $0$memwr$\param_bram$cmd_param_bram.v:122$58_ADDR[31:0]$384
   140/254: $0$memwr$\param_bram$cmd_param_bram.v:121$57_DATA[7:0]$383
   141/254: $0$memwr$\param_bram$cmd_param_bram.v:121$57_ADDR[31:0]$382
   142/254: $0$memwr$\param_bram$cmd_param_bram.v:120$56_DATA[7:0]$381
   143/254: $0$memwr$\param_bram$cmd_param_bram.v:120$56_ADDR[31:0]$380
   144/254: $0$memwr$\param_bram$cmd_param_bram.v:119$55_DATA[7:0]$379
   145/254: $0$memwr$\param_bram$cmd_param_bram.v:119$55_ADDR[31:0]$378
   146/254: $0$memwr$\param_bram$cmd_param_bram.v:118$54_DATA[7:0]$377
   147/254: $0$memwr$\param_bram$cmd_param_bram.v:118$54_ADDR[31:0]$376
   148/254: $0$memwr$\param_bram$cmd_param_bram.v:117$53_DATA[7:0]$375
   149/254: $0$memwr$\param_bram$cmd_param_bram.v:117$53_ADDR[31:0]$374
   150/254: $0$memwr$\param_bram$cmd_param_bram.v:116$52_DATA[7:0]$373
   151/254: $0$memwr$\param_bram$cmd_param_bram.v:116$52_ADDR[31:0]$372
   152/254: $0$memwr$\param_bram$cmd_param_bram.v:115$51_DATA[7:0]$371
   153/254: $0$memwr$\param_bram$cmd_param_bram.v:115$51_ADDR[31:0]$370
   154/254: $0$memwr$\param_bram$cmd_param_bram.v:114$50_DATA[7:0]$369
   155/254: $0$memwr$\param_bram$cmd_param_bram.v:114$50_ADDR[31:0]$368
   156/254: $0$memwr$\param_bram$cmd_param_bram.v:113$49_DATA[7:0]$367
   157/254: $0$memwr$\param_bram$cmd_param_bram.v:113$49_ADDR[31:0]$366
   158/254: $0$memwr$\param_bram$cmd_param_bram.v:112$48_DATA[7:0]$365
   159/254: $0$memwr$\param_bram$cmd_param_bram.v:112$48_ADDR[31:0]$364
   160/254: $0$memwr$\param_bram$cmd_param_bram.v:111$47_DATA[7:0]$363
   161/254: $0$memwr$\param_bram$cmd_param_bram.v:111$47_ADDR[31:0]$362
   162/254: $0$memwr$\param_bram$cmd_param_bram.v:110$46_DATA[7:0]$361
   163/254: $0$memwr$\param_bram$cmd_param_bram.v:110$46_ADDR[31:0]$360
   164/254: $0\frame_size[13:0]
   165/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:107$45_DATA[7:0]$359
   166/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:107$45_ADDR[31:0]$358
   167/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:106$44_DATA[7:0]$357
   168/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:106$44_ADDR[31:0]$356
   169/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:105$43_DATA[7:0]$355
   170/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:105$43_ADDR[31:0]$354
   171/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:104$42_DATA[7:0]$353
   172/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:104$42_ADDR[31:0]$352
   173/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:103$41_DATA[7:0]$351
   174/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:103$41_ADDR[31:0]$350
   175/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:102$40_DATA[7:0]$349
   176/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:102$40_ADDR[31:0]$348
   177/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:101$39_DATA[7:0]$347
   178/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:101$39_ADDR[31:0]$346
   179/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:100$38_DATA[7:0]$345
   180/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:100$38_ADDR[31:0]$344
   181/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:99$37_DATA[7:0]$343
   182/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:99$37_ADDR[31:0]$342
   183/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:98$36_DATA[7:0]$341
   184/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:98$36_ADDR[31:0]$340
   185/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:97$35_DATA[7:0]$339
   186/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:97$35_ADDR[31:0]$338
   187/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:96$34_DATA[7:0]$337
   188/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:96$34_ADDR[31:0]$336
   189/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:95$33_DATA[7:0]$335
   190/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:95$33_ADDR[31:0]$334
   191/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:94$32_DATA[7:0]$333
   192/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:94$32_ADDR[31:0]$332
   193/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:93$31_DATA[7:0]$331
   194/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:93$31_ADDR[31:0]$330
   195/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:92$30_DATA[7:0]$329
   196/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:92$30_ADDR[31:0]$328
   197/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:91$29_DATA[7:0]$327
   198/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:91$29_ADDR[31:0]$326
   199/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:90$28_DATA[7:0]$325
   200/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:90$28_ADDR[31:0]$324
   201/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:89$27_DATA[7:0]$323
   202/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:89$27_ADDR[31:0]$322
   203/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:88$26_DATA[7:0]$321
   204/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:88$26_ADDR[31:0]$320
   205/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:87$25_DATA[7:0]$319
   206/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:87$25_ADDR[31:0]$318
   207/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:86$24_DATA[7:0]$317
   208/254: $0$memwr$\num_cmd_params_bram$cmd_param_bram.v:86$24_ADDR[31:0]$316
   209/254: $0$memwr$\cmd_bram$cmd_param_bram.v:84$23_DATA[7:0]$315
   210/254: $0$memwr$\cmd_bram$cmd_param_bram.v:84$23_ADDR[31:0]$314
   211/254: $0$memwr$\cmd_bram$cmd_param_bram.v:83$22_DATA[7:0]$313
   212/254: $0$memwr$\cmd_bram$cmd_param_bram.v:83$22_ADDR[31:0]$312
   213/254: $0$memwr$\cmd_bram$cmd_param_bram.v:82$21_DATA[7:0]$311
   214/254: $0$memwr$\cmd_bram$cmd_param_bram.v:82$21_ADDR[31:0]$310
   215/254: $0$memwr$\cmd_bram$cmd_param_bram.v:81$20_DATA[7:0]$309
   216/254: $0$memwr$\cmd_bram$cmd_param_bram.v:81$20_ADDR[31:0]$308
   217/254: $0$memwr$\cmd_bram$cmd_param_bram.v:80$19_DATA[7:0]$307
   218/254: $0$memwr$\cmd_bram$cmd_param_bram.v:80$19_ADDR[31:0]$306
   219/254: $0$memwr$\cmd_bram$cmd_param_bram.v:79$18_DATA[7:0]$305
   220/254: $0$memwr$\cmd_bram$cmd_param_bram.v:79$18_ADDR[31:0]$304
   221/254: $0$memwr$\cmd_bram$cmd_param_bram.v:78$17_DATA[7:0]$303
   222/254: $0$memwr$\cmd_bram$cmd_param_bram.v:78$17_ADDR[31:0]$302
   223/254: $0$memwr$\cmd_bram$cmd_param_bram.v:77$16_DATA[7:0]$301
   224/254: $0$memwr$\cmd_bram$cmd_param_bram.v:77$16_ADDR[31:0]$300
   225/254: $0$memwr$\cmd_bram$cmd_param_bram.v:76$15_DATA[7:0]$299
   226/254: $0$memwr$\cmd_bram$cmd_param_bram.v:76$15_ADDR[31:0]$298
   227/254: $0$memwr$\cmd_bram$cmd_param_bram.v:75$14_DATA[7:0]$297
   228/254: $0$memwr$\cmd_bram$cmd_param_bram.v:75$14_ADDR[31:0]$296
   229/254: $0$memwr$\cmd_bram$cmd_param_bram.v:74$13_DATA[7:0]$295
   230/254: $0$memwr$\cmd_bram$cmd_param_bram.v:74$13_ADDR[31:0]$294
   231/254: $0$memwr$\cmd_bram$cmd_param_bram.v:73$12_DATA[7:0]$293
   232/254: $0$memwr$\cmd_bram$cmd_param_bram.v:73$12_ADDR[31:0]$292
   233/254: $0$memwr$\cmd_bram$cmd_param_bram.v:72$11_DATA[7:0]$291
   234/254: $0$memwr$\cmd_bram$cmd_param_bram.v:72$11_ADDR[31:0]$290
   235/254: $0$memwr$\cmd_bram$cmd_param_bram.v:71$10_DATA[7:0]$289
   236/254: $0$memwr$\cmd_bram$cmd_param_bram.v:71$10_ADDR[31:0]$288
   237/254: $0$memwr$\cmd_bram$cmd_param_bram.v:70$9_DATA[7:0]$287
   238/254: $0$memwr$\cmd_bram$cmd_param_bram.v:70$9_ADDR[31:0]$286
   239/254: $0$memwr$\cmd_bram$cmd_param_bram.v:69$8_DATA[7:0]$285
   240/254: $0$memwr$\cmd_bram$cmd_param_bram.v:69$8_ADDR[31:0]$284
   241/254: $0$memwr$\cmd_bram$cmd_param_bram.v:68$7_DATA[7:0]$283
   242/254: $0$memwr$\cmd_bram$cmd_param_bram.v:68$7_ADDR[31:0]$282
   243/254: $0$memwr$\cmd_bram$cmd_param_bram.v:67$6_DATA[7:0]$281
   244/254: $0$memwr$\cmd_bram$cmd_param_bram.v:67$6_ADDR[31:0]$280
   245/254: $0$memwr$\cmd_bram$cmd_param_bram.v:66$5_DATA[7:0]$279
   246/254: $0$memwr$\cmd_bram$cmd_param_bram.v:66$5_ADDR[31:0]$278
   247/254: $0$memwr$\cmd_bram$cmd_param_bram.v:65$4_DATA[7:0]$277
   248/254: $0$memwr$\cmd_bram$cmd_param_bram.v:65$4_ADDR[31:0]$276
   249/254: $0$memwr$\cmd_bram$cmd_param_bram.v:64$3_DATA[7:0]$275
   250/254: $0$memwr$\cmd_bram$cmd_param_bram.v:64$3_ADDR[31:0]$274
   251/254: $0$memwr$\cmd_bram$cmd_param_bram.v:63$2_DATA[7:0]$273
   252/254: $0$memwr$\cmd_bram$cmd_param_bram.v:63$2_ADDR[31:0]$272
   253/254: $0$memwr$\cmd_bram$cmd_param_bram.v:62$1_DATA[7:0]$271
   254/254: $0$memwr$\cmd_bram$cmd_param_bram.v:62$1_ADDR[31:0]$270
Creating decoders for process `\cmd_param_bram.$proc$cmd_param_bram.v:207$124'.
     1/13: $2\cmd_counter[4:0]
     2/13: $1\cmd_counter[4:0]
     3/13: $0\cmd_counter[4:0]
     4/13: $0\delay[15:0]
     5/13: $0\state[7:0]
     6/13: $0\bit_counter[2:0]
     7/13: $0\data[7:0]
     8/13: $0\num_params_left[13:0]
     9/13: $0\param_counter[6:0]
    10/13: $0\cs[0:0]
    11/13: $0\mosi[0:0]
    12/13: $0\dc[0:0]
    13/13: $0\rst[0:0]
Creating decoders for process `\cmd_param_bram.$proc$cmd_param_bram.v:204$122'.
     1/1: $0\scl[0:0]

2.3.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\cmd_param_bram.\frame_size' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:62$1_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:62$1_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:63$2_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:63$2_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:64$3_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:64$3_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:65$4_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:65$4_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:66$5_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:66$5_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:67$6_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:67$6_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:68$7_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:68$7_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:69$8_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:69$8_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:70$9_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:70$9_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:71$10_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:71$10_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:72$11_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:72$11_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:73$12_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:73$12_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:74$13_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:74$13_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:75$14_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:75$14_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:76$15_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:76$15_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:77$16_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:77$16_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:78$17_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:78$17_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:79$18_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:79$18_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:80$19_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:80$19_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:81$20_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:81$20_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:82$21_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:82$21_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:83$22_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:83$22_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:84$23_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\cmd_bram$cmd_param_bram.v:84$23_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:86$24_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:86$24_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:87$25_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:87$25_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:88$26_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:88$26_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:89$27_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:89$27_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:90$28_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:90$28_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:91$29_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:91$29_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:92$30_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:92$30_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:93$31_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:93$31_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:94$32_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:94$32_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:95$33_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:95$33_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:96$34_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:96$34_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:97$35_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:97$35_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:98$36_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:98$36_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:99$37_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:99$37_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:100$38_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:100$38_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:101$39_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:101$39_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:102$40_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:102$40_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:103$41_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:103$41_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:104$42_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:104$42_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:105$43_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:105$43_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:106$44_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:106$44_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:107$45_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\num_cmd_params_bram$cmd_param_bram.v:107$45_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:110$46_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:110$46_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:111$47_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:111$47_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:112$48_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:112$48_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:113$49_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:113$49_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:114$50_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:114$50_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:115$51_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:115$51_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:116$52_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:116$52_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:117$53_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:117$53_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:118$54_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:118$54_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:119$55_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:119$55_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:120$56_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:120$56_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:121$57_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:121$57_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:122$58_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:122$58_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:123$59_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:123$59_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:124$60_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:124$60_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:125$61_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:125$61_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:126$62_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:126$62_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:127$63_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:127$63_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:128$64_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:128$64_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:129$65_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:129$65_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:130$66_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:130$66_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:131$67_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:131$67_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:132$68_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:132$68_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:133$69_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:133$69_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:134$70_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:134$70_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:135$71_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:135$71_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:136$72_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:136$72_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:137$73_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:137$73_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:138$74_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:138$74_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:139$75_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:139$75_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:140$76_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:140$76_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:141$77_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:141$77_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:142$78_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:142$78_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:143$79_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:143$79_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:144$80_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:144$80_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:145$81_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:145$81_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:146$82_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:146$82_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:147$83_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:147$83_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:148$84_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:148$84_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:149$85_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:149$85_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:150$86_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:150$86_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:151$87_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:151$87_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:152$88_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:152$88_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:153$89_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:153$89_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:154$90_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:154$90_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:155$91_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:155$91_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:156$92_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:156$92_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:157$93_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:157$93_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:158$94_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:158$94_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:159$95_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:159$95_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:160$96_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:160$96_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:161$97_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:161$97_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:162$98_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:162$98_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:163$99_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:163$99_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:164$100_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:164$100_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:165$101_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:165$101_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:166$102_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:166$102_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:167$103_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:167$103_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:168$104_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:168$104_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:169$105_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:169$105_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:170$106_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:170$106_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:171$107_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:171$107_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:172$108_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:172$108_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:173$109_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:173$109_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:174$110_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:174$110_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:175$111_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:175$111_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:176$112_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:176$112_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:177$113_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:177$113_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:178$114_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:178$114_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:179$115_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:179$115_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:180$116_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:180$116_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:181$117_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:181$117_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:182$118_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:182$118_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:183$119_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:183$119_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:184$120_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:184$120_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:185$121_ADDR' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
No latch inferred for signal `\cmd_param_bram.$memwr$\param_bram$cmd_param_bram.v:185$121_DATA' from process `\cmd_param_bram.$proc$cmd_param_bram.v:60$269'.

2.3.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\cmd_param_bram.\rst' using process `\cmd_param_bram.$proc$cmd_param_bram.v:207$124'.
  created $dff cell `$procdff$677' with positive edge clock.
Creating register for signal `\cmd_param_bram.\dc' using process `\cmd_param_bram.$proc$cmd_param_bram.v:207$124'.
  created $dff cell `$procdff$678' with positive edge clock.
Creating register for signal `\cmd_param_bram.\mosi' using process `\cmd_param_bram.$proc$cmd_param_bram.v:207$124'.
  created $dff cell `$procdff$679' with positive edge clock.
Creating register for signal `\cmd_param_bram.\cs' using process `\cmd_param_bram.$proc$cmd_param_bram.v:207$124'.
  created $dff cell `$procdff$680' with positive edge clock.
Creating register for signal `\cmd_param_bram.\cmd_counter' using process `\cmd_param_bram.$proc$cmd_param_bram.v:207$124'.
  created $dff cell `$procdff$681' with positive edge clock.
Creating register for signal `\cmd_param_bram.\param_counter' using process `\cmd_param_bram.$proc$cmd_param_bram.v:207$124'.
  created $dff cell `$procdff$682' with positive edge clock.
Creating register for signal `\cmd_param_bram.\num_params_left' using process `\cmd_param_bram.$proc$cmd_param_bram.v:207$124'.
  created $dff cell `$procdff$683' with positive edge clock.
Creating register for signal `\cmd_param_bram.\data' using process `\cmd_param_bram.$proc$cmd_param_bram.v:207$124'.
  created $dff cell `$procdff$684' with positive edge clock.
Creating register for signal `\cmd_param_bram.\bit_counter' using process `\cmd_param_bram.$proc$cmd_param_bram.v:207$124'.
  created $dff cell `$procdff$685' with positive edge clock.
Creating register for signal `\cmd_param_bram.\state' using process `\cmd_param_bram.$proc$cmd_param_bram.v:207$124'.
  created $dff cell `$procdff$686' with positive edge clock.
Creating register for signal `\cmd_param_bram.\delay' using process `\cmd_param_bram.$proc$cmd_param_bram.v:207$124'.
  created $dff cell `$procdff$687' with positive edge clock.
Creating register for signal `\cmd_param_bram.\scl' using process `\cmd_param_bram.$proc$cmd_param_bram.v:204$122'.
  created $dff cell `$procdff$688' with positive edge clock.

2.3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `cmd_param_bram.$proc$cmd_param_bram.v:60$269'.
Found and cleaned up 12 empty switches in `\cmd_param_bram.$proc$cmd_param_bram.v:207$124'.
Removing empty process `cmd_param_bram.$proc$cmd_param_bram.v:207$124'.
Removing empty process `cmd_param_bram.$proc$cmd_param_bram.v:204$122'.
Cleaned up 12 empty switches.

2.4. Executing FLATTEN pass (flatten design).
No more expansions possible.

2.5. Executing TRIBUF pass.

2.6. Executing DEMINOUT pass (demote inout ports to input or output).

2.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmd_param_bram.
<suppressed ~6 debug messages>

2.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmd_param_bram..
Removed 0 unused cells and 537 unused wires.
<suppressed ~1 debug messages>

2.9. Executing CHECK pass (checking for obvious problems).
checking module cmd_param_bram..
found and reported 0 problems.

2.10. Executing OPT pass (performing simple optimizations).

2.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmd_param_bram.

2.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cmd_param_bram'.
<suppressed ~60 debug messages>
Removed a total of 20 cells.

2.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cmd_param_bram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$523.
Removed 1 multiplexer ports.
<suppressed ~11 debug messages>

2.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cmd_param_bram.
    New ctrl vector for $pmux cell $procmux$557: { $procmux$593_CMP $procmux$552_CMP $procmux$588_CMP $procmux$548_CMP $procmux$524_CMP $auto$opt_reduce.cc:132:opt_mux$690 $procmux$577_CMP $procmux$570_CMP $procmux$566_CMP $procmux$562_CMP $procmux$558_CMP }
    New ctrl vector for $mux cell $procmux$600: { }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$689: { $procmux$578_CMP $procmux$579_CMP }
  Optimizing cells in module \cmd_param_bram.
Performed a total of 3 changes.

2.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cmd_param_bram'.
Removed a total of 0 cells.

2.10.6. Executing OPT_RMDFF pass (remove dff with constant values).

2.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmd_param_bram..
Removed 0 unused cells and 22 unused wires.
<suppressed ~1 debug messages>

2.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmd_param_bram.

2.10.9. Rerunning OPT passes. (Maybe there is more to do..)

2.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cmd_param_bram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

2.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cmd_param_bram.
Performed a total of 0 changes.

2.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cmd_param_bram'.
Removed a total of 0 cells.

2.10.13. Executing OPT_RMDFF pass (remove dff with constant values).

2.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmd_param_bram..

2.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmd_param_bram.

2.10.16. Finished OPT passes. (There is nothing left to do.)

2.11. Executing WREDUCE pass (reducing word size of cells).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\cmd_bram$cmd_param_bram.v:62$148 (cmd_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\cmd_bram$cmd_param_bram.v:63$149 (cmd_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\cmd_bram$cmd_param_bram.v:64$150 (cmd_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\cmd_bram$cmd_param_bram.v:65$151 (cmd_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\cmd_bram$cmd_param_bram.v:66$152 (cmd_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\cmd_bram$cmd_param_bram.v:67$153 (cmd_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\cmd_bram$cmd_param_bram.v:68$154 (cmd_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\cmd_bram$cmd_param_bram.v:69$155 (cmd_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\cmd_bram$cmd_param_bram.v:70$156 (cmd_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\cmd_bram$cmd_param_bram.v:71$157 (cmd_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\cmd_bram$cmd_param_bram.v:72$158 (cmd_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\cmd_bram$cmd_param_bram.v:73$159 (cmd_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\cmd_bram$cmd_param_bram.v:74$160 (cmd_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\cmd_bram$cmd_param_bram.v:75$161 (cmd_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\cmd_bram$cmd_param_bram.v:76$162 (cmd_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\cmd_bram$cmd_param_bram.v:77$163 (cmd_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\cmd_bram$cmd_param_bram.v:78$164 (cmd_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\cmd_bram$cmd_param_bram.v:79$165 (cmd_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\cmd_bram$cmd_param_bram.v:80$166 (cmd_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\cmd_bram$cmd_param_bram.v:81$167 (cmd_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\cmd_bram$cmd_param_bram.v:82$168 (cmd_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\cmd_bram$cmd_param_bram.v:83$169 (cmd_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\cmd_bram$cmd_param_bram.v:84$170 (cmd_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\num_cmd_params_bram$cmd_param_bram.v:100$185 (num_cmd_params_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\num_cmd_params_bram$cmd_param_bram.v:101$186 (num_cmd_params_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\num_cmd_params_bram$cmd_param_bram.v:102$187 (num_cmd_params_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\num_cmd_params_bram$cmd_param_bram.v:103$188 (num_cmd_params_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\num_cmd_params_bram$cmd_param_bram.v:104$189 (num_cmd_params_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\num_cmd_params_bram$cmd_param_bram.v:105$190 (num_cmd_params_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\num_cmd_params_bram$cmd_param_bram.v:106$191 (num_cmd_params_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\num_cmd_params_bram$cmd_param_bram.v:107$192 (num_cmd_params_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\num_cmd_params_bram$cmd_param_bram.v:86$171 (num_cmd_params_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\num_cmd_params_bram$cmd_param_bram.v:87$172 (num_cmd_params_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\num_cmd_params_bram$cmd_param_bram.v:88$173 (num_cmd_params_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\num_cmd_params_bram$cmd_param_bram.v:89$174 (num_cmd_params_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\num_cmd_params_bram$cmd_param_bram.v:90$175 (num_cmd_params_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\num_cmd_params_bram$cmd_param_bram.v:91$176 (num_cmd_params_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\num_cmd_params_bram$cmd_param_bram.v:92$177 (num_cmd_params_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\num_cmd_params_bram$cmd_param_bram.v:93$178 (num_cmd_params_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\num_cmd_params_bram$cmd_param_bram.v:94$179 (num_cmd_params_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\num_cmd_params_bram$cmd_param_bram.v:95$180 (num_cmd_params_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\num_cmd_params_bram$cmd_param_bram.v:96$181 (num_cmd_params_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\num_cmd_params_bram$cmd_param_bram.v:97$182 (num_cmd_params_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\num_cmd_params_bram$cmd_param_bram.v:98$183 (num_cmd_params_bram).
Removed top 27 address bits (of 32) from memory init port cmd_param_bram.$meminit$\num_cmd_params_bram$cmd_param_bram.v:99$184 (num_cmd_params_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:110$193 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:111$194 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:112$195 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:113$196 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:114$197 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:115$198 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:116$199 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:117$200 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:118$201 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:119$202 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:120$203 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:121$204 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:122$205 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:123$206 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:124$207 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:125$208 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:126$209 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:127$210 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:128$211 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:129$212 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:130$213 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:131$214 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:132$215 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:133$216 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:134$217 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:135$218 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:136$219 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:137$220 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:138$221 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:139$222 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:140$223 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:141$224 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:142$225 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:143$226 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:144$227 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:145$228 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:146$229 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:147$230 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:148$231 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:149$232 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:150$233 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:151$234 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:152$235 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:153$236 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:154$237 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:155$238 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:156$239 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:157$240 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:158$241 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:159$242 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:160$243 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:161$244 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:162$245 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:163$246 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:164$247 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:165$248 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:166$249 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:167$250 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:168$251 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:169$252 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:170$253 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:171$254 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:172$255 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:173$256 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:174$257 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:175$258 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:176$259 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:177$260 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:178$261 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:179$262 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:180$263 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:181$264 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:182$265 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:183$266 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:184$267 (param_bram).
Removed top 25 address bits (of 32) from memory init port cmd_param_bram.$meminit$\param_bram$cmd_param_bram.v:185$268 (param_bram).
Removed top 1 address bits (of 6) from memory read port cmd_param_bram.$memrd$\num_cmd_params_bram$cmd_param_bram.v:315$141 (num_cmd_params_bram).
Removed top 15 bits (of 16) from port B of cell cmd_param_bram.$add$cmd_param_bram.v:221$126 ($add).
Removed top 9 bits (of 16) from port B of cell cmd_param_bram.$lt$cmd_param_bram.v:219$125 ($lt).
Removed top 1 bits (of 6) from port B of cell cmd_param_bram.$lt$cmd_param_bram.v:247$129 ($lt).
Removed top 5 bits (of 6) from port B of cell cmd_param_bram.$add$cmd_param_bram.v:250$131 ($add).
Removed top 1 bits (of 6) from port Y of cell cmd_param_bram.$add$cmd_param_bram.v:250$131 ($add).
Removed top 2 bits (of 3) from port B of cell cmd_param_bram.$sub$cmd_param_bram.v:275$135 ($sub).
Removed top 5 bits (of 6) from port B of cell cmd_param_bram.$sub$cmd_param_bram.v:315$142 ($sub).
Removed top 1 bits (of 6) from port Y of cell cmd_param_bram.$sub$cmd_param_bram.v:315$142 ($sub).
Removed top 7 bits (of 8) from port B of cell cmd_param_bram.$gt$cmd_param_bram.v:325$143 ($gt).
Removed top 7 bits (of 8) from port B of cell cmd_param_bram.$sub$cmd_param_bram.v:328$145 ($sub).
Removed top 6 bits (of 7) from port B of cell cmd_param_bram.$add$cmd_param_bram.v:331$147 ($add).
Removed top 5 bits (of 8) from port B of cell cmd_param_bram.$procmux$524_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell cmd_param_bram.$procmux$548_CMP0 ($eq).
Removed top 7 bits (of 8) from port B of cell cmd_param_bram.$procmux$552_CMP0 ($eq).
Removed top 4 bits (of 8) from mux cell cmd_param_bram.$procmux$555 ($mux).
Removed top 4 bits (of 8) from port B of cell cmd_param_bram.$procmux$558_CMP0 ($eq).
Removed top 6 bits (of 8) from mux cell cmd_param_bram.$procmux$560 ($mux).
Removed top 4 bits (of 8) from port B of cell cmd_param_bram.$procmux$562_CMP0 ($eq).
Removed top 4 bits (of 8) from mux cell cmd_param_bram.$procmux$564 ($mux).
Removed top 4 bits (of 8) from port B of cell cmd_param_bram.$procmux$566_CMP0 ($eq).
Removed top 4 bits (of 8) from mux cell cmd_param_bram.$procmux$568 ($mux).
Removed top 5 bits (of 8) from port B of cell cmd_param_bram.$procmux$570_CMP0 ($eq).
Removed top 4 bits (of 8) from mux cell cmd_param_bram.$procmux$572 ($mux).
Removed top 4 bits (of 8) from mux cell cmd_param_bram.$procmux$575 ($mux).
Removed top 5 bits (of 8) from port B of cell cmd_param_bram.$procmux$577_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell cmd_param_bram.$procmux$578_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell cmd_param_bram.$procmux$579_CMP0 ($eq).
Removed top 7 bits (of 8) from mux cell cmd_param_bram.$procmux$581 ($mux).
Removed top 5 bits (of 8) from mux cell cmd_param_bram.$procmux$585 ($mux).
Removed top 6 bits (of 8) from port B of cell cmd_param_bram.$procmux$588_CMP0 ($eq).
Removed top 6 bits (of 8) from mux cell cmd_param_bram.$procmux$590 ($mux).
Removed top 1 bits (of 6) from wire cmd_param_bram.$add$cmd_param_bram.v:250$131_Y.
Removed top 4 bits (of 8) from wire cmd_param_bram.$procmux$555_Y.
Removed top 6 bits (of 8) from wire cmd_param_bram.$procmux$560_Y.
Removed top 4 bits (of 8) from wire cmd_param_bram.$procmux$564_Y.
Removed top 4 bits (of 8) from wire cmd_param_bram.$procmux$568_Y.
Removed top 7 bits (of 8) from wire cmd_param_bram.$procmux$581_Y.
Removed top 5 bits (of 8) from wire cmd_param_bram.$procmux$585_Y.
Removed top 6 bits (of 8) from wire cmd_param_bram.$procmux$590_Y.
Removed top 1 bits (of 6) from wire cmd_param_bram.$sub$cmd_param_bram.v:315$142_Y.

2.12. Executing PEEPOPT pass (run peephole optimizers).

2.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmd_param_bram..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

2.14. Executing SHARE pass (SAT-based resource sharing).
Found 3 cells in module cmd_param_bram that may be considered for resource sharing.
  Analyzing resource sharing options for $memrd$\param_bram$cmd_param_bram.v:327$144 ($memrd):
    Found 1 activation_patterns using ctrl signal { $procmux$558_CMP $gt$cmd_param_bram.v:325$143_Y }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\num_cmd_params_bram$cmd_param_bram.v:315$141 ($memrd):
    Found 1 activation_patterns using ctrl signal { $procmux$562_CMP $eq$cmd_param_bram.v:309$140_Y \scl }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\cmd_bram$cmd_param_bram.v:249$130 ($memrd):
    Found 1 activation_patterns using ctrl signal { $procmux$524_CMP $lt$cmd_param_bram.v:247$129_Y }.
    No candidates found.

2.15. Executing TECHMAP pass (map to technology primitives).

2.15.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

2.15.2. Continuing TECHMAP pass.
Using template $paramod$77ad031fce233083715243f95e3cd2547d931e42\_90_lut_cmp_ for cells of type $eq.
No more expansions possible.
<suppressed ~296 debug messages>

2.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmd_param_bram.

2.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmd_param_bram..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

2.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module cmd_param_bram:
  creating $macc model for $add$cmd_param_bram.v:221$126 ($add).
  creating $macc model for $add$cmd_param_bram.v:250$131 ($add).
  creating $macc model for $add$cmd_param_bram.v:331$147 ($add).
  creating $macc model for $sub$cmd_param_bram.v:275$135 ($sub).
  creating $macc model for $sub$cmd_param_bram.v:315$142 ($sub).
  creating $macc model for $sub$cmd_param_bram.v:328$145 ($sub).
  creating $alu model for $macc $sub$cmd_param_bram.v:328$145.
  creating $alu model for $macc $sub$cmd_param_bram.v:315$142.
  creating $alu model for $macc $sub$cmd_param_bram.v:275$135.
  creating $alu model for $macc $add$cmd_param_bram.v:331$147.
  creating $alu model for $macc $add$cmd_param_bram.v:250$131.
  creating $alu model for $macc $add$cmd_param_bram.v:221$126.
  creating $alu model for $gt$cmd_param_bram.v:325$143 ($gt): new $alu
  creating $alu model for $lt$cmd_param_bram.v:219$125 ($lt): new $alu
  creating $alu model for $lt$cmd_param_bram.v:235$127 ($lt): new $alu
  creating $alu model for $lt$cmd_param_bram.v:247$129 ($lt): new $alu
  creating $alu cell for $lt$cmd_param_bram.v:247$129: $auto$alumacc.cc:474:replace_alu$706
  creating $alu cell for $lt$cmd_param_bram.v:235$127: $auto$alumacc.cc:474:replace_alu$717
  creating $alu cell for $lt$cmd_param_bram.v:219$125: $auto$alumacc.cc:474:replace_alu$722
  creating $alu cell for $gt$cmd_param_bram.v:325$143: $auto$alumacc.cc:474:replace_alu$733
  creating $alu cell for $add$cmd_param_bram.v:221$126: $auto$alumacc.cc:474:replace_alu$738
  creating $alu cell for $add$cmd_param_bram.v:250$131: $auto$alumacc.cc:474:replace_alu$741
  creating $alu cell for $add$cmd_param_bram.v:331$147: $auto$alumacc.cc:474:replace_alu$744
  creating $alu cell for $sub$cmd_param_bram.v:275$135: $auto$alumacc.cc:474:replace_alu$747
  creating $alu cell for $sub$cmd_param_bram.v:315$142: $auto$alumacc.cc:474:replace_alu$750
  creating $alu cell for $sub$cmd_param_bram.v:328$145: $auto$alumacc.cc:474:replace_alu$753
  created 10 $alu and 0 $macc cells.

2.19. Executing OPT pass (performing simple optimizations).

2.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmd_param_bram.
<suppressed ~12 debug messages>

2.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cmd_param_bram'.
Removed a total of 0 cells.

2.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cmd_param_bram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

2.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cmd_param_bram.
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$709: { $auto$alumacc.cc:490:replace_alu$707 [0] $auto$alumacc.cc:490:replace_alu$707 [1] $auto$alumacc.cc:490:replace_alu$707 [2] $auto$alumacc.cc:490:replace_alu$707 [3] $auto$alumacc.cc:490:replace_alu$707 [4] }
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$725: { $auto$alumacc.cc:490:replace_alu$723 [0] $auto$alumacc.cc:490:replace_alu$723 [1] $auto$alumacc.cc:490:replace_alu$723 [2] $auto$alumacc.cc:490:replace_alu$723 [3] $auto$alumacc.cc:490:replace_alu$723 [4] $auto$alumacc.cc:490:replace_alu$723 [5] $auto$alumacc.cc:490:replace_alu$723 [6] $auto$alumacc.cc:490:replace_alu$723 [7] $auto$alumacc.cc:490:replace_alu$723 [8] $auto$alumacc.cc:490:replace_alu$723 [9] $auto$alumacc.cc:490:replace_alu$723 [10] $auto$alumacc.cc:490:replace_alu$723 [11] $auto$alumacc.cc:490:replace_alu$723 [12] $auto$alumacc.cc:490:replace_alu$723 [13] $auto$alumacc.cc:490:replace_alu$723 [14] $auto$alumacc.cc:490:replace_alu$723 [15] }
  Optimizing cells in module \cmd_param_bram.
Performed a total of 2 changes.

2.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cmd_param_bram'.
Removed a total of 0 cells.

2.19.6. Executing OPT_RMDFF pass (remove dff with constant values).

2.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmd_param_bram..
Removed 4 unused cells and 8 unused wires.
<suppressed ~5 debug messages>

2.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmd_param_bram.

2.19.9. Rerunning OPT passes. (Maybe there is more to do..)

2.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cmd_param_bram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

2.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cmd_param_bram.
Performed a total of 0 changes.

2.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cmd_param_bram'.
Removed a total of 0 cells.

2.19.13. Executing OPT_RMDFF pass (remove dff with constant values).

2.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmd_param_bram..

2.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmd_param_bram.

2.19.16. Finished OPT passes. (There is nothing left to do.)

2.20. Executing FSM pass (extract and optimize FSM).

2.20.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking cmd_param_bram.state as FSM state register:
    Register has an initialization value.

2.20.2. Executing FSM_EXTRACT pass (extracting FSM from design).

2.20.3. Executing FSM_OPT pass (simple optimizations of FSMs).

2.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmd_param_bram..

2.20.5. Executing FSM_OPT pass (simple optimizations of FSMs).

2.20.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

2.20.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

2.20.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

2.21. Executing OPT pass (performing simple optimizations).

2.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmd_param_bram.

2.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cmd_param_bram'.
Removed a total of 0 cells.

2.21.3. Executing OPT_RMDFF pass (remove dff with constant values).

2.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmd_param_bram..

2.21.5. Finished fast OPT passes.

2.22. Executing MEMORY pass.

2.22.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$memrd$\cmd_bram$cmd_param_bram.v:249$130' in module `\cmd_param_bram': no (compatible) $dff found.
Checking cell `$memrd$\num_cmd_params_bram$cmd_param_bram.v:315$141' in module `\cmd_param_bram': no (compatible) $dff found.
Checking cell `$memrd$\param_bram$cmd_param_bram.v:327$144' in module `\cmd_param_bram': no (compatible) $dff found.

2.22.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmd_param_bram..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

2.22.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

2.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmd_param_bram..

2.22.5. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\cmd_bram' in module `\cmd_param_bram':
  $meminit$\cmd_bram$cmd_param_bram.v:62$148 ($meminit)
  $meminit$\cmd_bram$cmd_param_bram.v:63$149 ($meminit)
  $meminit$\cmd_bram$cmd_param_bram.v:64$150 ($meminit)
  $meminit$\cmd_bram$cmd_param_bram.v:65$151 ($meminit)
  $meminit$\cmd_bram$cmd_param_bram.v:66$152 ($meminit)
  $meminit$\cmd_bram$cmd_param_bram.v:67$153 ($meminit)
  $meminit$\cmd_bram$cmd_param_bram.v:68$154 ($meminit)
  $meminit$\cmd_bram$cmd_param_bram.v:69$155 ($meminit)
  $meminit$\cmd_bram$cmd_param_bram.v:70$156 ($meminit)
  $meminit$\cmd_bram$cmd_param_bram.v:71$157 ($meminit)
  $meminit$\cmd_bram$cmd_param_bram.v:72$158 ($meminit)
  $meminit$\cmd_bram$cmd_param_bram.v:73$159 ($meminit)
  $meminit$\cmd_bram$cmd_param_bram.v:74$160 ($meminit)
  $meminit$\cmd_bram$cmd_param_bram.v:75$161 ($meminit)
  $meminit$\cmd_bram$cmd_param_bram.v:76$162 ($meminit)
  $meminit$\cmd_bram$cmd_param_bram.v:77$163 ($meminit)
  $meminit$\cmd_bram$cmd_param_bram.v:78$164 ($meminit)
  $meminit$\cmd_bram$cmd_param_bram.v:79$165 ($meminit)
  $meminit$\cmd_bram$cmd_param_bram.v:80$166 ($meminit)
  $meminit$\cmd_bram$cmd_param_bram.v:81$167 ($meminit)
  $meminit$\cmd_bram$cmd_param_bram.v:82$168 ($meminit)
  $meminit$\cmd_bram$cmd_param_bram.v:83$169 ($meminit)
  $meminit$\cmd_bram$cmd_param_bram.v:84$170 ($meminit)
  $memrd$\cmd_bram$cmd_param_bram.v:249$130 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\num_cmd_params_bram' in module `\cmd_param_bram':
  $meminit$\num_cmd_params_bram$cmd_param_bram.v:86$171 ($meminit)
  $meminit$\num_cmd_params_bram$cmd_param_bram.v:87$172 ($meminit)
  $meminit$\num_cmd_params_bram$cmd_param_bram.v:88$173 ($meminit)
  $meminit$\num_cmd_params_bram$cmd_param_bram.v:89$174 ($meminit)
  $meminit$\num_cmd_params_bram$cmd_param_bram.v:90$175 ($meminit)
  $meminit$\num_cmd_params_bram$cmd_param_bram.v:91$176 ($meminit)
  $meminit$\num_cmd_params_bram$cmd_param_bram.v:92$177 ($meminit)
  $meminit$\num_cmd_params_bram$cmd_param_bram.v:93$178 ($meminit)
  $meminit$\num_cmd_params_bram$cmd_param_bram.v:94$179 ($meminit)
  $meminit$\num_cmd_params_bram$cmd_param_bram.v:95$180 ($meminit)
  $meminit$\num_cmd_params_bram$cmd_param_bram.v:96$181 ($meminit)
  $meminit$\num_cmd_params_bram$cmd_param_bram.v:97$182 ($meminit)
  $meminit$\num_cmd_params_bram$cmd_param_bram.v:98$183 ($meminit)
  $meminit$\num_cmd_params_bram$cmd_param_bram.v:99$184 ($meminit)
  $meminit$\num_cmd_params_bram$cmd_param_bram.v:100$185 ($meminit)
  $meminit$\num_cmd_params_bram$cmd_param_bram.v:101$186 ($meminit)
  $meminit$\num_cmd_params_bram$cmd_param_bram.v:102$187 ($meminit)
  $meminit$\num_cmd_params_bram$cmd_param_bram.v:103$188 ($meminit)
  $meminit$\num_cmd_params_bram$cmd_param_bram.v:104$189 ($meminit)
  $meminit$\num_cmd_params_bram$cmd_param_bram.v:105$190 ($meminit)
  $meminit$\num_cmd_params_bram$cmd_param_bram.v:106$191 ($meminit)
  $meminit$\num_cmd_params_bram$cmd_param_bram.v:107$192 ($meminit)
  $memrd$\num_cmd_params_bram$cmd_param_bram.v:315$141 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\param_bram' in module `\cmd_param_bram':
  $meminit$\param_bram$cmd_param_bram.v:110$193 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:111$194 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:112$195 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:113$196 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:114$197 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:115$198 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:116$199 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:117$200 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:118$201 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:119$202 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:120$203 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:121$204 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:122$205 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:123$206 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:124$207 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:125$208 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:126$209 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:127$210 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:128$211 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:129$212 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:130$213 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:131$214 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:132$215 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:133$216 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:134$217 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:135$218 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:136$219 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:137$220 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:138$221 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:139$222 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:140$223 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:141$224 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:142$225 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:143$226 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:144$227 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:145$228 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:146$229 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:147$230 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:148$231 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:149$232 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:150$233 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:151$234 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:152$235 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:153$236 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:154$237 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:155$238 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:156$239 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:157$240 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:158$241 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:159$242 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:160$243 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:161$244 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:162$245 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:163$246 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:164$247 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:165$248 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:166$249 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:167$250 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:168$251 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:169$252 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:170$253 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:171$254 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:172$255 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:173$256 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:174$257 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:175$258 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:176$259 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:177$260 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:178$261 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:179$262 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:180$263 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:181$264 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:182$265 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:183$266 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:184$267 ($meminit)
  $meminit$\param_bram$cmd_param_bram.v:185$268 ($meminit)
  $memrd$\param_bram$cmd_param_bram.v:327$144 ($memrd)

2.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmd_param_bram..

2.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing cmd_param_bram.cmd_bram:
  Properties: ports=1 bits=184 rports=1 wports=0 dbits=8 abits=5 words=23
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=233 dwaste=8 bwaste=3912 waste=3912 efficiency=4
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M0 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=489 dwaste=0 bwaste=3912 waste=3912 efficiency=4
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1001 dwaste=0 bwaste=4004 waste=4004 efficiency=2
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2025 dwaste=0 bwaste=4050 waste=4050 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  No acceptable bram resources found.
Processing cmd_param_bram.num_cmd_params_bram:
  Properties: ports=1 bits=176 rports=1 wports=0 dbits=8 abits=5 words=22
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=234 dwaste=8 bwaste=3920 waste=3920 efficiency=4
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M0 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=490 dwaste=0 bwaste=3920 waste=3920 efficiency=4
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1002 dwaste=0 bwaste=4008 waste=4008 efficiency=2
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2026 dwaste=0 bwaste=4052 waste=4052 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  No acceptable bram resources found.
Processing cmd_param_bram.param_bram:
  Properties: ports=1 bits=608 rports=1 wports=0 dbits=8 abits=7 words=76
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=180 dwaste=8 bwaste=3488 waste=3488 efficiency=14
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M0 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=436 dwaste=0 bwaste=3488 waste=3488 efficiency=14
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=948 dwaste=0 bwaste=3792 waste=3792 efficiency=7
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1972 dwaste=0 bwaste=3944 waste=3944 efficiency=3
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  No acceptable bram resources found.

2.25. Executing TECHMAP pass (map to technology primitives).

2.25.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

2.25.2. Continuing TECHMAP pass.
No more expansions possible.

2.26. Executing ICE40_BRAMINIT pass.

2.27. Executing OPT pass (performing simple optimizations).

2.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmd_param_bram.

2.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cmd_param_bram'.
Removed a total of 0 cells.

2.27.3. Executing OPT_RMDFF pass (remove dff with constant values).

2.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmd_param_bram..

2.27.5. Finished fast OPT passes.

2.28. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).
Mapping memory cell \cmd_bram in module \cmd_param_bram:
  created 23 $dff cells and 0 static cells of width 8.
  read interface: 0 $dff and 31 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory cell \num_cmd_params_bram in module \cmd_param_bram:
  created 22 $dff cells and 0 static cells of width 8.
  read interface: 0 $dff and 31 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory cell \param_bram in module \cmd_param_bram:
  created 76 $dff cells and 0 static cells of width 8.
  read interface: 0 $dff and 127 $mux cells.
  write interface: 0 write mux blocks.

2.29. Executing OPT pass (performing simple optimizations).

2.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmd_param_bram.
<suppressed ~145 debug messages>

2.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cmd_param_bram'.
Removed a total of 0 cells.

2.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cmd_param_bram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

2.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cmd_param_bram.
    Consolidated identical input bits for $mux cell $procmux$555:
      Old ports: A=4'1011, B=4'0100, Y=$auto$wreduce.cc:455:run$692 [3:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:455:run$692 [2] $auto$wreduce.cc:455:run$692 [0] }
      New connections: { $auto$wreduce.cc:455:run$692 [3] $auto$wreduce.cc:455:run$692 [1] } = { $auto$wreduce.cc:455:run$692 [0] $auto$wreduce.cc:455:run$692 [0] }
    Consolidated identical input bits for $mux cell $procmux$564:
      Old ports: A=4'1000, B=4'0110, Y=$auto$wreduce.cc:455:run$694 [3:0]
      New ports: A=2'10, B=2'01, Y={ $auto$wreduce.cc:455:run$694 [3] $auto$wreduce.cc:455:run$694 [1] }
      New connections: { $auto$wreduce.cc:455:run$694 [2] $auto$wreduce.cc:455:run$694 [0] } = { $auto$wreduce.cc:455:run$694 [1] 1'0 }
    Consolidated identical input bits for $mux cell $procmux$568:
      Old ports: A=4'0111, B=4'1000, Y=$auto$wreduce.cc:455:run$695 [3:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:455:run$695 [3] $auto$wreduce.cc:455:run$695 [0] }
      New connections: $auto$wreduce.cc:455:run$695 [2:1] = { $auto$wreduce.cc:455:run$695 [0] $auto$wreduce.cc:455:run$695 [0] }
    Consolidated identical input bits for $mux cell $procmux$572:
      Old ports: A=4'1000, B=4'0111, Y=$procmux$572_Y [3:0]
      New ports: A=2'10, B=2'01, Y={ $procmux$572_Y [3] $procmux$572_Y [0] }
      New connections: $procmux$572_Y [2:1] = { $procmux$572_Y [0] $procmux$572_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$585:
      Old ports: A=3'011, B=3'100, Y=$auto$wreduce.cc:455:run$697 [2:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:455:run$697 [2] $auto$wreduce.cc:455:run$697 [0] }
      New connections: $auto$wreduce.cc:455:run$697 [1] = $auto$wreduce.cc:455:run$697 [0]
    Consolidated identical input bits for $mux cell $procmux$625:
      Old ports: A={ 6'000000 $memrd$\num_cmd_params_bram$cmd_param_bram.v:315$141_DATA }, B=14'11001000000000, Y=$procmux$625_Y
      New ports: A={ 1'0 $memrd$\num_cmd_params_bram$cmd_param_bram.v:315$141_DATA }, B=9'100000000, Y={ $procmux$625_Y [9] $procmux$625_Y [7:0] }
      New connections: { $procmux$625_Y [13:10] $procmux$625_Y [8] } = { $procmux$625_Y [9] $procmux$625_Y [9] 3'000 }
  Optimizing cells in module \cmd_param_bram.
    Consolidated identical input bits for $mux cell $procmux$575:
      Old ports: A=$procmux$572_Y [3:0], B=4'1001, Y=$procmux$575_Y [3:0]
      New ports: A={ $procmux$572_Y [3] $procmux$572_Y [0] $procmux$572_Y [0] }, B=3'101, Y={ $procmux$575_Y [3] $procmux$575_Y [1:0] }
      New connections: $procmux$575_Y [2] = $procmux$575_Y [1]
  Optimizing cells in module \cmd_param_bram.
Performed a total of 7 changes.

2.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cmd_param_bram'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

2.29.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $memory\param_bram[75]$1192 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[74]$1190 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[73]$1188 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[72]$1186 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[71]$1184 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[70]$1182 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[69]$1180 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[68]$1178 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[67]$1176 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[66]$1174 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[65]$1172 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[64]$1170 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[63]$1168 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[62]$1166 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[61]$1164 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[60]$1162 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[59]$1160 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[58]$1158 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[57]$1156 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[56]$1154 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[55]$1152 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[54]$1150 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[53]$1148 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[52]$1146 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[51]$1144 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[50]$1142 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[49]$1140 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[48]$1138 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[47]$1136 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[46]$1134 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[45]$1132 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[44]$1130 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[43]$1128 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[42]$1126 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[41]$1124 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[40]$1122 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[39]$1120 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[38]$1118 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[37]$1116 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[36]$1114 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[35]$1112 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[34]$1110 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[33]$1108 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[32]$1106 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[31]$1104 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[30]$1102 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[29]$1100 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[28]$1098 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[27]$1096 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[26]$1094 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[25]$1092 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[24]$1090 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[23]$1088 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[22]$1086 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[21]$1084 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[20]$1082 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[19]$1080 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[18]$1078 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[17]$1076 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[16]$1074 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[15]$1072 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[14]$1070 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[13]$1068 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[12]$1066 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[11]$1064 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[10]$1062 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[9]$1060 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[8]$1058 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[7]$1056 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[6]$1054 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[5]$1052 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[4]$1050 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[3]$1048 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[2]$1046 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[1]$1044 ($dff) from module cmd_param_bram.
Removing $memory\param_bram[0]$1042 ($dff) from module cmd_param_bram.
Removing $memory\num_cmd_params_bram[21]$947 ($dff) from module cmd_param_bram.
Removing $memory\num_cmd_params_bram[20]$945 ($dff) from module cmd_param_bram.
Removing $memory\num_cmd_params_bram[19]$943 ($dff) from module cmd_param_bram.
Removing $memory\num_cmd_params_bram[18]$941 ($dff) from module cmd_param_bram.
Removing $memory\num_cmd_params_bram[17]$939 ($dff) from module cmd_param_bram.
Removing $memory\num_cmd_params_bram[16]$937 ($dff) from module cmd_param_bram.
Removing $memory\num_cmd_params_bram[15]$935 ($dff) from module cmd_param_bram.
Removing $memory\num_cmd_params_bram[14]$933 ($dff) from module cmd_param_bram.
Removing $memory\num_cmd_params_bram[13]$931 ($dff) from module cmd_param_bram.
Removing $memory\num_cmd_params_bram[12]$929 ($dff) from module cmd_param_bram.
Removing $memory\num_cmd_params_bram[11]$927 ($dff) from module cmd_param_bram.
Removing $memory\num_cmd_params_bram[10]$925 ($dff) from module cmd_param_bram.
Removing $memory\num_cmd_params_bram[9]$923 ($dff) from module cmd_param_bram.
Removing $memory\num_cmd_params_bram[8]$921 ($dff) from module cmd_param_bram.
Removing $memory\num_cmd_params_bram[7]$919 ($dff) from module cmd_param_bram.
Removing $memory\num_cmd_params_bram[6]$917 ($dff) from module cmd_param_bram.
Removing $memory\num_cmd_params_bram[5]$915 ($dff) from module cmd_param_bram.
Removing $memory\num_cmd_params_bram[4]$913 ($dff) from module cmd_param_bram.
Removing $memory\num_cmd_params_bram[3]$911 ($dff) from module cmd_param_bram.
Removing $memory\num_cmd_params_bram[2]$909 ($dff) from module cmd_param_bram.
Removing $memory\num_cmd_params_bram[1]$907 ($dff) from module cmd_param_bram.
Removing $memory\num_cmd_params_bram[0]$905 ($dff) from module cmd_param_bram.
Removing $memory\cmd_bram[22]$810 ($dff) from module cmd_param_bram.
Removing $memory\cmd_bram[21]$808 ($dff) from module cmd_param_bram.
Removing $memory\cmd_bram[20]$806 ($dff) from module cmd_param_bram.
Removing $memory\cmd_bram[19]$804 ($dff) from module cmd_param_bram.
Removing $memory\cmd_bram[18]$802 ($dff) from module cmd_param_bram.
Removing $memory\cmd_bram[17]$800 ($dff) from module cmd_param_bram.
Removing $memory\cmd_bram[16]$798 ($dff) from module cmd_param_bram.
Removing $memory\cmd_bram[15]$796 ($dff) from module cmd_param_bram.
Removing $memory\cmd_bram[14]$794 ($dff) from module cmd_param_bram.
Removing $memory\cmd_bram[13]$792 ($dff) from module cmd_param_bram.
Removing $memory\cmd_bram[12]$790 ($dff) from module cmd_param_bram.
Removing $memory\cmd_bram[11]$788 ($dff) from module cmd_param_bram.
Removing $memory\cmd_bram[10]$786 ($dff) from module cmd_param_bram.
Removing $memory\cmd_bram[9]$784 ($dff) from module cmd_param_bram.
Removing $memory\cmd_bram[8]$782 ($dff) from module cmd_param_bram.
Removing $memory\cmd_bram[7]$780 ($dff) from module cmd_param_bram.
Removing $memory\cmd_bram[6]$778 ($dff) from module cmd_param_bram.
Removing $memory\cmd_bram[5]$776 ($dff) from module cmd_param_bram.
Removing $memory\cmd_bram[4]$774 ($dff) from module cmd_param_bram.
Removing $memory\cmd_bram[3]$772 ($dff) from module cmd_param_bram.
Removing $memory\cmd_bram[2]$770 ($dff) from module cmd_param_bram.
Removing $memory\cmd_bram[1]$768 ($dff) from module cmd_param_bram.
Removing $memory\cmd_bram[0]$766 ($dff) from module cmd_param_bram.
Replaced 121 DFF cells.

2.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmd_param_bram..
Removed 0 unused cells and 378 unused wires.
<suppressed ~1 debug messages>

2.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmd_param_bram.
<suppressed ~7 debug messages>

2.29.9. Rerunning OPT passes. (Maybe there is more to do..)

2.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cmd_param_bram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

2.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cmd_param_bram.
    Consolidated identical input bits for $mux cell $memory\cmd_bram$rdmux[0][4][0]$857:
      Old ports: A=8'10110001, B=8'10110010, Y=$memory\cmd_bram$rdmux[0][3][0]$a$834
      New ports: A=2'01, B=2'10, Y=$memory\cmd_bram$rdmux[0][3][0]$a$834 [1:0]
      New connections: $memory\cmd_bram$rdmux[0][3][0]$a$834 [7:2] = 6'101100
    Consolidated identical input bits for $mux cell $memory\cmd_bram$rdmux[0][4][10]$887:
      Old ports: A=8'00101010, B=8'00101011, Y=$memory\cmd_bram$rdmux[0][3][5]$a$849
      New ports: A=1'0, B=1'1, Y=$memory\cmd_bram$rdmux[0][3][5]$a$849 [0]
      New connections: $memory\cmd_bram$rdmux[0][3][5]$a$849 [7:1] = 7'0010101
    Consolidated identical input bits for $mux cell $memory\cmd_bram$rdmux[0][4][11]$890:
      Old ports: A=8'00101100, B=8'xxxxxxxx, Y=$memory\cmd_bram$rdmux[0][3][5]$b$850
      New ports: A=2'10, B=2'xx, Y={ $memory\cmd_bram$rdmux[0][3][5]$b$850 [2] $memory\cmd_bram$rdmux[0][3][5]$b$850 [0] }
      New connections: { $memory\cmd_bram$rdmux[0][3][5]$b$850 [7:3] $memory\cmd_bram$rdmux[0][3][5]$b$850 [1] } = { $memory\cmd_bram$rdmux[0][3][5]$b$850 [0] $memory\cmd_bram$rdmux[0][3][5]$b$850 [0] $memory\cmd_bram$rdmux[0][3][5]$b$850 [2] $memory\cmd_bram$rdmux[0][3][5]$b$850 [0] $memory\cmd_bram$rdmux[0][3][5]$b$850 [2] $memory\cmd_bram$rdmux[0][3][5]$b$850 [0] }
    Consolidated identical input bits for $mux cell $memory\cmd_bram$rdmux[0][4][1]$860:
      Old ports: A=8'10110011, B=8'10110100, Y=$memory\cmd_bram$rdmux[0][3][0]$b$835
      New ports: A=2'01, B=2'10, Y={ $memory\cmd_bram$rdmux[0][3][0]$b$835 [2] $memory\cmd_bram$rdmux[0][3][0]$b$835 [0] }
      New connections: { $memory\cmd_bram$rdmux[0][3][0]$b$835 [7:3] $memory\cmd_bram$rdmux[0][3][0]$b$835 [1] } = { 5'10110 $memory\cmd_bram$rdmux[0][3][0]$b$835 [0] }
    Consolidated identical input bits for $mux cell $memory\cmd_bram$rdmux[0][4][2]$863:
      Old ports: A=8'11000000, B=8'11000001, Y=$memory\cmd_bram$rdmux[0][3][1]$a$837
      New ports: A=1'0, B=1'1, Y=$memory\cmd_bram$rdmux[0][3][1]$a$837 [0]
      New connections: $memory\cmd_bram$rdmux[0][3][1]$a$837 [7:1] = 7'1100000
    Consolidated identical input bits for $mux cell $memory\cmd_bram$rdmux[0][4][3]$866:
      Old ports: A=8'11000010, B=8'11000011, Y=$memory\cmd_bram$rdmux[0][3][1]$b$838
      New ports: A=1'0, B=1'1, Y=$memory\cmd_bram$rdmux[0][3][1]$b$838 [0]
      New connections: $memory\cmd_bram$rdmux[0][3][1]$b$838 [7:1] = 7'1100001
    Consolidated identical input bits for $mux cell $memory\cmd_bram$rdmux[0][4][4]$869:
      Old ports: A=8'11000100, B=8'11000101, Y=$memory\cmd_bram$rdmux[0][3][2]$a$840
      New ports: A=1'0, B=1'1, Y=$memory\cmd_bram$rdmux[0][3][2]$a$840 [0]
      New connections: $memory\cmd_bram$rdmux[0][3][2]$a$840 [7:1] = 7'1100010
    Consolidated identical input bits for $mux cell $memory\cmd_bram$rdmux[0][4][5]$872:
      Old ports: A=8'11100000, B=8'11100001, Y=$memory\cmd_bram$rdmux[0][3][2]$b$841
      New ports: A=1'0, B=1'1, Y=$memory\cmd_bram$rdmux[0][3][2]$b$841 [0]
      New connections: $memory\cmd_bram$rdmux[0][3][2]$b$841 [7:1] = 7'1110000
    Consolidated identical input bits for $mux cell $memory\cmd_bram$rdmux[0][4][6]$875:
      Old ports: A=8'11111100, B=8'00111010, Y=$memory\cmd_bram$rdmux[0][3][3]$a$843
      New ports: A=2'10, B=2'01, Y=$memory\cmd_bram$rdmux[0][3][3]$a$843 [2:1]
      New connections: { $memory\cmd_bram$rdmux[0][3][3]$a$843 [7:3] $memory\cmd_bram$rdmux[0][3][3]$a$843 [0] } = { $memory\cmd_bram$rdmux[0][3][3]$a$843 [2] $memory\cmd_bram$rdmux[0][3][3]$a$843 [2] 4'1110 }
    Consolidated identical input bits for $mux cell $memory\cmd_bram$rdmux[0][4][7]$878:
      Old ports: A=8'00110110, B=8'00100001, Y=$memory\cmd_bram$rdmux[0][3][3]$b$844
      New ports: A=2'10, B=2'01, Y=$memory\cmd_bram$rdmux[0][3][3]$b$844 [1:0]
      New connections: $memory\cmd_bram$rdmux[0][3][3]$b$844 [7:2] = { 3'001 $memory\cmd_bram$rdmux[0][3][3]$b$844 [1] 1'0 $memory\cmd_bram$rdmux[0][3][3]$b$844 [1] }
    Consolidated identical input bits for $mux cell $memory\cmd_bram$rdmux[0][4][8]$881:
      Old ports: A=8'00101001, B=8'00101010, Y=$memory\cmd_bram$rdmux[0][3][4]$a$846
      New ports: A=2'01, B=2'10, Y=$memory\cmd_bram$rdmux[0][3][4]$a$846 [1:0]
      New connections: $memory\cmd_bram$rdmux[0][3][4]$a$846 [7:2] = 6'001010
    Consolidated identical input bits for $mux cell $memory\cmd_bram$rdmux[0][4][9]$884:
      Old ports: A=8'00101011, B=8'00101100, Y=$memory\cmd_bram$rdmux[0][3][4]$b$847
      New ports: A=2'01, B=2'10, Y={ $memory\cmd_bram$rdmux[0][3][4]$b$847 [2] $memory\cmd_bram$rdmux[0][3][4]$b$847 [0] }
      New connections: { $memory\cmd_bram$rdmux[0][3][4]$b$847 [7:3] $memory\cmd_bram$rdmux[0][3][4]$b$847 [1] } = { 5'00101 $memory\cmd_bram$rdmux[0][3][4]$b$847 [0] }
    Consolidated identical input bits for $mux cell $memory\num_cmd_params_bram$rdmux[0][3][5]$985:
      Old ports: A=$memory\num_cmd_params_bram$rdmux[0][3][5]$a$986, B=8'xxxxxxxx, Y=$memory\num_cmd_params_bram$rdmux[0][2][2]$b$966
      New ports: A=2'10, B=2'xx, Y={ $memory\num_cmd_params_bram$rdmux[0][2][2]$b$966 [2] $memory\num_cmd_params_bram$rdmux[0][2][2]$b$966 [0] }
      New connections: { $memory\num_cmd_params_bram$rdmux[0][2][2]$b$966 [7:3] $memory\num_cmd_params_bram$rdmux[0][2][2]$b$966 [1] } = { $memory\num_cmd_params_bram$rdmux[0][2][2]$b$966 [0] $memory\num_cmd_params_bram$rdmux[0][2][2]$b$966 [0] $memory\num_cmd_params_bram$rdmux[0][2][2]$b$966 [0] $memory\num_cmd_params_bram$rdmux[0][2][2]$b$966 [0] $memory\num_cmd_params_bram$rdmux[0][2][2]$b$966 [0] $memory\num_cmd_params_bram$rdmux[0][2][2]$b$966 [0] }
    Consolidated identical input bits for $mux cell $memory\num_cmd_params_bram$rdmux[0][4][1]$997:
      Old ports: A=8'00000110, B=8'00000001, Y=$memory\num_cmd_params_bram$rdmux[0][3][0]$b$972
      New ports: A=2'10, B=2'01, Y=$memory\num_cmd_params_bram$rdmux[0][3][0]$b$972 [1:0]
      New connections: $memory\num_cmd_params_bram$rdmux[0][3][0]$b$972 [7:2] = { 5'00000 $memory\num_cmd_params_bram$rdmux[0][3][0]$b$972 [1] }
    Consolidated identical input bits for $mux cell $memory\num_cmd_params_bram$rdmux[0][4][2]$1000:
      Old ports: A=8'00000011, B=8'00000001, Y=$memory\num_cmd_params_bram$rdmux[0][3][1]$a$974
      New ports: A=1'1, B=1'0, Y=$memory\num_cmd_params_bram$rdmux[0][3][1]$a$974 [1]
      New connections: { $memory\num_cmd_params_bram$rdmux[0][3][1]$a$974 [7:2] $memory\num_cmd_params_bram$rdmux[0][3][1]$a$974 [0] } = 7'0000001
    Consolidated identical input bits for $mux cell $memory\num_cmd_params_bram$rdmux[0][4][4]$1006:
      Old ports: A=8'00000010, B=8'00000001, Y=$memory\num_cmd_params_bram$rdmux[0][3][2]$a$977
      New ports: A=2'10, B=2'01, Y=$memory\num_cmd_params_bram$rdmux[0][3][2]$a$977 [1:0]
      New connections: $memory\num_cmd_params_bram$rdmux[0][3][2]$a$977 [7:2] = 6'000000
    Consolidated identical input bits for $mux cell $memory\num_cmd_params_bram$rdmux[0][4][7]$1015:
      Old ports: A=8'00000001, B=8'00000000, Y=$memory\num_cmd_params_bram$rdmux[0][3][3]$b$981
      New ports: A=1'1, B=1'0, Y=$memory\num_cmd_params_bram$rdmux[0][3][3]$b$981 [0]
      New connections: $memory\num_cmd_params_bram$rdmux[0][3][3]$b$981 [7:1] = 7'0000000
    Consolidated identical input bits for $mux cell $memory\num_cmd_params_bram$rdmux[0][4][8]$1018:
      Old ports: A=8'00000000, B=8'00000100, Y=$memory\num_cmd_params_bram$rdmux[0][3][4]$a$983
      New ports: A=1'0, B=1'1, Y=$memory\num_cmd_params_bram$rdmux[0][3][4]$a$983 [2]
      New connections: { $memory\num_cmd_params_bram$rdmux[0][3][4]$a$983 [7:3] $memory\num_cmd_params_bram$rdmux[0][3][4]$a$983 [1:0] } = 7'0000000
    Consolidated identical input bits for $mux cell $memory\num_cmd_params_bram$rdmux[0][4][9]$1021:
      Old ports: A=8'00000100, B=8'00000000, Y=$memory\num_cmd_params_bram$rdmux[0][3][4]$b$984
      New ports: A=1'1, B=1'0, Y=$memory\num_cmd_params_bram$rdmux[0][3][4]$b$984 [2]
      New connections: { $memory\num_cmd_params_bram$rdmux[0][3][4]$b$984 [7:3] $memory\num_cmd_params_bram$rdmux[0][3][4]$b$984 [1:0] } = 7'0000000
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][0]$1383:
      Old ports: A=8'00000101, B=8'00111100, Y=$memory\param_bram$rdmux[0][5][0]$a$1288
      New ports: A=2'01, B=2'10, Y={ $memory\param_bram$rdmux[0][5][0]$a$1288 [3] $memory\param_bram$rdmux[0][5][0]$a$1288 [0] }
      New connections: { $memory\param_bram$rdmux[0][5][0]$a$1288 [7:4] $memory\param_bram$rdmux[0][5][0]$a$1288 [2:1] } = { 2'00 $memory\param_bram$rdmux[0][5][0]$a$1288 [3] $memory\param_bram$rdmux[0][5][0]$a$1288 [3] 2'10 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][10]$1413:
      Old ports: A=8'01101010, B=8'10001101, Y=$memory\param_bram$rdmux[0][5][5]$a$1303
      New ports: A=2'10, B=2'01, Y=$memory\param_bram$rdmux[0][5][5]$a$1303 [1:0]
      New connections: $memory\param_bram$rdmux[0][5][5]$a$1303 [7:2] = { $memory\param_bram$rdmux[0][5][5]$a$1303 [0] $memory\param_bram$rdmux[0][5][5]$a$1303 [1] $memory\param_bram$rdmux[0][5][5]$a$1303 [1] 2'01 $memory\param_bram$rdmux[0][5][5]$a$1303 [0] }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][11]$1416:
      Old ports: A=8'11101110, B=8'00001111, Y=$memory\param_bram$rdmux[0][5][5]$b$1304
      New ports: A=2'10, B=2'01, Y={ $memory\param_bram$rdmux[0][5][5]$b$1304 [5] $memory\param_bram$rdmux[0][5][5]$b$1304 [0] }
      New connections: { $memory\param_bram$rdmux[0][5][5]$b$1304 [7:6] $memory\param_bram$rdmux[0][5][5]$b$1304 [4:1] } = { $memory\param_bram$rdmux[0][5][5]$b$1304 [5] $memory\param_bram$rdmux[0][5][5]$b$1304 [5] 4'0111 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][12]$1419:
      Old ports: A=8'00000111, B=8'00001110, Y=$memory\param_bram$rdmux[0][5][6]$a$1306
      New ports: A=2'01, B=2'10, Y={ $memory\param_bram$rdmux[0][5][6]$a$1306 [3] $memory\param_bram$rdmux[0][5][6]$a$1306 [0] }
      New connections: { $memory\param_bram$rdmux[0][5][6]$a$1306 [7:4] $memory\param_bram$rdmux[0][5][6]$a$1306 [2:1] } = 6'000011
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][13]$1422:
      Old ports: A=8'00001000, B=8'00000111, Y=$memory\param_bram$rdmux[0][5][6]$b$1307
      New ports: A=2'10, B=2'01, Y={ $memory\param_bram$rdmux[0][5][6]$b$1307 [3] $memory\param_bram$rdmux[0][5][6]$b$1307 [0] }
      New connections: { $memory\param_bram$rdmux[0][5][6]$b$1307 [7:4] $memory\param_bram$rdmux[0][5][6]$b$1307 [2:1] } = { 4'0000 $memory\param_bram$rdmux[0][5][6]$b$1307 [0] $memory\param_bram$rdmux[0][5][6]$b$1307 [0] }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][14]$1425:
      Old ports: A=8'00010000, B=8'00000111, Y=$memory\param_bram$rdmux[0][5][7]$a$1309
      New ports: A=2'10, B=2'01, Y={ $memory\param_bram$rdmux[0][5][7]$a$1309 [4] $memory\param_bram$rdmux[0][5][7]$a$1309 [0] }
      New connections: { $memory\param_bram$rdmux[0][5][7]$a$1309 [7:5] $memory\param_bram$rdmux[0][5][7]$a$1309 [3:1] } = { 4'0000 $memory\param_bram$rdmux[0][5][7]$a$1309 [0] $memory\param_bram$rdmux[0][5][7]$a$1309 [0] }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][15]$1428:
      Old ports: A=8'00000010, B=8'00000111, Y=$memory\param_bram$rdmux[0][5][7]$b$1310
      New ports: A=1'0, B=1'1, Y=$memory\param_bram$rdmux[0][5][7]$b$1310 [0]
      New connections: $memory\param_bram$rdmux[0][5][7]$b$1310 [7:1] = { 5'00000 $memory\param_bram$rdmux[0][5][7]$b$1310 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][16]$1431:
      Old ports: A=8'00001001, B=8'00001111, Y=$memory\param_bram$rdmux[0][5][8]$a$1312
      New ports: A=1'0, B=1'1, Y=$memory\param_bram$rdmux[0][5][8]$a$1312 [1]
      New connections: { $memory\param_bram$rdmux[0][5][8]$a$1312 [7:2] $memory\param_bram$rdmux[0][5][8]$a$1312 [0] } = { 5'00001 $memory\param_bram$rdmux[0][5][8]$a$1312 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][17]$1434:
      Old ports: A=8'00100101, B=8'00110110, Y=$memory\param_bram$rdmux[0][5][8]$b$1313
      New ports: A=2'01, B=2'10, Y=$memory\param_bram$rdmux[0][5][8]$b$1313 [1:0]
      New connections: $memory\param_bram$rdmux[0][5][8]$b$1313 [7:2] = { 3'001 $memory\param_bram$rdmux[0][5][8]$b$1313 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][18]$1437:
      Old ports: A=8'00000000, B=8'00001000, Y=$memory\param_bram$rdmux[0][5][9]$a$1315
      New ports: A=1'0, B=1'1, Y=$memory\param_bram$rdmux[0][5][9]$a$1315 [3]
      New connections: { $memory\param_bram$rdmux[0][5][9]$a$1315 [7:4] $memory\param_bram$rdmux[0][5][9]$a$1315 [2:0] } = 7'0000000
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][19]$1440:
      Old ports: A=8'00000100, B=8'00010000, Y=$memory\param_bram$rdmux[0][5][9]$b$1316
      New ports: A=2'01, B=2'10, Y={ $memory\param_bram$rdmux[0][5][9]$b$1316 [4] $memory\param_bram$rdmux[0][5][9]$b$1316 [2] }
      New connections: { $memory\param_bram$rdmux[0][5][9]$b$1316 [7:5] $memory\param_bram$rdmux[0][5][9]$b$1316 [3] $memory\param_bram$rdmux[0][5][9]$b$1316 [1:0] } = 6'000000
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][1]$1386:
      Old ports: A=8'00111100, B=8'00000101, Y=$memory\param_bram$rdmux[0][5][0]$b$1289
      New ports: A=2'10, B=2'01, Y={ $memory\param_bram$rdmux[0][5][0]$b$1289 [3] $memory\param_bram$rdmux[0][5][0]$b$1289 [0] }
      New connections: { $memory\param_bram$rdmux[0][5][0]$b$1289 [7:4] $memory\param_bram$rdmux[0][5][0]$b$1289 [2:1] } = { 2'00 $memory\param_bram$rdmux[0][5][0]$b$1289 [3] $memory\param_bram$rdmux[0][5][0]$b$1289 [3] 2'10 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][20]$1443:
      Old ports: A=8'00001010, B=8'00001101, Y=$memory\param_bram$rdmux[0][5][10]$a$1318
      New ports: A=2'10, B=2'01, Y=$memory\param_bram$rdmux[0][5][10]$a$1318 [1:0]
      New connections: $memory\param_bram$rdmux[0][5][10]$a$1318 [7:2] = { 5'00001 $memory\param_bram$rdmux[0][5][10]$a$1318 [0] }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][21]$1446:
      Old ports: A=8'00001000, B=8'00000111, Y=$memory\param_bram$rdmux[0][5][10]$b$1319
      New ports: A=2'10, B=2'01, Y={ $memory\param_bram$rdmux[0][5][10]$b$1319 [3] $memory\param_bram$rdmux[0][5][10]$b$1319 [0] }
      New connections: { $memory\param_bram$rdmux[0][5][10]$b$1319 [7:4] $memory\param_bram$rdmux[0][5][10]$b$1319 [2:1] } = { 4'0000 $memory\param_bram$rdmux[0][5][10]$b$1319 [0] $memory\param_bram$rdmux[0][5][10]$b$1319 [0] }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][22]$1449:
      Old ports: A=8'00001111, B=8'00000111, Y=$memory\param_bram$rdmux[0][5][11]$a$1321
      New ports: A=1'1, B=1'0, Y=$memory\param_bram$rdmux[0][5][11]$a$1321 [3]
      New connections: { $memory\param_bram$rdmux[0][5][11]$a$1321 [7:4] $memory\param_bram$rdmux[0][5][11]$a$1321 [2:0] } = 7'0000111
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][23]$1452:
      Old ports: A=8'00000010, B=8'00000111, Y=$memory\param_bram$rdmux[0][5][11]$b$1322
      New ports: A=1'0, B=1'1, Y=$memory\param_bram$rdmux[0][5][11]$b$1322 [0]
      New connections: $memory\param_bram$rdmux[0][5][11]$b$1322 [7:1] = { 5'00000 $memory\param_bram$rdmux[0][5][11]$b$1322 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][24]$1455:
      Old ports: A=8'00001001, B=8'00001111, Y=$memory\param_bram$rdmux[0][5][12]$a$1324
      New ports: A=1'0, B=1'1, Y=$memory\param_bram$rdmux[0][5][12]$a$1324 [1]
      New connections: { $memory\param_bram$rdmux[0][5][12]$a$1324 [7:2] $memory\param_bram$rdmux[0][5][12]$a$1324 [0] } = { 5'00001 $memory\param_bram$rdmux[0][5][12]$a$1324 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][25]$1458:
      Old ports: A=8'00100101, B=8'00110101, Y=$memory\param_bram$rdmux[0][5][12]$b$1325
      New ports: A=1'0, B=1'1, Y=$memory\param_bram$rdmux[0][5][12]$b$1325 [4]
      New connections: { $memory\param_bram$rdmux[0][5][12]$b$1325 [7:5] $memory\param_bram$rdmux[0][5][12]$b$1325 [3:0] } = 7'0010101
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][26]$1461:
      Old ports: A=8'00000000, B=8'00001001, Y=$memory\param_bram$rdmux[0][5][13]$a$1327
      New ports: A=1'0, B=1'1, Y=$memory\param_bram$rdmux[0][5][13]$a$1327 [0]
      New connections: $memory\param_bram$rdmux[0][5][13]$a$1327 [7:1] = { 4'0000 $memory\param_bram$rdmux[0][5][13]$a$1327 [0] 2'00 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][27]$1464:
      Old ports: A=8'00000100, B=8'00010000, Y=$memory\param_bram$rdmux[0][5][13]$b$1328
      New ports: A=2'01, B=2'10, Y={ $memory\param_bram$rdmux[0][5][13]$b$1328 [4] $memory\param_bram$rdmux[0][5][13]$b$1328 [2] }
      New connections: { $memory\param_bram$rdmux[0][5][13]$b$1328 [7:5] $memory\param_bram$rdmux[0][5][13]$b$1328 [3] $memory\param_bram$rdmux[0][5][13]$b$1328 [1:0] } = 6'000000
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][28]$1467:
      Old ports: A=8'10000000, B=8'00000101, Y=$memory\param_bram$rdmux[0][5][14]$a$1330
      New ports: A=2'10, B=2'01, Y={ $memory\param_bram$rdmux[0][5][14]$a$1330 [7] $memory\param_bram$rdmux[0][5][14]$a$1330 [0] }
      New connections: $memory\param_bram$rdmux[0][5][14]$a$1330 [6:1] = { 4'0000 $memory\param_bram$rdmux[0][5][14]$a$1330 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][29]$1470:
      Old ports: A=8'01111000, B=8'00000000, Y=$memory\param_bram$rdmux[0][5][14]$b$1331
      New ports: A=1'1, B=1'0, Y=$memory\param_bram$rdmux[0][5][14]$b$1331 [3]
      New connections: { $memory\param_bram$rdmux[0][5][14]$b$1331 [7:4] $memory\param_bram$rdmux[0][5][14]$b$1331 [2:0] } = { 1'0 $memory\param_bram$rdmux[0][5][14]$b$1331 [3] $memory\param_bram$rdmux[0][5][14]$b$1331 [3] $memory\param_bram$rdmux[0][5][14]$b$1331 [3] 3'000 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][30]$1473:
      Old ports: A=8'00011010, B=8'00000000, Y=$memory\param_bram$rdmux[0][5][15]$a$1333
      New ports: A=1'1, B=1'0, Y=$memory\param_bram$rdmux[0][5][15]$a$1333 [1]
      New connections: { $memory\param_bram$rdmux[0][5][15]$a$1333 [7:2] $memory\param_bram$rdmux[0][5][15]$a$1333 [0] } = { 3'000 $memory\param_bram$rdmux[0][5][15]$a$1333 [1] $memory\param_bram$rdmux[0][5][15]$a$1333 [1] 2'00 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][31]$1476:
      Old ports: A=8'01101001, B=8'00000000, Y=$memory\param_bram$rdmux[0][5][15]$b$1334
      New ports: A=1'1, B=1'0, Y=$memory\param_bram$rdmux[0][5][15]$b$1334 [0]
      New connections: $memory\param_bram$rdmux[0][5][15]$b$1334 [7:1] = { 1'0 $memory\param_bram$rdmux[0][5][15]$b$1334 [0] $memory\param_bram$rdmux[0][5][15]$b$1334 [0] 1'0 $memory\param_bram$rdmux[0][5][15]$b$1334 [0] 2'00 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][32]$1479:
      Old ports: A=8'00000001, B=8'00000000, Y=$memory\param_bram$rdmux[0][5][16]$a$1336
      New ports: A=1'1, B=1'0, Y=$memory\param_bram$rdmux[0][5][16]$a$1336 [0]
      New connections: $memory\param_bram$rdmux[0][5][16]$a$1336 [7:1] = 7'0000000
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][33]$1482:
      Old ports: A=8'10100000, B=8'00000000, Y=$memory\param_bram$rdmux[0][5][16]$b$1337
      New ports: A=1'1, B=1'0, Y=$memory\param_bram$rdmux[0][5][16]$b$1337 [5]
      New connections: { $memory\param_bram$rdmux[0][5][16]$b$1337 [7:6] $memory\param_bram$rdmux[0][5][16]$b$1337 [4:0] } = { $memory\param_bram$rdmux[0][5][16]$b$1337 [5] 6'000000 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][34]$1485:
      Old ports: A=8'00000001, B=8'00000000, Y=$memory\param_bram$rdmux[0][5][17]$a$1339
      New ports: A=1'1, B=1'0, Y=$memory\param_bram$rdmux[0][5][17]$a$1339 [0]
      New connections: $memory\param_bram$rdmux[0][5][17]$a$1339 [7:1] = 7'0000000
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][35]$1488:
      Old ports: A=8'10100000, B=8'00000000, Y=$memory\param_bram$rdmux[0][5][17]$b$1340
      New ports: A=1'1, B=1'0, Y=$memory\param_bram$rdmux[0][5][17]$b$1340 [5]
      New connections: { $memory\param_bram$rdmux[0][5][17]$b$1340 [7:6] $memory\param_bram$rdmux[0][5][17]$b$1340 [4:0] } = { $memory\param_bram$rdmux[0][5][17]$b$1340 [5] 6'000000 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][36]$1491:
      Old ports: A=8'00011010, B=8'00000000, Y=$memory\param_bram$rdmux[0][5][18]$a$1342
      New ports: A=1'1, B=1'0, Y=$memory\param_bram$rdmux[0][5][18]$a$1342 [1]
      New connections: { $memory\param_bram$rdmux[0][5][18]$a$1342 [7:2] $memory\param_bram$rdmux[0][5][18]$a$1342 [0] } = { 3'000 $memory\param_bram$rdmux[0][5][18]$a$1342 [1] $memory\param_bram$rdmux[0][5][18]$a$1342 [1] 2'00 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][37]$1494:
      Old ports: A=8'01101001, B=8'11111111, Y=$memory\param_bram$rdmux[0][5][18]$b$1343
      New ports: A=1'0, B=1'1, Y=$memory\param_bram$rdmux[0][5][18]$b$1343 [1]
      New connections: { $memory\param_bram$rdmux[0][5][18]$b$1343 [7:2] $memory\param_bram$rdmux[0][5][18]$b$1343 [0] } = { $memory\param_bram$rdmux[0][5][18]$b$1343 [1] 2'11 $memory\param_bram$rdmux[0][5][18]$b$1343 [1] 1'1 $memory\param_bram$rdmux[0][5][18]$b$1343 [1] 1'1 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][3]$1392:
      Old ports: A=8'00000101, B=8'00111100, Y=$memory\param_bram$rdmux[0][5][1]$b$1292
      New ports: A=2'01, B=2'10, Y={ $memory\param_bram$rdmux[0][5][1]$b$1292 [3] $memory\param_bram$rdmux[0][5][1]$b$1292 [0] }
      New connections: { $memory\param_bram$rdmux[0][5][1]$b$1292 [7:4] $memory\param_bram$rdmux[0][5][1]$b$1292 [2:1] } = { 2'00 $memory\param_bram$rdmux[0][5][1]$b$1292 [3] $memory\param_bram$rdmux[0][5][1]$b$1292 [3] 2'10 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][4]$1395:
      Old ports: A=8'00111100, B=8'00000101, Y=$memory\param_bram$rdmux[0][5][2]$a$1294
      New ports: A=2'10, B=2'01, Y={ $memory\param_bram$rdmux[0][5][2]$a$1294 [3] $memory\param_bram$rdmux[0][5][2]$a$1294 [0] }
      New connections: { $memory\param_bram$rdmux[0][5][2]$a$1294 [7:4] $memory\param_bram$rdmux[0][5][2]$a$1294 [2:1] } = { 2'00 $memory\param_bram$rdmux[0][5][2]$a$1294 [3] $memory\param_bram$rdmux[0][5][2]$a$1294 [3] 2'10 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][6]$1401:
      Old ports: A=8'00000011, B=8'10101011, Y=$memory\param_bram$rdmux[0][5][3]$a$1297
      New ports: A=1'0, B=1'1, Y=$memory\param_bram$rdmux[0][5][3]$a$1297 [3]
      New connections: { $memory\param_bram$rdmux[0][5][3]$a$1297 [7:4] $memory\param_bram$rdmux[0][5][3]$a$1297 [2:0] } = { $memory\param_bram$rdmux[0][5][3]$a$1297 [3] 1'0 $memory\param_bram$rdmux[0][5][3]$a$1297 [3] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][7]$1404:
      Old ports: A=8'00001011, B=8'00000100, Y=$memory\param_bram$rdmux[0][5][3]$b$1298
      New ports: A=2'01, B=2'10, Y={ $memory\param_bram$rdmux[0][5][3]$b$1298 [2] $memory\param_bram$rdmux[0][5][3]$b$1298 [0] }
      New connections: { $memory\param_bram$rdmux[0][5][3]$b$1298 [7:3] $memory\param_bram$rdmux[0][5][3]$b$1298 [1] } = { 4'0000 $memory\param_bram$rdmux[0][5][3]$b$1298 [0] $memory\param_bram$rdmux[0][5][3]$b$1298 [0] }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][8]$1407:
      Old ports: A=8'11000101, B=8'00001101, Y=$memory\param_bram$rdmux[0][5][4]$a$1300
      New ports: A=2'10, B=2'01, Y={ $memory\param_bram$rdmux[0][5][4]$a$1300 [6] $memory\param_bram$rdmux[0][5][4]$a$1300 [3] }
      New connections: { $memory\param_bram$rdmux[0][5][4]$a$1300 [7] $memory\param_bram$rdmux[0][5][4]$a$1300 [5:4] $memory\param_bram$rdmux[0][5][4]$a$1300 [2:0] } = { $memory\param_bram$rdmux[0][5][4]$a$1300 [6] 5'00101 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][6][9]$1410:
      Old ports: A=8'00000000, B=8'10001101, Y=$memory\param_bram$rdmux[0][5][4]$b$1301
      New ports: A=1'0, B=1'1, Y=$memory\param_bram$rdmux[0][5][4]$b$1301 [0]
      New connections: $memory\param_bram$rdmux[0][5][4]$b$1301 [7:1] = { $memory\param_bram$rdmux[0][5][4]$b$1301 [0] 3'000 $memory\param_bram$rdmux[0][5][4]$b$1301 [0] $memory\param_bram$rdmux[0][5][4]$b$1301 [0] 1'0 }
  Optimizing cells in module \cmd_param_bram.
    Consolidated identical input bits for $mux cell $memory\cmd_bram$rdmux[0][3][0]$833:
      Old ports: A=$memory\cmd_bram$rdmux[0][3][0]$a$834, B=$memory\cmd_bram$rdmux[0][3][0]$b$835, Y=$memory\cmd_bram$rdmux[0][2][0]$a$822
      New ports: A={ 1'0 $memory\cmd_bram$rdmux[0][3][0]$a$834 [1:0] }, B={ $memory\cmd_bram$rdmux[0][3][0]$b$835 [2] $memory\cmd_bram$rdmux[0][3][0]$b$835 [0] $memory\cmd_bram$rdmux[0][3][0]$b$835 [0] }, Y=$memory\cmd_bram$rdmux[0][2][0]$a$822 [2:0]
      New connections: $memory\cmd_bram$rdmux[0][2][0]$a$822 [7:3] = 5'10110
    Consolidated identical input bits for $mux cell $memory\cmd_bram$rdmux[0][3][1]$836:
      Old ports: A=$memory\cmd_bram$rdmux[0][3][1]$a$837, B=$memory\cmd_bram$rdmux[0][3][1]$b$838, Y=$memory\cmd_bram$rdmux[0][2][0]$b$823
      New ports: A={ 1'0 $memory\cmd_bram$rdmux[0][3][1]$a$837 [0] }, B={ 1'1 $memory\cmd_bram$rdmux[0][3][1]$b$838 [0] }, Y=$memory\cmd_bram$rdmux[0][2][0]$b$823 [1:0]
      New connections: $memory\cmd_bram$rdmux[0][2][0]$b$823 [7:2] = 6'110000
    Consolidated identical input bits for $mux cell $memory\cmd_bram$rdmux[0][3][2]$839:
      Old ports: A=$memory\cmd_bram$rdmux[0][3][2]$a$840, B=$memory\cmd_bram$rdmux[0][3][2]$b$841, Y=$memory\cmd_bram$rdmux[0][2][1]$a$825
      New ports: A={ 2'01 $memory\cmd_bram$rdmux[0][3][2]$a$840 [0] }, B={ 2'10 $memory\cmd_bram$rdmux[0][3][2]$b$841 [0] }, Y={ $memory\cmd_bram$rdmux[0][2][1]$a$825 [5] $memory\cmd_bram$rdmux[0][2][1]$a$825 [2] $memory\cmd_bram$rdmux[0][2][1]$a$825 [0] }
      New connections: { $memory\cmd_bram$rdmux[0][2][1]$a$825 [7:6] $memory\cmd_bram$rdmux[0][2][1]$a$825 [4:3] $memory\cmd_bram$rdmux[0][2][1]$a$825 [1] } = 5'11000
    Consolidated identical input bits for $mux cell $memory\cmd_bram$rdmux[0][3][3]$842:
      Old ports: A=$memory\cmd_bram$rdmux[0][3][3]$a$843, B=$memory\cmd_bram$rdmux[0][3][3]$b$844, Y=$memory\cmd_bram$rdmux[0][2][1]$b$826
      New ports: A={ $memory\cmd_bram$rdmux[0][3][3]$a$843 [2] 2'11 $memory\cmd_bram$rdmux[0][3][3]$a$843 [2:1] 1'0 }, B={ 1'0 $memory\cmd_bram$rdmux[0][3][3]$b$844 [1] 1'0 $memory\cmd_bram$rdmux[0][3][3]$b$844 [1] $memory\cmd_bram$rdmux[0][3][3]$b$844 [1:0] }, Y={ $memory\cmd_bram$rdmux[0][2][1]$b$826 [6] $memory\cmd_bram$rdmux[0][2][1]$b$826 [4:0] }
      New connections: { $memory\cmd_bram$rdmux[0][2][1]$b$826 [7] $memory\cmd_bram$rdmux[0][2][1]$b$826 [5] } = { $memory\cmd_bram$rdmux[0][2][1]$b$826 [6] 1'1 }
    Consolidated identical input bits for $mux cell $memory\cmd_bram$rdmux[0][3][4]$845:
      Old ports: A=$memory\cmd_bram$rdmux[0][3][4]$a$846, B=$memory\cmd_bram$rdmux[0][3][4]$b$847, Y=$memory\cmd_bram$rdmux[0][2][2]$a$828
      New ports: A={ 1'0 $memory\cmd_bram$rdmux[0][3][4]$a$846 [1:0] }, B={ $memory\cmd_bram$rdmux[0][3][4]$b$847 [2] $memory\cmd_bram$rdmux[0][3][4]$b$847 [0] $memory\cmd_bram$rdmux[0][3][4]$b$847 [0] }, Y=$memory\cmd_bram$rdmux[0][2][2]$a$828 [2:0]
      New connections: $memory\cmd_bram$rdmux[0][2][2]$a$828 [7:3] = 5'00101
    Consolidated identical input bits for $mux cell $memory\cmd_bram$rdmux[0][3][5]$848:
      Old ports: A=$memory\cmd_bram$rdmux[0][3][5]$a$849, B=$memory\cmd_bram$rdmux[0][3][5]$b$850, Y=$memory\cmd_bram$rdmux[0][2][2]$b$829
      New ports: A={ 4'0101 $memory\cmd_bram$rdmux[0][3][5]$a$849 [0] }, B={ $memory\cmd_bram$rdmux[0][3][5]$b$850 [0] $memory\cmd_bram$rdmux[0][3][5]$b$850 [2] $memory\cmd_bram$rdmux[0][3][5]$b$850 [2] $memory\cmd_bram$rdmux[0][3][5]$b$850 [0] $memory\cmd_bram$rdmux[0][3][5]$b$850 [0] }, Y=$memory\cmd_bram$rdmux[0][2][2]$b$829 [4:0]
      New connections: $memory\cmd_bram$rdmux[0][2][2]$b$829 [7:5] = { $memory\cmd_bram$rdmux[0][2][2]$b$829 [4] $memory\cmd_bram$rdmux[0][2][2]$b$829 [4:3] }
    Consolidated identical input bits for $mux cell $memory\num_cmd_params_bram$rdmux[0][3][0]$970:
      Old ports: A=$memory\num_cmd_params_bram$rdmux[0][3][0]$a$971, B=$memory\num_cmd_params_bram$rdmux[0][3][0]$b$972, Y=$memory\num_cmd_params_bram$rdmux[0][2][0]$a$959
      New ports: A=3'011, B={ $memory\num_cmd_params_bram$rdmux[0][3][0]$b$972 [1] $memory\num_cmd_params_bram$rdmux[0][3][0]$b$972 [1:0] }, Y=$memory\num_cmd_params_bram$rdmux[0][2][0]$a$959 [2:0]
      New connections: $memory\num_cmd_params_bram$rdmux[0][2][0]$a$959 [7:3] = 5'00000
    Consolidated identical input bits for $mux cell $memory\num_cmd_params_bram$rdmux[0][3][1]$973:
      Old ports: A=$memory\num_cmd_params_bram$rdmux[0][3][1]$a$974, B=8'00000010, Y=$memory\num_cmd_params_bram$rdmux[0][2][0]$b$960
      New ports: A={ $memory\num_cmd_params_bram$rdmux[0][3][1]$a$974 [1] 1'1 }, B=2'10, Y=$memory\num_cmd_params_bram$rdmux[0][2][0]$b$960 [1:0]
      New connections: $memory\num_cmd_params_bram$rdmux[0][2][0]$b$960 [7:2] = 6'000000
    Consolidated identical input bits for $mux cell $memory\num_cmd_params_bram$rdmux[0][3][2]$976:
      Old ports: A=$memory\num_cmd_params_bram$rdmux[0][3][2]$a$977, B=8'00010000, Y=$memory\num_cmd_params_bram$rdmux[0][2][1]$a$962
      New ports: A={ 1'0 $memory\num_cmd_params_bram$rdmux[0][3][2]$a$977 [1:0] }, B=3'100, Y={ $memory\num_cmd_params_bram$rdmux[0][2][1]$a$962 [4] $memory\num_cmd_params_bram$rdmux[0][2][1]$a$962 [1:0] }
      New connections: { $memory\num_cmd_params_bram$rdmux[0][2][1]$a$962 [7:5] $memory\num_cmd_params_bram$rdmux[0][2][1]$a$962 [3:2] } = 5'00000
    Consolidated identical input bits for $mux cell $memory\num_cmd_params_bram$rdmux[0][3][3]$979:
      Old ports: A=$memory\num_cmd_params_bram$rdmux[0][3][3]$a$980, B=$memory\num_cmd_params_bram$rdmux[0][3][3]$b$981, Y=$memory\num_cmd_params_bram$rdmux[0][2][1]$b$963
      New ports: A=1'1, B=$memory\num_cmd_params_bram$rdmux[0][3][3]$b$981 [0], Y=$memory\num_cmd_params_bram$rdmux[0][2][1]$b$963 [0]
      New connections: $memory\num_cmd_params_bram$rdmux[0][2][1]$b$963 [7:1] = 7'0000000
    Consolidated identical input bits for $mux cell $memory\num_cmd_params_bram$rdmux[0][3][4]$982:
      Old ports: A=$memory\num_cmd_params_bram$rdmux[0][3][4]$a$983, B=$memory\num_cmd_params_bram$rdmux[0][3][4]$b$984, Y=$memory\num_cmd_params_bram$rdmux[0][2][2]$a$965
      New ports: A=$memory\num_cmd_params_bram$rdmux[0][3][4]$a$983 [2], B=$memory\num_cmd_params_bram$rdmux[0][3][4]$b$984 [2], Y=$memory\num_cmd_params_bram$rdmux[0][2][2]$a$965 [2]
      New connections: { $memory\num_cmd_params_bram$rdmux[0][2][2]$a$965 [7:3] $memory\num_cmd_params_bram$rdmux[0][2][2]$a$965 [1:0] } = 7'0000000
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][5][0]$1287:
      Old ports: A=$memory\param_bram$rdmux[0][5][0]$a$1288, B=$memory\param_bram$rdmux[0][5][0]$b$1289, Y=$memory\param_bram$rdmux[0][4][0]$a$1240
      New ports: A={ $memory\param_bram$rdmux[0][5][0]$a$1288 [3] $memory\param_bram$rdmux[0][5][0]$a$1288 [0] }, B={ $memory\param_bram$rdmux[0][5][0]$b$1289 [3] $memory\param_bram$rdmux[0][5][0]$b$1289 [0] }, Y={ $memory\param_bram$rdmux[0][4][0]$a$1240 [3] $memory\param_bram$rdmux[0][4][0]$a$1240 [0] }
      New connections: { $memory\param_bram$rdmux[0][4][0]$a$1240 [7:4] $memory\param_bram$rdmux[0][4][0]$a$1240 [2:1] } = { 2'00 $memory\param_bram$rdmux[0][4][0]$a$1240 [3] $memory\param_bram$rdmux[0][4][0]$a$1240 [3] 2'10 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][5][10]$1317:
      Old ports: A=$memory\param_bram$rdmux[0][5][10]$a$1318, B=$memory\param_bram$rdmux[0][5][10]$b$1319, Y=$memory\param_bram$rdmux[0][4][5]$a$1255
      New ports: A={ 1'1 $memory\param_bram$rdmux[0][5][10]$a$1318 [1:0] }, B={ $memory\param_bram$rdmux[0][5][10]$b$1319 [3] $memory\param_bram$rdmux[0][5][10]$b$1319 [0] $memory\param_bram$rdmux[0][5][10]$b$1319 [0] }, Y={ $memory\param_bram$rdmux[0][4][5]$a$1255 [3] $memory\param_bram$rdmux[0][4][5]$a$1255 [1:0] }
      New connections: { $memory\param_bram$rdmux[0][4][5]$a$1255 [7:4] $memory\param_bram$rdmux[0][4][5]$a$1255 [2] } = { 4'0000 $memory\param_bram$rdmux[0][4][5]$a$1255 [0] }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][5][11]$1320:
      Old ports: A=$memory\param_bram$rdmux[0][5][11]$a$1321, B=$memory\param_bram$rdmux[0][5][11]$b$1322, Y=$memory\param_bram$rdmux[0][4][5]$b$1256
      New ports: A={ $memory\param_bram$rdmux[0][5][11]$a$1321 [3] 1'1 }, B={ 1'0 $memory\param_bram$rdmux[0][5][11]$b$1322 [0] }, Y={ $memory\param_bram$rdmux[0][4][5]$b$1256 [3] $memory\param_bram$rdmux[0][4][5]$b$1256 [0] }
      New connections: { $memory\param_bram$rdmux[0][4][5]$b$1256 [7:4] $memory\param_bram$rdmux[0][4][5]$b$1256 [2:1] } = { 4'0000 $memory\param_bram$rdmux[0][4][5]$b$1256 [0] 1'1 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][5][12]$1323:
      Old ports: A=$memory\param_bram$rdmux[0][5][12]$a$1324, B=$memory\param_bram$rdmux[0][5][12]$b$1325, Y=$memory\param_bram$rdmux[0][4][6]$a$1258
      New ports: A={ 3'001 $memory\param_bram$rdmux[0][5][12]$a$1324 [1] $memory\param_bram$rdmux[0][5][12]$a$1324 [1] }, B={ 1'1 $memory\param_bram$rdmux[0][5][12]$b$1325 [4] 3'010 }, Y=$memory\param_bram$rdmux[0][4][6]$a$1258 [5:1]
      New connections: { $memory\param_bram$rdmux[0][4][6]$a$1258 [7:6] $memory\param_bram$rdmux[0][4][6]$a$1258 [0] } = 3'001
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][5][13]$1326:
      Old ports: A=$memory\param_bram$rdmux[0][5][13]$a$1327, B=$memory\param_bram$rdmux[0][5][13]$b$1328, Y=$memory\param_bram$rdmux[0][4][6]$b$1259
      New ports: A={ 2'00 $memory\param_bram$rdmux[0][5][13]$a$1327 [0] }, B={ $memory\param_bram$rdmux[0][5][13]$b$1328 [4] $memory\param_bram$rdmux[0][5][13]$b$1328 [2] 1'0 }, Y={ $memory\param_bram$rdmux[0][4][6]$b$1259 [4] $memory\param_bram$rdmux[0][4][6]$b$1259 [2] $memory\param_bram$rdmux[0][4][6]$b$1259 [0] }
      New connections: { $memory\param_bram$rdmux[0][4][6]$b$1259 [7:5] $memory\param_bram$rdmux[0][4][6]$b$1259 [3] $memory\param_bram$rdmux[0][4][6]$b$1259 [1] } = { 3'000 $memory\param_bram$rdmux[0][4][6]$b$1259 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][5][14]$1329:
      Old ports: A=$memory\param_bram$rdmux[0][5][14]$a$1330, B=$memory\param_bram$rdmux[0][5][14]$b$1331, Y=$memory\param_bram$rdmux[0][4][7]$a$1261
      New ports: A={ $memory\param_bram$rdmux[0][5][14]$a$1330 [7] 1'0 $memory\param_bram$rdmux[0][5][14]$a$1330 [0] }, B={ 1'0 $memory\param_bram$rdmux[0][5][14]$b$1331 [3] 1'0 }, Y={ $memory\param_bram$rdmux[0][4][7]$a$1261 [7] $memory\param_bram$rdmux[0][4][7]$a$1261 [3] $memory\param_bram$rdmux[0][4][7]$a$1261 [0] }
      New connections: { $memory\param_bram$rdmux[0][4][7]$a$1261 [6:4] $memory\param_bram$rdmux[0][4][7]$a$1261 [2:1] } = { $memory\param_bram$rdmux[0][4][7]$a$1261 [3] $memory\param_bram$rdmux[0][4][7]$a$1261 [3] $memory\param_bram$rdmux[0][4][7]$a$1261 [3] $memory\param_bram$rdmux[0][4][7]$a$1261 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][5][15]$1332:
      Old ports: A=$memory\param_bram$rdmux[0][5][15]$a$1333, B=$memory\param_bram$rdmux[0][5][15]$b$1334, Y=$memory\param_bram$rdmux[0][4][7]$b$1262
      New ports: A={ $memory\param_bram$rdmux[0][5][15]$a$1333 [1] $memory\param_bram$rdmux[0][5][15]$a$1333 [1] 1'0 }, B={ $memory\param_bram$rdmux[0][5][15]$b$1334 [0] 1'0 $memory\param_bram$rdmux[0][5][15]$b$1334 [0] }, Y={ $memory\param_bram$rdmux[0][4][7]$b$1262 [3] $memory\param_bram$rdmux[0][4][7]$b$1262 [1:0] }
      New connections: { $memory\param_bram$rdmux[0][4][7]$b$1262 [7:4] $memory\param_bram$rdmux[0][4][7]$b$1262 [2] } = { 1'0 $memory\param_bram$rdmux[0][4][7]$b$1262 [0] $memory\param_bram$rdmux[0][4][7]$b$1262 [0] $memory\param_bram$rdmux[0][4][7]$b$1262 [1] 1'0 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][5][16]$1335:
      Old ports: A=$memory\param_bram$rdmux[0][5][16]$a$1336, B=$memory\param_bram$rdmux[0][5][16]$b$1337, Y=$memory\param_bram$rdmux[0][4][8]$a$1264
      New ports: A={ 1'0 $memory\param_bram$rdmux[0][5][16]$a$1336 [0] }, B={ $memory\param_bram$rdmux[0][5][16]$b$1337 [5] 1'0 }, Y={ $memory\param_bram$rdmux[0][4][8]$a$1264 [5] $memory\param_bram$rdmux[0][4][8]$a$1264 [0] }
      New connections: { $memory\param_bram$rdmux[0][4][8]$a$1264 [7:6] $memory\param_bram$rdmux[0][4][8]$a$1264 [4:1] } = { $memory\param_bram$rdmux[0][4][8]$a$1264 [5] 5'00000 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][5][17]$1338:
      Old ports: A=$memory\param_bram$rdmux[0][5][17]$a$1339, B=$memory\param_bram$rdmux[0][5][17]$b$1340, Y=$memory\param_bram$rdmux[0][4][8]$b$1265
      New ports: A={ 1'0 $memory\param_bram$rdmux[0][5][17]$a$1339 [0] }, B={ $memory\param_bram$rdmux[0][5][17]$b$1340 [5] 1'0 }, Y={ $memory\param_bram$rdmux[0][4][8]$b$1265 [5] $memory\param_bram$rdmux[0][4][8]$b$1265 [0] }
      New connections: { $memory\param_bram$rdmux[0][4][8]$b$1265 [7:6] $memory\param_bram$rdmux[0][4][8]$b$1265 [4:1] } = { $memory\param_bram$rdmux[0][4][8]$b$1265 [5] 5'00000 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][5][18]$1341:
      Old ports: A=$memory\param_bram$rdmux[0][5][18]$a$1342, B=$memory\param_bram$rdmux[0][5][18]$b$1343, Y=$memory\param_bram$rdmux[0][4][9]$a$1267
      New ports: A={ $memory\param_bram$rdmux[0][5][18]$a$1342 [1] 1'0 $memory\param_bram$rdmux[0][5][18]$a$1342 [1] 1'0 }, B={ 1'1 $memory\param_bram$rdmux[0][5][18]$b$1343 [1] $memory\param_bram$rdmux[0][5][18]$b$1343 [1] 1'1 }, Y=$memory\param_bram$rdmux[0][4][9]$a$1267 [3:0]
      New connections: $memory\param_bram$rdmux[0][4][9]$a$1267 [7:4] = { $memory\param_bram$rdmux[0][4][9]$a$1267 [2] $memory\param_bram$rdmux[0][4][9]$a$1267 [0] $memory\param_bram$rdmux[0][4][9]$a$1267 [0] $memory\param_bram$rdmux[0][4][9]$a$1267 [1] }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][5][1]$1290:
      Old ports: A=$memory\param_bram$rdmux[0][5][1]$a$1291, B=$memory\param_bram$rdmux[0][5][1]$b$1292, Y=$memory\param_bram$rdmux[0][4][0]$b$1241
      New ports: A=2'10, B={ $memory\param_bram$rdmux[0][5][1]$b$1292 [3] $memory\param_bram$rdmux[0][5][1]$b$1292 [0] }, Y={ $memory\param_bram$rdmux[0][4][0]$b$1241 [3] $memory\param_bram$rdmux[0][4][0]$b$1241 [0] }
      New connections: { $memory\param_bram$rdmux[0][4][0]$b$1241 [7:4] $memory\param_bram$rdmux[0][4][0]$b$1241 [2:1] } = { 2'00 $memory\param_bram$rdmux[0][4][0]$b$1241 [3] $memory\param_bram$rdmux[0][4][0]$b$1241 [3] 2'10 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][5][2]$1293:
      Old ports: A=$memory\param_bram$rdmux[0][5][2]$a$1294, B=8'00111100, Y=$memory\param_bram$rdmux[0][4][1]$a$1243
      New ports: A={ $memory\param_bram$rdmux[0][5][2]$a$1294 [3] $memory\param_bram$rdmux[0][5][2]$a$1294 [0] }, B=2'10, Y={ $memory\param_bram$rdmux[0][4][1]$a$1243 [3] $memory\param_bram$rdmux[0][4][1]$a$1243 [0] }
      New connections: { $memory\param_bram$rdmux[0][4][1]$a$1243 [7:4] $memory\param_bram$rdmux[0][4][1]$a$1243 [2:1] } = { 2'00 $memory\param_bram$rdmux[0][4][1]$a$1243 [3] $memory\param_bram$rdmux[0][4][1]$a$1243 [3] 2'10 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][5][3]$1296:
      Old ports: A=$memory\param_bram$rdmux[0][5][3]$a$1297, B=$memory\param_bram$rdmux[0][5][3]$b$1298, Y=$memory\param_bram$rdmux[0][4][1]$b$1244
      New ports: A={ $memory\param_bram$rdmux[0][5][3]$a$1297 [3] $memory\param_bram$rdmux[0][5][3]$a$1297 [3] 2'01 }, B={ 1'0 $memory\param_bram$rdmux[0][5][3]$b$1298 [0] $memory\param_bram$rdmux[0][5][3]$b$1298 [2] $memory\param_bram$rdmux[0][5][3]$b$1298 [0] }, Y={ $memory\param_bram$rdmux[0][4][1]$b$1244 [5] $memory\param_bram$rdmux[0][4][1]$b$1244 [3:2] $memory\param_bram$rdmux[0][4][1]$b$1244 [0] }
      New connections: { $memory\param_bram$rdmux[0][4][1]$b$1244 [7:6] $memory\param_bram$rdmux[0][4][1]$b$1244 [4] $memory\param_bram$rdmux[0][4][1]$b$1244 [1] } = { $memory\param_bram$rdmux[0][4][1]$b$1244 [5] 2'00 $memory\param_bram$rdmux[0][4][1]$b$1244 [0] }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][5][4]$1299:
      Old ports: A=$memory\param_bram$rdmux[0][5][4]$a$1300, B=$memory\param_bram$rdmux[0][5][4]$b$1301, Y=$memory\param_bram$rdmux[0][4][2]$a$1246
      New ports: A={ $memory\param_bram$rdmux[0][5][4]$a$1300 [6] $memory\param_bram$rdmux[0][5][4]$a$1300 [6] $memory\param_bram$rdmux[0][5][4]$a$1300 [3] 1'1 }, B={ $memory\param_bram$rdmux[0][5][4]$b$1301 [0] 1'0 $memory\param_bram$rdmux[0][5][4]$b$1301 [0] $memory\param_bram$rdmux[0][5][4]$b$1301 [0] }, Y={ $memory\param_bram$rdmux[0][4][2]$a$1246 [7:6] $memory\param_bram$rdmux[0][4][2]$a$1246 [3] $memory\param_bram$rdmux[0][4][2]$a$1246 [0] }
      New connections: { $memory\param_bram$rdmux[0][4][2]$a$1246 [5:4] $memory\param_bram$rdmux[0][4][2]$a$1246 [2:1] } = { 2'00 $memory\param_bram$rdmux[0][4][2]$a$1246 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][5][5]$1302:
      Old ports: A=$memory\param_bram$rdmux[0][5][5]$a$1303, B=$memory\param_bram$rdmux[0][5][5]$b$1304, Y=$memory\param_bram$rdmux[0][4][2]$b$1247
      New ports: A={ $memory\param_bram$rdmux[0][5][5]$a$1303 [0] $memory\param_bram$rdmux[0][5][5]$a$1303 [1:0] $memory\param_bram$rdmux[0][5][5]$a$1303 [1:0] }, B={ $memory\param_bram$rdmux[0][5][5]$b$1304 [5] $memory\param_bram$rdmux[0][5][5]$b$1304 [5] 2'11 $memory\param_bram$rdmux[0][5][5]$b$1304 [0] }, Y={ $memory\param_bram$rdmux[0][4][2]$b$1247 [7] $memory\param_bram$rdmux[0][4][2]$b$1247 [5] $memory\param_bram$rdmux[0][4][2]$b$1247 [2:0] }
      New connections: { $memory\param_bram$rdmux[0][4][2]$b$1247 [6] $memory\param_bram$rdmux[0][4][2]$b$1247 [4:3] } = { $memory\param_bram$rdmux[0][4][2]$b$1247 [5] 2'01 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][5][6]$1305:
      Old ports: A=$memory\param_bram$rdmux[0][5][6]$a$1306, B=$memory\param_bram$rdmux[0][5][6]$b$1307, Y=$memory\param_bram$rdmux[0][4][3]$a$1249
      New ports: A={ $memory\param_bram$rdmux[0][5][6]$a$1306 [3] 1'1 $memory\param_bram$rdmux[0][5][6]$a$1306 [0] }, B={ $memory\param_bram$rdmux[0][5][6]$b$1307 [3] $memory\param_bram$rdmux[0][5][6]$b$1307 [0] $memory\param_bram$rdmux[0][5][6]$b$1307 [0] }, Y={ $memory\param_bram$rdmux[0][4][3]$a$1249 [3] $memory\param_bram$rdmux[0][4][3]$a$1249 [1:0] }
      New connections: { $memory\param_bram$rdmux[0][4][3]$a$1249 [7:4] $memory\param_bram$rdmux[0][4][3]$a$1249 [2] } = { 4'0000 $memory\param_bram$rdmux[0][4][3]$a$1249 [1] }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][5][7]$1308:
      Old ports: A=$memory\param_bram$rdmux[0][5][7]$a$1309, B=$memory\param_bram$rdmux[0][5][7]$b$1310, Y=$memory\param_bram$rdmux[0][4][3]$b$1250
      New ports: A={ $memory\param_bram$rdmux[0][5][7]$a$1309 [4] $memory\param_bram$rdmux[0][5][7]$a$1309 [0] $memory\param_bram$rdmux[0][5][7]$a$1309 [0] }, B={ 2'01 $memory\param_bram$rdmux[0][5][7]$b$1310 [0] }, Y={ $memory\param_bram$rdmux[0][4][3]$b$1250 [4] $memory\param_bram$rdmux[0][4][3]$b$1250 [1:0] }
      New connections: { $memory\param_bram$rdmux[0][4][3]$b$1250 [7:5] $memory\param_bram$rdmux[0][4][3]$b$1250 [3:2] } = { 4'0000 $memory\param_bram$rdmux[0][4][3]$b$1250 [0] }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][5][8]$1311:
      Old ports: A=$memory\param_bram$rdmux[0][5][8]$a$1312, B=$memory\param_bram$rdmux[0][5][8]$b$1313, Y=$memory\param_bram$rdmux[0][4][4]$a$1252
      New ports: A={ 3'001 $memory\param_bram$rdmux[0][5][8]$a$1312 [1] $memory\param_bram$rdmux[0][5][8]$a$1312 [1] 1'1 }, B={ 1'1 $memory\param_bram$rdmux[0][5][8]$b$1313 [1] 2'01 $memory\param_bram$rdmux[0][5][8]$b$1313 [1:0] }, Y=$memory\param_bram$rdmux[0][4][4]$a$1252 [5:0]
      New connections: $memory\param_bram$rdmux[0][4][4]$a$1252 [7:6] = 2'00
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][5][9]$1314:
      Old ports: A=$memory\param_bram$rdmux[0][5][9]$a$1315, B=$memory\param_bram$rdmux[0][5][9]$b$1316, Y=$memory\param_bram$rdmux[0][4][4]$b$1253
      New ports: A={ 1'0 $memory\param_bram$rdmux[0][5][9]$a$1315 [3] 1'0 }, B={ $memory\param_bram$rdmux[0][5][9]$b$1316 [4] 1'0 $memory\param_bram$rdmux[0][5][9]$b$1316 [2] }, Y=$memory\param_bram$rdmux[0][4][4]$b$1253 [4:2]
      New connections: { $memory\param_bram$rdmux[0][4][4]$b$1253 [7:5] $memory\param_bram$rdmux[0][4][4]$b$1253 [1:0] } = 5'00000
  Optimizing cells in module \cmd_param_bram.
    Consolidated identical input bits for $mux cell $memory\cmd_bram$rdmux[0][2][0]$821:
      Old ports: A=$memory\cmd_bram$rdmux[0][2][0]$a$822, B=$memory\cmd_bram$rdmux[0][2][0]$b$823, Y=$memory\cmd_bram$rdmux[0][1][0]$a$816
      New ports: A={ 2'01 $memory\cmd_bram$rdmux[0][2][0]$a$822 [2:0] }, B={ 3'100 $memory\cmd_bram$rdmux[0][2][0]$b$823 [1:0] }, Y={ $memory\cmd_bram$rdmux[0][1][0]$a$816 [6] $memory\cmd_bram$rdmux[0][1][0]$a$816 [4] $memory\cmd_bram$rdmux[0][1][0]$a$816 [2:0] }
      New connections: { $memory\cmd_bram$rdmux[0][1][0]$a$816 [7] $memory\cmd_bram$rdmux[0][1][0]$a$816 [5] $memory\cmd_bram$rdmux[0][1][0]$a$816 [3] } = { 1'1 $memory\cmd_bram$rdmux[0][1][0]$a$816 [4] 1'0 }
    Consolidated identical input bits for $mux cell $memory\cmd_bram$rdmux[0][2][1]$824:
      Old ports: A=$memory\cmd_bram$rdmux[0][2][1]$a$825, B=$memory\cmd_bram$rdmux[0][2][1]$b$826, Y=$memory\cmd_bram$rdmux[0][1][0]$b$817
      New ports: A={ 1'1 $memory\cmd_bram$rdmux[0][2][1]$a$825 [5] 2'00 $memory\cmd_bram$rdmux[0][2][1]$a$825 [2] 1'0 $memory\cmd_bram$rdmux[0][2][1]$a$825 [0] }, B={ $memory\cmd_bram$rdmux[0][2][1]$b$826 [6] 1'1 $memory\cmd_bram$rdmux[0][2][1]$b$826 [4:0] }, Y=$memory\cmd_bram$rdmux[0][1][0]$b$817 [6:0]
      New connections: $memory\cmd_bram$rdmux[0][1][0]$b$817 [7] = $memory\cmd_bram$rdmux[0][1][0]$b$817 [6]
    Consolidated identical input bits for $mux cell $memory\cmd_bram$rdmux[0][2][2]$827:
      Old ports: A=$memory\cmd_bram$rdmux[0][2][2]$a$828, B=$memory\cmd_bram$rdmux[0][2][2]$b$829, Y=$memory\cmd_bram$rdmux[0][1][1]$a$819
      New ports: A={ 2'01 $memory\cmd_bram$rdmux[0][2][2]$a$828 [2:0] }, B=$memory\cmd_bram$rdmux[0][2][2]$b$829 [4:0], Y=$memory\cmd_bram$rdmux[0][1][1]$a$819 [4:0]
      New connections: $memory\cmd_bram$rdmux[0][1][1]$a$819 [7:5] = { $memory\cmd_bram$rdmux[0][1][1]$a$819 [4] $memory\cmd_bram$rdmux[0][1][1]$a$819 [4:3] }
    Consolidated identical input bits for $mux cell $memory\num_cmd_params_bram$rdmux[0][2][0]$958:
      Old ports: A=$memory\num_cmd_params_bram$rdmux[0][2][0]$a$959, B=$memory\num_cmd_params_bram$rdmux[0][2][0]$b$960, Y=$memory\num_cmd_params_bram$rdmux[0][1][0]$a$953
      New ports: A=$memory\num_cmd_params_bram$rdmux[0][2][0]$a$959 [2:0], B={ 1'0 $memory\num_cmd_params_bram$rdmux[0][2][0]$b$960 [1:0] }, Y=$memory\num_cmd_params_bram$rdmux[0][1][0]$a$953 [2:0]
      New connections: $memory\num_cmd_params_bram$rdmux[0][1][0]$a$953 [7:3] = 5'00000
    Consolidated identical input bits for $mux cell $memory\num_cmd_params_bram$rdmux[0][2][1]$961:
      Old ports: A=$memory\num_cmd_params_bram$rdmux[0][2][1]$a$962, B=$memory\num_cmd_params_bram$rdmux[0][2][1]$b$963, Y=$memory\num_cmd_params_bram$rdmux[0][1][0]$b$954
      New ports: A={ $memory\num_cmd_params_bram$rdmux[0][2][1]$a$962 [4] $memory\num_cmd_params_bram$rdmux[0][2][1]$a$962 [1:0] }, B={ 2'00 $memory\num_cmd_params_bram$rdmux[0][2][1]$b$963 [0] }, Y={ $memory\num_cmd_params_bram$rdmux[0][1][0]$b$954 [4] $memory\num_cmd_params_bram$rdmux[0][1][0]$b$954 [1:0] }
      New connections: { $memory\num_cmd_params_bram$rdmux[0][1][0]$b$954 [7:5] $memory\num_cmd_params_bram$rdmux[0][1][0]$b$954 [3:2] } = 5'00000
    Consolidated identical input bits for $mux cell $memory\num_cmd_params_bram$rdmux[0][2][2]$964:
      Old ports: A=$memory\num_cmd_params_bram$rdmux[0][2][2]$a$965, B={ $memory\num_cmd_params_bram$rdmux[0][2][2]$b$966 [0] $memory\num_cmd_params_bram$rdmux[0][2][2]$b$966 [0] $memory\num_cmd_params_bram$rdmux[0][2][2]$b$966 [0] $memory\num_cmd_params_bram$rdmux[0][2][2]$b$966 [0] $memory\num_cmd_params_bram$rdmux[0][2][2]$b$966 [0] $memory\num_cmd_params_bram$rdmux[0][2][2]$b$966 [2] $memory\num_cmd_params_bram$rdmux[0][2][2]$b$966 [0] $memory\num_cmd_params_bram$rdmux[0][2][2]$b$966 [0] }, Y=$memory\num_cmd_params_bram$rdmux[0][1][1]$a$956
      New ports: A={ $memory\num_cmd_params_bram$rdmux[0][2][2]$a$965 [2] 1'0 }, B={ $memory\num_cmd_params_bram$rdmux[0][2][2]$b$966 [2] $memory\num_cmd_params_bram$rdmux[0][2][2]$b$966 [0] }, Y={ $memory\num_cmd_params_bram$rdmux[0][1][1]$a$956 [2] $memory\num_cmd_params_bram$rdmux[0][1][1]$a$956 [0] }
      New connections: { $memory\num_cmd_params_bram$rdmux[0][1][1]$a$956 [7:3] $memory\num_cmd_params_bram$rdmux[0][1][1]$a$956 [1] } = { $memory\num_cmd_params_bram$rdmux[0][1][1]$a$956 [0] $memory\num_cmd_params_bram$rdmux[0][1][1]$a$956 [0] $memory\num_cmd_params_bram$rdmux[0][1][1]$a$956 [0] $memory\num_cmd_params_bram$rdmux[0][1][1]$a$956 [0] $memory\num_cmd_params_bram$rdmux[0][1][1]$a$956 [0] $memory\num_cmd_params_bram$rdmux[0][1][1]$a$956 [0] }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][4][0]$1239:
      Old ports: A=$memory\param_bram$rdmux[0][4][0]$a$1240, B=$memory\param_bram$rdmux[0][4][0]$b$1241, Y=$memory\param_bram$rdmux[0][3][0]$a$1216
      New ports: A={ $memory\param_bram$rdmux[0][4][0]$a$1240 [3] $memory\param_bram$rdmux[0][4][0]$a$1240 [0] }, B={ $memory\param_bram$rdmux[0][4][0]$b$1241 [3] $memory\param_bram$rdmux[0][4][0]$b$1241 [0] }, Y={ $memory\param_bram$rdmux[0][3][0]$a$1216 [3] $memory\param_bram$rdmux[0][3][0]$a$1216 [0] }
      New connections: { $memory\param_bram$rdmux[0][3][0]$a$1216 [7:4] $memory\param_bram$rdmux[0][3][0]$a$1216 [2:1] } = { 2'00 $memory\param_bram$rdmux[0][3][0]$a$1216 [3] $memory\param_bram$rdmux[0][3][0]$a$1216 [3] 2'10 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][4][1]$1242:
      Old ports: A=$memory\param_bram$rdmux[0][4][1]$a$1243, B=$memory\param_bram$rdmux[0][4][1]$b$1244, Y=$memory\param_bram$rdmux[0][3][0]$b$1217
      New ports: A={ 1'0 $memory\param_bram$rdmux[0][4][1]$a$1243 [3] $memory\param_bram$rdmux[0][4][1]$a$1243 [3] $memory\param_bram$rdmux[0][4][1]$a$1243 [3] 2'10 $memory\param_bram$rdmux[0][4][1]$a$1243 [0] }, B={ $memory\param_bram$rdmux[0][4][1]$b$1244 [5] $memory\param_bram$rdmux[0][4][1]$b$1244 [5] 1'0 $memory\param_bram$rdmux[0][4][1]$b$1244 [3:2] $memory\param_bram$rdmux[0][4][1]$b$1244 [0] $memory\param_bram$rdmux[0][4][1]$b$1244 [0] }, Y={ $memory\param_bram$rdmux[0][3][0]$b$1217 [7] $memory\param_bram$rdmux[0][3][0]$b$1217 [5:0] }
      New connections: $memory\param_bram$rdmux[0][3][0]$b$1217 [6] = 1'0
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][4][2]$1245:
      Old ports: A=$memory\param_bram$rdmux[0][4][2]$a$1246, B=$memory\param_bram$rdmux[0][4][2]$b$1247, Y=$memory\param_bram$rdmux[0][3][1]$a$1219
      New ports: A={ $memory\param_bram$rdmux[0][4][2]$a$1246 [7:6] 1'0 $memory\param_bram$rdmux[0][4][2]$a$1246 [3] $memory\param_bram$rdmux[0][4][2]$a$1246 [0] 1'0 $memory\param_bram$rdmux[0][4][2]$a$1246 [0] }, B={ $memory\param_bram$rdmux[0][4][2]$b$1247 [7] $memory\param_bram$rdmux[0][4][2]$b$1247 [5] $memory\param_bram$rdmux[0][4][2]$b$1247 [5] 1'1 $memory\param_bram$rdmux[0][4][2]$b$1247 [2:0] }, Y={ $memory\param_bram$rdmux[0][3][1]$a$1219 [7:5] $memory\param_bram$rdmux[0][3][1]$a$1219 [3:0] }
      New connections: $memory\param_bram$rdmux[0][3][1]$a$1219 [4] = 1'0
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][4][3]$1248:
      Old ports: A=$memory\param_bram$rdmux[0][4][3]$a$1249, B=$memory\param_bram$rdmux[0][4][3]$b$1250, Y=$memory\param_bram$rdmux[0][3][1]$b$1220
      New ports: A={ 1'0 $memory\param_bram$rdmux[0][4][3]$a$1249 [3] $memory\param_bram$rdmux[0][4][3]$a$1249 [1] $memory\param_bram$rdmux[0][4][3]$a$1249 [1:0] }, B={ $memory\param_bram$rdmux[0][4][3]$b$1250 [4] 1'0 $memory\param_bram$rdmux[0][4][3]$b$1250 [0] $memory\param_bram$rdmux[0][4][3]$b$1250 [1:0] }, Y=$memory\param_bram$rdmux[0][3][1]$b$1220 [4:0]
      New connections: $memory\param_bram$rdmux[0][3][1]$b$1220 [7:5] = 3'000
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][4][4]$1251:
      Old ports: A=$memory\param_bram$rdmux[0][4][4]$a$1252, B=$memory\param_bram$rdmux[0][4][4]$b$1253, Y=$memory\param_bram$rdmux[0][3][2]$a$1222
      New ports: A=$memory\param_bram$rdmux[0][4][4]$a$1252 [5:0], B={ 1'0 $memory\param_bram$rdmux[0][4][4]$b$1253 [4:2] 2'00 }, Y=$memory\param_bram$rdmux[0][3][2]$a$1222 [5:0]
      New connections: $memory\param_bram$rdmux[0][3][2]$a$1222 [7:6] = 2'00
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][4][5]$1254:
      Old ports: A=$memory\param_bram$rdmux[0][4][5]$a$1255, B=$memory\param_bram$rdmux[0][4][5]$b$1256, Y=$memory\param_bram$rdmux[0][3][2]$b$1223
      New ports: A={ $memory\param_bram$rdmux[0][4][5]$a$1255 [3] $memory\param_bram$rdmux[0][4][5]$a$1255 [1:0] }, B={ $memory\param_bram$rdmux[0][4][5]$b$1256 [3] 1'1 $memory\param_bram$rdmux[0][4][5]$b$1256 [0] }, Y={ $memory\param_bram$rdmux[0][3][2]$b$1223 [3] $memory\param_bram$rdmux[0][3][2]$b$1223 [1:0] }
      New connections: { $memory\param_bram$rdmux[0][3][2]$b$1223 [7:4] $memory\param_bram$rdmux[0][3][2]$b$1223 [2] } = { 4'0000 $memory\param_bram$rdmux[0][3][2]$b$1223 [0] }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][4][6]$1257:
      Old ports: A=$memory\param_bram$rdmux[0][4][6]$a$1258, B=$memory\param_bram$rdmux[0][4][6]$b$1259, Y=$memory\param_bram$rdmux[0][3][3]$a$1225
      New ports: A={ $memory\param_bram$rdmux[0][4][6]$a$1258 [5:1] 1'1 }, B={ 1'0 $memory\param_bram$rdmux[0][4][6]$b$1259 [4] $memory\param_bram$rdmux[0][4][6]$b$1259 [0] $memory\param_bram$rdmux[0][4][6]$b$1259 [2] 1'0 $memory\param_bram$rdmux[0][4][6]$b$1259 [0] }, Y=$memory\param_bram$rdmux[0][3][3]$a$1225 [5:0]
      New connections: $memory\param_bram$rdmux[0][3][3]$a$1225 [7:6] = 2'00
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][4][7]$1260:
      Old ports: A=$memory\param_bram$rdmux[0][4][7]$a$1261, B=$memory\param_bram$rdmux[0][4][7]$b$1262, Y=$memory\param_bram$rdmux[0][3][3]$b$1226
      New ports: A={ $memory\param_bram$rdmux[0][4][7]$a$1261 [7] $memory\param_bram$rdmux[0][4][7]$a$1261 [3] $memory\param_bram$rdmux[0][4][7]$a$1261 [3] $memory\param_bram$rdmux[0][4][7]$a$1261 [3] $memory\param_bram$rdmux[0][4][7]$a$1261 [0] 1'0 $memory\param_bram$rdmux[0][4][7]$a$1261 [0] }, B={ 1'0 $memory\param_bram$rdmux[0][4][7]$b$1262 [0] $memory\param_bram$rdmux[0][4][7]$b$1262 [1] $memory\param_bram$rdmux[0][4][7]$b$1262 [3] 1'0 $memory\param_bram$rdmux[0][4][7]$b$1262 [1:0] }, Y={ $memory\param_bram$rdmux[0][3][3]$b$1226 [7] $memory\param_bram$rdmux[0][3][3]$b$1226 [5:0] }
      New connections: $memory\param_bram$rdmux[0][3][3]$b$1226 [6] = $memory\param_bram$rdmux[0][3][3]$b$1226 [5]
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][4][8]$1263:
      Old ports: A=$memory\param_bram$rdmux[0][4][8]$a$1264, B=$memory\param_bram$rdmux[0][4][8]$b$1265, Y=$memory\param_bram$rdmux[0][3][4]$a$1228
      New ports: A={ $memory\param_bram$rdmux[0][4][8]$a$1264 [5] $memory\param_bram$rdmux[0][4][8]$a$1264 [0] }, B={ $memory\param_bram$rdmux[0][4][8]$b$1265 [5] $memory\param_bram$rdmux[0][4][8]$b$1265 [0] }, Y={ $memory\param_bram$rdmux[0][3][4]$a$1228 [5] $memory\param_bram$rdmux[0][3][4]$a$1228 [0] }
      New connections: { $memory\param_bram$rdmux[0][3][4]$a$1228 [7:6] $memory\param_bram$rdmux[0][3][4]$a$1228 [4:1] } = { $memory\param_bram$rdmux[0][3][4]$a$1228 [5] 5'00000 }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][4][9]$1266:
      Old ports: A=$memory\param_bram$rdmux[0][4][9]$a$1267, B=8'xxxxxxxx, Y=$memory\param_bram$rdmux[0][3][4]$b$1229
      New ports: A=$memory\param_bram$rdmux[0][4][9]$a$1267 [3:0], B=4'xxxx, Y=$memory\param_bram$rdmux[0][3][4]$b$1229 [3:0]
      New connections: $memory\param_bram$rdmux[0][3][4]$b$1229 [7:4] = { $memory\param_bram$rdmux[0][3][4]$b$1229 [2] $memory\param_bram$rdmux[0][3][4]$b$1229 [0] $memory\param_bram$rdmux[0][3][4]$b$1229 [0] $memory\param_bram$rdmux[0][3][4]$b$1229 [1] }
  Optimizing cells in module \cmd_param_bram.
    Consolidated identical input bits for $mux cell $memory\cmd_bram$rdmux[0][1][1]$818:
      Old ports: A=$memory\cmd_bram$rdmux[0][1][1]$a$819, B=8'xxxxxxxx, Y=$memory\cmd_bram$rdmux[0][0][0]$b$814
      New ports: A=$memory\cmd_bram$rdmux[0][1][1]$a$819 [4:0], B=5'xxxxx, Y=$memory\cmd_bram$rdmux[0][0][0]$b$814 [4:0]
      New connections: $memory\cmd_bram$rdmux[0][0][0]$b$814 [7:5] = { $memory\cmd_bram$rdmux[0][0][0]$b$814 [4] $memory\cmd_bram$rdmux[0][0][0]$b$814 [4:3] }
    Consolidated identical input bits for $mux cell $memory\num_cmd_params_bram$rdmux[0][1][0]$952:
      Old ports: A=$memory\num_cmd_params_bram$rdmux[0][1][0]$a$953, B=$memory\num_cmd_params_bram$rdmux[0][1][0]$b$954, Y=$memory\num_cmd_params_bram$rdmux[0][0][0]$a$950
      New ports: A={ 1'0 $memory\num_cmd_params_bram$rdmux[0][1][0]$a$953 [2:0] }, B={ $memory\num_cmd_params_bram$rdmux[0][1][0]$b$954 [4] 1'0 $memory\num_cmd_params_bram$rdmux[0][1][0]$b$954 [1:0] }, Y={ $memory\num_cmd_params_bram$rdmux[0][0][0]$a$950 [4] $memory\num_cmd_params_bram$rdmux[0][0][0]$a$950 [2:0] }
      New connections: { $memory\num_cmd_params_bram$rdmux[0][0][0]$a$950 [7:5] $memory\num_cmd_params_bram$rdmux[0][0][0]$a$950 [3] } = 4'0000
    Consolidated identical input bits for $mux cell $memory\num_cmd_params_bram$rdmux[0][1][1]$955:
      Old ports: A=$memory\num_cmd_params_bram$rdmux[0][1][1]$a$956, B=8'xxxxxxxx, Y=$memory\num_cmd_params_bram$rdmux[0][0][0]$b$951
      New ports: A={ $memory\num_cmd_params_bram$rdmux[0][1][1]$a$956 [2] $memory\num_cmd_params_bram$rdmux[0][1][1]$a$956 [0] }, B=2'xx, Y={ $memory\num_cmd_params_bram$rdmux[0][0][0]$b$951 [2] $memory\num_cmd_params_bram$rdmux[0][0][0]$b$951 [0] }
      New connections: { $memory\num_cmd_params_bram$rdmux[0][0][0]$b$951 [7:3] $memory\num_cmd_params_bram$rdmux[0][0][0]$b$951 [1] } = { $memory\num_cmd_params_bram$rdmux[0][0][0]$b$951 [0] $memory\num_cmd_params_bram$rdmux[0][0][0]$b$951 [0] $memory\num_cmd_params_bram$rdmux[0][0][0]$b$951 [0] $memory\num_cmd_params_bram$rdmux[0][0][0]$b$951 [0] $memory\num_cmd_params_bram$rdmux[0][0][0]$b$951 [0] $memory\num_cmd_params_bram$rdmux[0][0][0]$b$951 [0] }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][3][0]$1215:
      Old ports: A=$memory\param_bram$rdmux[0][3][0]$a$1216, B=$memory\param_bram$rdmux[0][3][0]$b$1217, Y=$memory\param_bram$rdmux[0][2][0]$a$1204
      New ports: A={ 1'0 $memory\param_bram$rdmux[0][3][0]$a$1216 [3] $memory\param_bram$rdmux[0][3][0]$a$1216 [3] $memory\param_bram$rdmux[0][3][0]$a$1216 [3] 2'10 $memory\param_bram$rdmux[0][3][0]$a$1216 [0] }, B={ $memory\param_bram$rdmux[0][3][0]$b$1217 [7] $memory\param_bram$rdmux[0][3][0]$b$1217 [5:0] }, Y={ $memory\param_bram$rdmux[0][2][0]$a$1204 [7] $memory\param_bram$rdmux[0][2][0]$a$1204 [5:0] }
      New connections: $memory\param_bram$rdmux[0][2][0]$a$1204 [6] = 1'0
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][3][2]$1221:
      Old ports: A=$memory\param_bram$rdmux[0][3][2]$a$1222, B=$memory\param_bram$rdmux[0][3][2]$b$1223, Y=$memory\param_bram$rdmux[0][2][1]$a$1207
      New ports: A=$memory\param_bram$rdmux[0][3][2]$a$1222 [5:0], B={ 2'00 $memory\param_bram$rdmux[0][3][2]$b$1223 [3] $memory\param_bram$rdmux[0][3][2]$b$1223 [0] $memory\param_bram$rdmux[0][3][2]$b$1223 [1:0] }, Y=$memory\param_bram$rdmux[0][2][1]$a$1207 [5:0]
      New connections: $memory\param_bram$rdmux[0][2][1]$a$1207 [7:6] = 2'00
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][3][4]$1227:
      Old ports: A=$memory\param_bram$rdmux[0][3][4]$a$1228, B=$memory\param_bram$rdmux[0][3][4]$b$1229, Y=$memory\param_bram$rdmux[0][2][2]$a$1210
      New ports: A={ $memory\param_bram$rdmux[0][3][4]$a$1228 [5] 1'0 $memory\param_bram$rdmux[0][3][4]$a$1228 [5] 3'000 $memory\param_bram$rdmux[0][3][4]$a$1228 [0] }, B={ $memory\param_bram$rdmux[0][3][4]$b$1229 [2] $memory\param_bram$rdmux[0][3][4]$b$1229 [0] $memory\param_bram$rdmux[0][3][4]$b$1229 [0] $memory\param_bram$rdmux[0][3][4]$b$1229 [3:0] }, Y={ $memory\param_bram$rdmux[0][2][2]$a$1210 [7:5] $memory\param_bram$rdmux[0][2][2]$a$1210 [3:0] }
      New connections: $memory\param_bram$rdmux[0][2][2]$a$1210 [4] = $memory\param_bram$rdmux[0][2][2]$a$1210 [1]
  Optimizing cells in module \cmd_param_bram.
    Consolidated identical input bits for $mux cell $memory\num_cmd_params_bram$rdmux[0][0][0]$949:
      Old ports: A=$memory\num_cmd_params_bram$rdmux[0][0][0]$a$950, B=$memory\num_cmd_params_bram$rdmux[0][0][0]$b$951, Y=$memrd$\num_cmd_params_bram$cmd_param_bram.v:315$141_DATA
      New ports: A={ $memory\num_cmd_params_bram$rdmux[0][0][0]$a$950 [4] 1'0 $memory\num_cmd_params_bram$rdmux[0][0][0]$a$950 [2:0] }, B={ $memory\num_cmd_params_bram$rdmux[0][0][0]$b$951 [0] $memory\num_cmd_params_bram$rdmux[0][0][0]$b$951 [0] $memory\num_cmd_params_bram$rdmux[0][0][0]$b$951 [2] $memory\num_cmd_params_bram$rdmux[0][0][0]$b$951 [0] $memory\num_cmd_params_bram$rdmux[0][0][0]$b$951 [0] }, Y=$memrd$\num_cmd_params_bram$cmd_param_bram.v:315$141_DATA [4:0]
      New connections: $memrd$\num_cmd_params_bram$cmd_param_bram.v:315$141_DATA [7:5] = { $memrd$\num_cmd_params_bram$cmd_param_bram.v:315$141_DATA [3] $memrd$\num_cmd_params_bram$cmd_param_bram.v:315$141_DATA [3] $memrd$\num_cmd_params_bram$cmd_param_bram.v:315$141_DATA [3] }
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][2][2]$1209:
      Old ports: A=$memory\param_bram$rdmux[0][2][2]$a$1210, B=8'xxxxxxxx, Y=$memory\param_bram$rdmux[0][1][1]$a$1201
      New ports: A={ $memory\param_bram$rdmux[0][2][2]$a$1210 [7:5] $memory\param_bram$rdmux[0][2][2]$a$1210 [3:0] }, B=7'xxxxxxx, Y={ $memory\param_bram$rdmux[0][1][1]$a$1201 [7:5] $memory\param_bram$rdmux[0][1][1]$a$1201 [3:0] }
      New connections: $memory\param_bram$rdmux[0][1][1]$a$1201 [4] = $memory\param_bram$rdmux[0][1][1]$a$1201 [1]
  Optimizing cells in module \cmd_param_bram.
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][1][1]$1200:
      Old ports: A=$memory\param_bram$rdmux[0][1][1]$a$1201, B=8'xxxxxxxx, Y=$memory\param_bram$rdmux[0][0][0]$b$1196
      New ports: A={ $memory\param_bram$rdmux[0][1][1]$a$1201 [7:5] $memory\param_bram$rdmux[0][1][1]$a$1201 [3:0] }, B=7'xxxxxxx, Y={ $memory\param_bram$rdmux[0][0][0]$b$1196 [7:5] $memory\param_bram$rdmux[0][0][0]$b$1196 [3:0] }
      New connections: $memory\param_bram$rdmux[0][0][0]$b$1196 [4] = $memory\param_bram$rdmux[0][0][0]$b$1196 [1]
    Consolidated identical input bits for $mux cell $procmux$625:
      Old ports: A={ 1'0 $memrd$\num_cmd_params_bram$cmd_param_bram.v:315$141_DATA }, B=9'100000000, Y={ $procmux$625_Y [13] $procmux$625_Y [7:0] }
      New ports: A={ 1'0 $memrd$\num_cmd_params_bram$cmd_param_bram.v:315$141_DATA [4:0] }, B=6'100000, Y={ $procmux$625_Y [13] $procmux$625_Y [4:0] }
      New connections: $procmux$625_Y [7:5] = { $procmux$625_Y [3] $procmux$625_Y [3] $procmux$625_Y [3] }
  Optimizing cells in module \cmd_param_bram.
Performed a total of 111 changes.

2.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cmd_param_bram'.
<suppressed ~135 debug messages>
Removed a total of 45 cells.

2.29.13. Executing OPT_RMDFF pass (remove dff with constant values).

2.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmd_param_bram..
Removed 0 unused cells and 52 unused wires.
<suppressed ~1 debug messages>

2.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmd_param_bram.
<suppressed ~1 debug messages>

2.29.16. Rerunning OPT passes. (Maybe there is more to do..)

2.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cmd_param_bram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~19 debug messages>

2.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cmd_param_bram.
    Consolidated identical input bits for $mux cell $memory\cmd_bram$rdmux[0][3][0]$833:
      Old ports: A={ 1'0 $memory\cmd_bram$rdmux[0][3][0]$a$834 [1:0] }, B={ $memory\cmd_bram$rdmux[0][3][0]$a$834 [1:0] $memory\cmd_bram$rdmux[0][3][0]$a$834 [0] }, Y=$memory\cmd_bram$rdmux[0][2][0]$a$822 [2:0]
      New ports: A={ 1'0 $memory\cmd_bram$rdmux[0][3][0]$a$834 [1] }, B=$memory\cmd_bram$rdmux[0][3][0]$a$834 [1:0], Y=$memory\cmd_bram$rdmux[0][2][0]$a$822 [2:1]
      New connections: $memory\cmd_bram$rdmux[0][2][0]$a$822 [0] = $memory\cmd_bram$rdmux[0][3][0]$a$834 [0]
    Consolidated identical input bits for $mux cell $memory\cmd_bram$rdmux[0][3][1]$836:
      Old ports: A={ 1'0 $memory\cmd_bram$rdmux[0][3][1]$a$837 [0] }, B={ 1'1 $memory\cmd_bram$rdmux[0][3][1]$a$837 [0] }, Y=$memory\cmd_bram$rdmux[0][2][0]$b$823 [1:0]
      New ports: A=1'0, B=1'1, Y=$memory\cmd_bram$rdmux[0][2][0]$b$823 [1]
      New connections: $memory\cmd_bram$rdmux[0][2][0]$b$823 [0] = $memory\cmd_bram$rdmux[0][3][1]$a$837 [0]
    Consolidated identical input bits for $mux cell $memory\cmd_bram$rdmux[0][3][2]$839:
      Old ports: A={ 2'01 $memory\cmd_bram$rdmux[0][3][1]$a$837 [0] }, B={ 2'10 $memory\cmd_bram$rdmux[0][3][1]$a$837 [0] }, Y={ $memory\cmd_bram$rdmux[0][2][1]$a$825 [5] $memory\cmd_bram$rdmux[0][2][1]$a$825 [2] $memory\cmd_bram$rdmux[0][2][1]$a$825 [0] }
      New ports: A=2'01, B=2'10, Y={ $memory\cmd_bram$rdmux[0][2][1]$a$825 [5] $memory\cmd_bram$rdmux[0][2][1]$a$825 [2] }
      New connections: $memory\cmd_bram$rdmux[0][2][1]$a$825 [0] = $memory\cmd_bram$rdmux[0][3][1]$a$837 [0]
    Consolidated identical input bits for $mux cell $memory\cmd_bram$rdmux[0][3][3]$842:
      Old ports: A={ $memory\cmd_bram$rdmux[0][3][3]$a$843 [7] 2'11 $memory\cmd_bram$rdmux[0][3][3]$a$843 [7] $memory\cmd_bram$rdmux[0][3][3]$a$843 [1] 1'0 }, B={ 1'0 $memory\cmd_bram$rdmux[0][3][3]$a$843 [7] 1'0 $memory\cmd_bram$rdmux[0][3][3]$a$843 [7] $memory\cmd_bram$rdmux[0][3][3]$a$843 [7] $memory\cmd_bram$rdmux[0][3][3]$a$843 [1] }, Y={ $memory\cmd_bram$rdmux[0][2][1]$b$826 [7] $memory\cmd_bram$rdmux[0][2][1]$b$826 [4:0] }
      New ports: A={ $memory\cmd_bram$rdmux[0][3][3]$a$843 [7] 2'11 $memory\cmd_bram$rdmux[0][3][3]$a$843 [1] 1'0 }, B={ 1'0 $memory\cmd_bram$rdmux[0][3][3]$a$843 [7] 1'0 $memory\cmd_bram$rdmux[0][3][3]$a$843 [7] $memory\cmd_bram$rdmux[0][3][3]$a$843 [1] }, Y={ $memory\cmd_bram$rdmux[0][2][1]$b$826 [7] $memory\cmd_bram$rdmux[0][2][1]$b$826 [4:3] $memory\cmd_bram$rdmux[0][2][1]$b$826 [1:0] }
      New connections: $memory\cmd_bram$rdmux[0][2][1]$b$826 [2] = $memory\cmd_bram$rdmux[0][3][3]$a$843 [7]
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][5][10]$1317:
      Old ports: A={ 1'1 $memory\param_bram$rdmux[0][5][0]$b$1289 [5] $memory\param_bram$rdmux[0][5][0]$b$1289 [0] }, B={ $memory\param_bram$rdmux[0][5][0]$b$1289 [5] $memory\param_bram$rdmux[0][5][0]$b$1289 [0] $memory\param_bram$rdmux[0][5][0]$b$1289 [0] }, Y={ $memory\param_bram$rdmux[0][4][5]$a$1255 [3] $memory\param_bram$rdmux[0][4][5]$a$1255 [1] $memory\param_bram$rdmux[0][4][5]$a$1255 [2] }
      New ports: A={ 1'1 $memory\param_bram$rdmux[0][5][0]$b$1289 [5] }, B={ $memory\param_bram$rdmux[0][5][0]$b$1289 [5] $memory\param_bram$rdmux[0][5][0]$b$1289 [0] }, Y={ $memory\param_bram$rdmux[0][4][5]$a$1255 [3] $memory\param_bram$rdmux[0][4][5]$a$1255 [1] }
      New connections: $memory\param_bram$rdmux[0][4][5]$a$1255 [2] = $memory\param_bram$rdmux[0][5][0]$b$1289 [0]
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][5][15]$1332:
      Old ports: A={ $memory\param_bram$rdmux[0][5][11]$a$1321 [3] $memory\param_bram$rdmux[0][5][11]$a$1321 [3] 1'0 }, B={ $memory\param_bram$rdmux[0][5][11]$a$1321 [3] 1'0 $memory\param_bram$rdmux[0][5][11]$a$1321 [3] }, Y={ $memory\param_bram$rdmux[0][4][7]$b$1262 [3] $memory\param_bram$rdmux[0][4][7]$b$1262 [4] $memory\param_bram$rdmux[0][4][7]$b$1262 [6] }
      New ports: A={ $memory\param_bram$rdmux[0][5][11]$a$1321 [3] 1'0 }, B={ 1'0 $memory\param_bram$rdmux[0][5][11]$a$1321 [3] }, Y={ $memory\param_bram$rdmux[0][4][7]$b$1262 [4] $memory\param_bram$rdmux[0][4][7]$b$1262 [6] }
      New connections: $memory\param_bram$rdmux[0][4][7]$b$1262 [3] = $memory\param_bram$rdmux[0][5][11]$a$1321 [3]
    Consolidated identical input bits for $mux cell $memory\param_bram$rdmux[0][5][5]$1302:
      Old ports: A={ $memory\param_bram$rdmux[0][5][0]$b$1289 [0] $memory\param_bram$rdmux[0][5][0]$b$1289 [5] $memory\param_bram$rdmux[0][5][0]$b$1289 [0] $memory\param_bram$rdmux[0][5][0]$b$1289 [5] $memory\param_bram$rdmux[0][5][0]$b$1289 [0] }, B={ $memory\param_bram$rdmux[0][5][0]$b$1289 [5] $memory\param_bram$rdmux[0][5][0]$b$1289 [5] 2'11 $memory\param_bram$rdmux[0][5][0]$b$1289 [0] }, Y={ $memory\param_bram$rdmux[0][4][2]$b$1247 [7:6] $memory\param_bram$rdmux[0][4][2]$b$1247 [2:0] }
      New ports: A={ $memory\param_bram$rdmux[0][5][0]$b$1289 [0] $memory\param_bram$rdmux[0][5][0]$b$1289 [0] $memory\param_bram$rdmux[0][5][0]$b$1289 [5] }, B={ $memory\param_bram$rdmux[0][5][0]$b$1289 [5] 2'11 }, Y={ $memory\param_bram$rdmux[0][4][2]$b$1247 [7] $memory\param_bram$rdmux[0][4][2]$b$1247 [2:1] }
      New connections: { $memory\param_bram$rdmux[0][4][2]$b$1247 [6] $memory\param_bram$rdmux[0][4][2]$b$1247 [0] } = { $memory\param_bram$rdmux[0][5][0]$b$1289 [5] $memory\param_bram$rdmux[0][5][0]$b$1289 [0] }
  Optimizing cells in module \cmd_param_bram.
Performed a total of 7 changes.

2.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cmd_param_bram'.
Removed a total of 0 cells.

2.29.20. Executing OPT_RMDFF pass (remove dff with constant values).

2.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmd_param_bram..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

2.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmd_param_bram.

2.29.23. Rerunning OPT passes. (Maybe there is more to do..)

2.29.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cmd_param_bram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~21 debug messages>

2.29.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cmd_param_bram.
Performed a total of 0 changes.

2.29.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cmd_param_bram'.
Removed a total of 0 cells.

2.29.27. Executing OPT_RMDFF pass (remove dff with constant values).

2.29.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmd_param_bram..

2.29.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmd_param_bram.

2.29.30. Finished OPT passes. (There is nothing left to do.)

2.30. Executing TECHMAP pass (map to technology primitives).

2.30.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

2.30.2. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

2.30.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=14\Y_WIDTH=14 for cells of type $alu.
Using extmapper simplemap for cells of type $lut.
Using template $paramod$constmap:ee5af906ae0d3d414c6a0471604c553ef70c8e09$paramod$1297efc30c1e19551d1f4e269f2cbfa7dd15f801\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod\_90_pmux\WIDTH=16\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=11 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=16\Y_WIDTH=16 for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=5\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=16\Y_WIDTH=16 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=14\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=14\B_WIDTH=1\Y_WIDTH=14 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=1\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=7\B_WIDTH=16\Y_WIDTH=16 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=1\Y_WIDTH=3 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=5\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=7\Y_WIDTH=7 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=3 for cells of type $pmux.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
No more expansions possible.
<suppressed ~599 debug messages>

2.31. Executing ICE40_OPT pass (performing simple optimizations).

2.31.1. Running ICE40 specific optimizations.

2.31.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmd_param_bram.
<suppressed ~499 debug messages>

2.31.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cmd_param_bram'.
<suppressed ~513 debug messages>
Removed a total of 171 cells.

2.31.4. Executing OPT_RMDFF pass (remove dff with constant values).

2.31.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmd_param_bram..
Removed 100 unused cells and 470 unused wires.
<suppressed ~101 debug messages>

2.31.6. Rerunning OPT passes. (Removed registers in this run.)

2.31.7. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell cmd_param_bram.$auto$alumacc.cc:474:replace_alu$706.slice[0].carry: CO=1'1
Optimized away SB_CARRY cell cmd_param_bram.$auto$alumacc.cc:474:replace_alu$717.slice[0].carry: CO=1'1
Optimized away SB_CARRY cell cmd_param_bram.$auto$alumacc.cc:474:replace_alu$722.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$722.BB [0]
Optimized away SB_CARRY cell cmd_param_bram.$auto$alumacc.cc:474:replace_alu$733.slice[0].carry: CO=$auto$alumacc.cc:474:replace_alu$733.BB [0]
Optimized away SB_CARRY cell cmd_param_bram.$auto$alumacc.cc:474:replace_alu$738.slice[0].carry: CO=\delay [0]
Optimized away SB_CARRY cell cmd_param_bram.$auto$alumacc.cc:474:replace_alu$741.slice[0].carry: CO=\cmd_counter [0]
Optimized away SB_CARRY cell cmd_param_bram.$auto$alumacc.cc:474:replace_alu$744.slice[0].carry: CO=\param_counter [0]
Optimized away SB_CARRY cell cmd_param_bram.$auto$alumacc.cc:474:replace_alu$747.slice[0].carry: CO=\bit_counter [0]
Optimized away SB_CARRY cell cmd_param_bram.$auto$alumacc.cc:474:replace_alu$750.slice[0].carry: CO=\cmd_counter [0]
Optimized away SB_CARRY cell cmd_param_bram.$auto$alumacc.cc:474:replace_alu$753.slice[0].carry: CO=\num_params_left [0]
Mapping SB_LUT4 cell cmd_param_bram.$auto$alumacc.cc:474:replace_alu$738.slice[1].adder back to logic.
Mapping SB_LUT4 cell cmd_param_bram.$auto$alumacc.cc:474:replace_alu$741.slice[1].adder back to logic.
Mapping SB_LUT4 cell cmd_param_bram.$auto$alumacc.cc:474:replace_alu$744.slice[1].adder back to logic.
Mapping SB_LUT4 cell cmd_param_bram.$auto$alumacc.cc:474:replace_alu$747.slice[1].adder back to logic.
Mapping SB_LUT4 cell cmd_param_bram.$auto$alumacc.cc:474:replace_alu$750.slice[1].adder back to logic.
Mapping SB_LUT4 cell cmd_param_bram.$auto$alumacc.cc:474:replace_alu$753.slice[1].adder back to logic.

2.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmd_param_bram.
<suppressed ~77 debug messages>

2.31.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cmd_param_bram'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

2.31.10. Executing OPT_RMDFF pass (remove dff with constant values).

2.31.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmd_param_bram..
Removed 0 unused cells and 20 unused wires.
<suppressed ~1 debug messages>

2.31.12. Rerunning OPT passes. (Removed registers in this run.)

2.31.13. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell cmd_param_bram.$auto$alumacc.cc:474:replace_alu$706.slice[1].carry: CO=1'1
Optimized away SB_CARRY cell cmd_param_bram.$auto$alumacc.cc:474:replace_alu$717.slice[1].carry: CO=1'1

2.31.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmd_param_bram.

2.31.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cmd_param_bram'.
Removed a total of 0 cells.

2.31.16. Executing OPT_RMDFF pass (remove dff with constant values).

2.31.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmd_param_bram..

2.31.18. Rerunning OPT passes. (Removed registers in this run.)

2.31.19. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell cmd_param_bram.$auto$alumacc.cc:474:replace_alu$706.slice[2].carry: CO=1'1
Optimized away SB_CARRY cell cmd_param_bram.$auto$alumacc.cc:474:replace_alu$717.slice[2].carry: CO=1'1

2.31.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmd_param_bram.

2.31.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cmd_param_bram'.
Removed a total of 0 cells.

2.31.22. Executing OPT_RMDFF pass (remove dff with constant values).

2.31.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmd_param_bram..

2.31.24. Rerunning OPT passes. (Removed registers in this run.)

2.31.25. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell cmd_param_bram.$auto$alumacc.cc:474:replace_alu$706.slice[3].carry: CO=$auto$alumacc.cc:474:replace_alu$706.BB [3]
Optimized away SB_CARRY cell cmd_param_bram.$auto$alumacc.cc:474:replace_alu$717.slice[3].carry: CO=1'1

2.31.26. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmd_param_bram.

2.31.27. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cmd_param_bram'.
Removed a total of 0 cells.

2.31.28. Executing OPT_RMDFF pass (remove dff with constant values).

2.31.29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmd_param_bram..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

2.31.30. Rerunning OPT passes. (Removed registers in this run.)

2.31.31. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell cmd_param_bram.$auto$alumacc.cc:474:replace_alu$717.slice[4].carry: CO=1'1

2.31.32. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmd_param_bram.

2.31.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cmd_param_bram'.
Removed a total of 0 cells.

2.31.34. Executing OPT_RMDFF pass (remove dff with constant values).

2.31.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmd_param_bram..

2.31.36. Rerunning OPT passes. (Removed registers in this run.)

2.31.37. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell cmd_param_bram.$auto$alumacc.cc:474:replace_alu$717.slice[5].carry: CO=\delay [5]

2.31.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmd_param_bram.

2.31.39. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cmd_param_bram'.
Removed a total of 0 cells.

2.31.40. Executing OPT_RMDFF pass (remove dff with constant values).

2.31.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmd_param_bram..

2.31.42. Rerunning OPT passes. (Removed registers in this run.)

2.31.43. Running ICE40 specific optimizations.

2.31.44. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmd_param_bram.

2.31.45. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cmd_param_bram'.
Removed a total of 0 cells.

2.31.46. Executing OPT_RMDFF pass (remove dff with constant values).

2.31.47. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmd_param_bram..

2.31.48. Finished OPT passes. (There is nothing left to do.)

2.32. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

2.33. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module cmd_param_bram:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2517 to $_DFFE_PP_ for $0\rst[0:0] -> \rst.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2519 to $_DFFE_PP_ for $0\dc[0:0] -> \dc.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2520 to $_DFFE_PP_ for $0\mosi[0:0] -> \mosi.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2521 to $_DFFE_PP_ for $0\cs[0:0] -> \cs.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2522 to $_DFFE_PP_ for $0\cmd_counter[4:0] [0] -> \cmd_counter [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2523 to $_DFFE_PP_ for $0\cmd_counter[4:0] [1] -> \cmd_counter [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2524 to $_DFFE_PP_ for $0\cmd_counter[4:0] [2] -> \cmd_counter [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2525 to $_DFFE_PP_ for $0\cmd_counter[4:0] [3] -> \cmd_counter [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2526 to $_DFFE_PP_ for $0\cmd_counter[4:0] [4] -> \cmd_counter [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2527 to $_DFFE_PP_ for $0\param_counter[6:0] [0] -> \param_counter [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2528 to $_DFFE_PP_ for $0\param_counter[6:0] [1] -> \param_counter [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2529 to $_DFFE_PP_ for $0\param_counter[6:0] [2] -> \param_counter [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2530 to $_DFFE_PP_ for $0\param_counter[6:0] [3] -> \param_counter [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2531 to $_DFFE_PP_ for $0\param_counter[6:0] [4] -> \param_counter [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2532 to $_DFFE_PP_ for $0\param_counter[6:0] [5] -> \param_counter [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2533 to $_DFFE_PP_ for $0\param_counter[6:0] [6] -> \param_counter [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2534 to $_DFFE_PP_ for $0\num_params_left[13:0] [0] -> \num_params_left [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2535 to $_DFFE_PP_ for $0\num_params_left[13:0] [1] -> \num_params_left [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2536 to $_DFFE_PP_ for $0\num_params_left[13:0] [2] -> \num_params_left [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2537 to $_DFFE_PP_ for $0\num_params_left[13:0] [3] -> \num_params_left [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2538 to $_DFFE_PP_ for $0\num_params_left[13:0] [4] -> \num_params_left [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2539 to $_DFFE_PP_ for $0\num_params_left[13:0] [5] -> \num_params_left [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2540 to $_DFFE_PP_ for $0\num_params_left[13:0] [6] -> \num_params_left [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2541 to $_DFFE_PP_ for $0\num_params_left[13:0] [7] -> \num_params_left [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2542 to $_DFFE_PP_ for $0\num_params_left[13:0] [8] -> \num_params_left [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2543 to $_DFFE_PP_ for $0\num_params_left[13:0] [9] -> \num_params_left [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2544 to $_DFFE_PP_ for $0\num_params_left[13:0] [10] -> \num_params_left [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2545 to $_DFFE_PP_ for $0\num_params_left[13:0] [11] -> \num_params_left [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2546 to $_DFFE_PP_ for $0\num_params_left[13:0] [12] -> \num_params_left [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2547 to $_DFFE_PP_ for $0\num_params_left[13:0] [13] -> \num_params_left [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2548 to $_DFFE_PP_ for $0\data[7:0] [0] -> \data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2549 to $_DFFE_PP_ for $0\data[7:0] [1] -> \data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2550 to $_DFFE_PP_ for $0\data[7:0] [2] -> \data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2551 to $_DFFE_PP_ for $0\data[7:0] [3] -> \data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2552 to $_DFFE_PP_ for $0\data[7:0] [4] -> \data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2553 to $_DFFE_PP_ for $0\data[7:0] [5] -> \data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2554 to $_DFFE_PP_ for $0\data[7:0] [6] -> \data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2555 to $_DFFE_PP_ for $0\data[7:0] [7] -> \data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2556 to $_DFFE_PP_ for $0\bit_counter[2:0] [0] -> \bit_counter [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2557 to $_DFFE_PP_ for $0\bit_counter[2:0] [1] -> \bit_counter [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2558 to $_DFFE_PP_ for $0\bit_counter[2:0] [2] -> \bit_counter [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2559 to $_DFFE_PP_ for $0\state[7:0] [0] -> \state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2560 to $_DFFE_PP_ for $0\state[7:0] [1] -> \state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2561 to $_DFFE_PP_ for $0\state[7:0] [2] -> \state [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2562 to $_DFFE_PP_ for $0\state[7:0] [3] -> \state [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2563 to $_DFFE_PP_ for $0\state[7:0] [4] -> \state [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2564 to $_DFFE_PP_ for $0\state[7:0] [5] -> \state [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2565 to $_DFFE_PP_ for $0\state[7:0] [6] -> \state [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2566 to $_DFFE_PP_ for $0\state[7:0] [7] -> \state [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2567 to $_DFFE_PP_ for $0\delay[15:0] [0] -> \delay [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2568 to $_DFFE_PP_ for $0\delay[15:0] [1] -> \delay [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2569 to $_DFFE_PP_ for $0\delay[15:0] [2] -> \delay [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2570 to $_DFFE_PP_ for $0\delay[15:0] [3] -> \delay [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2571 to $_DFFE_PP_ for $0\delay[15:0] [4] -> \delay [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2572 to $_DFFE_PP_ for $0\delay[15:0] [5] -> \delay [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2573 to $_DFFE_PP_ for $0\delay[15:0] [6] -> \delay [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2574 to $_DFFE_PP_ for $0\delay[15:0] [7] -> \delay [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2575 to $_DFFE_PP_ for $0\delay[15:0] [8] -> \delay [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2576 to $_DFFE_PP_ for $0\delay[15:0] [9] -> \delay [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2577 to $_DFFE_PP_ for $0\delay[15:0] [10] -> \delay [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2578 to $_DFFE_PP_ for $0\delay[15:0] [11] -> \delay [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2579 to $_DFFE_PP_ for $0\delay[15:0] [12] -> \delay [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2580 to $_DFFE_PP_ for $0\delay[15:0] [13] -> \delay [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2581 to $_DFFE_PP_ for $0\delay[15:0] [14] -> \delay [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$2582 to $_DFFE_PP_ for $0\delay[15:0] [15] -> \delay [15].

2.34. Executing TECHMAP pass (map to technology primitives).

2.34.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

2.34.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
No more expansions possible.
<suppressed ~66 debug messages>

2.35. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmd_param_bram.
<suppressed ~176 debug messages>

2.36. Executing SIMPLEMAP pass (map simple cells to gate primitives).

2.37. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in cmd_param_bram.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2583 (SB_DFF): \scl = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2575 (SB_DFFE): \delay [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2525 (SB_DFFE): \cmd_counter [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2519 (SB_DFFE): \dc = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2520 (SB_DFFE): \mosi = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2521 (SB_DFFE): \cs = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2524 (SB_DFFE): \cmd_counter [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2526 (SB_DFFE): \cmd_counter [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2517 (SB_DFFE): \rst = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2523 (SB_DFFE): \cmd_counter [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2527 (SB_DFFE): \param_counter [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2528 (SB_DFFE): \param_counter [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2529 (SB_DFFE): \param_counter [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2530 (SB_DFFE): \param_counter [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2531 (SB_DFFE): \param_counter [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2532 (SB_DFFE): \param_counter [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2535 (SB_DFFE): \num_params_left [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2522 (SB_DFFE): \cmd_counter [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2533 (SB_DFFE): \param_counter [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2536 (SB_DFFE): \num_params_left [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2537 (SB_DFFE): \num_params_left [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2538 (SB_DFFE): \num_params_left [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2539 (SB_DFFE): \num_params_left [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2540 (SB_DFFE): \num_params_left [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2541 (SB_DFFE): \num_params_left [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2542 (SB_DFFE): \num_params_left [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2543 (SB_DFFE): \num_params_left [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2544 (SB_DFFE): \num_params_left [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2545 (SB_DFFE): \num_params_left [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2546 (SB_DFFE): \num_params_left [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2547 (SB_DFFE): \num_params_left [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2534 (SB_DFFE): \num_params_left [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2557 (SB_DFFE): \bit_counter [1] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2564 (SB_DFFE): \state [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2558 (SB_DFFE): \bit_counter [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2560 (SB_DFFE): \state [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2561 (SB_DFFE): \state [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2562 (SB_DFFE): \state [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2556 (SB_DFFE): \bit_counter [0] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2563 (SB_DFFE): \state [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2565 (SB_DFFE): \state [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2566 (SB_DFFE): \state [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2567 (SB_DFFE): \delay [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2568 (SB_DFFE): \delay [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2569 (SB_DFFE): \delay [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2570 (SB_DFFE): \delay [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2571 (SB_DFFE): \delay [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2572 (SB_DFFE): \delay [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2573 (SB_DFFE): \delay [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2559 (SB_DFFE): \state [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2574 (SB_DFFE): \delay [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2576 (SB_DFFE): \delay [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2577 (SB_DFFE): \delay [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2578 (SB_DFFE): \delay [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2579 (SB_DFFE): \delay [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2580 (SB_DFFE): \delay [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2581 (SB_DFFE): \delay [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$2582 (SB_DFFE): \delay [15] = 0

2.38. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in cmd_param_bram.

2.39. Executing ICE40_OPT pass (performing simple optimizations).

2.39.1. Running ICE40 specific optimizations.

2.39.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmd_param_bram.
<suppressed ~76 debug messages>

2.39.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cmd_param_bram'.
<suppressed ~177 debug messages>
Removed a total of 59 cells.

2.39.4. Executing OPT_RMDFF pass (remove dff with constant values).

2.39.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmd_param_bram..
Removed 0 unused cells and 501 unused wires.
<suppressed ~1 debug messages>

2.39.6. Rerunning OPT passes. (Removed registers in this run.)

2.39.7. Running ICE40 specific optimizations.

2.39.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cmd_param_bram.

2.39.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cmd_param_bram'.
Removed a total of 0 cells.

2.39.10. Executing OPT_RMDFF pass (remove dff with constant values).

2.39.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cmd_param_bram..

2.39.12. Finished OPT passes. (There is nothing left to do.)

2.40. Executing TECHMAP pass (map to technology primitives).

2.40.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

2.40.2. Continuing TECHMAP pass.
No more expansions possible.

2.41. Executing ABC pass (technology mapping using ABC).

2.41.1. Extracting gate netlist of module `\cmd_param_bram' to `<abc-temp-dir>/input.blif'..
Extracted 621 gates and 727 wires to a netlist network with 104 inputs and 104 outputs.

2.41.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =     163.
ABC: Participating nodes from both networks       =     371.
ABC: Participating nodes from the first network   =     164. (  62.84 % of nodes)
ABC: Participating nodes from the second network  =     207. (  79.31 % of nodes)
ABC: Node pairs (any polarity)                    =     164. (  62.84 % of names can be moved)
ABC: Node pairs (same polarity)                   =     140. (  53.64 % of names can be moved)
ABC: Total runtime =     0.04 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

2.41.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      520
ABC RESULTS:        internal signals:      519
ABC RESULTS:           input signals:      104
ABC RESULTS:          output signals:      104
Removing temp directory.
Removed 0 unused cells and 314 unused wires.

2.42. Executing TECHMAP pass (map to technology primitives).

2.42.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

2.42.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100001000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111001111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001110010101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100001111111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101111001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111010101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011101110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111111101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111101010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111110100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000110110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000000010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101011111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111100010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011001101000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000100010111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111011100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000011111111 for cells of type $lut.
No more expansions possible.
<suppressed ~1382 debug messages>
Removed 0 unused cells and 520 unused wires.

2.43. Executing HIERARCHY pass (managing design hierarchy).

2.43.1. Analyzing design hierarchy..
Top module:  \cmd_param_bram

2.43.2. Analyzing design hierarchy..
Top module:  \cmd_param_bram
Removed 0 unused modules.

2.44. Printing statistics.

=== cmd_param_bram ===

   Number of wires:                409
   Number of wire bits:           1462
   Number of public wires:         140
   Number of public wire bits:    1054
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                447
     SB_CARRY                       77
     SB_DFF                          1
     SB_DFFE                        65
     SB_LUT4                       304

2.45. Executing CHECK pass (checking for obvious problems).
checking module cmd_param_bram..
found and reported 0 problems.

2.46. Executing BLIF backend.

2.47. Executing JSON backend.

End of script. Logfile hash: 647d5b768b
CPU: user 2.83s system 0.16s, MEM: 32.42 MB total, 26.68 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 18% 27x opt_clean (0 sec), 16% 27x opt_expr (0 sec), ...
