{
  "prompts": [
    "Permutation in Verilog",
    "Reorder the bits of an 8-bit input in Verilog",
    "Reorder the bits of an 8 bit input in Verilog",
    "Create a Verilog module that permutes input bits",
    "Verilog example that performs fixed bit permutation",
    "Design a hardware module to permute bits using assign statements in Verilog"
  ],
  "tags": {
    "difficulty": "intermediate",
    "topic": "dataflow modeling"
  }
}