
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004336                       # Number of seconds simulated
sim_ticks                                  4335568182                       # Number of ticks simulated
final_tick                               533906912436                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 296668                       # Simulator instruction rate (inst/s)
host_op_rate                                   384174                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 324606                       # Simulator tick rate (ticks/s)
host_mem_usage                               16925892                       # Number of bytes of host memory used
host_seconds                                 13356.40                       # Real time elapsed on the host
sim_insts                                  3962415482                       # Number of instructions simulated
sim_ops                                    5131182667                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       964480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       566144                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       787328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       555904                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2896896                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5888                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5888                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           23040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       425472                       # Number of bytes written to this memory
system.physmem.bytes_written::total            425472                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           46                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         7535                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           46                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4423                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         6151                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         4343                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 22632                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3324                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3324                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1358069                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    222457579                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1358069                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    130581270                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1269499                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data    181597421                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1328546                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data    128219411                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               668169863                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1358069                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1358069                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1269499                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1328546                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5314182                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          98135234                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               98135234                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          98135234                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1358069                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    222457579                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1358069                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    130581270                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1269499                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data    181597421                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1328546                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data    128219411                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              766305098                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                10397047                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3083553                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2531185                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206219                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1277869                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1193725                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299642                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8794                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3320076                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16782893                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3083553                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1493367                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3593678                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1036607                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1524525                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1633078                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91504                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      9265470                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.221356                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.245596                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         5671792     61.21%     61.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354991      3.83%     65.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          336330      3.63%     68.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315979      3.41%     72.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          260297      2.81%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          187328      2.02%     76.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          135967      1.47%     78.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209600      2.26%     80.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1793186     19.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      9265470                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.296580                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.614198                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3476387                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      1490122                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3435268                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        40366                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        823324                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496504                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3886                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19938496                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10483                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        823324                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3658004                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1030852                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       179452                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3286970                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       286865                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19344085                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          505                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        156604                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        79484                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           23                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26827293                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90105308                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90105308                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795133                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10032150                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3535                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1817                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           699990                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1892839                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1015017                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23579                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       414824                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18030814                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3432                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14604454                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23367                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5700505                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17403715                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          183                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      9265470                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.576224                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.823605                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3779005     40.79%     40.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1718426     18.55%     59.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1357022     14.65%     73.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       816988      8.82%     82.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       835529      9.02%     91.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       378434      4.08%     95.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       243254      2.63%     98.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67286      0.73%     99.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69526      0.75%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      9265470                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63491     59.50%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         20237     18.96%     78.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        22984     21.54%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12008329     82.22%     82.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200390      1.37%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1545723     10.58%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       848418      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14604454                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.404673                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             106712                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007307                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38604454                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23734970                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14233267                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14711166                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        46057                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       660481                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          381                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          226                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       233050                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           83                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        823324                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         935345                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        19863                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18034247                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        82892                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1892839                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1015017                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1813                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         13900                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1425                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          226                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122679                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115672                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238351                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14363221                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1466993                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       241230                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2301448                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018875                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834455                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.381471                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14243907                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14233267                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9200472                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24884407                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.368972                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369728                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239201                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5796118                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3249                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205401                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      8442146                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.449774                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.067954                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3854645     45.66%     45.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2046911     24.25%     69.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       849913     10.07%     79.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       430465      5.10%     85.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       451792      5.35%     90.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       225120      2.67%     93.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       154606      1.83%     94.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88887      1.05%     95.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       339807      4.03%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      8442146                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239201                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014324                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232358                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757710                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009347                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240450                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       339807                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            26137502                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36894478                       # The number of ROB writes
system.switch_cpus0.timesIdled                   7128                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1131577                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239201                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.039704                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.039704                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.961812                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.961812                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64932105                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19476794                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18721284                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3238                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   9                       # Number of system calls
system.switch_cpus1.numCycles                10397047                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3354557                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2922538                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       219545                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1688256                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1623430                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          237433                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6726                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      4090026                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              18618002                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3354557                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1860863                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3948762                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1020766                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        523259                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          2011234                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       104841                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      9361909                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.295666                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.284384                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         5413147     57.82%     57.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          705104      7.53%     65.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          349512      3.73%     69.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          258714      2.76%     71.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          213782      2.28%     74.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          185264      1.98%     76.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           64519      0.69%     76.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          231951      2.48%     79.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1939916     20.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      9361909                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.322645                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.790701                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         4235384                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       494979                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3815427                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        19567                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        796548                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       371312                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3336                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20847008                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4979                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        796548                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4412580                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         260466                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        60576                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3656207                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       175528                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20192331                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           63                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         85129                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        75663                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     26776368                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91981031                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91981031                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17636521                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9139847                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2562                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1373                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           442653                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      3074440                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       705159                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8966                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       219284                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19009838                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2574                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         16221994                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        21691                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5436051                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     14846296                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          155                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      9361909                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.732766                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.857258                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3391782     36.23%     36.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1990571     21.26%     57.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1000037     10.68%     68.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1168925     12.49%     80.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       879916      9.40%     90.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       562469      6.01%     96.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       240868      2.57%     98.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        71371      0.76%     99.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        55970      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      9361909                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          69190     73.09%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     73.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14659     15.49%     88.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        10811     11.42%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12744943     78.57%     78.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       129827      0.80%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1186      0.01%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2760624     17.02%     96.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       585414      3.61%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      16221994                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.560250                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              94660                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005835                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     41922248                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24448587                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     15670441                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      16316654                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        26372                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       852264                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          106                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          130                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       183898                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        796548                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         175325                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        10009                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19012412                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        74395                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      3074440                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       705159                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1368                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          5017                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           77                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          130                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       111786                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       128928                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       240714                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15876451                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2642786                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       345543                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             3212575                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2379169                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            569789                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.527015                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              15699062                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             15670441                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9441578                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         23324895                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.507201                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.404785                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     11814686                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     13444337                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5568317                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2419                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       217498                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      8565361                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.569617                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.290172                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      4034794     47.11%     47.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1814134     21.18%     68.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       983388     11.48%     79.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       358811      4.19%     83.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       308950      3.61%     87.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       137333      1.60%     89.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       335305      3.91%     93.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        88469      1.03%     94.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       504177      5.89%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      8565361                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     11814686                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      13444337                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2743437                       # Number of memory references committed
system.switch_cpus1.commit.loads              2222176                       # Number of loads committed
system.switch_cpus1.commit.membars               1204                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           2102184                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11742745                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       183278                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       504177                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            27073721                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38822894                       # The number of ROB writes
system.switch_cpus1.timesIdled                   6468                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1035138                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           11814686                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             13444337                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     11814686                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.880010                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.880010                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.136350                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.136350                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        73484371                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20586265                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       21468683                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2412                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                10397047                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3232171                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2621847                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       220413                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1329197                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1272820                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          343180                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9468                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3383916                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17808502                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3232171                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1616000                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3761003                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1161500                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        889372                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1665963                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       102239                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8970312                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.448574                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.302163                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         5209309     58.07%     58.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          235548      2.63%     60.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          266828      2.97%     63.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          491094      5.47%     69.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          219080      2.44%     71.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          337658      3.76%     75.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          185407      2.07%     77.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          158167      1.76%     79.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1867221     20.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8970312                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.310874                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.712842                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3571920                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       839191                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3587938                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        37377                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        933883                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       550579                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         2127                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      21209710                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4945                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        933883                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3767310                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         202537                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       364289                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3425535                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       276751                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20381981                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         5982                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        148426                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        79123                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         2003                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     28544641                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     94936824                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     94936824                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17530182                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11014459                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         4305                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2594                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           705057                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1903568                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       970872                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        14014                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       327072                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19147681                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         4311                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15405113                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        30596                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6481735                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19409805                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          848                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8970312                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.717344                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.914215                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3320825     37.02%     37.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1841938     20.53%     57.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1267723     14.13%     71.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       870366      9.70%     81.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       723979      8.07%     89.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       392518      4.38%     93.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       388198      4.33%     98.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        89183      0.99%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        75582      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8970312                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         111491     76.75%     76.75% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             2      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     76.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15785     10.87%     87.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17980     12.38%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12846807     83.39%     83.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       217901      1.41%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1696      0.01%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1534141      9.96%     94.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       804568      5.22%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15405113                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.481682                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             145258                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009429                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     39956392                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25633872                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14959873                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15550371                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        30550                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       747381                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          257                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          155                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       246292                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        933883                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          89816                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        10179                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19151995                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        66800                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1903568                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       970872                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2585                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          7030                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          155                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       129611                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       127531                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       257142                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     15114124                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1431044                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       290989                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2204866                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2140498                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            773822                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.453694                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14971353                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14959873                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9792624                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         27479842                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.438858                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356357                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10274666                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12619245                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6532820                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3463                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       223288                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      8036429                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.570255                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.144454                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3355619     41.76%     41.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2104474     26.19%     67.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       862762     10.74%     78.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       430975      5.36%     84.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       441493      5.49%     89.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       173446      2.16%     91.69% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       190127      2.37%     94.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        97906      1.22%     95.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       379627      4.72%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      8036429                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10274666                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12619245                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1880767                       # Number of memory references committed
system.switch_cpus2.commit.loads              1156187                       # Number of loads committed
system.switch_cpus2.commit.membars               1722                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1814188                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11369011                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       256770                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       379627                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26808698                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           39238845                       # The number of ROB writes
system.switch_cpus2.timesIdled                   7869                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1426735                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10274666                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12619245                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10274666                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.011911                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.011911                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.988229                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.988229                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        67942964                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20682473                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19611515                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3456                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus3.numCycles                10397047                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3323323                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2705353                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       223087                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1371717                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1286958                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          350843                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9893                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3318250                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              18361592                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3323323                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1637801                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              4041557                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1198594                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       1094664                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1624257                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        93815                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      9425782                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.409963                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.275729                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         5384225     57.12%     57.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          354844      3.76%     60.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          287199      3.05%     63.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          694644      7.37%     71.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          184636      1.96%     73.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          250675      2.66%     75.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          172511      1.83%     77.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          100759      1.07%     78.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1996289     21.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      9425782                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.319641                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.766039                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3463278                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      1080081                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3886559                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        24870                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        970992                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       565935                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          327                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      21993227                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1699                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        970992                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3716377                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         141851                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       572331                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3653220                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       371006                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      21216424                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          458                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        148144                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       120770                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           34                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     29665652                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     99058975                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     99058975                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     18214914                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        11450694                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4552                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2775                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1041510                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1994167                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      1035714                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        21525                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       328841                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          20036447                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4558                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15898886                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        32653                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6890483                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     21218052                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          931                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      9425782                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.686745                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.889281                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3560130     37.77%     37.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1937607     20.56%     58.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1245835     13.22%     71.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       933672      9.91%     81.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       813935      8.64%     90.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       422356      4.48%     94.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       362728      3.85%     98.41% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        71447      0.76%     99.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        78072      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      9425782                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          94203     69.51%     69.51% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             3      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.52% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         20768     15.33%     84.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        20541     15.16%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     13213350     83.11%     83.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       221797      1.40%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1775      0.01%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1588410      9.99%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       873554      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15898886                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.529173                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             135515                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008524                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     41391721                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     26931699                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     15491092                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      16034401                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        60871                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       787546                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          429                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          213                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       262104                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           29                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        970992                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          86230                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9152                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     20041008                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        45159                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1994167                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      1035714                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2750                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7226                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           10                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          213                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       134919                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       127264                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       262183                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     15646655                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1487739                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       252230                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2338766                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2204572                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            851027                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.504913                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              15501704                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             15491092                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         10072766                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         28620771                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.489951                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351939                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10673904                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     13119528                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6921548                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3627                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       226813                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      8454790                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.551727                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.122824                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3531597     41.77%     41.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2228838     26.36%     68.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       900088     10.65%     78.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       517908      6.13%     84.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       412742      4.88%     89.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       172301      2.04%     91.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       202814      2.40%     94.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       100583      1.19%     95.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       387919      4.59%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      8454790                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10673904                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      13119528                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1980228                       # Number of memory references committed
system.switch_cpus3.commit.loads              1206618                       # Number of loads committed
system.switch_cpus3.commit.membars               1802                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1881963                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11824741                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       267500                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       387919                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            28107765                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           41053821                       # The number of ROB writes
system.switch_cpus3.timesIdled                   5432                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 971265                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10673904                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             13119528                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10673904                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.974062                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.974062                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.026628                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.026628                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        70394371                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       21390910                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       20283944                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3622                       # number of misc regfile writes
system.l20.replacements                          7597                       # number of replacements
system.l20.tagsinuse                       511.754024                       # Cycle average of tags in use
system.l20.total_refs                            4473                       # Total number of references to valid blocks.
system.l20.sampled_refs                          8109                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.551609                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            4.344900                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     2.833806                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   483.294136                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data            21.281182                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.008486                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.005535                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.943934                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.041565                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999520                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         2933                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   2934                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             872                       # number of Writeback hits
system.l20.Writeback_hits::total                  872                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           19                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   19                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         2952                       # number of demand (read+write) hits
system.l20.demand_hits::total                    2953                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         2952                       # number of overall hits
system.l20.overall_hits::total                   2953                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           46                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         7507                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 7553                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data           28                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                 28                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           46                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         7535                       # number of demand (read+write) misses
system.l20.demand_misses::total                  7581                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           46                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         7535                       # number of overall misses
system.l20.overall_misses::total                 7581                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      9177036                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1253572609                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1262749645                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data      4561534                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total      4561534                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      9177036                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1258134143                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1267311179                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      9177036                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1258134143                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1267311179                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           47                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        10440                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              10487                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          872                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              872                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           47                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               47                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           47                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        10487                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               10534                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           47                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        10487                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              10534                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.978723                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.719061                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.720225                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.595745                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.595745                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.978723                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.718509                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.719670                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.978723                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.718509                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.719670                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 199500.782609                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 166987.159851                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 167185.177413                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data 162911.928571                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total 162911.928571                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 199500.782609                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 166972.016324                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 167169.394407                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 199500.782609                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 166972.016324                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 167169.394407                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 718                       # number of writebacks
system.l20.writebacks::total                      718                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           46                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         7507                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            7553                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data           28                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total            28                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           46                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         7535                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             7581                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           46                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         7535                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            7581                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      8653842                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1168131193                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1176785035                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data      4242006                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total      4242006                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      8653842                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1172373199                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1181027041                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      8653842                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1172373199                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1181027041                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.978723                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.719061                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.720225                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.595745                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.595745                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.978723                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.718509                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.719670                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.978723                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.718509                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.719670                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       188127                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 155605.593846                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 155803.658811                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 151500.214286                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 151500.214286                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst       188127                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 155590.338288                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 155787.764279                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst       188127                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 155590.338288                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 155787.764279                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4483                       # number of replacements
system.l21.tagsinuse                       511.819647                       # Cycle average of tags in use
system.l21.total_refs                            2727                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4995                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.545946                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            5.520449                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     3.963008                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   467.803231                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data            34.532959                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.010782                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.007740                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.913678                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.067447                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999648                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            3                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         1719                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   1722                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             652                       # number of Writeback hits
system.l21.Writeback_hits::total                  652                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           20                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   20                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            3                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         1739                       # number of demand (read+write) hits
system.l21.demand_hits::total                    1742                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            3                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         1739                       # number of overall hits
system.l21.overall_hits::total                   1742                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           46                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4415                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4461                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            8                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  8                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           46                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4423                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4469                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           46                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4423                       # number of overall misses
system.l21.overall_misses::total                 4469                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     10754169                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    617547925                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      628302094                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      1452722                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      1452722                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     10754169                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    619000647                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       629754816                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     10754169                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    619000647                       # number of overall miss cycles
system.l21.overall_miss_latency::total      629754816                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           49                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         6134                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               6183                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          652                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              652                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           28                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               28                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           49                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         6162                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                6211                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           49                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         6162                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               6211                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.938776                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.719759                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.721494                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.285714                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.285714                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.938776                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.717786                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.719530                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.938776                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.717786                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.719530                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 233786.282609                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 139874.954700                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 140843.329747                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 181590.250000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 181590.250000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 233786.282609                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 139950.406285                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 140916.271202                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 233786.282609                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 139950.406285                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 140916.271202                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 488                       # number of writebacks
system.l21.writebacks::total                      488                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           46                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4415                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4461                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            8                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             8                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           46                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4423                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4469                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           46                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4423                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4469                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     10212526                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    565075697                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    575288223                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      1358207                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      1358207                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     10212526                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    566433904                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    576646430                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     10212526                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    566433904                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    576646430                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.938776                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.719759                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.721494                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.285714                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.285714                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.938776                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.717786                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.719530                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.938776                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.717786                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.719530                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 222011.434783                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 127989.965345                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 128959.476126                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 169775.875000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 169775.875000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 222011.434783                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 128065.544653                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 129032.541956                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 222011.434783                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 128065.544653                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 129032.541956                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          6211                       # number of replacements
system.l22.tagsinuse                       511.529202                       # Cycle average of tags in use
system.l22.total_refs                            3020                       # Total number of references to valid blocks.
system.l22.sampled_refs                          6723                       # Sample count of references to valid blocks.
system.l22.avg_refs                          0.449204                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks            6.625940                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     3.636092                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   466.481637                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data            34.785533                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.012941                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.007102                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.911097                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.067940                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999080                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            3                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         1614                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   1617                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             839                       # number of Writeback hits
system.l22.Writeback_hits::total                  839                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           42                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   42                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            3                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         1656                       # number of demand (read+write) hits
system.l22.demand_hits::total                    1659                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            3                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         1656                       # number of overall hits
system.l22.overall_hits::total                   1659                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           43                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         6131                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 6174                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data           22                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                 22                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           43                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         6153                       # number of demand (read+write) misses
system.l22.demand_misses::total                  6196                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           43                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         6153                       # number of overall misses
system.l22.overall_misses::total                 6196                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     10765698                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1039761658                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1050527356                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data      3980190                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total      3980190                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     10765698                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1043741848                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1054507546                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     10765698                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1043741848                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1054507546                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           46                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         7745                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               7791                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          839                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              839                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           64                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               64                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           46                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         7809                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                7855                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           46                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         7809                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               7855                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.934783                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.791607                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.792453                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data     0.343750                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total        0.343750                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.934783                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.787937                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.788797                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.934783                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.787937                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.788797                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 250365.069767                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 169590.875550                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 170153.442825                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 180917.727273                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 180917.727273                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 250365.069767                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 169631.374614                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 170191.663331                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 250365.069767                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 169631.374614                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 170191.663331                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 654                       # number of writebacks
system.l22.writebacks::total                      654                       # number of writebacks
system.l22.ReadReq_mshr_hits::switch_cpus2.data            2                       # number of ReadReq MSHR hits
system.l22.ReadReq_mshr_hits::total                 2                       # number of ReadReq MSHR hits
system.l22.demand_mshr_hits::switch_cpus2.data            2                       # number of demand (read+write) MSHR hits
system.l22.demand_mshr_hits::total                  2                       # number of demand (read+write) MSHR hits
system.l22.overall_mshr_hits::switch_cpus2.data            2                       # number of overall MSHR hits
system.l22.overall_mshr_hits::total                 2                       # number of overall MSHR hits
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         6129                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            6172                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data           22                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total            22                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         6151                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             6194                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         6151                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            6194                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     10277104                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    969018945                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    979296049                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data      3728969                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total      3728969                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     10277104                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    972747914                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    983025018                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     10277104                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    972747914                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    983025018                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.934783                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.791349                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.792196                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.343750                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total     0.343750                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.934783                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.787681                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.788542                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.934783                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.787681                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.788542                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 239002.418605                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 158103.923152                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 158667.538723                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 169498.590909                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 169498.590909                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 239002.418605                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 158144.677939                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 158706.008718                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 239002.418605                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 158144.677939                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 158706.008718                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          4440                       # number of replacements
system.l23.tagsinuse                       511.529468                       # Cycle average of tags in use
system.l23.total_refs                            4026                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4951                       # Sample count of references to valid blocks.
system.l23.avg_refs                          0.813169                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           11.366890                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     3.553400                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   466.584387                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data            30.024791                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.022201                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.006940                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.911298                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.058642                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999081                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         1568                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   1569                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            1785                       # number of Writeback hits
system.l23.Writeback_hits::total                 1785                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           57                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   57                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         1625                       # number of demand (read+write) hits
system.l23.demand_hits::total                    1626                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         1625                       # number of overall hits
system.l23.overall_hits::total                   1626                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           45                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         4342                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 4387                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           45                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         4343                       # number of demand (read+write) misses
system.l23.demand_misses::total                  4388                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           45                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         4343                       # number of overall misses
system.l23.overall_misses::total                 4388                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     11598584                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    653869537                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      665468121                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data        66591                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total        66591                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     11598584                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    653936128                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       665534712                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     11598584                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    653936128                       # number of overall miss cycles
system.l23.overall_miss_latency::total      665534712                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           46                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5910                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5956                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         1785                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             1785                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           58                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               58                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           46                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5968                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                6014                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           46                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5968                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               6014                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.978261                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.734687                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.736568                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.017241                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.017241                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.978261                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.727714                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.729631                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.978261                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.727714                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.729631                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 257746.311111                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 150591.786504                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 151690.932528                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data        66591                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total        66591                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 257746.311111                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 150572.444854                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 151671.538742                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 257746.311111                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 150572.444854                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 151671.538742                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                1464                       # number of writebacks
system.l23.writebacks::total                     1464                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           45                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         4342                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            4387                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           45                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         4343                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             4388                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           45                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         4343                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            4388                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     11083832                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    604227054                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    615310886                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data        55261                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total        55261                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     11083832                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    604282315                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    615366147                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     11083832                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    604282315                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    615366147                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.978261                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.734687                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.736568                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.017241                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.017241                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.978261                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.727714                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.729631                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.978261                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.727714                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.729631                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 246307.377778                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 139158.695071                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 140257.781172                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        55261                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total        55261                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 246307.377778                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 139139.377159                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 140238.410893                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 246307.377778                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 139139.377159                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 140238.410893                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               581.379820                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001641700                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   588                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1703472.278912                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    43.039699                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   538.340121                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.068974                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.862725                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.931698                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1633006                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1633006                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1633006                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1633006                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1633006                       # number of overall hits
system.cpu0.icache.overall_hits::total        1633006                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           72                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           72                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            72                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           72                       # number of overall misses
system.cpu0.icache.overall_misses::total           72                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     13519718                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     13519718                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     13519718                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     13519718                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     13519718                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     13519718                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1633078                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1633078                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1633078                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1633078                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1633078                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1633078                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000044                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000044                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 187773.861111                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 187773.861111                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 187773.861111                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 187773.861111                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 187773.861111                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 187773.861111                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           25                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           25                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           25                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           47                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           47                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           47                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      9231801                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      9231801                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      9231801                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      9231801                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      9231801                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      9231801                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 196421.297872                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 196421.297872                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 196421.297872                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 196421.297872                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 196421.297872                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 196421.297872                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10487                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174371248                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10743                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16231.150330                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.388664                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.611336                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899956                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100044                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1126606                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1126606                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778464                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778464                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1653                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1653                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1619                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1619                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1905070                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1905070                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1905070                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1905070                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        40815                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        40815                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          181                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          181                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        40996                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         40996                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        40996                       # number of overall misses
system.cpu0.dcache.overall_misses::total        40996                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   5081297643                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5081297643                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     18541049                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     18541049                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   5099838692                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5099838692                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   5099838692                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5099838692                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1167421                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1167421                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1653                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1653                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1619                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1619                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1946066                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1946066                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1946066                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1946066                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.034962                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.034962                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000232                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000232                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021066                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021066                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021066                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021066                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 124495.838368                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 124495.838368                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 102436.734807                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 102436.734807                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 124398.445995                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 124398.445995                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 124398.445995                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 124398.445995                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          872                       # number of writebacks
system.cpu0.dcache.writebacks::total              872                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        30375                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        30375                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          134                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          134                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        30509                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        30509                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        30509                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        30509                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10440                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10440                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           47                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           47                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10487                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10487                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10487                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10487                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1282002898                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1282002898                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      4769897                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      4769897                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1286772795                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1286772795                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1286772795                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1286772795                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008943                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008943                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005389                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005389                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005389                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005389                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 122797.212452                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 122797.212452                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 101487.170213                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 101487.170213                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 122701.706398                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 122701.706398                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 122701.706398                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 122701.706398                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     5                       # number of replacements
system.cpu1.icache.tagsinuse               556.962027                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913452487                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   567                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1611027.313933                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    43.515040                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   513.446987                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.069736                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.822832                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.892567                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      2011178                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2011178                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      2011178                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2011178                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      2011178                       # number of overall hits
system.cpu1.icache.overall_hits::total        2011178                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           56                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           56                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           56                       # number of overall misses
system.cpu1.icache.overall_misses::total           56                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     11871404                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     11871404                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     11871404                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     11871404                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     11871404                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     11871404                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      2011234                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2011234                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      2011234                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2011234                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      2011234                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2011234                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000028                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000028                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000028                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000028                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000028                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000028                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 211989.357143                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 211989.357143                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 211989.357143                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 211989.357143                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 211989.357143                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 211989.357143                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           49                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           49                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           49                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     10830788                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     10830788                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     10830788                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     10830788                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     10830788                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     10830788                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 221036.489796                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 221036.489796                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 221036.489796                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 221036.489796                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 221036.489796                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 221036.489796                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6162                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               207131409                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6418                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              32273.513400                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   206.734254                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    49.265746                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.807556                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.192444                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2401707                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2401707                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       518682                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        518682                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1348                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1348                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1206                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1206                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2920389                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2920389                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2920389                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2920389                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        22849                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        22849                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           88                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           88                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        22937                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         22937                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        22937                       # number of overall misses
system.cpu1.dcache.overall_misses::total        22937                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2817681591                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2817681591                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      9715480                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      9715480                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2827397071                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2827397071                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2827397071                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2827397071                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2424556                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2424556                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       518770                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       518770                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1348                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1348                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1206                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1206                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2943326                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2943326                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2943326                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2943326                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009424                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009424                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000170                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000170                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007793                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007793                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007793                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007793                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 123317.501466                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 123317.501466                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 110403.181818                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 110403.181818                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 123267.954440                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 123267.954440                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 123267.954440                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 123267.954440                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          652                       # number of writebacks
system.cpu1.dcache.writebacks::total              652                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        16715                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        16715                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           60                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           60                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        16775                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        16775                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        16775                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        16775                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6134                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6134                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           28                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           28                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6162                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6162                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6162                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6162                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    633968047                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    633968047                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1740788                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1740788                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    635708835                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    635708835                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    635708835                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    635708835                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002530                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002530                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000054                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000054                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002094                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002094                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002094                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002094                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 103353.121454                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 103353.121454                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        62171                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        62171                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 103165.990750                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 103165.990750                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 103165.990750                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 103165.990750                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               514.756260                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1006710148                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1943455.884170                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    42.756260                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          472                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.068520                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.756410                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.824930                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1665902                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1665902                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1665902                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1665902                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1665902                       # number of overall hits
system.cpu2.icache.overall_hits::total        1665902                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           61                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           61                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           61                       # number of overall misses
system.cpu2.icache.overall_misses::total           61                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     16730717                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     16730717                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     16730717                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     16730717                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     16730717                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     16730717                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1665963                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1665963                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1665963                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1665963                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1665963                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1665963                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000037                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000037                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 274274.049180                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 274274.049180                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 274274.049180                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 274274.049180                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 274274.049180                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 274274.049180                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           15                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           15                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           46                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           46                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           46                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     10856741                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     10856741                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     10856741                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     10856741                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     10856741                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     10856741                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 236016.108696                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 236016.108696                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 236016.108696                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 236016.108696                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 236016.108696                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 236016.108696                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  7809                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165393912                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  8065                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              20507.614631                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   227.453881                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    28.546119                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.888492                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.111508                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1113323                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1113323                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       720816                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        720816                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2527                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2527                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1728                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1728                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1834139                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1834139                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1834139                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1834139                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        16987                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        16987                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          236                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          236                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        17223                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         17223                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        17223                       # number of overall misses
system.cpu2.dcache.overall_misses::total        17223                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2420856506                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2420856506                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     19695967                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     19695967                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2440552473                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2440552473                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2440552473                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2440552473                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1130310                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1130310                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       721052                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       721052                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1728                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1728                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1851362                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1851362                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1851362                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1851362                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015029                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015029                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000327                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000327                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009303                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009303                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009303                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009303                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 142512.303879                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 142512.303879                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 83457.487288                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 83457.487288                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 141703.098937                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 141703.098937                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 141703.098937                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 141703.098937                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          839                       # number of writebacks
system.cpu2.dcache.writebacks::total              839                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         9242                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         9242                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          172                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          172                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         9414                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         9414                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         9414                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         9414                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7745                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7745                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           64                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           64                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         7809                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7809                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         7809                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7809                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1060444804                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1060444804                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      4674278                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      4674278                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1065119082                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1065119082                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1065119082                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1065119082                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006852                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006852                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000089                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000089                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004218                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004218                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004218                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004218                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 136919.923047                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 136919.923047                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 73035.593750                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 73035.593750                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 136396.348060                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 136396.348060                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 136396.348060                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 136396.348060                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               516.781189                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004840853                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1932386.255769                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    42.781189                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.068560                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.828175                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1624189                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1624189                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1624189                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1624189                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1624189                       # number of overall hits
system.cpu3.icache.overall_hits::total        1624189                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           68                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           68                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           68                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            68                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           68                       # number of overall misses
system.cpu3.icache.overall_misses::total           68                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     16609879                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     16609879                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     16609879                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     16609879                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     16609879                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     16609879                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1624257                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1624257                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1624257                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1624257                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1624257                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1624257                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000042                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000042                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 244262.926471                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 244262.926471                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 244262.926471                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 244262.926471                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 244262.926471                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 244262.926471                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           22                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           22                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           22                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           46                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           46                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           46                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     11664537                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     11664537                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     11664537                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     11664537                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     11664537                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     11664537                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 253576.891304                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 253576.891304                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 253576.891304                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 253576.891304                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 253576.891304                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 253576.891304                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5968                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158314792                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  6224                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              25436.181234                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.423664                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.576336                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884467                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115533                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1128042                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1128042                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       769287                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        769287                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         2051                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         2051                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1811                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1811                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1897329                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1897329                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1897329                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1897329                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        16275                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        16275                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          515                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          515                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        16790                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         16790                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        16790                       # number of overall misses
system.cpu3.dcache.overall_misses::total        16790                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2226421144                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2226421144                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     59110611                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     59110611                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2285531755                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2285531755                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2285531755                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2285531755                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1144317                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1144317                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       769802                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       769802                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         2051                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         2051                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1811                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1811                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1914119                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1914119                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1914119                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1914119                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.014222                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.014222                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000669                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000669                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008772                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008772                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008772                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008772                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 136800.070292                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 136800.070292                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 114777.885437                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 114777.885437                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 136124.583383                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 136124.583383                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 136124.583383                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 136124.583383                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       172928                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        86464                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1785                       # number of writebacks
system.cpu3.dcache.writebacks::total             1785                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        10365                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        10365                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          457                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          457                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        10822                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        10822                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        10822                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        10822                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5910                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5910                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           58                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           58                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5968                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5968                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5968                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5968                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    675348535                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    675348535                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       959817                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       959817                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    676308352                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    676308352                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    676308352                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    676308352                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005165                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005165                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003118                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003118                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003118                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003118                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 114272.171743                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 114272.171743                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 16548.568966                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 16548.568966                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 113322.445040                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 113322.445040                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 113322.445040                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 113322.445040                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
