--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml test1.twx test1.ncd -o test1.twr test1.pcf -ucf
test1.ucf

Design file:              test1.ncd
Physical constraint file: test1.pcf
Device,package,speed:     xc4vsx35,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clock_buf1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 299935 paths analyzed, 32955 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.881ns.
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_subfp/blk000001eb (SLICE_X18Y114.BX), 582 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVirCompensated_mux (FF)
  Destination:          tfm_inst/inst_subfp/blk000001eb (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.881ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_buf rising at 0.000ns
  Destination Clock:    tfm_inst/subfpclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVirCompensated_mux to tfm_inst/inst_subfp/blk000001eb
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y63.XQ      Tcko                  0.360   tfm_inst/CalculateVirCompensated_mux
                                                       tfm_inst/CalculateVirCompensated_mux
    SLICE_X41Y104.G3     net (fanout=347)      3.035   tfm_inst/CalculateVirCompensated_mux
    SLICE_X41Y104.Y      Tilo                  0.194   tfm_inst/state_FSM_FFd15
                                                       tfm_inst/subfpa<26>19_SW1
    SLICE_X41Y126.G1     net (fanout=2)        1.354   N4408
    SLICE_X41Y126.XMUX   Tif5x                 0.574   N4854
                                                       tfm_inst/subfpa<26>29_SW02
                                                       tfm_inst/subfpa<26>29_SW0_f5
    SLICE_X16Y128.F3     net (fanout=1)        1.665   N4854
    SLICE_X16Y128.X      Tilo                  0.195   tfm_inst/inst_subfp/sig000002e3
                                                       tfm_inst/subfpa<26>29
    SLICE_X18Y112.G2     net (fanout=5)        0.968   tfm_inst/subfpa<26>
    SLICE_X18Y112.COUT   Topcyg                0.561   tfm_inst/inst_subfp/sig000003bd
                                                       tfm_inst/inst_subfp/blk000004bf
                                                       tfm_inst/inst_subfp/blk000001e5
    SLICE_X18Y113.CIN    net (fanout=1)        0.000   tfm_inst/inst_subfp/sig000003bd
    SLICE_X18Y113.COUT   Tbyp                  0.089   tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrKtaParam/inst_extrktaparam_proc0_inst/addfpa_internal<30>
                                                       tfm_inst/inst_subfp/blk000001e4
                                                       tfm_inst/inst_subfp/blk000001e3
    SLICE_X18Y114.BX     net (fanout=1)        0.607   tfm_inst/inst_subfp/sig000003bf
    SLICE_X18Y114.CLK    Tdick                 0.279   tfm_inst/inst_subfp/sig000003e8
                                                       tfm_inst/inst_subfp/blk000001eb
    -------------------------------------------------  ---------------------------
    Total                                      9.881ns (2.252ns logic, 7.629ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVirCompensated_mux (FF)
  Destination:          tfm_inst/inst_subfp/blk000001eb (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.873ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_buf rising at 0.000ns
  Destination Clock:    tfm_inst/subfpclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVirCompensated_mux to tfm_inst/inst_subfp/blk000001eb
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y63.XQ      Tcko                  0.360   tfm_inst/CalculateVirCompensated_mux
                                                       tfm_inst/CalculateVirCompensated_mux
    SLICE_X41Y104.G3     net (fanout=347)      3.035   tfm_inst/CalculateVirCompensated_mux
    SLICE_X41Y104.Y      Tilo                  0.194   tfm_inst/state_FSM_FFd15
                                                       tfm_inst/subfpa<26>19_SW1
    SLICE_X41Y126.F1     net (fanout=2)        1.354   N4408
    SLICE_X41Y126.XMUX   Tif5x                 0.566   N4854
                                                       tfm_inst/subfpa<26>29_SW01
                                                       tfm_inst/subfpa<26>29_SW0_f5
    SLICE_X16Y128.F3     net (fanout=1)        1.665   N4854
    SLICE_X16Y128.X      Tilo                  0.195   tfm_inst/inst_subfp/sig000002e3
                                                       tfm_inst/subfpa<26>29
    SLICE_X18Y112.G2     net (fanout=5)        0.968   tfm_inst/subfpa<26>
    SLICE_X18Y112.COUT   Topcyg                0.561   tfm_inst/inst_subfp/sig000003bd
                                                       tfm_inst/inst_subfp/blk000004bf
                                                       tfm_inst/inst_subfp/blk000001e5
    SLICE_X18Y113.CIN    net (fanout=1)        0.000   tfm_inst/inst_subfp/sig000003bd
    SLICE_X18Y113.COUT   Tbyp                  0.089   tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrKtaParam/inst_extrktaparam_proc0_inst/addfpa_internal<30>
                                                       tfm_inst/inst_subfp/blk000001e4
                                                       tfm_inst/inst_subfp/blk000001e3
    SLICE_X18Y114.BX     net (fanout=1)        0.607   tfm_inst/inst_subfp/sig000003bf
    SLICE_X18Y114.CLK    Tdick                 0.279   tfm_inst/inst_subfp/sig000003e8
                                                       tfm_inst/inst_subfp/blk000001eb
    -------------------------------------------------  ---------------------------
    Total                                      9.873ns (2.244ns logic, 7.629ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateAlphaComp_mux (FF)
  Destination:          tfm_inst/inst_subfp/blk000001eb (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.700ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_buf rising at 0.000ns
  Destination Clock:    tfm_inst/subfpclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateAlphaComp_mux to tfm_inst/inst_subfp/blk000001eb
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y65.YQ      Tcko                  0.340   tfm_inst/CalculateAlphaComp_mux
                                                       tfm_inst/CalculateAlphaComp_mux
    SLICE_X48Y130.G4     net (fanout=253)      3.507   tfm_inst/CalculateAlphaComp_mux
    SLICE_X48Y130.Y      Tilo                  0.195   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/o_dia<21>
                                                       tfm_inst/subfpa<29>17_SW0
    SLICE_X48Y130.F2     net (fanout=1)        0.518   N4530
    SLICE_X48Y130.X      Tilo                  0.195   tfm_inst/inst_CalculatePixOS/inst_CalcPixOS_proc0/o_dia<21>
                                                       tfm_inst/subfpa<29>30_SW01
    SLICE_X21Y132.G4     net (fanout=1)        1.693   tfm_inst/subfpa<29>30_SW0
    SLICE_X21Y132.Y      Tilo                  0.194   tfm_inst/inst_subfp/sig000002e6
                                                       tfm_inst/subfpa<29>30_SW0_f51
    SLICE_X21Y132.F3     net (fanout=1)        0.222   N4644
    SLICE_X21Y132.X      Tilo                  0.194   tfm_inst/inst_subfp/sig000002e6
                                                       tfm_inst/subfpa<29>30
    SLICE_X18Y113.F1     net (fanout=5)        1.180   tfm_inst/subfpa<29>
    SLICE_X18Y113.COUT   Topcyf                0.576   tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrKtaParam/inst_extrktaparam_proc0_inst/addfpa_internal<30>
                                                       tfm_inst/inst_subfp/blk000004be
                                                       tfm_inst/inst_subfp/blk000001e4
                                                       tfm_inst/inst_subfp/blk000001e3
    SLICE_X18Y114.BX     net (fanout=1)        0.607   tfm_inst/inst_subfp/sig000003bf
    SLICE_X18Y114.CLK    Tdick                 0.279   tfm_inst/inst_subfp/sig000003e8
                                                       tfm_inst/inst_subfp/blk000001eb
    -------------------------------------------------  ---------------------------
    Total                                      9.700ns (1.973ns logic, 7.727ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_mulfp/blk000008d8 (SLICE_X58Y120.CIN), 797 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/ExtractAlphaParameters_mux (FF)
  Destination:          tfm_inst/inst_mulfp/blk000008d8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.873ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_buf rising at 0.000ns
  Destination Clock:    tfm_inst/mulfpclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/ExtractAlphaParameters_mux to tfm_inst/inst_mulfp/blk000008d8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y64.YQ      Tcko                  0.340   tfm_inst/ExtractAlphaParameters_mux
                                                       tfm_inst/ExtractAlphaParameters_mux
    SLICE_X61Y74.G2      net (fanout=390)      1.973   tfm_inst/ExtractAlphaParameters_mux
    SLICE_X61Y74.Y       Tilo                  0.194   tfm_inst/inst_ExtractAlphaParameters/extractalphaparameters_process_p0_inst/state_FSM_FFd22
                                                       tfm_inst/mulfpa<0>172
    SLICE_X59Y86.G3      net (fanout=31)       1.193   tfm_inst/N305
    SLICE_X59Y86.Y       Tilo                  0.194   tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/ram0728_ft<0>
                                                       tfm_inst/mulfpb<21>81_SW0
    SLICE_X59Y86.F1      net (fanout=1)        0.648   N2690
    SLICE_X59Y86.X       Tilo                  0.194   tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/ram0728_ft<0>
                                                       tfm_inst/mulfpb<21>106
    SLICE_X51Y110.G1     net (fanout=1)        1.401   tfm_inst/mulfpb<21>106
    SLICE_X51Y110.Y      Tilo                  0.194   tfm_inst/inst_CalculateVirCompensated/calculatevircompensated_process_p0_inst/o_pixos_addr<2>
                                                       tfm_inst/mulfpb<21>140_SW0
    SLICE_X51Y110.F1     net (fanout=1)        0.734   tfm_inst/mulfpb<21>140_SW0/O
    SLICE_X51Y110.X      Tilo                  0.194   tfm_inst/inst_CalculateVirCompensated/calculatevircompensated_process_p0_inst/o_pixos_addr<2>
                                                       tfm_inst/mulfpb<21>140
    SLICE_X58Y119.G2     net (fanout=4)        1.630   tfm_inst/mulfpb<21>
    SLICE_X58Y119.COUT   Topcyg                0.561   tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/ram0708_ft<22>
                                                       tfm_inst/inst_mulfp/blk00000991
                                                       tfm_inst/inst_mulfp/blk000008de
    SLICE_X58Y120.CIN    net (fanout=1)        0.000   tfm_inst/inst_mulfp/sig0000002e
    SLICE_X58Y120.CLK    Tcinck                0.423   tfm_inst/inst_mulfp/sig00000088
                                                       tfm_inst/inst_mulfp/sig0000002e_rt
                                                       tfm_inst/inst_mulfp/blk000008d8
    -------------------------------------------------  ---------------------------
    Total                                      9.873ns (2.294ns logic, 7.579ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVirCompensated_mux (FF)
  Destination:          tfm_inst/inst_mulfp/blk000008d8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.735ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_buf rising at 0.000ns
  Destination Clock:    tfm_inst/mulfpclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVirCompensated_mux to tfm_inst/inst_mulfp/blk000008d8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y63.XQ      Tcko                  0.360   tfm_inst/CalculateVirCompensated_mux
                                                       tfm_inst/CalculateVirCompensated_mux
    SLICE_X61Y74.G4      net (fanout=347)      1.815   tfm_inst/CalculateVirCompensated_mux
    SLICE_X61Y74.Y       Tilo                  0.194   tfm_inst/inst_ExtractAlphaParameters/extractalphaparameters_process_p0_inst/state_FSM_FFd22
                                                       tfm_inst/mulfpa<0>172
    SLICE_X59Y86.G3      net (fanout=31)       1.193   tfm_inst/N305
    SLICE_X59Y86.Y       Tilo                  0.194   tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/ram0728_ft<0>
                                                       tfm_inst/mulfpb<21>81_SW0
    SLICE_X59Y86.F1      net (fanout=1)        0.648   N2690
    SLICE_X59Y86.X       Tilo                  0.194   tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/ram0728_ft<0>
                                                       tfm_inst/mulfpb<21>106
    SLICE_X51Y110.G1     net (fanout=1)        1.401   tfm_inst/mulfpb<21>106
    SLICE_X51Y110.Y      Tilo                  0.194   tfm_inst/inst_CalculateVirCompensated/calculatevircompensated_process_p0_inst/o_pixos_addr<2>
                                                       tfm_inst/mulfpb<21>140_SW0
    SLICE_X51Y110.F1     net (fanout=1)        0.734   tfm_inst/mulfpb<21>140_SW0/O
    SLICE_X51Y110.X      Tilo                  0.194   tfm_inst/inst_CalculateVirCompensated/calculatevircompensated_process_p0_inst/o_pixos_addr<2>
                                                       tfm_inst/mulfpb<21>140
    SLICE_X58Y119.G2     net (fanout=4)        1.630   tfm_inst/mulfpb<21>
    SLICE_X58Y119.COUT   Topcyg                0.561   tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/ram0708_ft<22>
                                                       tfm_inst/inst_mulfp/blk00000991
                                                       tfm_inst/inst_mulfp/blk000008de
    SLICE_X58Y120.CIN    net (fanout=1)        0.000   tfm_inst/inst_mulfp/sig0000002e
    SLICE_X58Y120.CLK    Tcinck                0.423   tfm_inst/inst_mulfp/sig00000088
                                                       tfm_inst/inst_mulfp/sig0000002e_rt
                                                       tfm_inst/inst_mulfp/blk000008d8
    -------------------------------------------------  ---------------------------
    Total                                      9.735ns (2.314ns logic, 7.421ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/ExtractAlphaParameters_mux (FF)
  Destination:          tfm_inst/inst_mulfp/blk000008d8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.625ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_buf rising at 0.000ns
  Destination Clock:    tfm_inst/mulfpclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/ExtractAlphaParameters_mux to tfm_inst/inst_mulfp/blk000008d8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y64.YQ      Tcko                  0.340   tfm_inst/ExtractAlphaParameters_mux
                                                       tfm_inst/ExtractAlphaParameters_mux
    SLICE_X64Y83.G1      net (fanout=390)      2.250   tfm_inst/ExtractAlphaParameters_mux
    SLICE_X64Y83.Y       Tilo                  0.195   N60
                                                       tfm_inst/mulfpa<0>152
    SLICE_X62Y81.F3      net (fanout=56)       0.690   tfm_inst/N301
    SLICE_X62Y81.X       Tilo                  0.195   tfm_inst/inst_CalculateGetImage/mulfpb_internal<12>
                                                       tfm_inst/mulfpb<21>92_SW0_SW0
    SLICE_X59Y86.F3      net (fanout=1)        0.624   N62
    SLICE_X59Y86.X       Tilo                  0.194   tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/ram0728_ft<0>
                                                       tfm_inst/mulfpb<21>106
    SLICE_X51Y110.G1     net (fanout=1)        1.401   tfm_inst/mulfpb<21>106
    SLICE_X51Y110.Y      Tilo                  0.194   tfm_inst/inst_CalculateVirCompensated/calculatevircompensated_process_p0_inst/o_pixos_addr<2>
                                                       tfm_inst/mulfpb<21>140_SW0
    SLICE_X51Y110.F1     net (fanout=1)        0.734   tfm_inst/mulfpb<21>140_SW0/O
    SLICE_X51Y110.X      Tilo                  0.194   tfm_inst/inst_CalculateVirCompensated/calculatevircompensated_process_p0_inst/o_pixos_addr<2>
                                                       tfm_inst/mulfpb<21>140
    SLICE_X58Y119.G2     net (fanout=4)        1.630   tfm_inst/mulfpb<21>
    SLICE_X58Y119.COUT   Topcyg                0.561   tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/ram0708_ft<22>
                                                       tfm_inst/inst_mulfp/blk00000991
                                                       tfm_inst/inst_mulfp/blk000008de
    SLICE_X58Y120.CIN    net (fanout=1)        0.000   tfm_inst/inst_mulfp/sig0000002e
    SLICE_X58Y120.CLK    Tcinck                0.423   tfm_inst/inst_mulfp/sig00000088
                                                       tfm_inst/inst_mulfp/sig0000002e_rt
                                                       tfm_inst/inst_mulfp/blk000008d8
    -------------------------------------------------  ---------------------------
    Total                                      9.625ns (2.296ns logic, 7.329ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_divfp/blk00000064 (SLICE_X40Y104.CIN), 4980 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVirCompensated_mux (FF)
  Destination:          tfm_inst/inst_divfp/blk00000064 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.682ns (Levels of Logic = 7)
  Clock Path Skew:      -0.178ns (4.240 - 4.418)
  Source Clock:         clock_buf rising at 0.000ns
  Destination Clock:    tfm_inst/divfpclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVirCompensated_mux to tfm_inst/inst_divfp/blk00000064
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y63.XQ      Tcko                  0.360   tfm_inst/CalculateVirCompensated_mux
                                                       tfm_inst/CalculateVirCompensated_mux
    SLICE_X45Y81.G1      net (fanout=347)      2.132   tfm_inst/CalculateVirCompensated_mux
    SLICE_X45Y81.Y       Tilo                  0.194   tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/state_FSM_FFd77
                                                       tfm_inst/divfpa<0>111
    SLICE_X25Y77.G1      net (fanout=56)       1.835   tfm_inst/N283
    SLICE_X25Y77.Y       Tilo                  0.194   N442
                                                       tfm_inst/divfpb<22>18
    SLICE_X25Y77.F4      net (fanout=1)        0.159   tfm_inst/divfpb<22>18
    SLICE_X25Y77.X       Tilo                  0.194   N442
                                                       tfm_inst/divfpb<22>24_SW0
    SLICE_X24Y78.F1      net (fanout=1)        0.557   N442
    SLICE_X24Y78.X       Tilo                  0.195   tfm_inst/divfpb<22>
                                                       tfm_inst/divfpb<22>24
    SLICE_X37Y102.G1     net (fanout=2)        1.688   tfm_inst/divfpb<22>
    SLICE_X37Y102.Y      Tilo                  0.194   tfm_inst/inst_divfp/sig0000010f
                                                       tfm_inst/inst_divfp/blk000001ef
    SLICE_X40Y103.F2     net (fanout=1)        0.981   tfm_inst/inst_divfp/sig0000013e
    SLICE_X40Y103.COUT   Topcyf                0.576   tfm_inst/inst_divfp/sig000000ac
                                                       tfm_inst/inst_divfp/blk000001a1
                                                       tfm_inst/inst_divfp/blk0000005f
                                                       tfm_inst/inst_divfp/blk00000061
    SLICE_X40Y104.CIN    net (fanout=1)        0.000   tfm_inst/inst_divfp/sig000000c5
    SLICE_X40Y104.CLK    Tcinck                0.423   tfm_inst/inst_divfp/sig000000ae
                                                       tfm_inst/inst_divfp/blk00000063
                                                       tfm_inst/inst_divfp/blk00000064
    -------------------------------------------------  ---------------------------
    Total                                      9.682ns (2.330ns logic, 7.352ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVirCompensated_mux (FF)
  Destination:          tfm_inst/inst_divfp/blk00000064 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.565ns (Levels of Logic = 8)
  Clock Path Skew:      -0.178ns (4.240 - 4.418)
  Source Clock:         clock_buf rising at 0.000ns
  Destination Clock:    tfm_inst/divfpclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVirCompensated_mux to tfm_inst/inst_divfp/blk00000064
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y63.XQ      Tcko                  0.360   tfm_inst/CalculateVirCompensated_mux
                                                       tfm_inst/CalculateVirCompensated_mux
    SLICE_X45Y81.G1      net (fanout=347)      2.132   tfm_inst/CalculateVirCompensated_mux
    SLICE_X45Y81.Y       Tilo                  0.194   tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/state_FSM_FFd77
                                                       tfm_inst/divfpa<0>111
    SLICE_X27Y74.G4      net (fanout=56)       1.386   tfm_inst/N283
    SLICE_X27Y74.Y       Tilo                  0.194   N440
                                                       tfm_inst/divfpb<21>18
    SLICE_X27Y74.F3      net (fanout=1)        0.222   tfm_inst/divfpb<21>18
    SLICE_X27Y74.X       Tilo                  0.194   N440
                                                       tfm_inst/divfpb<21>24_SW0
    SLICE_X26Y84.F1      net (fanout=1)        0.815   N440
    SLICE_X26Y84.X       Tilo                  0.195   tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_CalcPixGain/CalculatePixGain_inst_CalcKGain_proc0/divfpb_internal<18>
                                                       tfm_inst/divfpb<21>24
    SLICE_X38Y98.F4      net (fanout=2)        1.636   tfm_inst/divfpb<21>
    SLICE_X38Y98.X       Tilo                  0.195   tfm_inst/inst_divfp/sig0000010e
                                                       tfm_inst/inst_divfp/blk000001ed
    SLICE_X40Y102.G2     net (fanout=1)        0.969   tfm_inst/inst_divfp/sig0000013d
    SLICE_X40Y102.COUT   Topcyg                0.561   tfm_inst/inst_divfp/sig000000aa
                                                       tfm_inst/inst_divfp/blk000001a2
                                                       tfm_inst/inst_divfp/blk0000005d
    SLICE_X40Y103.CIN    net (fanout=1)        0.000   tfm_inst/inst_divfp/sig000000c3
    SLICE_X40Y103.COUT   Tbyp                  0.089   tfm_inst/inst_divfp/sig000000ac
                                                       tfm_inst/inst_divfp/blk0000005f
                                                       tfm_inst/inst_divfp/blk00000061
    SLICE_X40Y104.CIN    net (fanout=1)        0.000   tfm_inst/inst_divfp/sig000000c5
    SLICE_X40Y104.CLK    Tcinck                0.423   tfm_inst/inst_divfp/sig000000ae
                                                       tfm_inst/inst_divfp/blk00000063
                                                       tfm_inst/inst_divfp/blk00000064
    -------------------------------------------------  ---------------------------
    Total                                      9.565ns (2.405ns logic, 7.160ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVirCompensated_mux (FF)
  Destination:          tfm_inst/inst_divfp/blk00000064 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.350ns (Levels of Logic = 11)
  Clock Path Skew:      -0.178ns (4.240 - 4.418)
  Source Clock:         clock_buf rising at 0.000ns
  Destination Clock:    tfm_inst/divfpclk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVirCompensated_mux to tfm_inst/inst_divfp/blk00000064
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y63.XQ      Tcko                  0.360   tfm_inst/CalculateVirCompensated_mux
                                                       tfm_inst/CalculateVirCompensated_mux
    SLICE_X45Y81.G1      net (fanout=347)      2.132   tfm_inst/CalculateVirCompensated_mux
    SLICE_X45Y81.Y       Tilo                  0.194   tfm_inst/inst_CalculatePixOsCPSP/CalculatePixOSCpSp_process_p0_inst/state_FSM_FFd77
                                                       tfm_inst/divfpa<0>111
    SLICE_X32Y88.F3      net (fanout=56)       1.751   tfm_inst/N283
    SLICE_X32Y88.X       Tilo                  0.195   tfm_inst/divfpb<12>18
                                                       tfm_inst/divfpb<12>18
    SLICE_X31Y88.F1      net (fanout=1)        0.787   tfm_inst/divfpb<12>18
    SLICE_X31Y88.X       Tilo                  0.194   tfm_inst/divfpb<12>
                                                       tfm_inst/divfpb<12>24
    SLICE_X36Y99.G4      net (fanout=2)        1.138   tfm_inst/divfpb<12>
    SLICE_X36Y99.Y       Tilo                  0.195   tfm_inst/inst_divfp/sig00000104
                                                       tfm_inst/inst_divfp/blk000001d2
    SLICE_X40Y98.F2      net (fanout=1)        0.960   tfm_inst/inst_divfp/sig00000133
    SLICE_X40Y98.COUT    Topcyf                0.576   tfm_inst/inst_divfp/sig000000a1
                                                       tfm_inst/inst_divfp/blk000001ab
                                                       tfm_inst/inst_divfp/blk0000004b
                                                       tfm_inst/inst_divfp/blk0000004d
    SLICE_X40Y99.CIN     net (fanout=1)        0.000   tfm_inst/inst_divfp/sig000000ba
    SLICE_X40Y99.COUT    Tbyp                  0.089   tfm_inst/inst_divfp/sig000000a3
                                                       tfm_inst/inst_divfp/blk0000004f
                                                       tfm_inst/inst_divfp/blk00000051
    SLICE_X40Y100.CIN    net (fanout=1)        0.000   tfm_inst/inst_divfp/sig000000bc
    SLICE_X40Y100.COUT   Tbyp                  0.089   tfm_inst/inst_divfp/sig000000a5
                                                       tfm_inst/inst_divfp/blk00000053
                                                       tfm_inst/inst_divfp/blk00000055
    SLICE_X40Y101.CIN    net (fanout=1)        0.000   tfm_inst/inst_divfp/sig000000be
    SLICE_X40Y101.COUT   Tbyp                  0.089   tfm_inst/inst_divfp/sig000000a7
                                                       tfm_inst/inst_divfp/blk00000057
                                                       tfm_inst/inst_divfp/blk00000059
    SLICE_X40Y102.CIN    net (fanout=1)        0.000   tfm_inst/inst_divfp/sig000000c1
    SLICE_X40Y102.COUT   Tbyp                  0.089   tfm_inst/inst_divfp/sig000000aa
                                                       tfm_inst/inst_divfp/blk0000005b
                                                       tfm_inst/inst_divfp/blk0000005d
    SLICE_X40Y103.CIN    net (fanout=1)        0.000   tfm_inst/inst_divfp/sig000000c3
    SLICE_X40Y103.COUT   Tbyp                  0.089   tfm_inst/inst_divfp/sig000000ac
                                                       tfm_inst/inst_divfp/blk0000005f
                                                       tfm_inst/inst_divfp/blk00000061
    SLICE_X40Y104.CIN    net (fanout=1)        0.000   tfm_inst/inst_divfp/sig000000c5
    SLICE_X40Y104.CLK    Tcinck                0.423   tfm_inst/inst_divfp/sig000000ae
                                                       tfm_inst/inst_divfp/blk00000063
                                                       tfm_inst/inst_divfp/blk00000064
    -------------------------------------------------  ---------------------------
    Total                                      9.350ns (2.582ns logic, 6.768ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clock_buf1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrKvParam/mem_extrkvparam_1 (RAMB16_X1Y15.DIA24), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.422ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrKvParam/inst_extrkvparam_proc0_inst/o_dia_24 (FF)
  Destination:          tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrKvParam/mem_extrkvparam_1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.316ns (Levels of Logic = 0)
  Clock Path Skew:      -0.106ns (0.978 - 1.084)
  Source Clock:         clock_buf rising at 10.000ns
  Destination Clock:    clock_buf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrKvParam/inst_extrkvparam_proc0_inst/o_dia_24 to tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrKvParam/mem_extrkvparam_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y124.YQ     Tcko                  0.313   tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrKvParam/inst_extrkvparam_proc0_inst/o_dia<24>
                                                       tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrKvParam/inst_extrkvparam_proc0_inst/o_dia_24
    RAMB16_X1Y15.DIA24   net (fanout=2)        0.325   tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrKvParam/inst_extrkvparam_proc0_inst/o_dia<24>
    RAMB16_X1Y15.CLKA    Trckd_DIA   (-Th)     0.322   tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrKvParam/mem_extrkvparam_1
                                                       tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrKvParam/mem_extrkvparam_1
    -------------------------------------------------  ---------------------------
    Total                                      0.316ns (-0.009ns logic, 0.325ns route)
                                                       (-2.8% logic, 102.8% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrKvParam/mem_extrkvparam_2 (RAMB16_X1Y14.DIA3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrKvParam/inst_extrkvparam_proc0_inst/o_dia_3 (FF)
  Destination:          tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrKvParam/mem_extrkvparam_2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.334ns (Levels of Logic = 0)
  Clock Path Skew:      -0.091ns (0.969 - 1.060)
  Source Clock:         clock_buf rising at 10.000ns
  Destination Clock:    clock_buf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrKvParam/inst_extrkvparam_proc0_inst/o_dia_3 to tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrKvParam/mem_extrkvparam_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y112.YQ     Tcko                  0.331   tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrKvParam/inst_extrkvparam_proc0_inst/o_dia<3>
                                                       tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrKvParam/inst_extrkvparam_proc0_inst/o_dia_3
    RAMB16_X1Y14.DIA3    net (fanout=2)        0.325   tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrKvParam/inst_extrkvparam_proc0_inst/o_dia<3>
    RAMB16_X1Y14.CLKA    Trckd_DIA   (-Th)     0.322   tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrKvParam/mem_extrkvparam_2
                                                       tfm_inst/inst_CalculatePixOS/CalculatePixOS_inst_ExtrKvParam/mem_extrkvparam_2
    -------------------------------------------------  ---------------------------
    Total                                      0.334ns (0.009ns logic, 0.325ns route)
                                                       (2.7% logic, 97.3% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2 (RAMB16_X6Y8.DIA20), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_CalculateAlphaComp/CalculateAlphaComp_process_p0_inst/o_dia_20 (FF)
  Destination:          tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.316ns (Levels of Logic = 0)
  Clock Path Skew:      -0.124ns (0.882 - 1.006)
  Source Clock:         clock_buf rising at 10.000ns
  Destination Clock:    clock_buf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_CalculateAlphaComp/CalculateAlphaComp_process_p0_inst/o_dia_20 to tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y66.XQ      Tcko                  0.313   tfm_inst/inst_CalculateAlphaComp/CalculateAlphaComp_process_p0_inst/o_dia<20>
                                                       tfm_inst/inst_CalculateAlphaComp/CalculateAlphaComp_process_p0_inst/o_dia_20
    RAMB16_X6Y8.DIA20    net (fanout=2)        0.325   tfm_inst/inst_CalculateAlphaComp/CalculateAlphaComp_process_p0_inst/o_dia<20>
    RAMB16_X6Y8.CLKA     Trckd_DIA   (-Th)     0.322   tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2
                                                       tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2
    -------------------------------------------------  ---------------------------
    Total                                      0.316ns (-0.009ns logic, 0.325ns route)
                                                       (-2.8% logic, 102.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clock_buf1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_1/CLKA
  Location pin: RAMB16_X6Y9.CLKA
  Clock network: clock_buf
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Logical resource: tfm_inst/inst_CalculateAlphaComp/mem_alphacomp_2/CLKA
  Location pin: RAMB16_X6Y8.CLKA
  Clock network: clock_buf
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculatePixOS/mem_calc_pixos_1/CLKA
  Logical resource: tfm_inst/inst_CalculatePixOS/mem_calc_pixos_1/CLKA
  Location pin: RAMB16_X4Y14.CLKA
  Clock network: clock_buf
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    9.881|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 299935 paths, 0 nets, and 64327 connections

Design statistics:
   Minimum period:   9.881ns{1}   (Maximum frequency: 101.204MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Sep  2 17:15:08 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 701 MB



