// Seed: 3566936903
module module_0 (
    input logic id_0,
    output id_1,
    output id_2
);
  assign id_2 = 1;
  reg   id_3;
  logic id_4;
  initial begin
    if (1) id_3 <= 1;
  end
endmodule
