From 3b762ff9dd9a36df1f56605a9a38f01c63d56ac7 Mon Sep 17 00:00:00 2001
From: Saurabh Sengar <saurabh.singh@xilinx.com>
Date: Wed, 31 May 2017 12:10:05 +0530
Subject: [PATCH 110/532] net: ethernet: Correcting the offset for EP register
 in tsn shaper

commit b8b522403a817f34549dd45b233fbd808b54beb5 from
https://github.com/Xilinx/linux-xlnx.git

Correcting the register offset relative to base address of Endpoint

Signed-off-by: Saurabh Sengar <saurabhs@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
Signed-off-by: Xulin Sun <xulin.sun@windriver.com>
---
 drivers/net/ethernet/xilinx/xilinx_tsn_shaper.h | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/drivers/net/ethernet/xilinx/xilinx_tsn_shaper.h b/drivers/net/ethernet/xilinx/xilinx_tsn_shaper.h
index 587862d..b86a39f 100644
--- a/drivers/net/ethernet/xilinx/xilinx_tsn_shaper.h
+++ b/drivers/net/ethernet/xilinx/xilinx_tsn_shaper.h
@@ -49,7 +49,7 @@ enum hw_port {
 };
 
 			     /* EP */ /* TEMAC1 */ /* TEMAC2*/
-static u32 qbv_reg_map[3] = { 0x16000,   0x14000,     0x14000 };
+static u32 qbv_reg_map[3] = { 0x0,   0x14000,     0x14000 };
 
 /* 0x14000	0x14FFC	Time Schedule Registers (Control & Status)
  * 0x15000	0x15FFF	Time Schedule Control List Entries
-- 
2.7.4

