// Seed: 3693456321
module module_0 (
    input  tri   id_0,
    output tri1  id_1,
    input  wand  id_2,
    input  uwire id_3,
    output wand  id_4,
    input  uwire id_5
);
  wire id_7;
  assign module_1.type_9 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    output tri id_1,
    input tri0 id_2,
    input wand id_3,
    input uwire id_4,
    output supply1 id_5,
    input tri id_6,
    input supply1 id_7,
    input supply1 id_8,
    input tri0 id_9,
    output wor id_10,
    output tri1 id_11,
    input supply0 id_12
    , id_58,
    input tri0 id_13,
    input wand id_14,
    output wire id_15,
    input wire id_16,
    input tri id_17,
    input supply0 id_18,
    input uwire id_19,
    input supply0 id_20,
    output wor id_21,
    output wand id_22,
    input supply1 id_23,
    output wor id_24,
    input uwire id_25,
    output wor id_26,
    input supply0 id_27,
    input wire id_28,
    input uwire id_29,
    input supply0 id_30,
    input wire id_31,
    output wand id_32,
    input supply0 id_33,
    input tri0 id_34,
    output uwire id_35,
    output tri id_36,
    input tri0 id_37,
    input supply1 id_38,
    input tri0 id_39,
    output tri0 id_40,
    output tri1 id_41,
    output uwire id_42,
    output tri0 id_43,
    input tri1 id_44,
    output tri id_45,
    input tri0 id_46,
    output supply1 id_47,
    input tri0 id_48,
    input supply0 id_49,
    output supply1 id_50,
    input wor id_51,
    output tri1 id_52,
    input supply1 id_53,
    input wand id_54,
    input tri1 id_55,
    input supply0 id_56
);
  wire id_59;
  wire id_60;
  assign id_36 = id_49;
  wire id_61;
  wire id_62;
  wire id_63;
  genvar id_64;
  module_0 modCall_1 (
      id_4,
      id_42,
      id_2,
      id_23,
      id_40,
      id_33
  );
  wire id_65;
  assign id_32 = 1;
endmodule
