============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Apr 04 2022  06:21:02 am
  Module:                 greater_than_eq
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (5363 ps) Late External Delay Assertion at pin q
          Group: aclk
     Startpoint: (F) a
          Clock: (R) aclk
       Endpoint: (R) q
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     237                  
             Slack:=    5363                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_2_1 
  output_delay             2000            chip.sdc_line_8     

#----------------------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  a               -       -     F     (arrival)                  3  2.0     0     0    2000    (-,-) 
  g100/Y          -       A->Y  R     INVxp67_ASAP7_75t_R        2  1.4    21    11    2011    (-,-) 
  g85__8428/Y     -       B->Y  F     NOR2xp33_ASAP7_75t_R       1  0.6    18    17    2027    (-,-) 
  sr/g25__5107/Y  -       B->Y  R     NOR2xp33_ASAP7_75t_R       1  0.6    22    17    2044    (-,-) 
  sr/g24__2398/Y  -       B->Y  F     NOR2xp33_ASAP7_75t_R       2  1.4    33    25    2070    (-,-) 
  g82/Y           -       A->Y  R     INVx1_ASAP7_75t_R          1  0.8    16    15    2085    (-,-) 
  g98__6783/Y     -       A->Y  F     NAND3xp33_ASAP7_75t_R      2  1.6    36    23    2108    (-,-) 
  g96__5526/Y     -       A->Y  R     NOR3xp33_ASAP7_75t_R       1  0.6    32    24    2132    (-,-) 
  sr1/g25__4319/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R       1  0.6    21    20    2151    (-,-) 
  sr1/g24__6260/Y -       B->Y  R     NOR2xp33_ASAP7_75t_R       2  1.3    39    26    2177    (-,-) 
  g87__3680/Y     -       B->Y  R     AND2x2_ASAP7_75t_R         1 15.3    72    58    2236    (-,-) 
  q               -       -     R     (port)                     -    -     -     1    2237    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 2: MET (7499 ps) Setup Check with Pin prev_temp_out_reg/CLK->D
          Group: aclk
     Startpoint: (R) a
          Clock: (R) aclk
       Endpoint: (R) prev_temp_out_reg/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=    9601                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     102                  
             Slack:=    7499                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_2_1 

#-----------------------------------------------------------------------------------------------------------
#    Timing Point     Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  a                   -       -     R     (arrival)                     3  2.0     0     0    2000    (-,-) 
  g100/Y              -       A->Y  F     INVxp67_ASAP7_75t_R           2  1.4    16     9    2009    (-,-) 
  g85__8428/Y         -       B->Y  R     NOR2xp33_ASAP7_75t_R          1  0.6    22    16    2025    (-,-) 
  sr/g25__5107/Y      -       B->Y  F     NOR2xp33_ASAP7_75t_R          1  0.6    18    17    2042    (-,-) 
  sr/g24__2398/Y      -       B->Y  R     NOR2xp33_ASAP7_75t_R          2  1.4    41    27    2069    (-,-) 
  g82/Y               -       A->Y  F     INVx1_ASAP7_75t_R             1  0.8    15    14    2083    (-,-) 
  g98__6783/Y         -       A->Y  R     NAND3xp33_ASAP7_75t_R         2  1.6    28    19    2102    (-,-) 
  prev_temp_out_reg/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      2    -     -     0    2102    (-,-) 
#-----------------------------------------------------------------------------------------------------------



Path 3: MET (7592 ps) Setup Check with Pin prev_a_reg/CLK->D
          Group: aclk
     Startpoint: (F) a
          Clock: (R) aclk
       Endpoint: (R) prev_a_reg/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -2                  
       Uncertainty:-     400                  
     Required Time:=    9602                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-      11                  
             Slack:=    7592                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_2_1 

#------------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  a              -       -     F     (arrival)                     3  2.0     0     0    2000    (-,-) 
  g100/Y         -       A->Y  R     INVxp67_ASAP7_75t_R           2  1.4    21    11    2011    (-,-) 
  prev_a_reg/D   -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      2    -     -     0    2011    (-,-) 
#------------------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

