Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.1 (win32) Build 881834 Fri Apr  4 14:09:24 MDT 2014
| Date         : Mon May 12 14:14:01 2014
| Host         : MININT-VV401LP running 32-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -file leon3mp_timing_summary_routed.rpt -pb leon3mp_timing_summary_routed.pb
| Design       : leon3mp
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.12 2014-03-13
--------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 24 register/latch pins with no clock driven by root clock pin: io0/inst_top/inst_clk_divider/clk25MHz_reg/Q (HIGH)

 There are 478 register/latch pins with no clock driven by root clock pin: io0/inst_top/inst_clk_divider/clk705kHz_reg/Q (HIGH)


2. checking constant clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 54 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2089 pins that are not constrained for maximum delay. (HIGH)

 There are 14 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 86 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.894     -680.008                    492                45678       -0.119       -0.119                      1                45678        2.845        0.000                       0                 20121  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                    ------------         ----------      --------------
clk                                                      {0.000 5.000}        10.000          100.000         
  CLKFBOUT                                               {0.000 5.000}        10.000          100.000         
  CLKFBOUT_1                                             {0.000 5.000}        10.000          100.000         
  CLKOUT0                                                {0.000 10.000}       20.000          50.000          
  CLKOUT0_1                                              {0.000 10.000}       20.000          50.000          
  CLKOUT1                                                {5.000 15.000}       20.000          50.000          
  CLKOUT1_1                                              {5.000 15.000}       20.000          50.000          
  CLKOUT2                                                {0.000 2.500}        5.000           200.000         
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK    {0.000 15.000}       30.000          33.333          
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {0.000 30.000}       60.000          16.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                           -5.894     -657.547                    458                19262        0.033        0.000                      0                19262        3.000        0.000                       0                 12879  
  CLKFBOUT                                                                                                                                                                                                 8.751        0.000                       0                     2  
  CLKFBOUT_1                                                                                                                                                                                               8.751        0.000                       0                     2  
  CLKOUT0                                                                                                                                                                                                 17.845        0.000                       0                     2  
  CLKOUT0_1                                                    4.109        0.000                      0                12243        0.053        0.000                      0                12243        8.750        0.000                       0                  6623  
  CLKOUT1                                                     11.928        0.000                      0                  679        0.117        0.000                      0                  679        9.500        0.000                       0                   345  
  CLKOUT1_1                                                                                                                                                                                               17.845        0.000                       0                     2  
  CLKOUT2                                                                                                                                                                                                  2.845        0.000                       0                     2  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         22.058        0.000                      0                  534        0.146        0.000                      0                  534       13.750        0.000                       0                   270  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE       58.896        0.000                      0                    1        0.275        0.000                      0                    1       29.500        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                               To Clock                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                               --------                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLKOUT0_1                                                clk                                                            0.105        0.000                      0                 4312        0.057        0.000                      0                 4312  
clk                                                      CLKOUT0_1                                                      1.864        0.000                      0                 4109       -0.119       -0.119                      1                 4109  
CLKOUT1                                                  CLKOUT0_1                                                      4.617        0.000                      0                  191        4.733        0.000                      0                  191  
CLKOUT0_1                                                CLKOUT1                                                       -0.827      -22.461                     34                  103       14.358        0.000                      0                  103  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         58.954        0.000                      0                   18       28.426        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                             From Clock                                             To Clock                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                             ----------                                             --------                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                      CLKOUT0_1                                              CLKOUT0_1                                                    2.748        0.000                      0                 2222        1.653        0.000                      0                 2222  
**async_default**                                      CLKOUT0_1                                              CLKOUT1                                                      0.900        0.000                      0                    6       15.274        0.000                      0                    6  
**async_default**                                      CLKOUT0_1                                              clk                                                          0.594        0.000                      0                 4275        1.113        0.000                      0                 4275  
**async_default**                                      clk                                                    clk                                                          5.959        0.000                      0                   99        0.162        0.000                      0                   99  
**async_default**                                      dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK       23.772        0.000                      0                   98        0.433        0.000                      0                   98  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          458  Failing Endpoints,  Worst Slack       -5.894ns,  Total Violation     -657.547ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.894ns  (required time - arrival time)
  Source:                 io0/inst_ADC_TOP/isnt_filter/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_ADC_TOP/isnt_filter/y_array_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        15.555ns  (logic 8.048ns (51.737%)  route 7.507ns (48.263%))
  Logic Levels:           12  (CARRY4=3 DSP48E1=2 LUT3=2 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.123ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  IBUF/O
                         net (fo=12872, routed)       3.940     5.422    io0/inst_ADC_TOP/isnt_filter/clk
    SLICE_X38Y48                                                      r  io0/inst_ADC_TOP/isnt_filter/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.518     5.940 r  io0/inst_ADC_TOP/isnt_filter/i_reg[0]/Q
                         net (fo=134, routed)         1.742     7.682    io0/inst_ADC_TOP/isnt_filter/O4[0]
    SLICE_X13Y40         LUT6 (Prop_lut6_I4_O)        0.124     7.806 r  io0/inst_ADC_TOP/isnt_filter/y_array1_i_51/O
                         net (fo=1, routed)           0.988     8.793    io0/inst_ADC_TOP/isnt_filter/n_0_y_array1_i_51
    SLICE_X13Y41         LUT6 (Prop_lut6_I3_O)        0.124     8.917 r  io0/inst_ADC_TOP/isnt_filter/y_array1_i_32/O
                         net (fo=1, routed)           0.000     8.917    io0/inst_ADC_TOP/isnt_filter/n_0_y_array1_i_32
    SLICE_X13Y41         MUXF7 (Prop_muxf7_I1_O)      0.217     9.134 r  io0/inst_ADC_TOP/isnt_filter/y_array1_i_25/O
                         net (fo=1, routed)           0.000     9.134    io0/inst_ADC_TOP/isnt_filter/n_0_y_array1_i_25
    SLICE_X13Y41         MUXF8 (Prop_muxf8_I1_O)      0.094     9.228 r  io0/inst_ADC_TOP/isnt_filter/y_array1_i_19/O
                         net (fo=1, routed)           0.742     9.970    io0/inst_ADC_TOP/isnt_filter/n_0_y_array1_i_19
    SLICE_X17Y45         LUT6 (Prop_lut6_I0_O)        0.316    10.286 r  io0/inst_ADC_TOP/isnt_filter/y_array1_i_1/O
                         net (fo=52, routed)          1.137    11.423    io0/isnt_filter/A[14]
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      3.851    15.274 r  io0/y_array1/PCOUT[47]
                         net (fo=1, routed)           0.002    15.276    io0/n_106_y_array1
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[18])
                                                      1.518    16.794 r  io0/y_array1__0/P[18]
                         net (fo=3, routed)           1.325    18.120    io0/inst_ADC_TOP/isnt_filter/I62[18]
    SLICE_X14Y49         LUT3 (Prop_lut3_I0_O)        0.124    18.244 r  io0/inst_ADC_TOP/isnt_filter/y_array[55]_i_14/O
                         net (fo=1, routed)           0.799    19.043    io0/inst_ADC_TOP/isnt_filter/n_0_y_array[55]_i_14
    SLICE_X15Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.550 r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.001    19.551    io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[55]_i_3
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.665 r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.665    io0/inst_ADC_TOP/isnt_filter/n_0_y_array_reg[59]_i_2
    SLICE_X15Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.904 r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[63]_i_4/O[2]
                         net (fo=1, routed)           0.772    20.675    io0/inst_ADC_TOP/isnt_filter/y_array0[62]
    SLICE_X18Y49         LUT3 (Prop_lut3_I1_O)        0.302    20.977 r  io0/inst_ADC_TOP/isnt_filter/y_array[62]_i_1/O
                         net (fo=1, routed)           0.000    20.977    io0/inst_ADC_TOP/isnt_filter/n_0_y_array[62]_i_1
    SLICE_X18Y49         FDCE                                         r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  IBUF/O
                         net (fo=12872, routed)       3.553    14.964    io0/inst_ADC_TOP/isnt_filter/clk
    SLICE_X18Y49                                                      r  io0/inst_ADC_TOP/isnt_filter/y_array_reg[62]/C
                         clock pessimism              0.123    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X18Y49         FDCE (Setup_fdce_C_D)        0.032    15.083    io0/inst_ADC_TOP/isnt_filter/y_array_reg[62]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                         -20.977    
  -------------------------------------------------------------------
                         slack                                 -5.894    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 io0/inst_ADC_TOP/isnt_filter/x_array_reg[80][21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_ADC_TOP/isnt_filter/x_array_reg[81][20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.223%)  route 0.144ns (46.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.665ns
    Source Clock Delay      (SCD):    2.223ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF/O
                         net (fo=12872, routed)       1.974     2.223    io0/inst_ADC_TOP/isnt_filter/clk
    SLICE_X12Y44                                                      r  io0/inst_ADC_TOP/isnt_filter/x_array_reg[80][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDCE (Prop_fdce_C_Q)         0.164     2.387 r  io0/inst_ADC_TOP/isnt_filter/x_array_reg[80][21]/Q
                         net (fo=2, routed)           0.144     2.532    io0/inst_ADC_TOP/isnt_filter/x_array_reg[80]_80[21]
    SLICE_X12Y45         FDCE                                         r  io0/inst_ADC_TOP/isnt_filter/x_array_reg[81][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=12872, routed)       2.227     2.665    io0/inst_ADC_TOP/isnt_filter/clk
    SLICE_X12Y45                                                      r  io0/inst_ADC_TOP/isnt_filter/x_array_reg[81][20]/C
                         clock pessimism             -0.219     2.446    
    SLICE_X12Y45         FDCE (Hold_fdce_C_D)         0.052     2.498    io0/inst_ADC_TOP/isnt_filter/x_array_reg[81][20]
  -------------------------------------------------------------------
                         required time                         -2.498    
                         arrival time                           2.532    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required  Actual  Slack   Location        Pin
Min Period        n/a     XADC/DCLK         n/a            4.000     10.000  6.000   XADC_X0Y0       io0/inst_ADC_TOP/inst_ADC/U0/DCLK
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633    10.000  42.633  PLLE2_ADV_X1Y1  PLLE2_ADV_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000     5.000   3.000   PLLE2_ADV_X1Y2  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000     5.000   3.000   PLLE2_ADV_X1Y1  PLLE2_ADV_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT
  To Clock:  CLKFBOUT

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT
Waveform:           { 0 5 }
Period:             10.000
Sources:            { PLLE2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBIN  n/a            1.249     10.000  8.751   PLLE2_ADV_X1Y1  PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633    10.000  42.633  PLLE2_ADV_X1Y1  PLLE2_ADV_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT_1
  To Clock:  CLKFBOUT_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT_1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBIN  n/a            1.249     10.000  8.751   PLLE2_ADV_X1Y2  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633    10.000  42.633  PLLE2_ADV_X1Y2  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0
  To Clock:  CLKOUT0

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT0
Waveform:           { 0 10 }
Period:             20.000
Sources:            { PLLE2_ADV_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155     20.000  17.845   BUFGCTRL_X0Y0   bufgclk0/I
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000   20.000  140.000  PLLE2_ADV_X1Y1  PLLE2_ADV_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.109ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.109ns  (required time - arrival time)
  Source:                 leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[x][mexc]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dtags1.dt1.dt0[1].dtags0/xc2v.x0/a9.x[0].r0/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0_1 rise@20.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        14.872ns  (logic 2.845ns (19.130%)  route 12.027ns (80.870%))
  Logic Levels:           14  (LUT2=3 LUT3=3 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.563ns = ( 25.563 - 20.000 ) 
    Source Clock Delay      (SCD):    5.852ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  IBUF/O
                         net (fo=12872, routed)       1.093     2.575    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.663 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.469     4.132    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.228 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6621, routed)        1.623     5.852    leon3gen.cpu[0].u0/leon3x0/p0/iu/I1
    SLICE_X35Y77                                                      r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[x][mexc]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77         FDRE (Prop_fdre_C_Q)         0.456     6.308 f  leon3gen.cpu[0].u0/leon3x0/p0/iu/r_reg[x][mexc]/Q
                         net (fo=23, routed)          1.428     7.736    leon3gen.cpu[0].u0/leon3x0/p0/iu/O6
    SLICE_X10Y87         LUT3 (Prop_lut3_I2_O)        0.124     7.860 f  leon3gen.cpu[0].u0/leon3x0/p0/iu/dsugen.dsur[tt][7]_i_4/O
                         net (fo=7, routed)           1.247     9.107    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_dsugen.dsur[tt][7]_i_4
    SLICE_X7Y84          LUT5 (Prop_lut5_I1_O)        0.124     9.231 f  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[x][annul_all]_i_1/O
                         net (fo=29, routed)          0.644     9.875    leon3gen.cpu[0].u0/leon3x0/p0/iu/annul_all
    SLICE_X7Y89          LUT2 (Prop_lut2_I1_O)        0.119     9.994 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[x][ctrl][annul]_i_2/O
                         net (fo=13, routed)          0.889    10.883    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_r[x][ctrl][annul]_i_2
    SLICE_X9Y90          LUT5 (Prop_lut5_I0_O)        0.358    11.241 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[x][ctrl][tt][1]_i_2/O
                         net (fo=2, routed)           0.473    11.715    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_r[x][ctrl][tt][1]_i_2
    SLICE_X9Y90          LUT3 (Prop_lut3_I2_O)        0.326    12.041 f  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[x][ctrl][trap]_i_3/O
                         net (fo=4, routed)           0.336    12.377    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_r[x][ctrl][trap]_i_3
    SLICE_X8Y89          LUT3 (Prop_lut3_I2_O)        0.124    12.501 f  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[x][ctrl][tt][5]_i_2/O
                         net (fo=7, routed)           0.529    13.030    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_r[x][ctrl][tt][5]_i_2
    SLICE_X9Y89          LUT6 (Prop_lut6_I0_O)        0.124    13.154 f  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[cctrlwr]_i_5/O
                         net (fo=1, routed)           0.310    13.464    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_r[cctrlwr]_i_5
    SLICE_X10Y89         LUT6 (Prop_lut6_I0_O)        0.124    13.588 f  leon3gen.cpu[0].u0/leon3x0/p0/iu/r[cctrlwr]_i_4/O
                         net (fo=11, routed)          1.455    15.042    leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/dci[nullify]
    SLICE_X48Y80         LUT4 (Prop_lut4_I3_O)        0.124    15.166 f  leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/icache0/r[cctrlwr]_i_2/O
                         net (fo=6, routed)           0.745    15.912    leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/I96
    SLICE_X44Y76         LUT4 (Prop_lut4_I3_O)        0.124    16.036 f  leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/a10.x[0].r_i_81/O
                         net (fo=3, routed)           0.506    16.542    leon3gen.cpu[0].u0/leon3x0/p0/iu/I27
    SLICE_X48Y79         LUT6 (Prop_lut6_I0_O)        0.124    16.666 f  leon3gen.cpu[0].u0/leon3x0/p0/iu/reg2.rl[write]_i_5/O
                         net (fo=7, routed)           0.715    17.381    leon3gen.cpu[0].u0/leon3x0/p0/iu/n_0_reg2.rl[write]_i_5
    SLICE_X43Y78         LUT2 (Prop_lut2_I1_O)        0.118    17.499 r  leon3gen.cpu[0].u0/leon3x0/p0/iu/a9.x[0].r0_i_61/O
                         net (fo=10, routed)          1.030    18.528    leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/I95
    SLICE_X35Y76         LUT6 (Prop_lut6_I2_O)        0.326    18.854 r  leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/a9.x[0].r0_i_39/O
                         net (fo=1, routed)           0.584    19.438    leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/crami[dcramin][tag][0]_528[31]
    SLICE_X31Y76         LUT2 (Prop_lut2_I0_O)        0.150    19.588 r  leon3gen.cpu[0].u0/leon3x0/p0/c0mmu/dcache0/a9.x[0].r0_i_4__1/O
                         net (fo=2, routed)           1.135    20.723    leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dtags1.dt1.dt0[1].dtags0/xc2v.x0/DIA[23]
    RAMB36_X0Y14         RAMB36E1                                     r  leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dtags1.dt1.dt0[1].dtags0/xc2v.x0/a9.x[0].r0/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  IBUF/O
                         net (fo=12872, routed)       1.029    22.440    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.523 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.397    23.920    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.011 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6621, routed)        1.552    25.563    leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dtags1.dt1.dt0[1].dtags0/xc2v.x0/I1
    RAMB36_X0Y14                                                      r  leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dtags1.dt1.dt0[1].dtags0/xc2v.x0/a9.x[0].r0/CLKARDCLK
                         clock pessimism              0.296    25.859    
                         clock uncertainty           -0.082    25.778    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[23])
                                                     -0.945    24.833    leon3gen.cpu[0].u0/leon3x0/cmem0/dme.dtags1.dt1.dt0[1].dtags0/xc2v.x0/a9.x[0].r0
  -------------------------------------------------------------------
                         required time                         24.833    
                         arrival time                         -20.723    
  -------------------------------------------------------------------
                         slack                                  4.109    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 apb0/r_reg[pwdata][17]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dcomgen.dcom0/dcom_uart0/r_reg[brate][17]/D
                            (rising edge-triggered cell FDSE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.504%)  route 0.223ns (54.496%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.245ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF/O
                         net (fo=12872, routed)       0.391     0.641    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.691 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.428     1.119    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.145 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6621, routed)        0.565     1.709    apb0/I2
    SLICE_X49Y58                                                      r  apb0/r_reg[pwdata][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDRE (Prop_fdre_C_Q)         0.141     1.850 r  apb0/r_reg[pwdata][17]/Q
                         net (fo=13, routed)          0.223     2.073    dcomgen.dcom0/dcom_uart0/I12[17]
    SLICE_X57Y57         LUT5 (Prop_lut5_I3_O)        0.045     2.118 r  dcomgen.dcom0/dcom_uart0/r[brate][17]_i_2/O
                         net (fo=1, routed)           0.000     2.118    dcomgen.dcom0/dcom_uart0/n_0_r[brate][17]_i_2
    SLICE_X57Y57         FDSE                                         r  dcomgen.dcom0/dcom_uart0/r_reg[brate][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=12872, routed)       0.428     0.866    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.919 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.464     1.382    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.411 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6621, routed)        0.834     2.245    dcomgen.dcom0/dcom_uart0/I1
    SLICE_X57Y57                                                      r  dcomgen.dcom0/dcom_uart0/r_reg[brate][17]/C
                         clock pessimism             -0.271     1.973    
    SLICE_X57Y57         FDSE (Hold_fdse_C_D)         0.092     2.065    dcomgen.dcom0/dcom_uart0/r_reg[brate][17]
  -------------------------------------------------------------------
                         required time                         -2.065    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT0_1
Waveform:           { 0 10 }
Period:             20.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944     20.000  17.056   RAMB18_X2Y20    selector/your_instance_name/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000   20.000  140.000  PLLE2_ADV_X1Y2  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250     10.000  8.750    SLICE_X66Y71    eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250     10.000  8.750    SLICE_X66Y73    eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1
  To Clock:  CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack       11.928ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.928ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[crs][0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][12]/CE
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT1 rise@25.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        7.650ns  (logic 1.180ns (15.425%)  route 6.470ns (84.575%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.955ns = ( 30.955 - 25.000 ) 
    Source Clock Delay      (SCD):    6.326ns = ( 11.326 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  IBUF/O
                         net (fo=12872, routed)       1.316     7.798    xlnx_opt_
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.886 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.713     9.599    CLKOUT1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.695 r  bufgclk45/O
                         net (fo=343, routed)         1.630    11.326    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I102
    SLICE_X51Y95                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[crs][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.456    11.782 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[crs][0]/Q
                         net (fo=13, routed)          2.250    14.032    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rin[crs][0]
    SLICE_X64Y88         LUT5 (Prop_lut5_I0_O)        0.124    14.156 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r[rx_state][7]_i_5/O
                         net (fo=3, routed)           1.024    15.179    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_0_FSM_onehot_r[rx_state][7]_i_5
    SLICE_X62Y88         LUT6 (Prop_lut6_I0_O)        0.124    15.303 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/FSM_onehot_r[rx_state][6]_i_2/O
                         net (fo=21, routed)          1.430    16.734    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_0_FSM_onehot_r[rx_state][6]_i_2
    SLICE_X65Y81         LUT3 (Prop_lut3_I0_O)        0.150    16.884 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[dataout][31]_i_2/O
                         net (fo=3, routed)           0.328    17.211    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_0_r[dataout][31]_i_2
    SLICE_X64Y83         LUT5 (Prop_lut5_I3_O)        0.326    17.537 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[dataout][31]_i_1/O
                         net (fo=32, routed)          1.438    18.976    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_0_r[dataout][31]_i_1
    SLICE_X65Y76         FDRE                                         r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)   25.000    25.000 r  
    E3                                                0.000    25.000 r  clk
                         net (fo=0)                   0.000    25.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  IBUF/O
                         net (fo=12872, routed)       1.241    27.652    xlnx_opt_
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    27.735 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.634    29.369    CLKOUT1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    29.460 r  bufgclk45/O
                         net (fo=343, routed)         1.494    30.955    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I102
    SLICE_X65Y76                                                      r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][12]/C
                         clock pessimism              0.243    31.198    
                         clock uncertainty           -0.089    31.109    
    SLICE_X65Y76         FDRE (Setup_fdre_C_CE)      -0.205    30.904    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][12]
  -------------------------------------------------------------------
                         required time                         30.904    
                         arrival time                         -18.976    
  -------------------------------------------------------------------
                         slack                                 11.928    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[crc][19]/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[crc][23]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT1 rise@5.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns = ( 7.423 - 5.000 ) 
    Source Clock Delay      (SCD):    1.867ns = ( 6.867 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 r  IBUF/O
                         net (fo=12872, routed)       0.463     5.713    xlnx_opt_
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     5.763 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.514     6.277    CLKOUT1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.303 r  bufgclk45/O
                         net (fo=343, routed)         0.565     6.867    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I102
    SLICE_X71Y92                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[crc][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y92         FDSE (Prop_fdse_C_Q)         0.141     7.008 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[crc][19]/Q
                         net (fo=2, routed)           0.065     7.074    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/p_24_in
    SLICE_X70Y92         LUT6 (Prop_lut6_I0_O)        0.045     7.119 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[crc][23]_i_1/O
                         net (fo=1, routed)           0.000     7.119    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/v[crc][23]
    SLICE_X70Y92         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[crc][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 r  IBUF/O
                         net (fo=12872, routed)       0.507     5.945    xlnx_opt_
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.998 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.560     6.557    CLKOUT1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.586 r  bufgclk45/O
                         net (fo=343, routed)         0.837     7.423    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I102
    SLICE_X70Y92                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[crc][23]/C
                         clock pessimism             -0.542     6.880    
    SLICE_X70Y92         FDRE (Hold_fdre_C_D)         0.121     7.001    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[crc][23]
  -------------------------------------------------------------------
                         required time                         -7.001    
                         arrival time                           7.119    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT1
Waveform:           { 5 15 }
Period:             20.000
Sources:            { PLLE2_ADV_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155     20.000  17.845   BUFGCTRL_X0Y1   bufgclk45/I
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000   20.000  140.000  PLLE2_ADV_X1Y1  PLLE2_ADV_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X62Y78    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[data][11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500     10.000  9.500    SLICE_X62Y78    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[data][11]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1_1
  To Clock:  CLKOUT1_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT1_1
Waveform:           { 5 15 }
Period:             20.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155     20.000  17.845   BUFGCTRL_X0Y17  clkgen0/xc7l.v/bufgclk90/I
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000   20.000  140.000  PLLE2_ADV_X1Y2  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT2
  To Clock:  CLKOUT2

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT2
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack    Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155     5.000   2.845    BUFGCTRL_X0Y18  clkgen0/xc7l.v/bufgclkio/I
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000   5.000   155.000  PLLE2_ADV_X1Y2  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       22.058ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.058ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        7.449ns  (logic 1.503ns (20.178%)  route 5.946ns (79.822%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.547ns = ( 33.547 - 30.000 ) 
    Source Clock Delay      (SCD):    3.983ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.090     2.090    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.186 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=269, routed)         1.796     3.983    dbg_hub/inst/U_ICON/U_SYNC/idrck
    SLICE_X60Y35                                                      r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y35         FDRE (Prop_fdre_C_Q)         0.518     4.501 r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           1.229     5.730    dbg_hub/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X68Y36         LUT2 (Prop_lut2_I0_O)        0.149     5.879 r  dbg_hub/inst/U_ICON/U_SYNC/shift_reg_in[3]_i_3/O
                         net (fo=11, routed)          0.850     6.729    dbg_hub/inst/U_ICON/U_CMD/p_103_in
    SLICE_X69Y38         LUT6 (Prop_lut6_I1_O)        0.332     7.061 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=9, routed)           1.405     8.466    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/I1[0]
    SLICE_X64Y35         LUT3 (Prop_lut3_I1_O)        0.150     8.616 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gpr1.dout_i[15]_i_2/O
                         net (fo=22, routed)          1.498    10.114    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X61Y31         LUT4 (Prop_lut4_I0_O)        0.354    10.468 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=8, routed)           0.963    11.431    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X65Y29         FDCE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.793    31.793    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.884 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=269, routed)         1.663    33.547    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/idrck
    SLICE_X65Y29                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.390    33.938    
                         clock uncertainty           -0.035    33.902    
    SLICE_X65Y29         FDCE (Setup_fdce_C_CE)      -0.413    33.489    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         33.489    
                         arrival time                         -11.431    
  -------------------------------------------------------------------
                         slack                                 22.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.408%)  route 0.081ns (36.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.847     0.847    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.873 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=269, routed)         0.623     1.496    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/idrck
    SLICE_X65Y29                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDCE (Prop_fdce_C_Q)         0.141     1.637 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/Q
                         net (fo=5, routed)           0.081     1.719    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[1]
    SLICE_X65Y29         FDCE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.978     0.978    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.007 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=269, routed)         0.897     1.904    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/idrck
    SLICE_X65Y29                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.407     1.496    
    SLICE_X65Y29         FDCE (Hold_fdce_C_D)         0.076     1.572    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.146    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
Waveform:           { 0 15 }
Period:             30.000
Sources:            { dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155     30.000  27.845  BUFGCTRL_X0Y2  dbg_hub/inst/u_bufg_icon/I
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250     15.000  13.750  SLICE_X62Y39   dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250     15.000  13.750  SLICE_X62Y39   dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       58.896ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.896ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.486ns (47.680%)  route 0.533ns (52.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 61.701 - 60.000 ) 
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.022     2.022    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X60Y37                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y37         FDCE (Prop_fdce_C_Q)         0.362     2.384 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=3, routed)           0.533     2.918    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X60Y37         LUT1 (Prop_lut1_I0_O)        0.124     3.042 r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD[6]_i_1/O
                         net (fo=8, routed)           0.000     3.042    dbg_hub/inst/U_ICON/iDATA_CMD_n
    SLICE_X60Y37         FDCE                                         r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.701    61.701    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X60Y37                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.321    62.022    
                         clock uncertainty           -0.035    61.987    
    SLICE_X60Y37         FDCE (Setup_fdce_C_D)       -0.049    61.938    dbg_hub/inst/U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         61.938    
                         arrival time                          -3.042    
  -------------------------------------------------------------------
                         slack                                 58.896    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.163ns (48.182%)  route 0.175ns (51.818%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.760ns
    Clock Pessimism Removal (CPR):    0.142ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.760     0.760    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X60Y37                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y37         FDCE (Prop_fdce_C_Q)         0.118     0.878 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=3, routed)           0.175     1.054    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X60Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.099 r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD[6]_i_1/O
                         net (fo=8, routed)           0.000     1.099    dbg_hub/inst/U_ICON/iDATA_CMD_n
    SLICE_X60Y37         FDCE                                         r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.902     0.902    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X60Y37                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.142     0.760    
    SLICE_X60Y37         FDCE (Hold_fdce_C_D)         0.063     0.823    dbg_hub/inst/U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
Waveform:           { 0 30 }
Period:             60.000
Sources:            { dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack   Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000     60.000  59.000  SLICE_X60Y37  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500     30.000  29.500  SLICE_X60Y37  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500     30.000  29.500  SLICE_X60Y37  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 io0/sLED_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[119][4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        9.298ns  (logic 0.456ns (4.904%)  route 8.842ns (95.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.410ns = ( 15.410 - 10.000 ) 
    Source Clock Delay      (SCD):    5.855ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  IBUF/O
                         net (fo=12872, routed)       1.093     2.575    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.663 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.469     4.132    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.228 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6621, routed)        1.626     5.855    io0/I1
    SLICE_X57Y55                                                      r  io0/sLED_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDCE (Prop_fdce_C_Q)         0.456     6.311 r  io0/sLED_reg[4]/Q
                         net (fo=129, routed)         8.842    15.153    io0/inst_top/inst_DAC_BUFFER/Q[4]
    SLICE_X17Y21         FDCE                                         r  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[119][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  IBUF/O
                         net (fo=12872, routed)       3.999    15.410    io0/inst_top/inst_DAC_BUFFER/clk
    SLICE_X17Y21                                                      r  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[119][4]/C
                         clock pessimism              0.071    15.481    
                         clock uncertainty           -0.180    15.301    
    SLICE_X17Y21         FDCE (Setup_fdce_C_D)       -0.043    15.258    io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[119][4]
  -------------------------------------------------------------------
                         required time                         15.258    
                         arrival time                         -15.153    
  -------------------------------------------------------------------
                         slack                                  0.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 io0/sLED_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[4][2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        1.304ns  (logic 0.128ns (9.815%)  route 1.176ns (90.185%))
  Logic Levels:           0  
  Clock Path Skew:        1.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.022ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF/O
                         net (fo=12872, routed)       0.391     0.641    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.691 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.428     1.119    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.145 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6621, routed)        0.621     1.766    io0/I1
    SLICE_X40Y25                                                      r  io0/sLED_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.128     1.894 r  io0/sLED_reg[2]_rep/Q
                         net (fo=64, routed)          1.176     3.070    io0/inst_top/inst_DAC_BUFFER/D[2]
    SLICE_X12Y5          FDCE                                         r  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=12872, routed)       2.585     3.022    io0/inst_top/inst_DAC_BUFFER/clk
    SLICE_X12Y5                                                       r  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[4][2]/C
                         clock pessimism             -0.188     2.834    
                         clock uncertainty            0.180     3.014    
    SLICE_X12Y5          FDCE (Hold_fdce_C_D)        -0.001     3.013    io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[4][2]
  -------------------------------------------------------------------
                         required time                         -3.013    
                         arrival time                           3.070    
  -------------------------------------------------------------------
                         slack                                  0.057    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.864ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.119ns,  Total Violation       -0.119ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.864ns  (required time - arrival time)
  Source:                 io0/inst_ADC_TOP/isnt_filter/y_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[55][1]/D
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLKOUT0_1 rise@20.000ns - clk rise@10.000ns)
  Data Path Delay:        8.032ns  (logic 0.456ns (5.677%)  route 7.576ns (94.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.697ns = ( 25.697 - 20.000 ) 
    Source Clock Delay      (SCD):    5.624ns = ( 15.624 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  IBUF/O
                         net (fo=12872, routed)       4.142    15.624    io0/inst_ADC_TOP/isnt_filter/clk
    SLICE_X19Y46                                                      r  io0/inst_ADC_TOP/isnt_filter/y_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.456    16.080 r  io0/inst_ADC_TOP/isnt_filter/y_reg[17]/Q
                         net (fo=131, routed)         7.576    23.657    io0/inst_ADC_TOP/inst_Buffer/D[1]
    SLICE_X26Y40         FDCE                                         r  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[55][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  IBUF/O
                         net (fo=12872, routed)       1.029    22.440    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.523 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.397    23.920    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.011 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6621, routed)        1.686    25.697    io0/inst_ADC_TOP/inst_Buffer/I2
    SLICE_X26Y40                                                      r  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[55][1]/C
                         clock pessimism              0.071    25.768    
                         clock uncertainty           -0.180    25.588    
    SLICE_X26Y40         FDCE (Setup_fdce_C_D)       -0.067    25.521    io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[55][1]
  -------------------------------------------------------------------
                         required time                         25.521    
                         arrival time                         -23.657    
  -------------------------------------------------------------------
                         slack                                  1.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.119ns  (arrival time - required time)
  Source:                 io0/inst_ADC_TOP/isnt_filter/y_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[103][8]/D
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.273ns  (logic 0.367ns (28.827%)  route 0.906ns (71.173%))
  Logic Levels:           0  
  Clock Path Skew:        1.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.042ns
    Source Clock Delay      (SCD):    4.954ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  IBUF/O
                         net (fo=12872, routed)       3.542     4.954    io0/inst_ADC_TOP/isnt_filter/clk
    SLICE_X19Y46                                                      r  io0/inst_ADC_TOP/isnt_filter/y_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.367     5.321 r  io0/inst_ADC_TOP/isnt_filter/y_reg[24]/Q
                         net (fo=131, routed)         0.906     6.227    io0/inst_ADC_TOP/inst_Buffer/D[8]
    SLICE_X13Y34         FDCE                                         r  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[103][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  IBUF/O
                         net (fo=12872, routed)       1.093     2.575    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.663 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.469     4.132    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.228 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6621, routed)        1.813     6.042    io0/inst_ADC_TOP/inst_Buffer/I2
    SLICE_X13Y34                                                      r  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[103][8]/C
                         clock pessimism             -0.071     5.971    
                         clock uncertainty            0.180     6.151    
    SLICE_X13Y34         FDCE (Hold_fdce_C_D)         0.194     6.345    io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[103][8]
  -------------------------------------------------------------------
                         required time                         -6.345    
                         arrival time                           6.227    
  -------------------------------------------------------------------
                         slack                                 -0.119    





---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT1
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.617ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.733ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.617ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][24]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/a6.x0/a9.x[0].r0/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLKOUT0_1 rise@20.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        8.743ns  (logic 1.932ns (22.098%)  route 6.811ns (77.903%))
  Logic Levels:           6  (CARRY4=2 LUT6=4)
  Clock Path Skew:        -0.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.644ns = ( 25.644 - 20.000 ) 
    Source Clock Delay      (SCD):    6.308ns = ( 11.308 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 r  IBUF/O
                         net (fo=12872, routed)       1.316     7.798    xlnx_opt_
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088     7.886 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.713     9.599    CLKOUT1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.695 r  bufgclk45/O
                         net (fo=343, routed)         1.612    11.308    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I102
    SLICE_X62Y76                                                      r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDRE (Prop_fdre_C_Q)         0.518    11.826 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][24]/Q
                         net (fo=11, routed)          3.133    14.958    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/O5[24]
    SLICE_X85Y60         LUT6 (Prop_lut6_I2_O)        0.124    15.082 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r[nak]_i_6/O
                         net (fo=1, routed)           0.000    15.082    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_0_r[nak]_i_6
    SLICE_X85Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.480 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.480    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_0_r_reg[nak]_i_3
    SLICE_X85Y61         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.751 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[nak]_i_2/CO[0]
                         net (fo=30, routed)          0.749    16.501    eth0.e1/m100.u0/ethc0/n_7_rx_rmii1.rx0
    SLICE_X87Y58         LUT6 (Prop_lut6_I0_O)        0.373    16.874 r  eth0.e1/m100.u0/ethc0/a9.x[0].r0_i_64__0/O
                         net (fo=14, routed)          0.856    17.729    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I31
    SLICE_X85Y59         LUT6 (Prop_lut6_I1_O)        0.124    17.853 f  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/a9.x[0].r0_i_42__0/O
                         net (fo=1, routed)           1.025    18.878    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/n_0_a9.x[0].r0_i_42__0
    SLICE_X81Y59         LUT6 (Prop_lut6_I2_O)        0.124    19.002 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/a9.x[0].r0_i_8__4/O
                         net (fo=1, routed)           1.048    20.051    eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/a6.x0/DIA[9]
    RAMB36_X2Y12         RAMB36E1                                     r  eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/a6.x0/a9.x[0].r0/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  IBUF/O
                         net (fo=12872, routed)       1.029    22.440    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.523 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.397    23.920    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.011 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6621, routed)        1.633    25.644    eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/a6.x0/I1
    RAMB36_X2Y12                                                      r  eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/a6.x0/a9.x[0].r0/CLKARDCLK
                         clock pessimism              0.071    25.715    
                         clock uncertainty           -0.310    25.405    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[9])
                                                     -0.737    24.668    eth0.e1/m100.u0/edclramnft.r0/xc2v.x0/a6.x0/a9.x[0].r0
  -------------------------------------------------------------------
                         required time                         24.668    
                         arrival time                         -20.051    
  -------------------------------------------------------------------
                         slack                                  4.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.733ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][20]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT1 rise@5.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.671%)  route 0.243ns (63.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.856ns = ( 6.856 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 r  IBUF/O
                         net (fo=12872, routed)       0.463     5.713    xlnx_opt_
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     5.763 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.514     6.277    CLKOUT1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     6.303 r  bufgclk45/O
                         net (fo=343, routed)         0.554     6.856    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/I102
    SLICE_X63Y76                                                      r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.141     6.997 r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/r_reg[dataout][20]/Q
                         net (fo=11, routed)          0.243     7.241    eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_18_23/DIB0
    SLICE_X66Y70         RAMD32                                       r  eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=12872, routed)       0.428     0.866    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.919 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.464     1.382    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.411 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6621, routed)        0.829     2.240    eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_18_23/WCLK
    SLICE_X66Y70                                                      r  eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_18_23/RAMB/CLK
                         clock pessimism             -0.188     2.052    
                         clock uncertainty            0.310     2.362    
    SLICE_X66Y70         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.508    eth0.e1/m100.u0/nft.rx_fifo0/xc2v.x0/a0.x0/rfd_reg_0_3_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -2.508    
                         arrival time                           7.241    
  -------------------------------------------------------------------
                         slack                                  4.733    





---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT1

Setup :           34  Failing Endpoints,  Worst Slack       -0.827ns,  Total Violation      -22.461ns
Hold  :            0  Failing Endpoints,  Worst Slack       14.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.827ns  (required time - arrival time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txlength][4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][1]/CE
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        5.497ns  (logic 1.785ns (32.474%)  route 3.712ns (67.526%))
  Logic Levels:           5  (CARRY4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.038ns = ( 11.038 - 5.000 ) 
    Source Clock Delay      (SCD):    5.924ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  IBUF/O
                         net (fo=12872, routed)       1.093     2.575    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.663 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.469     4.132    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.228 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6621, routed)        1.695     5.924    eth0.e1/m100.u0/ethc0/I1
    SLICE_X73Y75                                                      r  eth0.e1/m100.u0/ethc0/r_reg[txlength][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y75         FDRE (Prop_fdre_C_Q)         0.456     6.380 r  eth0.e1/m100.u0/ethc0/r_reg[txlength][4]/Q
                         net (fo=8, routed)           0.815     7.194    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I6[4]
    SLICE_X74Y84         LUT6 (Prop_lut6_I4_O)        0.124     7.318 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][9]_i_16/O
                         net (fo=1, routed)           0.569     7.887    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_FSM_onehot_r[main_state][9]_i_16
    SLICE_X74Y83         LUT5 (Prop_lut5_I4_O)        0.124     8.011 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r[main_state][9]_i_8/O
                         net (fo=1, routed)           0.000     8.011    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_FSM_onehot_r[main_state][9]_i_8
    SLICE_X74Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.544 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/FSM_onehot_r_reg[main_state][9]_i_5/CO[3]
                         net (fo=8, routed)           0.756     9.301    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_FSM_onehot_r_reg[main_state][9]_i_5
    SLICE_X67Y82         LUT5 (Prop_lut5_I4_O)        0.424     9.725 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[data][31]_i_2__0/O
                         net (fo=2, routed)           0.491    10.216    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r[data][31]_i_2__0
    SLICE_X67Y84         LUT6 (Prop_lut6_I2_O)        0.124    10.340 r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r[data][31]_i_1__1/O
                         net (fo=33, routed)          1.080    11.420    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/n_0_r[data][31]_i_1__1
    SLICE_X75Y74         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  IBUF/O
                         net (fo=12872, routed)       1.241     7.652    xlnx_opt_
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.735 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.634     9.369    CLKOUT1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.460 r  bufgclk45/O
                         net (fo=343, routed)         1.577    11.038    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I102
    SLICE_X75Y74                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][1]/C
                         clock pessimism              0.071    11.108    
                         clock uncertainty           -0.310    10.798    
    SLICE_X75Y74         FDRE (Setup_fdre_C_CE)      -0.205    10.593    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][1]
  -------------------------------------------------------------------
                         required time                         10.593    
                         arrival time                         -11.420    
  -------------------------------------------------------------------
                         slack                                 -0.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.358ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[txdata][1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             CLKOUT1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -15.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@20.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.044%)  route 0.120ns (45.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.523ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns = ( 7.438 - 5.000 ) 
    Source Clock Delay      (SCD):    1.727ns = ( 21.727 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  IBUF/O
                         net (fo=12872, routed)       0.391    20.641    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    20.691 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.428    21.119    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.145 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6621, routed)        0.583    21.727    eth0.e1/m100.u0/ethc0/I1
    SLICE_X72Y73                                                      r  eth0.e1/m100.u0/ethc0/r_reg[txdata][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y73         FDRE (Prop_fdre_C_Q)         0.141    21.868 r  eth0.e1/m100.u0/ethc0/r_reg[txdata][1]/Q
                         net (fo=1, routed)           0.120    21.988    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I13[1]
    SLICE_X75Y74         FDRE                                         r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 r  IBUF/O
                         net (fo=12872, routed)       0.507     5.945    xlnx_opt_
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.998 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.560     6.557    CLKOUT1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.586 r  bufgclk45/O
                         net (fo=343, routed)         0.852     7.438    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/I102
    SLICE_X75Y74                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][1]/C
                         clock pessimism             -0.188     7.250    
                         clock uncertainty            0.310     7.560    
    SLICE_X75Y74         FDRE (Hold_fdre_C_D)         0.070     7.630    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/r_reg[data][1]
  -------------------------------------------------------------------
                         required time                         -7.630    
                         arrival time                          21.988    
  -------------------------------------------------------------------
                         slack                                 14.358    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       58.954ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       28.426ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.954ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        2.334ns  (logic 0.486ns (20.818%)  route 1.848ns (79.182%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.551ns = ( 33.551 - 30.000 ) 
    Source Clock Delay      (SCD):    2.022ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           2.022     2.022    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X60Y37                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y37         FDCE (Prop_fdce_C_Q)         0.362     2.384 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=3, routed)           1.200     3.584    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X65Y35         LUT2 (Prop_lut2_I1_O)        0.124     3.708 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.648     4.357    dbg_hub/inst/U_ICON/U_CMD/I16[0]
    SLICE_X71Y33         FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.793    61.793    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    61.884 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=269, routed)         1.667    63.551    dbg_hub/inst/U_ICON/U_CMD/idrck
    SLICE_X71Y33                                                      r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.000    63.551    
                         clock uncertainty           -0.035    63.516    
    SLICE_X71Y33         FDCE (Setup_fdce_C_CE)      -0.205    63.311    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         63.311    
                         arrival time                          -4.357    
  -------------------------------------------------------------------
                         slack                                 58.954    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.426ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        1.073ns  (logic 0.392ns (36.545%)  route 0.681ns (63.455%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.983ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.701    61.701    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X60Y37                                                      r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y37         FDCE (Prop_fdce_C_Q)         0.292    61.993 r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=3, routed)           0.681    62.674    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X60Y35         LUT5 (Prop_lut5_I0_O)        0.100    62.774 r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_i_1/O
                         net (fo=1, routed)           0.000    62.774    dbg_hub/inst/U_ICON/U_SYNC/n_0_SYNC_i_1
    SLICE_X60Y35         FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.090    32.090    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    32.186 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=269, routed)         1.796    33.983    dbg_hub/inst/U_ICON/U_SYNC/idrck
    SLICE_X60Y35                                                      r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism              0.000    33.983    
                         clock uncertainty            0.035    34.018    
    SLICE_X60Y35         FDRE (Hold_fdre_C_D)         0.330    34.348    dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                        -34.348    
                         arrival time                          62.774    
  -------------------------------------------------------------------
                         slack                                 28.426    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.748ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.653ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.748ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[42][12]/CLR
                            (recovery check against rising-edge clock CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLKOUT0_1 rise@20.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        16.840ns  (logic 0.580ns (3.444%)  route 16.260ns (96.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.771ns = ( 25.771 - 20.000 ) 
    Source Clock Delay      (SCD):    5.913ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  IBUF/O
                         net (fo=12872, routed)       1.093     2.575    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.663 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.469     4.132    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.228 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6621, routed)        1.685     5.913    rst0/I3
    SLICE_X72Y128                                                     r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDCE (Prop_fdce_C_Q)         0.456     6.369 r  rst0/async.rstoutl_reg/Q
                         net (fo=99, routed)          9.365    15.734    rst0/O2
    SLICE_X2Y82          LUT1 (Prop_lut1_I0_O)        0.124    15.858 f  rst0/last_start_i_1/O
                         net (fo=284, routed)         6.895    22.754    io0/inst_ADC_TOP/inst_Buffer/p_0_in
    SLICE_X4Y31          FDCE                                         f  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[42][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  IBUF/O
                         net (fo=12872, routed)       1.029    22.440    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.523 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.397    23.920    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.011 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6621, routed)        1.760    25.771    io0/inst_ADC_TOP/inst_Buffer/I2
    SLICE_X4Y31                                                       r  io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[42][12]/C
                         clock pessimism              0.217    25.988    
                         clock uncertainty           -0.082    25.907    
    SLICE_X4Y31          FDCE (Recov_fdce_C_CLR)     -0.405    25.502    io0/inst_ADC_TOP/inst_Buffer/Memory_array_reg[42][12]
  -------------------------------------------------------------------
                         required time                         25.502    
                         arrival time                         -22.754    
  -------------------------------------------------------------------
                         slack                                  2.748    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.653ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/ADDR_reg[5]/CLR
                            (removal check against rising-edge clock CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        1.896ns  (logic 0.186ns (9.813%)  route 1.710ns (90.187%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF/O
                         net (fo=12872, routed)       0.391     0.641    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.691 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.428     1.119    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.145 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6621, routed)        0.579     1.723    rst0/I3
    SLICE_X72Y128                                                     r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDCE (Prop_fdce_C_Q)         0.141     1.864 r  rst0/async.rstoutl_reg/Q
                         net (fo=99, routed)          1.367     3.231    rst0/O2
    SLICE_X35Y49         LUT1 (Prop_lut1_I0_O)        0.045     3.276 f  rst0/last_start_i_1_replica_8/O
                         net (fo=466, routed)         0.343     3.619    io0/p_0_in_0_repN_8_alias
    SLICE_X29Y48         FDCE                                         f  io0/ADDR_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=12872, routed)       0.428     0.866    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.919 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.464     1.382    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.411 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6621, routed)        0.914     2.325    io0/I1
    SLICE_X29Y48                                                      r  io0/ADDR_reg[5]/C
                         clock pessimism             -0.266     2.058    
    SLICE_X29Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.966    io0/ADDR_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           3.619    
  -------------------------------------------------------------------
                         slack                                  1.653    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT1

Setup :            0  Failing Endpoints,  Worst Slack        0.900ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       15.274ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.900ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/CLR
                            (recovery check against rising-edge clock CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.580ns (16.170%)  route 3.007ns (83.830%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.045ns = ( 11.045 - 5.000 ) 
    Source Clock Delay      (SCD):    5.913ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  IBUF/O
                         net (fo=12872, routed)       1.093     2.575    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.663 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.469     4.132    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.228 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6621, routed)        1.685     5.913    rst0/I3
    SLICE_X72Y128                                                     r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDCE (Prop_fdce_C_Q)         0.456     6.369 r  rst0/async.rstoutl_reg/Q
                         net (fo=99, routed)          2.078     8.447    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I158
    SLICE_X69Y74         LUT2 (Prop_lut2_I1_O)        0.124     8.571 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/FSM_onehot_r[edclrstate][14]_i_1/O
                         net (fo=138, routed)         0.929     9.500    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/O1
    SLICE_X72Y82         FDCE                                         f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  IBUF/O
                         net (fo=12872, routed)       1.241     7.652    xlnx_opt_
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     7.735 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           1.634     9.369    CLKOUT1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.460 r  bufgclk45/O
                         net (fo=343, routed)         1.584    11.045    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I102
    SLICE_X72Y82                                                      r  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]/C
                         clock pessimism              0.071    11.115    
                         clock uncertainty           -0.310    10.805    
    SLICE_X72Y82         FDCE (Recov_fdce_C_CLR)     -0.405    10.400    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/r_reg[0]
  -------------------------------------------------------------------
                         required time                         10.400    
                         arrival time                          -9.500    
  -------------------------------------------------------------------
                         slack                                  0.900    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.274ns  (arrival time - required time)
  Source:                 eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[3]/CLR
                            (removal check against rising-edge clock CLKOUT1  {rise@5.000ns fall@15.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -15.000ns  (CLKOUT1 rise@5.000ns - CLKOUT0_1 rise@20.000ns)
  Data Path Delay:        1.042ns  (logic 0.209ns (20.067%)  route 0.833ns (79.933%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.550ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 7.443 - 5.000 ) 
    Source Clock Delay      (SCD):    1.705ns = ( 21.705 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 r  IBUF/O
                         net (fo=12872, routed)       0.391    20.641    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050    20.691 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.428    21.119    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    21.145 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6621, routed)        0.561    21.705    eth0.e1/m100.u0/ethc0/I1
    SLICE_X62Y68                                                      r  eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.164    21.869 f  eth0.e1/m100.u0/ethc0/r_reg[ctrl][reset]/Q
                         net (fo=9, routed)           0.363    22.232    eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/I9
    SLICE_X69Y74         LUT2 (Prop_lut2_I0_O)        0.045    22.277 f  eth0.e1/m100.u0/ethc0/tx_rmii1.tx0/tx_rst/FSM_onehot_r[edclrstate][14]_i_1/O
                         net (fo=138, routed)         0.470    22.747    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/rin[edclactive]
    SLICE_X73Y82         FDCE                                         f  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT1 rise edge)    5.000     5.000 r  
    E3                                                0.000     5.000 r  clk
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 r  IBUF/O
                         net (fo=12872, routed)       0.507     5.945    xlnx_opt_
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     5.998 r  PLLE2_ADV_inst/CLKOUT1
                         net (fo=1, routed)           0.560     6.557    CLKOUT1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     6.586 r  bufgclk45/O
                         net (fo=343, routed)         0.857     7.443    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/I102
    SLICE_X73Y82                                                      r  eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[3]/C
                         clock pessimism             -0.188     7.255    
                         clock uncertainty            0.310     7.565    
    SLICE_X73Y82         FDCE (Remov_fdce_C_CLR)     -0.092     7.473    eth0.e1/m100.u0/ethc0/rx_rmii1.rx0/rx_rst/r_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.473    
                         arrival time                          22.747    
  -------------------------------------------------------------------
                         slack                                 15.274    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT0_1
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.594ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.113ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.594ns  (required time - arrival time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[78][12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        8.354ns  (logic 0.580ns (6.943%)  route 7.774ns (93.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.376ns = ( 15.376 - 10.000 ) 
    Source Clock Delay      (SCD):    5.913ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  IBUF/O
                         net (fo=12872, routed)       1.093     2.575    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.663 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.469     4.132    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.228 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6621, routed)        1.685     5.913    rst0/I3
    SLICE_X72Y128                                                     r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDCE (Prop_fdce_C_Q)         0.456     6.369 r  rst0/async.rstoutl_reg/Q
                         net (fo=99, routed)          6.709    13.078    rst0/O2
    SLICE_X28Y15         LUT1 (Prop_lut1_I0_O)        0.124    13.202 f  rst0/last_start_i_1_replica_7/O
                         net (fo=358, routed)         1.065    14.268    io0/inst_top/inst_DAC_BUFFER/p_0_in_0_repN_7_alias
    SLICE_X32Y10         FDCE                                         f  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[78][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  IBUF/O
                         net (fo=12872, routed)       3.965    15.376    io0/inst_top/inst_DAC_BUFFER/clk
    SLICE_X32Y10                                                      r  io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[78][12]/C
                         clock pessimism              0.071    15.447    
                         clock uncertainty           -0.180    15.267    
    SLICE_X32Y10         FDCE (Recov_fdce_C_CLR)     -0.405    14.862    io0/inst_top/inst_DAC_BUFFER/Memory_array_reg[78][12]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                         -14.268    
  -------------------------------------------------------------------
                         slack                                  0.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.113ns  (arrival time - required time)
  Source:                 rst0/async.rstoutl_reg/C
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            io0/inst_ADC_TOP/isnt_filter/x_array_reg[119][12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.186ns (10.044%)  route 1.666ns (89.956%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.562ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF/O
                         net (fo=12872, routed)       0.391     0.641    clkgen0/xc7l.v/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.691 r  clkgen0/xc7l.v/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.428     1.119    clkgen0/xc7l.v/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.145 r  clkgen0/xc7l.v/bufgclk0/O
                         net (fo=6621, routed)        0.579     1.723    rst0/I3
    SLICE_X72Y128                                                     r  rst0/async.rstoutl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y128        FDCE (Prop_fdce_C_Q)         0.141     1.864 r  rst0/async.rstoutl_reg/Q
                         net (fo=99, routed)          1.367     3.231    rst0/O2
    SLICE_X35Y49         LUT1 (Prop_lut1_I0_O)        0.045     3.276 f  rst0/last_start_i_1_replica_8/O
                         net (fo=466, routed)         0.299     3.575    io0/inst_ADC_TOP/isnt_filter/p_0_in_0_repN_8_alias
    SLICE_X31Y45         FDCE                                         f  io0/inst_ADC_TOP/isnt_filter/x_array_reg[119][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=12872, routed)       2.125     2.562    io0/inst_ADC_TOP/isnt_filter/clk
    SLICE_X31Y45                                                      r  io0/inst_ADC_TOP/isnt_filter/x_array_reg[119][12]/C
                         clock pessimism             -0.188     2.374    
                         clock uncertainty            0.180     2.554    
    SLICE_X31Y45         FDCE (Remov_fdce_C_CLR)     -0.092     2.462    io0/inst_ADC_TOP/isnt_filter/x_array_reg[119][12]
  -------------------------------------------------------------------
                         required time                         -2.462    
                         arrival time                           3.575    
  -------------------------------------------------------------------
                         slack                                  1.113    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.959ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.959ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.010ns  (logic 0.668ns (22.194%)  route 2.342ns (77.806%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.527ns = ( 14.527 - 10.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  IBUF/O
                         net (fo=12872, routed)       3.633     5.115    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X74Y33                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y33         FDRE (Prop_fdre_C_Q)         0.518     5.633 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=171, routed)         1.159     6.792    dbg_hub/inst/U_ICON/U_CMD/ma_rst
    SLICE_X69Y35         LUT2 (Prop_lut2_I1_O)        0.150     6.942 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.183     8.125    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X67Y39         FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  IBUF/O
                         net (fo=12872, routed)       3.116    14.527    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X67Y39                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.154    14.681    
                         clock uncertainty           -0.035    14.645    
    SLICE_X67Y39         FDPE (Recov_fdpe_C_PRE)     -0.561    14.084    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         14.084    
                         arrival time                          -8.125    
  -------------------------------------------------------------------
                         slack                                  5.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.705%)  route 0.318ns (69.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  IBUF/O
                         net (fo=12872, routed)       1.596     1.846    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X65Y30                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.987 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.318     2.305    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X62Y28         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  IBUF/O
                         net (fo=12872, routed)       1.992     2.429    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X62Y28                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.219     2.210    
    SLICE_X62Y28         FDCE (Remov_fdce_C_CLR)     -0.067     2.143    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.162    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       23.772ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.433ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.772ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        5.636ns  (logic 1.117ns (19.820%)  route 4.519ns (80.180%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.556ns = ( 33.556 - 30.000 ) 
    Source Clock Delay      (SCD):    3.983ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.090     2.090    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     2.186 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=269, routed)         1.796     3.983    dbg_hub/inst/U_ICON/U_SYNC/idrck
    SLICE_X60Y35                                                      r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y35         FDRE (Prop_fdre_C_Q)         0.518     4.501 f  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           1.229     5.730    dbg_hub/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X68Y36         LUT2 (Prop_lut2_I0_O)        0.149     5.879 f  dbg_hub/inst/U_ICON/U_SYNC/shift_reg_in[3]_i_3/O
                         net (fo=11, routed)          1.016     6.895    dbg_hub/inst/U_ICON/U_CMD/p_103_in
    SLICE_X70Y38         LUT6 (Prop_lut6_I1_O)        0.332     7.227 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=24, routed)          0.653     7.880    dbg_hub/inst/U_ICON/U_CMD/O6
    SLICE_X69Y35         LUT2 (Prop_lut2_I0_O)        0.118     7.998 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.620     9.618    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X62Y41         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.793    31.793    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.884 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=269, routed)         1.672    33.556    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X62Y41                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                         clock pessimism              0.390    33.947    
                         clock uncertainty           -0.035    33.911    
    SLICE_X62Y41         FDCE (Recov_fdce_C_CLR)     -0.521    33.390    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         33.390    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                 23.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.305%)  route 0.237ns (62.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.913ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.847     0.847    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.873 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=269, routed)         0.631     1.504    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X67Y42                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y42         FDPE (Prop_fdpe_C_Q)         0.141     1.645 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=17, routed)          0.237     1.882    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/I5[0]
    SLICE_X63Y41         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.978     0.978    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.007 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=269, routed)         0.906     1.913    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/idrck
    SLICE_X63Y41                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]/C
                         clock pessimism             -0.371     1.541    
    SLICE_X63Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.449    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.433    





