// Seed: 1353414706
module module_0 ();
  parameter id_1 = 1;
  wire id_2;
  assign module_1.id_14 = 0;
  parameter id_3 = id_1;
endmodule
module module_1 (
    output logic id_0
    , id_19,
    input uwire id_1,
    output wand id_2,
    output wor id_3,
    output logic id_4,
    input tri1 id_5,
    output logic id_6,
    output logic id_7,
    output tri1 id_8,
    output supply0 id_9,
    input wire id_10,
    input wor id_11,
    input supply0 id_12,
    output logic id_13,
    input tri id_14,
    input wire id_15,
    input supply0 id_16,
    input wire id_17
);
  assign id_4 = 1;
  module_0 modCall_1 ();
  initial begin : LABEL_0
    id_7 = id_1;
    if ('b0) begin : LABEL_1
      id_6 <= id_1;
    end else begin : LABEL_2
      id_4 = id_19;
    end
    id_4  <= 1;
    id_13 <= id_14;
    id_0  <= 1;
    id_0 = id_12;
    id_0 = 1;
    assign id_4 = id_1;
    id_6 <= -1;
  end
endmodule
