INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Downloads/sinefull/sinefull.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Downloads/sinefull/sinefull.srcs/sources_1/imports/Downloads/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Downloads/sinefull/sinefull.srcs/sources_1/imports/Downloads/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Downloads/sinefull/sinefull.srcs/sim_1/imports/Downloads/fullsine_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullsine_tb
