#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Wed Nov  8 15:30:20 2017
# Process ID: 17448
# Current directory: E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.runs/synth_1
# Command line: vivado.exe -log Top_Level.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Level.tcl
# Log file: E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.runs/synth_1/Top_Level.vds
# Journal file: E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top_Level.tcl -notrace
Command: synth_design -top Top_Level -part xc7a100tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-fgg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-fgg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22404 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 382.070 ; gain = 77.027
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Top_Level' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Top_Level.v:21]
	Parameter DATA_2_USB bound to: 16'b1010101001010101 
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:22286]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: BLVDS_25 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (1#1) [C:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:22286]
INFO: [Synth 8-638] synthesizing module 'ODDR_Clk' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.runs/synth_1/.Xil/Vivado-17448-Msy-PC/realtime/ODDR_Clk_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ODDR_Clk' (2#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.runs/synth_1/.Xil/Vivado-17448-Msy-PC/realtime/ODDR_Clk_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'OBUF' [C:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:22272]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUF' (3#1) [C:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:22272]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (4#1) [C:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'PLL_40M' [e:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.srcs/sources_1/ip/PLL_40M/PLL_40M.v:71]
INFO: [Synth 8-638] synthesizing module 'PLL_40M_clk_wiz' [e:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.srcs/sources_1/ip/PLL_40M/PLL_40M_clk_wiz.v:69]
INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [C:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:33019]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 21 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 12.500000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 21 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 84 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 2 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV' (5#1) [C:/Xilinx/Vivado/2017.1/scripts/rt/data/unisim_comp.v:33019]
INFO: [Synth 8-256] done synthesizing module 'PLL_40M_clk_wiz' (6#1) [e:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.srcs/sources_1/ip/PLL_40M/PLL_40M_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 'PLL_40M' (7#1) [e:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.srcs/sources_1/ip/PLL_40M/PLL_40M.v:71]
INFO: [Synth 8-638] synthesizing module 'Fifo_Register' [e:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.srcs/sources_1/ip/Fifo_Register/synth/Fifo_Register.vhd:72]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 8 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 1 - type: string 
	Parameter C_DOUT_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 1kx18 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1022 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1021 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_DEPTH bound to: 1024 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_DEPTH bound to: 1024 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_1_4' declared at 'e:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.srcs/sources_1/ip/Ex_Fifo/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:38271' bound to instance 'U0' of component 'fifo_generator_v13_1_4' [e:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.srcs/sources_1/ip/Fifo_Register/synth/Fifo_Register.vhd:538]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed. 
INFO: [Synth 8-256] done synthesizing module 'Fifo_Register' (32#1) [e:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.srcs/sources_1/ip/Fifo_Register/synth/Fifo_Register.vhd:72]
INFO: [Synth 8-638] synthesizing module 'Prepare_Register' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Prepare_Register.v:1]
	Parameter IDLE bound to: 4'b0000 
	Parameter STATE_SC_PROCESS bound to: 4'b0001 
	Parameter STATE_SC_LOOP bound to: 4'b0010 
	Parameter STATE_SC_END bound to: 4'b0011 
	Parameter SC_NUM bound to: 12'b000001001101 
INFO: [Synth 8-226] default block is never used [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Prepare_Register.v:127]
INFO: [Synth 8-638] synthesizing module 'Bin_2_Gray' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Bin_2_Gray.v:21]
	Parameter SIZE bound to: 5'b01000 
INFO: [Synth 8-256] done synthesizing module 'Bin_2_Gray' (33#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Bin_2_Gray.v:21]
INFO: [Synth 8-256] done synthesizing module 'Prepare_Register' (34#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Prepare_Register.v:1]
INFO: [Synth 8-638] synthesizing module 'Prepare_Probe_Register' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Prepare_Probe_Register.v:21]
	Parameter IDLE bound to: 4'b0000 
	Parameter STATE_PROB_PROCESS bound to: 4'b0001 
	Parameter STATE_PROB_LOOP bound to: 4'b0010 
	Parameter STATE_PROB_END bound to: 4'b0011 
	Parameter PROB_NUM bound to: 12'b000011000001 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Prepare_Probe_Register.v:151]
INFO: [Synth 8-256] done synthesizing module 'Prepare_Probe_Register' (35#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Prepare_Probe_Register.v:21]
INFO: [Synth 8-638] synthesizing module 'Slow_Control' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Slow_Control.v:9]
	Parameter STATE_IDLE bound to: 5'b00000 
	Parameter STATE_RST bound to: 5'b00001 
	Parameter STATE_WAIT bound to: 5'b00010 
	Parameter STATE_GET_DATA bound to: 5'b00011 
	Parameter STATE_SET_BIT bound to: 5'b00100 
	Parameter STATE_SNED_BIT bound to: 5'b00101 
	Parameter STATE_READ_FIFO bound to: 5'b00111 
	Parameter STATE_SHIFT_DATA bound to: 5'b01000 
	Parameter STATE_END bound to: 5'b00110 
WARNING: [Synth 8-6014] Unused sequential element Cnt_Sent_Data_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Slow_Control.v:87]
INFO: [Synth 8-256] done synthesizing module 'Slow_Control' (36#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Slow_Control.v:9]
INFO: [Synth 8-638] synthesizing module 'USB_Con' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/USB_Con.vhd:36]
INFO: [Synth 8-3491] module 'SlaveFifoRead' declared at 'E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SlaveFifoRead.vhd:6' bound to instance 'SlaveFifoRead_inst' of component 'SlaveFifoRead' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/USB_Con.vhd:77]
INFO: [Synth 8-638] synthesizing module 'SlaveFifoRead' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SlaveFifoRead.vhd:21]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SlaveFifoRead.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element DRS_Eval_Config_Reg_reg was removed. 
INFO: [Synth 8-256] done synthesizing module 'SlaveFifoRead' (37#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SlaveFifoRead.vhd:21]
INFO: [Synth 8-3491] module 'SlaveFifoWrite' declared at 'E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SlaveFifoWrite.vhd:7' bound to instance 'SlaveFifoWrite_inst' of component 'SlaveFifoWrite' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/USB_Con.vhd:91]
INFO: [Synth 8-638] synthesizing module 'SlaveFifoWrite' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SlaveFifoWrite.vhd:24]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SlaveFifoWrite.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'SlaveFifoWrite' (38#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SlaveFifoWrite.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'USB_Con' (39#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/USB_Con.vhd:36]
INFO: [Synth 8-638] synthesizing module 'Ex_Fifo' [e:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.srcs/sources_1/ip/Ex_Fifo/synth/Ex_Fifo.vhd:73]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 16 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 16 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 8kx4 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 8189 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 8188 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter C_RD_DEPTH bound to: 8192 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 13 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter C_WR_DEPTH bound to: 8192 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 13 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_1_4' declared at 'e:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.srcs/sources_1/ip/Ex_Fifo/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:38271' bound to instance 'U0' of component 'fifo_generator_v13_1_4' [e:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.srcs/sources_1/ip/Ex_Fifo/synth/Ex_Fifo.vhd:540]
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed. 
INFO: [Synth 8-256] done synthesizing module 'Ex_Fifo' (45#1) [e:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.srcs/sources_1/ip/Ex_Fifo/synth/Ex_Fifo.vhd:73]
INFO: [Synth 8-638] synthesizing module 'Sci_Acq' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Sci_Acq.v:21]
	Parameter RESET_TIME bound to: 20'b00000000000000011001 
	Parameter WAIT_2_ACQ_TIME bound to: 20'b00000000000000110010 
	Parameter WAIT_2_CONVB_TIEM bound to: 20'b00000000000000110010 
	Parameter START_READOUT bound to: 20'b00000000000000011001 
	Parameter WAIT_2_NEXT bound to: 20'b00000000000000110010 
	Parameter START_ACQ bound to: 20'b11110100001001000000 
	Parameter START_CONVB bound to: 20'b00000000000000000010 
	Parameter WAIT_2_READOUT bound to: 20'b00111101000010010000 
	Parameter WAIT_2_END bound to: 20'b00111101000010010000 
	Parameter TOTAL_NUM_EX_TRIG bound to: 20'b00000000000111110100 
	Parameter STATE_IDLE bound to: 5'b00000 
	Parameter STATE_RESET bound to: 5'b00001 
	Parameter STATE_WAIT_2_ACQ bound to: 5'b00010 
	Parameter STATE_ACQ_START bound to: 5'b00011 
	Parameter STATE_WAIT_2_CONVB bound to: 5'b00100 
	Parameter STATE_START_CONVB bound to: 5'b00101 
	Parameter STATE_WAIT_2_READOUT bound to: 5'b00110 
	Parameter STATE_START_READOUT bound to: 5'b00111 
	Parameter STATE_WAIT_2_END bound to: 5'b01000 
	Parameter STATE_WAIT_2_NEXT bound to: 5'b01001 
WARNING: [Synth 8-6014] Unused sequential element Cnt_Start_Acq_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Sci_Acq.v:342]
INFO: [Synth 8-256] done synthesizing module 'Sci_Acq' (46#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Sci_Acq.v:21]
INFO: [Synth 8-638] synthesizing module 'DAC_TLV5618' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/DAC_TLV5618.v:7]
	Parameter IDLE bound to: 2'b00 
	Parameter SET_BUFFER bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'DAC_TLV5618' (47#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/DAC_TLV5618.v:7]
INFO: [Synth 8-638] synthesizing module 'Auto_TA_Scan' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Auto_TA_Scan.v:23]
INFO: [Synth 8-638] synthesizing module 'SKIROC2_S_Para_Scan' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:23]
	Parameter MASK_INI bound to: 64'b0111111111111111111111111111111111111111111111111111111111111111 
	Parameter CNT_TRIG_NUM bound to: 12'b001111101000 
	Parameter CNT_HIGH_THR bound to: 12'b001111001010 
	Parameter CNT_LOW_THR bound to: 12'b000000011110 
	Parameter CNT_TIME_WAIT_HIT bound to: 12'b000000110010 
	Parameter CNT_WR_FIFO_NUM bound to: 4'b0101 
	Parameter CNT_END_WR_55AA bound to: 12'b001000000001 
	Parameter NUM_CHANNEL bound to: 12'b000001000000 
	Parameter STATE_IDLE bound to: 8'b00000000 
	Parameter STATE_SET_MASK_START bound to: 8'b00000001 
	Parameter STATE_SET_MASK bound to: 8'b00000010 
	Parameter STATE_SET_DAC_START bound to: 8'b00000011 
	Parameter STATE_DAC_PLUS bound to: 8'b00000100 
	Parameter STATE_SET_SC bound to: 8'b00000101 
	Parameter STATE_WAIT_SC_SET bound to: 8'b00000110 
	Parameter STATE_START_ACQ bound to: 8'b00000111 
	Parameter STATE_WAIT_OR_SEND_TRIG bound to: 8'b00001000 
	Parameter STATE_WAIT_HIT bound to: 8'b00001001 
	Parameter STATE_WR_FIFO bound to: 8'b00001010 
	Parameter STATE_END bound to: 8'b00001011 
	Parameter STATE_MASK_PLUS bound to: 8'b00001100 
	Parameter STATE_FIFO_IDLE bound to: 4'b0000 
	Parameter STATE_FIFO_PROCESS bound to: 4'b0001 
	Parameter STATE_FIFO_LOOP bound to: 4'b0010 
	Parameter STATE_FIFO_END bound to: 4'b0011 
	Parameter STATE_FIFO_WR_5AA5 bound to: 4'b0100 
WARNING: [Synth 8-5788] Register Cnt_End_reg in module SKIROC2_S_Para_Scan is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:539]
INFO: [Synth 8-256] done synthesizing module 'SKIROC2_S_Para_Scan' (48#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:23]
INFO: [Synth 8-256] done synthesizing module 'Auto_TA_Scan' (49#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Auto_TA_Scan.v:23]
INFO: [Synth 8-638] synthesizing module 'Read_Register_Set' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Read_Register_Set.v:21]
	Parameter STATE_IDLE bound to: 4'b0000 
	Parameter STATE_SET_BIT bound to: 4'b0001 
	Parameter STATE_SEND_BIT bound to: 4'b0010 
	Parameter STATE_SHIFT_BIT bound to: 4'b0011 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Read_Register_Set.v:96]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Read_Register_Set.v:170]
INFO: [Synth 8-256] done synthesizing module 'Read_Register_Set' (50#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Read_Register_Set.v:21]
INFO: [Synth 8-638] synthesizing module 'Readout_Dout' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Readout_Dout.v:21]
INFO: [Synth 8-638] synthesizing module 'Gray_2_Bin' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Gray_2_Bin.v:21]
	Parameter SIZE bound to: 5'b01100 
INFO: [Synth 8-256] done synthesizing module 'Gray_2_Bin' (51#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Gray_2_Bin.v:21]
INFO: [Synth 8-256] done synthesizing module 'Readout_Dout' (52#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Readout_Dout.v:21]
INFO: [Synth 8-638] synthesizing module 'usb_command_interpreter' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/usb_command_interpreter.v:21]
	Parameter TOTAL_NUM_EX_TRIG bound to: 20'b00000000000111110100 
INFO: [Synth 8-638] synthesizing module 'Cmd_Boolean_Set' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Boolean_Set.v:23]
	Parameter EFFECT_1_CMD bound to: 16'b1111010111110001 
	Parameter EFFECT_0_CMD bound to: 16'b1111010111110000 
	Parameter DEFAULT_VALUE bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'Cmd_Boolean_Set' (53#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Boolean_Set.v:23]
INFO: [Synth 8-638] synthesizing module 'Cmd_Set_N_Bits_Value' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Set_N_Bits_Value.v:23]
	Parameter LENGTH_CMD bound to: 4'b1000 
	Parameter LENGTH_VALUE bound to: 4'b1000 
	Parameter EFFECT_CMD bound to: 8'b11110100 
	Parameter DEFAULT_VALUE bound to: 8'b01110000 
INFO: [Synth 8-256] done synthesizing module 'Cmd_Set_N_Bits_Value' (54#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Set_N_Bits_Value.v:23]
INFO: [Synth 8-638] synthesizing module 'Cmd_Boolean_Set__parameterized0' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Boolean_Set.v:23]
	Parameter EFFECT_1_CMD bound to: 16'b1111001011110001 
	Parameter EFFECT_0_CMD bound to: 16'b1111001011110000 
	Parameter DEFAULT_VALUE bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'Cmd_Boolean_Set__parameterized0' (54#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Boolean_Set.v:23]
INFO: [Synth 8-638] synthesizing module 'Cmd_Boolean_Set__parameterized1' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Boolean_Set.v:23]
	Parameter EFFECT_1_CMD bound to: 16'b1111101010110001 
	Parameter EFFECT_0_CMD bound to: 16'b1111101010110000 
	Parameter DEFAULT_VALUE bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'Cmd_Boolean_Set__parameterized1' (54#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Boolean_Set.v:23]
INFO: [Synth 8-638] synthesizing module 'Cmd_Boolean_Set__parameterized2' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Boolean_Set.v:23]
	Parameter EFFECT_1_CMD bound to: 16'b1111001100000001 
	Parameter EFFECT_0_CMD bound to: 16'b1111001100000000 
	Parameter DEFAULT_VALUE bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'Cmd_Boolean_Set__parameterized2' (54#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Boolean_Set.v:23]
INFO: [Synth 8-638] synthesizing module 'Cmd_Boolean_Set__parameterized3' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Boolean_Set.v:23]
	Parameter EFFECT_1_CMD bound to: 16'b1111111110110001 
	Parameter EFFECT_0_CMD bound to: 16'b1111111110110000 
	Parameter DEFAULT_VALUE bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'Cmd_Boolean_Set__parameterized3' (54#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Boolean_Set.v:23]
INFO: [Synth 8-638] synthesizing module 'Cmd_Boolean_Set__parameterized4' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Boolean_Set.v:23]
	Parameter EFFECT_1_CMD bound to: 16'b0000000000110011 
	Parameter EFFECT_0_CMD bound to: 16'b0000000001000100 
	Parameter DEFAULT_VALUE bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'Cmd_Boolean_Set__parameterized4' (54#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Boolean_Set.v:23]
INFO: [Synth 8-638] synthesizing module 'Cmd_Boolean_Set__parameterized5' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Boolean_Set.v:23]
	Parameter EFFECT_1_CMD bound to: 16'b1111110100000011 
	Parameter EFFECT_0_CMD bound to: 16'b1111110100000100 
	Parameter DEFAULT_VALUE bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'Cmd_Boolean_Set__parameterized5' (54#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Boolean_Set.v:23]
INFO: [Synth 8-638] synthesizing module 'Cmd_Boolean_Set__parameterized6' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Boolean_Set.v:23]
	Parameter EFFECT_1_CMD bound to: 16'b1101000101010001 
	Parameter EFFECT_0_CMD bound to: 16'b1101000101010000 
	Parameter DEFAULT_VALUE bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'Cmd_Boolean_Set__parameterized6' (54#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Boolean_Set.v:23]
INFO: [Synth 8-638] synthesizing module 'Cmd_Boolean_Set__parameterized7' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Boolean_Set.v:23]
	Parameter EFFECT_1_CMD bound to: 16'b1111110101000001 
	Parameter EFFECT_0_CMD bound to: 16'b1111110101000000 
	Parameter DEFAULT_VALUE bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'Cmd_Boolean_Set__parameterized7' (54#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Boolean_Set.v:23]
INFO: [Synth 8-638] synthesizing module 'Cmd_Boolean_Set__parameterized8' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Boolean_Set.v:23]
	Parameter EFFECT_1_CMD bound to: 16'b0000111100000001 
	Parameter EFFECT_0_CMD bound to: 16'b0000111100000000 
	Parameter DEFAULT_VALUE bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'Cmd_Boolean_Set__parameterized8' (54#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Boolean_Set.v:23]
INFO: [Synth 8-638] synthesizing module 'Cmd_Set_N_Bits_Value__parameterized0' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Set_N_Bits_Value.v:23]
	Parameter LENGTH_CMD bound to: 4'b0100 
	Parameter LENGTH_VALUE bound to: 4'b1100 
	Parameter EFFECT_CMD bound to: 4'b0101 
	Parameter DEFAULT_VALUE bound to: 12'b010100000000 
INFO: [Synth 8-256] done synthesizing module 'Cmd_Set_N_Bits_Value__parameterized0' (54#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Set_N_Bits_Value.v:23]
INFO: [Synth 8-638] synthesizing module 'Cmd_Rising_N_Clock' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Rising_N_Clock.v:23]
	Parameter EFFECT_CMD bound to: 16'b0000000010110001 
	Parameter LAST_CYC bound to: 8'b00010001 
	Parameter STATE_IDLE bound to: 4'b0000 
	Parameter STATE_LOOP bound to: 4'b0001 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Rising_N_Clock.v:57]
INFO: [Synth 8-256] done synthesizing module 'Cmd_Rising_N_Clock' (55#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Rising_N_Clock.v:23]
INFO: [Synth 8-638] synthesizing module 'Cmd_Rising_N_Clock__parameterized0' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Rising_N_Clock.v:23]
	Parameter EFFECT_CMD bound to: 16'b1111111111000000 
	Parameter LAST_CYC bound to: 8'b00011111 
	Parameter STATE_IDLE bound to: 4'b0000 
	Parameter STATE_LOOP bound to: 4'b0001 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Rising_N_Clock.v:57]
INFO: [Synth 8-256] done synthesizing module 'Cmd_Rising_N_Clock__parameterized0' (55#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Rising_N_Clock.v:23]
INFO: [Synth 8-638] synthesizing module 'Cmd_Rising_N_Clock__parameterized1' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Rising_N_Clock.v:23]
	Parameter EFFECT_CMD bound to: 16'b0000000010110010 
	Parameter LAST_CYC bound to: 8'b00010101 
	Parameter STATE_IDLE bound to: 4'b0000 
	Parameter STATE_LOOP bound to: 4'b0001 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Rising_N_Clock.v:57]
INFO: [Synth 8-256] done synthesizing module 'Cmd_Rising_N_Clock__parameterized1' (55#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Rising_N_Clock.v:23]
INFO: [Synth 8-638] synthesizing module 'Cmd_Rising_N_Clock__parameterized2' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Rising_N_Clock.v:23]
	Parameter EFFECT_CMD bound to: 16'b1111111111010000 
	Parameter LAST_CYC bound to: 8'b00101001 
	Parameter STATE_IDLE bound to: 4'b0000 
	Parameter STATE_LOOP bound to: 4'b0001 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Rising_N_Clock.v:57]
INFO: [Synth 8-256] done synthesizing module 'Cmd_Rising_N_Clock__parameterized2' (55#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Rising_N_Clock.v:23]
INFO: [Synth 8-638] synthesizing module 'Cmd_Rising_N_Clock__parameterized3' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Rising_N_Clock.v:23]
	Parameter EFFECT_CMD bound to: 16'b1111111111100000 
	Parameter LAST_CYC bound to: 8'b00000110 
	Parameter STATE_IDLE bound to: 4'b0000 
	Parameter STATE_LOOP bound to: 4'b0001 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Rising_N_Clock.v:57]
INFO: [Synth 8-256] done synthesizing module 'Cmd_Rising_N_Clock__parameterized3' (55#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Rising_N_Clock.v:23]
INFO: [Synth 8-638] synthesizing module 'Cmd_Rising_N_Clock__parameterized4' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Rising_N_Clock.v:23]
	Parameter EFFECT_CMD bound to: 16'b1111111111100011 
	Parameter LAST_CYC bound to: 8'b00011010 
	Parameter STATE_IDLE bound to: 4'b0000 
	Parameter STATE_LOOP bound to: 4'b0001 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Rising_N_Clock.v:57]
INFO: [Synth 8-256] done synthesizing module 'Cmd_Rising_N_Clock__parameterized4' (55#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Rising_N_Clock.v:23]
INFO: [Synth 8-638] synthesizing module 'Cmd_Boolean_Set__parameterized9' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Boolean_Set.v:23]
	Parameter EFFECT_1_CMD bound to: 16'b1111111110100001 
	Parameter EFFECT_0_CMD bound to: 16'b1111111110100000 
	Parameter DEFAULT_VALUE bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'Cmd_Boolean_Set__parameterized9' (55#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Boolean_Set.v:23]
INFO: [Synth 8-638] synthesizing module 'Cmd_Set_N_Bits_Value__parameterized1' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Set_N_Bits_Value.v:23]
	Parameter LENGTH_CMD bound to: 4'b1100 
	Parameter LENGTH_VALUE bound to: 4'b0100 
	Parameter EFFECT_CMD bound to: 12'b101011001010 
	Parameter DEFAULT_VALUE bound to: 4'b1111 
INFO: [Synth 8-256] done synthesizing module 'Cmd_Set_N_Bits_Value__parameterized1' (55#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Set_N_Bits_Value.v:23]
INFO: [Synth 8-638] synthesizing module 'Cmd_Set_N_Bits_Value__parameterized2' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Set_N_Bits_Value.v:23]
	Parameter LENGTH_CMD bound to: 4'b1000 
	Parameter LENGTH_VALUE bound to: 4'b1000 
	Parameter EFFECT_CMD bound to: 8'b10101011 
	Parameter DEFAULT_VALUE bound to: 8'b00000001 
INFO: [Synth 8-256] done synthesizing module 'Cmd_Set_N_Bits_Value__parameterized2' (55#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Set_N_Bits_Value.v:23]
INFO: [Synth 8-638] synthesizing module 'Cmd_Set_N_Bits_Value__parameterized3' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Set_N_Bits_Value.v:23]
	Parameter LENGTH_CMD bound to: 4'b1100 
	Parameter LENGTH_VALUE bound to: 4'b0100 
	Parameter EFFECT_CMD bound to: 12'b110100010011 
	Parameter DEFAULT_VALUE bound to: 4'b0000 
INFO: [Synth 8-256] done synthesizing module 'Cmd_Set_N_Bits_Value__parameterized3' (55#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Set_N_Bits_Value.v:23]
INFO: [Synth 8-638] synthesizing module 'Cmd_Set_N_Bits_Value__parameterized4' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Set_N_Bits_Value.v:23]
	Parameter LENGTH_CMD bound to: 4'b1100 
	Parameter LENGTH_VALUE bound to: 4'b0100 
	Parameter EFFECT_CMD bound to: 12'b110100010010 
	Parameter DEFAULT_VALUE bound to: 4'b0000 
INFO: [Synth 8-256] done synthesizing module 'Cmd_Set_N_Bits_Value__parameterized4' (55#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Set_N_Bits_Value.v:23]
INFO: [Synth 8-638] synthesizing module 'Cmd_Set_N_Bits_Value__parameterized5' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Set_N_Bits_Value.v:23]
	Parameter LENGTH_CMD bound to: 4'b1100 
	Parameter LENGTH_VALUE bound to: 4'b0100 
	Parameter EFFECT_CMD bound to: 12'b110100010001 
	Parameter DEFAULT_VALUE bound to: 4'b0000 
INFO: [Synth 8-256] done synthesizing module 'Cmd_Set_N_Bits_Value__parameterized5' (55#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Set_N_Bits_Value.v:23]
INFO: [Synth 8-638] synthesizing module 'Cmd_Set_N_Bits_Value__parameterized6' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Set_N_Bits_Value.v:23]
	Parameter LENGTH_CMD bound to: 4'b1100 
	Parameter LENGTH_VALUE bound to: 4'b0100 
	Parameter EFFECT_CMD bound to: 12'b110100010000 
	Parameter DEFAULT_VALUE bound to: 4'b0000 
INFO: [Synth 8-256] done synthesizing module 'Cmd_Set_N_Bits_Value__parameterized6' (55#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Set_N_Bits_Value.v:23]
INFO: [Synth 8-638] synthesizing module 'Cmd_Set_N_Bits_Value__parameterized7' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Set_N_Bits_Value.v:23]
	Parameter LENGTH_CMD bound to: 4'b0100 
	Parameter LENGTH_VALUE bound to: 4'b1100 
	Parameter EFFECT_CMD bound to: 4'b0110 
	Parameter DEFAULT_VALUE bound to: 12'b001111111111 
INFO: [Synth 8-256] done synthesizing module 'Cmd_Set_N_Bits_Value__parameterized7' (55#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Set_N_Bits_Value.v:23]
INFO: [Synth 8-638] synthesizing module 'Cmd_Set_N_Bits_Value__parameterized8' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Set_N_Bits_Value.v:23]
	Parameter LENGTH_CMD bound to: 4'b0010 
	Parameter LENGTH_VALUE bound to: 4'b1110 
	Parameter EFFECT_CMD bound to: 2'b01 
	Parameter DEFAULT_VALUE bound to: 14'b00000000010100 
INFO: [Synth 8-256] done synthesizing module 'Cmd_Set_N_Bits_Value__parameterized8' (55#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Set_N_Bits_Value.v:23]
INFO: [Synth 8-638] synthesizing module 'Cmd_Boolean_Set__parameterized10' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Boolean_Set.v:23]
	Parameter EFFECT_1_CMD bound to: 16'b1111000011110001 
	Parameter EFFECT_0_CMD bound to: 16'b1111000011110000 
	Parameter DEFAULT_VALUE bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'Cmd_Boolean_Set__parameterized10' (55#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Boolean_Set.v:23]
INFO: [Synth 8-638] synthesizing module 'Cmd_Boolean_Set__parameterized11' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Boolean_Set.v:23]
	Parameter EFFECT_1_CMD bound to: 16'b0101010110101010 
	Parameter EFFECT_0_CMD bound to: 16'b1110101110010000 
	Parameter DEFAULT_VALUE bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'Cmd_Boolean_Set__parameterized11' (55#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Boolean_Set.v:23]
INFO: [Synth 8-638] synthesizing module 'Cmd_Boolean_Set__parameterized12' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Boolean_Set.v:23]
	Parameter EFFECT_1_CMD bound to: 16'b0000000010100001 
	Parameter EFFECT_0_CMD bound to: 16'b0000000010100000 
	Parameter DEFAULT_VALUE bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'Cmd_Boolean_Set__parameterized12' (55#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Boolean_Set.v:23]
INFO: [Synth 8-638] synthesizing module 'Cmd_Boolean_Set__parameterized13' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Boolean_Set.v:23]
	Parameter EFFECT_1_CMD bound to: 16'b1010000011110001 
	Parameter EFFECT_0_CMD bound to: 16'b1010000011110000 
	Parameter DEFAULT_VALUE bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'Cmd_Boolean_Set__parameterized13' (55#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Boolean_Set.v:23]
INFO: [Synth 8-638] synthesizing module 'Cmd_Boolean_Set__parameterized14' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Boolean_Set.v:23]
	Parameter EFFECT_1_CMD bound to: 16'b1011101100000001 
	Parameter EFFECT_0_CMD bound to: 16'b1011101100000000 
	Parameter DEFAULT_VALUE bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'Cmd_Boolean_Set__parameterized14' (55#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Boolean_Set.v:23]
INFO: [Synth 8-638] synthesizing module 'Cmd_Boolean_Set__parameterized15' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Boolean_Set.v:23]
	Parameter EFFECT_1_CMD bound to: 16'b1111100100000001 
	Parameter EFFECT_0_CMD bound to: 16'b1111100100000000 
	Parameter DEFAULT_VALUE bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'Cmd_Boolean_Set__parameterized15' (55#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Boolean_Set.v:23]
INFO: [Synth 8-638] synthesizing module 'Cmd_Boolean_Set__parameterized16' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Boolean_Set.v:23]
	Parameter EFFECT_1_CMD bound to: 16'b1101000011010001 
	Parameter EFFECT_0_CMD bound to: 16'b1101000011010000 
	Parameter DEFAULT_VALUE bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'Cmd_Boolean_Set__parameterized16' (55#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Boolean_Set.v:23]
INFO: [Synth 8-638] synthesizing module 'Cmd_Rising_N_Clock__parameterized5' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Rising_N_Clock.v:23]
	Parameter EFFECT_CMD bound to: 16'b1101000101000001 
	Parameter LAST_CYC bound to: 8'b00001010 
	Parameter STATE_IDLE bound to: 4'b0000 
	Parameter STATE_LOOP bound to: 4'b0001 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Rising_N_Clock.v:57]
INFO: [Synth 8-256] done synthesizing module 'Cmd_Rising_N_Clock__parameterized5' (55#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Rising_N_Clock.v:23]
INFO: [Synth 8-638] synthesizing module 'Cmd_Rising_N_Clock__parameterized6' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Rising_N_Clock.v:23]
	Parameter EFFECT_CMD bound to: 16'b1101000011010000 
	Parameter LAST_CYC bound to: 8'b00001010 
	Parameter STATE_IDLE bound to: 4'b0000 
	Parameter STATE_LOOP bound to: 4'b0001 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Rising_N_Clock.v:57]
INFO: [Synth 8-256] done synthesizing module 'Cmd_Rising_N_Clock__parameterized6' (55#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Rising_N_Clock.v:23]
INFO: [Synth 8-638] synthesizing module 'Cmd_Rising_N_Clock__parameterized7' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Rising_N_Clock.v:23]
	Parameter EFFECT_CMD bound to: 16'b1101000011010001 
	Parameter LAST_CYC bound to: 8'b00001010 
	Parameter STATE_IDLE bound to: 4'b0000 
	Parameter STATE_LOOP bound to: 4'b0001 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Rising_N_Clock.v:57]
INFO: [Synth 8-256] done synthesizing module 'Cmd_Rising_N_Clock__parameterized7' (55#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Cmd_Rising_N_Clock.v:23]
INFO: [Synth 8-256] done synthesizing module 'usb_command_interpreter' (56#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/usb_command_interpreter.v:21]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Top_Level.v:722]
INFO: [Synth 8-638] synthesizing module 'Flag_LED' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Flag_LED.v:23]
	Parameter TIME_05S bound to: 28'b0010011000100101101000000000 
	Parameter STATE_IDLE bound to: 4'b0000 
	Parameter STATE_LIGHT bound to: 4'b0001 
	Parameter STATE_SHUT bound to: 4'b0010 
	Parameter STATE_END bound to: 4'b0011 
INFO: [Synth 8-256] done synthesizing module 'Flag_LED' (57#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Flag_LED.v:23]
INFO: [Synth 8-638] synthesizing module 'Hit_50_to_200ns' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Hit_50_to_200ns.v:23]
	Parameter CNT_SPREAD bound to: 8'b00010100 
	Parameter STATE_LOOP bound to: 4'b0001 
	Parameter STATE_IDLE bound to: 4'b0000 
WARNING: [Synth 8-5788] Register In_Hit_Sig_Delay2_reg in module Hit_50_to_200ns is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Hit_50_to_200ns.v:51]
INFO: [Synth 8-256] done synthesizing module 'Hit_50_to_200ns' (58#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Hit_50_to_200ns.v:23]
INFO: [Synth 8-638] synthesizing module 'General_ExTrig' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/General_ExTrig.v:23]
	Parameter STATE_SET_DAC_IDLE bound to: 4'b0000 
	Parameter STATE_SET_DAC_LOOP bound to: 4'b0001 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/General_ExTrig.v:66]
INFO: [Synth 8-256] done synthesizing module 'General_ExTrig' (59#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/General_ExTrig.v:23]
INFO: [Synth 8-638] synthesizing module 'Prepare_Hv_Cmd' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Prepare_Hv_Cmd.v:23]
	Parameter STATE_IDLE bound to: 4'b0000 
	Parameter STATE_LOOP_SENDING_CFG bound to: 4'b0001 
	Parameter STATE_LOOP_SENDING_START bound to: 4'b0010 
	Parameter STATE_PRE_CFG bound to: 4'b0011 
	Parameter STATE_PRE_START bound to: 4'b0100 
	Parameter CNT_CFG_HV bound to: 4'b1100 
	Parameter CNT_START_STOP bound to: 4'b1000 
	Parameter START_CMD bound to: 64'b0000001001001000010011110100111000000011010001010100000100001101 
	Parameter STOP_CMD bound to: 64'b0000001001001000010011110100011000000011010001010011001000001101 
INFO: [Synth 8-226] default block is never used [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Prepare_Hv_Cmd.v:67]
INFO: [Synth 8-226] default block is never used [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Prepare_Hv_Cmd.v:91]
INFO: [Synth 8-638] synthesizing module 'topulsesignal' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/topulsesignal.v:24]
	Parameter size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'topulsesignal' (60#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/topulsesignal.v:24]
WARNING: [Synth 8-3936] Found unconnected internal register 'Sum_Of_Hv_7Byte_reg' and it is trimmed from '16' to '8' bits. [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Prepare_Hv_Cmd.v:62]
WARNING: [Synth 8-6014] Unused sequential element Check_Hv_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Prepare_Hv_Cmd.v:68]
WARNING: [Synth 8-6014] Unused sequential element Check_Hv_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Prepare_Hv_Cmd.v:92]
WARNING: [Synth 8-5788] Register Shift_In_Hv_7Byte_reg in module Prepare_Hv_Cmd is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Prepare_Hv_Cmd.v:194]
WARNING: [Synth 8-5788] Register Shift_Start_Stop_reg in module Prepare_Hv_Cmd is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Prepare_Hv_Cmd.v:215]
INFO: [Synth 8-256] done synthesizing module 'Prepare_Hv_Cmd' (61#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Prepare_Hv_Cmd.v:23]
INFO: [Synth 8-638] synthesizing module 'hv_control' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/hv_control.v:41]
	Parameter BAUD_RATE bound to: 38400 - type: integer 
	Parameter DATA_BIT_NUM bound to: 8 - type: integer 
	Parameter CLK_RATE bound to: 40000000 - type: integer 
	Parameter DIV_RATE bound to: 1042 - type: integer 
	Parameter DISABLE bound to: 4'b0000 
	Parameter TX bound to: 4'b0001 
	Parameter WAIT_RX bound to: 4'b0010 
	Parameter RX bound to: 4'b0100 
	Parameter ERR bound to: 4'b1000 
INFO: [Synth 8-638] synthesizing module 'clk_divider' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/clk_divider.v:27]
	Parameter DIV_RATE bound to: 1042 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (62#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/clk_divider.v:27]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.runs/synth_1/.Xil/Vivado-17448-Msy-PC/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_0' (63#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.runs/synth_1/.Xil/Vivado-17448-Msy-PC/realtime/fifo_generator_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'rx_module' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/rx_module.v:29]
	Parameter DATA_BIT_NUM bound to: 8 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter START bound to: 3'b001 
	Parameter DATA bound to: 3'b011 
	Parameter CHECK bound to: 3'b111 
	Parameter STOP bound to: 3'b101 
	Parameter FINISH bound to: 3'b100 
INFO: [Synth 8-256] done synthesizing module 'rx_module' (64#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/rx_module.v:29]
INFO: [Synth 8-638] synthesizing module 'tx_module' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/tx_module.v:23]
	Parameter DATA_BIT_NUM bound to: 8 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter START bound to: 3'b001 
	Parameter DATA bound to: 3'b011 
	Parameter CHECK bound to: 3'b111 
	Parameter STOP bound to: 3'b101 
	Parameter VALID bound to: 3'b100 
	Parameter ERR bound to: 3'b110 
INFO: [Synth 8-638] synthesizing module 'clk_divider__parameterized0' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/clk_divider.v:27]
	Parameter DIV_RATE bound to: 1041 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divider__parameterized0' (64#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/clk_divider.v:27]
INFO: [Synth 8-256] done synthesizing module 'tx_module' (65#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/tx_module.v:23]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/hv_control.v:145]
WARNING: [Synth 8-6014] Unused sequential element next_state_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/hv_control.v:156]
INFO: [Synth 8-256] done synthesizing module 'hv_control' (66#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/hv_control.v:41]
INFO: [Synth 8-638] synthesizing module 'Hex_2_ASCII' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Hex_2_ASCII.v:23]
INFO: [Synth 8-256] done synthesizing module 'Hex_2_ASCII' (67#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Hex_2_ASCII.v:23]
WARNING: [Synth 8-3848] Net Out_Control_ADG in module/entity Top_Level does not have driver. [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Top_Level.v:92]
WARNING: [Synth 8-3848] Net SMA2 in module/entity Top_Level does not have driver. [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Top_Level.v:101]
WARNING: [Synth 8-3848] Net SMA3 in module/entity Top_Level does not have driver. [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Top_Level.v:102]
WARNING: [Synth 8-3848] Net SMA4 in module/entity Top_Level does not have driver. [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Top_Level.v:103]
WARNING: [Synth 8-3848] Net SMA5 in module/entity Top_Level does not have driver. [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Top_Level.v:104]
INFO: [Synth 8-256] done synthesizing module 'Top_Level' (68#1) [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Top_Level.v:21]
WARNING: [Synth 8-3917] design Top_Level has port Out_Sr_Rstb driven by constant 1
WARNING: [Synth 8-3917] design Top_Level has port Out_Start_Ramp_TDC_Ext driven by constant 0
WARNING: [Synth 8-3917] design Top_Level has port Out_Start_Rampb_ADC_Ext driven by constant 0
WARNING: [Synth 8-3917] design Top_Level has port Out_Pwr_On_Dac driven by constant 1
WARNING: [Synth 8-3331] design usb_command_interpreter has unconnected port Cnt_Trig[19]
WARNING: [Synth 8-3331] design usb_command_interpreter has unconnected port Cnt_Trig[18]
WARNING: [Synth 8-3331] design usb_command_interpreter has unconnected port Cnt_Trig[17]
WARNING: [Synth 8-3331] design usb_command_interpreter has unconnected port Cnt_Trig[16]
WARNING: [Synth 8-3331] design usb_command_interpreter has unconnected port Cnt_Trig[15]
WARNING: [Synth 8-3331] design usb_command_interpreter has unconnected port Cnt_Trig[14]
WARNING: [Synth 8-3331] design usb_command_interpreter has unconnected port Cnt_Trig[13]
WARNING: [Synth 8-3331] design usb_command_interpreter has unconnected port Cnt_Trig[12]
WARNING: [Synth 8-3331] design usb_command_interpreter has unconnected port Cnt_Trig[11]
WARNING: [Synth 8-3331] design usb_command_interpreter has unconnected port Cnt_Trig[10]
WARNING: [Synth 8-3331] design usb_command_interpreter has unconnected port Cnt_Trig[9]
WARNING: [Synth 8-3331] design usb_command_interpreter has unconnected port Cnt_Trig[8]
WARNING: [Synth 8-3331] design usb_command_interpreter has unconnected port Cnt_Trig[7]
WARNING: [Synth 8-3331] design usb_command_interpreter has unconnected port Cnt_Trig[6]
WARNING: [Synth 8-3331] design usb_command_interpreter has unconnected port Cnt_Trig[5]
WARNING: [Synth 8-3331] design usb_command_interpreter has unconnected port Cnt_Trig[4]
WARNING: [Synth 8-3331] design usb_command_interpreter has unconnected port Cnt_Trig[3]
WARNING: [Synth 8-3331] design usb_command_interpreter has unconnected port Cnt_Trig[2]
WARNING: [Synth 8-3331] design usb_command_interpreter has unconnected port Cnt_Trig[1]
WARNING: [Synth 8-3331] design usb_command_interpreter has unconnected port Cnt_Trig[0]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port SAFETY_CKT_WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[12]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[11]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[10]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[9]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[8]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[7]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[6]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[5]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[4]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[3]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[2]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[1]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[0]
WARNING: [Synth 8-3331] design wr_bin_cntr__parameterized0 has unconnected port SRST
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port WR_EN_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port WR_RST_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port RD_EN
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port SRST_FULL_FF
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port WR_RST_BUSY
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port EMPTY
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port RAM_RD_EN
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port ALMOST_EMPTY
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH[12]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH[11]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH[10]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH[9]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH[8]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH[7]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH[6]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH[5]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH[4]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH[3]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH[2]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH[1]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH[0]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[12]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[11]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[10]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[9]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[8]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[7]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[6]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[5]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[4]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[3]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[2]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[1]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[0]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[12]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[11]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[10]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[9]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[8]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[7]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[6]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[5]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[4]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[3]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[2]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[1]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[0]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port SAFETY_CKT_RD_RST
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[12]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[11]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[10]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[9]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[8]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[7]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[6]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[5]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[4]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[3]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[2]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[1]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[0]
WARNING: [Synth 8-3331] design rd_bin_cntr__parameterized0 has unconnected port SRST
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port RD_EN_INTO_LOGIC
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port RD_RST_INTO_LOGIC
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:35 ; elapsed = 00:01:36 . Memory (MB): peak = 618.934 ; gain = 313.891
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Readout_Dout_Inst:In_Num_Receive[11] to constant 0 [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Top_Level.v:649]
WARNING: [Synth 8-3295] tying undriven pin Readout_Dout_Inst:In_Num_Receive[10] to constant 0 [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Top_Level.v:649]
WARNING: [Synth 8-3295] tying undriven pin Readout_Dout_Inst:In_Num_Receive[9] to constant 0 [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Top_Level.v:649]
WARNING: [Synth 8-3295] tying undriven pin Readout_Dout_Inst:In_Num_Receive[8] to constant 0 [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Top_Level.v:649]
WARNING: [Synth 8-3295] tying undriven pin Readout_Dout_Inst:In_Num_Receive[7] to constant 0 [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Top_Level.v:649]
WARNING: [Synth 8-3295] tying undriven pin Readout_Dout_Inst:In_Num_Receive[6] to constant 0 [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Top_Level.v:649]
WARNING: [Synth 8-3295] tying undriven pin Readout_Dout_Inst:In_Num_Receive[5] to constant 0 [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Top_Level.v:649]
WARNING: [Synth 8-3295] tying undriven pin Readout_Dout_Inst:In_Num_Receive[4] to constant 0 [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Top_Level.v:649]
WARNING: [Synth 8-3295] tying undriven pin Readout_Dout_Inst:In_Num_Receive[3] to constant 0 [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Top_Level.v:649]
WARNING: [Synth 8-3295] tying undriven pin Readout_Dout_Inst:In_Num_Receive[2] to constant 0 [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Top_Level.v:649]
WARNING: [Synth 8-3295] tying undriven pin Readout_Dout_Inst:In_Num_Receive[1] to constant 0 [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Top_Level.v:649]
WARNING: [Synth 8-3295] tying undriven pin Readout_Dout_Inst:In_Num_Receive[0] to constant 0 [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Top_Level.v:649]
WARNING: [Synth 8-3295] tying undriven pin hv_control_Inst:tx to constant 0 [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Top_Level.v:753]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:36 ; elapsed = 00:01:37 . Memory (MB): peak = 618.934 ; gain = 313.891
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 59 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.runs/synth_1/.Xil/Vivado-17448-Msy-PC/dcp5/ODDR_Clk_in_context.xdc] for cell 'ODDR_Clk_10M'
Finished Parsing XDC File [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.runs/synth_1/.Xil/Vivado-17448-Msy-PC/dcp5/ODDR_Clk_in_context.xdc] for cell 'ODDR_Clk_10M'
Parsing XDC File [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.runs/synth_1/.Xil/Vivado-17448-Msy-PC/dcp5/ODDR_Clk_in_context.xdc] for cell 'ODDR_Clk_40M'
Finished Parsing XDC File [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.runs/synth_1/.Xil/Vivado-17448-Msy-PC/dcp5/ODDR_Clk_in_context.xdc] for cell 'ODDR_Clk_40M'
Parsing XDC File [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.runs/synth_1/.Xil/Vivado-17448-Msy-PC/dcp7/fifo_generator_0_in_context.xdc] for cell 'hv_control_Inst/hv_fifo'
Finished Parsing XDC File [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.runs/synth_1/.Xil/Vivado-17448-Msy-PC/dcp7/fifo_generator_0_in_context.xdc] for cell 'hv_control_Inst/hv_fifo'
Parsing XDC File [e:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.srcs/sources_1/ip/Ex_Fifo/Ex_Fifo.xdc] for cell 'Ex_Fifo_Insst/U0'
Finished Parsing XDC File [e:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.srcs/sources_1/ip/Ex_Fifo/Ex_Fifo.xdc] for cell 'Ex_Fifo_Insst/U0'
Parsing XDC File [e:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.srcs/sources_1/ip/Fifo_Register/Fifo_Register.xdc] for cell 'Fifo_Register_Inst/U0'
Finished Parsing XDC File [e:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.srcs/sources_1/ip/Fifo_Register/Fifo_Register.xdc] for cell 'Fifo_Register_Inst/U0'
Parsing XDC File [e:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.srcs/sources_1/ip/PLL_40M/PLL_40M_board.xdc] for cell 'PLL_40M_Inst/inst'
Finished Parsing XDC File [e:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.srcs/sources_1/ip/PLL_40M/PLL_40M_board.xdc] for cell 'PLL_40M_Inst/inst'
Parsing XDC File [e:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.srcs/sources_1/ip/PLL_40M/PLL_40M.xdc] for cell 'PLL_40M_Inst/inst'
Finished Parsing XDC File [e:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.srcs/sources_1/ip/PLL_40M/PLL_40M.xdc] for cell 'PLL_40M_Inst/inst'
Parsing XDC File [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/Constraints/ECAL_DIF.xdc]
Finished Parsing XDC File [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/Constraints/ECAL_DIF.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/Constraints/ECAL_DIF.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [e:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.srcs/sources_1/ip/Ex_Fifo/Ex_Fifo_clocks.xdc] for cell 'Ex_Fifo_Insst/U0'
Finished Parsing XDC File [e:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.srcs/sources_1/ip/Ex_Fifo/Ex_Fifo_clocks.xdc] for cell 'Ex_Fifo_Insst/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.srcs/sources_1/ip/Ex_Fifo/Ex_Fifo_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.srcs/sources_1/ip/PLL_40M/PLL_40M_late.xdc] for cell 'PLL_40M_Inst/inst'
Finished Parsing XDC File [e:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.srcs/sources_1/ip/PLL_40M/PLL_40M_late.xdc] for cell 'PLL_40M_Inst/inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  OBUFDS => OBUFDS: 5 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 807.156 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:51 ; elapsed = 00:01:53 . Memory (MB): peak = 807.156 ; gain = 502.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:51 ; elapsed = 00:01:53 . Memory (MB): peak = 807.156 ; gain = 502.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for Ex_Fifo_Insst/U0. (constraint file  E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.runs/synth_1/dont_touch.xdc, line 16).
Applied set_property DONT_TOUCH = true for Fifo_Register_Inst/U0. (constraint file  E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.runs/synth_1/dont_touch.xdc, line 22).
Applied set_property DONT_TOUCH = true for PLL_40M_Inst/inst. (constraint file  E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.runs/synth_1/dont_touch.xdc, line 25).
Applied set_property DONT_TOUCH = true for Ex_Fifo_Insst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Fifo_Register_Inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ODDR_Clk_10M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ODDR_Clk_40M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for PLL_40M_Inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hv_control_Inst/hv_fifo. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:51 ; elapsed = 00:01:53 . Memory (MB): peak = 807.156 ; gain = 502.113
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'Prepare_Register'
WARNING: [Synth 8-6014] Unused sequential element State_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Prepare_Register.v:165]
INFO: [Synth 8-5544] ROM "Out_Ex_Fifo_Wr_En" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Out_Ex_Fifo_Din" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Para616_Shiftreg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "End_Flag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State_Next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'Prepare_Probe_Register'
WARNING: [Synth 8-6014] Unused sequential element State_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Prepare_Probe_Register.v:79]
INFO: [Synth 8-5544] ROM "Sig_Ex_Fifo_Wr_En" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Sig_Ex_Fifo_Din" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Prob_Registers_Shiftreg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "End_Flag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State_Next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'Slow_Control'
WARNING: [Synth 8-6014] Unused sequential element State_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Slow_Control.v:129]
INFO: [Synth 8-5546] ROM "End_SC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Shift_8_Bit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Out_Sr_Rstb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Out_Sr_In" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Out_Sr_Ck" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "State_Next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State_Next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State_Next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State_Next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element Cnt_Sent_Bit_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Slow_Control.v:107]
INFO: [Synth 8-802] inferred FSM for state register 'presentstate_reg' in module 'SlaveFifoRead'
WARNING: [Synth 8-6014] Unused sequential element presentstate_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SlaveFifoRead.vhd:38]
INFO: [Synth 8-5544] ROM "wrendata" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "j" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sloe" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "slrd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'presentstate_reg' in module 'SlaveFifoWrite'
WARNING: [Synth 8-6014] Unused sequential element presentstate_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SlaveFifoWrite.vhd:39]
INFO: [Synth 8-5544] ROM "slwr_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "slwr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PktEnd_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FifoAddr_o" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "presentstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "presentstate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'Out_Start_Acq_reg' into 'Out_Acqing_reg' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Sci_Acq.v:331]
WARNING: [Synth 8-6014] Unused sequential element Out_Start_Acq_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Sci_Acq.v:331]
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'Sci_Acq'
WARNING: [Synth 8-6014] Unused sequential element State_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Sci_Acq.v:160]
INFO: [Synth 8-5587] ROM size for "Out_Pwr_On_D" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "Out_Start_Readout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Out_Resetb_ASIC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Out_Start_Convb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Out_Acqing" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Cnt_Num_Ex_Trig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "State_Next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State_Next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State_Next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State_Next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State_Next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State_Next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State_Next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State_Next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State_Next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element Cnt_Num_Ex_Trig_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Sci_Acq.v:595]
INFO: [Synth 8-5546] ROM "Next_State" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'SKIROC2_S_Para_Scan'
INFO: [Synth 8-802] inferred FSM for state register 'State_Fifo_reg' in module 'SKIROC2_S_Para_Scan'
WARNING: [Synth 8-6014] Unused sequential element State_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:159]
WARNING: [Synth 8-6014] Unused sequential element State_Fifo_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:443]
INFO: [Synth 8-5546] ROM "Flag_Start_Wr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Out_Send_Trig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Flag_Start_Acq" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Cnt_Channel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Cnt_Wait_Hit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Out_Mask_Code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Out_Set_SC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Out_DAC_Code" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Out_End" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Out_Token" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "State_Next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State_Next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State_Next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State_Next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State_Next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State_Next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Out_Fifo_Wr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Cnt_Wr_Fifo" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Flag_End_Wr_Fifo" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Data_to_Fifo_Shift" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Cnt_End" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State_Fifo_Next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State_Fifo_Next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element Cnt_Trig_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:126]
INFO: [Synth 8-802] inferred FSM for state register 'Status_reg' in module 'Read_Register_Set'
WARNING: [Synth 8-6014] Unused sequential element Status_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Read_Register_Set.v:79]
INFO: [Synth 8-5544] ROM "Cnt_Sent_Bit" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Shift_64_Bit" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Sig_Ck_Read" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Sig_Srin_Read" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Status_Next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element Cnt_Sent_Bit_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Read_Register_Set.v:51]
INFO: [Synth 8-5544] ROM "Cnt_Receive" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element Cnt_2_25000_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Readout_Dout.v:72]
WARNING: [Synth 8-6014] Unused sequential element Cnt_2_30000_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Readout_Dout.v:73]
WARNING: [Synth 8-6014] Unused sequential element Cnt_Receive_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Readout_Dout.v:54]
WARNING: [Synth 8-6014] Unused sequential element Cnt_2_30000_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Readout_Dout.v:73]
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Out_Disable_Channel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Out_Disable_Channel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "LED" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Sig_Out_LED" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Sig_Out_LED_Blink" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Sig_Hit_Sig" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State_Trig" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'Prepare_Hv_Cmd'
WARNING: [Synth 8-6014] Unused sequential element State_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Prepare_Hv_Cmd.v:117]
INFO: [Synth 8-5544] ROM "Cnt_Sending_Cfg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Cnt_Sending_Start" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Sig_Out_En" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Sig_Out_Cmd" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Shift_Start_Stop" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State_Next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State_Next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "clk_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'rx_module'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/rx_module.v:83]
INFO: [Synth 8-5544] ROM "finish" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "clk_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'tx_module'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/tx_module.v:37]
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element State_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Prepare_Register.v:165]
WARNING: [Synth 8-6014] Unused sequential element State_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Prepare_Register.v:165]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                             0000
        STATE_SC_PROCESS |                               01 |                             0001
           STATE_SC_LOOP |                               10 |                             0010
            STATE_SC_END |                               11 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'Prepare_Register'
WARNING: [Synth 8-6014] Unused sequential element State_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Prepare_Register.v:165]
WARNING: [Synth 8-6014] Unused sequential element State_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Prepare_Probe_Register.v:79]
WARNING: [Synth 8-6014] Unused sequential element State_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Prepare_Probe_Register.v:79]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                             0000
      STATE_PROB_PROCESS |                               01 |                             0001
         STATE_PROB_LOOP |                               10 |                             0010
          STATE_PROB_END |                               11 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'Prepare_Probe_Register'
WARNING: [Synth 8-6014] Unused sequential element State_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Prepare_Probe_Register.v:79]
WARNING: [Synth 8-6014] Unused sequential element State_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Slow_Control.v:129]
WARNING: [Synth 8-6014] Unused sequential element State_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Slow_Control.v:129]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                             0000 |                            00000
               STATE_RST |                             0001 |                            00001
         STATE_READ_FIFO |                             0010 |                            00111
              STATE_WAIT |                             0011 |                            00010
          STATE_GET_DATA |                             0100 |                            00011
           STATE_SET_BIT |                             0101 |                            00100
          STATE_SNED_BIT |                             0110 |                            00101
        STATE_SHIFT_DATA |                             0111 |                            01000
               STATE_END |                             1000 |                            00110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'Slow_Control'
WARNING: [Synth 8-6014] Unused sequential element State_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Slow_Control.v:129]
WARNING: [Synth 8-6014] Unused sequential element presentstate_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SlaveFifoRead.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element presentstate_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SlaveFifoRead.vhd:38]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               idlestate |                              000 |                              000
                  state0 |                              001 |                              001
                  state1 |                              010 |                              010
                  delay1 |                              011 |                              100
                  state2 |                              100 |                              011
                  delay2 |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'presentstate_reg' using encoding 'sequential' in module 'SlaveFifoRead'
WARNING: [Synth 8-6014] Unused sequential element presentstate_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SlaveFifoRead.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element presentstate_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SlaveFifoWrite.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element presentstate_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SlaveFifoWrite.vhd:39]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               idlestate |                              000 |                              000
                wr_state |                              001 |                              001
               wr_pktend |                              010 |                              101
                wr_step1 |                              011 |                              010
                wr_step2 |                              100 |                              011
                wr_step3 |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'presentstate_reg' using encoding 'sequential' in module 'SlaveFifoWrite'
WARNING: [Synth 8-6014] Unused sequential element presentstate_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SlaveFifoWrite.vhd:39]
WARNING: [Synth 8-6014] Unused sequential element State_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Sci_Acq.v:160]
WARNING: [Synth 8-6014] Unused sequential element State_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Sci_Acq.v:160]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                             0000 |                            00000
             STATE_RESET |                             0001 |                            00001
        STATE_WAIT_2_ACQ |                             0010 |                            00010
         STATE_ACQ_START |                             0011 |                            00011
      STATE_WAIT_2_CONVB |                             0100 |                            00100
       STATE_START_CONVB |                             0101 |                            00101
    STATE_WAIT_2_READOUT |                             0110 |                            00110
     STATE_START_READOUT |                             0111 |                            00111
        STATE_WAIT_2_END |                             1000 |                            01000
       STATE_WAIT_2_NEXT |                             1001 |                            01001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'Sci_Acq'
WARNING: [Synth 8-6014] Unused sequential element State_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Sci_Acq.v:160]
WARNING: [Synth 8-6014] Unused sequential element State_Fifo_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:443]
WARNING: [Synth 8-6014] Unused sequential element State_Fifo_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:443]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         STATE_FIFO_IDLE |                              000 |                             0000
      STATE_FIFO_PROCESS |                              001 |                             0001
         STATE_FIFO_LOOP |                              010 |                             0010
      STATE_FIFO_WR_5AA5 |                              011 |                             0100
          STATE_FIFO_END |                              100 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_Fifo_reg' using encoding 'sequential' in module 'SKIROC2_S_Para_Scan'
WARNING: [Synth 8-6014] Unused sequential element State_Fifo_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:443]
WARNING: [Synth 8-6014] Unused sequential element State_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:159]
WARNING: [Synth 8-6014] Unused sequential element State_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:159]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                     000000000001 |                         00000000
    STATE_SET_MASK_START |                     000000000010 |                         00000001
     STATE_SET_DAC_START |                     000000000100 |                         00000011
            STATE_SET_SC |                     000000001000 |                         00000101
       STATE_WAIT_SC_SET |                     000000010000 |                         00000110
         STATE_START_ACQ |                     000000100000 |                         00000111
 STATE_WAIT_OR_SEND_TRIG |                     000001000000 |                         00001000
          STATE_WAIT_HIT |                     000010000000 |                         00001001
         STATE_MASK_PLUS |                     000100000000 |                         00001100
               STATE_END |                     001000000000 |                         00001011
           STATE_WR_FIFO |                     010000000000 |                         00001010
          STATE_DAC_PLUS |                     100000000000 |                         00000100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'one-hot' in module 'SKIROC2_S_Para_Scan'
WARNING: [Synth 8-6014] Unused sequential element State_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:159]
WARNING: [Synth 8-6014] Unused sequential element Status_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Read_Register_Set.v:79]
WARNING: [Synth 8-6014] Unused sequential element Status_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Read_Register_Set.v:79]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                               00 |                             0000
           STATE_SET_BIT |                               01 |                             0001
          STATE_SEND_BIT |                               10 |                             0010
         STATE_SHIFT_BIT |                               11 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Status_reg' using encoding 'sequential' in module 'Read_Register_Set'
WARNING: [Synth 8-6014] Unused sequential element Status_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Read_Register_Set.v:79]
WARNING: [Synth 8-6014] Unused sequential element State_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Prepare_Hv_Cmd.v:117]
WARNING: [Synth 8-6014] Unused sequential element State_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Prepare_Hv_Cmd.v:117]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              000 |                             0000
           STATE_PRE_CFG |                              001 |                             0011
  STATE_LOOP_SENDING_CFG |                              010 |                             0001
         STATE_PRE_START |                              011 |                             0100
STATE_LOOP_SENDING_START |                              100 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'Prepare_Hv_Cmd'
WARNING: [Synth 8-6014] Unused sequential element State_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Prepare_Hv_Cmd.v:117]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/rx_module.v:83]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/rx_module.v:83]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
                   START |                            00010 |                              001
                    DATA |                            00100 |                              011
                   CHECK |                            01000 |                              111
                    STOP |                            10000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'rx_module'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/rx_module.v:83]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/tx_module.v:37]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/tx_module.v:37]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                          0000001 |                              000
                   START |                          0000010 |                              001
                    DATA |                          0000100 |                              011
                   CHECK |                          0001000 |                              111
                  iSTATE |                          0010000 |                              110
*
                    STOP |                          0100000 |                              101
                   VALID |                          1000000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'tx_module'
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/tx_module.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'dout_reg_reg' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/tx_module.v:107]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:56 ; elapsed = 00:01:58 . Memory (MB): peak = 807.156 ; gain = 502.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register Prob_Registers_Shiftreg_reg [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Prepare_Probe_Register.v:140]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 10    
	   2 Input     12 Bit       Adders := 22    
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 22    
	   8 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 5     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 134   
+---XORs : 
	               13 Bit    Wide XORs := 2     
	               12 Bit    Wide XORs := 2     
	               11 Bit    Wide XORs := 2     
	               10 Bit    Wide XORs := 2     
	                9 Bit    Wide XORs := 2     
	                8 Bit    Wide XORs := 4     
	                7 Bit    Wide XORs := 2     
	                6 Bit    Wide XORs := 2     
	                5 Bit    Wide XORs := 2     
	                4 Bit    Wide XORs := 2     
	                3 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 2     
+---Registers : 
	             1544 Bit    Registers := 1     
	              616 Bit    Registers := 1     
	              192 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               96 Bit    Registers := 1     
	               80 Bit    Registers := 4     
	               64 Bit    Registers := 8     
	               32 Bit    Registers := 1     
	               28 Bit    Registers := 2     
	               20 Bit    Registers := 10    
	               16 Bit    Registers := 7     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 11    
	               12 Bit    Registers := 24    
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 25    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 28    
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 198   
+---Muxes : 
	   2 Input   1544 Bit        Muxes := 2     
	   4 Input   1544 Bit        Muxes := 1     
	   2 Input    616 Bit        Muxes := 2     
	   4 Input    616 Bit        Muxes := 1     
	   5 Input    192 Bit        Muxes := 1     
	   2 Input    192 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     96 Bit        Muxes := 2     
	   5 Input     96 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 8     
	   5 Input     80 Bit        Muxes := 4     
	  12 Input     64 Bit        Muxes := 4     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 2     
	   4 Input     28 Bit        Muxes := 2     
	  10 Input     20 Bit        Muxes := 8     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 7     
	   5 Input     16 Bit        Muxes := 4     
	   4 Input     12 Bit        Muxes := 2     
	   5 Input     12 Bit        Muxes := 4     
	  12 Input     12 Bit        Muxes := 16    
	  27 Input     12 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 36    
	   9 Input      8 Bit        Muxes := 4     
	   5 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	  10 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   9 Input      5 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	  26 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 22    
	   4 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 4     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	  10 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 126   
	   9 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 19    
	  10 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 35    
	  12 Input      1 Bit        Muxes := 44    
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register Prob_Registers_Shiftreg_reg [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Prepare_Probe_Register.v:140]
Hierarchical RTL Component report 
Module Top_Level 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module synchronizer_ff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
Module rd_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
Module wr_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Bin_2_Gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
Module Prepare_Register 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	              616 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    616 Bit        Muxes := 2     
	   4 Input    616 Bit        Muxes := 1     
	   5 Input    192 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module Prepare_Probe_Register 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	             1544 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   1544 Bit        Muxes := 2     
	   4 Input   1544 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module Slow_Control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 4     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 8     
Module SlaveFifoRead 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 10    
Module SlaveFifoWrite 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   6 Input      9 Bit        Muxes := 1     
	  15 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 9     
Module USB_Con 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module reset_blk_ramfifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module synchronizer_ff__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module clk_x_pntrs 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 24    
+---XORs : 
	               13 Bit    Wide XORs := 2     
	               12 Bit    Wide XORs := 2     
	               11 Bit    Wide XORs := 2     
	               10 Bit    Wide XORs := 2     
	                9 Bit    Wide XORs := 2     
	                8 Bit    Wide XORs := 2     
	                7 Bit    Wide XORs := 2     
	                6 Bit    Wide XORs := 2     
	                5 Bit    Wide XORs := 2     
	                4 Bit    Wide XORs := 2     
	                3 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 2     
+---Registers : 
	               13 Bit    Registers := 4     
Module rd_bin_cntr__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module compare__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
Module rd_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_bin_cntr__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 2     
Module wr_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Sci_Acq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 8     
+---Registers : 
	               20 Bit    Registers := 8     
	                1 Bit    Registers := 13    
+---Muxes : 
	  10 Input     20 Bit        Muxes := 8     
	  26 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 5     
Module DAC_TLV5618 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module SKIROC2_S_Para_Scan 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               80 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     80 Bit        Muxes := 2     
	   5 Input     80 Bit        Muxes := 1     
	  12 Input     64 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   5 Input     12 Bit        Muxes := 1     
	  12 Input     12 Bit        Muxes := 4     
	  27 Input     12 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 11    
Module Auto_TA_Scan 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Read_Register_Set 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module Gray_2_Bin 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 11    
Module Readout_Dout 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Cmd_Boolean_Set 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Cmd_Set_N_Bits_Value 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Cmd_Boolean_Set__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Cmd_Boolean_Set__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Cmd_Boolean_Set__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Cmd_Boolean_Set__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Cmd_Boolean_Set__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Cmd_Boolean_Set__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Cmd_Boolean_Set__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Cmd_Boolean_Set__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Cmd_Boolean_Set__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Cmd_Set_N_Bits_Value__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module Cmd_Rising_N_Clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module Cmd_Rising_N_Clock__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module Cmd_Rising_N_Clock__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module Cmd_Rising_N_Clock__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module Cmd_Rising_N_Clock__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module Cmd_Rising_N_Clock__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module Cmd_Boolean_Set__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Cmd_Set_N_Bits_Value__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module Cmd_Set_N_Bits_Value__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Cmd_Set_N_Bits_Value__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module Cmd_Set_N_Bits_Value__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module Cmd_Set_N_Bits_Value__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module Cmd_Set_N_Bits_Value__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module Cmd_Set_N_Bits_Value__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module Cmd_Set_N_Bits_Value__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module Cmd_Boolean_Set__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Cmd_Boolean_Set__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Cmd_Boolean_Set__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Cmd_Boolean_Set__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Cmd_Boolean_Set__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Cmd_Boolean_Set__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Cmd_Boolean_Set__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Cmd_Rising_N_Clock__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module Cmd_Rising_N_Clock__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module Cmd_Rising_N_Clock__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module usb_command_interpreter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	              192 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input    192 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module Flag_LED 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   4 Input     28 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module Hit_50_to_200ns 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module General_ExTrig 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module topulsesignal 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module Prepare_Hv_Cmd 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               96 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     96 Bit        Muxes := 2     
	   5 Input     96 Bit        Muxes := 1     
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 2     
	  11 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 5     
Module clk_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module rx_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module clk_divider__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module tx_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   7 Input      8 Bit        Muxes := 1     
	  10 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Hex_2_ASCII 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'SKIROC_Auto_TA_Inst_Chip2/In_Hit_In_Delay1_reg' into 'SKIROC_Auto_TA_Inst_Chip1/In_Hit_In_Delay1_reg' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:106]
INFO: [Synth 8-4471] merging register 'SKIROC_Auto_TA_Inst_Chip2/In_Hit_In_Delay2_reg' into 'SKIROC_Auto_TA_Inst_Chip1/In_Hit_In_Delay2_reg' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:107]
INFO: [Synth 8-4471] merging register 'SKIROC_Auto_TA_Inst_Chip2/In_Trig_In_Delay1_reg' into 'SKIROC_Auto_TA_Inst_Chip1/In_Trig_In_Delay1_reg' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:104]
INFO: [Synth 8-4471] merging register 'SKIROC_Auto_TA_Inst_Chip2/In_Trig_In_Delay2_reg' into 'SKIROC_Auto_TA_Inst_Chip1/In_Trig_In_Delay2_reg' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:105]
INFO: [Synth 8-4471] merging register 'SKIROC_Auto_TA_Inst_Chip3/In_Hit_In_Delay1_reg' into 'SKIROC_Auto_TA_Inst_Chip1/In_Hit_In_Delay1_reg' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:106]
INFO: [Synth 8-4471] merging register 'SKIROC_Auto_TA_Inst_Chip3/In_Hit_In_Delay2_reg' into 'SKIROC_Auto_TA_Inst_Chip1/In_Hit_In_Delay2_reg' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:107]
INFO: [Synth 8-4471] merging register 'SKIROC_Auto_TA_Inst_Chip3/In_Start_Delay1_reg' into 'SKIROC_Auto_TA_Inst_Chip2/In_Start_Delay1_reg' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:86]
INFO: [Synth 8-4471] merging register 'SKIROC_Auto_TA_Inst_Chip3/In_Start_Delay2_reg' into 'SKIROC_Auto_TA_Inst_Chip2/In_Start_Delay2_reg' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:87]
INFO: [Synth 8-4471] merging register 'SKIROC_Auto_TA_Inst_Chip3/In_Trig_In_Delay1_reg' into 'SKIROC_Auto_TA_Inst_Chip1/In_Trig_In_Delay1_reg' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:104]
INFO: [Synth 8-4471] merging register 'SKIROC_Auto_TA_Inst_Chip3/In_Trig_In_Delay2_reg' into 'SKIROC_Auto_TA_Inst_Chip1/In_Trig_In_Delay2_reg' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:105]
INFO: [Synth 8-4471] merging register 'SKIROC_Auto_TA_Inst_Chip4/In_Hit_In_Delay1_reg' into 'SKIROC_Auto_TA_Inst_Chip1/In_Hit_In_Delay1_reg' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:106]
INFO: [Synth 8-4471] merging register 'SKIROC_Auto_TA_Inst_Chip4/In_Hit_In_Delay2_reg' into 'SKIROC_Auto_TA_Inst_Chip1/In_Hit_In_Delay2_reg' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:107]
INFO: [Synth 8-4471] merging register 'SKIROC_Auto_TA_Inst_Chip4/In_Start_Delay1_reg' into 'SKIROC_Auto_TA_Inst_Chip2/In_Start_Delay1_reg' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:86]
INFO: [Synth 8-4471] merging register 'SKIROC_Auto_TA_Inst_Chip4/In_Start_Delay2_reg' into 'SKIROC_Auto_TA_Inst_Chip2/In_Start_Delay2_reg' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:87]
INFO: [Synth 8-4471] merging register 'SKIROC_Auto_TA_Inst_Chip4/In_Trig_In_Delay1_reg' into 'SKIROC_Auto_TA_Inst_Chip1/In_Trig_In_Delay1_reg' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:104]
INFO: [Synth 8-4471] merging register 'SKIROC_Auto_TA_Inst_Chip4/In_Trig_In_Delay2_reg' into 'SKIROC_Auto_TA_Inst_Chip1/In_Trig_In_Delay2_reg' [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:105]
WARNING: [Synth 8-6014] Unused sequential element SKIROC_Auto_TA_Inst_Chip1/Out_Send_Trig_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:323]
WARNING: [Synth 8-6014] Unused sequential element SKIROC_Auto_TA_Inst_Chip2/In_Hit_In_Delay1_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:106]
WARNING: [Synth 8-6014] Unused sequential element SKIROC_Auto_TA_Inst_Chip2/In_Hit_In_Delay2_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:107]
WARNING: [Synth 8-6014] Unused sequential element SKIROC_Auto_TA_Inst_Chip2/In_Trig_In_Delay1_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:104]
WARNING: [Synth 8-6014] Unused sequential element SKIROC_Auto_TA_Inst_Chip2/In_Trig_In_Delay2_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:105]
WARNING: [Synth 8-6014] Unused sequential element SKIROC_Auto_TA_Inst_Chip2/Out_End_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:315]
WARNING: [Synth 8-6014] Unused sequential element SKIROC_Auto_TA_Inst_Chip2/Out_Send_Trig_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:323]
WARNING: [Synth 8-6014] Unused sequential element SKIROC_Auto_TA_Inst_Chip3/In_Hit_In_Delay1_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:106]
WARNING: [Synth 8-6014] Unused sequential element SKIROC_Auto_TA_Inst_Chip3/In_Hit_In_Delay2_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:107]
WARNING: [Synth 8-6014] Unused sequential element SKIROC_Auto_TA_Inst_Chip3/In_Start_Delay1_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:86]
WARNING: [Synth 8-6014] Unused sequential element SKIROC_Auto_TA_Inst_Chip3/In_Start_Delay2_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:87]
WARNING: [Synth 8-6014] Unused sequential element SKIROC_Auto_TA_Inst_Chip3/In_Trig_In_Delay1_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:104]
WARNING: [Synth 8-6014] Unused sequential element SKIROC_Auto_TA_Inst_Chip3/In_Trig_In_Delay2_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:105]
WARNING: [Synth 8-6014] Unused sequential element SKIROC_Auto_TA_Inst_Chip3/Out_End_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:315]
WARNING: [Synth 8-6014] Unused sequential element SKIROC_Auto_TA_Inst_Chip3/Out_Send_Trig_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:323]
WARNING: [Synth 8-6014] Unused sequential element SKIROC_Auto_TA_Inst_Chip4/In_Hit_In_Delay1_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:106]
WARNING: [Synth 8-6014] Unused sequential element SKIROC_Auto_TA_Inst_Chip4/In_Hit_In_Delay2_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:107]
WARNING: [Synth 8-6014] Unused sequential element SKIROC_Auto_TA_Inst_Chip4/In_Start_Delay1_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:86]
WARNING: [Synth 8-6014] Unused sequential element SKIROC_Auto_TA_Inst_Chip4/In_Start_Delay2_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:87]
WARNING: [Synth 8-6014] Unused sequential element SKIROC_Auto_TA_Inst_Chip4/In_Trig_In_Delay1_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:104]
WARNING: [Synth 8-6014] Unused sequential element SKIROC_Auto_TA_Inst_Chip4/In_Trig_In_Delay2_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:105]
WARNING: [Synth 8-6014] Unused sequential element SKIROC_Auto_TA_Inst_Chip4/Out_End_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:315]
WARNING: [Synth 8-6014] Unused sequential element SKIROC_Auto_TA_Inst_Chip4/Out_Send_Trig_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:323]
WARNING: [Synth 8-6014] Unused sequential element SKIROC_Auto_TA_Inst_Chip1/Cnt_Trig_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:126]
WARNING: [Synth 8-6014] Unused sequential element SKIROC_Auto_TA_Inst_Chip2/Cnt_Trig_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:126]
WARNING: [Synth 8-6014] Unused sequential element SKIROC_Auto_TA_Inst_Chip3/Cnt_Trig_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:126]
WARNING: [Synth 8-6014] Unused sequential element SKIROC_Auto_TA_Inst_Chip4/Cnt_Trig_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:126]
WARNING: [Synth 8-6014] Unused sequential element Cnt_Sent_Bit_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Slow_Control.v:107]
WARNING: [Synth 8-6014] Unused sequential element Cnt_Num_Ex_Trig_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/Sci_Acq.v:595]
WARNING: [Synth 8-6014] Unused sequential element SKIROC_Auto_TA_Inst_Chip1/Cnt_Trig_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:126]
WARNING: [Synth 8-6014] Unused sequential element SKIROC_Auto_TA_Inst_Chip2/Cnt_Trig_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:126]
WARNING: [Synth 8-6014] Unused sequential element SKIROC_Auto_TA_Inst_Chip3/Cnt_Trig_reg was removed.  [E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/hdl/SKIROC2_S_Para_Scan.v:126]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "uart_clk_gen/clk_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_receiver/tx_clk_gen/clk_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design Top_Level has port Out_Sr_Rstb driven by constant 1
WARNING: [Synth 8-3917] design Top_Level has port Out_Start_Ramp_TDC_Ext driven by constant 0
WARNING: [Synth 8-3917] design Top_Level has port Out_Start_Rampb_ADC_Ext driven by constant 0
WARNING: [Synth 8-3917] design Top_Level has port Out_Pwr_On_Dac driven by constant 1
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Prepare_Register_Inst/\Para616_Shiftreg_reg[2] )
INFO: [Synth 8-3886] merging instance 'Prepare_Register_Inst/Para616_Shiftreg_reg[3]' (FDCPE) to 'Prepare_Register_Inst/Para616_Shiftreg_reg[6]'
INFO: [Synth 8-3886] merging instance 'Prepare_Register_Inst/Para616_Shiftreg_reg[4]' (FDCPE) to 'Prepare_Register_Inst/Para616_Shiftreg_reg[7]'
INFO: [Synth 8-3886] merging instance 'Prepare_Register_Inst/Para616_Shiftreg_reg[5]' (FDCPE) to 'Prepare_Register_Inst/Para616_Shiftreg_reg[8]'
INFO: [Synth 8-3886] merging instance 'Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[1]' (FDPE) to 'Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[4]'
INFO: [Synth 8-3886] merging instance 'Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[2]' (FDCE) to 'Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[8]'
INFO: [Synth 8-3886] merging instance 'Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[3]' (FDPE) to 'Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[4]'
INFO: [Synth 8-3886] merging instance 'Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[5]' (FDCE) to 'Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[8]'
INFO: [Synth 8-3886] merging instance 'Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[6]' (FDCE) to 'Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[8]'
INFO: [Synth 8-3886] merging instance 'Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[7]' (FDCE) to 'Prepare_Hv_Cmd_Inst/Shift_In_Hv_7Byte_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Prepare_Hv_Cmd_Inst/\Shift_In_Hv_7Byte_reg[8] )
INFO: [Synth 8-3886] merging instance 'Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[1]' (FDE) to 'Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[4]'
INFO: [Synth 8-3886] merging instance 'Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[2]' (FDE) to 'Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[8]'
INFO: [Synth 8-3886] merging instance 'Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[3]' (FDE) to 'Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[4]'
INFO: [Synth 8-3886] merging instance 'Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[5]' (FDE) to 'Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[8]'
INFO: [Synth 8-3886] merging instance 'Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[6]' (FDE) to 'Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[8]'
INFO: [Synth 8-3886] merging instance 'Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[7]' (FDE) to 'Prepare_Hv_Cmd_Inst/Shift_Start_Stop_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Prepare_Hv_Cmd_Inst/\Shift_Start_Stop_reg[8] )
INFO: [Synth 8-3886] merging instance 'usb_command_interpreter_Inst/Cmd_Out_Start_Conver_b/State_reg[0]' (FDCE) to 'usb_command_interpreter_Inst/Cmd_Out_Start_Conver_b/Output_Valid_Sig_reg'
INFO: [Synth 8-3886] merging instance 'usb_command_interpreter_Inst/Cmd_Out_Start_Conver_b/State_reg[2]' (FDCE) to 'usb_command_interpreter_Inst/Cmd_Out_Start_Conver_b/State_reg[1]'
INFO: [Synth 8-3886] merging instance 'usb_command_interpreter_Inst/Cmd_Out_Start_Conver_b/State_reg[3]' (FDCE) to 'usb_command_interpreter_Inst/Cmd_Out_Start_Conver_b/State_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usb_command_interpreter_Inst/\Cmd_Out_Start_Conver_b/State_reg[1] )
INFO: [Synth 8-3886] merging instance 'usb_command_interpreter_Inst/Cmd_Out_Start_Config/State_reg[0]' (FDCE) to 'usb_command_interpreter_Inst/Cmd_Out_Start_Config/Output_Valid_Sig_reg'
INFO: [Synth 8-3886] merging instance 'usb_command_interpreter_Inst/Cmd_Out_Start_Config/State_reg[2]' (FDCE) to 'usb_command_interpreter_Inst/Cmd_Out_Start_Config/State_reg[1]'
INFO: [Synth 8-3886] merging instance 'usb_command_interpreter_Inst/Cmd_Out_Start_Config/State_reg[3]' (FDCE) to 'usb_command_interpreter_Inst/Cmd_Out_Start_Config/State_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usb_command_interpreter_Inst/\Cmd_Out_Start_Config/State_reg[1] )
INFO: [Synth 8-3886] merging instance 'usb_command_interpreter_Inst/Cmd_Out_Start_Cfg_Hv/State_reg[0]' (FDCE) to 'usb_command_interpreter_Inst/Cmd_Out_Start_Cfg_Hv/Output_Valid_Sig_reg'
INFO: [Synth 8-3886] merging instance 'usb_command_interpreter_Inst/Cmd_Out_Start_Cfg_Hv/State_reg[2]' (FDCE) to 'usb_command_interpreter_Inst/Cmd_Out_Start_Cfg_Hv/State_reg[1]'
INFO: [Synth 8-3886] merging instance 'usb_command_interpreter_Inst/Cmd_Out_Start_Cfg_Hv/State_reg[3]' (FDCE) to 'usb_command_interpreter_Inst/Cmd_Out_Start_Cfg_Hv/State_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usb_command_interpreter_Inst/\Cmd_Out_Start_Cfg_Hv/State_reg[1] )
INFO: [Synth 8-3886] merging instance 'usb_command_interpreter_Inst/Cmd_Out_Stop_Hv/State_reg[0]' (FDCE) to 'usb_command_interpreter_Inst/Cmd_Out_Stop_Hv/Output_Valid_Sig_reg'
INFO: [Synth 8-3886] merging instance 'usb_command_interpreter_Inst/Cmd_Out_Stop_Hv/State_reg[2]' (FDCE) to 'usb_command_interpreter_Inst/Cmd_Out_Stop_Hv/State_reg[1]'
INFO: [Synth 8-3886] merging instance 'usb_command_interpreter_Inst/Cmd_Out_Stop_Hv/State_reg[3]' (FDCE) to 'usb_command_interpreter_Inst/Cmd_Out_Stop_Hv/State_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usb_command_interpreter_Inst/\Cmd_Out_Stop_Hv/State_reg[1] )
INFO: [Synth 8-3886] merging instance 'usb_command_interpreter_Inst/Cmd_Out_Start_Hv/State_reg[0]' (FDCE) to 'usb_command_interpreter_Inst/Cmd_Out_Start_Hv/Output_Valid_Sig_reg'
INFO: [Synth 8-3886] merging instance 'usb_command_interpreter_Inst/Cmd_Out_Start_Hv/State_reg[2]' (FDCE) to 'usb_command_interpreter_Inst/Cmd_Out_Start_Hv/State_reg[1]'
INFO: [Synth 8-3886] merging instance 'usb_command_interpreter_Inst/Cmd_Out_Start_Hv/State_reg[3]' (FDCE) to 'usb_command_interpreter_Inst/Cmd_Out_Start_Hv/State_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usb_command_interpreter_Inst/\Cmd_Out_Start_Hv/State_reg[1] )
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[9]' (FDCE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[16]'
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[9]' (FDCE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[16]'
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Data_to_Fifo_Shift_reg[9]' (FDCE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Data_to_Fifo_Shift_reg[16]'
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[9]' (FDCE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[16]'
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[10]' (FDPE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[15]'
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[10]' (FDPE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[15]'
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Data_to_Fifo_Shift_reg[10]' (FDPE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Data_to_Fifo_Shift_reg[15]'
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[10]' (FDPE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[15]'
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[11]' (FDCE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[16]'
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[11]' (FDCE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[16]'
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Data_to_Fifo_Shift_reg[11]' (FDCE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Data_to_Fifo_Shift_reg[16]'
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[11]' (FDCE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[16]'
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[12]' (FDPE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[15]'
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[12]' (FDPE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[15]'
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Data_to_Fifo_Shift_reg[12]' (FDPE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Data_to_Fifo_Shift_reg[15]'
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[12]' (FDPE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[15]'
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[13]' (FDPE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[15]'
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[13]' (FDPE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[15]'
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Data_to_Fifo_Shift_reg[13]' (FDPE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Data_to_Fifo_Shift_reg[15]'
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[13]' (FDPE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[15]'
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[14]' (FDCE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[16]'
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[14]' (FDCE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[16]'
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Data_to_Fifo_Shift_reg[14]' (FDCE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Data_to_Fifo_Shift_reg[16]'
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[14]' (FDCE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[16]'
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[15]' (FDPE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[8]'
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[15]' (FDPE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[8]'
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Data_to_Fifo_Shift_reg[15]' (FDPE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Data_to_Fifo_Shift_reg[8]'
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[15]' (FDPE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[8]'
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[16]' (FDCE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[7]'
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[16]' (FDCE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[7]'
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Data_to_Fifo_Shift_reg[16]' (FDCE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Data_to_Fifo_Shift_reg[7]'
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[16]' (FDCE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[7]'
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[1]' (FDPE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[8]'
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[1]' (FDPE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[8]'
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Data_to_Fifo_Shift_reg[1]' (FDPE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Data_to_Fifo_Shift_reg[8]'
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[1]' (FDPE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[8]'
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[2]' (FDCE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[7]'
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[2]' (FDCE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[7]'
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Data_to_Fifo_Shift_reg[2]' (FDCE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Data_to_Fifo_Shift_reg[7]'
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[2]' (FDCE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[7]'
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[3]' (FDPE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[8]'
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[3]' (FDPE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[8]'
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Data_to_Fifo_Shift_reg[3]' (FDPE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Data_to_Fifo_Shift_reg[8]'
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[3]' (FDPE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[8]'
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[4]' (FDCE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[7]'
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[4]' (FDCE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[7]'
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Data_to_Fifo_Shift_reg[4]' (FDCE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Data_to_Fifo_Shift_reg[7]'
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[4]' (FDCE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[7]'
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[5]' (FDCE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[7]'
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[5]' (FDCE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[7]'
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Data_to_Fifo_Shift_reg[5]' (FDCE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Data_to_Fifo_Shift_reg[7]'
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[5]' (FDCE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[7]'
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[6]' (FDPE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[8]'
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[6]' (FDPE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[8]'
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Data_to_Fifo_Shift_reg[6]' (FDPE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/Data_to_Fifo_Shift_reg[8]'
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[6]' (FDPE) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Auto_TA_Scan_Inst/\SKIROC_Auto_TA_Inst_Chip4/Data_to_Fifo_Shift_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Auto_TA_Scan_Inst/\SKIROC_Auto_TA_Inst_Chip3/Data_to_Fifo_Shift_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Auto_TA_Scan_Inst/\SKIROC_Auto_TA_Inst_Chip2/Data_to_Fifo_Shift_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Auto_TA_Scan_Inst/\SKIROC_Auto_TA_Inst_Chip1/Data_to_Fifo_Shift_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Auto_TA_Scan_Inst/\SKIROC_Auto_TA_Inst_Chip2/In_Start_Delay1_reg )
INFO: [Synth 8-3886] merging instance 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/In_Start_Delay2_reg' (FDC) to 'Auto_TA_Scan_Inst/SKIROC_Auto_TA_Inst_Chip2/In_Start_Delay1_reg'
INFO: [Synth 8-3886] merging instance 'usb_command_interpreter_Inst/Cmd_Out_Set_Register/State_reg[0]' (FDCE) to 'usb_command_interpreter_Inst/Cmd_Out_Set_Register/Output_Valid_Sig_reg'
INFO: [Synth 8-3886] merging instance 'usb_command_interpreter_Inst/Cmd_Out_Set_Register/State_reg[2]' (FDCE) to 'usb_command_interpreter_Inst/Cmd_Out_Set_Register/State_reg[1]'
INFO: [Synth 8-3886] merging instance 'usb_command_interpreter_Inst/Cmd_Out_Set_Register/State_reg[3]' (FDCE) to 'usb_command_interpreter_Inst/Cmd_Out_Set_Register/State_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usb_command_interpreter_Inst/\Cmd_Out_Set_Register/State_reg[1] )
INFO: [Synth 8-3886] merging instance 'usb_command_interpreter_Inst/Cmd_Out_Start_Readout1/State_reg[0]' (FDCE) to 'usb_command_interpreter_Inst/Cmd_Out_Start_Readout1/Output_Valid_Sig_reg'
INFO: [Synth 8-3886] merging instance 'usb_command_interpreter_Inst/Cmd_Out_Start_Readout1/State_reg[2]' (FDCE) to 'usb_command_interpreter_Inst/Cmd_Out_Start_Readout1/State_reg[1]'
INFO: [Synth 8-3886] merging instance 'usb_command_interpreter_Inst/Cmd_Out_Start_Readout1/State_reg[3]' (FDCE) to 'usb_command_interpreter_Inst/Cmd_Out_Start_Readout1/State_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usb_command_interpreter_Inst/\Cmd_Out_Start_Readout1/State_reg[1] )
INFO: [Synth 8-3886] merging instance 'General_ExTrig_Inst/State_Trig_reg[2]' (FDCE) to 'General_ExTrig_Inst/State_Trig_reg[3]'
INFO: [Synth 8-3886] merging instance 'General_ExTrig_Inst/State_Trig_reg[3]' (FDCE) to 'General_ExTrig_Inst/State_Trig_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (General_ExTrig_Inst/\State_Trig_reg[1] )
INFO: [Synth 8-3886] merging instance 'usb_command_interpreter_Inst/Cmd_Out_Force_Trig/State_reg[0]' (FDCE) to 'usb_command_interpreter_Inst/Cmd_Out_Force_Trig/Output_Valid_Sig_reg'
INFO: [Synth 8-3886] merging instance 'usb_command_interpreter_Inst/Cmd_Out_Force_Trig/State_reg[2]' (FDCE) to 'usb_command_interpreter_Inst/Cmd_Out_Force_Trig/State_reg[1]'
INFO: [Synth 8-3886] merging instance 'usb_command_interpreter_Inst/Cmd_Out_Force_Trig/State_reg[3]' (FDCE) to 'usb_command_interpreter_Inst/Cmd_Out_Force_Trig/State_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usb_command_interpreter_Inst/\Cmd_Out_Force_Trig/State_reg[1] )
INFO: [Synth 8-3886] merging instance 'Hit_50_to_200ns_Inst/State_reg[2]' (FDC) to 'Hit_50_to_200ns_Inst/State_reg[1]'
INFO: [Synth 8-3886] merging instance 'Hit_50_to_200ns_Inst/State_reg[3]' (FDC) to 'Hit_50_to_200ns_Inst/State_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Hit_50_to_200ns_Inst/\State_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Dac_For_Cali/\State_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usb_command_interpreter_Inst/\Cmd_Out_Reset_ASIC_b/State_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (USB_Con_Inst/\SlaveFifoWrite_inst/FifoAddr_o_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (USB_Con_Inst/\SlaveFifoWrite_inst/FifoAddr_o_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Prepare_Hv_Cmd_Inst/\Shift_Start_Stop_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Auto_TA_Scan_Inst/\SKIROC_Auto_TA_Inst_Chip2/In_Start_Delay1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Prepare_Hv_Cmd_Inst/\Shift_Start_Stop_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Prepare_Hv_Cmd_Inst/\Shift_Start_Stop_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Prepare_Hv_Cmd_Inst/\Shift_Start_Stop_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Prepare_Hv_Cmd_Inst/\Shift_Start_Stop_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Prepare_Hv_Cmd_Inst/\Shift_Start_Stop_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Prepare_Hv_Cmd_Inst/\Shift_Start_Stop_reg[64] )
WARNING: [Synth 8-3332] Sequential element (Para616_Shiftreg_reg[10]) is unused and will be removed from module Prepare_Register.
WARNING: [Synth 8-3332] Sequential element (Para616_Shiftreg_reg[2]) is unused and will be removed from module Prepare_Register.
WARNING: [Synth 8-3332] Sequential element (Out_Sr_Rstb_reg) is unused and will be removed from module Slow_Control.
WARNING: [Synth 8-3332] Sequential element (SlaveFifoWrite_inst/FifoAddr_o_reg[1]) is unused and will be removed from module USB_Con.
WARNING: [Synth 8-3332] Sequential element (SlaveFifoWrite_inst/FifoAddr_o_reg[0]) is unused and will be removed from module USB_Con.
WARNING: [Synth 8-3332] Sequential element (In_Ex_Trig_Delay1_reg) is unused and will be removed from module Sci_Acq.
WARNING: [Synth 8-3332] Sequential element (In_Ex_Trig_Delay2_reg) is unused and will be removed from module Sci_Acq.
WARNING: [Synth 8-3332] Sequential element (Cnt_Num_Ex_Trig_reg[0]) is unused and will be removed from module Sci_Acq.
WARNING: [Synth 8-3332] Sequential element (Cnt_Num_Ex_Trig_reg[1]) is unused and will be removed from module Sci_Acq.
WARNING: [Synth 8-3332] Sequential element (Cnt_Num_Ex_Trig_reg[2]) is unused and will be removed from module Sci_Acq.
WARNING: [Synth 8-3332] Sequential element (Cnt_Num_Ex_Trig_reg[3]) is unused and will be removed from module Sci_Acq.
WARNING: [Synth 8-3332] Sequential element (Cnt_Num_Ex_Trig_reg[4]) is unused and will be removed from module Sci_Acq.
WARNING: [Synth 8-3332] Sequential element (Cnt_Num_Ex_Trig_reg[5]) is unused and will be removed from module Sci_Acq.
WARNING: [Synth 8-3332] Sequential element (Cnt_Num_Ex_Trig_reg[6]) is unused and will be removed from module Sci_Acq.
WARNING: [Synth 8-3332] Sequential element (Cnt_Num_Ex_Trig_reg[7]) is unused and will be removed from module Sci_Acq.
WARNING: [Synth 8-3332] Sequential element (Cnt_Num_Ex_Trig_reg[8]) is unused and will be removed from module Sci_Acq.
WARNING: [Synth 8-3332] Sequential element (Cnt_Num_Ex_Trig_reg[9]) is unused and will be removed from module Sci_Acq.
WARNING: [Synth 8-3332] Sequential element (Cnt_Num_Ex_Trig_reg[10]) is unused and will be removed from module Sci_Acq.
WARNING: [Synth 8-3332] Sequential element (Cnt_Num_Ex_Trig_reg[11]) is unused and will be removed from module Sci_Acq.
WARNING: [Synth 8-3332] Sequential element (Cnt_Num_Ex_Trig_reg[12]) is unused and will be removed from module Sci_Acq.
WARNING: [Synth 8-3332] Sequential element (Cnt_Num_Ex_Trig_reg[13]) is unused and will be removed from module Sci_Acq.
WARNING: [Synth 8-3332] Sequential element (Cnt_Num_Ex_Trig_reg[14]) is unused and will be removed from module Sci_Acq.
WARNING: [Synth 8-3332] Sequential element (Cnt_Num_Ex_Trig_reg[15]) is unused and will be removed from module Sci_Acq.
WARNING: [Synth 8-3332] Sequential element (Cnt_Num_Ex_Trig_reg[16]) is unused and will be removed from module Sci_Acq.
WARNING: [Synth 8-3332] Sequential element (Cnt_Num_Ex_Trig_reg[17]) is unused and will be removed from module Sci_Acq.
WARNING: [Synth 8-3332] Sequential element (Cnt_Num_Ex_Trig_reg[18]) is unused and will be removed from module Sci_Acq.
WARNING: [Synth 8-3332] Sequential element (Cnt_Num_Ex_Trig_reg[19]) is unused and will be removed from module Sci_Acq.
WARNING: [Synth 8-3332] Sequential element (Out_Pwr_On_D_reg) is unused and will be removed from module Sci_Acq.
WARNING: [Synth 8-3332] Sequential element (Out_Resetb_ASIC_reg) is unused and will be removed from module Sci_Acq.
WARNING: [Synth 8-3332] Sequential element (State_reg[1]) is unused and will be removed from module DAC_TLV5618.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[64]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[63]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[62]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[61]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[60]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[59]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[58]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[57]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[56]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[55]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[54]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[53]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[52]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[51]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[50]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[49]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[48]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[47]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[46]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[45]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[44]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[43]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[42]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[41]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[40]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[39]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[38]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[37]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[36]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[35]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[34]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[33]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[32]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[31]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[30]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[29]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[28]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[27]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[26]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[25]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[24]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[23]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[22]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[21]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[20]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[19]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[18]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[17]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[16]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[15]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[14]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[13]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[12]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[11]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[10]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[9]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[8]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[7]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[6]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[5]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[4]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[3]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[2]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip4/Out_Mask_Code_reg[1]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip3/Out_Mask_Code_reg[64]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip3/Out_Mask_Code_reg[63]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip3/Out_Mask_Code_reg[62]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip3/Out_Mask_Code_reg[61]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip3/Out_Mask_Code_reg[60]) is unused and will be removed from module Auto_TA_Scan.
WARNING: [Synth 8-3332] Sequential element (SKIROC_Auto_TA_Inst_Chip3/Out_Mask_Code_reg[59]) is unused and will be removed from module Auto_TA_Scan.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usb_command_interpreter_Inst/\Cmd_Out_Start_Conver_b/Cnt_State_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usb_command_interpreter_Inst/\Cmd_Out_Start_Config/Cnt_State_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usb_command_interpreter_Inst/\Cmd_Out_Start_Cfg_Hv/Cnt_State_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usb_command_interpreter_Inst/\Cmd_Out_Stop_Hv/Cnt_State_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usb_command_interpreter_Inst/\Cmd_Out_Start_Hv/Cnt_State_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usb_command_interpreter_Inst/\Cmd_Out_Set_Register/Cnt_State_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usb_command_interpreter_Inst/\Cmd_Out_Start_Readout1/Cnt_State_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usb_command_interpreter_Inst/\Cmd_Out_Force_Trig/Cnt_State_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usb_command_interpreter_Inst/\Cmd_Out_Reset_ASIC_b/Cnt_State_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:32 ; elapsed = 00:02:35 . Memory (MB): peak = 807.156 ; gain = 502.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:43 ; elapsed = 00:02:46 . Memory (MB): peak = 807.156 ; gain = 502.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:46 ; elapsed = 00:02:49 . Memory (MB): peak = 807.156 ; gain = 502.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:53 ; elapsed = 00:02:56 . Memory (MB): peak = 816.719 ; gain = 511.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:55 ; elapsed = 00:02:58 . Memory (MB): peak = 816.719 ; gain = 511.676
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:55 ; elapsed = 00:02:58 . Memory (MB): peak = 816.719 ; gain = 511.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:56 ; elapsed = 00:02:59 . Memory (MB): peak = 816.719 ; gain = 511.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:56 ; elapsed = 00:02:59 . Memory (MB): peak = 816.719 ; gain = 511.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:56 ; elapsed = 00:03:00 . Memory (MB): peak = 816.719 ; gain = 511.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:56 ; elapsed = 00:03:00 . Memory (MB): peak = 816.719 ; gain = 511.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |ODDR_Clk         |         2|
|2     |fifo_generator_0 |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |ODDR_Clk         |     1|
|2     |ODDR_Clk__1      |     1|
|3     |fifo_generator_0 |     1|
|4     |BUFG             |     4|
|5     |CARRY4           |   142|
|6     |LUT1             |   510|
|7     |LUT2             |  1379|
|8     |LUT3             |  1889|
|9     |LUT4             |  1185|
|10    |LUT5             |   877|
|11    |LUT6             |  1089|
|12    |MUXCY            |    48|
|13    |MUXF7            |     1|
|14    |PLLE2_ADV        |     1|
|15    |RAMB18E1         |     1|
|16    |RAMB36E1         |     4|
|17    |FDCE             |  3902|
|18    |FDPE             |   892|
|19    |FDRE             |   165|
|20    |LDC              |   590|
|21    |IBUF             |    12|
|22    |IOBUF            |    16|
|23    |OBUF             |    39|
|24    |OBUFDS           |     5|
|25    |OBUFT            |     6|
+------+-----------------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------------------+---------------------------------------------+------+
|      |Instance                                                                 |Module                                       |Cells |
+------+-------------------------------------------------------------------------+---------------------------------------------+------+
|1     |top                                                                      |                                             | 12770|
|2     |  PLL_40M_Inst                                                           |PLL_40M                                      |     4|
|3     |    inst                                                                 |PLL_40M_clk_wiz                              |     4|
|4     |  Fifo_Register_Inst                                                     |Fifo_Register                                |   137|
|5     |    U0                                                                   |fifo_generator_v13_1_4                       |   137|
|6     |      inst_fifo_gen                                                      |fifo_generator_v13_1_4_synth                 |   137|
|7     |        \gconvfifo.rf                                                    |fifo_generator_top                           |   137|
|8     |          \grf.rf                                                        |fifo_generator_ramfifo                       |   137|
|9     |            \gntv_or_sync_fifo.gl0.rd                                    |rd_logic                                     |    45|
|10    |              \grss.rsts                                                 |rd_status_flags_ss                           |    14|
|11    |                c1                                                       |compare_22                                   |     6|
|12    |                c2                                                       |compare_23                                   |     5|
|13    |              rpntr                                                      |rd_bin_cntr                                  |    31|
|14    |            \gntv_or_sync_fifo.gl0.wr                                    |wr_logic                                     |    67|
|15    |              \gwss.wsts                                                 |wr_status_flags_ss                           |    16|
|16    |                c0                                                       |compare                                      |     6|
|17    |                c1                                                       |compare_21                                   |     5|
|18    |              wpntr                                                      |wr_bin_cntr                                  |    51|
|19    |            \gntv_or_sync_fifo.mem                                       |memory                                       |     1|
|20    |              \gbm.gbmg.gbmga.ngecc.bmg                                  |blk_mem_gen_v8_3_6                           |     1|
|21    |                inst_blk_mem_gen                                         |blk_mem_gen_v8_3_6_synth                     |     1|
|22    |                  \gnbram.gnativebmg.native_blk_mem_gen                  |blk_mem_gen_top                              |     1|
|23    |                    \valid.cstr                                          |blk_mem_gen_generic_cstr                     |     1|
|24    |                      \ramloop[0].ram.r                                  |blk_mem_gen_prim_width                       |     1|
|25    |                        \prim_noinit.ram                                 |blk_mem_gen_prim_wrapper                     |     1|
|26    |            rstblk                                                       |reset_blk_ramfifo                            |    24|
|27    |              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst  |synchronizer_ff_17                           |     2|
|28    |              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst  |synchronizer_ff_18                           |     2|
|29    |              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst  |synchronizer_ff_19                           |     2|
|30    |              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst  |synchronizer_ff_20                           |     2|
|31    |  Ex_Fifo_Insst                                                          |Ex_Fifo                                      |   368|
|32    |    U0                                                                   |fifo_generator_v13_1_4__parameterized1       |   368|
|33    |      inst_fifo_gen                                                      |fifo_generator_v13_1_4_synth__parameterized0 |   368|
|34    |        \gconvfifo.rf                                                    |fifo_generator_top__parameterized0           |   368|
|35    |          \grf.rf                                                        |fifo_generator_ramfifo__parameterized0       |   368|
|36    |            \gntv_or_sync_fifo.gcx.clkx                                  |clk_x_pntrs                                  |   134|
|37    |              \gnxpm_cdc.gsync_stage[1].rd_stg_inst                      |synchronizer_ff__parameterized0              |    13|
|38    |              \gnxpm_cdc.gsync_stage[1].wr_stg_inst                      |synchronizer_ff__parameterized0_14           |    13|
|39    |              \gnxpm_cdc.gsync_stage[2].rd_stg_inst                      |synchronizer_ff__parameterized0_15           |    27|
|40    |              \gnxpm_cdc.gsync_stage[2].wr_stg_inst                      |synchronizer_ff__parameterized0_16           |    27|
|41    |            \gntv_or_sync_fifo.gl0.rd                                    |rd_logic__parameterized0                     |    90|
|42    |              \gras.rsts                                                 |rd_status_flags_as                           |    31|
|43    |                c0                                                       |compare__parameterized0_12                   |    13|
|44    |                c1                                                       |compare__parameterized0_13                   |    13|
|45    |              rpntr                                                      |rd_bin_cntr__parameterized0                  |    59|
|46    |            \gntv_or_sync_fifo.gl0.wr                                    |wr_logic__parameterized0                     |   100|
|47    |              \gwas.wsts                                                 |wr_status_flags_as                           |    31|
|48    |                c1                                                       |compare__parameterized0                      |    13|
|49    |                c2                                                       |compare__parameterized0_11                   |    13|
|50    |              wpntr                                                      |wr_bin_cntr__parameterized0                  |    69|
|51    |            \gntv_or_sync_fifo.mem                                       |memory__parameterized0                       |    21|
|52    |              \gbm.gbmg.gbmga.ngecc.bmg                                  |blk_mem_gen_v8_3_6__parameterized1           |    21|
|53    |                inst_blk_mem_gen                                         |blk_mem_gen_v8_3_6_synth__parameterized0     |    21|
|54    |                  \gnbram.gnativebmg.native_blk_mem_gen                  |blk_mem_gen_top__parameterized0              |    21|
|55    |                    \valid.cstr                                          |blk_mem_gen_generic_cstr__parameterized0     |    21|
|56    |                      \has_mux_b.B                                       |blk_mem_gen_mux__parameterized0              |    17|
|57    |                      \ramloop[0].ram.r                                  |blk_mem_gen_prim_width__parameterized0       |     1|
|58    |                        \prim_noinit.ram                                 |blk_mem_gen_prim_wrapper__parameterized0     |     1|
|59    |                      \ramloop[1].ram.r                                  |blk_mem_gen_prim_width__parameterized1       |     1|
|60    |                        \prim_noinit.ram                                 |blk_mem_gen_prim_wrapper__parameterized1     |     1|
|61    |                      \ramloop[2].ram.r                                  |blk_mem_gen_prim_width__parameterized2       |     1|
|62    |                        \prim_noinit.ram                                 |blk_mem_gen_prim_wrapper__parameterized2     |     1|
|63    |                      \ramloop[3].ram.r                                  |blk_mem_gen_prim_width__parameterized3       |     1|
|64    |                        \prim_noinit.ram                                 |blk_mem_gen_prim_wrapper__parameterized3     |     1|
|65    |            rstblk                                                       |reset_blk_ramfifo__parameterized0            |    23|
|66    |              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst  |synchronizer_ff                              |     2|
|67    |              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst  |synchronizer_ff_8                            |     2|
|68    |              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst  |synchronizer_ff_9                            |     2|
|69    |              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst  |synchronizer_ff_10                           |     2|
|70    |  Auto_TA_Scan_Inst                                                      |Auto_TA_Scan                                 |  2797|
|71    |    SKIROC_Auto_TA_Inst_Chip1                                            |SKIROC2_S_Para_Scan                          |   821|
|72    |    SKIROC_Auto_TA_Inst_Chip2                                            |SKIROC2_S_Para_Scan_5                        |   599|
|73    |    SKIROC_Auto_TA_Inst_Chip3                                            |SKIROC2_S_Para_Scan_6                        |   596|
|74    |    SKIROC_Auto_TA_Inst_Chip4                                            |SKIROC2_S_Para_Scan_7                        |   779|
|75    |  Dac_For_Cali                                                           |DAC_TLV5618                                  |    20|
|76    |  General_ExTrig_Inst                                                    |General_ExTrig                               |    27|
|77    |  Hit_50_to_200ns_Inst                                                   |Hit_50_to_200ns                              |    27|
|78    |  Out_Set_Hv_1                                                           |Hex_2_ASCII                                  |     5|
|79    |  Out_Set_Hv_2                                                           |Hex_2_ASCII_0                                |     5|
|80    |  Out_Set_Hv_3                                                           |Hex_2_ASCII_1                                |     5|
|81    |  Out_Set_Hv_4                                                           |Hex_2_ASCII_2                                |     5|
|82    |  Prepare_Hv_Cmd_Inst                                                    |Prepare_Hv_Cmd                               |   420|
|83    |    Tell_Start_Cfg                                                       |topulsesignal_3                              |     5|
|84    |    Tell_Start_Stop                                                      |topulsesignal_4                              |     2|
|85    |  Prepare_Probe_Register_Inst                                            |Prepare_Probe_Register                       |  4128|
|86    |  Prepare_Register_Inst                                                  |Prepare_Register                             |  1476|
|87    |  Read_Register_Set_Inst                                                 |Read_Register_Set                            |   203|
|88    |  Readout_Dout_Inst                                                      |Readout_Dout                                 |   101|
|89    |    Gray_2_Bin_Inst                                                      |Gray_2_Bin                                   |     9|
|90    |  Sci_Acq_Inst                                                           |Sci_Acq                                      |   574|
|91    |  Slow_Control_or_Prob_Inst                                              |Slow_Control                                 |   130|
|92    |  USB_Con_Inst                                                           |USB_Con                                      |   565|
|93    |    SlaveFifoRead_inst                                                   |SlaveFifoRead                                |   519|
|94    |    SlaveFifoWrite_inst                                                  |SlaveFifoWrite                               |    46|
|95    |  hv_control_Inst                                                        |hv_control                                   |   213|
|96    |    rx_sender                                                            |rx_module                                    |    36|
|97    |    tx_receiver                                                          |tx_module                                    |    94|
|98    |      start_detect                                                       |topulsesignal                                |     3|
|99    |      tx_clk_gen                                                         |clk_divider__parameterized0                  |    75|
|100   |    uart_clk_gen                                                         |clk_divider                                  |    72|
|101   |  usb_command_interpreter_Inst                                           |usb_command_interpreter                      |  1438|
|102   |    Cmd_Out_Delay_Trig_Temp                                              |Cmd_Set_N_Bits_Value                         |    24|
|103   |    Cmd_Out_Flag_Start_Stop_Hv                                           |Cmd_Boolean_Set__parameterized16             |     2|
|104   |    Cmd_Out_Force_Trig                                                   |Cmd_Rising_N_Clock__parameterized3           |     9|
|105   |    Cmd_Out_Hold                                                         |Cmd_Boolean_Set__parameterized3              |     2|
|106   |    Cmd_Out_Reset_ASIC_b                                                 |Cmd_Rising_N_Clock__parameterized0           |    14|
|107   |    Cmd_Out_Sel_ADC_Test                                                 |Cmd_Boolean_Set__parameterized2              |     3|
|108   |    Cmd_Out_Sel_Feedback_Capacitance                                     |Cmd_Set_N_Bits_Value__parameterized1         |    12|
|109   |    Cmd_Out_Sel_High_Low_Leakage                                         |Cmd_Boolean_Set__parameterized6              |     2|
|110   |    Cmd_Out_Sel_OnlyExTrig                                               |Cmd_Boolean_Set                              |     3|
|111   |    Cmd_Out_Sel_Work_Mode                                                |Cmd_Boolean_Set__parameterized7              |     2|
|112   |    Cmd_Out_Select                                                       |Cmd_Boolean_Set__parameterized14             |     1|
|113   |    Cmd_Out_Select_Ramp_ADC                                              |Cmd_Boolean_Set__parameterized1              |     3|
|114   |    Cmd_Out_Select_TDC_On                                                |Cmd_Boolean_Set__parameterized15             |     3|
|115   |    Cmd_Out_Set_Cali_DAC                                                 |Cmd_Set_N_Bits_Value__parameterized0         |    15|
|116   |    Cmd_Out_Set_Hv_1                                                     |Cmd_Set_N_Bits_Value__parameterized3         |    19|
|117   |    Cmd_Out_Set_Hv_2                                                     |Cmd_Set_N_Bits_Value__parameterized4         |    29|
|118   |    Cmd_Out_Set_Hv_3                                                     |Cmd_Set_N_Bits_Value__parameterized5         |    22|
|119   |    Cmd_Out_Set_Hv_4                                                     |Cmd_Set_N_Bits_Value__parameterized6         |    25|
|120   |    Cmd_Out_Set_Ini_DAC_for_Auto_Scan                                    |Cmd_Set_N_Bits_Value__parameterized7         |    11|
|121   |    Cmd_Out_Set_Register                                                 |Cmd_Rising_N_Clock__parameterized1           |    12|
|122   |    Cmd_Out_Start_Acq                                                    |Cmd_Boolean_Set__parameterized9              |     1|
|123   |    Cmd_Out_Start_Cfg_Hv                                                 |Cmd_Rising_N_Clock__parameterized5           |    11|
|124   |    Cmd_Out_Start_Config                                                 |Cmd_Rising_N_Clock                           |    12|
|125   |    Cmd_Out_Start_Conver_b                                               |Cmd_Rising_N_Clock__parameterized2           |    17|
|126   |    Cmd_Out_Start_Hv                                                     |Cmd_Rising_N_Clock__parameterized6           |    11|
|127   |    Cmd_Out_Start_Readout1                                               |Cmd_Rising_N_Clock__parameterized4           |    12|
|128   |    Cmd_Out_Status_Power_On_Control                                      |Cmd_Boolean_Set__parameterized11             |     1|
|129   |    Cmd_Out_Stop_Hv                                                      |Cmd_Rising_N_Clock__parameterized7           |    12|
|130   |    Cmd_Out_Val_Evt                                                      |Cmd_Boolean_Set__parameterized0              |     3|
|131   |    Cmd_Select_Main_Backup                                               |Cmd_Boolean_Set__parameterized5              |     3|
|132   |    Cmd_out_to_usb_Acq_Start_Stop                                        |Cmd_Boolean_Set__parameterized10             |     1|
+------+-------------------------------------------------------------------------+---------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:56 ; elapsed = 00:03:00 . Memory (MB): peak = 816.719 ; gain = 511.676
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1655 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:10 ; elapsed = 00:02:48 . Memory (MB): peak = 816.719 ; gain = 323.453
Synthesis Optimization Complete : Time (s): cpu = 00:02:57 ; elapsed = 00:03:00 . Memory (MB): peak = 816.719 ; gain = 511.676
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 819 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 627 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 16 instances
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  LDC => LDCE: 590 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 5 instances

476 Infos, 335 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:01 ; elapsed = 00:03:06 . Memory (MB): peak = 816.719 ; gain = 525.102
INFO: [Common 17-1381] The checkpoint 'E:/Work_File/CEPC/Logic/DIF-Logic/ECAL_DIF/ECAL_DIF.runs/synth_1/Top_Level.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.098 . Memory (MB): peak = 816.719 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Nov  8 15:33:38 2017...
