
aris-euler-recovery.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000facc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000748  0800fc60  0800fc60  0001fc60  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080103a8  080103a8  00030300  2**0
                  CONTENTS
  4 .ARM          00000008  080103a8  080103a8  000203a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080103b0  080103b0  00030300  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080103b0  080103b0  000203b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080103b4  080103b4  000203b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000300  20000000  080103b8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000059f8  20000300  080106b8  00030300  2**2
                  ALLOC
 10 ._user_heap_stack 00002248  20005cf8  080106b8  00035cf8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030300  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020883  00000000  00000000  00030330  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000047a5  00000000  00000000  00050bb3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000014a8  00000000  00000000  00055358  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001270  00000000  00000000  00056800  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00025dc2  00000000  00000000  00057a70  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001868d  00000000  00000000  0007d832  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c8554  00000000  00000000  00095ebf  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0015e413  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000618c  00000000  00000000  0015e490  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000300 	.word	0x20000300
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800fc44 	.word	0x0800fc44

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000304 	.word	0x20000304
 80001cc:	0800fc44 	.word	0x0800fc44

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c9c:	f000 b972 	b.w	8000f84 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9e08      	ldr	r6, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	4688      	mov	r8, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14b      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4615      	mov	r5, r2
 8000cca:	d967      	bls.n	8000d9c <__udivmoddi4+0xe4>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0720 	rsb	r7, r2, #32
 8000cd6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cda:	fa20 f707 	lsr.w	r7, r0, r7
 8000cde:	4095      	lsls	r5, r2
 8000ce0:	ea47 0803 	orr.w	r8, r7, r3
 8000ce4:	4094      	lsls	r4, r2
 8000ce6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cf0:	fa1f fc85 	uxth.w	ip, r5
 8000cf4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cf8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfc:	fb07 f10c 	mul.w	r1, r7, ip
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x60>
 8000d04:	18eb      	adds	r3, r5, r3
 8000d06:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000d0a:	f080 811b 	bcs.w	8000f44 <__udivmoddi4+0x28c>
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	f240 8118 	bls.w	8000f44 <__udivmoddi4+0x28c>
 8000d14:	3f02      	subs	r7, #2
 8000d16:	442b      	add	r3, r5
 8000d18:	1a5b      	subs	r3, r3, r1
 8000d1a:	b2a4      	uxth	r4, r4
 8000d1c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d20:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d28:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2c:	45a4      	cmp	ip, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x8c>
 8000d30:	192c      	adds	r4, r5, r4
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d36:	f080 8107 	bcs.w	8000f48 <__udivmoddi4+0x290>
 8000d3a:	45a4      	cmp	ip, r4
 8000d3c:	f240 8104 	bls.w	8000f48 <__udivmoddi4+0x290>
 8000d40:	3802      	subs	r0, #2
 8000d42:	442c      	add	r4, r5
 8000d44:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d48:	eba4 040c 	sub.w	r4, r4, ip
 8000d4c:	2700      	movs	r7, #0
 8000d4e:	b11e      	cbz	r6, 8000d58 <__udivmoddi4+0xa0>
 8000d50:	40d4      	lsrs	r4, r2
 8000d52:	2300      	movs	r3, #0
 8000d54:	e9c6 4300 	strd	r4, r3, [r6]
 8000d58:	4639      	mov	r1, r7
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d909      	bls.n	8000d76 <__udivmoddi4+0xbe>
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	f000 80eb 	beq.w	8000f3e <__udivmoddi4+0x286>
 8000d68:	2700      	movs	r7, #0
 8000d6a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d6e:	4638      	mov	r0, r7
 8000d70:	4639      	mov	r1, r7
 8000d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d76:	fab3 f783 	clz	r7, r3
 8000d7a:	2f00      	cmp	r7, #0
 8000d7c:	d147      	bne.n	8000e0e <__udivmoddi4+0x156>
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d302      	bcc.n	8000d88 <__udivmoddi4+0xd0>
 8000d82:	4282      	cmp	r2, r0
 8000d84:	f200 80fa 	bhi.w	8000f7c <__udivmoddi4+0x2c4>
 8000d88:	1a84      	subs	r4, r0, r2
 8000d8a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d8e:	2001      	movs	r0, #1
 8000d90:	4698      	mov	r8, r3
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	d0e0      	beq.n	8000d58 <__udivmoddi4+0xa0>
 8000d96:	e9c6 4800 	strd	r4, r8, [r6]
 8000d9a:	e7dd      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000d9c:	b902      	cbnz	r2, 8000da0 <__udivmoddi4+0xe8>
 8000d9e:	deff      	udf	#255	; 0xff
 8000da0:	fab2 f282 	clz	r2, r2
 8000da4:	2a00      	cmp	r2, #0
 8000da6:	f040 808f 	bne.w	8000ec8 <__udivmoddi4+0x210>
 8000daa:	1b49      	subs	r1, r1, r5
 8000dac:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000db0:	fa1f f885 	uxth.w	r8, r5
 8000db4:	2701      	movs	r7, #1
 8000db6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dba:	0c23      	lsrs	r3, r4, #16
 8000dbc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000dc0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dc4:	fb08 f10c 	mul.w	r1, r8, ip
 8000dc8:	4299      	cmp	r1, r3
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x124>
 8000dcc:	18eb      	adds	r3, r5, r3
 8000dce:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x122>
 8000dd4:	4299      	cmp	r1, r3
 8000dd6:	f200 80cd 	bhi.w	8000f74 <__udivmoddi4+0x2bc>
 8000dda:	4684      	mov	ip, r0
 8000ddc:	1a59      	subs	r1, r3, r1
 8000dde:	b2a3      	uxth	r3, r4
 8000de0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000de4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000de8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dec:	fb08 f800 	mul.w	r8, r8, r0
 8000df0:	45a0      	cmp	r8, r4
 8000df2:	d907      	bls.n	8000e04 <__udivmoddi4+0x14c>
 8000df4:	192c      	adds	r4, r5, r4
 8000df6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000dfa:	d202      	bcs.n	8000e02 <__udivmoddi4+0x14a>
 8000dfc:	45a0      	cmp	r8, r4
 8000dfe:	f200 80b6 	bhi.w	8000f6e <__udivmoddi4+0x2b6>
 8000e02:	4618      	mov	r0, r3
 8000e04:	eba4 0408 	sub.w	r4, r4, r8
 8000e08:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e0c:	e79f      	b.n	8000d4e <__udivmoddi4+0x96>
 8000e0e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e12:	40bb      	lsls	r3, r7
 8000e14:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e18:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e1c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e20:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e24:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e28:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e2c:	4325      	orrs	r5, r4
 8000e2e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e32:	0c2c      	lsrs	r4, r5, #16
 8000e34:	fb08 3319 	mls	r3, r8, r9, r3
 8000e38:	fa1f fa8e 	uxth.w	sl, lr
 8000e3c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e40:	fb09 f40a 	mul.w	r4, r9, sl
 8000e44:	429c      	cmp	r4, r3
 8000e46:	fa02 f207 	lsl.w	r2, r2, r7
 8000e4a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e4e:	d90b      	bls.n	8000e68 <__udivmoddi4+0x1b0>
 8000e50:	eb1e 0303 	adds.w	r3, lr, r3
 8000e54:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000e58:	f080 8087 	bcs.w	8000f6a <__udivmoddi4+0x2b2>
 8000e5c:	429c      	cmp	r4, r3
 8000e5e:	f240 8084 	bls.w	8000f6a <__udivmoddi4+0x2b2>
 8000e62:	f1a9 0902 	sub.w	r9, r9, #2
 8000e66:	4473      	add	r3, lr
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	b2ad      	uxth	r5, r5
 8000e6c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e70:	fb08 3310 	mls	r3, r8, r0, r3
 8000e74:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e78:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e7c:	45a2      	cmp	sl, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x1da>
 8000e80:	eb1e 0404 	adds.w	r4, lr, r4
 8000e84:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000e88:	d26b      	bcs.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8a:	45a2      	cmp	sl, r4
 8000e8c:	d969      	bls.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	4474      	add	r4, lr
 8000e92:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e96:	fba0 8902 	umull	r8, r9, r0, r2
 8000e9a:	eba4 040a 	sub.w	r4, r4, sl
 8000e9e:	454c      	cmp	r4, r9
 8000ea0:	46c2      	mov	sl, r8
 8000ea2:	464b      	mov	r3, r9
 8000ea4:	d354      	bcc.n	8000f50 <__udivmoddi4+0x298>
 8000ea6:	d051      	beq.n	8000f4c <__udivmoddi4+0x294>
 8000ea8:	2e00      	cmp	r6, #0
 8000eaa:	d069      	beq.n	8000f80 <__udivmoddi4+0x2c8>
 8000eac:	ebb1 050a 	subs.w	r5, r1, sl
 8000eb0:	eb64 0403 	sbc.w	r4, r4, r3
 8000eb4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000eb8:	40fd      	lsrs	r5, r7
 8000eba:	40fc      	lsrs	r4, r7
 8000ebc:	ea4c 0505 	orr.w	r5, ip, r5
 8000ec0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ec4:	2700      	movs	r7, #0
 8000ec6:	e747      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000ec8:	f1c2 0320 	rsb	r3, r2, #32
 8000ecc:	fa20 f703 	lsr.w	r7, r0, r3
 8000ed0:	4095      	lsls	r5, r2
 8000ed2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ed6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eda:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ede:	4338      	orrs	r0, r7
 8000ee0:	0c01      	lsrs	r1, r0, #16
 8000ee2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ee6:	fa1f f885 	uxth.w	r8, r5
 8000eea:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef2:	fb07 f308 	mul.w	r3, r7, r8
 8000ef6:	428b      	cmp	r3, r1
 8000ef8:	fa04 f402 	lsl.w	r4, r4, r2
 8000efc:	d907      	bls.n	8000f0e <__udivmoddi4+0x256>
 8000efe:	1869      	adds	r1, r5, r1
 8000f00:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000f04:	d22f      	bcs.n	8000f66 <__udivmoddi4+0x2ae>
 8000f06:	428b      	cmp	r3, r1
 8000f08:	d92d      	bls.n	8000f66 <__udivmoddi4+0x2ae>
 8000f0a:	3f02      	subs	r7, #2
 8000f0c:	4429      	add	r1, r5
 8000f0e:	1acb      	subs	r3, r1, r3
 8000f10:	b281      	uxth	r1, r0
 8000f12:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f16:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f1a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f1e:	fb00 f308 	mul.w	r3, r0, r8
 8000f22:	428b      	cmp	r3, r1
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x27e>
 8000f26:	1869      	adds	r1, r5, r1
 8000f28:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000f2c:	d217      	bcs.n	8000f5e <__udivmoddi4+0x2a6>
 8000f2e:	428b      	cmp	r3, r1
 8000f30:	d915      	bls.n	8000f5e <__udivmoddi4+0x2a6>
 8000f32:	3802      	subs	r0, #2
 8000f34:	4429      	add	r1, r5
 8000f36:	1ac9      	subs	r1, r1, r3
 8000f38:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f3c:	e73b      	b.n	8000db6 <__udivmoddi4+0xfe>
 8000f3e:	4637      	mov	r7, r6
 8000f40:	4630      	mov	r0, r6
 8000f42:	e709      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000f44:	4607      	mov	r7, r0
 8000f46:	e6e7      	b.n	8000d18 <__udivmoddi4+0x60>
 8000f48:	4618      	mov	r0, r3
 8000f4a:	e6fb      	b.n	8000d44 <__udivmoddi4+0x8c>
 8000f4c:	4541      	cmp	r1, r8
 8000f4e:	d2ab      	bcs.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f50:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f54:	eb69 020e 	sbc.w	r2, r9, lr
 8000f58:	3801      	subs	r0, #1
 8000f5a:	4613      	mov	r3, r2
 8000f5c:	e7a4      	b.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f5e:	4660      	mov	r0, ip
 8000f60:	e7e9      	b.n	8000f36 <__udivmoddi4+0x27e>
 8000f62:	4618      	mov	r0, r3
 8000f64:	e795      	b.n	8000e92 <__udivmoddi4+0x1da>
 8000f66:	4667      	mov	r7, ip
 8000f68:	e7d1      	b.n	8000f0e <__udivmoddi4+0x256>
 8000f6a:	4681      	mov	r9, r0
 8000f6c:	e77c      	b.n	8000e68 <__udivmoddi4+0x1b0>
 8000f6e:	3802      	subs	r0, #2
 8000f70:	442c      	add	r4, r5
 8000f72:	e747      	b.n	8000e04 <__udivmoddi4+0x14c>
 8000f74:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f78:	442b      	add	r3, r5
 8000f7a:	e72f      	b.n	8000ddc <__udivmoddi4+0x124>
 8000f7c:	4638      	mov	r0, r7
 8000f7e:	e708      	b.n	8000d92 <__udivmoddi4+0xda>
 8000f80:	4637      	mov	r7, r6
 8000f82:	e6e9      	b.n	8000d58 <__udivmoddi4+0xa0>

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <turn_off_HAWKs>:
void fire_HAWKs(void){
	HAL_GPIO_WritePin(HAWK1_GPIO_Port, HAWK1_Pin, GPIO_PIN_SET);
	HAL_GPIO_WritePin(HAWK2_GPIO_Port, HAWK2_Pin, GPIO_PIN_SET);
}

void turn_off_HAWKs(void){
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(HAWK1_GPIO_Port, HAWK1_Pin, GPIO_PIN_RESET);
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f92:	4805      	ldr	r0, [pc, #20]	; (8000fa8 <turn_off_HAWKs+0x20>)
 8000f94:	f004 fc26 	bl	80057e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(HAWK2_GPIO_Port, HAWK2_Pin, GPIO_PIN_RESET);
 8000f98:	2200      	movs	r2, #0
 8000f9a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f9e:	4802      	ldr	r0, [pc, #8]	; (8000fa8 <turn_off_HAWKs+0x20>)
 8000fa0:	f004 fc20 	bl	80057e4 <HAL_GPIO_WritePin>
}
 8000fa4:	bf00      	nop
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	40021000 	.word	0x40021000

08000fac <turn_off_TDs>:
void fire_TDs(void){
	HAL_GPIO_WritePin(TD1_GPIO_Port, TD1_Pin, GPIO_PIN_SET);
	HAL_GPIO_WritePin(TD2_GPIO_Port, TD2_Pin, GPIO_PIN_SET);
}

void turn_off_TDs(void){
 8000fac:	b580      	push	{r7, lr}
 8000fae:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TD1_GPIO_Port, TD1_Pin, GPIO_PIN_RESET);
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fb6:	4805      	ldr	r0, [pc, #20]	; (8000fcc <turn_off_TDs+0x20>)
 8000fb8:	f004 fc14 	bl	80057e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TD2_GPIO_Port, TD2_Pin, GPIO_PIN_RESET);
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000fc2:	4802      	ldr	r0, [pc, #8]	; (8000fcc <turn_off_TDs+0x20>)
 8000fc4:	f004 fc0e 	bl	80057e4 <HAL_GPIO_WritePin>
}
 8000fc8:	bf00      	nop
 8000fca:	bd80      	pop	{r7, pc}
 8000fcc:	40021000 	.word	0x40021000

08000fd0 <init_ADC>:

void init_ADC(void){
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	af00      	add	r7, sp, #0
	HAL_ADC_Stop_DMA(&hadc1);
 8000fd4:	4804      	ldr	r0, [pc, #16]	; (8000fe8 <init_ADC+0x18>)
 8000fd6:	f003 fa2d 	bl	8004434 <HAL_ADC_Stop_DMA>
	HAL_ADC_Start_DMA(&hadc1, adc_buf, 8);
 8000fda:	2208      	movs	r2, #8
 8000fdc:	4903      	ldr	r1, [pc, #12]	; (8000fec <init_ADC+0x1c>)
 8000fde:	4802      	ldr	r0, [pc, #8]	; (8000fe8 <init_ADC+0x18>)
 8000fe0:	f003 f936 	bl	8004250 <HAL_ADC_Start_DMA>
}
 8000fe4:	bf00      	nop
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	20003474 	.word	0x20003474
 8000fec:	200003b4 	.word	0x200003b4

08000ff0 <read_ADC>:

void read_ADC(float * out){
 8000ff0:	b590      	push	{r4, r7, lr}
 8000ff2:	b085      	sub	sp, #20
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]

	float vsense = 3.3 / 4096.;
 8000ff8:	4b89      	ldr	r3, [pc, #548]	; (8001220 <read_ADC+0x230>)
 8000ffa:	60fb      	str	r3, [r7, #12]
	float scale = 16 / 3.3;
 8000ffc:	4b89      	ldr	r3, [pc, #548]	; (8001224 <read_ADC+0x234>)
 8000ffe:	60bb      	str	r3, [r7, #8]

	out[0] = (float)adc_buf[0] * vsense * scale;
 8001000:	4b89      	ldr	r3, [pc, #548]	; (8001228 <read_ADC+0x238>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	ee07 3a90 	vmov	s15, r3
 8001008:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800100c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001010:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001014:	edd7 7a02 	vldr	s15, [r7, #8]
 8001018:	ee67 7a27 	vmul.f32	s15, s14, s15
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	edc3 7a00 	vstr	s15, [r3]
	out[1] = (float)adc_buf[1] * vsense * scale;
 8001022:	4b81      	ldr	r3, [pc, #516]	; (8001228 <read_ADC+0x238>)
 8001024:	685b      	ldr	r3, [r3, #4]
 8001026:	ee07 3a90 	vmov	s15, r3
 800102a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800102e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001032:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	3304      	adds	r3, #4
 800103a:	edd7 7a02 	vldr	s15, [r7, #8]
 800103e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001042:	edc3 7a00 	vstr	s15, [r3]
	out[2] = (float)adc_buf[2] * vsense * scale;
 8001046:	4b78      	ldr	r3, [pc, #480]	; (8001228 <read_ADC+0x238>)
 8001048:	689b      	ldr	r3, [r3, #8]
 800104a:	ee07 3a90 	vmov	s15, r3
 800104e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001052:	edd7 7a03 	vldr	s15, [r7, #12]
 8001056:	ee27 7a27 	vmul.f32	s14, s14, s15
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	3308      	adds	r3, #8
 800105e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001062:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001066:	edc3 7a00 	vstr	s15, [r3]

	out[3] = -( 1000 * (( 3.3 / 2.0 - (float)adc_buf[3] * vsense) ) / 0.066 );
 800106a:	4b6f      	ldr	r3, [pc, #444]	; (8001228 <read_ADC+0x238>)
 800106c:	68db      	ldr	r3, [r3, #12]
 800106e:	ee07 3a90 	vmov	s15, r3
 8001072:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001076:	edd7 7a03 	vldr	s15, [r7, #12]
 800107a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800107e:	ee17 0a90 	vmov	r0, s15
 8001082:	f7ff fa61 	bl	8000548 <__aeabi_f2d>
 8001086:	4603      	mov	r3, r0
 8001088:	460c      	mov	r4, r1
 800108a:	461a      	mov	r2, r3
 800108c:	4623      	mov	r3, r4
 800108e:	a15c      	add	r1, pc, #368	; (adr r1, 8001200 <read_ADC+0x210>)
 8001090:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001094:	f7ff f8f8 	bl	8000288 <__aeabi_dsub>
 8001098:	4603      	mov	r3, r0
 800109a:	460c      	mov	r4, r1
 800109c:	4618      	mov	r0, r3
 800109e:	4621      	mov	r1, r4
 80010a0:	f04f 0200 	mov.w	r2, #0
 80010a4:	4b61      	ldr	r3, [pc, #388]	; (800122c <read_ADC+0x23c>)
 80010a6:	f7ff faa7 	bl	80005f8 <__aeabi_dmul>
 80010aa:	4603      	mov	r3, r0
 80010ac:	460c      	mov	r4, r1
 80010ae:	4618      	mov	r0, r3
 80010b0:	4621      	mov	r1, r4
 80010b2:	a355      	add	r3, pc, #340	; (adr r3, 8001208 <read_ADC+0x218>)
 80010b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010b8:	f7ff fbc8 	bl	800084c <__aeabi_ddiv>
 80010bc:	4603      	mov	r3, r0
 80010be:	460c      	mov	r4, r1
 80010c0:	4618      	mov	r0, r3
 80010c2:	4621      	mov	r1, r4
 80010c4:	f7ff fd90 	bl	8000be8 <__aeabi_d2f>
 80010c8:	4602      	mov	r2, r0
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	330c      	adds	r3, #12
 80010ce:	ee07 2a90 	vmov	s15, r2
 80010d2:	eef1 7a67 	vneg.f32	s15, s15
 80010d6:	edc3 7a00 	vstr	s15, [r3]
	out[4] = -( 1000 * (( 3.3 / 2.0 - (float)adc_buf[4] * vsense) ) / 0.066 );
 80010da:	4b53      	ldr	r3, [pc, #332]	; (8001228 <read_ADC+0x238>)
 80010dc:	691b      	ldr	r3, [r3, #16]
 80010de:	ee07 3a90 	vmov	s15, r3
 80010e2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80010e6:	edd7 7a03 	vldr	s15, [r7, #12]
 80010ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010ee:	ee17 0a90 	vmov	r0, s15
 80010f2:	f7ff fa29 	bl	8000548 <__aeabi_f2d>
 80010f6:	4603      	mov	r3, r0
 80010f8:	460c      	mov	r4, r1
 80010fa:	461a      	mov	r2, r3
 80010fc:	4623      	mov	r3, r4
 80010fe:	a140      	add	r1, pc, #256	; (adr r1, 8001200 <read_ADC+0x210>)
 8001100:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001104:	f7ff f8c0 	bl	8000288 <__aeabi_dsub>
 8001108:	4603      	mov	r3, r0
 800110a:	460c      	mov	r4, r1
 800110c:	4618      	mov	r0, r3
 800110e:	4621      	mov	r1, r4
 8001110:	f04f 0200 	mov.w	r2, #0
 8001114:	4b45      	ldr	r3, [pc, #276]	; (800122c <read_ADC+0x23c>)
 8001116:	f7ff fa6f 	bl	80005f8 <__aeabi_dmul>
 800111a:	4603      	mov	r3, r0
 800111c:	460c      	mov	r4, r1
 800111e:	4618      	mov	r0, r3
 8001120:	4621      	mov	r1, r4
 8001122:	a339      	add	r3, pc, #228	; (adr r3, 8001208 <read_ADC+0x218>)
 8001124:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001128:	f7ff fb90 	bl	800084c <__aeabi_ddiv>
 800112c:	4603      	mov	r3, r0
 800112e:	460c      	mov	r4, r1
 8001130:	4618      	mov	r0, r3
 8001132:	4621      	mov	r1, r4
 8001134:	f7ff fd58 	bl	8000be8 <__aeabi_d2f>
 8001138:	4602      	mov	r2, r0
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	3310      	adds	r3, #16
 800113e:	ee07 2a90 	vmov	s15, r2
 8001142:	eef1 7a67 	vneg.f32	s15, s15
 8001146:	edc3 7a00 	vstr	s15, [r3]

	out[5] = (float)adc_buf[5] * vsense * scale;
 800114a:	4b37      	ldr	r3, [pc, #220]	; (8001228 <read_ADC+0x238>)
 800114c:	695b      	ldr	r3, [r3, #20]
 800114e:	ee07 3a90 	vmov	s15, r3
 8001152:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001156:	edd7 7a03 	vldr	s15, [r7, #12]
 800115a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	3314      	adds	r3, #20
 8001162:	edd7 7a02 	vldr	s15, [r7, #8]
 8001166:	ee67 7a27 	vmul.f32	s15, s14, s15
 800116a:	edc3 7a00 	vstr	s15, [r3]
	out[6] = (float)adc_buf[6] * vsense * scale;
 800116e:	4b2e      	ldr	r3, [pc, #184]	; (8001228 <read_ADC+0x238>)
 8001170:	699b      	ldr	r3, [r3, #24]
 8001172:	ee07 3a90 	vmov	s15, r3
 8001176:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800117a:	edd7 7a03 	vldr	s15, [r7, #12]
 800117e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	3318      	adds	r3, #24
 8001186:	edd7 7a02 	vldr	s15, [r7, #8]
 800118a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800118e:	edc3 7a00 	vstr	s15, [r3]

	out[7] = ((((float)adc_buf[7] * vsense) - 0.76) / 0.0025) + 25.0;
 8001192:	4b25      	ldr	r3, [pc, #148]	; (8001228 <read_ADC+0x238>)
 8001194:	69db      	ldr	r3, [r3, #28]
 8001196:	ee07 3a90 	vmov	s15, r3
 800119a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800119e:	edd7 7a03 	vldr	s15, [r7, #12]
 80011a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011a6:	ee17 0a90 	vmov	r0, s15
 80011aa:	f7ff f9cd 	bl	8000548 <__aeabi_f2d>
 80011ae:	a318      	add	r3, pc, #96	; (adr r3, 8001210 <read_ADC+0x220>)
 80011b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011b4:	f7ff f868 	bl	8000288 <__aeabi_dsub>
 80011b8:	4603      	mov	r3, r0
 80011ba:	460c      	mov	r4, r1
 80011bc:	4618      	mov	r0, r3
 80011be:	4621      	mov	r1, r4
 80011c0:	a315      	add	r3, pc, #84	; (adr r3, 8001218 <read_ADC+0x228>)
 80011c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011c6:	f7ff fb41 	bl	800084c <__aeabi_ddiv>
 80011ca:	4603      	mov	r3, r0
 80011cc:	460c      	mov	r4, r1
 80011ce:	4618      	mov	r0, r3
 80011d0:	4621      	mov	r1, r4
 80011d2:	f04f 0200 	mov.w	r2, #0
 80011d6:	4b16      	ldr	r3, [pc, #88]	; (8001230 <read_ADC+0x240>)
 80011d8:	f7ff f858 	bl	800028c <__adddf3>
 80011dc:	4603      	mov	r3, r0
 80011de:	460c      	mov	r4, r1
 80011e0:	4619      	mov	r1, r3
 80011e2:	4622      	mov	r2, r4
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	f103 041c 	add.w	r4, r3, #28
 80011ea:	4608      	mov	r0, r1
 80011ec:	4611      	mov	r1, r2
 80011ee:	f7ff fcfb 	bl	8000be8 <__aeabi_d2f>
 80011f2:	4603      	mov	r3, r0
 80011f4:	6023      	str	r3, [r4, #0]

}
 80011f6:	bf00      	nop
 80011f8:	3714      	adds	r7, #20
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd90      	pop	{r4, r7, pc}
 80011fe:	bf00      	nop
 8001200:	66666666 	.word	0x66666666
 8001204:	3ffa6666 	.word	0x3ffa6666
 8001208:	4189374c 	.word	0x4189374c
 800120c:	3fb0e560 	.word	0x3fb0e560
 8001210:	851eb852 	.word	0x851eb852
 8001214:	3fe851eb 	.word	0x3fe851eb
 8001218:	47ae147b 	.word	0x47ae147b
 800121c:	3f647ae1 	.word	0x3f647ae1
 8001220:	3a533333 	.word	0x3a533333
 8001224:	409b26ca 	.word	0x409b26ca
 8001228:	200003b4 	.word	0x200003b4
 800122c:	408f4000 	.word	0x408f4000
 8001230:	40390000 	.word	0x40390000

08001234 <bufclear>:
	return i;
}


void bufclear (char * buffer)  // clear buffer
{
 8001234:	b480      	push	{r7}
 8001236:	b085      	sub	sp, #20
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
	for (int i=0; i<BUFLEN; i++)
 800123c:	2300      	movs	r3, #0
 800123e:	60fb      	str	r3, [r7, #12]
 8001240:	e007      	b.n	8001252 <bufclear+0x1e>
	{
		buffer[i] = '\0';
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	687a      	ldr	r2, [r7, #4]
 8001246:	4413      	add	r3, r2
 8001248:	2200      	movs	r2, #0
 800124a:	701a      	strb	r2, [r3, #0]
	for (int i=0; i<BUFLEN; i++)
 800124c:	68fb      	ldr	r3, [r7, #12]
 800124e:	3301      	adds	r3, #1
 8001250:	60fb      	str	r3, [r7, #12]
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001258:	dbf3      	blt.n	8001242 <bufclear+0xe>
	}
}
 800125a:	bf00      	nop
 800125c:	3714      	adds	r7, #20
 800125e:	46bd      	mov	sp, r7
 8001260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001264:	4770      	bx	lr
	...

08001268 <init_sd>:
		}
	return 0;
}


uint8_t init_sd(uint16_t * file_count, uint16_t * log_count){
 8001268:	b590      	push	{r4, r7, lr}
 800126a:	b09d      	sub	sp, #116	; 0x74
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
 8001270:	6039      	str	r1, [r7, #0]
	DWORD fre_clust;
	uint32_t total, free_space;

	if (DEBUG_PRINT == 1) printf("mounting SD card...\n");

	FRESULT ret = f_mount(&fs, SDPath, 1);
 8001272:	2201      	movs	r2, #1
 8001274:	4955      	ldr	r1, [pc, #340]	; (80013cc <init_sd+0x164>)
 8001276:	4856      	ldr	r0, [pc, #344]	; (80013d0 <init_sd+0x168>)
 8001278:	f00a fe9c 	bl	800bfb4 <f_mount>
 800127c:	4603      	mov	r3, r0
 800127e:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
	if (ret == FR_OK)
 8001282:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8001286:	2b00      	cmp	r3, #0
 8001288:	d001      	beq.n	800128e <init_sd+0x26>
	{
		if (DEBUG_PRINT == 1) printf("mounted SD card\n");
	} else {
		if (DEBUG_PRINT == 1) printf("no SD connection established\n");
	  if (DEBUG_PRINT == 1) printf("error: %d\n",ret);
	  return 0;
 800128a:	2300      	movs	r3, #0
 800128c:	e09a      	b.n	80013c4 <init_sd+0x15c>
	}

	/* Check free space */
	f_getfree(SDPath, &fre_clust, &pfs);
 800128e:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8001292:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001296:	4619      	mov	r1, r3
 8001298:	484c      	ldr	r0, [pc, #304]	; (80013cc <init_sd+0x164>)
 800129a:	f00b fdad 	bl	800cdf8 <f_getfree>

	total = (uint32_t)((pfs->n_fatent - 2) * pfs->csize * 0.5);
 800129e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80012a0:	699b      	ldr	r3, [r3, #24]
 80012a2:	3b02      	subs	r3, #2
 80012a4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80012a6:	8952      	ldrh	r2, [r2, #10]
 80012a8:	fb02 f303 	mul.w	r3, r2, r3
 80012ac:	4618      	mov	r0, r3
 80012ae:	f7ff f929 	bl	8000504 <__aeabi_ui2d>
 80012b2:	f04f 0200 	mov.w	r2, #0
 80012b6:	4b47      	ldr	r3, [pc, #284]	; (80013d4 <init_sd+0x16c>)
 80012b8:	f7ff f99e 	bl	80005f8 <__aeabi_dmul>
 80012bc:	4603      	mov	r3, r0
 80012be:	460c      	mov	r4, r1
 80012c0:	4618      	mov	r0, r3
 80012c2:	4621      	mov	r1, r4
 80012c4:	f7ff fc70 	bl	8000ba8 <__aeabi_d2uiz>
 80012c8:	4603      	mov	r3, r0
 80012ca:	667b      	str	r3, [r7, #100]	; 0x64
	if (DEBUG_PRINT == 1) printf("SD CARD Total Size: \t%lu\n",total);
	free_space = (uint32_t)(fre_clust * pfs->csize * 0.5);
 80012cc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80012ce:	895b      	ldrh	r3, [r3, #10]
 80012d0:	461a      	mov	r2, r3
 80012d2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80012d4:	fb03 f302 	mul.w	r3, r3, r2
 80012d8:	4618      	mov	r0, r3
 80012da:	f7ff f913 	bl	8000504 <__aeabi_ui2d>
 80012de:	f04f 0200 	mov.w	r2, #0
 80012e2:	4b3c      	ldr	r3, [pc, #240]	; (80013d4 <init_sd+0x16c>)
 80012e4:	f7ff f988 	bl	80005f8 <__aeabi_dmul>
 80012e8:	4603      	mov	r3, r0
 80012ea:	460c      	mov	r4, r1
 80012ec:	4618      	mov	r0, r3
 80012ee:	4621      	mov	r1, r4
 80012f0:	f7ff fc5a 	bl	8000ba8 <__aeabi_d2uiz>
 80012f4:	4603      	mov	r3, r0
 80012f6:	663b      	str	r3, [r7, #96]	; 0x60

	DIR dirs;
	char *fn;
	FILINFO Finfo;

	uint16_t cnt1 = 0;
 80012f8:	2300      	movs	r3, #0
 80012fa:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
	uint16_t cnt2 = 0;
 80012fe:	2300      	movs	r3, #0
 8001300:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e

	if ((fresult = f_opendir(&dirs, SDPath)) == FR_OK)
 8001304:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001308:	4930      	ldr	r1, [pc, #192]	; (80013cc <init_sd+0x164>)
 800130a:	4618      	mov	r0, r3
 800130c:	f00b fcc4 	bl	800cc98 <f_opendir>
 8001310:	4603      	mov	r3, r0
 8001312:	461a      	mov	r2, r3
 8001314:	4b30      	ldr	r3, [pc, #192]	; (80013d8 <init_sd+0x170>)
 8001316:	701a      	strb	r2, [r3, #0]
 8001318:	4b2f      	ldr	r3, [pc, #188]	; (80013d8 <init_sd+0x170>)
 800131a:	781b      	ldrb	r3, [r3, #0]
 800131c:	2b00      	cmp	r3, #0
 800131e:	d148      	bne.n	80013b2 <init_sd+0x14a>
	{
			while (((fresult = f_readdir(&dirs, &Finfo)) == FR_OK) && Finfo.fname[0])
 8001320:	e034      	b.n	800138c <init_sd+0x124>
			{
				fn = Finfo.fname;
 8001322:	f107 030c 	add.w	r3, r7, #12
 8001326:	3309      	adds	r3, #9
 8001328:	65fb      	str	r3, [r7, #92]	; 0x5c
				if (_FS_RPATH && fn[0] == '.') continue;

				if ((fn[0] == 'F') & (fn[1] == 'L'))
 800132a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800132c:	781b      	ldrb	r3, [r3, #0]
 800132e:	2b46      	cmp	r3, #70	; 0x46
 8001330:	bf0c      	ite	eq
 8001332:	2301      	moveq	r3, #1
 8001334:	2300      	movne	r3, #0
 8001336:	b2da      	uxtb	r2, r3
 8001338:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800133a:	3301      	adds	r3, #1
 800133c:	781b      	ldrb	r3, [r3, #0]
 800133e:	2b4c      	cmp	r3, #76	; 0x4c
 8001340:	bf0c      	ite	eq
 8001342:	2301      	moveq	r3, #1
 8001344:	2300      	movne	r3, #0
 8001346:	b2db      	uxtb	r3, r3
 8001348:	4013      	ands	r3, r2
 800134a:	b2db      	uxtb	r3, r3
 800134c:	2b00      	cmp	r3, #0
 800134e:	d005      	beq.n	800135c <init_sd+0xf4>
				{
					if (DEBUG_PRINT == 1) printf("found flight log: %s \n",fn);
					cnt1 ++;
 8001350:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8001354:	3301      	adds	r3, #1
 8001356:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
 800135a:	e017      	b.n	800138c <init_sd+0x124>
				} else if ((fn[0] == 'L') & (fn[1] == 'O'))
 800135c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800135e:	781b      	ldrb	r3, [r3, #0]
 8001360:	2b4c      	cmp	r3, #76	; 0x4c
 8001362:	bf0c      	ite	eq
 8001364:	2301      	moveq	r3, #1
 8001366:	2300      	movne	r3, #0
 8001368:	b2da      	uxtb	r2, r3
 800136a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800136c:	3301      	adds	r3, #1
 800136e:	781b      	ldrb	r3, [r3, #0]
 8001370:	2b4f      	cmp	r3, #79	; 0x4f
 8001372:	bf0c      	ite	eq
 8001374:	2301      	moveq	r3, #1
 8001376:	2300      	movne	r3, #0
 8001378:	b2db      	uxtb	r3, r3
 800137a:	4013      	ands	r3, r2
 800137c:	b2db      	uxtb	r3, r3
 800137e:	2b00      	cmp	r3, #0
 8001380:	d004      	beq.n	800138c <init_sd+0x124>
				{
					if (DEBUG_PRINT == 1) printf("found log file: %s \n",fn);
					cnt2 ++;
 8001382:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8001386:	3301      	adds	r3, #1
 8001388:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
			while (((fresult = f_readdir(&dirs, &Finfo)) == FR_OK) && Finfo.fname[0])
 800138c:	f107 020c 	add.w	r2, r7, #12
 8001390:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001394:	4611      	mov	r1, r2
 8001396:	4618      	mov	r0, r3
 8001398:	f00b fcf1 	bl	800cd7e <f_readdir>
 800139c:	4603      	mov	r3, r0
 800139e:	461a      	mov	r2, r3
 80013a0:	4b0d      	ldr	r3, [pc, #52]	; (80013d8 <init_sd+0x170>)
 80013a2:	701a      	strb	r2, [r3, #0]
 80013a4:	4b0c      	ldr	r3, [pc, #48]	; (80013d8 <init_sd+0x170>)
 80013a6:	781b      	ldrb	r3, [r3, #0]
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d102      	bne.n	80013b2 <init_sd+0x14a>
 80013ac:	7d7b      	ldrb	r3, [r7, #21]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d1b7      	bne.n	8001322 <init_sd+0xba>
				}

			}
	}
	*file_count = cnt1;
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 80013b8:	801a      	strh	r2, [r3, #0]
	*log_count = cnt2;
 80013ba:	683b      	ldr	r3, [r7, #0]
 80013bc:	f8b7 206e 	ldrh.w	r2, [r7, #110]	; 0x6e
 80013c0:	801a      	strh	r2, [r3, #0]
	if (DEBUG_PRINT == 1) printf("\n this is the %hu th flight. \n", *file_count);
	if (DEBUG_PRINT == 1) printf("\n this is the %hu th log file. \n", *log_count);
	return 1;
 80013c2:	2301      	movs	r3, #1
}
 80013c4:	4618      	mov	r0, r3
 80013c6:	3774      	adds	r7, #116	; 0x74
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd90      	pop	{r4, r7, pc}
 80013cc:	20003c8c 	.word	0x20003c8c
 80013d0:	200003d4 	.word	0x200003d4
 80013d4:	3fe00000 	.word	0x3fe00000
 80013d8:	20002440 	.word	0x20002440

080013dc <init_file>:

uint8_t init_file(char * FILE_NAME, char * LOG_NAME){
 80013dc:	b580      	push	{r7, lr}
 80013de:	b0e4      	sub	sp, #400	; 0x190
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	1d3b      	adds	r3, r7, #4
 80013e4:	6018      	str	r0, [r3, #0]
 80013e6:	463b      	mov	r3, r7
 80013e8:	6019      	str	r1, [r3, #0]


	/**************** The following operation is using f_write and f_read **************************/

	/* Create second file with read write access and open it */
	fresult = f_open(&data_file, FILE_NAME, FA_CREATE_ALWAYS | FA_WRITE );
 80013ea:	1d3b      	adds	r3, r7, #4
 80013ec:	220a      	movs	r2, #10
 80013ee:	6819      	ldr	r1, [r3, #0]
 80013f0:	483c      	ldr	r0, [pc, #240]	; (80014e4 <init_file+0x108>)
 80013f2:	f00a fe25 	bl	800c040 <f_open>
 80013f6:	4603      	mov	r3, r0
 80013f8:	461a      	mov	r2, r3
 80013fa:	4b3b      	ldr	r3, [pc, #236]	; (80014e8 <init_file+0x10c>)
 80013fc:	701a      	strb	r2, [r3, #0]

	if (fresult != FR_OK){
 80013fe:	4b3a      	ldr	r3, [pc, #232]	; (80014e8 <init_file+0x10c>)
 8001400:	781b      	ldrb	r3, [r3, #0]
 8001402:	2b00      	cmp	r3, #0
 8001404:	d001      	beq.n	800140a <init_file+0x2e>
		if (DEBUG_PRINT == 1) printf("trying to open datalog file, error-code: %d \n",fresult);
		return 0;
 8001406:	2300      	movs	r3, #0
 8001408:	e067      	b.n	80014da <init_file+0xfe>
	}
	/* Writing text */
	//char myData[] = "xyx,ghj,acceleration,target position\n 1000,231.25,10,500.5";
	char myData[] = "Time,Armed,Event,State2,h,v,H_SHT,T_SHT,T_CPU,T_BARO1,T_BARO2,T_IMU1,T_IMU2,P_BARO1,P_BARO2,Ax_IMU1,Ay_IMU1,Az_IMU1,Gx_IMU1,Gy_IMU1,Gz_IMU1,Ax_IMU2,Ay_IMU2,Az_IMU2,Gx_IMU2,Gy_IMU2,Gz_IMU2,Ax_H3L,Ay_H3L,Az_H3L,I_BAT1,I_BAT2,V_BAT1,V_BAT2,V_LDR,V_TD1,V_TD2\n";
 800140a:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800140e:	4a37      	ldr	r2, [pc, #220]	; (80014ec <init_file+0x110>)
 8001410:	4618      	mov	r0, r3
 8001412:	4611      	mov	r1, r2
 8001414:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001418:	461a      	mov	r2, r3
 800141a:	f00b fec5 	bl	800d1a8 <memcpy>

	fresult = f_write(&data_file, myData, sizeof(myData), &bw);
 800141e:	f107 018c 	add.w	r1, r7, #140	; 0x8c
 8001422:	4b33      	ldr	r3, [pc, #204]	; (80014f0 <init_file+0x114>)
 8001424:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001428:	482e      	ldr	r0, [pc, #184]	; (80014e4 <init_file+0x108>)
 800142a:	f00a ffd5 	bl	800c3d8 <f_write>
 800142e:	4603      	mov	r3, r0
 8001430:	461a      	mov	r2, r3
 8001432:	4b2d      	ldr	r3, [pc, #180]	; (80014e8 <init_file+0x10c>)
 8001434:	701a      	strb	r2, [r3, #0]
	/* Close file */
	f_close(&data_file);
 8001436:	482b      	ldr	r0, [pc, #172]	; (80014e4 <init_file+0x108>)
 8001438:	f00b f9e0 	bl	800c7fc <f_close>

	if (fresult != FR_OK){
 800143c:	4b2a      	ldr	r3, [pc, #168]	; (80014e8 <init_file+0x10c>)
 800143e:	781b      	ldrb	r3, [r3, #0]
 8001440:	2b00      	cmp	r3, #0
 8001442:	d001      	beq.n	8001448 <init_file+0x6c>
		if (DEBUG_PRINT == 1) printf ("FLIGHT FILE not created, error-code: %d \n",fresult);
		return 0;
 8001444:	2300      	movs	r3, #0
 8001446:	e048      	b.n	80014da <init_file+0xfe>
	}
	//bufclear();

	HAL_Delay(100);
 8001448:	2064      	movs	r0, #100	; 0x64
 800144a:	f002 fe9b 	bl	8004184 <HAL_Delay>

	/* Open file to write/ create a file if it doesn't exist */
	fresult = f_open(&log_file, LOG_NAME, FA_CREATE_NEW | FA_WRITE );
 800144e:	463b      	mov	r3, r7
 8001450:	2206      	movs	r2, #6
 8001452:	6819      	ldr	r1, [r3, #0]
 8001454:	4827      	ldr	r0, [pc, #156]	; (80014f4 <init_file+0x118>)
 8001456:	f00a fdf3 	bl	800c040 <f_open>
 800145a:	4603      	mov	r3, r0
 800145c:	461a      	mov	r2, r3
 800145e:	4b22      	ldr	r3, [pc, #136]	; (80014e8 <init_file+0x10c>)
 8001460:	701a      	strb	r2, [r3, #0]

	if (fresult != FR_OK){
 8001462:	4b21      	ldr	r3, [pc, #132]	; (80014e8 <init_file+0x10c>)
 8001464:	781b      	ldrb	r3, [r3, #0]
 8001466:	2b00      	cmp	r3, #0
 8001468:	d001      	beq.n	800146e <init_file+0x92>
		if (DEBUG_PRINT == 1) printf("trying to open setuplog file, error-code: %d \n",fresult);
		return 0;
 800146a:	2300      	movs	r3, #0
 800146c:	e035      	b.n	80014da <init_file+0xfe>

	/* Writing text */

	//sprintf(buffer,"time: %ld,SHT STATE: %d\n ,BARO1 STATE: %d\n ,BARO2 STATE: %d \n ,IMU1 STATE %d\n ,IMU2 STATE %d\n, H3L STATE %d\n",HAL_GetTick(), SHT_STATE,BARO1_STATE,BARO2_STATE,IMU1_STATE,IMU2_STATE,H3L_STATE);

	bw = 0;
 800146e:	4b20      	ldr	r3, [pc, #128]	; (80014f0 <init_file+0x114>)
 8001470:	2200      	movs	r2, #0
 8001472:	601a      	str	r2, [r3, #0]
	char myLog[128];

	for (int i=0; i<128; i++)
 8001474:	2300      	movs	r3, #0
 8001476:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
 800147a:	e00b      	b.n	8001494 <init_file+0xb8>
	{
		myLog[i] = '\0';
 800147c:	f107 020c 	add.w	r2, r7, #12
 8001480:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8001484:	4413      	add	r3, r2
 8001486:	2200      	movs	r2, #0
 8001488:	701a      	strb	r2, [r3, #0]
	for (int i=0; i<128; i++)
 800148a:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 800148e:	3301      	adds	r3, #1
 8001490:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
 8001494:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8001498:	2b7f      	cmp	r3, #127	; 0x7f
 800149a:	ddef      	ble.n	800147c <init_file+0xa0>
	}

	sprintf(myLog, "TIMESTAMP, STATE, MSG \n %ld, SD WRITE OK, file name: %s \n", HAL_GetTick(), FILE_NAME);
 800149c:	f002 fe66 	bl	800416c <HAL_GetTick>
 80014a0:	4602      	mov	r2, r0
 80014a2:	1d3b      	adds	r3, r7, #4
 80014a4:	f107 000c 	add.w	r0, r7, #12
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	4913      	ldr	r1, [pc, #76]	; (80014f8 <init_file+0x11c>)
 80014ac:	f00c fb68 	bl	800db80 <siprintf>
	fresult = f_write(&log_file, myLog, sizeof(myLog), &bw);
 80014b0:	f107 010c 	add.w	r1, r7, #12
 80014b4:	4b0e      	ldr	r3, [pc, #56]	; (80014f0 <init_file+0x114>)
 80014b6:	2280      	movs	r2, #128	; 0x80
 80014b8:	480e      	ldr	r0, [pc, #56]	; (80014f4 <init_file+0x118>)
 80014ba:	f00a ff8d 	bl	800c3d8 <f_write>
 80014be:	4603      	mov	r3, r0
 80014c0:	461a      	mov	r2, r3
 80014c2:	4b09      	ldr	r3, [pc, #36]	; (80014e8 <init_file+0x10c>)
 80014c4:	701a      	strb	r2, [r3, #0]

	if (fresult != FR_OK){
 80014c6:	4b08      	ldr	r3, [pc, #32]	; (80014e8 <init_file+0x10c>)
 80014c8:	781b      	ldrb	r3, [r3, #0]
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d001      	beq.n	80014d2 <init_file+0xf6>
		if (DEBUG_PRINT == 1) printf ("LOG FILE not created, error-code: %d \n",fresult);
		return 0;
 80014ce:	2300      	movs	r3, #0
 80014d0:	e003      	b.n	80014da <init_file+0xfe>
	}

	/* Close file */
	f_close(&log_file);
 80014d2:	4808      	ldr	r0, [pc, #32]	; (80014f4 <init_file+0x118>)
 80014d4:	f00b f992 	bl	800c7fc <f_close>

	// clearing buffer to show that result obtained is from the file
	//bufclear();

	return 1;
 80014d8:	2301      	movs	r3, #1

}
 80014da:	4618      	mov	r0, r3
 80014dc:	f507 77c8 	add.w	r7, r7, #400	; 0x190
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}
 80014e4:	20001408 	.word	0x20001408
 80014e8:	20002440 	.word	0x20002440
 80014ec:	0800fc9c 	.word	0x0800fc9c
 80014f0:	2000243c 	.word	0x2000243c
 80014f4:	20002444 	.word	0x20002444
 80014f8:	0800fc60 	.word	0x0800fc60

080014fc <write_to_SD>:


}


void write_to_SD(char * FILE_NAME, char * buffer){
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b084      	sub	sp, #16
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
 8001504:	6039      	str	r1, [r7, #0]
	char FILE_NAME[11];
	sprintf(FILE_NAME,"FL%05d.CSV",file_count);
	*/

	// Open the file with write access
	fresult = f_open(&data_file, FILE_NAME, FA_OPEN_ALWAYS | FA_WRITE);
 8001506:	2212      	movs	r2, #18
 8001508:	6879      	ldr	r1, [r7, #4]
 800150a:	481f      	ldr	r0, [pc, #124]	; (8001588 <write_to_SD+0x8c>)
 800150c:	f00a fd98 	bl	800c040 <f_open>
 8001510:	4603      	mov	r3, r0
 8001512:	461a      	mov	r2, r3
 8001514:	4b1d      	ldr	r3, [pc, #116]	; (800158c <write_to_SD+0x90>)
 8001516:	701a      	strb	r2, [r3, #0]



	if (fresult == FR_OK)
 8001518:	4b1c      	ldr	r3, [pc, #112]	; (800158c <write_to_SD+0x90>)
 800151a:	781b      	ldrb	r3, [r3, #0]
 800151c:	2b00      	cmp	r3, #0
 800151e:	d016      	beq.n	800154e <write_to_SD+0x52>
	} else {

		if (DEBUG_PRINT == 1) printf("error opening file for writing\n");
		if (DEBUG_PRINT == 1) printf("error: %d\n",fresult);

		fresult = f_mount(NULL, SDPath, 1);
 8001520:	2201      	movs	r2, #1
 8001522:	491b      	ldr	r1, [pc, #108]	; (8001590 <write_to_SD+0x94>)
 8001524:	2000      	movs	r0, #0
 8001526:	f00a fd45 	bl	800bfb4 <f_mount>
 800152a:	4603      	mov	r3, r0
 800152c:	461a      	mov	r2, r3
 800152e:	4b17      	ldr	r3, [pc, #92]	; (800158c <write_to_SD+0x90>)
 8001530:	701a      	strb	r2, [r3, #0]
		if (fresult == FR_OK) printf ("SD CARD UNMOUNTED successfully...\n");
 8001532:	4b16      	ldr	r3, [pc, #88]	; (800158c <write_to_SD+0x90>)
 8001534:	781b      	ldrb	r3, [r3, #0]
 8001536:	2b00      	cmp	r3, #0
 8001538:	d102      	bne.n	8001540 <write_to_SD+0x44>
 800153a:	4816      	ldr	r0, [pc, #88]	; (8001594 <write_to_SD+0x98>)
 800153c:	f00c fb18 	bl	800db70 <puts>

		FRESULT ret = f_mount(&fs, SDPath, 1);
 8001540:	2201      	movs	r2, #1
 8001542:	4913      	ldr	r1, [pc, #76]	; (8001590 <write_to_SD+0x94>)
 8001544:	4814      	ldr	r0, [pc, #80]	; (8001598 <write_to_SD+0x9c>)
 8001546:	f00a fd35 	bl	800bfb4 <f_mount>
 800154a:	4603      	mov	r3, r0
 800154c:	73fb      	strb	r3, [r7, #15]
			if (DEBUG_PRINT == 1) printf("error: %d\n",ret);
		}
	}

	// Move to offset to the end of the file
	fresult = f_lseek((&data_file),f_size(&data_file));
 800154e:	4b0e      	ldr	r3, [pc, #56]	; (8001588 <write_to_SD+0x8c>)
 8001550:	68db      	ldr	r3, [r3, #12]
 8001552:	4619      	mov	r1, r3
 8001554:	480c      	ldr	r0, [pc, #48]	; (8001588 <write_to_SD+0x8c>)
 8001556:	f00b f97b 	bl	800c850 <f_lseek>
 800155a:	4603      	mov	r3, r0
 800155c:	461a      	mov	r2, r3
 800155e:	4b0b      	ldr	r3, [pc, #44]	; (800158c <write_to_SD+0x90>)
 8001560:	701a      	strb	r2, [r3, #0]

	// write the string to the file
	fresult = f_puts(buffer, &data_file);
 8001562:	4909      	ldr	r1, [pc, #36]	; (8001588 <write_to_SD+0x8c>)
 8001564:	6838      	ldr	r0, [r7, #0]
 8001566:	f00b fd74 	bl	800d052 <f_puts>
 800156a:	4603      	mov	r3, r0
 800156c:	b2da      	uxtb	r2, r3
 800156e:	4b07      	ldr	r3, [pc, #28]	; (800158c <write_to_SD+0x90>)
 8001570:	701a      	strb	r2, [r3, #0]

	// Close file
	f_close(&data_file);
 8001572:	4805      	ldr	r0, [pc, #20]	; (8001588 <write_to_SD+0x8c>)
 8001574:	f00b f942 	bl	800c7fc <f_close>

	bufclear(buffer);
 8001578:	6838      	ldr	r0, [r7, #0]
 800157a:	f7ff fe5b 	bl	8001234 <bufclear>

}
 800157e:	bf00      	nop
 8001580:	3710      	adds	r7, #16
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}
 8001586:	bf00      	nop
 8001588:	20001408 	.word	0x20001408
 800158c:	20002440 	.word	0x20002440
 8001590:	20003c8c 	.word	0x20003c8c
 8001594:	0800fd9c 	.word	0x0800fd9c
 8001598:	200003d4 	.word	0x200003d4

0800159c <log_to_SD>:

void log_to_SD(char * FILE_NAME, char * buffer){
 800159c:	b580      	push	{r7, lr}
 800159e:	b084      	sub	sp, #16
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
 80015a4:	6039      	str	r1, [r7, #0]
	char FILE_NAME[11];
	sprintf(FILE_NAME,"FL%05d.CSV",file_count);
	*/

	// Open the file with write access
	fresult = f_open(&log_file, FILE_NAME, FA_OPEN_ALWAYS | FA_WRITE);
 80015a6:	2212      	movs	r2, #18
 80015a8:	6879      	ldr	r1, [r7, #4]
 80015aa:	481f      	ldr	r0, [pc, #124]	; (8001628 <log_to_SD+0x8c>)
 80015ac:	f00a fd48 	bl	800c040 <f_open>
 80015b0:	4603      	mov	r3, r0
 80015b2:	461a      	mov	r2, r3
 80015b4:	4b1d      	ldr	r3, [pc, #116]	; (800162c <log_to_SD+0x90>)
 80015b6:	701a      	strb	r2, [r3, #0]



	if (fresult == FR_OK)
 80015b8:	4b1c      	ldr	r3, [pc, #112]	; (800162c <log_to_SD+0x90>)
 80015ba:	781b      	ldrb	r3, [r3, #0]
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d016      	beq.n	80015ee <log_to_SD+0x52>
	} else {

		if (DEBUG_PRINT == 1) printf("error opening log file for writing\n");
		if (DEBUG_PRINT == 1) printf("error: %d\n",fresult);

		fresult = f_mount(NULL, SDPath, 1);
 80015c0:	2201      	movs	r2, #1
 80015c2:	491b      	ldr	r1, [pc, #108]	; (8001630 <log_to_SD+0x94>)
 80015c4:	2000      	movs	r0, #0
 80015c6:	f00a fcf5 	bl	800bfb4 <f_mount>
 80015ca:	4603      	mov	r3, r0
 80015cc:	461a      	mov	r2, r3
 80015ce:	4b17      	ldr	r3, [pc, #92]	; (800162c <log_to_SD+0x90>)
 80015d0:	701a      	strb	r2, [r3, #0]
		if (fresult == FR_OK) printf ("SD CARD UNMOUNTED successfully...\n");
 80015d2:	4b16      	ldr	r3, [pc, #88]	; (800162c <log_to_SD+0x90>)
 80015d4:	781b      	ldrb	r3, [r3, #0]
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d102      	bne.n	80015e0 <log_to_SD+0x44>
 80015da:	4816      	ldr	r0, [pc, #88]	; (8001634 <log_to_SD+0x98>)
 80015dc:	f00c fac8 	bl	800db70 <puts>

		FRESULT ret = f_mount(&fs, SDPath, 1);
 80015e0:	2201      	movs	r2, #1
 80015e2:	4913      	ldr	r1, [pc, #76]	; (8001630 <log_to_SD+0x94>)
 80015e4:	4814      	ldr	r0, [pc, #80]	; (8001638 <log_to_SD+0x9c>)
 80015e6:	f00a fce5 	bl	800bfb4 <f_mount>
 80015ea:	4603      	mov	r3, r0
 80015ec:	73fb      	strb	r3, [r7, #15]
			if (DEBUG_PRINT == 1) printf("error: %d\n",ret);
		}
	}

	// Move to offset to the end of the file
	fresult = f_lseek((&log_file),f_size(&log_file));
 80015ee:	4b0e      	ldr	r3, [pc, #56]	; (8001628 <log_to_SD+0x8c>)
 80015f0:	68db      	ldr	r3, [r3, #12]
 80015f2:	4619      	mov	r1, r3
 80015f4:	480c      	ldr	r0, [pc, #48]	; (8001628 <log_to_SD+0x8c>)
 80015f6:	f00b f92b 	bl	800c850 <f_lseek>
 80015fa:	4603      	mov	r3, r0
 80015fc:	461a      	mov	r2, r3
 80015fe:	4b0b      	ldr	r3, [pc, #44]	; (800162c <log_to_SD+0x90>)
 8001600:	701a      	strb	r2, [r3, #0]

	// write the string to the file
	fresult = f_puts(buffer, &log_file);
 8001602:	4909      	ldr	r1, [pc, #36]	; (8001628 <log_to_SD+0x8c>)
 8001604:	6838      	ldr	r0, [r7, #0]
 8001606:	f00b fd24 	bl	800d052 <f_puts>
 800160a:	4603      	mov	r3, r0
 800160c:	b2da      	uxtb	r2, r3
 800160e:	4b07      	ldr	r3, [pc, #28]	; (800162c <log_to_SD+0x90>)
 8001610:	701a      	strb	r2, [r3, #0]

	// Close file
	f_close(&log_file);
 8001612:	4805      	ldr	r0, [pc, #20]	; (8001628 <log_to_SD+0x8c>)
 8001614:	f00b f8f2 	bl	800c7fc <f_close>

	bufclear(buffer);
 8001618:	6838      	ldr	r0, [r7, #0]
 800161a:	f7ff fe0b 	bl	8001234 <bufclear>

}
 800161e:	bf00      	nop
 8001620:	3710      	adds	r7, #16
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	20002444 	.word	0x20002444
 800162c:	20002440 	.word	0x20002440
 8001630:	20003c8c 	.word	0x20003c8c
 8001634:	0800fd9c 	.word	0x0800fd9c
 8001638:	200003d4 	.word	0x200003d4

0800163c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b084      	sub	sp, #16
 8001640:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8001642:	463b      	mov	r3, r7
 8001644:	2200      	movs	r2, #0
 8001646:	601a      	str	r2, [r3, #0]
 8001648:	605a      	str	r2, [r3, #4]
 800164a:	609a      	str	r2, [r3, #8]
 800164c:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800164e:	4b52      	ldr	r3, [pc, #328]	; (8001798 <MX_ADC1_Init+0x15c>)
 8001650:	4a52      	ldr	r2, [pc, #328]	; (800179c <MX_ADC1_Init+0x160>)
 8001652:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001654:	4b50      	ldr	r3, [pc, #320]	; (8001798 <MX_ADC1_Init+0x15c>)
 8001656:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800165a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800165c:	4b4e      	ldr	r3, [pc, #312]	; (8001798 <MX_ADC1_Init+0x15c>)
 800165e:	2200      	movs	r2, #0
 8001660:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001662:	4b4d      	ldr	r3, [pc, #308]	; (8001798 <MX_ADC1_Init+0x15c>)
 8001664:	2201      	movs	r2, #1
 8001666:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001668:	4b4b      	ldr	r3, [pc, #300]	; (8001798 <MX_ADC1_Init+0x15c>)
 800166a:	2201      	movs	r2, #1
 800166c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800166e:	4b4a      	ldr	r3, [pc, #296]	; (8001798 <MX_ADC1_Init+0x15c>)
 8001670:	2200      	movs	r2, #0
 8001672:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001676:	4b48      	ldr	r3, [pc, #288]	; (8001798 <MX_ADC1_Init+0x15c>)
 8001678:	2200      	movs	r2, #0
 800167a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800167c:	4b46      	ldr	r3, [pc, #280]	; (8001798 <MX_ADC1_Init+0x15c>)
 800167e:	4a48      	ldr	r2, [pc, #288]	; (80017a0 <MX_ADC1_Init+0x164>)
 8001680:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001682:	4b45      	ldr	r3, [pc, #276]	; (8001798 <MX_ADC1_Init+0x15c>)
 8001684:	2200      	movs	r2, #0
 8001686:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 8;
 8001688:	4b43      	ldr	r3, [pc, #268]	; (8001798 <MX_ADC1_Init+0x15c>)
 800168a:	2208      	movs	r2, #8
 800168c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800168e:	4b42      	ldr	r3, [pc, #264]	; (8001798 <MX_ADC1_Init+0x15c>)
 8001690:	2201      	movs	r2, #1
 8001692:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001696:	4b40      	ldr	r3, [pc, #256]	; (8001798 <MX_ADC1_Init+0x15c>)
 8001698:	2201      	movs	r2, #1
 800169a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800169c:	483e      	ldr	r0, [pc, #248]	; (8001798 <MX_ADC1_Init+0x15c>)
 800169e:	f002 fd93 	bl	80041c8 <HAL_ADC_Init>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d001      	beq.n	80016ac <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80016a8:	f000 fb86 	bl	8001db8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80016ac:	2300      	movs	r3, #0
 80016ae:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80016b0:	2301      	movs	r3, #1
 80016b2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80016b4:	2307      	movs	r3, #7
 80016b6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016b8:	463b      	mov	r3, r7
 80016ba:	4619      	mov	r1, r3
 80016bc:	4836      	ldr	r0, [pc, #216]	; (8001798 <MX_ADC1_Init+0x15c>)
 80016be:	f002 ff21 	bl	8004504 <HAL_ADC_ConfigChannel>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d001      	beq.n	80016cc <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80016c8:	f000 fb76 	bl	8001db8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80016cc:	2301      	movs	r3, #1
 80016ce:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 80016d0:	2302      	movs	r3, #2
 80016d2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016d4:	463b      	mov	r3, r7
 80016d6:	4619      	mov	r1, r3
 80016d8:	482f      	ldr	r0, [pc, #188]	; (8001798 <MX_ADC1_Init+0x15c>)
 80016da:	f002 ff13 	bl	8004504 <HAL_ADC_ConfigChannel>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d001      	beq.n	80016e8 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80016e4:	f000 fb68 	bl	8001db8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80016e8:	2302      	movs	r3, #2
 80016ea:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 80016ec:	2303      	movs	r3, #3
 80016ee:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016f0:	463b      	mov	r3, r7
 80016f2:	4619      	mov	r1, r3
 80016f4:	4828      	ldr	r0, [pc, #160]	; (8001798 <MX_ADC1_Init+0x15c>)
 80016f6:	f002 ff05 	bl	8004504 <HAL_ADC_ConfigChannel>
 80016fa:	4603      	mov	r3, r0
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d001      	beq.n	8001704 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8001700:	f000 fb5a 	bl	8001db8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001704:	230a      	movs	r3, #10
 8001706:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8001708:	2304      	movs	r3, #4
 800170a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800170c:	463b      	mov	r3, r7
 800170e:	4619      	mov	r1, r3
 8001710:	4821      	ldr	r0, [pc, #132]	; (8001798 <MX_ADC1_Init+0x15c>)
 8001712:	f002 fef7 	bl	8004504 <HAL_ADC_ConfigChannel>
 8001716:	4603      	mov	r3, r0
 8001718:	2b00      	cmp	r3, #0
 800171a:	d001      	beq.n	8001720 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 800171c:	f000 fb4c 	bl	8001db8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8001720:	230b      	movs	r3, #11
 8001722:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8001724:	2305      	movs	r3, #5
 8001726:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001728:	463b      	mov	r3, r7
 800172a:	4619      	mov	r1, r3
 800172c:	481a      	ldr	r0, [pc, #104]	; (8001798 <MX_ADC1_Init+0x15c>)
 800172e:	f002 fee9 	bl	8004504 <HAL_ADC_ConfigChannel>
 8001732:	4603      	mov	r3, r0
 8001734:	2b00      	cmp	r3, #0
 8001736:	d001      	beq.n	800173c <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 8001738:	f000 fb3e 	bl	8001db8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 800173c:	230c      	movs	r3, #12
 800173e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8001740:	2306      	movs	r3, #6
 8001742:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001744:	463b      	mov	r3, r7
 8001746:	4619      	mov	r1, r3
 8001748:	4813      	ldr	r0, [pc, #76]	; (8001798 <MX_ADC1_Init+0x15c>)
 800174a:	f002 fedb 	bl	8004504 <HAL_ADC_ConfigChannel>
 800174e:	4603      	mov	r3, r0
 8001750:	2b00      	cmp	r3, #0
 8001752:	d001      	beq.n	8001758 <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 8001754:	f000 fb30 	bl	8001db8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8001758:	230d      	movs	r3, #13
 800175a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 800175c:	2307      	movs	r3, #7
 800175e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001760:	463b      	mov	r3, r7
 8001762:	4619      	mov	r1, r3
 8001764:	480c      	ldr	r0, [pc, #48]	; (8001798 <MX_ADC1_Init+0x15c>)
 8001766:	f002 fecd 	bl	8004504 <HAL_ADC_ConfigChannel>
 800176a:	4603      	mov	r3, r0
 800176c:	2b00      	cmp	r3, #0
 800176e:	d001      	beq.n	8001774 <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 8001770:	f000 fb22 	bl	8001db8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8001774:	2310      	movs	r3, #16
 8001776:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 8001778:	2308      	movs	r3, #8
 800177a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800177c:	463b      	mov	r3, r7
 800177e:	4619      	mov	r1, r3
 8001780:	4805      	ldr	r0, [pc, #20]	; (8001798 <MX_ADC1_Init+0x15c>)
 8001782:	f002 febf 	bl	8004504 <HAL_ADC_ConfigChannel>
 8001786:	4603      	mov	r3, r0
 8001788:	2b00      	cmp	r3, #0
 800178a:	d001      	beq.n	8001790 <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 800178c:	f000 fb14 	bl	8001db8 <Error_Handler>
  }

}
 8001790:	bf00      	nop
 8001792:	3710      	adds	r7, #16
 8001794:	46bd      	mov	sp, r7
 8001796:	bd80      	pop	{r7, pc}
 8001798:	20003474 	.word	0x20003474
 800179c:	40012000 	.word	0x40012000
 80017a0:	0f000001 	.word	0x0f000001

080017a4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b08a      	sub	sp, #40	; 0x28
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017ac:	f107 0314 	add.w	r3, r7, #20
 80017b0:	2200      	movs	r2, #0
 80017b2:	601a      	str	r2, [r3, #0]
 80017b4:	605a      	str	r2, [r3, #4]
 80017b6:	609a      	str	r2, [r3, #8]
 80017b8:	60da      	str	r2, [r3, #12]
 80017ba:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4a3c      	ldr	r2, [pc, #240]	; (80018b4 <HAL_ADC_MspInit+0x110>)
 80017c2:	4293      	cmp	r3, r2
 80017c4:	d171      	bne.n	80018aa <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80017c6:	2300      	movs	r3, #0
 80017c8:	613b      	str	r3, [r7, #16]
 80017ca:	4b3b      	ldr	r3, [pc, #236]	; (80018b8 <HAL_ADC_MspInit+0x114>)
 80017cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017ce:	4a3a      	ldr	r2, [pc, #232]	; (80018b8 <HAL_ADC_MspInit+0x114>)
 80017d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017d4:	6453      	str	r3, [r2, #68]	; 0x44
 80017d6:	4b38      	ldr	r3, [pc, #224]	; (80018b8 <HAL_ADC_MspInit+0x114>)
 80017d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017de:	613b      	str	r3, [r7, #16]
 80017e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80017e2:	2300      	movs	r3, #0
 80017e4:	60fb      	str	r3, [r7, #12]
 80017e6:	4b34      	ldr	r3, [pc, #208]	; (80018b8 <HAL_ADC_MspInit+0x114>)
 80017e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ea:	4a33      	ldr	r2, [pc, #204]	; (80018b8 <HAL_ADC_MspInit+0x114>)
 80017ec:	f043 0304 	orr.w	r3, r3, #4
 80017f0:	6313      	str	r3, [r2, #48]	; 0x30
 80017f2:	4b31      	ldr	r3, [pc, #196]	; (80018b8 <HAL_ADC_MspInit+0x114>)
 80017f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017f6:	f003 0304 	and.w	r3, r3, #4
 80017fa:	60fb      	str	r3, [r7, #12]
 80017fc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017fe:	2300      	movs	r3, #0
 8001800:	60bb      	str	r3, [r7, #8]
 8001802:	4b2d      	ldr	r3, [pc, #180]	; (80018b8 <HAL_ADC_MspInit+0x114>)
 8001804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001806:	4a2c      	ldr	r2, [pc, #176]	; (80018b8 <HAL_ADC_MspInit+0x114>)
 8001808:	f043 0301 	orr.w	r3, r3, #1
 800180c:	6313      	str	r3, [r2, #48]	; 0x30
 800180e:	4b2a      	ldr	r3, [pc, #168]	; (80018b8 <HAL_ADC_MspInit+0x114>)
 8001810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001812:	f003 0301 	and.w	r3, r3, #1
 8001816:	60bb      	str	r3, [r7, #8]
 8001818:	68bb      	ldr	r3, [r7, #8]
    PC3     ------> ADC1_IN13
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 800181a:	230f      	movs	r3, #15
 800181c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800181e:	2303      	movs	r3, #3
 8001820:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001822:	2300      	movs	r3, #0
 8001824:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001826:	f107 0314 	add.w	r3, r7, #20
 800182a:	4619      	mov	r1, r3
 800182c:	4823      	ldr	r0, [pc, #140]	; (80018bc <HAL_ADC_MspInit+0x118>)
 800182e:	f003 fe27 	bl	8005480 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8001832:	2307      	movs	r3, #7
 8001834:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001836:	2303      	movs	r3, #3
 8001838:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800183a:	2300      	movs	r3, #0
 800183c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800183e:	f107 0314 	add.w	r3, r7, #20
 8001842:	4619      	mov	r1, r3
 8001844:	481e      	ldr	r0, [pc, #120]	; (80018c0 <HAL_ADC_MspInit+0x11c>)
 8001846:	f003 fe1b 	bl	8005480 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800184a:	4b1e      	ldr	r3, [pc, #120]	; (80018c4 <HAL_ADC_MspInit+0x120>)
 800184c:	4a1e      	ldr	r2, [pc, #120]	; (80018c8 <HAL_ADC_MspInit+0x124>)
 800184e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001850:	4b1c      	ldr	r3, [pc, #112]	; (80018c4 <HAL_ADC_MspInit+0x120>)
 8001852:	2200      	movs	r2, #0
 8001854:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001856:	4b1b      	ldr	r3, [pc, #108]	; (80018c4 <HAL_ADC_MspInit+0x120>)
 8001858:	2200      	movs	r2, #0
 800185a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800185c:	4b19      	ldr	r3, [pc, #100]	; (80018c4 <HAL_ADC_MspInit+0x120>)
 800185e:	2200      	movs	r2, #0
 8001860:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001862:	4b18      	ldr	r3, [pc, #96]	; (80018c4 <HAL_ADC_MspInit+0x120>)
 8001864:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001868:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800186a:	4b16      	ldr	r3, [pc, #88]	; (80018c4 <HAL_ADC_MspInit+0x120>)
 800186c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001870:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001872:	4b14      	ldr	r3, [pc, #80]	; (80018c4 <HAL_ADC_MspInit+0x120>)
 8001874:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001878:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800187a:	4b12      	ldr	r3, [pc, #72]	; (80018c4 <HAL_ADC_MspInit+0x120>)
 800187c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001880:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001882:	4b10      	ldr	r3, [pc, #64]	; (80018c4 <HAL_ADC_MspInit+0x120>)
 8001884:	2200      	movs	r2, #0
 8001886:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001888:	4b0e      	ldr	r3, [pc, #56]	; (80018c4 <HAL_ADC_MspInit+0x120>)
 800188a:	2200      	movs	r2, #0
 800188c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800188e:	480d      	ldr	r0, [pc, #52]	; (80018c4 <HAL_ADC_MspInit+0x120>)
 8001890:	f003 f9ea 	bl	8004c68 <HAL_DMA_Init>
 8001894:	4603      	mov	r3, r0
 8001896:	2b00      	cmp	r3, #0
 8001898:	d001      	beq.n	800189e <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 800189a:	f000 fa8d 	bl	8001db8 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	4a08      	ldr	r2, [pc, #32]	; (80018c4 <HAL_ADC_MspInit+0x120>)
 80018a2:	639a      	str	r2, [r3, #56]	; 0x38
 80018a4:	4a07      	ldr	r2, [pc, #28]	; (80018c4 <HAL_ADC_MspInit+0x120>)
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80018aa:	bf00      	nop
 80018ac:	3728      	adds	r7, #40	; 0x28
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	bf00      	nop
 80018b4:	40012000 	.word	0x40012000
 80018b8:	40023800 	.word	0x40023800
 80018bc:	40020800 	.word	0x40020800
 80018c0:	40020000 	.word	0x40020000
 80018c4:	200034bc 	.word	0x200034bc
 80018c8:	40026410 	.word	0x40026410

080018cc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b082      	sub	sp, #8
 80018d0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80018d2:	2300      	movs	r3, #0
 80018d4:	607b      	str	r3, [r7, #4]
 80018d6:	4b14      	ldr	r3, [pc, #80]	; (8001928 <MX_DMA_Init+0x5c>)
 80018d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018da:	4a13      	ldr	r2, [pc, #76]	; (8001928 <MX_DMA_Init+0x5c>)
 80018dc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80018e0:	6313      	str	r3, [r2, #48]	; 0x30
 80018e2:	4b11      	ldr	r3, [pc, #68]	; (8001928 <MX_DMA_Init+0x5c>)
 80018e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80018ea:	607b      	str	r3, [r7, #4]
 80018ec:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80018ee:	2200      	movs	r2, #0
 80018f0:	2100      	movs	r1, #0
 80018f2:	2038      	movs	r0, #56	; 0x38
 80018f4:	f003 f981 	bl	8004bfa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80018f8:	2038      	movs	r0, #56	; 0x38
 80018fa:	f003 f99a 	bl	8004c32 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 80018fe:	2200      	movs	r2, #0
 8001900:	2100      	movs	r1, #0
 8001902:	203b      	movs	r0, #59	; 0x3b
 8001904:	f003 f979 	bl	8004bfa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001908:	203b      	movs	r0, #59	; 0x3b
 800190a:	f003 f992 	bl	8004c32 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 800190e:	2200      	movs	r2, #0
 8001910:	2100      	movs	r1, #0
 8001912:	2045      	movs	r0, #69	; 0x45
 8001914:	f003 f971 	bl	8004bfa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8001918:	2045      	movs	r0, #69	; 0x45
 800191a:	f003 f98a 	bl	8004c32 <HAL_NVIC_EnableIRQ>

}
 800191e:	bf00      	nop
 8001920:	3708      	adds	r7, #8
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	40023800 	.word	0x40023800

0800192c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b08a      	sub	sp, #40	; 0x28
 8001930:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001932:	f107 0314 	add.w	r3, r7, #20
 8001936:	2200      	movs	r2, #0
 8001938:	601a      	str	r2, [r3, #0]
 800193a:	605a      	str	r2, [r3, #4]
 800193c:	609a      	str	r2, [r3, #8]
 800193e:	60da      	str	r2, [r3, #12]
 8001940:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001942:	2300      	movs	r3, #0
 8001944:	613b      	str	r3, [r7, #16]
 8001946:	4b64      	ldr	r3, [pc, #400]	; (8001ad8 <MX_GPIO_Init+0x1ac>)
 8001948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800194a:	4a63      	ldr	r2, [pc, #396]	; (8001ad8 <MX_GPIO_Init+0x1ac>)
 800194c:	f043 0310 	orr.w	r3, r3, #16
 8001950:	6313      	str	r3, [r2, #48]	; 0x30
 8001952:	4b61      	ldr	r3, [pc, #388]	; (8001ad8 <MX_GPIO_Init+0x1ac>)
 8001954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001956:	f003 0310 	and.w	r3, r3, #16
 800195a:	613b      	str	r3, [r7, #16]
 800195c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800195e:	2300      	movs	r3, #0
 8001960:	60fb      	str	r3, [r7, #12]
 8001962:	4b5d      	ldr	r3, [pc, #372]	; (8001ad8 <MX_GPIO_Init+0x1ac>)
 8001964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001966:	4a5c      	ldr	r2, [pc, #368]	; (8001ad8 <MX_GPIO_Init+0x1ac>)
 8001968:	f043 0304 	orr.w	r3, r3, #4
 800196c:	6313      	str	r3, [r2, #48]	; 0x30
 800196e:	4b5a      	ldr	r3, [pc, #360]	; (8001ad8 <MX_GPIO_Init+0x1ac>)
 8001970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001972:	f003 0304 	and.w	r3, r3, #4
 8001976:	60fb      	str	r3, [r7, #12]
 8001978:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800197a:	2300      	movs	r3, #0
 800197c:	60bb      	str	r3, [r7, #8]
 800197e:	4b56      	ldr	r3, [pc, #344]	; (8001ad8 <MX_GPIO_Init+0x1ac>)
 8001980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001982:	4a55      	ldr	r2, [pc, #340]	; (8001ad8 <MX_GPIO_Init+0x1ac>)
 8001984:	f043 0301 	orr.w	r3, r3, #1
 8001988:	6313      	str	r3, [r2, #48]	; 0x30
 800198a:	4b53      	ldr	r3, [pc, #332]	; (8001ad8 <MX_GPIO_Init+0x1ac>)
 800198c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800198e:	f003 0301 	and.w	r3, r3, #1
 8001992:	60bb      	str	r3, [r7, #8]
 8001994:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001996:	2300      	movs	r3, #0
 8001998:	607b      	str	r3, [r7, #4]
 800199a:	4b4f      	ldr	r3, [pc, #316]	; (8001ad8 <MX_GPIO_Init+0x1ac>)
 800199c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800199e:	4a4e      	ldr	r2, [pc, #312]	; (8001ad8 <MX_GPIO_Init+0x1ac>)
 80019a0:	f043 0302 	orr.w	r3, r3, #2
 80019a4:	6313      	str	r3, [r2, #48]	; 0x30
 80019a6:	4b4c      	ldr	r3, [pc, #304]	; (8001ad8 <MX_GPIO_Init+0x1ac>)
 80019a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019aa:	f003 0302 	and.w	r3, r3, #2
 80019ae:	607b      	str	r3, [r7, #4]
 80019b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80019b2:	2300      	movs	r3, #0
 80019b4:	603b      	str	r3, [r7, #0]
 80019b6:	4b48      	ldr	r3, [pc, #288]	; (8001ad8 <MX_GPIO_Init+0x1ac>)
 80019b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ba:	4a47      	ldr	r2, [pc, #284]	; (8001ad8 <MX_GPIO_Init+0x1ac>)
 80019bc:	f043 0308 	orr.w	r3, r3, #8
 80019c0:	6313      	str	r3, [r2, #48]	; 0x30
 80019c2:	4b45      	ldr	r3, [pc, #276]	; (8001ad8 <MX_GPIO_Init+0x1ac>)
 80019c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019c6:	f003 0308 	and.w	r3, r3, #8
 80019ca:	603b      	str	r3, [r7, #0]
 80019cc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 80019ce:	2200      	movs	r2, #0
 80019d0:	2110      	movs	r1, #16
 80019d2:	4842      	ldr	r0, [pc, #264]	; (8001adc <MX_GPIO_Init+0x1b0>)
 80019d4:	f003 ff06 	bl	80057e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUZ_GPIO_Port, BUZ_Pin, GPIO_PIN_RESET);
 80019d8:	2200      	movs	r2, #0
 80019da:	2120      	movs	r1, #32
 80019dc:	4840      	ldr	r0, [pc, #256]	; (8001ae0 <MX_GPIO_Init+0x1b4>)
 80019de:	f003 ff01 	bl	80057e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_MEM_Pin|TD1_Pin|TD2_Pin|HAWK1_Pin
 80019e2:	2200      	movs	r2, #0
 80019e4:	f64f 7180 	movw	r1, #65408	; 0xff80
 80019e8:	483e      	ldr	r0, [pc, #248]	; (8001ae4 <MX_GPIO_Init+0x1b8>)
 80019ea:	f003 fefb 	bl	80057e4 <HAL_GPIO_WritePin>
                          |HAWK2_Pin|RDY_Pin|STAT_Pin|SAVE_Pin
                          |PRGM_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI2_CS_Pin|STAY_ALIVE_Pin, GPIO_PIN_RESET);
 80019ee:	2200      	movs	r2, #0
 80019f0:	f44f 5181 	mov.w	r1, #4128	; 0x1020
 80019f4:	483c      	ldr	r0, [pc, #240]	; (8001ae8 <MX_GPIO_Init+0x1bc>)
 80019f6:	f003 fef5 	bl	80057e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PWR_DTCT_Pin;
 80019fa:	2308      	movs	r3, #8
 80019fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019fe:	2300      	movs	r3, #0
 8001a00:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a02:	2300      	movs	r3, #0
 8001a04:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PWR_DTCT_GPIO_Port, &GPIO_InitStruct);
 8001a06:	f107 0314 	add.w	r3, r7, #20
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	4835      	ldr	r0, [pc, #212]	; (8001ae4 <MX_GPIO_Init+0x1b8>)
 8001a0e:	f003 fd37 	bl	8005480 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SW_Pin;
 8001a12:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001a16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SW_GPIO_Port, &GPIO_InitStruct);
 8001a20:	f107 0314 	add.w	r3, r7, #20
 8001a24:	4619      	mov	r1, r3
 8001a26:	482e      	ldr	r0, [pc, #184]	; (8001ae0 <MX_GPIO_Init+0x1b4>)
 8001a28:	f003 fd2a 	bl	8005480 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8001a2c:	2310      	movs	r3, #16
 8001a2e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a30:	2301      	movs	r3, #1
 8001a32:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a34:	2300      	movs	r3, #0
 8001a36:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8001a3c:	f107 0314 	add.w	r3, r7, #20
 8001a40:	4619      	mov	r1, r3
 8001a42:	4826      	ldr	r0, [pc, #152]	; (8001adc <MX_GPIO_Init+0x1b0>)
 8001a44:	f003 fd1c 	bl	8005480 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUZ_Pin;
 8001a48:	2320      	movs	r3, #32
 8001a4a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a4c:	2301      	movs	r3, #1
 8001a4e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a50:	2300      	movs	r3, #0
 8001a52:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a54:	2300      	movs	r3, #0
 8001a56:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BUZ_GPIO_Port, &GPIO_InitStruct);
 8001a58:	f107 0314 	add.w	r3, r7, #20
 8001a5c:	4619      	mov	r1, r3
 8001a5e:	4820      	ldr	r0, [pc, #128]	; (8001ae0 <MX_GPIO_Init+0x1b4>)
 8001a60:	f003 fd0e 	bl	8005480 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin PEPin
                           PEPin */
  GPIO_InitStruct.Pin = CS_MEM_Pin|TD1_Pin|TD2_Pin|HAWK1_Pin
 8001a64:	f64f 7380 	movw	r3, #65408	; 0xff80
 8001a68:	617b      	str	r3, [r7, #20]
                          |HAWK2_Pin|RDY_Pin|STAT_Pin|SAVE_Pin
                          |PRGM_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a72:	2300      	movs	r3, #0
 8001a74:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a76:	f107 0314 	add.w	r3, r7, #20
 8001a7a:	4619      	mov	r1, r3
 8001a7c:	4819      	ldr	r0, [pc, #100]	; (8001ae4 <MX_GPIO_Init+0x1b8>)
 8001a7e:	f003 fcff 	bl	8005480 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin|STAY_ALIVE_Pin;
 8001a82:	f44f 5381 	mov.w	r3, #4128	; 0x1020
 8001a86:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a88:	2301      	movs	r3, #1
 8001a8a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a90:	2300      	movs	r3, #0
 8001a92:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a94:	f107 0314 	add.w	r3, r7, #20
 8001a98:	4619      	mov	r1, r3
 8001a9a:	4813      	ldr	r0, [pc, #76]	; (8001ae8 <MX_GPIO_Init+0x1bc>)
 8001a9c:	f003 fcf0 	bl	8005480 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SD_DTCT_Pin;
 8001aa0:	2301      	movs	r3, #1
 8001aa2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SD_DTCT_GPIO_Port, &GPIO_InitStruct);
 8001aac:	f107 0314 	add.w	r3, r7, #20
 8001ab0:	4619      	mov	r1, r3
 8001ab2:	480e      	ldr	r0, [pc, #56]	; (8001aec <MX_GPIO_Init+0x1c0>)
 8001ab4:	f003 fce4 	bl	8005480 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SENSE_Pin;
 8001ab8:	2310      	movs	r3, #16
 8001aba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001abc:	2300      	movs	r3, #0
 8001abe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SENSE_GPIO_Port, &GPIO_InitStruct);
 8001ac4:	f107 0314 	add.w	r3, r7, #20
 8001ac8:	4619      	mov	r1, r3
 8001aca:	4807      	ldr	r0, [pc, #28]	; (8001ae8 <MX_GPIO_Init+0x1bc>)
 8001acc:	f003 fcd8 	bl	8005480 <HAL_GPIO_Init>

}
 8001ad0:	bf00      	nop
 8001ad2:	3728      	adds	r7, #40	; 0x28
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bd80      	pop	{r7, pc}
 8001ad8:	40023800 	.word	0x40023800
 8001adc:	40020000 	.word	0x40020000
 8001ae0:	40020800 	.word	0x40020800
 8001ae4:	40021000 	.word	0x40021000
 8001ae8:	40020400 	.word	0x40020400
 8001aec:	40020c00 	.word	0x40020c00

08001af0 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8001af4:	4b12      	ldr	r3, [pc, #72]	; (8001b40 <MX_I2C1_Init+0x50>)
 8001af6:	4a13      	ldr	r2, [pc, #76]	; (8001b44 <MX_I2C1_Init+0x54>)
 8001af8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001afa:	4b11      	ldr	r3, [pc, #68]	; (8001b40 <MX_I2C1_Init+0x50>)
 8001afc:	4a12      	ldr	r2, [pc, #72]	; (8001b48 <MX_I2C1_Init+0x58>)
 8001afe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001b00:	4b0f      	ldr	r3, [pc, #60]	; (8001b40 <MX_I2C1_Init+0x50>)
 8001b02:	2200      	movs	r2, #0
 8001b04:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001b06:	4b0e      	ldr	r3, [pc, #56]	; (8001b40 <MX_I2C1_Init+0x50>)
 8001b08:	2200      	movs	r2, #0
 8001b0a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001b0c:	4b0c      	ldr	r3, [pc, #48]	; (8001b40 <MX_I2C1_Init+0x50>)
 8001b0e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001b12:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001b14:	4b0a      	ldr	r3, [pc, #40]	; (8001b40 <MX_I2C1_Init+0x50>)
 8001b16:	2200      	movs	r2, #0
 8001b18:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001b1a:	4b09      	ldr	r3, [pc, #36]	; (8001b40 <MX_I2C1_Init+0x50>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b20:	4b07      	ldr	r3, [pc, #28]	; (8001b40 <MX_I2C1_Init+0x50>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b26:	4b06      	ldr	r3, [pc, #24]	; (8001b40 <MX_I2C1_Init+0x50>)
 8001b28:	2200      	movs	r2, #0
 8001b2a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001b2c:	4804      	ldr	r0, [pc, #16]	; (8001b40 <MX_I2C1_Init+0x50>)
 8001b2e:	f003 fe8d 	bl	800584c <HAL_I2C_Init>
 8001b32:	4603      	mov	r3, r0
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d001      	beq.n	8001b3c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001b38:	f000 f93e 	bl	8001db8 <Error_Handler>
  }

}
 8001b3c:	bf00      	nop
 8001b3e:	bd80      	pop	{r7, pc}
 8001b40:	2000351c 	.word	0x2000351c
 8001b44:	40005400 	.word	0x40005400
 8001b48:	00061a80 	.word	0x00061a80

08001b4c <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	af00      	add	r7, sp, #0

  hi2c2.Instance = I2C2;
 8001b50:	4b12      	ldr	r3, [pc, #72]	; (8001b9c <MX_I2C2_Init+0x50>)
 8001b52:	4a13      	ldr	r2, [pc, #76]	; (8001ba0 <MX_I2C2_Init+0x54>)
 8001b54:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001b56:	4b11      	ldr	r3, [pc, #68]	; (8001b9c <MX_I2C2_Init+0x50>)
 8001b58:	4a12      	ldr	r2, [pc, #72]	; (8001ba4 <MX_I2C2_Init+0x58>)
 8001b5a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001b5c:	4b0f      	ldr	r3, [pc, #60]	; (8001b9c <MX_I2C2_Init+0x50>)
 8001b5e:	2200      	movs	r2, #0
 8001b60:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001b62:	4b0e      	ldr	r3, [pc, #56]	; (8001b9c <MX_I2C2_Init+0x50>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001b68:	4b0c      	ldr	r3, [pc, #48]	; (8001b9c <MX_I2C2_Init+0x50>)
 8001b6a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001b6e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001b70:	4b0a      	ldr	r3, [pc, #40]	; (8001b9c <MX_I2C2_Init+0x50>)
 8001b72:	2200      	movs	r2, #0
 8001b74:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001b76:	4b09      	ldr	r3, [pc, #36]	; (8001b9c <MX_I2C2_Init+0x50>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b7c:	4b07      	ldr	r3, [pc, #28]	; (8001b9c <MX_I2C2_Init+0x50>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b82:	4b06      	ldr	r3, [pc, #24]	; (8001b9c <MX_I2C2_Init+0x50>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001b88:	4804      	ldr	r0, [pc, #16]	; (8001b9c <MX_I2C2_Init+0x50>)
 8001b8a:	f003 fe5f 	bl	800584c <HAL_I2C_Init>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d001      	beq.n	8001b98 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001b94:	f000 f910 	bl	8001db8 <Error_Handler>
  }

}
 8001b98:	bf00      	nop
 8001b9a:	bd80      	pop	{r7, pc}
 8001b9c:	20003570 	.word	0x20003570
 8001ba0:	40005800 	.word	0x40005800
 8001ba4:	000186a0 	.word	0x000186a0

08001ba8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b08c      	sub	sp, #48	; 0x30
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bb0:	f107 031c 	add.w	r3, r7, #28
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	601a      	str	r2, [r3, #0]
 8001bb8:	605a      	str	r2, [r3, #4]
 8001bba:	609a      	str	r2, [r3, #8]
 8001bbc:	60da      	str	r2, [r3, #12]
 8001bbe:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4a32      	ldr	r2, [pc, #200]	; (8001c90 <HAL_I2C_MspInit+0xe8>)
 8001bc6:	4293      	cmp	r3, r2
 8001bc8:	d12c      	bne.n	8001c24 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bca:	2300      	movs	r3, #0
 8001bcc:	61bb      	str	r3, [r7, #24]
 8001bce:	4b31      	ldr	r3, [pc, #196]	; (8001c94 <HAL_I2C_MspInit+0xec>)
 8001bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bd2:	4a30      	ldr	r2, [pc, #192]	; (8001c94 <HAL_I2C_MspInit+0xec>)
 8001bd4:	f043 0302 	orr.w	r3, r3, #2
 8001bd8:	6313      	str	r3, [r2, #48]	; 0x30
 8001bda:	4b2e      	ldr	r3, [pc, #184]	; (8001c94 <HAL_I2C_MspInit+0xec>)
 8001bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bde:	f003 0302 	and.w	r3, r3, #2
 8001be2:	61bb      	str	r3, [r7, #24]
 8001be4:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001be6:	23c0      	movs	r3, #192	; 0xc0
 8001be8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001bea:	2312      	movs	r3, #18
 8001bec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001bee:	2301      	movs	r3, #1
 8001bf0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bf2:	2303      	movs	r3, #3
 8001bf4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001bf6:	2304      	movs	r3, #4
 8001bf8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bfa:	f107 031c 	add.w	r3, r7, #28
 8001bfe:	4619      	mov	r1, r3
 8001c00:	4825      	ldr	r0, [pc, #148]	; (8001c98 <HAL_I2C_MspInit+0xf0>)
 8001c02:	f003 fc3d 	bl	8005480 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001c06:	2300      	movs	r3, #0
 8001c08:	617b      	str	r3, [r7, #20]
 8001c0a:	4b22      	ldr	r3, [pc, #136]	; (8001c94 <HAL_I2C_MspInit+0xec>)
 8001c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c0e:	4a21      	ldr	r2, [pc, #132]	; (8001c94 <HAL_I2C_MspInit+0xec>)
 8001c10:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001c14:	6413      	str	r3, [r2, #64]	; 0x40
 8001c16:	4b1f      	ldr	r3, [pc, #124]	; (8001c94 <HAL_I2C_MspInit+0xec>)
 8001c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c1a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c1e:	617b      	str	r3, [r7, #20]
 8001c20:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001c22:	e031      	b.n	8001c88 <HAL_I2C_MspInit+0xe0>
  else if(i2cHandle->Instance==I2C2)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	4a1c      	ldr	r2, [pc, #112]	; (8001c9c <HAL_I2C_MspInit+0xf4>)
 8001c2a:	4293      	cmp	r3, r2
 8001c2c:	d12c      	bne.n	8001c88 <HAL_I2C_MspInit+0xe0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c2e:	2300      	movs	r3, #0
 8001c30:	613b      	str	r3, [r7, #16]
 8001c32:	4b18      	ldr	r3, [pc, #96]	; (8001c94 <HAL_I2C_MspInit+0xec>)
 8001c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c36:	4a17      	ldr	r2, [pc, #92]	; (8001c94 <HAL_I2C_MspInit+0xec>)
 8001c38:	f043 0302 	orr.w	r3, r3, #2
 8001c3c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c3e:	4b15      	ldr	r3, [pc, #84]	; (8001c94 <HAL_I2C_MspInit+0xec>)
 8001c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c42:	f003 0302 	and.w	r3, r3, #2
 8001c46:	613b      	str	r3, [r7, #16]
 8001c48:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001c4a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001c4e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c50:	2312      	movs	r3, #18
 8001c52:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c54:	2301      	movs	r3, #1
 8001c56:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c58:	2303      	movs	r3, #3
 8001c5a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001c5c:	2304      	movs	r3, #4
 8001c5e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c60:	f107 031c 	add.w	r3, r7, #28
 8001c64:	4619      	mov	r1, r3
 8001c66:	480c      	ldr	r0, [pc, #48]	; (8001c98 <HAL_I2C_MspInit+0xf0>)
 8001c68:	f003 fc0a 	bl	8005480 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	60fb      	str	r3, [r7, #12]
 8001c70:	4b08      	ldr	r3, [pc, #32]	; (8001c94 <HAL_I2C_MspInit+0xec>)
 8001c72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c74:	4a07      	ldr	r2, [pc, #28]	; (8001c94 <HAL_I2C_MspInit+0xec>)
 8001c76:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001c7a:	6413      	str	r3, [r2, #64]	; 0x40
 8001c7c:	4b05      	ldr	r3, [pc, #20]	; (8001c94 <HAL_I2C_MspInit+0xec>)
 8001c7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c80:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c84:	60fb      	str	r3, [r7, #12]
 8001c86:	68fb      	ldr	r3, [r7, #12]
}
 8001c88:	bf00      	nop
 8001c8a:	3730      	adds	r7, #48	; 0x30
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bd80      	pop	{r7, pc}
 8001c90:	40005400 	.word	0x40005400
 8001c94:	40023800 	.word	0x40023800
 8001c98:	40020400 	.word	0x40020400
 8001c9c:	40005800 	.word	0x40005800

08001ca0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ca4:	f002 f9fc 	bl	80040a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ca8:	f000 f81c 	bl	8001ce4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001cac:	f7ff fe3e 	bl	800192c <MX_GPIO_Init>
  MX_DMA_Init();
 8001cb0:	f7ff fe0c 	bl	80018cc <MX_DMA_Init>
  MX_I2C1_Init();
 8001cb4:	f7ff ff1c 	bl	8001af0 <MX_I2C1_Init>
  MX_SPI2_Init();
 8001cb8:	f000 fdb6 	bl	8002828 <MX_SPI2_Init>
  MX_ADC1_Init();
 8001cbc:	f7ff fcbe 	bl	800163c <MX_ADC1_Init>
  MX_I2C2_Init();
 8001cc0:	f7ff ff44 	bl	8001b4c <MX_I2C2_Init>
  MX_SDIO_SD_Init();
 8001cc4:	f000 fc6a 	bl	800259c <MX_SDIO_SD_Init>
  MX_SPI1_Init();
 8001cc8:	f000 fd78 	bl	80027bc <MX_SPI1_Init>
  MX_FATFS_Init();
 8001ccc:	f008 f860 	bl	8009d90 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */

  turn_off_HAWKs();
 8001cd0:	f7ff f95a 	bl	8000f88 <turn_off_HAWKs>
  turn_off_TDs();
 8001cd4:	f7ff f96a 	bl	8000fac <turn_off_TDs>

  schedulerinit();
 8001cd8:	f000 f876 	bl	8001dc8 <schedulerinit>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	scheduler();
 8001cdc:	f000 f93c 	bl	8001f58 <scheduler>
 8001ce0:	e7fc      	b.n	8001cdc <main+0x3c>
	...

08001ce4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b094      	sub	sp, #80	; 0x50
 8001ce8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001cea:	f107 0320 	add.w	r3, r7, #32
 8001cee:	2230      	movs	r2, #48	; 0x30
 8001cf0:	2100      	movs	r1, #0
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f00b fa63 	bl	800d1be <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001cf8:	f107 030c 	add.w	r3, r7, #12
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	601a      	str	r2, [r3, #0]
 8001d00:	605a      	str	r2, [r3, #4]
 8001d02:	609a      	str	r2, [r3, #8]
 8001d04:	60da      	str	r2, [r3, #12]
 8001d06:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d08:	2300      	movs	r3, #0
 8001d0a:	60bb      	str	r3, [r7, #8]
 8001d0c:	4b28      	ldr	r3, [pc, #160]	; (8001db0 <SystemClock_Config+0xcc>)
 8001d0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d10:	4a27      	ldr	r2, [pc, #156]	; (8001db0 <SystemClock_Config+0xcc>)
 8001d12:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d16:	6413      	str	r3, [r2, #64]	; 0x40
 8001d18:	4b25      	ldr	r3, [pc, #148]	; (8001db0 <SystemClock_Config+0xcc>)
 8001d1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d20:	60bb      	str	r3, [r7, #8]
 8001d22:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001d24:	2300      	movs	r3, #0
 8001d26:	607b      	str	r3, [r7, #4]
 8001d28:	4b22      	ldr	r3, [pc, #136]	; (8001db4 <SystemClock_Config+0xd0>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	4a21      	ldr	r2, [pc, #132]	; (8001db4 <SystemClock_Config+0xd0>)
 8001d2e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d32:	6013      	str	r3, [r2, #0]
 8001d34:	4b1f      	ldr	r3, [pc, #124]	; (8001db4 <SystemClock_Config+0xd0>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d3c:	607b      	str	r3, [r7, #4]
 8001d3e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001d40:	2302      	movs	r3, #2
 8001d42:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001d44:	2301      	movs	r3, #1
 8001d46:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001d48:	2310      	movs	r3, #16
 8001d4a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d4c:	2302      	movs	r3, #2
 8001d4e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001d50:	2300      	movs	r3, #0
 8001d52:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001d54:	2308      	movs	r3, #8
 8001d56:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001d58:	23a8      	movs	r3, #168	; 0xa8
 8001d5a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001d5c:	2302      	movs	r3, #2
 8001d5e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001d60:	2307      	movs	r3, #7
 8001d62:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d64:	f107 0320 	add.w	r3, r7, #32
 8001d68:	4618      	mov	r0, r3
 8001d6a:	f004 fe33 	bl	80069d4 <HAL_RCC_OscConfig>
 8001d6e:	4603      	mov	r3, r0
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d001      	beq.n	8001d78 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001d74:	f000 f820 	bl	8001db8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d78:	230f      	movs	r3, #15
 8001d7a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d7c:	2302      	movs	r3, #2
 8001d7e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d80:	2300      	movs	r3, #0
 8001d82:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001d84:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001d88:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001d8a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d8e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001d90:	f107 030c 	add.w	r3, r7, #12
 8001d94:	2105      	movs	r1, #5
 8001d96:	4618      	mov	r0, r3
 8001d98:	f005 f88c 	bl	8006eb4 <HAL_RCC_ClockConfig>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d001      	beq.n	8001da6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001da2:	f000 f809 	bl	8001db8 <Error_Handler>
  }
}
 8001da6:	bf00      	nop
 8001da8:	3750      	adds	r7, #80	; 0x50
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	40023800 	.word	0x40023800
 8001db4:	40007000 	.word	0x40007000

08001db8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001db8:	b480      	push	{r7}
 8001dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001dbc:	bf00      	nop
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc4:	4770      	bx	lr
	...

08001dc8 <schedulerinit>:
float V_BAT2;
float V_LDR;
float V_TD1;
float V_TD2;

void schedulerinit () {
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	af00      	add	r7, sp, #0
	ms5607_init(&BARO1);
 8001dcc:	484f      	ldr	r0, [pc, #316]	; (8001f0c <schedulerinit+0x144>)
 8001dce:	f001 fca5 	bl	800371c <ms5607_init>
	ms5607_init(&BARO2);
 8001dd2:	484f      	ldr	r0, [pc, #316]	; (8001f10 <schedulerinit+0x148>)
 8001dd4:	f001 fca2 	bl	800371c <ms5607_init>
	sht31_init(&TEMP);
 8001dd8:	484e      	ldr	r0, [pc, #312]	; (8001f14 <schedulerinit+0x14c>)
 8001dda:	f002 f847 	bl	8003e6c <sht31_init>
	icm20601_init(&IMU1);
 8001dde:	484e      	ldr	r0, [pc, #312]	; (8001f18 <schedulerinit+0x150>)
 8001de0:	f001 f9f3 	bl	80031ca <icm20601_init>
	icm20601_init(&IMU2);
 8001de4:	484d      	ldr	r0, [pc, #308]	; (8001f1c <schedulerinit+0x154>)
 8001de6:	f001 f9f0 	bl	80031ca <icm20601_init>
	h3l_init(&ACCEL);
 8001dea:	484d      	ldr	r0, [pc, #308]	; (8001f20 <schedulerinit+0x158>)
 8001dec:	f000 ff24 	bl	8002c38 <h3l_init>
	init_ADC();
 8001df0:	f7ff f8ee 	bl	8000fd0 <init_ADC>

	turn_on(&STAT);
 8001df4:	484b      	ldr	r0, [pc, #300]	; (8001f24 <schedulerinit+0x15c>)
 8001df6:	f001 fc71 	bl	80036dc <turn_on>
	HAL_Delay(300);
 8001dfa:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001dfe:	f002 f9c1 	bl	8004184 <HAL_Delay>
	turn_on(&SAVE);
 8001e02:	4849      	ldr	r0, [pc, #292]	; (8001f28 <schedulerinit+0x160>)
 8001e04:	f001 fc6a 	bl	80036dc <turn_on>
	HAL_Delay(300);
 8001e08:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001e0c:	f002 f9ba 	bl	8004184 <HAL_Delay>
	turn_on(&PRGM);
 8001e10:	4846      	ldr	r0, [pc, #280]	; (8001f2c <schedulerinit+0x164>)
 8001e12:	f001 fc63 	bl	80036dc <turn_on>
	HAL_Delay(300);
 8001e16:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001e1a:	f002 f9b3 	bl	8004184 <HAL_Delay>

	turn_off(&STAT);
 8001e1e:	4841      	ldr	r0, [pc, #260]	; (8001f24 <schedulerinit+0x15c>)
 8001e20:	f001 fc6c 	bl	80036fc <turn_off>
	turn_off(&SAVE);
 8001e24:	4840      	ldr	r0, [pc, #256]	; (8001f28 <schedulerinit+0x160>)
 8001e26:	f001 fc69 	bl	80036fc <turn_off>
	turn_off(&PRGM);
 8001e2a:	4840      	ldr	r0, [pc, #256]	; (8001f2c <schedulerinit+0x164>)
 8001e2c:	f001 fc66 	bl	80036fc <turn_off>

	turn_on(&SAVE);
 8001e30:	483d      	ldr	r0, [pc, #244]	; (8001f28 <schedulerinit+0x160>)
 8001e32:	f001 fc53 	bl	80036dc <turn_on>
	SD_state = init_sd(&num_dat_file, &num_log_file);
 8001e36:	493e      	ldr	r1, [pc, #248]	; (8001f30 <schedulerinit+0x168>)
 8001e38:	483e      	ldr	r0, [pc, #248]	; (8001f34 <schedulerinit+0x16c>)
 8001e3a:	f7ff fa15 	bl	8001268 <init_sd>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	461a      	mov	r2, r3
 8001e42:	4b3d      	ldr	r3, [pc, #244]	; (8001f38 <schedulerinit+0x170>)
 8001e44:	701a      	strb	r2, [r3, #0]
	if (SD_state == 0){
 8001e46:	4b3c      	ldr	r3, [pc, #240]	; (8001f38 <schedulerinit+0x170>)
 8001e48:	781b      	ldrb	r3, [r3, #0]
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d103      	bne.n	8001e56 <schedulerinit+0x8e>
		turn_off(&SAVE);
 8001e4e:	4836      	ldr	r0, [pc, #216]	; (8001f28 <schedulerinit+0x160>)
 8001e50:	f001 fc54 	bl	80036fc <turn_off>
 8001e54:	e00b      	b.n	8001e6e <schedulerinit+0xa6>
	} else {
		turn_on(&RDY);
 8001e56:	4839      	ldr	r0, [pc, #228]	; (8001f3c <schedulerinit+0x174>)
 8001e58:	f001 fc40 	bl	80036dc <turn_on>
		HAL_Delay(100);
 8001e5c:	2064      	movs	r0, #100	; 0x64
 8001e5e:	f002 f991 	bl	8004184 <HAL_Delay>
		turn_off(&RDY);
 8001e62:	4836      	ldr	r0, [pc, #216]	; (8001f3c <schedulerinit+0x174>)
 8001e64:	f001 fc4a 	bl	80036fc <turn_off>
		HAL_Delay(100);
 8001e68:	2064      	movs	r0, #100	; 0x64
 8001e6a:	f002 f98b 	bl	8004184 <HAL_Delay>
	}
	if (DEBUG_PRINT == 1) printf("num_dat_file: %hu \n",num_dat_file);
	if (DEBUG_PRINT == 1) printf("num_log_file: %hu \n",num_log_file);

	num_log_file ++;
 8001e6e:	4b30      	ldr	r3, [pc, #192]	; (8001f30 <schedulerinit+0x168>)
 8001e70:	881b      	ldrh	r3, [r3, #0]
 8001e72:	3301      	adds	r3, #1
 8001e74:	b29a      	uxth	r2, r3
 8001e76:	4b2e      	ldr	r3, [pc, #184]	; (8001f30 <schedulerinit+0x168>)
 8001e78:	801a      	strh	r2, [r3, #0]
	num_dat_file ++;
 8001e7a:	4b2e      	ldr	r3, [pc, #184]	; (8001f34 <schedulerinit+0x16c>)
 8001e7c:	881b      	ldrh	r3, [r3, #0]
 8001e7e:	3301      	adds	r3, #1
 8001e80:	b29a      	uxth	r2, r3
 8001e82:	4b2c      	ldr	r3, [pc, #176]	; (8001f34 <schedulerinit+0x16c>)
 8001e84:	801a      	strh	r2, [r3, #0]

	sprintf(FILE_NAME,"FL%04u.CSV", num_dat_file);
 8001e86:	4b2b      	ldr	r3, [pc, #172]	; (8001f34 <schedulerinit+0x16c>)
 8001e88:	881b      	ldrh	r3, [r3, #0]
 8001e8a:	461a      	mov	r2, r3
 8001e8c:	492c      	ldr	r1, [pc, #176]	; (8001f40 <schedulerinit+0x178>)
 8001e8e:	482d      	ldr	r0, [pc, #180]	; (8001f44 <schedulerinit+0x17c>)
 8001e90:	f00b fe76 	bl	800db80 <siprintf>
	if (DEBUG_PRINT == 1) printf("saving %s ...",FILE_NAME);

	sprintf(LOG_NAME,"LOG%02u.CSV", num_log_file);
 8001e94:	4b26      	ldr	r3, [pc, #152]	; (8001f30 <schedulerinit+0x168>)
 8001e96:	881b      	ldrh	r3, [r3, #0]
 8001e98:	461a      	mov	r2, r3
 8001e9a:	492b      	ldr	r1, [pc, #172]	; (8001f48 <schedulerinit+0x180>)
 8001e9c:	482b      	ldr	r0, [pc, #172]	; (8001f4c <schedulerinit+0x184>)
 8001e9e:	f00b fe6f 	bl	800db80 <siprintf>
	if (DEBUG_PRINT == 1) printf("saving %s ...",LOG_NAME);

	SD_state = init_file(FILE_NAME, LOG_NAME);
 8001ea2:	492a      	ldr	r1, [pc, #168]	; (8001f4c <schedulerinit+0x184>)
 8001ea4:	4827      	ldr	r0, [pc, #156]	; (8001f44 <schedulerinit+0x17c>)
 8001ea6:	f7ff fa99 	bl	80013dc <init_file>
 8001eaa:	4603      	mov	r3, r0
 8001eac:	461a      	mov	r2, r3
 8001eae:	4b22      	ldr	r3, [pc, #136]	; (8001f38 <schedulerinit+0x170>)
 8001eb0:	701a      	strb	r2, [r3, #0]

	if (SD_state == 0){
 8001eb2:	4b21      	ldr	r3, [pc, #132]	; (8001f38 <schedulerinit+0x170>)
 8001eb4:	781b      	ldrb	r3, [r3, #0]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d103      	bne.n	8001ec2 <schedulerinit+0xfa>
		turn_off(&SAVE);
 8001eba:	481b      	ldr	r0, [pc, #108]	; (8001f28 <schedulerinit+0x160>)
 8001ebc:	f001 fc1e 	bl	80036fc <turn_off>
 8001ec0:	e00b      	b.n	8001eda <schedulerinit+0x112>
	} else {
		turn_on(&RDY);
 8001ec2:	481e      	ldr	r0, [pc, #120]	; (8001f3c <schedulerinit+0x174>)
 8001ec4:	f001 fc0a 	bl	80036dc <turn_on>
		HAL_Delay(100);
 8001ec8:	2064      	movs	r0, #100	; 0x64
 8001eca:	f002 f95b 	bl	8004184 <HAL_Delay>
		turn_off(&RDY);
 8001ece:	481b      	ldr	r0, [pc, #108]	; (8001f3c <schedulerinit+0x174>)
 8001ed0:	f001 fc14 	bl	80036fc <turn_off>
		HAL_Delay(100);
 8001ed4:	2064      	movs	r0, #100	; 0x64
 8001ed6:	f002 f955 	bl	8004184 <HAL_Delay>
	}
	turn_on(&RDY);
 8001eda:	4818      	ldr	r0, [pc, #96]	; (8001f3c <schedulerinit+0x174>)
 8001edc:	f001 fbfe 	bl	80036dc <turn_on>
	HAL_Delay(1000);
 8001ee0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001ee4:	f002 f94e 	bl	8004184 <HAL_Delay>

	bufclear(buffer);
 8001ee8:	4819      	ldr	r0, [pc, #100]	; (8001f50 <schedulerinit+0x188>)
 8001eea:	f7ff f9a3 	bl	8001234 <bufclear>
	sprintf(buffer, "%ld, SCHEDULER INIT OK, - \n", HAL_GetTick());
 8001eee:	f002 f93d 	bl	800416c <HAL_GetTick>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	461a      	mov	r2, r3
 8001ef6:	4917      	ldr	r1, [pc, #92]	; (8001f54 <schedulerinit+0x18c>)
 8001ef8:	4815      	ldr	r0, [pc, #84]	; (8001f50 <schedulerinit+0x188>)
 8001efa:	f00b fe41 	bl	800db80 <siprintf>
	log_to_SD(LOG_NAME, buffer);
 8001efe:	4914      	ldr	r1, [pc, #80]	; (8001f50 <schedulerinit+0x188>)
 8001f00:	4812      	ldr	r0, [pc, #72]	; (8001f4c <schedulerinit+0x184>)
 8001f02:	f7ff fb4b 	bl	800159c <log_to_SD>

}
 8001f06:	bf00      	nop
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	200000a0 	.word	0x200000a0
 8001f10:	200000c0 	.word	0x200000c0
 8001f14:	20000100 	.word	0x20000100
 8001f18:	200000e0 	.word	0x200000e0
 8001f1c:	200000f0 	.word	0x200000f0
 8001f20:	20000110 	.word	0x20000110
 8001f24:	20000080 	.word	0x20000080
 8001f28:	20000088 	.word	0x20000088
 8001f2c:	20000090 	.word	0x20000090
 8001f30:	2000035e 	.word	0x2000035e
 8001f34:	2000035c 	.word	0x2000035c
 8001f38:	20000360 	.word	0x20000360
 8001f3c:	20000098 	.word	0x20000098
 8001f40:	0800fdc0 	.word	0x0800fdc0
 8001f44:	20003a84 	.word	0x20003a84
 8001f48:	0800fdcc 	.word	0x0800fdcc
 8001f4c:	200035cc 	.word	0x200035cc
 8001f50:	2000360c 	.word	0x2000360c
 8001f54:	0800fdd8 	.word	0x0800fdd8

08001f58 <scheduler>:

void scheduler (){
 8001f58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001f5c:	f5ad 7d03 	sub.w	sp, sp, #524	; 0x20c
 8001f60:	af44      	add	r7, sp, #272	; 0x110

	tick = HAL_GetTick();
 8001f62:	f002 f903 	bl	800416c <HAL_GetTick>
 8001f66:	4602      	mov	r2, r0
 8001f68:	4b36      	ldr	r3, [pc, #216]	; (8002044 <scheduler+0xec>)
 8001f6a:	601a      	str	r2, [r3, #0]

	// TASK LED
	if(tick >= getNextExecution(&RDY_TASK)){
 8001f6c:	4836      	ldr	r0, [pc, #216]	; (8002048 <scheduler+0xf0>)
 8001f6e:	f000 fb05 	bl	800257c <getNextExecution>
 8001f72:	4602      	mov	r2, r0
 8001f74:	4b33      	ldr	r3, [pc, #204]	; (8002044 <scheduler+0xec>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	429a      	cmp	r2, r3
 8001f7a:	d806      	bhi.n	8001f8a <scheduler+0x32>
		RDY_TASK.last_call = tick;
 8001f7c:	4b31      	ldr	r3, [pc, #196]	; (8002044 <scheduler+0xec>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4a31      	ldr	r2, [pc, #196]	; (8002048 <scheduler+0xf0>)
 8001f82:	6013      	str	r3, [r2, #0]
		toggle(&RDY);
 8001f84:	4831      	ldr	r0, [pc, #196]	; (800204c <scheduler+0xf4>)
 8001f86:	f001 fb99 	bl	80036bc <toggle>
	}
	if(tick >= getNextExecution(&SAVE_TASK)){
 8001f8a:	4831      	ldr	r0, [pc, #196]	; (8002050 <scheduler+0xf8>)
 8001f8c:	f000 faf6 	bl	800257c <getNextExecution>
 8001f90:	4602      	mov	r2, r0
 8001f92:	4b2c      	ldr	r3, [pc, #176]	; (8002044 <scheduler+0xec>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	429a      	cmp	r2, r3
 8001f98:	d806      	bhi.n	8001fa8 <scheduler+0x50>
		SAVE_TASK.last_call = tick;
 8001f9a:	4b2a      	ldr	r3, [pc, #168]	; (8002044 <scheduler+0xec>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	4a2c      	ldr	r2, [pc, #176]	; (8002050 <scheduler+0xf8>)
 8001fa0:	6013      	str	r3, [r2, #0]
		toggle(&SAVE);
 8001fa2:	482c      	ldr	r0, [pc, #176]	; (8002054 <scheduler+0xfc>)
 8001fa4:	f001 fb8a 	bl	80036bc <toggle>
	}
	if(tick >= getNextExecution(&STAT_TASK)){
 8001fa8:	482b      	ldr	r0, [pc, #172]	; (8002058 <scheduler+0x100>)
 8001faa:	f000 fae7 	bl	800257c <getNextExecution>
 8001fae:	4602      	mov	r2, r0
 8001fb0:	4b24      	ldr	r3, [pc, #144]	; (8002044 <scheduler+0xec>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	429a      	cmp	r2, r3
 8001fb6:	d806      	bhi.n	8001fc6 <scheduler+0x6e>
		STAT_TASK.last_call = tick;
 8001fb8:	4b22      	ldr	r3, [pc, #136]	; (8002044 <scheduler+0xec>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	4a26      	ldr	r2, [pc, #152]	; (8002058 <scheduler+0x100>)
 8001fbe:	6013      	str	r3, [r2, #0]
		toggle(&STAT);
 8001fc0:	4826      	ldr	r0, [pc, #152]	; (800205c <scheduler+0x104>)
 8001fc2:	f001 fb7b 	bl	80036bc <toggle>
	}
	if(tick >= getNextExecution(&PRGM_TASK)){
 8001fc6:	4826      	ldr	r0, [pc, #152]	; (8002060 <scheduler+0x108>)
 8001fc8:	f000 fad8 	bl	800257c <getNextExecution>
 8001fcc:	4602      	mov	r2, r0
 8001fce:	4b1d      	ldr	r3, [pc, #116]	; (8002044 <scheduler+0xec>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	429a      	cmp	r2, r3
 8001fd4:	d806      	bhi.n	8001fe4 <scheduler+0x8c>
		PRGM_TASK.last_call = tick;
 8001fd6:	4b1b      	ldr	r3, [pc, #108]	; (8002044 <scheduler+0xec>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	4a21      	ldr	r2, [pc, #132]	; (8002060 <scheduler+0x108>)
 8001fdc:	6013      	str	r3, [r2, #0]
		toggle(&PRGM);
 8001fde:	4821      	ldr	r0, [pc, #132]	; (8002064 <scheduler+0x10c>)
 8001fe0:	f001 fb6c 	bl	80036bc <toggle>
	}


	// TASK SHT
	if(tick >= getNextExecution(&SHT_TASK)){
 8001fe4:	4820      	ldr	r0, [pc, #128]	; (8002068 <scheduler+0x110>)
 8001fe6:	f000 fac9 	bl	800257c <getNextExecution>
 8001fea:	4602      	mov	r2, r0
 8001fec:	4b15      	ldr	r3, [pc, #84]	; (8002044 <scheduler+0xec>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	429a      	cmp	r2, r3
 8001ff2:	d808      	bhi.n	8002006 <scheduler+0xae>
		SHT_TASK.last_call = tick;
 8001ff4:	4b13      	ldr	r3, [pc, #76]	; (8002044 <scheduler+0xec>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	4a1b      	ldr	r2, [pc, #108]	; (8002068 <scheduler+0x110>)
 8001ffa:	6013      	str	r3, [r2, #0]
		sht31_read(&TEMP, t_val, t_buf);
 8001ffc:	4a1b      	ldr	r2, [pc, #108]	; (800206c <scheduler+0x114>)
 8001ffe:	491c      	ldr	r1, [pc, #112]	; (8002070 <scheduler+0x118>)
 8002000:	481c      	ldr	r0, [pc, #112]	; (8002074 <scheduler+0x11c>)
 8002002:	f001 ff89 	bl	8003f18 <sht31_read>
	}

	// TASK BARO
	if(tick >= getNextExecution(&BARO_TASK)){
 8002006:	481c      	ldr	r0, [pc, #112]	; (8002078 <scheduler+0x120>)
 8002008:	f000 fab8 	bl	800257c <getNextExecution>
 800200c:	4602      	mov	r2, r0
 800200e:	4b0d      	ldr	r3, [pc, #52]	; (8002044 <scheduler+0xec>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	429a      	cmp	r2, r3
 8002014:	d854      	bhi.n	80020c0 <scheduler+0x168>

		switch(BARO_TASK.stage){
 8002016:	4b18      	ldr	r3, [pc, #96]	; (8002078 <scheduler+0x120>)
 8002018:	7a1b      	ldrb	r3, [r3, #8]
 800201a:	2b00      	cmp	r3, #0
 800201c:	d002      	beq.n	8002024 <scheduler+0xcc>
 800201e:	2b01      	cmp	r3, #1
 8002020:	d034      	beq.n	800208c <scheduler+0x134>
 8002022:	e04d      	b.n	80020c0 <scheduler+0x168>
			case MS_TEMPERATURE_REQ:
				ms5607_prep_pressure(&BARO1, raw_data1);
 8002024:	4915      	ldr	r1, [pc, #84]	; (800207c <scheduler+0x124>)
 8002026:	4816      	ldr	r0, [pc, #88]	; (8002080 <scheduler+0x128>)
 8002028:	f001 fc26 	bl	8003878 <ms5607_prep_pressure>
				ms5607_prep_pressure(&BARO2, raw_data2);
 800202c:	4915      	ldr	r1, [pc, #84]	; (8002084 <scheduler+0x12c>)
 800202e:	4816      	ldr	r0, [pc, #88]	; (8002088 <scheduler+0x130>)
 8002030:	f001 fc22 	bl	8003878 <ms5607_prep_pressure>
				BARO_TASK.last_call = tick;
 8002034:	4b03      	ldr	r3, [pc, #12]	; (8002044 <scheduler+0xec>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	4a0f      	ldr	r2, [pc, #60]	; (8002078 <scheduler+0x120>)
 800203a:	6013      	str	r3, [r2, #0]
				BARO_TASK.stage = MS_PRESSURE_REQ;
 800203c:	4b0e      	ldr	r3, [pc, #56]	; (8002078 <scheduler+0x120>)
 800203e:	2201      	movs	r2, #1
 8002040:	721a      	strb	r2, [r3, #8]
				break;
 8002042:	e03d      	b.n	80020c0 <scheduler+0x168>
 8002044:	20003a0c 	.word	0x20003a0c
 8002048:	20000040 	.word	0x20000040
 800204c:	20000098 	.word	0x20000098
 8002050:	20000060 	.word	0x20000060
 8002054:	20000088 	.word	0x20000088
 8002058:	20000050 	.word	0x20000050
 800205c:	20000080 	.word	0x20000080
 8002060:	20000070 	.word	0x20000070
 8002064:	20000090 	.word	0x20000090
 8002068:	20000010 	.word	0x20000010
 800206c:	20003604 	.word	0x20003604
 8002070:	20003a44 	.word	0x20003a44
 8002074:	20000100 	.word	0x20000100
 8002078:	20000000 	.word	0x20000000
 800207c:	20003a14 	.word	0x20003a14
 8002080:	200000a0 	.word	0x200000a0
 8002084:	200035c8 	.word	0x200035c8
 8002088:	200000c0 	.word	0x200000c0
			case MS_PRESSURE_REQ:
				ms5607_read_pressure(&BARO1, raw_data1);
 800208c:	4995      	ldr	r1, [pc, #596]	; (80022e4 <scheduler+0x38c>)
 800208e:	4896      	ldr	r0, [pc, #600]	; (80022e8 <scheduler+0x390>)
 8002090:	f001 fc3b 	bl	800390a <ms5607_read_pressure>
				ms5607_read_pressure(&BARO2, raw_data2);
 8002094:	4995      	ldr	r1, [pc, #596]	; (80022ec <scheduler+0x394>)
 8002096:	4896      	ldr	r0, [pc, #600]	; (80022f0 <scheduler+0x398>)
 8002098:	f001 fc37 	bl	800390a <ms5607_read_pressure>
				BARO_TASK.last_call = tick;
 800209c:	4b95      	ldr	r3, [pc, #596]	; (80022f4 <scheduler+0x39c>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	4a95      	ldr	r2, [pc, #596]	; (80022f8 <scheduler+0x3a0>)
 80020a2:	6013      	str	r3, [r2, #0]
				ms5607_convert(&BARO1, &p1, &t_p1);
 80020a4:	4a95      	ldr	r2, [pc, #596]	; (80022fc <scheduler+0x3a4>)
 80020a6:	4996      	ldr	r1, [pc, #600]	; (8002300 <scheduler+0x3a8>)
 80020a8:	488f      	ldr	r0, [pc, #572]	; (80022e8 <scheduler+0x390>)
 80020aa:	f001 fc79 	bl	80039a0 <ms5607_convert>
				ms5607_convert(&BARO2, &p2, &t_p2);
 80020ae:	4a95      	ldr	r2, [pc, #596]	; (8002304 <scheduler+0x3ac>)
 80020b0:	4995      	ldr	r1, [pc, #596]	; (8002308 <scheduler+0x3b0>)
 80020b2:	488f      	ldr	r0, [pc, #572]	; (80022f0 <scheduler+0x398>)
 80020b4:	f001 fc74 	bl	80039a0 <ms5607_convert>
				BARO_TASK.stage = MS_TEMPERATURE_REQ;
 80020b8:	4b8f      	ldr	r3, [pc, #572]	; (80022f8 <scheduler+0x3a0>)
 80020ba:	2200      	movs	r2, #0
 80020bc:	721a      	strb	r2, [r3, #8]
				break;
 80020be:	bf00      	nop
		}
	}

	// TASK IMU

	if(tick >= getNextExecution(&IMU_TASK)){
 80020c0:	4892      	ldr	r0, [pc, #584]	; (800230c <scheduler+0x3b4>)
 80020c2:	f000 fa5b 	bl	800257c <getNextExecution>
 80020c6:	4602      	mov	r2, r0
 80020c8:	4b8a      	ldr	r3, [pc, #552]	; (80022f4 <scheduler+0x39c>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	429a      	cmp	r2, r3
 80020ce:	d80b      	bhi.n	80020e8 <scheduler+0x190>
		IMU_TASK.last_call = tick;
 80020d0:	4b88      	ldr	r3, [pc, #544]	; (80022f4 <scheduler+0x39c>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	4a8d      	ldr	r2, [pc, #564]	; (800230c <scheduler+0x3b4>)
 80020d6:	6013      	str	r3, [r2, #0]
		//icm20601_read_data_raw(&IMU1, accel1_raw_buf);
		//icm20601_convert_data(&IMU1, accel1_val, accel1_raw_buf);
		icm20601_read_data(&IMU1, accel1_val);
 80020d8:	498d      	ldr	r1, [pc, #564]	; (8002310 <scheduler+0x3b8>)
 80020da:	488e      	ldr	r0, [pc, #568]	; (8002314 <scheduler+0x3bc>)
 80020dc:	f001 fa18 	bl	8003510 <icm20601_read_data>

		//icm20601_read_data_raw(&IMU2, accel2_raw_buf);
		//icm20601_convert_data(&IMU2, accel2_val, accel2_raw_buf);
		icm20601_read_data(&IMU2, accel2_val);
 80020e0:	498d      	ldr	r1, [pc, #564]	; (8002318 <scheduler+0x3c0>)
 80020e2:	488e      	ldr	r0, [pc, #568]	; (800231c <scheduler+0x3c4>)
 80020e4:	f001 fa14 	bl	8003510 <icm20601_read_data>
	}

	// TASK SHOCK ACCEL

	if(tick >= getNextExecution(&ACCEL_TASK)){
 80020e8:	488d      	ldr	r0, [pc, #564]	; (8002320 <scheduler+0x3c8>)
 80020ea:	f000 fa47 	bl	800257c <getNextExecution>
 80020ee:	4602      	mov	r2, r0
 80020f0:	4b80      	ldr	r3, [pc, #512]	; (80022f4 <scheduler+0x39c>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	429a      	cmp	r2, r3
 80020f6:	d80b      	bhi.n	8002110 <scheduler+0x1b8>
		ACCEL_TASK.last_call = tick;
 80020f8:	4b7e      	ldr	r3, [pc, #504]	; (80022f4 <scheduler+0x39c>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4a88      	ldr	r2, [pc, #544]	; (8002320 <scheduler+0x3c8>)
 80020fe:	6013      	str	r3, [r2, #0]
		h3l_read_raw(&ACCEL, accel_raw);
 8002100:	4988      	ldr	r1, [pc, #544]	; (8002324 <scheduler+0x3cc>)
 8002102:	4889      	ldr	r0, [pc, #548]	; (8002328 <scheduler+0x3d0>)
 8002104:	f000 fde2 	bl	8002ccc <h3l_read_raw>
		h3l_convert(&ACCEL, accel);
 8002108:	4988      	ldr	r1, [pc, #544]	; (800232c <scheduler+0x3d4>)
 800210a:	4887      	ldr	r0, [pc, #540]	; (8002328 <scheduler+0x3d0>)
 800210c:	f000 fedc 	bl	8002ec8 <h3l_convert>
	}

	// TASK ADC
	if(tick >= getNextExecution(&ADC_TASK)){
 8002110:	4887      	ldr	r0, [pc, #540]	; (8002330 <scheduler+0x3d8>)
 8002112:	f000 fa33 	bl	800257c <getNextExecution>
 8002116:	4602      	mov	r2, r0
 8002118:	4b76      	ldr	r3, [pc, #472]	; (80022f4 <scheduler+0x39c>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	429a      	cmp	r2, r3
 800211e:	d826      	bhi.n	800216e <scheduler+0x216>
		ADC_TASK.last_call = tick;
 8002120:	4b74      	ldr	r3, [pc, #464]	; (80022f4 <scheduler+0x39c>)
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4a82      	ldr	r2, [pc, #520]	; (8002330 <scheduler+0x3d8>)
 8002126:	6013      	str	r3, [r2, #0]
		read_ADC(adc_dat);
 8002128:	4882      	ldr	r0, [pc, #520]	; (8002334 <scheduler+0x3dc>)
 800212a:	f7fe ff61 	bl	8000ff0 <read_ADC>
		if (DEBUG_PRINT == 1) printf("4 %4.2f V \n", adc_dat[3]);
		if (DEBUG_PRINT == 1) printf("5 %4.2f V \n", adc_dat[4]);
		if (DEBUG_PRINT == 1) printf("6 %4.2f V \n", adc_dat[5]);
		if (DEBUG_PRINT == 1) printf("7 %4.2f V \n", adc_dat[6]);
		if (DEBUG_PRINT == 1) printf("8 %4.2f C \n", adc_dat[7]);
		V_TD1 = adc_dat[0];
 800212e:	4b81      	ldr	r3, [pc, #516]	; (8002334 <scheduler+0x3dc>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	4a81      	ldr	r2, [pc, #516]	; (8002338 <scheduler+0x3e0>)
 8002134:	6013      	str	r3, [r2, #0]
		V_TD2 = adc_dat[1];
 8002136:	4b7f      	ldr	r3, [pc, #508]	; (8002334 <scheduler+0x3dc>)
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	4a80      	ldr	r2, [pc, #512]	; (800233c <scheduler+0x3e4>)
 800213c:	6013      	str	r3, [r2, #0]
		V_LDR = adc_dat[2];
 800213e:	4b7d      	ldr	r3, [pc, #500]	; (8002334 <scheduler+0x3dc>)
 8002140:	689b      	ldr	r3, [r3, #8]
 8002142:	4a7f      	ldr	r2, [pc, #508]	; (8002340 <scheduler+0x3e8>)
 8002144:	6013      	str	r3, [r2, #0]
		I_BAT1 = adc_dat[3];
 8002146:	4b7b      	ldr	r3, [pc, #492]	; (8002334 <scheduler+0x3dc>)
 8002148:	68db      	ldr	r3, [r3, #12]
 800214a:	4a7e      	ldr	r2, [pc, #504]	; (8002344 <scheduler+0x3ec>)
 800214c:	6013      	str	r3, [r2, #0]
		I_BAT2 = adc_dat[4];
 800214e:	4b79      	ldr	r3, [pc, #484]	; (8002334 <scheduler+0x3dc>)
 8002150:	691b      	ldr	r3, [r3, #16]
 8002152:	4a7d      	ldr	r2, [pc, #500]	; (8002348 <scheduler+0x3f0>)
 8002154:	6013      	str	r3, [r2, #0]
		V_BAT1 = adc_dat[5];
 8002156:	4b77      	ldr	r3, [pc, #476]	; (8002334 <scheduler+0x3dc>)
 8002158:	695b      	ldr	r3, [r3, #20]
 800215a:	4a7c      	ldr	r2, [pc, #496]	; (800234c <scheduler+0x3f4>)
 800215c:	6013      	str	r3, [r2, #0]
		V_BAT2 = adc_dat[6];
 800215e:	4b75      	ldr	r3, [pc, #468]	; (8002334 <scheduler+0x3dc>)
 8002160:	699b      	ldr	r3, [r3, #24]
 8002162:	4a7b      	ldr	r2, [pc, #492]	; (8002350 <scheduler+0x3f8>)
 8002164:	6013      	str	r3, [r2, #0]
		t_cpu = adc_dat[7];
 8002166:	4b73      	ldr	r3, [pc, #460]	; (8002334 <scheduler+0x3dc>)
 8002168:	69db      	ldr	r3, [r3, #28]
 800216a:	4a7a      	ldr	r2, [pc, #488]	; (8002354 <scheduler+0x3fc>)
 800216c:	6013      	str	r3, [r2, #0]
	}

	// TASK STATE ESTIMATION

	if(tick >= getNextExecution(&STATE_EST_TASK)){
 800216e:	487a      	ldr	r0, [pc, #488]	; (8002358 <scheduler+0x400>)
 8002170:	f000 fa04 	bl	800257c <getNextExecution>
 8002174:	4602      	mov	r2, r0
 8002176:	4b5f      	ldr	r3, [pc, #380]	; (80022f4 <scheduler+0x39c>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	429a      	cmp	r2, r3
 800217c:	d803      	bhi.n	8002186 <scheduler+0x22e>
		STATE_EST_TASK.last_call = tick;
 800217e:	4b5d      	ldr	r3, [pc, #372]	; (80022f4 <scheduler+0x39c>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	4a75      	ldr	r2, [pc, #468]	; (8002358 <scheduler+0x400>)
 8002184:	6013      	str	r3, [r2, #0]
		// .........

	}

	// TASK LOGGING
	if(tick >= getNextExecution(&LOG_TASK)){
 8002186:	4875      	ldr	r0, [pc, #468]	; (800235c <scheduler+0x404>)
 8002188:	f000 f9f8 	bl	800257c <getNextExecution>
 800218c:	4602      	mov	r2, r0
 800218e:	4b59      	ldr	r3, [pc, #356]	; (80022f4 <scheduler+0x39c>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	429a      	cmp	r2, r3
 8002194:	f200 81d4 	bhi.w	8002540 <scheduler+0x5e8>
		LOG_TASK.last_call = tick;
 8002198:	4b56      	ldr	r3, [pc, #344]	; (80022f4 <scheduler+0x39c>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4a6f      	ldr	r2, [pc, #444]	; (800235c <scheduler+0x404>)
 800219e:	6013      	str	r3, [r2, #0]
		sprintf(buffer,"%ld, %d ,%d, %d, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f\n",
 80021a0:	4b54      	ldr	r3, [pc, #336]	; (80022f4 <scheduler+0x39c>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80021a8:	4b6d      	ldr	r3, [pc, #436]	; (8002360 <scheduler+0x408>)
 80021aa:	781b      	ldrb	r3, [r3, #0]
 80021ac:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80021b0:	4b6c      	ldr	r3, [pc, #432]	; (8002364 <scheduler+0x40c>)
 80021b2:	781b      	ldrb	r3, [r3, #0]
 80021b4:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80021b8:	4b6b      	ldr	r3, [pc, #428]	; (8002368 <scheduler+0x410>)
 80021ba:	781b      	ldrb	r3, [r3, #0]
 80021bc:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80021c0:	4b6a      	ldr	r3, [pc, #424]	; (800236c <scheduler+0x414>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4618      	mov	r0, r3
 80021c6:	f7fe f9bf 	bl	8000548 <__aeabi_f2d>
 80021ca:	e9c7 0138 	strd	r0, r1, [r7, #224]	; 0xe0
 80021ce:	4b68      	ldr	r3, [pc, #416]	; (8002370 <scheduler+0x418>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	4618      	mov	r0, r3
 80021d4:	f7fe f9b8 	bl	8000548 <__aeabi_f2d>
 80021d8:	e9c7 0136 	strd	r0, r1, [r7, #216]	; 0xd8
				tick,armed,event,flight_phase, alt, velocity, t_val[1],t_val[0],t_cpu,t_p1,t_p2,accel1_val[0],accel2_val[0],p1,p2,accel1_val[1],accel1_val[2],accel1_val[3],accel1_val[4],accel1_val[5],accel1_val[6],accel2_val[1],accel2_val[2],accel2_val[3],accel2_val[4],accel2_val[5],accel2_val[6],accel[0],accel[1],accel[2],I_BAT1,I_BAT2,V_BAT1,V_BAT2,V_LDR,V_TD1,V_TD2);
 80021dc:	4b65      	ldr	r3, [pc, #404]	; (8002374 <scheduler+0x41c>)
 80021de:	685b      	ldr	r3, [r3, #4]
		sprintf(buffer,"%ld, %d ,%d, %d, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f\n",
 80021e0:	4618      	mov	r0, r3
 80021e2:	f7fe f9b1 	bl	8000548 <__aeabi_f2d>
 80021e6:	e9c7 0134 	strd	r0, r1, [r7, #208]	; 0xd0
				tick,armed,event,flight_phase, alt, velocity, t_val[1],t_val[0],t_cpu,t_p1,t_p2,accel1_val[0],accel2_val[0],p1,p2,accel1_val[1],accel1_val[2],accel1_val[3],accel1_val[4],accel1_val[5],accel1_val[6],accel2_val[1],accel2_val[2],accel2_val[3],accel2_val[4],accel2_val[5],accel2_val[6],accel[0],accel[1],accel[2],I_BAT1,I_BAT2,V_BAT1,V_BAT2,V_LDR,V_TD1,V_TD2);
 80021ea:	4b62      	ldr	r3, [pc, #392]	; (8002374 <scheduler+0x41c>)
 80021ec:	681b      	ldr	r3, [r3, #0]
		sprintf(buffer,"%ld, %d ,%d, %d, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f\n",
 80021ee:	4618      	mov	r0, r3
 80021f0:	f7fe f9aa 	bl	8000548 <__aeabi_f2d>
 80021f4:	e9c7 0132 	strd	r0, r1, [r7, #200]	; 0xc8
 80021f8:	4b56      	ldr	r3, [pc, #344]	; (8002354 <scheduler+0x3fc>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4618      	mov	r0, r3
 80021fe:	f7fe f9a3 	bl	8000548 <__aeabi_f2d>
 8002202:	e9c7 0130 	strd	r0, r1, [r7, #192]	; 0xc0
 8002206:	4b3d      	ldr	r3, [pc, #244]	; (80022fc <scheduler+0x3a4>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	4618      	mov	r0, r3
 800220c:	f7fe f99c 	bl	8000548 <__aeabi_f2d>
 8002210:	e9c7 012e 	strd	r0, r1, [r7, #184]	; 0xb8
 8002214:	4b3b      	ldr	r3, [pc, #236]	; (8002304 <scheduler+0x3ac>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	4618      	mov	r0, r3
 800221a:	f7fe f995 	bl	8000548 <__aeabi_f2d>
 800221e:	e9c7 012c 	strd	r0, r1, [r7, #176]	; 0xb0
				tick,armed,event,flight_phase, alt, velocity, t_val[1],t_val[0],t_cpu,t_p1,t_p2,accel1_val[0],accel2_val[0],p1,p2,accel1_val[1],accel1_val[2],accel1_val[3],accel1_val[4],accel1_val[5],accel1_val[6],accel2_val[1],accel2_val[2],accel2_val[3],accel2_val[4],accel2_val[5],accel2_val[6],accel[0],accel[1],accel[2],I_BAT1,I_BAT2,V_BAT1,V_BAT2,V_LDR,V_TD1,V_TD2);
 8002222:	4b3b      	ldr	r3, [pc, #236]	; (8002310 <scheduler+0x3b8>)
 8002224:	681b      	ldr	r3, [r3, #0]
		sprintf(buffer,"%ld, %d ,%d, %d, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f\n",
 8002226:	4618      	mov	r0, r3
 8002228:	f7fe f98e 	bl	8000548 <__aeabi_f2d>
 800222c:	e9c7 012a 	strd	r0, r1, [r7, #168]	; 0xa8
				tick,armed,event,flight_phase, alt, velocity, t_val[1],t_val[0],t_cpu,t_p1,t_p2,accel1_val[0],accel2_val[0],p1,p2,accel1_val[1],accel1_val[2],accel1_val[3],accel1_val[4],accel1_val[5],accel1_val[6],accel2_val[1],accel2_val[2],accel2_val[3],accel2_val[4],accel2_val[5],accel2_val[6],accel[0],accel[1],accel[2],I_BAT1,I_BAT2,V_BAT1,V_BAT2,V_LDR,V_TD1,V_TD2);
 8002230:	4b39      	ldr	r3, [pc, #228]	; (8002318 <scheduler+0x3c0>)
 8002232:	681b      	ldr	r3, [r3, #0]
		sprintf(buffer,"%ld, %d ,%d, %d, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f\n",
 8002234:	4618      	mov	r0, r3
 8002236:	f7fe f987 	bl	8000548 <__aeabi_f2d>
 800223a:	e9c7 0128 	strd	r0, r1, [r7, #160]	; 0xa0
 800223e:	4b30      	ldr	r3, [pc, #192]	; (8002300 <scheduler+0x3a8>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	4618      	mov	r0, r3
 8002244:	f7fe f980 	bl	8000548 <__aeabi_f2d>
 8002248:	e9c7 0126 	strd	r0, r1, [r7, #152]	; 0x98
 800224c:	4b2e      	ldr	r3, [pc, #184]	; (8002308 <scheduler+0x3b0>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	4618      	mov	r0, r3
 8002252:	f7fe f979 	bl	8000548 <__aeabi_f2d>
 8002256:	e9c7 0124 	strd	r0, r1, [r7, #144]	; 0x90
				tick,armed,event,flight_phase, alt, velocity, t_val[1],t_val[0],t_cpu,t_p1,t_p2,accel1_val[0],accel2_val[0],p1,p2,accel1_val[1],accel1_val[2],accel1_val[3],accel1_val[4],accel1_val[5],accel1_val[6],accel2_val[1],accel2_val[2],accel2_val[3],accel2_val[4],accel2_val[5],accel2_val[6],accel[0],accel[1],accel[2],I_BAT1,I_BAT2,V_BAT1,V_BAT2,V_LDR,V_TD1,V_TD2);
 800225a:	4b2d      	ldr	r3, [pc, #180]	; (8002310 <scheduler+0x3b8>)
 800225c:	685b      	ldr	r3, [r3, #4]
		sprintf(buffer,"%ld, %d ,%d, %d, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f\n",
 800225e:	4618      	mov	r0, r3
 8002260:	f7fe f972 	bl	8000548 <__aeabi_f2d>
 8002264:	e9c7 0122 	strd	r0, r1, [r7, #136]	; 0x88
				tick,armed,event,flight_phase, alt, velocity, t_val[1],t_val[0],t_cpu,t_p1,t_p2,accel1_val[0],accel2_val[0],p1,p2,accel1_val[1],accel1_val[2],accel1_val[3],accel1_val[4],accel1_val[5],accel1_val[6],accel2_val[1],accel2_val[2],accel2_val[3],accel2_val[4],accel2_val[5],accel2_val[6],accel[0],accel[1],accel[2],I_BAT1,I_BAT2,V_BAT1,V_BAT2,V_LDR,V_TD1,V_TD2);
 8002268:	4b29      	ldr	r3, [pc, #164]	; (8002310 <scheduler+0x3b8>)
 800226a:	689b      	ldr	r3, [r3, #8]
		sprintf(buffer,"%ld, %d ,%d, %d, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f\n",
 800226c:	4618      	mov	r0, r3
 800226e:	f7fe f96b 	bl	8000548 <__aeabi_f2d>
 8002272:	e9c7 0120 	strd	r0, r1, [r7, #128]	; 0x80
				tick,armed,event,flight_phase, alt, velocity, t_val[1],t_val[0],t_cpu,t_p1,t_p2,accel1_val[0],accel2_val[0],p1,p2,accel1_val[1],accel1_val[2],accel1_val[3],accel1_val[4],accel1_val[5],accel1_val[6],accel2_val[1],accel2_val[2],accel2_val[3],accel2_val[4],accel2_val[5],accel2_val[6],accel[0],accel[1],accel[2],I_BAT1,I_BAT2,V_BAT1,V_BAT2,V_LDR,V_TD1,V_TD2);
 8002276:	4b26      	ldr	r3, [pc, #152]	; (8002310 <scheduler+0x3b8>)
 8002278:	68db      	ldr	r3, [r3, #12]
		sprintf(buffer,"%ld, %d ,%d, %d, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f\n",
 800227a:	4618      	mov	r0, r3
 800227c:	f7fe f964 	bl	8000548 <__aeabi_f2d>
 8002280:	e9c7 011e 	strd	r0, r1, [r7, #120]	; 0x78
				tick,armed,event,flight_phase, alt, velocity, t_val[1],t_val[0],t_cpu,t_p1,t_p2,accel1_val[0],accel2_val[0],p1,p2,accel1_val[1],accel1_val[2],accel1_val[3],accel1_val[4],accel1_val[5],accel1_val[6],accel2_val[1],accel2_val[2],accel2_val[3],accel2_val[4],accel2_val[5],accel2_val[6],accel[0],accel[1],accel[2],I_BAT1,I_BAT2,V_BAT1,V_BAT2,V_LDR,V_TD1,V_TD2);
 8002284:	4b22      	ldr	r3, [pc, #136]	; (8002310 <scheduler+0x3b8>)
 8002286:	691b      	ldr	r3, [r3, #16]
		sprintf(buffer,"%ld, %d ,%d, %d, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f\n",
 8002288:	4618      	mov	r0, r3
 800228a:	f7fe f95d 	bl	8000548 <__aeabi_f2d>
 800228e:	e9c7 011c 	strd	r0, r1, [r7, #112]	; 0x70
				tick,armed,event,flight_phase, alt, velocity, t_val[1],t_val[0],t_cpu,t_p1,t_p2,accel1_val[0],accel2_val[0],p1,p2,accel1_val[1],accel1_val[2],accel1_val[3],accel1_val[4],accel1_val[5],accel1_val[6],accel2_val[1],accel2_val[2],accel2_val[3],accel2_val[4],accel2_val[5],accel2_val[6],accel[0],accel[1],accel[2],I_BAT1,I_BAT2,V_BAT1,V_BAT2,V_LDR,V_TD1,V_TD2);
 8002292:	4b1f      	ldr	r3, [pc, #124]	; (8002310 <scheduler+0x3b8>)
 8002294:	695b      	ldr	r3, [r3, #20]
		sprintf(buffer,"%ld, %d ,%d, %d, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f\n",
 8002296:	4618      	mov	r0, r3
 8002298:	f7fe f956 	bl	8000548 <__aeabi_f2d>
 800229c:	e9c7 011a 	strd	r0, r1, [r7, #104]	; 0x68
				tick,armed,event,flight_phase, alt, velocity, t_val[1],t_val[0],t_cpu,t_p1,t_p2,accel1_val[0],accel2_val[0],p1,p2,accel1_val[1],accel1_val[2],accel1_val[3],accel1_val[4],accel1_val[5],accel1_val[6],accel2_val[1],accel2_val[2],accel2_val[3],accel2_val[4],accel2_val[5],accel2_val[6],accel[0],accel[1],accel[2],I_BAT1,I_BAT2,V_BAT1,V_BAT2,V_LDR,V_TD1,V_TD2);
 80022a0:	4b1b      	ldr	r3, [pc, #108]	; (8002310 <scheduler+0x3b8>)
 80022a2:	699b      	ldr	r3, [r3, #24]
		sprintf(buffer,"%ld, %d ,%d, %d, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f\n",
 80022a4:	4618      	mov	r0, r3
 80022a6:	f7fe f94f 	bl	8000548 <__aeabi_f2d>
 80022aa:	e9c7 0118 	strd	r0, r1, [r7, #96]	; 0x60
				tick,armed,event,flight_phase, alt, velocity, t_val[1],t_val[0],t_cpu,t_p1,t_p2,accel1_val[0],accel2_val[0],p1,p2,accel1_val[1],accel1_val[2],accel1_val[3],accel1_val[4],accel1_val[5],accel1_val[6],accel2_val[1],accel2_val[2],accel2_val[3],accel2_val[4],accel2_val[5],accel2_val[6],accel[0],accel[1],accel[2],I_BAT1,I_BAT2,V_BAT1,V_BAT2,V_LDR,V_TD1,V_TD2);
 80022ae:	4b1a      	ldr	r3, [pc, #104]	; (8002318 <scheduler+0x3c0>)
 80022b0:	685b      	ldr	r3, [r3, #4]
		sprintf(buffer,"%ld, %d ,%d, %d, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f\n",
 80022b2:	4618      	mov	r0, r3
 80022b4:	f7fe f948 	bl	8000548 <__aeabi_f2d>
 80022b8:	e9c7 0116 	strd	r0, r1, [r7, #88]	; 0x58
				tick,armed,event,flight_phase, alt, velocity, t_val[1],t_val[0],t_cpu,t_p1,t_p2,accel1_val[0],accel2_val[0],p1,p2,accel1_val[1],accel1_val[2],accel1_val[3],accel1_val[4],accel1_val[5],accel1_val[6],accel2_val[1],accel2_val[2],accel2_val[3],accel2_val[4],accel2_val[5],accel2_val[6],accel[0],accel[1],accel[2],I_BAT1,I_BAT2,V_BAT1,V_BAT2,V_LDR,V_TD1,V_TD2);
 80022bc:	4b16      	ldr	r3, [pc, #88]	; (8002318 <scheduler+0x3c0>)
 80022be:	689b      	ldr	r3, [r3, #8]
		sprintf(buffer,"%ld, %d ,%d, %d, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f\n",
 80022c0:	4618      	mov	r0, r3
 80022c2:	f7fe f941 	bl	8000548 <__aeabi_f2d>
 80022c6:	e9c7 0114 	strd	r0, r1, [r7, #80]	; 0x50
				tick,armed,event,flight_phase, alt, velocity, t_val[1],t_val[0],t_cpu,t_p1,t_p2,accel1_val[0],accel2_val[0],p1,p2,accel1_val[1],accel1_val[2],accel1_val[3],accel1_val[4],accel1_val[5],accel1_val[6],accel2_val[1],accel2_val[2],accel2_val[3],accel2_val[4],accel2_val[5],accel2_val[6],accel[0],accel[1],accel[2],I_BAT1,I_BAT2,V_BAT1,V_BAT2,V_LDR,V_TD1,V_TD2);
 80022ca:	4b13      	ldr	r3, [pc, #76]	; (8002318 <scheduler+0x3c0>)
 80022cc:	68db      	ldr	r3, [r3, #12]
		sprintf(buffer,"%ld, %d ,%d, %d, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f\n",
 80022ce:	4618      	mov	r0, r3
 80022d0:	f7fe f93a 	bl	8000548 <__aeabi_f2d>
 80022d4:	e9c7 0112 	strd	r0, r1, [r7, #72]	; 0x48
				tick,armed,event,flight_phase, alt, velocity, t_val[1],t_val[0],t_cpu,t_p1,t_p2,accel1_val[0],accel2_val[0],p1,p2,accel1_val[1],accel1_val[2],accel1_val[3],accel1_val[4],accel1_val[5],accel1_val[6],accel2_val[1],accel2_val[2],accel2_val[3],accel2_val[4],accel2_val[5],accel2_val[6],accel[0],accel[1],accel[2],I_BAT1,I_BAT2,V_BAT1,V_BAT2,V_LDR,V_TD1,V_TD2);
 80022d8:	4b0f      	ldr	r3, [pc, #60]	; (8002318 <scheduler+0x3c0>)
 80022da:	691b      	ldr	r3, [r3, #16]
		sprintf(buffer,"%ld, %d ,%d, %d, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f\n",
 80022dc:	4618      	mov	r0, r3
 80022de:	f7fe f933 	bl	8000548 <__aeabi_f2d>
 80022e2:	e049      	b.n	8002378 <scheduler+0x420>
 80022e4:	20003a14 	.word	0x20003a14
 80022e8:	200000a0 	.word	0x200000a0
 80022ec:	200035c8 	.word	0x200035c8
 80022f0:	200000c0 	.word	0x200000c0
 80022f4:	20003a0c 	.word	0x20003a0c
 80022f8:	20000000 	.word	0x20000000
 80022fc:	20000354 	.word	0x20000354
 8002300:	2000034c 	.word	0x2000034c
 8002304:	20000358 	.word	0x20000358
 8002308:	20000350 	.word	0x20000350
 800230c:	2000031c 	.word	0x2000031c
 8002310:	20003a4c 	.word	0x20003a4c
 8002314:	200000e0 	.word	0x200000e0
 8002318:	20003a1c 	.word	0x20003a1c
 800231c:	200000f0 	.word	0x200000f0
 8002320:	2000032c 	.word	0x2000032c
 8002324:	200035d8 	.word	0x200035d8
 8002328:	20000110 	.word	0x20000110
 800232c:	200035f0 	.word	0x200035f0
 8002330:	20000020 	.word	0x20000020
 8002334:	20003a64 	.word	0x20003a64
 8002338:	200035ec 	.word	0x200035ec
 800233c:	200035fc 	.word	0x200035fc
 8002340:	20003a10 	.word	0x20003a10
 8002344:	20003600 	.word	0x20003600
 8002348:	20003a18 	.word	0x20003a18
 800234c:	20003a34 	.word	0x20003a34
 8002350:	20003608 	.word	0x20003608
 8002354:	200035c4 	.word	0x200035c4
 8002358:	20000030 	.word	0x20000030
 800235c:	2000033c 	.word	0x2000033c
 8002360:	20000361 	.word	0x20000361
 8002364:	20000362 	.word	0x20000362
 8002368:	20000363 	.word	0x20000363
 800236c:	20000364 	.word	0x20000364
 8002370:	20000368 	.word	0x20000368
 8002374:	20003a44 	.word	0x20003a44
 8002378:	e9c7 0110 	strd	r0, r1, [r7, #64]	; 0x40
				tick,armed,event,flight_phase, alt, velocity, t_val[1],t_val[0],t_cpu,t_p1,t_p2,accel1_val[0],accel2_val[0],p1,p2,accel1_val[1],accel1_val[2],accel1_val[3],accel1_val[4],accel1_val[5],accel1_val[6],accel2_val[1],accel2_val[2],accel2_val[3],accel2_val[4],accel2_val[5],accel2_val[6],accel[0],accel[1],accel[2],I_BAT1,I_BAT2,V_BAT1,V_BAT2,V_LDR,V_TD1,V_TD2);
 800237c:	4b73      	ldr	r3, [pc, #460]	; (800254c <scheduler+0x5f4>)
 800237e:	695b      	ldr	r3, [r3, #20]
		sprintf(buffer,"%ld, %d ,%d, %d, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f\n",
 8002380:	4618      	mov	r0, r3
 8002382:	f7fe f8e1 	bl	8000548 <__aeabi_f2d>
 8002386:	e9c7 010e 	strd	r0, r1, [r7, #56]	; 0x38
				tick,armed,event,flight_phase, alt, velocity, t_val[1],t_val[0],t_cpu,t_p1,t_p2,accel1_val[0],accel2_val[0],p1,p2,accel1_val[1],accel1_val[2],accel1_val[3],accel1_val[4],accel1_val[5],accel1_val[6],accel2_val[1],accel2_val[2],accel2_val[3],accel2_val[4],accel2_val[5],accel2_val[6],accel[0],accel[1],accel[2],I_BAT1,I_BAT2,V_BAT1,V_BAT2,V_LDR,V_TD1,V_TD2);
 800238a:	4b70      	ldr	r3, [pc, #448]	; (800254c <scheduler+0x5f4>)
 800238c:	699b      	ldr	r3, [r3, #24]
		sprintf(buffer,"%ld, %d ,%d, %d, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f\n",
 800238e:	4618      	mov	r0, r3
 8002390:	f7fe f8da 	bl	8000548 <__aeabi_f2d>
 8002394:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
				tick,armed,event,flight_phase, alt, velocity, t_val[1],t_val[0],t_cpu,t_p1,t_p2,accel1_val[0],accel2_val[0],p1,p2,accel1_val[1],accel1_val[2],accel1_val[3],accel1_val[4],accel1_val[5],accel1_val[6],accel2_val[1],accel2_val[2],accel2_val[3],accel2_val[4],accel2_val[5],accel2_val[6],accel[0],accel[1],accel[2],I_BAT1,I_BAT2,V_BAT1,V_BAT2,V_LDR,V_TD1,V_TD2);
 8002398:	4b6d      	ldr	r3, [pc, #436]	; (8002550 <scheduler+0x5f8>)
 800239a:	681b      	ldr	r3, [r3, #0]
		sprintf(buffer,"%ld, %d ,%d, %d, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f\n",
 800239c:	4618      	mov	r0, r3
 800239e:	f7fe f8d3 	bl	8000548 <__aeabi_f2d>
 80023a2:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
				tick,armed,event,flight_phase, alt, velocity, t_val[1],t_val[0],t_cpu,t_p1,t_p2,accel1_val[0],accel2_val[0],p1,p2,accel1_val[1],accel1_val[2],accel1_val[3],accel1_val[4],accel1_val[5],accel1_val[6],accel2_val[1],accel2_val[2],accel2_val[3],accel2_val[4],accel2_val[5],accel2_val[6],accel[0],accel[1],accel[2],I_BAT1,I_BAT2,V_BAT1,V_BAT2,V_LDR,V_TD1,V_TD2);
 80023a6:	4b6a      	ldr	r3, [pc, #424]	; (8002550 <scheduler+0x5f8>)
 80023a8:	685b      	ldr	r3, [r3, #4]
		sprintf(buffer,"%ld, %d ,%d, %d, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f\n",
 80023aa:	4618      	mov	r0, r3
 80023ac:	f7fe f8cc 	bl	8000548 <__aeabi_f2d>
 80023b0:	e9c7 0108 	strd	r0, r1, [r7, #32]
				tick,armed,event,flight_phase, alt, velocity, t_val[1],t_val[0],t_cpu,t_p1,t_p2,accel1_val[0],accel2_val[0],p1,p2,accel1_val[1],accel1_val[2],accel1_val[3],accel1_val[4],accel1_val[5],accel1_val[6],accel2_val[1],accel2_val[2],accel2_val[3],accel2_val[4],accel2_val[5],accel2_val[6],accel[0],accel[1],accel[2],I_BAT1,I_BAT2,V_BAT1,V_BAT2,V_LDR,V_TD1,V_TD2);
 80023b4:	4b66      	ldr	r3, [pc, #408]	; (8002550 <scheduler+0x5f8>)
 80023b6:	689b      	ldr	r3, [r3, #8]
		sprintf(buffer,"%ld, %d ,%d, %d, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f\n",
 80023b8:	4618      	mov	r0, r3
 80023ba:	f7fe f8c5 	bl	8000548 <__aeabi_f2d>
 80023be:	e9c7 0106 	strd	r0, r1, [r7, #24]
 80023c2:	4b64      	ldr	r3, [pc, #400]	; (8002554 <scheduler+0x5fc>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	4618      	mov	r0, r3
 80023c8:	f7fe f8be 	bl	8000548 <__aeabi_f2d>
 80023cc:	e9c7 0104 	strd	r0, r1, [r7, #16]
 80023d0:	4b61      	ldr	r3, [pc, #388]	; (8002558 <scheduler+0x600>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4618      	mov	r0, r3
 80023d6:	f7fe f8b7 	bl	8000548 <__aeabi_f2d>
 80023da:	e9c7 0102 	strd	r0, r1, [r7, #8]
 80023de:	4b5f      	ldr	r3, [pc, #380]	; (800255c <scheduler+0x604>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	4618      	mov	r0, r3
 80023e4:	f7fe f8b0 	bl	8000548 <__aeabi_f2d>
 80023e8:	e9c7 0100 	strd	r0, r1, [r7]
 80023ec:	4b5c      	ldr	r3, [pc, #368]	; (8002560 <scheduler+0x608>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	4618      	mov	r0, r3
 80023f2:	f7fe f8a9 	bl	8000548 <__aeabi_f2d>
 80023f6:	4682      	mov	sl, r0
 80023f8:	468b      	mov	fp, r1
 80023fa:	4b5a      	ldr	r3, [pc, #360]	; (8002564 <scheduler+0x60c>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	4618      	mov	r0, r3
 8002400:	f7fe f8a2 	bl	8000548 <__aeabi_f2d>
 8002404:	4680      	mov	r8, r0
 8002406:	4689      	mov	r9, r1
 8002408:	4b57      	ldr	r3, [pc, #348]	; (8002568 <scheduler+0x610>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4618      	mov	r0, r3
 800240e:	f7fe f89b 	bl	8000548 <__aeabi_f2d>
 8002412:	4605      	mov	r5, r0
 8002414:	460e      	mov	r6, r1
 8002416:	4b55      	ldr	r3, [pc, #340]	; (800256c <scheduler+0x614>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	4618      	mov	r0, r3
 800241c:	f7fe f894 	bl	8000548 <__aeabi_f2d>
 8002420:	4603      	mov	r3, r0
 8002422:	460c      	mov	r4, r1
 8002424:	e9cd 3442 	strd	r3, r4, [sp, #264]	; 0x108
 8002428:	e9cd 5640 	strd	r5, r6, [sp, #256]	; 0x100
 800242c:	e9cd 893e 	strd	r8, r9, [sp, #248]	; 0xf8
 8002430:	e9cd ab3c 	strd	sl, fp, [sp, #240]	; 0xf0
 8002434:	ed97 7b00 	vldr	d7, [r7]
 8002438:	ed8d 7b3a 	vstr	d7, [sp, #232]	; 0xe8
 800243c:	ed97 7b02 	vldr	d7, [r7, #8]
 8002440:	ed8d 7b38 	vstr	d7, [sp, #224]	; 0xe0
 8002444:	ed97 7b04 	vldr	d7, [r7, #16]
 8002448:	ed8d 7b36 	vstr	d7, [sp, #216]	; 0xd8
 800244c:	ed97 7b06 	vldr	d7, [r7, #24]
 8002450:	ed8d 7b34 	vstr	d7, [sp, #208]	; 0xd0
 8002454:	ed97 7b08 	vldr	d7, [r7, #32]
 8002458:	ed8d 7b32 	vstr	d7, [sp, #200]	; 0xc8
 800245c:	ed97 7b0a 	vldr	d7, [r7, #40]	; 0x28
 8002460:	ed8d 7b30 	vstr	d7, [sp, #192]	; 0xc0
 8002464:	ed97 7b0c 	vldr	d7, [r7, #48]	; 0x30
 8002468:	ed8d 7b2e 	vstr	d7, [sp, #184]	; 0xb8
 800246c:	ed97 7b0e 	vldr	d7, [r7, #56]	; 0x38
 8002470:	ed8d 7b2c 	vstr	d7, [sp, #176]	; 0xb0
 8002474:	ed97 7b10 	vldr	d7, [r7, #64]	; 0x40
 8002478:	ed8d 7b2a 	vstr	d7, [sp, #168]	; 0xa8
 800247c:	ed97 7b12 	vldr	d7, [r7, #72]	; 0x48
 8002480:	ed8d 7b28 	vstr	d7, [sp, #160]	; 0xa0
 8002484:	ed97 7b14 	vldr	d7, [r7, #80]	; 0x50
 8002488:	ed8d 7b26 	vstr	d7, [sp, #152]	; 0x98
 800248c:	ed97 7b16 	vldr	d7, [r7, #88]	; 0x58
 8002490:	ed8d 7b24 	vstr	d7, [sp, #144]	; 0x90
 8002494:	ed97 7b18 	vldr	d7, [r7, #96]	; 0x60
 8002498:	ed8d 7b22 	vstr	d7, [sp, #136]	; 0x88
 800249c:	ed97 7b1a 	vldr	d7, [r7, #104]	; 0x68
 80024a0:	ed8d 7b20 	vstr	d7, [sp, #128]	; 0x80
 80024a4:	ed97 7b1c 	vldr	d7, [r7, #112]	; 0x70
 80024a8:	ed8d 7b1e 	vstr	d7, [sp, #120]	; 0x78
 80024ac:	ed97 7b1e 	vldr	d7, [r7, #120]	; 0x78
 80024b0:	ed8d 7b1c 	vstr	d7, [sp, #112]	; 0x70
 80024b4:	ed97 7b20 	vldr	d7, [r7, #128]	; 0x80
 80024b8:	ed8d 7b1a 	vstr	d7, [sp, #104]	; 0x68
 80024bc:	ed97 7b22 	vldr	d7, [r7, #136]	; 0x88
 80024c0:	ed8d 7b18 	vstr	d7, [sp, #96]	; 0x60
 80024c4:	ed97 7b24 	vldr	d7, [r7, #144]	; 0x90
 80024c8:	ed8d 7b16 	vstr	d7, [sp, #88]	; 0x58
 80024cc:	ed97 7b26 	vldr	d7, [r7, #152]	; 0x98
 80024d0:	ed8d 7b14 	vstr	d7, [sp, #80]	; 0x50
 80024d4:	ed97 7b28 	vldr	d7, [r7, #160]	; 0xa0
 80024d8:	ed8d 7b12 	vstr	d7, [sp, #72]	; 0x48
 80024dc:	ed97 7b2a 	vldr	d7, [r7, #168]	; 0xa8
 80024e0:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 80024e4:	ed97 7b2c 	vldr	d7, [r7, #176]	; 0xb0
 80024e8:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 80024ec:	ed97 7b2e 	vldr	d7, [r7, #184]	; 0xb8
 80024f0:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 80024f4:	ed97 7b30 	vldr	d7, [r7, #192]	; 0xc0
 80024f8:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 80024fc:	ed97 7b32 	vldr	d7, [r7, #200]	; 0xc8
 8002500:	ed8d 7b08 	vstr	d7, [sp, #32]
 8002504:	ed97 7b34 	vldr	d7, [r7, #208]	; 0xd0
 8002508:	ed8d 7b06 	vstr	d7, [sp, #24]
 800250c:	ed97 7b36 	vldr	d7, [r7, #216]	; 0xd8
 8002510:	ed8d 7b04 	vstr	d7, [sp, #16]
 8002514:	ed97 7b38 	vldr	d7, [r7, #224]	; 0xe0
 8002518:	ed8d 7b02 	vstr	d7, [sp, #8]
 800251c:	f8d7 10e8 	ldr.w	r1, [r7, #232]	; 0xe8
 8002520:	9101      	str	r1, [sp, #4]
 8002522:	f8d7 10ec 	ldr.w	r1, [r7, #236]	; 0xec
 8002526:	9100      	str	r1, [sp, #0]
 8002528:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800252c:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8002530:	490f      	ldr	r1, [pc, #60]	; (8002570 <scheduler+0x618>)
 8002532:	4810      	ldr	r0, [pc, #64]	; (8002574 <scheduler+0x61c>)
 8002534:	f00b fb24 	bl	800db80 <siprintf>

		write_to_SD(FILE_NAME, buffer);
 8002538:	490e      	ldr	r1, [pc, #56]	; (8002574 <scheduler+0x61c>)
 800253a:	480f      	ldr	r0, [pc, #60]	; (8002578 <scheduler+0x620>)
 800253c:	f7fe ffde 	bl	80014fc <write_to_SD>
	if (DEBUG_PRINT == 1) printf("IMU2 az: %4.2f m/s2 \n", accel2_val[3]);
	if (DEBUG_PRINT == 1) printf("ACC ax: %4.2f m/s2 \n", accel[0]);
	if (DEBUG_PRINT == 1) printf("ACC ay: %4.2f m/s2 \n", accel[1]);
	if (DEBUG_PRINT == 1) printf("ACC az: %4.2f m/s2 \n", accel[2]);

}
 8002540:	bf00      	nop
 8002542:	37fc      	adds	r7, #252	; 0xfc
 8002544:	46bd      	mov	sp, r7
 8002546:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800254a:	bf00      	nop
 800254c:	20003a1c 	.word	0x20003a1c
 8002550:	200035f0 	.word	0x200035f0
 8002554:	20003600 	.word	0x20003600
 8002558:	20003a18 	.word	0x20003a18
 800255c:	20003a34 	.word	0x20003a34
 8002560:	20003608 	.word	0x20003608
 8002564:	20003a10 	.word	0x20003a10
 8002568:	200035ec 	.word	0x200035ec
 800256c:	200035fc 	.word	0x200035fc
 8002570:	0800fdf4 	.word	0x0800fdf4
 8002574:	2000360c 	.word	0x2000360c
 8002578:	20003a84 	.word	0x20003a84

0800257c <getNextExecution>:

uint32_t getNextExecution(task_t * task){
 800257c:	b480      	push	{r7}
 800257e:	b083      	sub	sp, #12
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
	return task->last_call + task->interval;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681a      	ldr	r2, [r3, #0]
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	4413      	add	r3, r2
}
 800258e:	4618      	mov	r0, r3
 8002590:	370c      	adds	r7, #12
 8002592:	46bd      	mov	sp, r7
 8002594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002598:	4770      	bx	lr
	...

0800259c <MX_SDIO_SD_Init>:
DMA_HandleTypeDef hdma_sdio_tx;

/* SDIO init function */

void MX_SDIO_SD_Init(void)
{
 800259c:	b480      	push	{r7}
 800259e:	af00      	add	r7, sp, #0

  hsd.Instance = SDIO;
 80025a0:	4b0c      	ldr	r3, [pc, #48]	; (80025d4 <MX_SDIO_SD_Init+0x38>)
 80025a2:	4a0d      	ldr	r2, [pc, #52]	; (80025d8 <MX_SDIO_SD_Init+0x3c>)
 80025a4:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 80025a6:	4b0b      	ldr	r3, [pc, #44]	; (80025d4 <MX_SDIO_SD_Init+0x38>)
 80025a8:	2200      	movs	r2, #0
 80025aa:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 80025ac:	4b09      	ldr	r3, [pc, #36]	; (80025d4 <MX_SDIO_SD_Init+0x38>)
 80025ae:	2200      	movs	r2, #0
 80025b0:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80025b2:	4b08      	ldr	r3, [pc, #32]	; (80025d4 <MX_SDIO_SD_Init+0x38>)
 80025b4:	2200      	movs	r2, #0
 80025b6:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 80025b8:	4b06      	ldr	r3, [pc, #24]	; (80025d4 <MX_SDIO_SD_Init+0x38>)
 80025ba:	2200      	movs	r2, #0
 80025bc:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80025be:	4b05      	ldr	r3, [pc, #20]	; (80025d4 <MX_SDIO_SD_Init+0x38>)
 80025c0:	2200      	movs	r2, #0
 80025c2:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 3;
 80025c4:	4b03      	ldr	r3, [pc, #12]	; (80025d4 <MX_SDIO_SD_Init+0x38>)
 80025c6:	2203      	movs	r2, #3
 80025c8:	619a      	str	r2, [r3, #24]

}
 80025ca:	bf00      	nop
 80025cc:	46bd      	mov	sp, r7
 80025ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d2:	4770      	bx	lr
 80025d4:	20003b50 	.word	0x20003b50
 80025d8:	40012c00 	.word	0x40012c00

080025dc <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b08a      	sub	sp, #40	; 0x28
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025e4:	f107 0314 	add.w	r3, r7, #20
 80025e8:	2200      	movs	r2, #0
 80025ea:	601a      	str	r2, [r3, #0]
 80025ec:	605a      	str	r2, [r3, #4]
 80025ee:	609a      	str	r2, [r3, #8]
 80025f0:	60da      	str	r2, [r3, #12]
 80025f2:	611a      	str	r2, [r3, #16]
  if(sdHandle->Instance==SDIO)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	4a68      	ldr	r2, [pc, #416]	; (800279c <HAL_SD_MspInit+0x1c0>)
 80025fa:	4293      	cmp	r3, r2
 80025fc:	f040 80c9 	bne.w	8002792 <HAL_SD_MspInit+0x1b6>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* SDIO clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8002600:	2300      	movs	r3, #0
 8002602:	613b      	str	r3, [r7, #16]
 8002604:	4b66      	ldr	r3, [pc, #408]	; (80027a0 <HAL_SD_MspInit+0x1c4>)
 8002606:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002608:	4a65      	ldr	r2, [pc, #404]	; (80027a0 <HAL_SD_MspInit+0x1c4>)
 800260a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800260e:	6453      	str	r3, [r2, #68]	; 0x44
 8002610:	4b63      	ldr	r3, [pc, #396]	; (80027a0 <HAL_SD_MspInit+0x1c4>)
 8002612:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002614:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002618:	613b      	str	r3, [r7, #16]
 800261a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800261c:	2300      	movs	r3, #0
 800261e:	60fb      	str	r3, [r7, #12]
 8002620:	4b5f      	ldr	r3, [pc, #380]	; (80027a0 <HAL_SD_MspInit+0x1c4>)
 8002622:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002624:	4a5e      	ldr	r2, [pc, #376]	; (80027a0 <HAL_SD_MspInit+0x1c4>)
 8002626:	f043 0304 	orr.w	r3, r3, #4
 800262a:	6313      	str	r3, [r2, #48]	; 0x30
 800262c:	4b5c      	ldr	r3, [pc, #368]	; (80027a0 <HAL_SD_MspInit+0x1c4>)
 800262e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002630:	f003 0304 	and.w	r3, r3, #4
 8002634:	60fb      	str	r3, [r7, #12]
 8002636:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002638:	2300      	movs	r3, #0
 800263a:	60bb      	str	r3, [r7, #8]
 800263c:	4b58      	ldr	r3, [pc, #352]	; (80027a0 <HAL_SD_MspInit+0x1c4>)
 800263e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002640:	4a57      	ldr	r2, [pc, #348]	; (80027a0 <HAL_SD_MspInit+0x1c4>)
 8002642:	f043 0308 	orr.w	r3, r3, #8
 8002646:	6313      	str	r3, [r2, #48]	; 0x30
 8002648:	4b55      	ldr	r3, [pc, #340]	; (80027a0 <HAL_SD_MspInit+0x1c4>)
 800264a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800264c:	f003 0308 	and.w	r3, r3, #8
 8002650:	60bb      	str	r3, [r7, #8]
 8002652:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8002654:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8002658:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800265a:	2302      	movs	r3, #2
 800265c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800265e:	2300      	movs	r3, #0
 8002660:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002662:	2303      	movs	r3, #3
 8002664:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8002666:	230c      	movs	r3, #12
 8002668:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800266a:	f107 0314 	add.w	r3, r7, #20
 800266e:	4619      	mov	r1, r3
 8002670:	484c      	ldr	r0, [pc, #304]	; (80027a4 <HAL_SD_MspInit+0x1c8>)
 8002672:	f002 ff05 	bl	8005480 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002676:	2304      	movs	r3, #4
 8002678:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800267a:	2302      	movs	r3, #2
 800267c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800267e:	2300      	movs	r3, #0
 8002680:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002682:	2303      	movs	r3, #3
 8002684:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8002686:	230c      	movs	r3, #12
 8002688:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800268a:	f107 0314 	add.w	r3, r7, #20
 800268e:	4619      	mov	r1, r3
 8002690:	4845      	ldr	r0, [pc, #276]	; (80027a8 <HAL_SD_MspInit+0x1cc>)
 8002692:	f002 fef5 	bl	8005480 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8002696:	4b45      	ldr	r3, [pc, #276]	; (80027ac <HAL_SD_MspInit+0x1d0>)
 8002698:	4a45      	ldr	r2, [pc, #276]	; (80027b0 <HAL_SD_MspInit+0x1d4>)
 800269a:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 800269c:	4b43      	ldr	r3, [pc, #268]	; (80027ac <HAL_SD_MspInit+0x1d0>)
 800269e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80026a2:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80026a4:	4b41      	ldr	r3, [pc, #260]	; (80027ac <HAL_SD_MspInit+0x1d0>)
 80026a6:	2200      	movs	r2, #0
 80026a8:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80026aa:	4b40      	ldr	r3, [pc, #256]	; (80027ac <HAL_SD_MspInit+0x1d0>)
 80026ac:	2200      	movs	r2, #0
 80026ae:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 80026b0:	4b3e      	ldr	r3, [pc, #248]	; (80027ac <HAL_SD_MspInit+0x1d0>)
 80026b2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80026b6:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80026b8:	4b3c      	ldr	r3, [pc, #240]	; (80027ac <HAL_SD_MspInit+0x1d0>)
 80026ba:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80026be:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80026c0:	4b3a      	ldr	r3, [pc, #232]	; (80027ac <HAL_SD_MspInit+0x1d0>)
 80026c2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80026c6:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 80026c8:	4b38      	ldr	r3, [pc, #224]	; (80027ac <HAL_SD_MspInit+0x1d0>)
 80026ca:	2220      	movs	r2, #32
 80026cc:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 80026ce:	4b37      	ldr	r3, [pc, #220]	; (80027ac <HAL_SD_MspInit+0x1d0>)
 80026d0:	2200      	movs	r2, #0
 80026d2:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80026d4:	4b35      	ldr	r3, [pc, #212]	; (80027ac <HAL_SD_MspInit+0x1d0>)
 80026d6:	2204      	movs	r2, #4
 80026d8:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80026da:	4b34      	ldr	r3, [pc, #208]	; (80027ac <HAL_SD_MspInit+0x1d0>)
 80026dc:	2203      	movs	r2, #3
 80026de:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 80026e0:	4b32      	ldr	r3, [pc, #200]	; (80027ac <HAL_SD_MspInit+0x1d0>)
 80026e2:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80026e6:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 80026e8:	4b30      	ldr	r3, [pc, #192]	; (80027ac <HAL_SD_MspInit+0x1d0>)
 80026ea:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80026ee:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 80026f0:	482e      	ldr	r0, [pc, #184]	; (80027ac <HAL_SD_MspInit+0x1d0>)
 80026f2:	f002 fab9 	bl	8004c68 <HAL_DMA_Init>
 80026f6:	4603      	mov	r3, r0
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d001      	beq.n	8002700 <HAL_SD_MspInit+0x124>
    {
      Error_Handler();
 80026fc:	f7ff fb5c 	bl	8001db8 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdio_rx);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	4a2a      	ldr	r2, [pc, #168]	; (80027ac <HAL_SD_MspInit+0x1d0>)
 8002704:	641a      	str	r2, [r3, #64]	; 0x40
 8002706:	4a29      	ldr	r2, [pc, #164]	; (80027ac <HAL_SD_MspInit+0x1d0>)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 800270c:	4b29      	ldr	r3, [pc, #164]	; (80027b4 <HAL_SD_MspInit+0x1d8>)
 800270e:	4a2a      	ldr	r2, [pc, #168]	; (80027b8 <HAL_SD_MspInit+0x1dc>)
 8002710:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8002712:	4b28      	ldr	r3, [pc, #160]	; (80027b4 <HAL_SD_MspInit+0x1d8>)
 8002714:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002718:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800271a:	4b26      	ldr	r3, [pc, #152]	; (80027b4 <HAL_SD_MspInit+0x1d8>)
 800271c:	2240      	movs	r2, #64	; 0x40
 800271e:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002720:	4b24      	ldr	r3, [pc, #144]	; (80027b4 <HAL_SD_MspInit+0x1d8>)
 8002722:	2200      	movs	r2, #0
 8002724:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002726:	4b23      	ldr	r3, [pc, #140]	; (80027b4 <HAL_SD_MspInit+0x1d8>)
 8002728:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800272c:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800272e:	4b21      	ldr	r3, [pc, #132]	; (80027b4 <HAL_SD_MspInit+0x1d8>)
 8002730:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002734:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002736:	4b1f      	ldr	r3, [pc, #124]	; (80027b4 <HAL_SD_MspInit+0x1d8>)
 8002738:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800273c:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 800273e:	4b1d      	ldr	r3, [pc, #116]	; (80027b4 <HAL_SD_MspInit+0x1d8>)
 8002740:	2220      	movs	r2, #32
 8002742:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002744:	4b1b      	ldr	r3, [pc, #108]	; (80027b4 <HAL_SD_MspInit+0x1d8>)
 8002746:	2200      	movs	r2, #0
 8002748:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800274a:	4b1a      	ldr	r3, [pc, #104]	; (80027b4 <HAL_SD_MspInit+0x1d8>)
 800274c:	2204      	movs	r2, #4
 800274e:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002750:	4b18      	ldr	r3, [pc, #96]	; (80027b4 <HAL_SD_MspInit+0x1d8>)
 8002752:	2203      	movs	r2, #3
 8002754:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8002756:	4b17      	ldr	r3, [pc, #92]	; (80027b4 <HAL_SD_MspInit+0x1d8>)
 8002758:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800275c:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 800275e:	4b15      	ldr	r3, [pc, #84]	; (80027b4 <HAL_SD_MspInit+0x1d8>)
 8002760:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002764:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8002766:	4813      	ldr	r0, [pc, #76]	; (80027b4 <HAL_SD_MspInit+0x1d8>)
 8002768:	f002 fa7e 	bl	8004c68 <HAL_DMA_Init>
 800276c:	4603      	mov	r3, r0
 800276e:	2b00      	cmp	r3, #0
 8002770:	d001      	beq.n	8002776 <HAL_SD_MspInit+0x19a>
    {
      Error_Handler();
 8002772:	f7ff fb21 	bl	8001db8 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdio_tx);
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	4a0e      	ldr	r2, [pc, #56]	; (80027b4 <HAL_SD_MspInit+0x1d8>)
 800277a:	63da      	str	r2, [r3, #60]	; 0x3c
 800277c:	4a0d      	ldr	r2, [pc, #52]	; (80027b4 <HAL_SD_MspInit+0x1d8>)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 8002782:	2200      	movs	r2, #0
 8002784:	2100      	movs	r1, #0
 8002786:	2031      	movs	r0, #49	; 0x31
 8002788:	f002 fa37 	bl	8004bfa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 800278c:	2031      	movs	r0, #49	; 0x31
 800278e:	f002 fa50 	bl	8004c32 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }
}
 8002792:	bf00      	nop
 8002794:	3728      	adds	r7, #40	; 0x28
 8002796:	46bd      	mov	sp, r7
 8002798:	bd80      	pop	{r7, pc}
 800279a:	bf00      	nop
 800279c:	40012c00 	.word	0x40012c00
 80027a0:	40023800 	.word	0x40023800
 80027a4:	40020800 	.word	0x40020800
 80027a8:	40020c00 	.word	0x40020c00
 80027ac:	20003a90 	.word	0x20003a90
 80027b0:	40026458 	.word	0x40026458
 80027b4:	20003af0 	.word	0x20003af0
 80027b8:	400264a0 	.word	0x400264a0

080027bc <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi2;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 80027c0:	4b17      	ldr	r3, [pc, #92]	; (8002820 <MX_SPI1_Init+0x64>)
 80027c2:	4a18      	ldr	r2, [pc, #96]	; (8002824 <MX_SPI1_Init+0x68>)
 80027c4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80027c6:	4b16      	ldr	r3, [pc, #88]	; (8002820 <MX_SPI1_Init+0x64>)
 80027c8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80027cc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80027ce:	4b14      	ldr	r3, [pc, #80]	; (8002820 <MX_SPI1_Init+0x64>)
 80027d0:	2200      	movs	r2, #0
 80027d2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80027d4:	4b12      	ldr	r3, [pc, #72]	; (8002820 <MX_SPI1_Init+0x64>)
 80027d6:	2200      	movs	r2, #0
 80027d8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80027da:	4b11      	ldr	r3, [pc, #68]	; (8002820 <MX_SPI1_Init+0x64>)
 80027dc:	2200      	movs	r2, #0
 80027de:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80027e0:	4b0f      	ldr	r3, [pc, #60]	; (8002820 <MX_SPI1_Init+0x64>)
 80027e2:	2200      	movs	r2, #0
 80027e4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80027e6:	4b0e      	ldr	r3, [pc, #56]	; (8002820 <MX_SPI1_Init+0x64>)
 80027e8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80027ec:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80027ee:	4b0c      	ldr	r3, [pc, #48]	; (8002820 <MX_SPI1_Init+0x64>)
 80027f0:	2200      	movs	r2, #0
 80027f2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80027f4:	4b0a      	ldr	r3, [pc, #40]	; (8002820 <MX_SPI1_Init+0x64>)
 80027f6:	2200      	movs	r2, #0
 80027f8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80027fa:	4b09      	ldr	r3, [pc, #36]	; (8002820 <MX_SPI1_Init+0x64>)
 80027fc:	2200      	movs	r2, #0
 80027fe:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002800:	4b07      	ldr	r3, [pc, #28]	; (8002820 <MX_SPI1_Init+0x64>)
 8002802:	2200      	movs	r2, #0
 8002804:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002806:	4b06      	ldr	r3, [pc, #24]	; (8002820 <MX_SPI1_Init+0x64>)
 8002808:	220a      	movs	r2, #10
 800280a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800280c:	4804      	ldr	r0, [pc, #16]	; (8002820 <MX_SPI1_Init+0x64>)
 800280e:	f006 f807 	bl	8008820 <HAL_SPI_Init>
 8002812:	4603      	mov	r3, r0
 8002814:	2b00      	cmp	r3, #0
 8002816:	d001      	beq.n	800281c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002818:	f7ff face 	bl	8001db8 <Error_Handler>
  }

}
 800281c:	bf00      	nop
 800281e:	bd80      	pop	{r7, pc}
 8002820:	20003c2c 	.word	0x20003c2c
 8002824:	40013000 	.word	0x40013000

08002828 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 800282c:	4b17      	ldr	r3, [pc, #92]	; (800288c <MX_SPI2_Init+0x64>)
 800282e:	4a18      	ldr	r2, [pc, #96]	; (8002890 <MX_SPI2_Init+0x68>)
 8002830:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002832:	4b16      	ldr	r3, [pc, #88]	; (800288c <MX_SPI2_Init+0x64>)
 8002834:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002838:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800283a:	4b14      	ldr	r3, [pc, #80]	; (800288c <MX_SPI2_Init+0x64>)
 800283c:	2200      	movs	r2, #0
 800283e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002840:	4b12      	ldr	r3, [pc, #72]	; (800288c <MX_SPI2_Init+0x64>)
 8002842:	2200      	movs	r2, #0
 8002844:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002846:	4b11      	ldr	r3, [pc, #68]	; (800288c <MX_SPI2_Init+0x64>)
 8002848:	2200      	movs	r2, #0
 800284a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800284c:	4b0f      	ldr	r3, [pc, #60]	; (800288c <MX_SPI2_Init+0x64>)
 800284e:	2200      	movs	r2, #0
 8002850:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002852:	4b0e      	ldr	r3, [pc, #56]	; (800288c <MX_SPI2_Init+0x64>)
 8002854:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002858:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800285a:	4b0c      	ldr	r3, [pc, #48]	; (800288c <MX_SPI2_Init+0x64>)
 800285c:	2200      	movs	r2, #0
 800285e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002860:	4b0a      	ldr	r3, [pc, #40]	; (800288c <MX_SPI2_Init+0x64>)
 8002862:	2200      	movs	r2, #0
 8002864:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002866:	4b09      	ldr	r3, [pc, #36]	; (800288c <MX_SPI2_Init+0x64>)
 8002868:	2200      	movs	r2, #0
 800286a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800286c:	4b07      	ldr	r3, [pc, #28]	; (800288c <MX_SPI2_Init+0x64>)
 800286e:	2200      	movs	r2, #0
 8002870:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002872:	4b06      	ldr	r3, [pc, #24]	; (800288c <MX_SPI2_Init+0x64>)
 8002874:	220a      	movs	r2, #10
 8002876:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002878:	4804      	ldr	r0, [pc, #16]	; (800288c <MX_SPI2_Init+0x64>)
 800287a:	f005 ffd1 	bl	8008820 <HAL_SPI_Init>
 800287e:	4603      	mov	r3, r0
 8002880:	2b00      	cmp	r3, #0
 8002882:	d001      	beq.n	8002888 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002884:	f7ff fa98 	bl	8001db8 <Error_Handler>
  }

}
 8002888:	bf00      	nop
 800288a:	bd80      	pop	{r7, pc}
 800288c:	20003bd4 	.word	0x20003bd4
 8002890:	40003800 	.word	0x40003800

08002894 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b08c      	sub	sp, #48	; 0x30
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800289c:	f107 031c 	add.w	r3, r7, #28
 80028a0:	2200      	movs	r2, #0
 80028a2:	601a      	str	r2, [r3, #0]
 80028a4:	605a      	str	r2, [r3, #4]
 80028a6:	609a      	str	r2, [r3, #8]
 80028a8:	60da      	str	r2, [r3, #12]
 80028aa:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4a32      	ldr	r2, [pc, #200]	; (800297c <HAL_SPI_MspInit+0xe8>)
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d12c      	bne.n	8002910 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80028b6:	2300      	movs	r3, #0
 80028b8:	61bb      	str	r3, [r7, #24]
 80028ba:	4b31      	ldr	r3, [pc, #196]	; (8002980 <HAL_SPI_MspInit+0xec>)
 80028bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028be:	4a30      	ldr	r2, [pc, #192]	; (8002980 <HAL_SPI_MspInit+0xec>)
 80028c0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80028c4:	6453      	str	r3, [r2, #68]	; 0x44
 80028c6:	4b2e      	ldr	r3, [pc, #184]	; (8002980 <HAL_SPI_MspInit+0xec>)
 80028c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028ca:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80028ce:	61bb      	str	r3, [r7, #24]
 80028d0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028d2:	2300      	movs	r3, #0
 80028d4:	617b      	str	r3, [r7, #20]
 80028d6:	4b2a      	ldr	r3, [pc, #168]	; (8002980 <HAL_SPI_MspInit+0xec>)
 80028d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028da:	4a29      	ldr	r2, [pc, #164]	; (8002980 <HAL_SPI_MspInit+0xec>)
 80028dc:	f043 0301 	orr.w	r3, r3, #1
 80028e0:	6313      	str	r3, [r2, #48]	; 0x30
 80028e2:	4b27      	ldr	r3, [pc, #156]	; (8002980 <HAL_SPI_MspInit+0xec>)
 80028e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028e6:	f003 0301 	and.w	r3, r3, #1
 80028ea:	617b      	str	r3, [r7, #20]
 80028ec:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80028ee:	23e0      	movs	r3, #224	; 0xe0
 80028f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028f2:	2302      	movs	r3, #2
 80028f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028f6:	2300      	movs	r3, #0
 80028f8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028fa:	2303      	movs	r3, #3
 80028fc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80028fe:	2305      	movs	r3, #5
 8002900:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002902:	f107 031c 	add.w	r3, r7, #28
 8002906:	4619      	mov	r1, r3
 8002908:	481e      	ldr	r0, [pc, #120]	; (8002984 <HAL_SPI_MspInit+0xf0>)
 800290a:	f002 fdb9 	bl	8005480 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 800290e:	e031      	b.n	8002974 <HAL_SPI_MspInit+0xe0>
  else if(spiHandle->Instance==SPI2)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	4a1c      	ldr	r2, [pc, #112]	; (8002988 <HAL_SPI_MspInit+0xf4>)
 8002916:	4293      	cmp	r3, r2
 8002918:	d12c      	bne.n	8002974 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800291a:	2300      	movs	r3, #0
 800291c:	613b      	str	r3, [r7, #16]
 800291e:	4b18      	ldr	r3, [pc, #96]	; (8002980 <HAL_SPI_MspInit+0xec>)
 8002920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002922:	4a17      	ldr	r2, [pc, #92]	; (8002980 <HAL_SPI_MspInit+0xec>)
 8002924:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002928:	6413      	str	r3, [r2, #64]	; 0x40
 800292a:	4b15      	ldr	r3, [pc, #84]	; (8002980 <HAL_SPI_MspInit+0xec>)
 800292c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800292e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002932:	613b      	str	r3, [r7, #16]
 8002934:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002936:	2300      	movs	r3, #0
 8002938:	60fb      	str	r3, [r7, #12]
 800293a:	4b11      	ldr	r3, [pc, #68]	; (8002980 <HAL_SPI_MspInit+0xec>)
 800293c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800293e:	4a10      	ldr	r2, [pc, #64]	; (8002980 <HAL_SPI_MspInit+0xec>)
 8002940:	f043 0302 	orr.w	r3, r3, #2
 8002944:	6313      	str	r3, [r2, #48]	; 0x30
 8002946:	4b0e      	ldr	r3, [pc, #56]	; (8002980 <HAL_SPI_MspInit+0xec>)
 8002948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800294a:	f003 0302 	and.w	r3, r3, #2
 800294e:	60fb      	str	r3, [r7, #12]
 8002950:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002952:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8002956:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002958:	2302      	movs	r3, #2
 800295a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800295c:	2300      	movs	r3, #0
 800295e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002960:	2303      	movs	r3, #3
 8002962:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002964:	2305      	movs	r3, #5
 8002966:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002968:	f107 031c 	add.w	r3, r7, #28
 800296c:	4619      	mov	r1, r3
 800296e:	4807      	ldr	r0, [pc, #28]	; (800298c <HAL_SPI_MspInit+0xf8>)
 8002970:	f002 fd86 	bl	8005480 <HAL_GPIO_Init>
}
 8002974:	bf00      	nop
 8002976:	3730      	adds	r7, #48	; 0x30
 8002978:	46bd      	mov	sp, r7
 800297a:	bd80      	pop	{r7, pc}
 800297c:	40013000 	.word	0x40013000
 8002980:	40023800 	.word	0x40023800
 8002984:	40020000 	.word	0x40020000
 8002988:	40003800 	.word	0x40003800
 800298c:	40020400 	.word	0x40020400

08002990 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002990:	b480      	push	{r7}
 8002992:	b083      	sub	sp, #12
 8002994:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002996:	2300      	movs	r3, #0
 8002998:	607b      	str	r3, [r7, #4]
 800299a:	4b10      	ldr	r3, [pc, #64]	; (80029dc <HAL_MspInit+0x4c>)
 800299c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800299e:	4a0f      	ldr	r2, [pc, #60]	; (80029dc <HAL_MspInit+0x4c>)
 80029a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80029a4:	6453      	str	r3, [r2, #68]	; 0x44
 80029a6:	4b0d      	ldr	r3, [pc, #52]	; (80029dc <HAL_MspInit+0x4c>)
 80029a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029ae:	607b      	str	r3, [r7, #4]
 80029b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80029b2:	2300      	movs	r3, #0
 80029b4:	603b      	str	r3, [r7, #0]
 80029b6:	4b09      	ldr	r3, [pc, #36]	; (80029dc <HAL_MspInit+0x4c>)
 80029b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ba:	4a08      	ldr	r2, [pc, #32]	; (80029dc <HAL_MspInit+0x4c>)
 80029bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029c0:	6413      	str	r3, [r2, #64]	; 0x40
 80029c2:	4b06      	ldr	r3, [pc, #24]	; (80029dc <HAL_MspInit+0x4c>)
 80029c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029ca:	603b      	str	r3, [r7, #0]
 80029cc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80029ce:	bf00      	nop
 80029d0:	370c      	adds	r7, #12
 80029d2:	46bd      	mov	sp, r7
 80029d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d8:	4770      	bx	lr
 80029da:	bf00      	nop
 80029dc:	40023800 	.word	0x40023800

080029e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80029e0:	b480      	push	{r7}
 80029e2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80029e4:	bf00      	nop
 80029e6:	46bd      	mov	sp, r7
 80029e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ec:	4770      	bx	lr

080029ee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80029ee:	b480      	push	{r7}
 80029f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80029f2:	e7fe      	b.n	80029f2 <HardFault_Handler+0x4>

080029f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80029f4:	b480      	push	{r7}
 80029f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80029f8:	e7fe      	b.n	80029f8 <MemManage_Handler+0x4>

080029fa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80029fa:	b480      	push	{r7}
 80029fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80029fe:	e7fe      	b.n	80029fe <BusFault_Handler+0x4>

08002a00 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a00:	b480      	push	{r7}
 8002a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a04:	e7fe      	b.n	8002a04 <UsageFault_Handler+0x4>

08002a06 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002a06:	b480      	push	{r7}
 8002a08:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002a0a:	bf00      	nop
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a12:	4770      	bx	lr

08002a14 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a14:	b480      	push	{r7}
 8002a16:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a18:	bf00      	nop
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a20:	4770      	bx	lr

08002a22 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002a22:	b480      	push	{r7}
 8002a24:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a26:	bf00      	nop
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2e:	4770      	bx	lr

08002a30 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a34:	f001 fb86 	bl	8004144 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a38:	bf00      	nop
 8002a3a:	bd80      	pop	{r7, pc}

08002a3c <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8002a40:	4802      	ldr	r0, [pc, #8]	; (8002a4c <SDIO_IRQHandler+0x10>)
 8002a42:	f004 fe59 	bl	80076f8 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8002a46:	bf00      	nop
 8002a48:	bd80      	pop	{r7, pc}
 8002a4a:	bf00      	nop
 8002a4c:	20003b50 	.word	0x20003b50

08002a50 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002a54:	4802      	ldr	r0, [pc, #8]	; (8002a60 <DMA2_Stream0_IRQHandler+0x10>)
 8002a56:	f002 fa9f 	bl	8004f98 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002a5a:	bf00      	nop
 8002a5c:	bd80      	pop	{r7, pc}
 8002a5e:	bf00      	nop
 8002a60:	200034bc 	.word	0x200034bc

08002a64 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8002a68:	4802      	ldr	r0, [pc, #8]	; (8002a74 <DMA2_Stream3_IRQHandler+0x10>)
 8002a6a:	f002 fa95 	bl	8004f98 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8002a6e:	bf00      	nop
 8002a70:	bd80      	pop	{r7, pc}
 8002a72:	bf00      	nop
 8002a74:	20003a90 	.word	0x20003a90

08002a78 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8002a7c:	4802      	ldr	r0, [pc, #8]	; (8002a88 <DMA2_Stream6_IRQHandler+0x10>)
 8002a7e:	f002 fa8b 	bl	8004f98 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8002a82:	bf00      	nop
 8002a84:	bd80      	pop	{r7, pc}
 8002a86:	bf00      	nop
 8002a88:	20003af0 	.word	0x20003af0

08002a8c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	b083      	sub	sp, #12
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8002a94:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8002a98:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8002a9c:	f003 0301 	and.w	r3, r3, #1
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d013      	beq.n	8002acc <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8002aa4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8002aa8:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8002aac:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d00b      	beq.n	8002acc <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8002ab4:	e000      	b.n	8002ab8 <ITM_SendChar+0x2c>
    {
      __NOP();
 8002ab6:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8002ab8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d0f9      	beq.n	8002ab6 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8002ac2:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8002ac6:	687a      	ldr	r2, [r7, #4]
 8002ac8:	b2d2      	uxtb	r2, r2
 8002aca:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8002acc:	687b      	ldr	r3, [r7, #4]
}
 8002ace:	4618      	mov	r0, r3
 8002ad0:	370c      	adds	r7, #12
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad8:	4770      	bx	lr

08002ada <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002ada:	b580      	push	{r7, lr}
 8002adc:	b086      	sub	sp, #24
 8002ade:	af00      	add	r7, sp, #0
 8002ae0:	60f8      	str	r0, [r7, #12]
 8002ae2:	60b9      	str	r1, [r7, #8]
 8002ae4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ae6:	2300      	movs	r3, #0
 8002ae8:	617b      	str	r3, [r7, #20]
 8002aea:	e00a      	b.n	8002b02 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002aec:	f3af 8000 	nop.w
 8002af0:	4601      	mov	r1, r0
 8002af2:	68bb      	ldr	r3, [r7, #8]
 8002af4:	1c5a      	adds	r2, r3, #1
 8002af6:	60ba      	str	r2, [r7, #8]
 8002af8:	b2ca      	uxtb	r2, r1
 8002afa:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002afc:	697b      	ldr	r3, [r7, #20]
 8002afe:	3301      	adds	r3, #1
 8002b00:	617b      	str	r3, [r7, #20]
 8002b02:	697a      	ldr	r2, [r7, #20]
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	429a      	cmp	r2, r3
 8002b08:	dbf0      	blt.n	8002aec <_read+0x12>
	}

return len;
 8002b0a:	687b      	ldr	r3, [r7, #4]
}
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	3718      	adds	r7, #24
 8002b10:	46bd      	mov	sp, r7
 8002b12:	bd80      	pop	{r7, pc}

08002b14 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b086      	sub	sp, #24
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	60f8      	str	r0, [r7, #12]
 8002b1c:	60b9      	str	r1, [r7, #8]
 8002b1e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b20:	2300      	movs	r3, #0
 8002b22:	617b      	str	r3, [r7, #20]
 8002b24:	e009      	b.n	8002b3a <_write+0x26>
	{
		//__io_putchar(*ptr++);
		ITM_SendChar((*ptr++));
 8002b26:	68bb      	ldr	r3, [r7, #8]
 8002b28:	1c5a      	adds	r2, r3, #1
 8002b2a:	60ba      	str	r2, [r7, #8]
 8002b2c:	781b      	ldrb	r3, [r3, #0]
 8002b2e:	4618      	mov	r0, r3
 8002b30:	f7ff ffac 	bl	8002a8c <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b34:	697b      	ldr	r3, [r7, #20]
 8002b36:	3301      	adds	r3, #1
 8002b38:	617b      	str	r3, [r7, #20]
 8002b3a:	697a      	ldr	r2, [r7, #20]
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	429a      	cmp	r2, r3
 8002b40:	dbf1      	blt.n	8002b26 <_write+0x12>
	}
	return len;
 8002b42:	687b      	ldr	r3, [r7, #4]
}
 8002b44:	4618      	mov	r0, r3
 8002b46:	3718      	adds	r7, #24
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	bd80      	pop	{r7, pc}

08002b4c <_close>:

int _close(int file)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	b083      	sub	sp, #12
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
	return -1;
 8002b54:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002b58:	4618      	mov	r0, r3
 8002b5a:	370c      	adds	r7, #12
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b62:	4770      	bx	lr

08002b64 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002b64:	b480      	push	{r7}
 8002b66:	b083      	sub	sp, #12
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
 8002b6c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002b74:	605a      	str	r2, [r3, #4]
	return 0;
 8002b76:	2300      	movs	r3, #0
}
 8002b78:	4618      	mov	r0, r3
 8002b7a:	370c      	adds	r7, #12
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b82:	4770      	bx	lr

08002b84 <_isatty>:

int _isatty(int file)
{
 8002b84:	b480      	push	{r7}
 8002b86:	b083      	sub	sp, #12
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
	return 1;
 8002b8c:	2301      	movs	r3, #1
}
 8002b8e:	4618      	mov	r0, r3
 8002b90:	370c      	adds	r7, #12
 8002b92:	46bd      	mov	sp, r7
 8002b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b98:	4770      	bx	lr

08002b9a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002b9a:	b480      	push	{r7}
 8002b9c:	b085      	sub	sp, #20
 8002b9e:	af00      	add	r7, sp, #0
 8002ba0:	60f8      	str	r0, [r7, #12]
 8002ba2:	60b9      	str	r1, [r7, #8]
 8002ba4:	607a      	str	r2, [r7, #4]
	return 0;
 8002ba6:	2300      	movs	r3, #0
}
 8002ba8:	4618      	mov	r0, r3
 8002baa:	3714      	adds	r7, #20
 8002bac:	46bd      	mov	sp, r7
 8002bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb2:	4770      	bx	lr

08002bb4 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b084      	sub	sp, #16
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002bbc:	4b11      	ldr	r3, [pc, #68]	; (8002c04 <_sbrk+0x50>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d102      	bne.n	8002bca <_sbrk+0x16>
		heap_end = &end;
 8002bc4:	4b0f      	ldr	r3, [pc, #60]	; (8002c04 <_sbrk+0x50>)
 8002bc6:	4a10      	ldr	r2, [pc, #64]	; (8002c08 <_sbrk+0x54>)
 8002bc8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002bca:	4b0e      	ldr	r3, [pc, #56]	; (8002c04 <_sbrk+0x50>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002bd0:	4b0c      	ldr	r3, [pc, #48]	; (8002c04 <_sbrk+0x50>)
 8002bd2:	681a      	ldr	r2, [r3, #0]
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	4413      	add	r3, r2
 8002bd8:	466a      	mov	r2, sp
 8002bda:	4293      	cmp	r3, r2
 8002bdc:	d907      	bls.n	8002bee <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8002bde:	f00a fab9 	bl	800d154 <__errno>
 8002be2:	4602      	mov	r2, r0
 8002be4:	230c      	movs	r3, #12
 8002be6:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8002be8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002bec:	e006      	b.n	8002bfc <_sbrk+0x48>
	}

	heap_end += incr;
 8002bee:	4b05      	ldr	r3, [pc, #20]	; (8002c04 <_sbrk+0x50>)
 8002bf0:	681a      	ldr	r2, [r3, #0]
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	4413      	add	r3, r2
 8002bf6:	4a03      	ldr	r2, [pc, #12]	; (8002c04 <_sbrk+0x50>)
 8002bf8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
}
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	3710      	adds	r7, #16
 8002c00:	46bd      	mov	sp, r7
 8002c02:	bd80      	pop	{r7, pc}
 8002c04:	2000036c 	.word	0x2000036c
 8002c08:	20005cf8 	.word	0x20005cf8

08002c0c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002c0c:	b480      	push	{r7}
 8002c0e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002c10:	4b08      	ldr	r3, [pc, #32]	; (8002c34 <SystemInit+0x28>)
 8002c12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c16:	4a07      	ldr	r2, [pc, #28]	; (8002c34 <SystemInit+0x28>)
 8002c18:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002c1c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002c20:	4b04      	ldr	r3, [pc, #16]	; (8002c34 <SystemInit+0x28>)
 8002c22:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002c26:	609a      	str	r2, [r3, #8]
#endif
}
 8002c28:	bf00      	nop
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c30:	4770      	bx	lr
 8002c32:	bf00      	nop
 8002c34:	e000ed00 	.word	0xe000ed00

08002c38 <h3l_init>:
uint8_t _DELAY_HL = 100;
uint8_t _ADDR_HL = 0x18 << 1;

//almost copy of SHT31 drivers
uint8_t h3l_init(struct h3l_dev * dev)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b084      	sub	sp, #16
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef _ret;
	if (HAL_I2C_GetState(dev->i2c_bus) != HAL_I2C_STATE_READY)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	685b      	ldr	r3, [r3, #4]
 8002c44:	4618      	mov	r0, r3
 8002c46:	f003 fb8b 	bl	8006360 <HAL_I2C_GetState>
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	2b20      	cmp	r3, #32
 8002c4e:	d003      	beq.n	8002c58 <h3l_init+0x20>
	{
		printf("i2c1 not ready!\n");
 8002c50:	481a      	ldr	r0, [pc, #104]	; (8002cbc <h3l_init+0x84>)
 8002c52:	f00a ff8d 	bl	800db70 <puts>
 8002c56:	e002      	b.n	8002c5e <h3l_init+0x26>
	} else {
		printf("i2c1 is ready!\n");
 8002c58:	4819      	ldr	r0, [pc, #100]	; (8002cc0 <h3l_init+0x88>)
 8002c5a:	f00a ff89 	bl	800db70 <puts>
	}
	_ret = HAL_I2C_IsDeviceReady(dev->i2c_bus, dev->addr, 10, dev->delay);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6858      	ldr	r0, [r3, #4]
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	781b      	ldrb	r3, [r3, #0]
 8002c66:	b299      	uxth	r1, r3
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	7a1b      	ldrb	r3, [r3, #8]
 8002c6c:	220a      	movs	r2, #10
 8002c6e:	f003 fa49 	bl	8006104 <HAL_I2C_IsDeviceReady>
 8002c72:	4603      	mov	r3, r0
 8002c74:	73fb      	strb	r3, [r7, #15]
	if ( _ret != HAL_OK )
 8002c76:	7bfb      	ldrb	r3, [r7, #15]
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d009      	beq.n	8002c90 <h3l_init+0x58>
	{
		printf("H3L setup fail\n");
 8002c7c:	4811      	ldr	r0, [pc, #68]	; (8002cc4 <h3l_init+0x8c>)
 8002c7e:	f00a ff77 	bl	800db70 <puts>
		printf("Errorcode: %d\n", _ret);
 8002c82:	7bfb      	ldrb	r3, [r7, #15]
 8002c84:	4619      	mov	r1, r3
 8002c86:	4810      	ldr	r0, [pc, #64]	; (8002cc8 <h3l_init+0x90>)
 8002c88:	f00a fefe 	bl	800da88 <iprintf>
		return 0;
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	e010      	b.n	8002cb2 <h3l_init+0x7a>
	}

	//power up
	uint8_t PWR_CONF = 0b00111111;
 8002c90:	233f      	movs	r3, #63	; 0x3f
 8002c92:	73bb      	strb	r3, [r7, #14]
	//PWR_CONF = 0x27;

	h3l_write(dev, 0x20, PWR_CONF);
 8002c94:	7bbb      	ldrb	r3, [r7, #14]
 8002c96:	461a      	mov	r2, r3
 8002c98:	2120      	movs	r1, #32
 8002c9a:	6878      	ldr	r0, [r7, #4]
 8002c9c:	f000 f9b0 	bl	8003000 <h3l_write>


	PWR_CONF = 0b10000000;
 8002ca0:	2380      	movs	r3, #128	; 0x80
 8002ca2:	73bb      	strb	r3, [r7, #14]
	h3l_write(dev, 0x23, PWR_CONF);
 8002ca4:	7bbb      	ldrb	r3, [r7, #14]
 8002ca6:	461a      	mov	r2, r3
 8002ca8:	2123      	movs	r1, #35	; 0x23
 8002caa:	6878      	ldr	r0, [r7, #4]
 8002cac:	f000 f9a8 	bl	8003000 <h3l_write>
	//HAL_Delay(5);
	_ret = HAL_I2C_Master_Receive(dev->i2c_bus, dev->addr, &buf, 1, dev->delay);
	printf("WHOAMI: %d \n", buf);
	*/

	return 1;
 8002cb0:	2301      	movs	r3, #1
}
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	3710      	adds	r7, #16
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	bd80      	pop	{r7, pc}
 8002cba:	bf00      	nop
 8002cbc:	0800feec 	.word	0x0800feec
 8002cc0:	0800fefc 	.word	0x0800fefc
 8002cc4:	0800ff0c 	.word	0x0800ff0c
 8002cc8:	0800ff1c 	.word	0x0800ff1c

08002ccc <h3l_read_raw>:


void h3l_read_raw(struct h3l_dev * dev, int16_t * dat)
{
 8002ccc:	b590      	push	{r4, r7, lr}
 8002cce:	b087      	sub	sp, #28
 8002cd0:	af02      	add	r7, sp, #8
 8002cd2:	6078      	str	r0, [r7, #4]
 8002cd4:	6039      	str	r1, [r7, #0]

	uint8_t reg;
	uint8_t buf[6];

	reg = 0x28;
 8002cd6:	2328      	movs	r3, #40	; 0x28
 8002cd8:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, &reg, 1, dev->delay);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6858      	ldr	r0, [r3, #4]
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	781b      	ldrb	r3, [r3, #0]
 8002ce2:	b299      	uxth	r1, r3
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	7a1b      	ldrb	r3, [r3, #8]
 8002ce8:	f107 020f 	add.w	r2, r7, #15
 8002cec:	9300      	str	r3, [sp, #0]
 8002cee:	2301      	movs	r3, #1
 8002cf0:	f002 fee4 	bl	8005abc <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(dev->i2c_bus, dev->addr, &buf[0], 1, dev->delay);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6858      	ldr	r0, [r3, #4]
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	781b      	ldrb	r3, [r3, #0]
 8002cfc:	b299      	uxth	r1, r3
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	7a1b      	ldrb	r3, [r3, #8]
 8002d02:	f107 0208 	add.w	r2, r7, #8
 8002d06:	9300      	str	r3, [sp, #0]
 8002d08:	2301      	movs	r3, #1
 8002d0a:	f002 ffd5 	bl	8005cb8 <HAL_I2C_Master_Receive>
	reg = 0x29;
 8002d0e:	2329      	movs	r3, #41	; 0x29
 8002d10:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, &reg, 1, dev->delay);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6858      	ldr	r0, [r3, #4]
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	781b      	ldrb	r3, [r3, #0]
 8002d1a:	b299      	uxth	r1, r3
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	7a1b      	ldrb	r3, [r3, #8]
 8002d20:	f107 020f 	add.w	r2, r7, #15
 8002d24:	9300      	str	r3, [sp, #0]
 8002d26:	2301      	movs	r3, #1
 8002d28:	f002 fec8 	bl	8005abc <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(dev->i2c_bus, dev->addr, &buf[1], 1, dev->delay);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6858      	ldr	r0, [r3, #4]
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	781b      	ldrb	r3, [r3, #0]
 8002d34:	b299      	uxth	r1, r3
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	7a1b      	ldrb	r3, [r3, #8]
 8002d3a:	461c      	mov	r4, r3
 8002d3c:	f107 0308 	add.w	r3, r7, #8
 8002d40:	1c5a      	adds	r2, r3, #1
 8002d42:	9400      	str	r4, [sp, #0]
 8002d44:	2301      	movs	r3, #1
 8002d46:	f002 ffb7 	bl	8005cb8 <HAL_I2C_Master_Receive>
	reg = 0x2A;
 8002d4a:	232a      	movs	r3, #42	; 0x2a
 8002d4c:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, &reg, 1, dev->delay);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	6858      	ldr	r0, [r3, #4]
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	781b      	ldrb	r3, [r3, #0]
 8002d56:	b299      	uxth	r1, r3
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	7a1b      	ldrb	r3, [r3, #8]
 8002d5c:	f107 020f 	add.w	r2, r7, #15
 8002d60:	9300      	str	r3, [sp, #0]
 8002d62:	2301      	movs	r3, #1
 8002d64:	f002 feaa 	bl	8005abc <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(dev->i2c_bus, dev->addr, &buf[2], 1, dev->delay);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6858      	ldr	r0, [r3, #4]
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	781b      	ldrb	r3, [r3, #0]
 8002d70:	b299      	uxth	r1, r3
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	7a1b      	ldrb	r3, [r3, #8]
 8002d76:	461c      	mov	r4, r3
 8002d78:	f107 0308 	add.w	r3, r7, #8
 8002d7c:	1c9a      	adds	r2, r3, #2
 8002d7e:	9400      	str	r4, [sp, #0]
 8002d80:	2301      	movs	r3, #1
 8002d82:	f002 ff99 	bl	8005cb8 <HAL_I2C_Master_Receive>
	reg = 0x2B;
 8002d86:	232b      	movs	r3, #43	; 0x2b
 8002d88:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, &reg, 1, dev->delay);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6858      	ldr	r0, [r3, #4]
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	781b      	ldrb	r3, [r3, #0]
 8002d92:	b299      	uxth	r1, r3
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	7a1b      	ldrb	r3, [r3, #8]
 8002d98:	f107 020f 	add.w	r2, r7, #15
 8002d9c:	9300      	str	r3, [sp, #0]
 8002d9e:	2301      	movs	r3, #1
 8002da0:	f002 fe8c 	bl	8005abc <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(dev->i2c_bus, dev->addr, &buf[3], 1, dev->delay);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6858      	ldr	r0, [r3, #4]
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	781b      	ldrb	r3, [r3, #0]
 8002dac:	b299      	uxth	r1, r3
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	7a1b      	ldrb	r3, [r3, #8]
 8002db2:	461c      	mov	r4, r3
 8002db4:	f107 0308 	add.w	r3, r7, #8
 8002db8:	1cda      	adds	r2, r3, #3
 8002dba:	9400      	str	r4, [sp, #0]
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	f002 ff7b 	bl	8005cb8 <HAL_I2C_Master_Receive>
	reg = 0x2C;
 8002dc2:	232c      	movs	r3, #44	; 0x2c
 8002dc4:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, &reg, 1, dev->delay);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6858      	ldr	r0, [r3, #4]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	781b      	ldrb	r3, [r3, #0]
 8002dce:	b299      	uxth	r1, r3
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	7a1b      	ldrb	r3, [r3, #8]
 8002dd4:	f107 020f 	add.w	r2, r7, #15
 8002dd8:	9300      	str	r3, [sp, #0]
 8002dda:	2301      	movs	r3, #1
 8002ddc:	f002 fe6e 	bl	8005abc <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(dev->i2c_bus, dev->addr, &buf[4], 1, dev->delay);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6858      	ldr	r0, [r3, #4]
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	781b      	ldrb	r3, [r3, #0]
 8002de8:	b299      	uxth	r1, r3
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	7a1b      	ldrb	r3, [r3, #8]
 8002dee:	461c      	mov	r4, r3
 8002df0:	f107 0308 	add.w	r3, r7, #8
 8002df4:	1d1a      	adds	r2, r3, #4
 8002df6:	9400      	str	r4, [sp, #0]
 8002df8:	2301      	movs	r3, #1
 8002dfa:	f002 ff5d 	bl	8005cb8 <HAL_I2C_Master_Receive>
	reg = 0x2D;
 8002dfe:	232d      	movs	r3, #45	; 0x2d
 8002e00:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, &reg, 1, dev->delay);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6858      	ldr	r0, [r3, #4]
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	781b      	ldrb	r3, [r3, #0]
 8002e0a:	b299      	uxth	r1, r3
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	7a1b      	ldrb	r3, [r3, #8]
 8002e10:	f107 020f 	add.w	r2, r7, #15
 8002e14:	9300      	str	r3, [sp, #0]
 8002e16:	2301      	movs	r3, #1
 8002e18:	f002 fe50 	bl	8005abc <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(dev->i2c_bus, dev->addr, &buf[5], 1, dev->delay);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6858      	ldr	r0, [r3, #4]
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	781b      	ldrb	r3, [r3, #0]
 8002e24:	b299      	uxth	r1, r3
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	7a1b      	ldrb	r3, [r3, #8]
 8002e2a:	461c      	mov	r4, r3
 8002e2c:	f107 0308 	add.w	r3, r7, #8
 8002e30:	1d5a      	adds	r2, r3, #5
 8002e32:	9400      	str	r4, [sp, #0]
 8002e34:	2301      	movs	r3, #1
 8002e36:	f002 ff3f 	bl	8005cb8 <HAL_I2C_Master_Receive>

	dev->dat[0] = (buf[0]) | (int16_t)(buf[1] << 8);
 8002e3a:	7a3b      	ldrb	r3, [r7, #8]
 8002e3c:	b21a      	sxth	r2, r3
 8002e3e:	7a7b      	ldrb	r3, [r7, #9]
 8002e40:	021b      	lsls	r3, r3, #8
 8002e42:	b21b      	sxth	r3, r3
 8002e44:	4313      	orrs	r3, r2
 8002e46:	b21a      	sxth	r2, r3
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	815a      	strh	r2, [r3, #10]
	dev->dat[1] = (buf[2]) | (int16_t)(buf[3] << 8);
 8002e4c:	7abb      	ldrb	r3, [r7, #10]
 8002e4e:	b21a      	sxth	r2, r3
 8002e50:	7afb      	ldrb	r3, [r7, #11]
 8002e52:	021b      	lsls	r3, r3, #8
 8002e54:	b21b      	sxth	r3, r3
 8002e56:	4313      	orrs	r3, r2
 8002e58:	b21a      	sxth	r2, r3
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	819a      	strh	r2, [r3, #12]
	dev->dat[2] = (buf[4]) | (int16_t)(buf[5] << 8);
 8002e5e:	7b3b      	ldrb	r3, [r7, #12]
 8002e60:	b21a      	sxth	r2, r3
 8002e62:	7b7b      	ldrb	r3, [r7, #13]
 8002e64:	021b      	lsls	r3, r3, #8
 8002e66:	b21b      	sxth	r3, r3
 8002e68:	4313      	orrs	r3, r2
 8002e6a:	b21a      	sxth	r2, r3
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	81da      	strh	r2, [r3, #14]
	dev->dat[0] = dev->dat[0] >> 4;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8002e76:	111b      	asrs	r3, r3, #4
 8002e78:	b21a      	sxth	r2, r3
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	815a      	strh	r2, [r3, #10]
	dev->dat[1] = dev->dat[1] >> 4;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8002e84:	111b      	asrs	r3, r3, #4
 8002e86:	b21a      	sxth	r2, r3
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	819a      	strh	r2, [r3, #12]
	dev->dat[2] = dev->dat[2] >> 4;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8002e92:	111b      	asrs	r3, r3, #4
 8002e94:	b21a      	sxth	r2, r3
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	81da      	strh	r2, [r3, #14]
	dat[0] = dev->dat[0];
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	801a      	strh	r2, [r3, #0]
	dat[1] = dev->dat[1];
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	3302      	adds	r3, #2
 8002ea8:	687a      	ldr	r2, [r7, #4]
 8002eaa:	f9b2 200c 	ldrsh.w	r2, [r2, #12]
 8002eae:	801a      	strh	r2, [r3, #0]
	dat[2] = dev->dat[2];
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	3304      	adds	r3, #4
 8002eb4:	687a      	ldr	r2, [r7, #4]
 8002eb6:	f9b2 200e 	ldrsh.w	r2, [r2, #14]
 8002eba:	801a      	strh	r2, [r3, #0]

};
 8002ebc:	bf00      	nop
 8002ebe:	3714      	adds	r7, #20
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bd90      	pop	{r4, r7, pc}
 8002ec4:	0000      	movs	r0, r0
	...

08002ec8 <h3l_convert>:

void h3l_convert(struct h3l_dev * dev, float* out)
{
 8002ec8:	b590      	push	{r4, r7, lr}
 8002eca:	b083      	sub	sp, #12
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
 8002ed0:	6039      	str	r1, [r7, #0]

	out[0] = (float)(dev->dat[0]) * 49. / 1000. * 9.81;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8002ed8:	ee07 3a90 	vmov	s15, r3
 8002edc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002ee0:	ee17 0a90 	vmov	r0, s15
 8002ee4:	f7fd fb30 	bl	8000548 <__aeabi_f2d>
 8002ee8:	f04f 0200 	mov.w	r2, #0
 8002eec:	4b42      	ldr	r3, [pc, #264]	; (8002ff8 <h3l_convert+0x130>)
 8002eee:	f7fd fb83 	bl	80005f8 <__aeabi_dmul>
 8002ef2:	4603      	mov	r3, r0
 8002ef4:	460c      	mov	r4, r1
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	4621      	mov	r1, r4
 8002efa:	f04f 0200 	mov.w	r2, #0
 8002efe:	4b3f      	ldr	r3, [pc, #252]	; (8002ffc <h3l_convert+0x134>)
 8002f00:	f7fd fca4 	bl	800084c <__aeabi_ddiv>
 8002f04:	4603      	mov	r3, r0
 8002f06:	460c      	mov	r4, r1
 8002f08:	4618      	mov	r0, r3
 8002f0a:	4621      	mov	r1, r4
 8002f0c:	a338      	add	r3, pc, #224	; (adr r3, 8002ff0 <h3l_convert+0x128>)
 8002f0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f12:	f7fd fb71 	bl	80005f8 <__aeabi_dmul>
 8002f16:	4603      	mov	r3, r0
 8002f18:	460c      	mov	r4, r1
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	4621      	mov	r1, r4
 8002f1e:	f7fd fe63 	bl	8000be8 <__aeabi_d2f>
 8002f22:	4602      	mov	r2, r0
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	601a      	str	r2, [r3, #0]
	out[1] = (float)(dev->dat[1]) * 49. / 1000. * 9.81;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8002f2e:	ee07 3a90 	vmov	s15, r3
 8002f32:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002f36:	ee17 0a90 	vmov	r0, s15
 8002f3a:	f7fd fb05 	bl	8000548 <__aeabi_f2d>
 8002f3e:	f04f 0200 	mov.w	r2, #0
 8002f42:	4b2d      	ldr	r3, [pc, #180]	; (8002ff8 <h3l_convert+0x130>)
 8002f44:	f7fd fb58 	bl	80005f8 <__aeabi_dmul>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	460c      	mov	r4, r1
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	4621      	mov	r1, r4
 8002f50:	f04f 0200 	mov.w	r2, #0
 8002f54:	4b29      	ldr	r3, [pc, #164]	; (8002ffc <h3l_convert+0x134>)
 8002f56:	f7fd fc79 	bl	800084c <__aeabi_ddiv>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	460c      	mov	r4, r1
 8002f5e:	4618      	mov	r0, r3
 8002f60:	4621      	mov	r1, r4
 8002f62:	a323      	add	r3, pc, #140	; (adr r3, 8002ff0 <h3l_convert+0x128>)
 8002f64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f68:	f7fd fb46 	bl	80005f8 <__aeabi_dmul>
 8002f6c:	4603      	mov	r3, r0
 8002f6e:	460c      	mov	r4, r1
 8002f70:	4619      	mov	r1, r3
 8002f72:	4622      	mov	r2, r4
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	1d1c      	adds	r4, r3, #4
 8002f78:	4608      	mov	r0, r1
 8002f7a:	4611      	mov	r1, r2
 8002f7c:	f7fd fe34 	bl	8000be8 <__aeabi_d2f>
 8002f80:	4603      	mov	r3, r0
 8002f82:	6023      	str	r3, [r4, #0]
	out[2] = (float)(dev->dat[2]) * 49. / 1000. * 9.81;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8002f8a:	ee07 3a90 	vmov	s15, r3
 8002f8e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002f92:	ee17 0a90 	vmov	r0, s15
 8002f96:	f7fd fad7 	bl	8000548 <__aeabi_f2d>
 8002f9a:	f04f 0200 	mov.w	r2, #0
 8002f9e:	4b16      	ldr	r3, [pc, #88]	; (8002ff8 <h3l_convert+0x130>)
 8002fa0:	f7fd fb2a 	bl	80005f8 <__aeabi_dmul>
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	460c      	mov	r4, r1
 8002fa8:	4618      	mov	r0, r3
 8002faa:	4621      	mov	r1, r4
 8002fac:	f04f 0200 	mov.w	r2, #0
 8002fb0:	4b12      	ldr	r3, [pc, #72]	; (8002ffc <h3l_convert+0x134>)
 8002fb2:	f7fd fc4b 	bl	800084c <__aeabi_ddiv>
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	460c      	mov	r4, r1
 8002fba:	4618      	mov	r0, r3
 8002fbc:	4621      	mov	r1, r4
 8002fbe:	a30c      	add	r3, pc, #48	; (adr r3, 8002ff0 <h3l_convert+0x128>)
 8002fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fc4:	f7fd fb18 	bl	80005f8 <__aeabi_dmul>
 8002fc8:	4603      	mov	r3, r0
 8002fca:	460c      	mov	r4, r1
 8002fcc:	4619      	mov	r1, r3
 8002fce:	4622      	mov	r2, r4
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	f103 0408 	add.w	r4, r3, #8
 8002fd6:	4608      	mov	r0, r1
 8002fd8:	4611      	mov	r1, r2
 8002fda:	f7fd fe05 	bl	8000be8 <__aeabi_d2f>
 8002fde:	4603      	mov	r3, r0
 8002fe0:	6023      	str	r3, [r4, #0]

	//printf("ax: %4.2f, ay: %4.2f, az: %4.2f\n",buffer[0],buffer[1],buffer[2]);

}
 8002fe2:	bf00      	nop
 8002fe4:	370c      	adds	r7, #12
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bd90      	pop	{r4, r7, pc}
 8002fea:	bf00      	nop
 8002fec:	f3af 8000 	nop.w
 8002ff0:	51eb851f 	.word	0x51eb851f
 8002ff4:	40239eb8 	.word	0x40239eb8
 8002ff8:	40488000 	.word	0x40488000
 8002ffc:	408f4000 	.word	0x408f4000

08003000 <h3l_write>:


void h3l_write(struct h3l_dev * dev, uint8_t reg, uint8_t val)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	b086      	sub	sp, #24
 8003004:	af02      	add	r7, sp, #8
 8003006:	6078      	str	r0, [r7, #4]
 8003008:	460b      	mov	r3, r1
 800300a:	70fb      	strb	r3, [r7, #3]
 800300c:	4613      	mov	r3, r2
 800300e:	70bb      	strb	r3, [r7, #2]
	uint8_t _buf[2];
	//printf("writing to h3l: %d\n",val);
	_buf[0] = reg;
 8003010:	78fb      	ldrb	r3, [r7, #3]
 8003012:	733b      	strb	r3, [r7, #12]
	_buf[1] = val;
 8003014:	78bb      	ldrb	r3, [r7, #2]
 8003016:	737b      	strb	r3, [r7, #13]

	HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, _buf, 2, dev->delay);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6858      	ldr	r0, [r3, #4]
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	781b      	ldrb	r3, [r3, #0]
 8003020:	b299      	uxth	r1, r3
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	7a1b      	ldrb	r3, [r3, #8]
 8003026:	f107 020c 	add.w	r2, r7, #12
 800302a:	9300      	str	r3, [sp, #0]
 800302c:	2302      	movs	r3, #2
 800302e:	f002 fd45 	bl	8005abc <HAL_I2C_Master_Transmit>

};
 8003032:	bf00      	nop
 8003034:	3710      	adds	r7, #16
 8003036:	46bd      	mov	sp, r7
 8003038:	bd80      	pop	{r7, pc}
	...

0800303c <_get_accel_sensitivity>:
static float temperature_sensitivity = 326.8;

// *** Local functions *** //

// Used to convert raw accelerometer readings to G-force.
float _get_accel_sensitivity(enum icm20601_accel_g accel_g) {
 800303c:	b480      	push	{r7}
 800303e:	b085      	sub	sp, #20
 8003040:	af00      	add	r7, sp, #0
 8003042:	4603      	mov	r3, r0
 8003044:	71fb      	strb	r3, [r7, #7]
	float f = 0.0;
 8003046:	f04f 0300 	mov.w	r3, #0
 800304a:	60fb      	str	r3, [r7, #12]

  	switch (accel_g) {
 800304c:	79fb      	ldrb	r3, [r7, #7]
 800304e:	2b03      	cmp	r3, #3
 8003050:	d81a      	bhi.n	8003088 <_get_accel_sensitivity+0x4c>
 8003052:	a201      	add	r2, pc, #4	; (adr r2, 8003058 <_get_accel_sensitivity+0x1c>)
 8003054:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003058:	08003069 	.word	0x08003069
 800305c:	08003071 	.word	0x08003071
 8003060:	08003079 	.word	0x08003079
 8003064:	08003081 	.word	0x08003081
  	case (ICM20601_ACCEL_RANGE_4G):
    		f = 8192.0;
 8003068:	f04f 438c 	mov.w	r3, #1174405120	; 0x46000000
 800306c:	60fb      	str	r3, [r7, #12]
    break;
 800306e:	e00b      	b.n	8003088 <_get_accel_sensitivity+0x4c>
  	case (ICM20601_ACCEL_RANGE_8G):
    		f = 4096.0;
 8003070:	f04f 438b 	mov.w	r3, #1166016512	; 0x45800000
 8003074:	60fb      	str	r3, [r7, #12]
    break;
 8003076:	e007      	b.n	8003088 <_get_accel_sensitivity+0x4c>
  	case (ICM20601_ACCEL_RANGE_16G):
    		f = 2048.0;
 8003078:	f04f 438a 	mov.w	r3, #1157627904	; 0x45000000
 800307c:	60fb      	str	r3, [r7, #12]
    break;
 800307e:	e003      	b.n	8003088 <_get_accel_sensitivity+0x4c>
  	case (ICM20601_ACCEL_RANGE_32G):
    		f = 1024.0;
 8003080:	f04f 4389 	mov.w	r3, #1149239296	; 0x44800000
 8003084:	60fb      	str	r3, [r7, #12]
    break;
 8003086:	bf00      	nop
  }
  return f;
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	ee07 3a90 	vmov	s15, r3
}
 800308e:	eeb0 0a67 	vmov.f32	s0, s15
 8003092:	3714      	adds	r7, #20
 8003094:	46bd      	mov	sp, r7
 8003096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309a:	4770      	bx	lr

0800309c <_get_gyro_sensitivity>:

// Used to convert raw gyroscope readings to degrees per second.
float _get_gyro_sensitivity(enum icm20601_gyro_dps gyro_dps) {
 800309c:	b480      	push	{r7}
 800309e:	b085      	sub	sp, #20
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	4603      	mov	r3, r0
 80030a4:	71fb      	strb	r3, [r7, #7]
	float f = 0;
 80030a6:	f04f 0300 	mov.w	r3, #0
 80030aa:	60fb      	str	r3, [r7, #12]

	switch (gyro_dps) {
 80030ac:	79fb      	ldrb	r3, [r7, #7]
 80030ae:	2b03      	cmp	r3, #3
 80030b0:	d816      	bhi.n	80030e0 <_get_gyro_sensitivity+0x44>
 80030b2:	a201      	add	r2, pc, #4	; (adr r2, 80030b8 <_get_gyro_sensitivity+0x1c>)
 80030b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030b8:	080030c9 	.word	0x080030c9
 80030bc:	080030cf 	.word	0x080030cf
 80030c0:	080030d5 	.word	0x080030d5
 80030c4:	080030db 	.word	0x080030db
	case (ICM20601_GYRO_RANGE_500_DPS):
    		f = 65.5;
 80030c8:	4b0a      	ldr	r3, [pc, #40]	; (80030f4 <_get_gyro_sensitivity+0x58>)
 80030ca:	60fb      	str	r3, [r7, #12]
	break;
 80030cc:	e008      	b.n	80030e0 <_get_gyro_sensitivity+0x44>
	case (ICM20601_GYRO_RANGE_1000_DPS):
    		f = 32.8;
 80030ce:	4b0a      	ldr	r3, [pc, #40]	; (80030f8 <_get_gyro_sensitivity+0x5c>)
 80030d0:	60fb      	str	r3, [r7, #12]
    break;
 80030d2:	e005      	b.n	80030e0 <_get_gyro_sensitivity+0x44>
    case (ICM20601_GYRO_RANGE_2000_DPS):
    		f = 16.4;
 80030d4:	4b09      	ldr	r3, [pc, #36]	; (80030fc <_get_gyro_sensitivity+0x60>)
 80030d6:	60fb      	str	r3, [r7, #12]
    break;
 80030d8:	e002      	b.n	80030e0 <_get_gyro_sensitivity+0x44>
    case (ICM20601_GYRO_RANGE_4000_DPS):
    		f = 8.2;
 80030da:	4b09      	ldr	r3, [pc, #36]	; (8003100 <_get_gyro_sensitivity+0x64>)
 80030dc:	60fb      	str	r3, [r7, #12]
    break;
 80030de:	bf00      	nop
  }
  return f;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	ee07 3a90 	vmov	s15, r3
}
 80030e6:	eeb0 0a67 	vmov.f32	s0, s15
 80030ea:	3714      	adds	r7, #20
 80030ec:	46bd      	mov	sp, r7
 80030ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f2:	4770      	bx	lr
 80030f4:	42830000 	.word	0x42830000
 80030f8:	42033333 	.word	0x42033333
 80030fc:	41833333 	.word	0x41833333
 8003100:	41033333 	.word	0x41033333

08003104 <_icm_read_bytes>:
  }
  return 1;
}

// Read bytes from MEMS
void _icm_read_bytes(struct icm20601_dev * dev, uint8_t reg, uint8_t* pData, uint16_t size){
 8003104:	b580      	push	{r7, lr}
 8003106:	b084      	sub	sp, #16
 8003108:	af00      	add	r7, sp, #0
 800310a:	60f8      	str	r0, [r7, #12]
 800310c:	607a      	str	r2, [r7, #4]
 800310e:	461a      	mov	r2, r3
 8003110:	460b      	mov	r3, r1
 8003112:	72fb      	strb	r3, [r7, #11]
 8003114:	4613      	mov	r3, r2
 8003116:	813b      	strh	r3, [r7, #8]
	reg = reg | 0x80;
 8003118:	7afb      	ldrb	r3, [r7, #11]
 800311a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800311e:	b2db      	uxtb	r3, r3
 8003120:	72fb      	strb	r3, [r7, #11]
	HAL_GPIO_WritePin(dev->cs_port, dev->cs_pin, GPIO_PIN_RESET);
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	6818      	ldr	r0, [r3, #0]
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	889b      	ldrh	r3, [r3, #4]
 800312a:	2200      	movs	r2, #0
 800312c:	4619      	mov	r1, r3
 800312e:	f002 fb59 	bl	80057e4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(dev->spi_bus, &reg, 1, IMU20601_SPI_TIMEOUT);
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	6898      	ldr	r0, [r3, #8]
 8003136:	f107 010b 	add.w	r1, r7, #11
 800313a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800313e:	2201      	movs	r2, #1
 8003140:	f005 fbd2 	bl	80088e8 <HAL_SPI_Transmit>
	HAL_SPI_Receive(dev->spi_bus, pData, size, IMU20601_SPI_TIMEOUT);
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	6898      	ldr	r0, [r3, #8]
 8003148:	893a      	ldrh	r2, [r7, #8]
 800314a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800314e:	6879      	ldr	r1, [r7, #4]
 8003150:	f005 fcfe 	bl	8008b50 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(dev->cs_port, dev->cs_pin, GPIO_PIN_SET);
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	6818      	ldr	r0, [r3, #0]
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	889b      	ldrh	r3, [r3, #4]
 800315c:	2201      	movs	r2, #1
 800315e:	4619      	mov	r1, r3
 8003160:	f002 fb40 	bl	80057e4 <HAL_GPIO_WritePin>
}
 8003164:	bf00      	nop
 8003166:	3710      	adds	r7, #16
 8003168:	46bd      	mov	sp, r7
 800316a:	bd80      	pop	{r7, pc}

0800316c <_icm_write_bytes>:

// Write bytes to MEMS
void _icm_write_bytes(struct icm20601_dev * dev, uint8_t reg, uint8_t *pData, uint16_t size){
 800316c:	b580      	push	{r7, lr}
 800316e:	b084      	sub	sp, #16
 8003170:	af00      	add	r7, sp, #0
 8003172:	60f8      	str	r0, [r7, #12]
 8003174:	607a      	str	r2, [r7, #4]
 8003176:	461a      	mov	r2, r3
 8003178:	460b      	mov	r3, r1
 800317a:	72fb      	strb	r3, [r7, #11]
 800317c:	4613      	mov	r3, r2
 800317e:	813b      	strh	r3, [r7, #8]

	HAL_GPIO_WritePin(dev->cs_port, dev->cs_pin, GPIO_PIN_RESET);
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	6818      	ldr	r0, [r3, #0]
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	889b      	ldrh	r3, [r3, #4]
 8003188:	2200      	movs	r2, #0
 800318a:	4619      	mov	r1, r3
 800318c:	f002 fb2a 	bl	80057e4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(dev->spi_bus, &reg, 1, IMU20601_SPI_TIMEOUT);
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	6898      	ldr	r0, [r3, #8]
 8003194:	f107 010b 	add.w	r1, r7, #11
 8003198:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800319c:	2201      	movs	r2, #1
 800319e:	f005 fba3 	bl	80088e8 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(dev->spi_bus, pData, size, IMU20601_SPI_TIMEOUT);
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	6898      	ldr	r0, [r3, #8]
 80031a6:	893a      	ldrh	r2, [r7, #8]
 80031a8:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80031ac:	6879      	ldr	r1, [r7, #4]
 80031ae:	f005 fb9b 	bl	80088e8 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(dev->cs_port, dev->cs_pin, GPIO_PIN_SET);
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	6818      	ldr	r0, [r3, #0]
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	889b      	ldrh	r3, [r3, #4]
 80031ba:	2201      	movs	r2, #1
 80031bc:	4619      	mov	r1, r3
 80031be:	f002 fb11 	bl	80057e4 <HAL_GPIO_WritePin>
}
 80031c2:	bf00      	nop
 80031c4:	3710      	adds	r7, #16
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bd80      	pop	{r7, pc}

080031ca <icm20601_init>:


// *** Global Functions *** //

int8_t icm20601_init(struct icm20601_dev * dev) {
 80031ca:	b580      	push	{r7, lr}
 80031cc:	b084      	sub	sp, #16
 80031ce:	af00      	add	r7, sp, #0
 80031d0:	6078      	str	r0, [r7, #4]
	uint8_t tmp = 0;
 80031d2:	2300      	movs	r3, #0
 80031d4:	73fb      	strb	r3, [r7, #15]
	uint8_t r [1] = {0};
 80031d6:	2300      	movs	r3, #0
 80031d8:	733b      	strb	r3, [r7, #12]
	//  4. disable fifo
	//  5. configure chip
	//  6. enable accelerometer and gyroscope

	// full reset of chip
	tmp = SENS_reset; // 0x81
 80031da:	2381      	movs	r3, #129	; 0x81
 80031dc:	73fb      	strb	r3, [r7, #15]
	_icm_write_bytes(dev, REG_PWR_MGMT_1, &tmp , 1);
 80031de:	f107 020f 	add.w	r2, r7, #15
 80031e2:	2301      	movs	r3, #1
 80031e4:	216b      	movs	r1, #107	; 0x6b
 80031e6:	6878      	ldr	r0, [r7, #4]
 80031e8:	f7ff ffc0 	bl	800316c <_icm_write_bytes>
	HAL_Delay(1);
 80031ec:	2001      	movs	r0, #1
 80031ee:	f000 ffc9 	bl	8004184 <HAL_Delay>

    // set clock to internal PLL
    tmp = SENS_internalpll; //0x01
 80031f2:	2301      	movs	r3, #1
 80031f4:	73fb      	strb	r3, [r7, #15]
    _icm_write_bytes(dev, REG_PWR_MGMT_1, &tmp, 1);
 80031f6:	f107 020f 	add.w	r2, r7, #15
 80031fa:	2301      	movs	r3, #1
 80031fc:	216b      	movs	r1, #107	; 0x6b
 80031fe:	6878      	ldr	r0, [r7, #4]
 8003200:	f7ff ffb4 	bl	800316c <_icm_write_bytes>
    HAL_Delay(1);
 8003204:	2001      	movs	r0, #1
 8003206:	f000 ffbd 	bl	8004184 <HAL_Delay>

    // verify we are able to read from the chip
    _icm_read_bytes(dev, REG_WHO_AM_I, r, 1);
 800320a:	f107 020c 	add.w	r2, r7, #12
 800320e:	2301      	movs	r3, #1
 8003210:	2175      	movs	r1, #117	; 0x75
 8003212:	6878      	ldr	r0, [r7, #4]
 8003214:	f7ff ff76 	bl	8003104 <_icm_read_bytes>
    if (r[0] != REG_WHO_AM_I_CONST) return 0;
 8003218:	7b3b      	ldrb	r3, [r7, #12]
 800321a:	2bac      	cmp	r3, #172	; 0xac
 800321c:	d001      	beq.n	8003222 <icm20601_init+0x58>
 800321e:	2300      	movs	r3, #0
 8003220:	e093      	b.n	800334a <icm20601_init+0x180>

    // place accel and gyro on standby
    tmp = SENS_standby; // 0x3F
 8003222:	233f      	movs	r3, #63	; 0x3f
 8003224:	73fb      	strb	r3, [r7, #15]
    _icm_write_bytes(dev, REG_PWR_MGMT_2, &tmp , 1);
 8003226:	f107 020f 	add.w	r2, r7, #15
 800322a:	2301      	movs	r3, #1
 800322c:	216c      	movs	r1, #108	; 0x6c
 800322e:	6878      	ldr	r0, [r7, #4]
 8003230:	f7ff ff9c 	bl	800316c <_icm_write_bytes>

    // disable fifo
    tmp = SENS_nofifo; //0x00
 8003234:	2300      	movs	r3, #0
 8003236:	73fb      	strb	r3, [r7, #15]
    _icm_write_bytes(dev, REG_USER_CTRL, &tmp , 1);
 8003238:	f107 020f 	add.w	r2, r7, #15
 800323c:	2301      	movs	r3, #1
 800323e:	216a      	movs	r1, #106	; 0x6a
 8003240:	6878      	ldr	r0, [r7, #4]
 8003242:	f7ff ff93 	bl	800316c <_icm_write_bytes>

    // disable chip I2C communications
    tmp = SENS_disablei2c;	//0x41;
 8003246:	2341      	movs	r3, #65	; 0x41
 8003248:	73fb      	strb	r3, [r7, #15]
    _icm_write_bytes(dev, REG_USER_CTRL, &tmp , 1);
 800324a:	f107 020f 	add.w	r2, r7, #15
 800324e:	2301      	movs	r3, #1
 8003250:	216a      	movs	r1, #106	; 0x6a
 8003252:	6878      	ldr	r0, [r7, #4]
 8003254:	f7ff ff8a 	bl	800316c <_icm_write_bytes>

    // Accelerometer filtering
    if (ICM20601_ACCEL_DLPF_BYPASS_1046_HZ == dev->accel_dlpf) {
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	7b1b      	ldrb	r3, [r3, #12]
 800325c:	2b08      	cmp	r3, #8
 800325e:	d102      	bne.n	8003266 <icm20601_init+0x9c>
      tmp = (0x01 << 3);
 8003260:	2308      	movs	r3, #8
 8003262:	73fb      	strb	r3, [r7, #15]
 8003264:	e002      	b.n	800326c <icm20601_init+0xa2>
    }
    else {
      tmp = dev->accel_dlpf;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	7b1b      	ldrb	r3, [r3, #12]
 800326a:	73fb      	strb	r3, [r7, #15]
    }
    _icm_write_bytes(dev, REG_ACCEL_CONFIG_2, &tmp , 1);
 800326c:	f107 020f 	add.w	r2, r7, #15
 8003270:	2301      	movs	r3, #1
 8003272:	211d      	movs	r1, #29
 8003274:	6878      	ldr	r0, [r7, #4]
 8003276:	f7ff ff79 	bl	800316c <_icm_write_bytes>

    // Accelerometer range
    tmp = (dev->accel_g) << 3;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	7b5b      	ldrb	r3, [r3, #13]
 800327e:	00db      	lsls	r3, r3, #3
 8003280:	b2db      	uxtb	r3, r3
 8003282:	73fb      	strb	r3, [r7, #15]
    _icm_write_bytes(dev, REG_ACCEL_CONFIG_1, &tmp , 1);
 8003284:	f107 020f 	add.w	r2, r7, #15
 8003288:	2301      	movs	r3, #1
 800328a:	211c      	movs	r1, #28
 800328c:	6878      	ldr	r0, [r7, #4]
 800328e:	f7ff ff6d 	bl	800316c <_icm_write_bytes>
    // Gyro filtering
    //tmp = ((dev->gyro_dps) << 3) | SENS_gyrofilter; // filter: 0x02
    //_icm_write_bytes(dev, REG_GYRO_CONFIG, &tmp , 1);


    if (ICM20601_GYRO_DLPF_BYPASS_3281_HZ == dev->gyro_dlpf) {
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	7b9b      	ldrb	r3, [r3, #14]
 8003296:	2b08      	cmp	r3, #8
 8003298:	d119      	bne.n	80032ce <icm20601_init+0x104>
    	// bypass dpf and set dps
        tmp = 0x00;
 800329a:	2300      	movs	r3, #0
 800329c:	73fb      	strb	r3, [r7, #15]
        _icm_write_bytes(dev, REG_CONFIG, &tmp , 1);
 800329e:	f107 020f 	add.w	r2, r7, #15
 80032a2:	2301      	movs	r3, #1
 80032a4:	211a      	movs	r1, #26
 80032a6:	6878      	ldr	r0, [r7, #4]
 80032a8:	f7ff ff60 	bl	800316c <_icm_write_bytes>

        tmp = (dev->gyro_dps << 3) | 0x02;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	7bdb      	ldrb	r3, [r3, #15]
 80032b0:	00db      	lsls	r3, r3, #3
 80032b2:	b25b      	sxtb	r3, r3
 80032b4:	f043 0302 	orr.w	r3, r3, #2
 80032b8:	b25b      	sxtb	r3, r3
 80032ba:	b2db      	uxtb	r3, r3
 80032bc:	73fb      	strb	r3, [r7, #15]
        _icm_write_bytes(dev, REG_GYRO_CONFIG, &tmp , 1);
 80032be:	f107 020f 	add.w	r2, r7, #15
 80032c2:	2301      	movs	r3, #1
 80032c4:	211b      	movs	r1, #27
 80032c6:	6878      	ldr	r0, [r7, #4]
 80032c8:	f7ff ff50 	bl	800316c <_icm_write_bytes>
 80032cc:	e033      	b.n	8003336 <icm20601_init+0x16c>
     }
     else if (ICM20601_GYRO_DLPF_BYPASS_8173_HZ == dev->gyro_dlpf) {
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	7b9b      	ldrb	r3, [r3, #14]
 80032d2:	2b09      	cmp	r3, #9
 80032d4:	d119      	bne.n	800330a <icm20601_init+0x140>
        // bypass dpf and set dps
        tmp = 0x00;
 80032d6:	2300      	movs	r3, #0
 80032d8:	73fb      	strb	r3, [r7, #15]
        _icm_write_bytes(dev, REG_CONFIG, &tmp , 1);
 80032da:	f107 020f 	add.w	r2, r7, #15
 80032de:	2301      	movs	r3, #1
 80032e0:	211a      	movs	r1, #26
 80032e2:	6878      	ldr	r0, [r7, #4]
 80032e4:	f7ff ff42 	bl	800316c <_icm_write_bytes>

        tmp = (dev->gyro_dps << 3) | 0x01;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	7bdb      	ldrb	r3, [r3, #15]
 80032ec:	00db      	lsls	r3, r3, #3
 80032ee:	b25b      	sxtb	r3, r3
 80032f0:	f043 0301 	orr.w	r3, r3, #1
 80032f4:	b25b      	sxtb	r3, r3
 80032f6:	b2db      	uxtb	r3, r3
 80032f8:	73fb      	strb	r3, [r7, #15]
        _icm_write_bytes(dev, REG_GYRO_CONFIG, &tmp , 1);
 80032fa:	f107 020f 	add.w	r2, r7, #15
 80032fe:	2301      	movs	r3, #1
 8003300:	211b      	movs	r1, #27
 8003302:	6878      	ldr	r0, [r7, #4]
 8003304:	f7ff ff32 	bl	800316c <_icm_write_bytes>
 8003308:	e015      	b.n	8003336 <icm20601_init+0x16c>
     }
     else {
        // configure dpf and set dps
        tmp = dev->gyro_dlpf;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	7b9b      	ldrb	r3, [r3, #14]
 800330e:	73fb      	strb	r3, [r7, #15]
        _icm_write_bytes(dev, REG_CONFIG, &tmp , 1);
 8003310:	f107 020f 	add.w	r2, r7, #15
 8003314:	2301      	movs	r3, #1
 8003316:	211a      	movs	r1, #26
 8003318:	6878      	ldr	r0, [r7, #4]
 800331a:	f7ff ff27 	bl	800316c <_icm_write_bytes>

        tmp = dev->gyro_dps << 3;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	7bdb      	ldrb	r3, [r3, #15]
 8003322:	00db      	lsls	r3, r3, #3
 8003324:	b2db      	uxtb	r3, r3
 8003326:	73fb      	strb	r3, [r7, #15]
        _icm_write_bytes(dev, REG_GYRO_CONFIG, &tmp , 1);
 8003328:	f107 020f 	add.w	r2, r7, #15
 800332c:	2301      	movs	r3, #1
 800332e:	211b      	movs	r1, #27
 8003330:	6878      	ldr	r0, [r7, #4]
 8003332:	f7ff ff1b 	bl	800316c <_icm_write_bytes>
     }


    tmp = 0x00;
 8003336:	2300      	movs	r3, #0
 8003338:	73fb      	strb	r3, [r7, #15]
    _icm_write_bytes(dev, REG_PWR_MGMT_2, &tmp, 1);
 800333a:	f107 020f 	add.w	r2, r7, #15
 800333e:	2301      	movs	r3, #1
 8003340:	216c      	movs	r1, #108	; 0x6c
 8003342:	6878      	ldr	r0, [r7, #4]
 8003344:	f7ff ff12 	bl	800316c <_icm_write_bytes>


    return 1;
 8003348:	2301      	movs	r3, #1
}
 800334a:	4618      	mov	r0, r3
 800334c:	3710      	adds	r7, #16
 800334e:	46bd      	mov	sp, r7
 8003350:	bd80      	pop	{r7, pc}

08003352 <icm20601_read_accel_raw>:

// Read out raw acceleration data
void icm20601_read_accel_raw(struct icm20601_dev * dev, int16_t *accel){
 8003352:	b580      	push	{r7, lr}
 8003354:	b084      	sub	sp, #16
 8003356:	af00      	add	r7, sp, #0
 8003358:	6078      	str	r0, [r7, #4]
 800335a:	6039      	str	r1, [r7, #0]
	uint8_t accel_8bit [6] = { 0 };
 800335c:	f107 0308 	add.w	r3, r7, #8
 8003360:	2200      	movs	r2, #0
 8003362:	601a      	str	r2, [r3, #0]
 8003364:	809a      	strh	r2, [r3, #4]
	_icm_read_bytes(dev, REG_ACCEL_XOUT_H, accel_8bit, 6);
 8003366:	f107 0208 	add.w	r2, r7, #8
 800336a:	2306      	movs	r3, #6
 800336c:	213b      	movs	r1, #59	; 0x3b
 800336e:	6878      	ldr	r0, [r7, #4]
 8003370:	f7ff fec8 	bl	8003104 <_icm_read_bytes>

	UINT8_TO_INT16(accel[0], accel_8bit[0], accel_8bit[1]);
 8003374:	7a3b      	ldrb	r3, [r7, #8]
 8003376:	b21a      	sxth	r2, r3
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	801a      	strh	r2, [r3, #0]
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003382:	021b      	lsls	r3, r3, #8
 8003384:	b21a      	sxth	r2, r3
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	801a      	strh	r2, [r3, #0]
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8003390:	7a7b      	ldrb	r3, [r7, #9]
 8003392:	b21b      	sxth	r3, r3
 8003394:	4313      	orrs	r3, r2
 8003396:	b21a      	sxth	r2, r3
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	801a      	strh	r2, [r3, #0]
	UINT8_TO_INT16(accel[1], accel_8bit[2], accel_8bit[3]);
 800339c:	7aba      	ldrb	r2, [r7, #10]
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	3302      	adds	r3, #2
 80033a2:	b212      	sxth	r2, r2
 80033a4:	801a      	strh	r2, [r3, #0]
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	3302      	adds	r3, #2
 80033aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80033ae:	021a      	lsls	r2, r3, #8
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	3302      	adds	r3, #2
 80033b4:	b212      	sxth	r2, r2
 80033b6:	801a      	strh	r2, [r3, #0]
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	3302      	adds	r3, #2
 80033bc:	f9b3 1000 	ldrsh.w	r1, [r3]
 80033c0:	7afb      	ldrb	r3, [r7, #11]
 80033c2:	b21a      	sxth	r2, r3
 80033c4:	683b      	ldr	r3, [r7, #0]
 80033c6:	3302      	adds	r3, #2
 80033c8:	430a      	orrs	r2, r1
 80033ca:	b212      	sxth	r2, r2
 80033cc:	801a      	strh	r2, [r3, #0]
	UINT8_TO_INT16(accel[2], accel_8bit[4], accel_8bit[5]);
 80033ce:	7b3a      	ldrb	r2, [r7, #12]
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	3304      	adds	r3, #4
 80033d4:	b212      	sxth	r2, r2
 80033d6:	801a      	strh	r2, [r3, #0]
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	3304      	adds	r3, #4
 80033dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80033e0:	021a      	lsls	r2, r3, #8
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	3304      	adds	r3, #4
 80033e6:	b212      	sxth	r2, r2
 80033e8:	801a      	strh	r2, [r3, #0]
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	3304      	adds	r3, #4
 80033ee:	f9b3 1000 	ldrsh.w	r1, [r3]
 80033f2:	7b7b      	ldrb	r3, [r7, #13]
 80033f4:	b21a      	sxth	r2, r3
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	3304      	adds	r3, #4
 80033fa:	430a      	orrs	r2, r1
 80033fc:	b212      	sxth	r2, r2
 80033fe:	801a      	strh	r2, [r3, #0]
}
 8003400:	bf00      	nop
 8003402:	3710      	adds	r7, #16
 8003404:	46bd      	mov	sp, r7
 8003406:	bd80      	pop	{r7, pc}

08003408 <icm20601_read_gyro_raw>:
    accel[1]  = ((float) accel_raw[1]) / accel_sensitivity;
    accel[2]  = ((float) accel_raw[2]) / accel_sensitivity;
}

// Read out raw gyro data
void icm20601_read_gyro_raw(struct icm20601_dev * dev, int16_t *gyro){
 8003408:	b580      	push	{r7, lr}
 800340a:	b084      	sub	sp, #16
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
 8003410:	6039      	str	r1, [r7, #0]
	uint8_t gyro_8bit [6] = { 0 };
 8003412:	f107 0308 	add.w	r3, r7, #8
 8003416:	2200      	movs	r2, #0
 8003418:	601a      	str	r2, [r3, #0]
 800341a:	809a      	strh	r2, [r3, #4]
	_icm_read_bytes(dev, REG_GYRO_XOUT_H, gyro_8bit, 6);
 800341c:	f107 0208 	add.w	r2, r7, #8
 8003420:	2306      	movs	r3, #6
 8003422:	2143      	movs	r1, #67	; 0x43
 8003424:	6878      	ldr	r0, [r7, #4]
 8003426:	f7ff fe6d 	bl	8003104 <_icm_read_bytes>

	UINT8_TO_INT16(gyro[0], gyro_8bit[0], gyro_8bit[1]);
 800342a:	7a3b      	ldrb	r3, [r7, #8]
 800342c:	b21a      	sxth	r2, r3
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	801a      	strh	r2, [r3, #0]
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003438:	021b      	lsls	r3, r3, #8
 800343a:	b21a      	sxth	r2, r3
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	801a      	strh	r2, [r3, #0]
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	f9b3 2000 	ldrsh.w	r2, [r3]
 8003446:	7a7b      	ldrb	r3, [r7, #9]
 8003448:	b21b      	sxth	r3, r3
 800344a:	4313      	orrs	r3, r2
 800344c:	b21a      	sxth	r2, r3
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	801a      	strh	r2, [r3, #0]
	UINT8_TO_INT16(gyro[1], gyro_8bit[2], gyro_8bit[3]);
 8003452:	7aba      	ldrb	r2, [r7, #10]
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	3302      	adds	r3, #2
 8003458:	b212      	sxth	r2, r2
 800345a:	801a      	strh	r2, [r3, #0]
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	3302      	adds	r3, #2
 8003460:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003464:	021a      	lsls	r2, r3, #8
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	3302      	adds	r3, #2
 800346a:	b212      	sxth	r2, r2
 800346c:	801a      	strh	r2, [r3, #0]
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	3302      	adds	r3, #2
 8003472:	f9b3 1000 	ldrsh.w	r1, [r3]
 8003476:	7afb      	ldrb	r3, [r7, #11]
 8003478:	b21a      	sxth	r2, r3
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	3302      	adds	r3, #2
 800347e:	430a      	orrs	r2, r1
 8003480:	b212      	sxth	r2, r2
 8003482:	801a      	strh	r2, [r3, #0]
	UINT8_TO_INT16(gyro[2], gyro_8bit[4], gyro_8bit[5]);
 8003484:	7b3a      	ldrb	r2, [r7, #12]
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	3304      	adds	r3, #4
 800348a:	b212      	sxth	r2, r2
 800348c:	801a      	strh	r2, [r3, #0]
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	3304      	adds	r3, #4
 8003492:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003496:	021a      	lsls	r2, r3, #8
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	3304      	adds	r3, #4
 800349c:	b212      	sxth	r2, r2
 800349e:	801a      	strh	r2, [r3, #0]
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	3304      	adds	r3, #4
 80034a4:	f9b3 1000 	ldrsh.w	r1, [r3]
 80034a8:	7b7b      	ldrb	r3, [r7, #13]
 80034aa:	b21a      	sxth	r2, r3
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	3304      	adds	r3, #4
 80034b0:	430a      	orrs	r2, r1
 80034b2:	b212      	sxth	r2, r2
 80034b4:	801a      	strh	r2, [r3, #0]
}
 80034b6:	bf00      	nop
 80034b8:	3710      	adds	r7, #16
 80034ba:	46bd      	mov	sp, r7
 80034bc:	bd80      	pop	{r7, pc}

080034be <icm20601_read_temp_raw>:
    gyro[1]  = ((float) gyro_raw[1]) / gyro_sensitivity;
    gyro[2]  = ((float) gyro_raw[2]) / gyro_sensitivity;
}

// Read out raw temperature data
void icm20601_read_temp_raw(struct icm20601_dev * dev, int16_t *temp){
 80034be:	b580      	push	{r7, lr}
 80034c0:	b084      	sub	sp, #16
 80034c2:	af00      	add	r7, sp, #0
 80034c4:	6078      	str	r0, [r7, #4]
 80034c6:	6039      	str	r1, [r7, #0]
	uint8_t temp_8bit [2] = { 0 };
 80034c8:	2300      	movs	r3, #0
 80034ca:	81bb      	strh	r3, [r7, #12]
	_icm_read_bytes(dev, REG_TEMP_OUT_H, temp_8bit, 2);
 80034cc:	f107 020c 	add.w	r2, r7, #12
 80034d0:	2302      	movs	r3, #2
 80034d2:	2141      	movs	r1, #65	; 0x41
 80034d4:	6878      	ldr	r0, [r7, #4]
 80034d6:	f7ff fe15 	bl	8003104 <_icm_read_bytes>

	UINT8_TO_INT16(*temp, temp_8bit[0], temp_8bit[1]);
 80034da:	7b3b      	ldrb	r3, [r7, #12]
 80034dc:	b21a      	sxth	r2, r3
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	801a      	strh	r2, [r3, #0]
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80034e8:	021b      	lsls	r3, r3, #8
 80034ea:	b21a      	sxth	r2, r3
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	801a      	strh	r2, [r3, #0]
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	f9b3 2000 	ldrsh.w	r2, [r3]
 80034f6:	7b7b      	ldrb	r3, [r7, #13]
 80034f8:	b21b      	sxth	r3, r3
 80034fa:	4313      	orrs	r3, r2
 80034fc:	b21a      	sxth	r2, r3
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	801a      	strh	r2, [r3, #0]
}
 8003502:	bf00      	nop
 8003504:	3710      	adds	r7, #16
 8003506:	46bd      	mov	sp, r7
 8003508:	bd80      	pop	{r7, pc}
 800350a:	0000      	movs	r0, r0
 800350c:	0000      	movs	r0, r0
	...

08003510 <icm20601_read_data>:

	*temp = ((float)temperature_raw) / temperature_sensitivity + 25.0; // TEMP_degC = ((TEMP_OUT  RoomTemp_Offset)/Temp_Sensitivity) + 25degC
}

void icm20601_read_data(struct icm20601_dev * dev, float * buf)
{
 8003510:	b590      	push	{r4, r7, lr}
 8003512:	b089      	sub	sp, #36	; 0x24
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
 8003518:	6039      	str	r1, [r7, #0]
	int16_t temperature_raw;
	icm20601_read_temp_raw(dev, &temperature_raw);
 800351a:	f107 0316 	add.w	r3, r7, #22
 800351e:	4619      	mov	r1, r3
 8003520:	6878      	ldr	r0, [r7, #4]
 8003522:	f7ff ffcc 	bl	80034be <icm20601_read_temp_raw>
	buf[0] = ((float)temperature_raw) / temperature_sensitivity + 25.0;
 8003526:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800352a:	ee07 3a90 	vmov	s15, r3
 800352e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8003532:	4b61      	ldr	r3, [pc, #388]	; (80036b8 <icm20601_read_data+0x1a8>)
 8003534:	ed93 7a00 	vldr	s14, [r3]
 8003538:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800353c:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8003540:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003544:	683b      	ldr	r3, [r7, #0]
 8003546:	edc3 7a00 	vstr	s15, [r3]
	float accel_sensitivity;
	int16_t accel_raw[3] = { 0 };
 800354a:	f107 0310 	add.w	r3, r7, #16
 800354e:	2200      	movs	r2, #0
 8003550:	601a      	str	r2, [r3, #0]
 8003552:	809a      	strh	r2, [r3, #4]

	accel_sensitivity = _get_accel_sensitivity(dev->accel_g);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	7b5b      	ldrb	r3, [r3, #13]
 8003558:	4618      	mov	r0, r3
 800355a:	f7ff fd6f 	bl	800303c <_get_accel_sensitivity>
 800355e:	ed87 0a07 	vstr	s0, [r7, #28]

  	icm20601_read_accel_raw(dev, accel_raw);
 8003562:	f107 0310 	add.w	r3, r7, #16
 8003566:	4619      	mov	r1, r3
 8003568:	6878      	ldr	r0, [r7, #4]
 800356a:	f7ff fef2 	bl	8003352 <icm20601_read_accel_raw>

    buf[1] = ((float) accel_raw[0]) / accel_sensitivity * 9.81;
 800356e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8003572:	ee07 3a90 	vmov	s15, r3
 8003576:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800357a:	edd7 7a07 	vldr	s15, [r7, #28]
 800357e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003582:	ee16 0a90 	vmov	r0, s13
 8003586:	f7fc ffdf 	bl	8000548 <__aeabi_f2d>
 800358a:	a349      	add	r3, pc, #292	; (adr r3, 80036b0 <icm20601_read_data+0x1a0>)
 800358c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003590:	f7fd f832 	bl	80005f8 <__aeabi_dmul>
 8003594:	4603      	mov	r3, r0
 8003596:	460c      	mov	r4, r1
 8003598:	4619      	mov	r1, r3
 800359a:	4622      	mov	r2, r4
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	1d1c      	adds	r4, r3, #4
 80035a0:	4608      	mov	r0, r1
 80035a2:	4611      	mov	r1, r2
 80035a4:	f7fd fb20 	bl	8000be8 <__aeabi_d2f>
 80035a8:	4603      	mov	r3, r0
 80035aa:	6023      	str	r3, [r4, #0]
    buf[2]  = ((float) accel_raw[1]) / accel_sensitivity * 9.81;
 80035ac:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80035b0:	ee07 3a90 	vmov	s15, r3
 80035b4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80035b8:	edd7 7a07 	vldr	s15, [r7, #28]
 80035bc:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80035c0:	ee16 0a90 	vmov	r0, s13
 80035c4:	f7fc ffc0 	bl	8000548 <__aeabi_f2d>
 80035c8:	a339      	add	r3, pc, #228	; (adr r3, 80036b0 <icm20601_read_data+0x1a0>)
 80035ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035ce:	f7fd f813 	bl	80005f8 <__aeabi_dmul>
 80035d2:	4603      	mov	r3, r0
 80035d4:	460c      	mov	r4, r1
 80035d6:	4619      	mov	r1, r3
 80035d8:	4622      	mov	r2, r4
 80035da:	683b      	ldr	r3, [r7, #0]
 80035dc:	f103 0408 	add.w	r4, r3, #8
 80035e0:	4608      	mov	r0, r1
 80035e2:	4611      	mov	r1, r2
 80035e4:	f7fd fb00 	bl	8000be8 <__aeabi_d2f>
 80035e8:	4603      	mov	r3, r0
 80035ea:	6023      	str	r3, [r4, #0]
    buf[3]  = ((float) accel_raw[2]) / accel_sensitivity * 9.81 ;
 80035ec:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80035f0:	ee07 3a90 	vmov	s15, r3
 80035f4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80035f8:	edd7 7a07 	vldr	s15, [r7, #28]
 80035fc:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003600:	ee16 0a90 	vmov	r0, s13
 8003604:	f7fc ffa0 	bl	8000548 <__aeabi_f2d>
 8003608:	a329      	add	r3, pc, #164	; (adr r3, 80036b0 <icm20601_read_data+0x1a0>)
 800360a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800360e:	f7fc fff3 	bl	80005f8 <__aeabi_dmul>
 8003612:	4603      	mov	r3, r0
 8003614:	460c      	mov	r4, r1
 8003616:	4619      	mov	r1, r3
 8003618:	4622      	mov	r2, r4
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	f103 040c 	add.w	r4, r3, #12
 8003620:	4608      	mov	r0, r1
 8003622:	4611      	mov	r1, r2
 8003624:	f7fd fae0 	bl	8000be8 <__aeabi_d2f>
 8003628:	4603      	mov	r3, r0
 800362a:	6023      	str	r3, [r4, #0]

	float gyro_sensitivity;
	int16_t gyro_raw[3] = { 0 };
 800362c:	f107 0308 	add.w	r3, r7, #8
 8003630:	2200      	movs	r2, #0
 8003632:	601a      	str	r2, [r3, #0]
 8003634:	809a      	strh	r2, [r3, #4]

	gyro_sensitivity = _get_gyro_sensitivity(dev->accel_g);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	7b5b      	ldrb	r3, [r3, #13]
 800363a:	4618      	mov	r0, r3
 800363c:	f7ff fd2e 	bl	800309c <_get_gyro_sensitivity>
 8003640:	ed87 0a06 	vstr	s0, [r7, #24]

  	icm20601_read_gyro_raw(dev, gyro_raw);
 8003644:	f107 0308 	add.w	r3, r7, #8
 8003648:	4619      	mov	r1, r3
 800364a:	6878      	ldr	r0, [r7, #4]
 800364c:	f7ff fedc 	bl	8003408 <icm20601_read_gyro_raw>

    buf[4] = ((float) gyro_raw[0]) / gyro_sensitivity;
 8003650:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8003654:	ee07 3a90 	vmov	s15, r3
 8003658:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	3310      	adds	r3, #16
 8003660:	ed97 7a06 	vldr	s14, [r7, #24]
 8003664:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003668:	edc3 7a00 	vstr	s15, [r3]
    buf[5]  = ((float) gyro_raw[1]) / gyro_sensitivity;
 800366c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003670:	ee07 3a90 	vmov	s15, r3
 8003674:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	3314      	adds	r3, #20
 800367c:	ed97 7a06 	vldr	s14, [r7, #24]
 8003680:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003684:	edc3 7a00 	vstr	s15, [r3]
    buf[6]  = ((float) gyro_raw[2]) / gyro_sensitivity;
 8003688:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800368c:	ee07 3a90 	vmov	s15, r3
 8003690:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	3318      	adds	r3, #24
 8003698:	ed97 7a06 	vldr	s14, [r7, #24]
 800369c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80036a0:	edc3 7a00 	vstr	s15, [r3]
}
 80036a4:	bf00      	nop
 80036a6:	3724      	adds	r7, #36	; 0x24
 80036a8:	46bd      	mov	sp, r7
 80036aa:	bd90      	pop	{r4, r7, pc}
 80036ac:	f3af 8000 	nop.w
 80036b0:	51eb851f 	.word	0x51eb851f
 80036b4:	40239eb8 	.word	0x40239eb8
 80036b8:	20000124 	.word	0x20000124

080036bc <toggle>:
 *      Author: linus
 */

#include "devices/LED.h"

void toggle(struct LED_dev * ctrl){
 80036bc:	b580      	push	{r7, lr}
 80036be:	b082      	sub	sp, #8
 80036c0:	af00      	add	r7, sp, #0
 80036c2:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(ctrl->LED_port, ctrl->LED_pin);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681a      	ldr	r2, [r3, #0]
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	889b      	ldrh	r3, [r3, #4]
 80036cc:	4619      	mov	r1, r3
 80036ce:	4610      	mov	r0, r2
 80036d0:	f002 f8a1 	bl	8005816 <HAL_GPIO_TogglePin>
}
 80036d4:	bf00      	nop
 80036d6:	3708      	adds	r7, #8
 80036d8:	46bd      	mov	sp, r7
 80036da:	bd80      	pop	{r7, pc}

080036dc <turn_on>:

void turn_on(struct LED_dev * ctrl){
 80036dc:	b580      	push	{r7, lr}
 80036de:	b082      	sub	sp, #8
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(ctrl->LED_port, ctrl->LED_pin, GPIO_PIN_SET);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6818      	ldr	r0, [r3, #0]
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	889b      	ldrh	r3, [r3, #4]
 80036ec:	2201      	movs	r2, #1
 80036ee:	4619      	mov	r1, r3
 80036f0:	f002 f878 	bl	80057e4 <HAL_GPIO_WritePin>
}
 80036f4:	bf00      	nop
 80036f6:	3708      	adds	r7, #8
 80036f8:	46bd      	mov	sp, r7
 80036fa:	bd80      	pop	{r7, pc}

080036fc <turn_off>:

void turn_off(struct LED_dev * ctrl){
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b082      	sub	sp, #8
 8003700:	af00      	add	r7, sp, #0
 8003702:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(ctrl->LED_port, ctrl->LED_pin, GPIO_PIN_RESET);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6818      	ldr	r0, [r3, #0]
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	889b      	ldrh	r3, [r3, #4]
 800370c:	2200      	movs	r2, #0
 800370e:	4619      	mov	r1, r3
 8003710:	f002 f868 	bl	80057e4 <HAL_GPIO_WritePin>
}
 8003714:	bf00      	nop
 8003716:	3708      	adds	r7, #8
 8003718:	46bd      	mov	sp, r7
 800371a:	bd80      	pop	{r7, pc}

0800371c <ms5607_init>:
#include <stdio.h>
#include <math.h>


uint8_t ms5607_init(struct ms5607_dev * dev)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	b088      	sub	sp, #32
 8003720:	af02      	add	r7, sp, #8
 8003722:	6078      	str	r0, [r7, #4]
	if (HAL_I2C_GetState(dev->i2c_bus) != HAL_I2C_STATE_READY)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	4618      	mov	r0, r3
 800372a:	f002 fe19 	bl	8006360 <HAL_I2C_GetState>
 800372e:	4603      	mov	r3, r0
 8003730:	2b20      	cmp	r3, #32
 8003732:	d003      	beq.n	800373c <ms5607_init+0x20>
	{
		printf("i2c not ready!\n");
 8003734:	484a      	ldr	r0, [pc, #296]	; (8003860 <ms5607_init+0x144>)
 8003736:	f00a fa1b 	bl	800db70 <puts>
 800373a:	e002      	b.n	8003742 <ms5607_init+0x26>
	} else {
		printf("i2c is ready!\n");
 800373c:	4849      	ldr	r0, [pc, #292]	; (8003864 <ms5607_init+0x148>)
 800373e:	f00a fa17 	bl	800db70 <puts>
	}
	HAL_StatusTypeDef _ret;
	_ret = HAL_I2C_IsDeviceReady(dev->i2c_bus, dev->addr, 10, dev->addr);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6858      	ldr	r0, [r3, #4]
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	781b      	ldrb	r3, [r3, #0]
 800374a:	b299      	uxth	r1, r3
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	781b      	ldrb	r3, [r3, #0]
 8003750:	220a      	movs	r2, #10
 8003752:	f002 fcd7 	bl	8006104 <HAL_I2C_IsDeviceReady>
 8003756:	4603      	mov	r3, r0
 8003758:	74fb      	strb	r3, [r7, #19]
	if ( _ret != HAL_OK )
 800375a:	7cfb      	ldrb	r3, [r7, #19]
 800375c:	2b00      	cmp	r3, #0
 800375e:	d009      	beq.n	8003774 <ms5607_init+0x58>
	{
		printf("BARO setup fail\n");
 8003760:	4841      	ldr	r0, [pc, #260]	; (8003868 <ms5607_init+0x14c>)
 8003762:	f00a fa05 	bl	800db70 <puts>
		printf("Errorcode: %d\n", _ret);
 8003766:	7cfb      	ldrb	r3, [r7, #19]
 8003768:	4619      	mov	r1, r3
 800376a:	4840      	ldr	r0, [pc, #256]	; (800386c <ms5607_init+0x150>)
 800376c:	f00a f98c 	bl	800da88 <iprintf>
		return 0;
 8003770:	2300      	movs	r3, #0
 8003772:	e070      	b.n	8003856 <ms5607_init+0x13a>

	//get factory calibration data
	//reset (advised in datasheet)

	uint8_t reset_code[1];
	reset_code[0] = 0x1E;
 8003774:	231e      	movs	r3, #30
 8003776:	743b      	strb	r3, [r7, #16]
	_ret = HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, reset_code, 1, dev->delay);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6858      	ldr	r0, [r3, #4]
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	781b      	ldrb	r3, [r3, #0]
 8003780:	b299      	uxth	r1, r3
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	7a1b      	ldrb	r3, [r3, #8]
 8003786:	f107 0210 	add.w	r2, r7, #16
 800378a:	9300      	str	r3, [sp, #0]
 800378c:	2301      	movs	r3, #1
 800378e:	f002 f995 	bl	8005abc <HAL_I2C_Master_Transmit>
 8003792:	4603      	mov	r3, r0
 8003794:	74fb      	strb	r3, [r7, #19]

	HAL_Delay(100);
 8003796:	2064      	movs	r0, #100	; 0x64
 8003798:	f000 fcf4 	bl	8004184 <HAL_Delay>

	//get each calibration value (c1 - c6 in datasheet)
	uint8_t get_add;
	uint8_t buf[2];

	for(int i = 1; i < 7; i++){
 800379c:	2301      	movs	r3, #1
 800379e:	617b      	str	r3, [r7, #20]
 80037a0:	e043      	b.n	800382a <ms5607_init+0x10e>

		//standard commands (see datasheet)
		get_add = 0b10100000;
 80037a2:	23a0      	movs	r3, #160	; 0xa0
 80037a4:	73fb      	strb	r3, [r7, #15]
		get_add = get_add + 2*i;
 80037a6:	697b      	ldr	r3, [r7, #20]
 80037a8:	b2db      	uxtb	r3, r3
 80037aa:	005b      	lsls	r3, r3, #1
 80037ac:	b2da      	uxtb	r2, r3
 80037ae:	7bfb      	ldrb	r3, [r7, #15]
 80037b0:	4413      	add	r3, r2
 80037b2:	b2db      	uxtb	r3, r3
 80037b4:	73fb      	strb	r3, [r7, #15]

		_ret = HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, &get_add, 1, dev->delay);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6858      	ldr	r0, [r3, #4]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	781b      	ldrb	r3, [r3, #0]
 80037be:	b299      	uxth	r1, r3
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	7a1b      	ldrb	r3, [r3, #8]
 80037c4:	f107 020f 	add.w	r2, r7, #15
 80037c8:	9300      	str	r3, [sp, #0]
 80037ca:	2301      	movs	r3, #1
 80037cc:	f002 f976 	bl	8005abc <HAL_I2C_Master_Transmit>
 80037d0:	4603      	mov	r3, r0
 80037d2:	74fb      	strb	r3, [r7, #19]
		HAL_Delay(15);
 80037d4:	200f      	movs	r0, #15
 80037d6:	f000 fcd5 	bl	8004184 <HAL_Delay>
		_ret = HAL_I2C_Master_Receive(dev->i2c_bus, dev->addr, buf, 2, dev->delay);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6858      	ldr	r0, [r3, #4]
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	781b      	ldrb	r3, [r3, #0]
 80037e2:	b299      	uxth	r1, r3
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	7a1b      	ldrb	r3, [r3, #8]
 80037e8:	f107 020c 	add.w	r2, r7, #12
 80037ec:	9300      	str	r3, [sp, #0]
 80037ee:	2302      	movs	r3, #2
 80037f0:	f002 fa62 	bl	8005cb8 <HAL_I2C_Master_Receive>
 80037f4:	4603      	mov	r3, r0
 80037f6:	74fb      	strb	r3, [r7, #19]
		dev->cal[i-1] = (uint16_t)(buf[0] << 8) | buf[1];
 80037f8:	7b3b      	ldrb	r3, [r7, #12]
 80037fa:	b29b      	uxth	r3, r3
 80037fc:	021b      	lsls	r3, r3, #8
 80037fe:	b299      	uxth	r1, r3
 8003800:	7b7b      	ldrb	r3, [r7, #13]
 8003802:	b29a      	uxth	r2, r3
 8003804:	697b      	ldr	r3, [r7, #20]
 8003806:	3b01      	subs	r3, #1
 8003808:	430a      	orrs	r2, r1
 800380a:	b291      	uxth	r1, r2
 800380c:	687a      	ldr	r2, [r7, #4]
 800380e:	3304      	adds	r3, #4
 8003810:	005b      	lsls	r3, r3, #1
 8003812:	4413      	add	r3, r2
 8003814:	460a      	mov	r2, r1
 8003816:	805a      	strh	r2, [r3, #2]

		if ( _ret != HAL_OK )
 8003818:	7cfb      	ldrb	r3, [r7, #19]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d002      	beq.n	8003824 <ms5607_init+0x108>
			{
				printf("MS5607 cal read fail\n");
 800381e:	4814      	ldr	r0, [pc, #80]	; (8003870 <ms5607_init+0x154>)
 8003820:	f00a f9a6 	bl	800db70 <puts>
	for(int i = 1; i < 7; i++){
 8003824:	697b      	ldr	r3, [r7, #20]
 8003826:	3301      	adds	r3, #1
 8003828:	617b      	str	r3, [r7, #20]
 800382a:	697b      	ldr	r3, [r7, #20]
 800382c:	2b06      	cmp	r3, #6
 800382e:	ddb8      	ble.n	80037a2 <ms5607_init+0x86>
			}
	}


	printf("BARO setup success\n");
 8003830:	4810      	ldr	r0, [pc, #64]	; (8003874 <ms5607_init+0x158>)
 8003832:	f00a f99d 	bl	800db70 <puts>

	buf[0] = 0x44;
 8003836:	2344      	movs	r3, #68	; 0x44
 8003838:	733b      	strb	r3, [r7, #12]
	HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, buf, 1, dev->delay);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6858      	ldr	r0, [r3, #4]
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	781b      	ldrb	r3, [r3, #0]
 8003842:	b299      	uxth	r1, r3
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	7a1b      	ldrb	r3, [r3, #8]
 8003848:	f107 020c 	add.w	r2, r7, #12
 800384c:	9300      	str	r3, [sp, #0]
 800384e:	2301      	movs	r3, #1
 8003850:	f002 f934 	bl	8005abc <HAL_I2C_Master_Transmit>
	// need to wait 3 ms
	return 1;
 8003854:	2301      	movs	r3, #1
}
 8003856:	4618      	mov	r0, r3
 8003858:	3718      	adds	r7, #24
 800385a:	46bd      	mov	sp, r7
 800385c:	bd80      	pop	{r7, pc}
 800385e:	bf00      	nop
 8003860:	0800ff2c 	.word	0x0800ff2c
 8003864:	0800ff3c 	.word	0x0800ff3c
 8003868:	0800ff4c 	.word	0x0800ff4c
 800386c:	0800ff5c 	.word	0x0800ff5c
 8003870:	0800ff6c 	.word	0x0800ff6c
 8003874:	0800ff84 	.word	0x0800ff84

08003878 <ms5607_prep_pressure>:

void ms5607_prep_pressure(struct ms5607_dev * dev, uint8_t * dat)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b086      	sub	sp, #24
 800387c:	af02      	add	r7, sp, #8
 800387e:	6078      	str	r0, [r7, #4]
 8003880:	6039      	str	r1, [r7, #0]
	uint8_t buf[3];
	buf[0] = 0x00;
 8003882:	2300      	movs	r3, #0
 8003884:	733b      	strb	r3, [r7, #12]

	HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, buf, 1, dev->delay);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6858      	ldr	r0, [r3, #4]
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	781b      	ldrb	r3, [r3, #0]
 800388e:	b299      	uxth	r1, r3
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	7a1b      	ldrb	r3, [r3, #8]
 8003894:	f107 020c 	add.w	r2, r7, #12
 8003898:	9300      	str	r3, [sp, #0]
 800389a:	2301      	movs	r3, #1
 800389c:	f002 f90e 	bl	8005abc <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(dev->i2c_bus, dev->addr, buf, 3, dev->delay);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6858      	ldr	r0, [r3, #4]
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	781b      	ldrb	r3, [r3, #0]
 80038a8:	b299      	uxth	r1, r3
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	7a1b      	ldrb	r3, [r3, #8]
 80038ae:	f107 020c 	add.w	r2, r7, #12
 80038b2:	9300      	str	r3, [sp, #0]
 80038b4:	2303      	movs	r3, #3
 80038b6:	f002 f9ff 	bl	8005cb8 <HAL_I2C_Master_Receive>

	dev->D1 = (uint32_t)(buf[0] << 16) | (uint32_t)(buf[1] << 8) | (uint32_t)buf[2];
 80038ba:	7b3b      	ldrb	r3, [r7, #12]
 80038bc:	041b      	lsls	r3, r3, #16
 80038be:	461a      	mov	r2, r3
 80038c0:	7b7b      	ldrb	r3, [r7, #13]
 80038c2:	021b      	lsls	r3, r3, #8
 80038c4:	4313      	orrs	r3, r2
 80038c6:	7bba      	ldrb	r2, [r7, #14]
 80038c8:	431a      	orrs	r2, r3
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	619a      	str	r2, [r3, #24]
	dat[0] = buf[0];
 80038ce:	7b3a      	ldrb	r2, [r7, #12]
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	701a      	strb	r2, [r3, #0]
	dat[1] = buf[1];
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	3301      	adds	r3, #1
 80038d8:	7b7a      	ldrb	r2, [r7, #13]
 80038da:	701a      	strb	r2, [r3, #0]
	dat[2] = buf[2];
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	3302      	adds	r3, #2
 80038e0:	7bba      	ldrb	r2, [r7, #14]
 80038e2:	701a      	strb	r2, [r3, #0]

	buf[0] = 0x54;
 80038e4:	2354      	movs	r3, #84	; 0x54
 80038e6:	733b      	strb	r3, [r7, #12]
	HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, buf, 1, dev->delay);
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6858      	ldr	r0, [r3, #4]
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	781b      	ldrb	r3, [r3, #0]
 80038f0:	b299      	uxth	r1, r3
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	7a1b      	ldrb	r3, [r3, #8]
 80038f6:	f107 020c 	add.w	r2, r7, #12
 80038fa:	9300      	str	r3, [sp, #0]
 80038fc:	2301      	movs	r3, #1
 80038fe:	f002 f8dd 	bl	8005abc <HAL_I2C_Master_Transmit>
	// need to wait 3 ms
}
 8003902:	bf00      	nop
 8003904:	3710      	adds	r7, #16
 8003906:	46bd      	mov	sp, r7
 8003908:	bd80      	pop	{r7, pc}

0800390a <ms5607_read_pressure>:

void ms5607_read_pressure(struct ms5607_dev * dev, uint8_t * dat)
{
 800390a:	b580      	push	{r7, lr}
 800390c:	b086      	sub	sp, #24
 800390e:	af02      	add	r7, sp, #8
 8003910:	6078      	str	r0, [r7, #4]
 8003912:	6039      	str	r1, [r7, #0]
	uint8_t buf[3];
	buf[0] = 0x00;
 8003914:	2300      	movs	r3, #0
 8003916:	733b      	strb	r3, [r7, #12]

	HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, buf, 1, dev->delay);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6858      	ldr	r0, [r3, #4]
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	781b      	ldrb	r3, [r3, #0]
 8003920:	b299      	uxth	r1, r3
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	7a1b      	ldrb	r3, [r3, #8]
 8003926:	f107 020c 	add.w	r2, r7, #12
 800392a:	9300      	str	r3, [sp, #0]
 800392c:	2301      	movs	r3, #1
 800392e:	f002 f8c5 	bl	8005abc <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(dev->i2c_bus, dev->addr, buf, 3, dev->delay);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6858      	ldr	r0, [r3, #4]
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	781b      	ldrb	r3, [r3, #0]
 800393a:	b299      	uxth	r1, r3
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	7a1b      	ldrb	r3, [r3, #8]
 8003940:	f107 020c 	add.w	r2, r7, #12
 8003944:	9300      	str	r3, [sp, #0]
 8003946:	2303      	movs	r3, #3
 8003948:	f002 f9b6 	bl	8005cb8 <HAL_I2C_Master_Receive>

	dev->D2 = (uint32_t)(buf[0] << 16) | (uint32_t)(buf[1] << 8) | (uint32_t)buf[2];
 800394c:	7b3b      	ldrb	r3, [r7, #12]
 800394e:	041b      	lsls	r3, r3, #16
 8003950:	461a      	mov	r2, r3
 8003952:	7b7b      	ldrb	r3, [r7, #13]
 8003954:	021b      	lsls	r3, r3, #8
 8003956:	4313      	orrs	r3, r2
 8003958:	7bba      	ldrb	r2, [r7, #14]
 800395a:	431a      	orrs	r2, r3
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	61da      	str	r2, [r3, #28]
	dat[3] = buf[0];
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	3303      	adds	r3, #3
 8003964:	7b3a      	ldrb	r2, [r7, #12]
 8003966:	701a      	strb	r2, [r3, #0]
	dat[4] = buf[1];
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	3304      	adds	r3, #4
 800396c:	7b7a      	ldrb	r2, [r7, #13]
 800396e:	701a      	strb	r2, [r3, #0]
	dat[5] = buf[2];
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	3305      	adds	r3, #5
 8003974:	7bba      	ldrb	r2, [r7, #14]
 8003976:	701a      	strb	r2, [r3, #0]

	buf[0] = 0x44;
 8003978:	2344      	movs	r3, #68	; 0x44
 800397a:	733b      	strb	r3, [r7, #12]
	HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, buf, 1, dev->delay);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6858      	ldr	r0, [r3, #4]
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	781b      	ldrb	r3, [r3, #0]
 8003984:	b299      	uxth	r1, r3
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	7a1b      	ldrb	r3, [r3, #8]
 800398a:	f107 020c 	add.w	r2, r7, #12
 800398e:	9300      	str	r3, [sp, #0]
 8003990:	2301      	movs	r3, #1
 8003992:	f002 f893 	bl	8005abc <HAL_I2C_Master_Transmit>
	// need to wait 3 ms
}
 8003996:	bf00      	nop
 8003998:	3710      	adds	r7, #16
 800399a:	46bd      	mov	sp, r7
 800399c:	bd80      	pop	{r7, pc}
	...

080039a0 <ms5607_convert>:

void ms5607_convert(struct ms5607_dev * dev, float * p, float * t)
{
 80039a0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80039a4:	b092      	sub	sp, #72	; 0x48
 80039a6:	af00      	add	r7, sp, #0
 80039a8:	60f8      	str	r0, [r7, #12]
 80039aa:	60b9      	str	r1, [r7, #8]
 80039ac:	607a      	str	r2, [r7, #4]
	//calculate calibration values
	uint16_t c1 = dev->cal[0];
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	895b      	ldrh	r3, [r3, #10]
 80039b2:	877b      	strh	r3, [r7, #58]	; 0x3a
	uint16_t c2 = dev->cal[1];
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	899b      	ldrh	r3, [r3, #12]
 80039b8:	873b      	strh	r3, [r7, #56]	; 0x38
	uint16_t c3 = dev->cal[2];
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	89db      	ldrh	r3, [r3, #14]
 80039be:	86fb      	strh	r3, [r7, #54]	; 0x36
	uint16_t c4 = dev->cal[3];
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	8a1b      	ldrh	r3, [r3, #16]
 80039c4:	86bb      	strh	r3, [r7, #52]	; 0x34
	uint16_t c5 = dev->cal[4];
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	8a5b      	ldrh	r3, [r3, #18]
 80039ca:	867b      	strh	r3, [r7, #50]	; 0x32
	uint16_t c6 = dev->cal[5];
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	8a9b      	ldrh	r3, [r3, #20]
 80039d0:	863b      	strh	r3, [r7, #48]	; 0x30

	uint32_t D1 = dev->D1;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	699b      	ldr	r3, [r3, #24]
 80039d6:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t D2 = dev->D2;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	69db      	ldr	r3, [r3, #28]
 80039dc:	62bb      	str	r3, [r7, #40]	; 0x28

	//calculations from datasheet
	float dt = (float)D2 - c5 * 256.0;
 80039de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039e0:	ee07 3a90 	vmov	s15, r3
 80039e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80039e8:	ee17 0a90 	vmov	r0, s15
 80039ec:	f7fc fdac 	bl	8000548 <__aeabi_f2d>
 80039f0:	4604      	mov	r4, r0
 80039f2:	460d      	mov	r5, r1
 80039f4:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 80039f6:	4618      	mov	r0, r3
 80039f8:	f7fc fd94 	bl	8000524 <__aeabi_i2d>
 80039fc:	f04f 0200 	mov.w	r2, #0
 8003a00:	4bd9      	ldr	r3, [pc, #868]	; (8003d68 <ms5607_convert+0x3c8>)
 8003a02:	f7fc fdf9 	bl	80005f8 <__aeabi_dmul>
 8003a06:	4602      	mov	r2, r0
 8003a08:	460b      	mov	r3, r1
 8003a0a:	4620      	mov	r0, r4
 8003a0c:	4629      	mov	r1, r5
 8003a0e:	f7fc fc3b 	bl	8000288 <__aeabi_dsub>
 8003a12:	4603      	mov	r3, r0
 8003a14:	460c      	mov	r4, r1
 8003a16:	4618      	mov	r0, r3
 8003a18:	4621      	mov	r1, r4
 8003a1a:	f7fd f8e5 	bl	8000be8 <__aeabi_d2f>
 8003a1e:	4603      	mov	r3, r0
 8003a20:	627b      	str	r3, [r7, #36]	; 0x24
	float OFF = c2 * pow(2.0, 17) + (c4 * dt)/64.0;
 8003a22:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8003a24:	4618      	mov	r0, r3
 8003a26:	f7fc fd7d 	bl	8000524 <__aeabi_i2d>
 8003a2a:	f04f 0200 	mov.w	r2, #0
 8003a2e:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
 8003a32:	f7fc fde1 	bl	80005f8 <__aeabi_dmul>
 8003a36:	4603      	mov	r3, r0
 8003a38:	460c      	mov	r4, r1
 8003a3a:	4625      	mov	r5, r4
 8003a3c:	461c      	mov	r4, r3
 8003a3e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8003a40:	ee07 3a90 	vmov	s15, r3
 8003a44:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003a48:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003a4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a50:	ee17 0a90 	vmov	r0, s15
 8003a54:	f7fc fd78 	bl	8000548 <__aeabi_f2d>
 8003a58:	f04f 0200 	mov.w	r2, #0
 8003a5c:	4bc3      	ldr	r3, [pc, #780]	; (8003d6c <ms5607_convert+0x3cc>)
 8003a5e:	f7fc fef5 	bl	800084c <__aeabi_ddiv>
 8003a62:	4602      	mov	r2, r0
 8003a64:	460b      	mov	r3, r1
 8003a66:	4620      	mov	r0, r4
 8003a68:	4629      	mov	r1, r5
 8003a6a:	f7fc fc0f 	bl	800028c <__adddf3>
 8003a6e:	4603      	mov	r3, r0
 8003a70:	460c      	mov	r4, r1
 8003a72:	4618      	mov	r0, r3
 8003a74:	4621      	mov	r1, r4
 8003a76:	f7fd f8b7 	bl	8000be8 <__aeabi_d2f>
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	623b      	str	r3, [r7, #32]
	float SENS = c1 * pow(2.0, 16) + (c3 * dt)/128.0;
 8003a7e:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8003a80:	4618      	mov	r0, r3
 8003a82:	f7fc fd4f 	bl	8000524 <__aeabi_i2d>
 8003a86:	f04f 0200 	mov.w	r2, #0
 8003a8a:	4bb9      	ldr	r3, [pc, #740]	; (8003d70 <ms5607_convert+0x3d0>)
 8003a8c:	f7fc fdb4 	bl	80005f8 <__aeabi_dmul>
 8003a90:	4603      	mov	r3, r0
 8003a92:	460c      	mov	r4, r1
 8003a94:	4625      	mov	r5, r4
 8003a96:	461c      	mov	r4, r3
 8003a98:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003a9a:	ee07 3a90 	vmov	s15, r3
 8003a9e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003aa2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003aa6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003aaa:	ee17 0a90 	vmov	r0, s15
 8003aae:	f7fc fd4b 	bl	8000548 <__aeabi_f2d>
 8003ab2:	f04f 0200 	mov.w	r2, #0
 8003ab6:	4baf      	ldr	r3, [pc, #700]	; (8003d74 <ms5607_convert+0x3d4>)
 8003ab8:	f7fc fec8 	bl	800084c <__aeabi_ddiv>
 8003abc:	4602      	mov	r2, r0
 8003abe:	460b      	mov	r3, r1
 8003ac0:	4620      	mov	r0, r4
 8003ac2:	4629      	mov	r1, r5
 8003ac4:	f7fc fbe2 	bl	800028c <__adddf3>
 8003ac8:	4603      	mov	r3, r0
 8003aca:	460c      	mov	r4, r1
 8003acc:	4618      	mov	r0, r3
 8003ace:	4621      	mov	r1, r4
 8003ad0:	f7fd f88a 	bl	8000be8 <__aeabi_d2f>
 8003ad4:	4603      	mov	r3, r0
 8003ad6:	61fb      	str	r3, [r7, #28]
	float TEMP = 2000.0 + dt * c6/(pow(2.0, 23));
 8003ad8:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8003ada:	ee07 3a90 	vmov	s15, r3
 8003ade:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003ae2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003ae6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003aea:	ee17 0a90 	vmov	r0, s15
 8003aee:	f7fc fd2b 	bl	8000548 <__aeabi_f2d>
 8003af2:	f04f 0200 	mov.w	r2, #0
 8003af6:	4ba0      	ldr	r3, [pc, #640]	; (8003d78 <ms5607_convert+0x3d8>)
 8003af8:	f7fc fea8 	bl	800084c <__aeabi_ddiv>
 8003afc:	4603      	mov	r3, r0
 8003afe:	460c      	mov	r4, r1
 8003b00:	4618      	mov	r0, r3
 8003b02:	4621      	mov	r1, r4
 8003b04:	f04f 0200 	mov.w	r2, #0
 8003b08:	4b9c      	ldr	r3, [pc, #624]	; (8003d7c <ms5607_convert+0x3dc>)
 8003b0a:	f7fc fbbf 	bl	800028c <__adddf3>
 8003b0e:	4603      	mov	r3, r0
 8003b10:	460c      	mov	r4, r1
 8003b12:	4618      	mov	r0, r3
 8003b14:	4621      	mov	r1, r4
 8003b16:	f7fd f867 	bl	8000be8 <__aeabi_d2f>
 8003b1a:	4603      	mov	r3, r0
 8003b1c:	61bb      	str	r3, [r7, #24]
	float pressure = ((float)D1 * SENS/(pow(2.0, 21)) - OFF)/(pow(2.0, 15));
 8003b1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b20:	ee07 3a90 	vmov	s15, r3
 8003b24:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003b28:	edd7 7a07 	vldr	s15, [r7, #28]
 8003b2c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b30:	ee17 0a90 	vmov	r0, s15
 8003b34:	f7fc fd08 	bl	8000548 <__aeabi_f2d>
 8003b38:	f04f 0200 	mov.w	r2, #0
 8003b3c:	4b90      	ldr	r3, [pc, #576]	; (8003d80 <ms5607_convert+0x3e0>)
 8003b3e:	f7fc fe85 	bl	800084c <__aeabi_ddiv>
 8003b42:	4603      	mov	r3, r0
 8003b44:	460c      	mov	r4, r1
 8003b46:	4625      	mov	r5, r4
 8003b48:	461c      	mov	r4, r3
 8003b4a:	6a38      	ldr	r0, [r7, #32]
 8003b4c:	f7fc fcfc 	bl	8000548 <__aeabi_f2d>
 8003b50:	4602      	mov	r2, r0
 8003b52:	460b      	mov	r3, r1
 8003b54:	4620      	mov	r0, r4
 8003b56:	4629      	mov	r1, r5
 8003b58:	f7fc fb96 	bl	8000288 <__aeabi_dsub>
 8003b5c:	4603      	mov	r3, r0
 8003b5e:	460c      	mov	r4, r1
 8003b60:	4618      	mov	r0, r3
 8003b62:	4621      	mov	r1, r4
 8003b64:	f04f 0200 	mov.w	r2, #0
 8003b68:	4b86      	ldr	r3, [pc, #536]	; (8003d84 <ms5607_convert+0x3e4>)
 8003b6a:	f7fc fe6f 	bl	800084c <__aeabi_ddiv>
 8003b6e:	4603      	mov	r3, r0
 8003b70:	460c      	mov	r4, r1
 8003b72:	4618      	mov	r0, r3
 8003b74:	4621      	mov	r1, r4
 8003b76:	f7fd f837 	bl	8000be8 <__aeabi_d2f>
 8003b7a:	4603      	mov	r3, r0
 8003b7c:	617b      	str	r3, [r7, #20]

	float T2 = 0., OFF2 = 0., SENS2 = 0.;
 8003b7e:	f04f 0300 	mov.w	r3, #0
 8003b82:	647b      	str	r3, [r7, #68]	; 0x44
 8003b84:	f04f 0300 	mov.w	r3, #0
 8003b88:	643b      	str	r3, [r7, #64]	; 0x40
 8003b8a:	f04f 0300 	mov.w	r3, #0
 8003b8e:	63fb      	str	r3, [r7, #60]	; 0x3c
	if(TEMP < 2000)
 8003b90:	edd7 7a06 	vldr	s15, [r7, #24]
 8003b94:	ed9f 7a7c 	vldr	s14, [pc, #496]	; 8003d88 <ms5607_convert+0x3e8>
 8003b98:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003b9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ba0:	f140 8104 	bpl.w	8003dac <ms5607_convert+0x40c>
	{
	  T2 = dt * dt / pow(2.0,31);
 8003ba4:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8003ba8:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8003bac:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003bb0:	eddf 6a76 	vldr	s13, [pc, #472]	; 8003d8c <ms5607_convert+0x3ec>
 8003bb4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003bb8:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
	  OFF2 = 61.0 * (TEMP - 2000.0) * (TEMP - 2000.0)/pow(2.0,4);
 8003bbc:	69b8      	ldr	r0, [r7, #24]
 8003bbe:	f7fc fcc3 	bl	8000548 <__aeabi_f2d>
 8003bc2:	f04f 0200 	mov.w	r2, #0
 8003bc6:	4b6d      	ldr	r3, [pc, #436]	; (8003d7c <ms5607_convert+0x3dc>)
 8003bc8:	f7fc fb5e 	bl	8000288 <__aeabi_dsub>
 8003bcc:	4603      	mov	r3, r0
 8003bce:	460c      	mov	r4, r1
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	4621      	mov	r1, r4
 8003bd4:	f04f 0200 	mov.w	r2, #0
 8003bd8:	4b6d      	ldr	r3, [pc, #436]	; (8003d90 <ms5607_convert+0x3f0>)
 8003bda:	f7fc fd0d 	bl	80005f8 <__aeabi_dmul>
 8003bde:	4603      	mov	r3, r0
 8003be0:	460c      	mov	r4, r1
 8003be2:	4625      	mov	r5, r4
 8003be4:	461c      	mov	r4, r3
 8003be6:	69b8      	ldr	r0, [r7, #24]
 8003be8:	f7fc fcae 	bl	8000548 <__aeabi_f2d>
 8003bec:	f04f 0200 	mov.w	r2, #0
 8003bf0:	4b62      	ldr	r3, [pc, #392]	; (8003d7c <ms5607_convert+0x3dc>)
 8003bf2:	f7fc fb49 	bl	8000288 <__aeabi_dsub>
 8003bf6:	4602      	mov	r2, r0
 8003bf8:	460b      	mov	r3, r1
 8003bfa:	4620      	mov	r0, r4
 8003bfc:	4629      	mov	r1, r5
 8003bfe:	f7fc fcfb 	bl	80005f8 <__aeabi_dmul>
 8003c02:	4603      	mov	r3, r0
 8003c04:	460c      	mov	r4, r1
 8003c06:	4618      	mov	r0, r3
 8003c08:	4621      	mov	r1, r4
 8003c0a:	f04f 0200 	mov.w	r2, #0
 8003c0e:	4b61      	ldr	r3, [pc, #388]	; (8003d94 <ms5607_convert+0x3f4>)
 8003c10:	f7fc fe1c 	bl	800084c <__aeabi_ddiv>
 8003c14:	4603      	mov	r3, r0
 8003c16:	460c      	mov	r4, r1
 8003c18:	4618      	mov	r0, r3
 8003c1a:	4621      	mov	r1, r4
 8003c1c:	f7fc ffe4 	bl	8000be8 <__aeabi_d2f>
 8003c20:	4603      	mov	r3, r0
 8003c22:	643b      	str	r3, [r7, #64]	; 0x40
	  SENS2 = 2.0 * (TEMP - 2000.0) * (TEMP - 2000.0);
 8003c24:	69b8      	ldr	r0, [r7, #24]
 8003c26:	f7fc fc8f 	bl	8000548 <__aeabi_f2d>
 8003c2a:	f04f 0200 	mov.w	r2, #0
 8003c2e:	4b53      	ldr	r3, [pc, #332]	; (8003d7c <ms5607_convert+0x3dc>)
 8003c30:	f7fc fb2a 	bl	8000288 <__aeabi_dsub>
 8003c34:	4603      	mov	r3, r0
 8003c36:	460c      	mov	r4, r1
 8003c38:	4618      	mov	r0, r3
 8003c3a:	4621      	mov	r1, r4
 8003c3c:	4602      	mov	r2, r0
 8003c3e:	460b      	mov	r3, r1
 8003c40:	f7fc fb24 	bl	800028c <__adddf3>
 8003c44:	4603      	mov	r3, r0
 8003c46:	460c      	mov	r4, r1
 8003c48:	4625      	mov	r5, r4
 8003c4a:	461c      	mov	r4, r3
 8003c4c:	69b8      	ldr	r0, [r7, #24]
 8003c4e:	f7fc fc7b 	bl	8000548 <__aeabi_f2d>
 8003c52:	f04f 0200 	mov.w	r2, #0
 8003c56:	4b49      	ldr	r3, [pc, #292]	; (8003d7c <ms5607_convert+0x3dc>)
 8003c58:	f7fc fb16 	bl	8000288 <__aeabi_dsub>
 8003c5c:	4602      	mov	r2, r0
 8003c5e:	460b      	mov	r3, r1
 8003c60:	4620      	mov	r0, r4
 8003c62:	4629      	mov	r1, r5
 8003c64:	f7fc fcc8 	bl	80005f8 <__aeabi_dmul>
 8003c68:	4603      	mov	r3, r0
 8003c6a:	460c      	mov	r4, r1
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	4621      	mov	r1, r4
 8003c70:	f7fc ffba 	bl	8000be8 <__aeabi_d2f>
 8003c74:	4603      	mov	r3, r0
 8003c76:	63fb      	str	r3, [r7, #60]	; 0x3c
	  if(TEMP < -1500)
 8003c78:	edd7 7a06 	vldr	s15, [r7, #24]
 8003c7c:	ed9f 7a46 	vldr	s14, [pc, #280]	; 8003d98 <ms5607_convert+0x3f8>
 8003c80:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003c84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c88:	f140 8090 	bpl.w	8003dac <ms5607_convert+0x40c>
	  {
	    OFF2 += 15.0 * (TEMP + 1500)*(TEMP + 1500.0);
 8003c8c:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8003c8e:	f7fc fc5b 	bl	8000548 <__aeabi_f2d>
 8003c92:	4604      	mov	r4, r0
 8003c94:	460d      	mov	r5, r1
 8003c96:	edd7 7a06 	vldr	s15, [r7, #24]
 8003c9a:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8003d9c <ms5607_convert+0x3fc>
 8003c9e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003ca2:	ee17 0a90 	vmov	r0, s15
 8003ca6:	f7fc fc4f 	bl	8000548 <__aeabi_f2d>
 8003caa:	f04f 0200 	mov.w	r2, #0
 8003cae:	4b3c      	ldr	r3, [pc, #240]	; (8003da0 <ms5607_convert+0x400>)
 8003cb0:	f7fc fca2 	bl	80005f8 <__aeabi_dmul>
 8003cb4:	4602      	mov	r2, r0
 8003cb6:	460b      	mov	r3, r1
 8003cb8:	4690      	mov	r8, r2
 8003cba:	4699      	mov	r9, r3
 8003cbc:	69b8      	ldr	r0, [r7, #24]
 8003cbe:	f7fc fc43 	bl	8000548 <__aeabi_f2d>
 8003cc2:	a327      	add	r3, pc, #156	; (adr r3, 8003d60 <ms5607_convert+0x3c0>)
 8003cc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cc8:	f7fc fae0 	bl	800028c <__adddf3>
 8003ccc:	4602      	mov	r2, r0
 8003cce:	460b      	mov	r3, r1
 8003cd0:	4640      	mov	r0, r8
 8003cd2:	4649      	mov	r1, r9
 8003cd4:	f7fc fc90 	bl	80005f8 <__aeabi_dmul>
 8003cd8:	4602      	mov	r2, r0
 8003cda:	460b      	mov	r3, r1
 8003cdc:	4620      	mov	r0, r4
 8003cde:	4629      	mov	r1, r5
 8003ce0:	f7fc fad4 	bl	800028c <__adddf3>
 8003ce4:	4603      	mov	r3, r0
 8003ce6:	460c      	mov	r4, r1
 8003ce8:	4618      	mov	r0, r3
 8003cea:	4621      	mov	r1, r4
 8003cec:	f7fc ff7c 	bl	8000be8 <__aeabi_d2f>
 8003cf0:	4603      	mov	r3, r0
 8003cf2:	643b      	str	r3, [r7, #64]	; 0x40
	    SENS2 += 8.0 * (TEMP + 1500)*(TEMP + 1500.0);
 8003cf4:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8003cf6:	f7fc fc27 	bl	8000548 <__aeabi_f2d>
 8003cfa:	4604      	mov	r4, r0
 8003cfc:	460d      	mov	r5, r1
 8003cfe:	edd7 7a06 	vldr	s15, [r7, #24]
 8003d02:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8003d9c <ms5607_convert+0x3fc>
 8003d06:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003d0a:	ee17 0a90 	vmov	r0, s15
 8003d0e:	f7fc fc1b 	bl	8000548 <__aeabi_f2d>
 8003d12:	f04f 0200 	mov.w	r2, #0
 8003d16:	4b23      	ldr	r3, [pc, #140]	; (8003da4 <ms5607_convert+0x404>)
 8003d18:	f7fc fc6e 	bl	80005f8 <__aeabi_dmul>
 8003d1c:	4602      	mov	r2, r0
 8003d1e:	460b      	mov	r3, r1
 8003d20:	4690      	mov	r8, r2
 8003d22:	4699      	mov	r9, r3
 8003d24:	69b8      	ldr	r0, [r7, #24]
 8003d26:	f7fc fc0f 	bl	8000548 <__aeabi_f2d>
 8003d2a:	a30d      	add	r3, pc, #52	; (adr r3, 8003d60 <ms5607_convert+0x3c0>)
 8003d2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d30:	f7fc faac 	bl	800028c <__adddf3>
 8003d34:	4602      	mov	r2, r0
 8003d36:	460b      	mov	r3, r1
 8003d38:	4640      	mov	r0, r8
 8003d3a:	4649      	mov	r1, r9
 8003d3c:	f7fc fc5c 	bl	80005f8 <__aeabi_dmul>
 8003d40:	4602      	mov	r2, r0
 8003d42:	460b      	mov	r3, r1
 8003d44:	4620      	mov	r0, r4
 8003d46:	4629      	mov	r1, r5
 8003d48:	f7fc faa0 	bl	800028c <__adddf3>
 8003d4c:	4603      	mov	r3, r0
 8003d4e:	460c      	mov	r4, r1
 8003d50:	4618      	mov	r0, r3
 8003d52:	4621      	mov	r1, r4
 8003d54:	f7fc ff48 	bl	8000be8 <__aeabi_d2f>
 8003d58:	4603      	mov	r3, r0
 8003d5a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003d5c:	e026      	b.n	8003dac <ms5607_convert+0x40c>
 8003d5e:	bf00      	nop
 8003d60:	00000000 	.word	0x00000000
 8003d64:	40977000 	.word	0x40977000
 8003d68:	40700000 	.word	0x40700000
 8003d6c:	40500000 	.word	0x40500000
 8003d70:	40f00000 	.word	0x40f00000
 8003d74:	40600000 	.word	0x40600000
 8003d78:	41600000 	.word	0x41600000
 8003d7c:	409f4000 	.word	0x409f4000
 8003d80:	41400000 	.word	0x41400000
 8003d84:	40e00000 	.word	0x40e00000
 8003d88:	44fa0000 	.word	0x44fa0000
 8003d8c:	4f000000 	.word	0x4f000000
 8003d90:	404e8000 	.word	0x404e8000
 8003d94:	40300000 	.word	0x40300000
 8003d98:	c4bb8000 	.word	0xc4bb8000
 8003d9c:	44bb8000 	.word	0x44bb8000
 8003da0:	402e0000 	.word	0x402e0000
 8003da4:	40200000 	.word	0x40200000
 8003da8:	42c80000 	.word	0x42c80000
	  }
	}

	TEMP-=T2;
 8003dac:	ed97 7a06 	vldr	s14, [r7, #24]
 8003db0:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8003db4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003db8:	edc7 7a06 	vstr	s15, [r7, #24]
	OFF-=OFF2;
 8003dbc:	ed97 7a08 	vldr	s14, [r7, #32]
 8003dc0:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8003dc4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003dc8:	edc7 7a08 	vstr	s15, [r7, #32]
	SENS-=SENS2;
 8003dcc:	ed97 7a07 	vldr	s14, [r7, #28]
 8003dd0:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8003dd4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003dd8:	edc7 7a07 	vstr	s15, [r7, #28]
	TEMP/=100;
 8003ddc:	ed97 7a06 	vldr	s14, [r7, #24]
 8003de0:	ed5f 6a0f 	vldr	s13, [pc, #-60]	; 8003da8 <ms5607_convert+0x408>
 8003de4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003de8:	edc7 7a06 	vstr	s15, [r7, #24]
	pressure=(((float)(D1*SENS)/pow(2,21)-OFF)/pow(2,15));
 8003dec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003dee:	ee07 3a90 	vmov	s15, r3
 8003df2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003df6:	edd7 7a07 	vldr	s15, [r7, #28]
 8003dfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003dfe:	ee17 0a90 	vmov	r0, s15
 8003e02:	f7fc fba1 	bl	8000548 <__aeabi_f2d>
 8003e06:	f04f 0200 	mov.w	r2, #0
 8003e0a:	4b16      	ldr	r3, [pc, #88]	; (8003e64 <ms5607_convert+0x4c4>)
 8003e0c:	f7fc fd1e 	bl	800084c <__aeabi_ddiv>
 8003e10:	4603      	mov	r3, r0
 8003e12:	460c      	mov	r4, r1
 8003e14:	4625      	mov	r5, r4
 8003e16:	461c      	mov	r4, r3
 8003e18:	6a38      	ldr	r0, [r7, #32]
 8003e1a:	f7fc fb95 	bl	8000548 <__aeabi_f2d>
 8003e1e:	4602      	mov	r2, r0
 8003e20:	460b      	mov	r3, r1
 8003e22:	4620      	mov	r0, r4
 8003e24:	4629      	mov	r1, r5
 8003e26:	f7fc fa2f 	bl	8000288 <__aeabi_dsub>
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	460c      	mov	r4, r1
 8003e2e:	4618      	mov	r0, r3
 8003e30:	4621      	mov	r1, r4
 8003e32:	f04f 0200 	mov.w	r2, #0
 8003e36:	4b0c      	ldr	r3, [pc, #48]	; (8003e68 <ms5607_convert+0x4c8>)
 8003e38:	f7fc fd08 	bl	800084c <__aeabi_ddiv>
 8003e3c:	4603      	mov	r3, r0
 8003e3e:	460c      	mov	r4, r1
 8003e40:	4618      	mov	r0, r3
 8003e42:	4621      	mov	r1, r4
 8003e44:	f7fc fed0 	bl	8000be8 <__aeabi_d2f>
 8003e48:	4603      	mov	r3, r0
 8003e4a:	617b      	str	r3, [r7, #20]

	*t = TEMP;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	69ba      	ldr	r2, [r7, #24]
 8003e50:	601a      	str	r2, [r3, #0]
	*p = pressure;
 8003e52:	68bb      	ldr	r3, [r7, #8]
 8003e54:	697a      	ldr	r2, [r7, #20]
 8003e56:	601a      	str	r2, [r3, #0]

	//printf("MS pressure is %4.2f Pa\n", pressure);
	//printf("MS temp is %4.2f deg\n", TEMP);

}
 8003e58:	bf00      	nop
 8003e5a:	3748      	adds	r7, #72	; 0x48
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003e62:	bf00      	nop
 8003e64:	41400000 	.word	0x41400000
 8003e68:	40e00000 	.word	0x40e00000

08003e6c <sht31_init>:
	return 0;
}


int sht31_init(struct sht31_dev * dev)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b086      	sub	sp, #24
 8003e70:	af02      	add	r7, sp, #8
 8003e72:	6078      	str	r0, [r7, #4]
	if (HAL_I2C_GetState(dev->i2c_bus) != HAL_I2C_STATE_READY)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	685b      	ldr	r3, [r3, #4]
 8003e78:	4618      	mov	r0, r3
 8003e7a:	f002 fa71 	bl	8006360 <HAL_I2C_GetState>
 8003e7e:	4603      	mov	r3, r0
 8003e80:	2b20      	cmp	r3, #32
 8003e82:	d003      	beq.n	8003e8c <sht31_init+0x20>
	{
		printf("i2c1 not ready!\n");
 8003e84:	481f      	ldr	r0, [pc, #124]	; (8003f04 <sht31_init+0x98>)
 8003e86:	f009 fe73 	bl	800db70 <puts>
 8003e8a:	e002      	b.n	8003e92 <sht31_init+0x26>
	} else {
		printf("i2c1 is ready!\n");
 8003e8c:	481e      	ldr	r0, [pc, #120]	; (8003f08 <sht31_init+0x9c>)
 8003e8e:	f009 fe6f 	bl	800db70 <puts>
	}

	HAL_StatusTypeDef _ret;

	_ret = HAL_I2C_IsDeviceReady(dev->i2c_bus, dev->addr, 10, dev->delay);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6858      	ldr	r0, [r3, #4]
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	781b      	ldrb	r3, [r3, #0]
 8003e9a:	b299      	uxth	r1, r3
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	7a1b      	ldrb	r3, [r3, #8]
 8003ea0:	220a      	movs	r2, #10
 8003ea2:	f002 f92f 	bl	8006104 <HAL_I2C_IsDeviceReady>
 8003ea6:	4603      	mov	r3, r0
 8003ea8:	73fb      	strb	r3, [r7, #15]
	if ( _ret != HAL_OK )
 8003eaa:	7bfb      	ldrb	r3, [r7, #15]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d009      	beq.n	8003ec4 <sht31_init+0x58>
	{
		printf("SHT31 setup fail\n");
 8003eb0:	4816      	ldr	r0, [pc, #88]	; (8003f0c <sht31_init+0xa0>)
 8003eb2:	f009 fe5d 	bl	800db70 <puts>
		printf("Errorcode: %d\n", _ret);
 8003eb6:	7bfb      	ldrb	r3, [r7, #15]
 8003eb8:	4619      	mov	r1, r3
 8003eba:	4815      	ldr	r0, [pc, #84]	; (8003f10 <sht31_init+0xa4>)
 8003ebc:	f009 fde4 	bl	800da88 <iprintf>
		return 0;
 8003ec0:	2300      	movs	r3, #0
 8003ec2:	e01b      	b.n	8003efc <sht31_init+0x90>
	}

	printf("SHT31 setup success\n");
 8003ec4:	4813      	ldr	r0, [pc, #76]	; (8003f14 <sht31_init+0xa8>)
 8003ec6:	f009 fe53 	bl	800db70 <puts>
	//request first measurement
	uint8_t buf[2];
	uint16_t REG = 0x2416;
 8003eca:	f242 4316 	movw	r3, #9238	; 0x2416
 8003ece:	81bb      	strh	r3, [r7, #12]
	buf[0] = (uint8_t)(REG >> 8);
 8003ed0:	89bb      	ldrh	r3, [r7, #12]
 8003ed2:	0a1b      	lsrs	r3, r3, #8
 8003ed4:	b29b      	uxth	r3, r3
 8003ed6:	b2db      	uxtb	r3, r3
 8003ed8:	723b      	strb	r3, [r7, #8]
	buf[1] = (uint8_t)REG;
 8003eda:	89bb      	ldrh	r3, [r7, #12]
 8003edc:	b2db      	uxtb	r3, r3
 8003ede:	727b      	strb	r3, [r7, #9]
	HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, buf, 2, dev->delay);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6858      	ldr	r0, [r3, #4]
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	781b      	ldrb	r3, [r3, #0]
 8003ee8:	b299      	uxth	r1, r3
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	7a1b      	ldrb	r3, [r3, #8]
 8003eee:	f107 0208 	add.w	r2, r7, #8
 8003ef2:	9300      	str	r3, [sp, #0]
 8003ef4:	2302      	movs	r3, #2
 8003ef6:	f001 fde1 	bl	8005abc <HAL_I2C_Master_Transmit>
	return 1;
 8003efa:	2301      	movs	r3, #1
}
 8003efc:	4618      	mov	r0, r3
 8003efe:	3710      	adds	r7, #16
 8003f00:	46bd      	mov	sp, r7
 8003f02:	bd80      	pop	{r7, pc}
 8003f04:	0800ff98 	.word	0x0800ff98
 8003f08:	0800ffa8 	.word	0x0800ffa8
 8003f0c:	0800ffb8 	.word	0x0800ffb8
 8003f10:	0800ffcc 	.word	0x0800ffcc
 8003f14:	0800ffdc 	.word	0x0800ffdc

08003f18 <sht31_read>:

void sht31_read(struct sht31_dev * dev, float * dat, uint16_t * dat_raw)
{
 8003f18:	b590      	push	{r4, r7, lr}
 8003f1a:	b08d      	sub	sp, #52	; 0x34
 8003f1c:	af02      	add	r7, sp, #8
 8003f1e:	60f8      	str	r0, [r7, #12]
 8003f20:	60b9      	str	r1, [r7, #8]
 8003f22:	607a      	str	r2, [r7, #4]
	float temp;
	float humid;
	uint8_t buf[6];

	//T MSB, T LSB, T CRC, H MSB, H LSB, H CRC
	HAL_I2C_Master_Receive(dev->i2c_bus, dev->addr, buf, 6, dev->delay);
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	6858      	ldr	r0, [r3, #4]
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	781b      	ldrb	r3, [r3, #0]
 8003f2c:	b299      	uxth	r1, r3
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	7a1b      	ldrb	r3, [r3, #8]
 8003f32:	f107 0214 	add.w	r2, r7, #20
 8003f36:	9300      	str	r3, [sp, #0]
 8003f38:	2306      	movs	r3, #6
 8003f3a:	f001 febd 	bl	8005cb8 <HAL_I2C_Master_Receive>
	/*
	uint16_t rawTemp = (uint16_t)((((uint16_t)_buf[0])<<8) | (uint16_t)_buf[1]);
	uint16_t rawHum = (uint16_t)((((uint16_t)_buf[3])<<8) | (uint16_t)_buf[4]);
	*/
	uint16_t rawTemp = ((uint16_t)buf[0] << 8) | buf[1];
 8003f3e:	7d3b      	ldrb	r3, [r7, #20]
 8003f40:	021b      	lsls	r3, r3, #8
 8003f42:	b21a      	sxth	r2, r3
 8003f44:	7d7b      	ldrb	r3, [r7, #21]
 8003f46:	b21b      	sxth	r3, r3
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	b21b      	sxth	r3, r3
 8003f4c:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint16_t rawHum = ((uint16_t)buf[3] << 8) | buf[4];
 8003f4e:	7dfb      	ldrb	r3, [r7, #23]
 8003f50:	021b      	lsls	r3, r3, #8
 8003f52:	b21a      	sxth	r2, r3
 8003f54:	7e3b      	ldrb	r3, [r7, #24]
 8003f56:	b21b      	sxth	r3, r3
 8003f58:	4313      	orrs	r3, r2
 8003f5a:	b21b      	sxth	r3, r3
 8003f5c:	84bb      	strh	r3, [r7, #36]	; 0x24
	humid = 100.0 * (float)rawHum / 65535.0;
 8003f5e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003f60:	ee07 3a90 	vmov	s15, r3
 8003f64:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f68:	ee17 0a90 	vmov	r0, s15
 8003f6c:	f7fc faec 	bl	8000548 <__aeabi_f2d>
 8003f70:	f04f 0200 	mov.w	r2, #0
 8003f74:	4b32      	ldr	r3, [pc, #200]	; (8004040 <sht31_read+0x128>)
 8003f76:	f7fc fb3f 	bl	80005f8 <__aeabi_dmul>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	460c      	mov	r4, r1
 8003f7e:	4618      	mov	r0, r3
 8003f80:	4621      	mov	r1, r4
 8003f82:	a32d      	add	r3, pc, #180	; (adr r3, 8004038 <sht31_read+0x120>)
 8003f84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f88:	f7fc fc60 	bl	800084c <__aeabi_ddiv>
 8003f8c:	4603      	mov	r3, r0
 8003f8e:	460c      	mov	r4, r1
 8003f90:	4618      	mov	r0, r3
 8003f92:	4621      	mov	r1, r4
 8003f94:	f7fc fe28 	bl	8000be8 <__aeabi_d2f>
 8003f98:	4603      	mov	r3, r0
 8003f9a:	623b      	str	r3, [r7, #32]
	temp = -45.0 + 175 * (float)rawTemp / 65535.0;
 8003f9c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003f9e:	ee07 3a90 	vmov	s15, r3
 8003fa2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003fa6:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8004044 <sht31_read+0x12c>
 8003faa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003fae:	ee17 0a90 	vmov	r0, s15
 8003fb2:	f7fc fac9 	bl	8000548 <__aeabi_f2d>
 8003fb6:	a320      	add	r3, pc, #128	; (adr r3, 8004038 <sht31_read+0x120>)
 8003fb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fbc:	f7fc fc46 	bl	800084c <__aeabi_ddiv>
 8003fc0:	4603      	mov	r3, r0
 8003fc2:	460c      	mov	r4, r1
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	4621      	mov	r1, r4
 8003fc8:	f04f 0200 	mov.w	r2, #0
 8003fcc:	4b1e      	ldr	r3, [pc, #120]	; (8004048 <sht31_read+0x130>)
 8003fce:	f7fc f95b 	bl	8000288 <__aeabi_dsub>
 8003fd2:	4603      	mov	r3, r0
 8003fd4:	460c      	mov	r4, r1
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	4621      	mov	r1, r4
 8003fda:	f7fc fe05 	bl	8000be8 <__aeabi_d2f>
 8003fde:	4603      	mov	r3, r0
 8003fe0:	61fb      	str	r3, [r7, #28]
	//printf("temperature is %4.2f deg\n",temp);
	//printf("humidity is %4.2f perc\n",humid);
	dat[0] = temp;
 8003fe2:	68bb      	ldr	r3, [r7, #8]
 8003fe4:	69fa      	ldr	r2, [r7, #28]
 8003fe6:	601a      	str	r2, [r3, #0]
	dat[1] = humid;
 8003fe8:	68bb      	ldr	r3, [r7, #8]
 8003fea:	3304      	adds	r3, #4
 8003fec:	6a3a      	ldr	r2, [r7, #32]
 8003fee:	601a      	str	r2, [r3, #0]
	dat_raw[0] = rawTemp;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8003ff4:	801a      	strh	r2, [r3, #0]
	dat_raw[1] = rawHum;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	3302      	adds	r3, #2
 8003ffa:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003ffc:	801a      	strh	r2, [r3, #0]

	uint16_t REG = 0x2416;
 8003ffe:	f242 4316 	movw	r3, #9238	; 0x2416
 8004002:	837b      	strh	r3, [r7, #26]
	buf[0] = (uint8_t)(REG >> 8);
 8004004:	8b7b      	ldrh	r3, [r7, #26]
 8004006:	0a1b      	lsrs	r3, r3, #8
 8004008:	b29b      	uxth	r3, r3
 800400a:	b2db      	uxtb	r3, r3
 800400c:	753b      	strb	r3, [r7, #20]
	buf[1] = (uint8_t)REG;
 800400e:	8b7b      	ldrh	r3, [r7, #26]
 8004010:	b2db      	uxtb	r3, r3
 8004012:	757b      	strb	r3, [r7, #21]
	HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, buf, 2, dev->delay);
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	6858      	ldr	r0, [r3, #4]
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	781b      	ldrb	r3, [r3, #0]
 800401c:	b299      	uxth	r1, r3
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	7a1b      	ldrb	r3, [r3, #8]
 8004022:	f107 0214 	add.w	r2, r7, #20
 8004026:	9300      	str	r3, [sp, #0]
 8004028:	2302      	movs	r3, #2
 800402a:	f001 fd47 	bl	8005abc <HAL_I2C_Master_Transmit>

};
 800402e:	bf00      	nop
 8004030:	372c      	adds	r7, #44	; 0x2c
 8004032:	46bd      	mov	sp, r7
 8004034:	bd90      	pop	{r4, r7, pc}
 8004036:	bf00      	nop
 8004038:	00000000 	.word	0x00000000
 800403c:	40efffe0 	.word	0x40efffe0
 8004040:	40590000 	.word	0x40590000
 8004044:	432f0000 	.word	0x432f0000
 8004048:	40468000 	.word	0x40468000

0800404c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800404c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004084 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8004050:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8004052:	e003      	b.n	800405c <LoopCopyDataInit>

08004054 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004054:	4b0c      	ldr	r3, [pc, #48]	; (8004088 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8004056:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004058:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800405a:	3104      	adds	r1, #4

0800405c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800405c:	480b      	ldr	r0, [pc, #44]	; (800408c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800405e:	4b0c      	ldr	r3, [pc, #48]	; (8004090 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004060:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8004062:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004064:	d3f6      	bcc.n	8004054 <CopyDataInit>
  ldr  r2, =_sbss
 8004066:	4a0b      	ldr	r2, [pc, #44]	; (8004094 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004068:	e002      	b.n	8004070 <LoopFillZerobss>

0800406a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800406a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800406c:	f842 3b04 	str.w	r3, [r2], #4

08004070 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004070:	4b09      	ldr	r3, [pc, #36]	; (8004098 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8004072:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004074:	d3f9      	bcc.n	800406a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8004076:	f7fe fdc9 	bl	8002c0c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800407a:	f009 f871 	bl	800d160 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800407e:	f7fd fe0f 	bl	8001ca0 <main>
  bx  lr    
 8004082:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004084:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8004088:	080103b8 	.word	0x080103b8
  ldr  r0, =_sdata
 800408c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004090:	20000300 	.word	0x20000300
  ldr  r2, =_sbss
 8004094:	20000300 	.word	0x20000300
  ldr  r3, = _ebss
 8004098:	20005cf8 	.word	0x20005cf8

0800409c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800409c:	e7fe      	b.n	800409c <ADC_IRQHandler>
	...

080040a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80040a4:	4b0e      	ldr	r3, [pc, #56]	; (80040e0 <HAL_Init+0x40>)
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	4a0d      	ldr	r2, [pc, #52]	; (80040e0 <HAL_Init+0x40>)
 80040aa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80040ae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80040b0:	4b0b      	ldr	r3, [pc, #44]	; (80040e0 <HAL_Init+0x40>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	4a0a      	ldr	r2, [pc, #40]	; (80040e0 <HAL_Init+0x40>)
 80040b6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80040ba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80040bc:	4b08      	ldr	r3, [pc, #32]	; (80040e0 <HAL_Init+0x40>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	4a07      	ldr	r2, [pc, #28]	; (80040e0 <HAL_Init+0x40>)
 80040c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80040c6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80040c8:	2003      	movs	r0, #3
 80040ca:	f000 fd8b 	bl	8004be4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80040ce:	2000      	movs	r0, #0
 80040d0:	f000 f808 	bl	80040e4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80040d4:	f7fe fc5c 	bl	8002990 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80040d8:	2300      	movs	r3, #0
}
 80040da:	4618      	mov	r0, r3
 80040dc:	bd80      	pop	{r7, pc}
 80040de:	bf00      	nop
 80040e0:	40023c00 	.word	0x40023c00

080040e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80040e4:	b580      	push	{r7, lr}
 80040e6:	b082      	sub	sp, #8
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80040ec:	4b12      	ldr	r3, [pc, #72]	; (8004138 <HAL_InitTick+0x54>)
 80040ee:	681a      	ldr	r2, [r3, #0]
 80040f0:	4b12      	ldr	r3, [pc, #72]	; (800413c <HAL_InitTick+0x58>)
 80040f2:	781b      	ldrb	r3, [r3, #0]
 80040f4:	4619      	mov	r1, r3
 80040f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80040fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80040fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8004102:	4618      	mov	r0, r3
 8004104:	f000 fda3 	bl	8004c4e <HAL_SYSTICK_Config>
 8004108:	4603      	mov	r3, r0
 800410a:	2b00      	cmp	r3, #0
 800410c:	d001      	beq.n	8004112 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800410e:	2301      	movs	r3, #1
 8004110:	e00e      	b.n	8004130 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2b0f      	cmp	r3, #15
 8004116:	d80a      	bhi.n	800412e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004118:	2200      	movs	r2, #0
 800411a:	6879      	ldr	r1, [r7, #4]
 800411c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004120:	f000 fd6b 	bl	8004bfa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004124:	4a06      	ldr	r2, [pc, #24]	; (8004140 <HAL_InitTick+0x5c>)
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800412a:	2300      	movs	r3, #0
 800412c:	e000      	b.n	8004130 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800412e:	2301      	movs	r3, #1
}
 8004130:	4618      	mov	r0, r3
 8004132:	3708      	adds	r7, #8
 8004134:	46bd      	mov	sp, r7
 8004136:	bd80      	pop	{r7, pc}
 8004138:	20000120 	.word	0x20000120
 800413c:	2000012c 	.word	0x2000012c
 8004140:	20000128 	.word	0x20000128

08004144 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004144:	b480      	push	{r7}
 8004146:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004148:	4b06      	ldr	r3, [pc, #24]	; (8004164 <HAL_IncTick+0x20>)
 800414a:	781b      	ldrb	r3, [r3, #0]
 800414c:	461a      	mov	r2, r3
 800414e:	4b06      	ldr	r3, [pc, #24]	; (8004168 <HAL_IncTick+0x24>)
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	4413      	add	r3, r2
 8004154:	4a04      	ldr	r2, [pc, #16]	; (8004168 <HAL_IncTick+0x24>)
 8004156:	6013      	str	r3, [r2, #0]
}
 8004158:	bf00      	nop
 800415a:	46bd      	mov	sp, r7
 800415c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004160:	4770      	bx	lr
 8004162:	bf00      	nop
 8004164:	2000012c 	.word	0x2000012c
 8004168:	20003c84 	.word	0x20003c84

0800416c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800416c:	b480      	push	{r7}
 800416e:	af00      	add	r7, sp, #0
  return uwTick;
 8004170:	4b03      	ldr	r3, [pc, #12]	; (8004180 <HAL_GetTick+0x14>)
 8004172:	681b      	ldr	r3, [r3, #0]
}
 8004174:	4618      	mov	r0, r3
 8004176:	46bd      	mov	sp, r7
 8004178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417c:	4770      	bx	lr
 800417e:	bf00      	nop
 8004180:	20003c84 	.word	0x20003c84

08004184 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b084      	sub	sp, #16
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800418c:	f7ff ffee 	bl	800416c <HAL_GetTick>
 8004190:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800419c:	d005      	beq.n	80041aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800419e:	4b09      	ldr	r3, [pc, #36]	; (80041c4 <HAL_Delay+0x40>)
 80041a0:	781b      	ldrb	r3, [r3, #0]
 80041a2:	461a      	mov	r2, r3
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	4413      	add	r3, r2
 80041a8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80041aa:	bf00      	nop
 80041ac:	f7ff ffde 	bl	800416c <HAL_GetTick>
 80041b0:	4602      	mov	r2, r0
 80041b2:	68bb      	ldr	r3, [r7, #8]
 80041b4:	1ad3      	subs	r3, r2, r3
 80041b6:	68fa      	ldr	r2, [r7, #12]
 80041b8:	429a      	cmp	r2, r3
 80041ba:	d8f7      	bhi.n	80041ac <HAL_Delay+0x28>
  {
  }
}
 80041bc:	bf00      	nop
 80041be:	3710      	adds	r7, #16
 80041c0:	46bd      	mov	sp, r7
 80041c2:	bd80      	pop	{r7, pc}
 80041c4:	2000012c 	.word	0x2000012c

080041c8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b084      	sub	sp, #16
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80041d0:	2300      	movs	r3, #0
 80041d2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d101      	bne.n	80041de <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80041da:	2301      	movs	r3, #1
 80041dc:	e033      	b.n	8004246 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d109      	bne.n	80041fa <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80041e6:	6878      	ldr	r0, [r7, #4]
 80041e8:	f7fd fadc 	bl	80017a4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2200      	movs	r2, #0
 80041f0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2200      	movs	r2, #0
 80041f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041fe:	f003 0310 	and.w	r3, r3, #16
 8004202:	2b00      	cmp	r3, #0
 8004204:	d118      	bne.n	8004238 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800420a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800420e:	f023 0302 	bic.w	r3, r3, #2
 8004212:	f043 0202 	orr.w	r2, r3, #2
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800421a:	6878      	ldr	r0, [r7, #4]
 800421c:	f000 fa94 	bl	8004748 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2200      	movs	r2, #0
 8004224:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800422a:	f023 0303 	bic.w	r3, r3, #3
 800422e:	f043 0201 	orr.w	r2, r3, #1
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	641a      	str	r2, [r3, #64]	; 0x40
 8004236:	e001      	b.n	800423c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004238:	2301      	movs	r3, #1
 800423a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2200      	movs	r2, #0
 8004240:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004244:	7bfb      	ldrb	r3, [r7, #15]
}
 8004246:	4618      	mov	r0, r3
 8004248:	3710      	adds	r7, #16
 800424a:	46bd      	mov	sp, r7
 800424c:	bd80      	pop	{r7, pc}
	...

08004250 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b086      	sub	sp, #24
 8004254:	af00      	add	r7, sp, #0
 8004256:	60f8      	str	r0, [r7, #12]
 8004258:	60b9      	str	r1, [r7, #8]
 800425a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800425c:	2300      	movs	r3, #0
 800425e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004266:	2b01      	cmp	r3, #1
 8004268:	d101      	bne.n	800426e <HAL_ADC_Start_DMA+0x1e>
 800426a:	2302      	movs	r3, #2
 800426c:	e0cc      	b.n	8004408 <HAL_ADC_Start_DMA+0x1b8>
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	2201      	movs	r2, #1
 8004272:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	689b      	ldr	r3, [r3, #8]
 800427c:	f003 0301 	and.w	r3, r3, #1
 8004280:	2b01      	cmp	r3, #1
 8004282:	d018      	beq.n	80042b6 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	689a      	ldr	r2, [r3, #8]
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f042 0201 	orr.w	r2, r2, #1
 8004292:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004294:	4b5e      	ldr	r3, [pc, #376]	; (8004410 <HAL_ADC_Start_DMA+0x1c0>)
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	4a5e      	ldr	r2, [pc, #376]	; (8004414 <HAL_ADC_Start_DMA+0x1c4>)
 800429a:	fba2 2303 	umull	r2, r3, r2, r3
 800429e:	0c9a      	lsrs	r2, r3, #18
 80042a0:	4613      	mov	r3, r2
 80042a2:	005b      	lsls	r3, r3, #1
 80042a4:	4413      	add	r3, r2
 80042a6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80042a8:	e002      	b.n	80042b0 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80042aa:	693b      	ldr	r3, [r7, #16]
 80042ac:	3b01      	subs	r3, #1
 80042ae:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80042b0:	693b      	ldr	r3, [r7, #16]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d1f9      	bne.n	80042aa <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	689b      	ldr	r3, [r3, #8]
 80042bc:	f003 0301 	and.w	r3, r3, #1
 80042c0:	2b01      	cmp	r3, #1
 80042c2:	f040 80a0 	bne.w	8004406 <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ca:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80042ce:	f023 0301 	bic.w	r3, r3, #1
 80042d2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	685b      	ldr	r3, [r3, #4]
 80042e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d007      	beq.n	80042f8 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ec:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80042f0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042fc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004300:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004304:	d106      	bne.n	8004314 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800430a:	f023 0206 	bic.w	r2, r3, #6
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	645a      	str	r2, [r3, #68]	; 0x44
 8004312:	e002      	b.n	800431a <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	2200      	movs	r2, #0
 8004318:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	2200      	movs	r2, #0
 800431e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004322:	4b3d      	ldr	r3, [pc, #244]	; (8004418 <HAL_ADC_Start_DMA+0x1c8>)
 8004324:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800432a:	4a3c      	ldr	r2, [pc, #240]	; (800441c <HAL_ADC_Start_DMA+0x1cc>)
 800432c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004332:	4a3b      	ldr	r2, [pc, #236]	; (8004420 <HAL_ADC_Start_DMA+0x1d0>)
 8004334:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800433a:	4a3a      	ldr	r2, [pc, #232]	; (8004424 <HAL_ADC_Start_DMA+0x1d4>)
 800433c:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8004346:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	685a      	ldr	r2, [r3, #4]
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8004356:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	689a      	ldr	r2, [r3, #8]
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004366:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	334c      	adds	r3, #76	; 0x4c
 8004372:	4619      	mov	r1, r3
 8004374:	68ba      	ldr	r2, [r7, #8]
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	f000 fd24 	bl	8004dc4 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800437c:	697b      	ldr	r3, [r7, #20]
 800437e:	685b      	ldr	r3, [r3, #4]
 8004380:	f003 031f 	and.w	r3, r3, #31
 8004384:	2b00      	cmp	r3, #0
 8004386:	d12a      	bne.n	80043de <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	4a26      	ldr	r2, [pc, #152]	; (8004428 <HAL_ADC_Start_DMA+0x1d8>)
 800438e:	4293      	cmp	r3, r2
 8004390:	d015      	beq.n	80043be <HAL_ADC_Start_DMA+0x16e>
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	4a25      	ldr	r2, [pc, #148]	; (800442c <HAL_ADC_Start_DMA+0x1dc>)
 8004398:	4293      	cmp	r3, r2
 800439a:	d105      	bne.n	80043a8 <HAL_ADC_Start_DMA+0x158>
 800439c:	4b1e      	ldr	r3, [pc, #120]	; (8004418 <HAL_ADC_Start_DMA+0x1c8>)
 800439e:	685b      	ldr	r3, [r3, #4]
 80043a0:	f003 031f 	and.w	r3, r3, #31
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d00a      	beq.n	80043be <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	4a20      	ldr	r2, [pc, #128]	; (8004430 <HAL_ADC_Start_DMA+0x1e0>)
 80043ae:	4293      	cmp	r3, r2
 80043b0:	d129      	bne.n	8004406 <HAL_ADC_Start_DMA+0x1b6>
 80043b2:	4b19      	ldr	r3, [pc, #100]	; (8004418 <HAL_ADC_Start_DMA+0x1c8>)
 80043b4:	685b      	ldr	r3, [r3, #4]
 80043b6:	f003 031f 	and.w	r3, r3, #31
 80043ba:	2b0f      	cmp	r3, #15
 80043bc:	d823      	bhi.n	8004406 <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	689b      	ldr	r3, [r3, #8]
 80043c4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d11c      	bne.n	8004406 <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	689a      	ldr	r2, [r3, #8]
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80043da:	609a      	str	r2, [r3, #8]
 80043dc:	e013      	b.n	8004406 <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4a11      	ldr	r2, [pc, #68]	; (8004428 <HAL_ADC_Start_DMA+0x1d8>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d10e      	bne.n	8004406 <HAL_ADC_Start_DMA+0x1b6>
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	689b      	ldr	r3, [r3, #8]
 80043ee:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d107      	bne.n	8004406 <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	689a      	ldr	r2, [r3, #8]
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004404:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8004406:	2300      	movs	r3, #0
}
 8004408:	4618      	mov	r0, r3
 800440a:	3718      	adds	r7, #24
 800440c:	46bd      	mov	sp, r7
 800440e:	bd80      	pop	{r7, pc}
 8004410:	20000120 	.word	0x20000120
 8004414:	431bde83 	.word	0x431bde83
 8004418:	40012300 	.word	0x40012300
 800441c:	08004941 	.word	0x08004941
 8004420:	080049fb 	.word	0x080049fb
 8004424:	08004a17 	.word	0x08004a17
 8004428:	40012000 	.word	0x40012000
 800442c:	40012100 	.word	0x40012100
 8004430:	40012200 	.word	0x40012200

08004434 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b084      	sub	sp, #16
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800443c:	2300      	movs	r3, #0
 800443e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004446:	2b01      	cmp	r3, #1
 8004448:	d101      	bne.n	800444e <HAL_ADC_Stop_DMA+0x1a>
 800444a:	2302      	movs	r3, #2
 800444c:	e038      	b.n	80044c0 <HAL_ADC_Stop_DMA+0x8c>
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2201      	movs	r2, #1
 8004452:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	689a      	ldr	r2, [r3, #8]
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f022 0201 	bic.w	r2, r2, #1
 8004464:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	689b      	ldr	r3, [r3, #8]
 800446c:	f003 0301 	and.w	r3, r3, #1
 8004470:	2b00      	cmp	r3, #0
 8004472:	d120      	bne.n	80044b6 <HAL_ADC_Stop_DMA+0x82>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	689a      	ldr	r2, [r3, #8]
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004482:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004488:	4618      	mov	r0, r3
 800448a:	f000 fcf3 	bl	8004e74 <HAL_DMA_Abort>
 800448e:	4603      	mov	r3, r0
 8004490:	73fb      	strb	r3, [r7, #15]
    
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	685a      	ldr	r2, [r3, #4]
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 80044a0:	605a      	str	r2, [r3, #4]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044a6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80044aa:	f023 0301 	bic.w	r3, r3, #1
 80044ae:	f043 0201 	orr.w	r2, r3, #1
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2200      	movs	r2, #0
 80044ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80044be:	7bfb      	ldrb	r3, [r7, #15]
}
 80044c0:	4618      	mov	r0, r3
 80044c2:	3710      	adds	r7, #16
 80044c4:	46bd      	mov	sp, r7
 80044c6:	bd80      	pop	{r7, pc}

080044c8 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80044c8:	b480      	push	{r7}
 80044ca:	b083      	sub	sp, #12
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80044d0:	bf00      	nop
 80044d2:	370c      	adds	r7, #12
 80044d4:	46bd      	mov	sp, r7
 80044d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044da:	4770      	bx	lr

080044dc <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80044dc:	b480      	push	{r7}
 80044de:	b083      	sub	sp, #12
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80044e4:	bf00      	nop
 80044e6:	370c      	adds	r7, #12
 80044e8:	46bd      	mov	sp, r7
 80044ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ee:	4770      	bx	lr

080044f0 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80044f0:	b480      	push	{r7}
 80044f2:	b083      	sub	sp, #12
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80044f8:	bf00      	nop
 80044fa:	370c      	adds	r7, #12
 80044fc:	46bd      	mov	sp, r7
 80044fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004502:	4770      	bx	lr

08004504 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004504:	b480      	push	{r7}
 8004506:	b085      	sub	sp, #20
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
 800450c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800450e:	2300      	movs	r3, #0
 8004510:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004518:	2b01      	cmp	r3, #1
 800451a:	d101      	bne.n	8004520 <HAL_ADC_ConfigChannel+0x1c>
 800451c:	2302      	movs	r3, #2
 800451e:	e105      	b.n	800472c <HAL_ADC_ConfigChannel+0x228>
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2201      	movs	r2, #1
 8004524:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	2b09      	cmp	r3, #9
 800452e:	d925      	bls.n	800457c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	68d9      	ldr	r1, [r3, #12]
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	b29b      	uxth	r3, r3
 800453c:	461a      	mov	r2, r3
 800453e:	4613      	mov	r3, r2
 8004540:	005b      	lsls	r3, r3, #1
 8004542:	4413      	add	r3, r2
 8004544:	3b1e      	subs	r3, #30
 8004546:	2207      	movs	r2, #7
 8004548:	fa02 f303 	lsl.w	r3, r2, r3
 800454c:	43da      	mvns	r2, r3
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	400a      	ands	r2, r1
 8004554:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	68d9      	ldr	r1, [r3, #12]
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	689a      	ldr	r2, [r3, #8]
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	b29b      	uxth	r3, r3
 8004566:	4618      	mov	r0, r3
 8004568:	4603      	mov	r3, r0
 800456a:	005b      	lsls	r3, r3, #1
 800456c:	4403      	add	r3, r0
 800456e:	3b1e      	subs	r3, #30
 8004570:	409a      	lsls	r2, r3
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	430a      	orrs	r2, r1
 8004578:	60da      	str	r2, [r3, #12]
 800457a:	e022      	b.n	80045c2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	6919      	ldr	r1, [r3, #16]
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	b29b      	uxth	r3, r3
 8004588:	461a      	mov	r2, r3
 800458a:	4613      	mov	r3, r2
 800458c:	005b      	lsls	r3, r3, #1
 800458e:	4413      	add	r3, r2
 8004590:	2207      	movs	r2, #7
 8004592:	fa02 f303 	lsl.w	r3, r2, r3
 8004596:	43da      	mvns	r2, r3
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	400a      	ands	r2, r1
 800459e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	6919      	ldr	r1, [r3, #16]
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	689a      	ldr	r2, [r3, #8]
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	b29b      	uxth	r3, r3
 80045b0:	4618      	mov	r0, r3
 80045b2:	4603      	mov	r3, r0
 80045b4:	005b      	lsls	r3, r3, #1
 80045b6:	4403      	add	r3, r0
 80045b8:	409a      	lsls	r2, r3
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	430a      	orrs	r2, r1
 80045c0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	685b      	ldr	r3, [r3, #4]
 80045c6:	2b06      	cmp	r3, #6
 80045c8:	d824      	bhi.n	8004614 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80045d0:	683b      	ldr	r3, [r7, #0]
 80045d2:	685a      	ldr	r2, [r3, #4]
 80045d4:	4613      	mov	r3, r2
 80045d6:	009b      	lsls	r3, r3, #2
 80045d8:	4413      	add	r3, r2
 80045da:	3b05      	subs	r3, #5
 80045dc:	221f      	movs	r2, #31
 80045de:	fa02 f303 	lsl.w	r3, r2, r3
 80045e2:	43da      	mvns	r2, r3
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	400a      	ands	r2, r1
 80045ea:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	b29b      	uxth	r3, r3
 80045f8:	4618      	mov	r0, r3
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	685a      	ldr	r2, [r3, #4]
 80045fe:	4613      	mov	r3, r2
 8004600:	009b      	lsls	r3, r3, #2
 8004602:	4413      	add	r3, r2
 8004604:	3b05      	subs	r3, #5
 8004606:	fa00 f203 	lsl.w	r2, r0, r3
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	430a      	orrs	r2, r1
 8004610:	635a      	str	r2, [r3, #52]	; 0x34
 8004612:	e04c      	b.n	80046ae <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	685b      	ldr	r3, [r3, #4]
 8004618:	2b0c      	cmp	r3, #12
 800461a:	d824      	bhi.n	8004666 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	685a      	ldr	r2, [r3, #4]
 8004626:	4613      	mov	r3, r2
 8004628:	009b      	lsls	r3, r3, #2
 800462a:	4413      	add	r3, r2
 800462c:	3b23      	subs	r3, #35	; 0x23
 800462e:	221f      	movs	r2, #31
 8004630:	fa02 f303 	lsl.w	r3, r2, r3
 8004634:	43da      	mvns	r2, r3
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	400a      	ands	r2, r1
 800463c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004644:	683b      	ldr	r3, [r7, #0]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	b29b      	uxth	r3, r3
 800464a:	4618      	mov	r0, r3
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	685a      	ldr	r2, [r3, #4]
 8004650:	4613      	mov	r3, r2
 8004652:	009b      	lsls	r3, r3, #2
 8004654:	4413      	add	r3, r2
 8004656:	3b23      	subs	r3, #35	; 0x23
 8004658:	fa00 f203 	lsl.w	r2, r0, r3
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	430a      	orrs	r2, r1
 8004662:	631a      	str	r2, [r3, #48]	; 0x30
 8004664:	e023      	b.n	80046ae <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	685a      	ldr	r2, [r3, #4]
 8004670:	4613      	mov	r3, r2
 8004672:	009b      	lsls	r3, r3, #2
 8004674:	4413      	add	r3, r2
 8004676:	3b41      	subs	r3, #65	; 0x41
 8004678:	221f      	movs	r2, #31
 800467a:	fa02 f303 	lsl.w	r3, r2, r3
 800467e:	43da      	mvns	r2, r3
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	400a      	ands	r2, r1
 8004686:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800468e:	683b      	ldr	r3, [r7, #0]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	b29b      	uxth	r3, r3
 8004694:	4618      	mov	r0, r3
 8004696:	683b      	ldr	r3, [r7, #0]
 8004698:	685a      	ldr	r2, [r3, #4]
 800469a:	4613      	mov	r3, r2
 800469c:	009b      	lsls	r3, r3, #2
 800469e:	4413      	add	r3, r2
 80046a0:	3b41      	subs	r3, #65	; 0x41
 80046a2:	fa00 f203 	lsl.w	r2, r0, r3
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	430a      	orrs	r2, r1
 80046ac:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80046ae:	4b22      	ldr	r3, [pc, #136]	; (8004738 <HAL_ADC_ConfigChannel+0x234>)
 80046b0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	4a21      	ldr	r2, [pc, #132]	; (800473c <HAL_ADC_ConfigChannel+0x238>)
 80046b8:	4293      	cmp	r3, r2
 80046ba:	d109      	bne.n	80046d0 <HAL_ADC_ConfigChannel+0x1cc>
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	2b12      	cmp	r3, #18
 80046c2:	d105      	bne.n	80046d0 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	4a19      	ldr	r2, [pc, #100]	; (800473c <HAL_ADC_ConfigChannel+0x238>)
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d123      	bne.n	8004722 <HAL_ADC_ConfigChannel+0x21e>
 80046da:	683b      	ldr	r3, [r7, #0]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	2b10      	cmp	r3, #16
 80046e0:	d003      	beq.n	80046ea <HAL_ADC_ConfigChannel+0x1e6>
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	2b11      	cmp	r3, #17
 80046e8:	d11b      	bne.n	8004722 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	2b10      	cmp	r3, #16
 80046fc:	d111      	bne.n	8004722 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80046fe:	4b10      	ldr	r3, [pc, #64]	; (8004740 <HAL_ADC_ConfigChannel+0x23c>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	4a10      	ldr	r2, [pc, #64]	; (8004744 <HAL_ADC_ConfigChannel+0x240>)
 8004704:	fba2 2303 	umull	r2, r3, r2, r3
 8004708:	0c9a      	lsrs	r2, r3, #18
 800470a:	4613      	mov	r3, r2
 800470c:	009b      	lsls	r3, r3, #2
 800470e:	4413      	add	r3, r2
 8004710:	005b      	lsls	r3, r3, #1
 8004712:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004714:	e002      	b.n	800471c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8004716:	68bb      	ldr	r3, [r7, #8]
 8004718:	3b01      	subs	r3, #1
 800471a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800471c:	68bb      	ldr	r3, [r7, #8]
 800471e:	2b00      	cmp	r3, #0
 8004720:	d1f9      	bne.n	8004716 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	2200      	movs	r2, #0
 8004726:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800472a:	2300      	movs	r3, #0
}
 800472c:	4618      	mov	r0, r3
 800472e:	3714      	adds	r7, #20
 8004730:	46bd      	mov	sp, r7
 8004732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004736:	4770      	bx	lr
 8004738:	40012300 	.word	0x40012300
 800473c:	40012000 	.word	0x40012000
 8004740:	20000120 	.word	0x20000120
 8004744:	431bde83 	.word	0x431bde83

08004748 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004748:	b480      	push	{r7}
 800474a:	b085      	sub	sp, #20
 800474c:	af00      	add	r7, sp, #0
 800474e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004750:	4b79      	ldr	r3, [pc, #484]	; (8004938 <ADC_Init+0x1f0>)
 8004752:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	685b      	ldr	r3, [r3, #4]
 8004758:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	685a      	ldr	r2, [r3, #4]
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	685b      	ldr	r3, [r3, #4]
 8004768:	431a      	orrs	r2, r3
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	685a      	ldr	r2, [r3, #4]
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800477c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	6859      	ldr	r1, [r3, #4]
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	691b      	ldr	r3, [r3, #16]
 8004788:	021a      	lsls	r2, r3, #8
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	430a      	orrs	r2, r1
 8004790:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	685a      	ldr	r2, [r3, #4]
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80047a0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	6859      	ldr	r1, [r3, #4]
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	689a      	ldr	r2, [r3, #8]
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	430a      	orrs	r2, r1
 80047b2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	689a      	ldr	r2, [r3, #8]
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80047c2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	6899      	ldr	r1, [r3, #8]
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	68da      	ldr	r2, [r3, #12]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	430a      	orrs	r2, r1
 80047d4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047da:	4a58      	ldr	r2, [pc, #352]	; (800493c <ADC_Init+0x1f4>)
 80047dc:	4293      	cmp	r3, r2
 80047de:	d022      	beq.n	8004826 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	689a      	ldr	r2, [r3, #8]
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80047ee:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	6899      	ldr	r1, [r3, #8]
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	430a      	orrs	r2, r1
 8004800:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	689a      	ldr	r2, [r3, #8]
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004810:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	6899      	ldr	r1, [r3, #8]
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	430a      	orrs	r2, r1
 8004822:	609a      	str	r2, [r3, #8]
 8004824:	e00f      	b.n	8004846 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	689a      	ldr	r2, [r3, #8]
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004834:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	689a      	ldr	r2, [r3, #8]
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004844:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	689a      	ldr	r2, [r3, #8]
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f022 0202 	bic.w	r2, r2, #2
 8004854:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	6899      	ldr	r1, [r3, #8]
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	7e1b      	ldrb	r3, [r3, #24]
 8004860:	005a      	lsls	r2, r3, #1
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	430a      	orrs	r2, r1
 8004868:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d01b      	beq.n	80048ac <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	685a      	ldr	r2, [r3, #4]
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004882:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	685a      	ldr	r2, [r3, #4]
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8004892:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	6859      	ldr	r1, [r3, #4]
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800489e:	3b01      	subs	r3, #1
 80048a0:	035a      	lsls	r2, r3, #13
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	430a      	orrs	r2, r1
 80048a8:	605a      	str	r2, [r3, #4]
 80048aa:	e007      	b.n	80048bc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	685a      	ldr	r2, [r3, #4]
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80048ba:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80048ca:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	69db      	ldr	r3, [r3, #28]
 80048d6:	3b01      	subs	r3, #1
 80048d8:	051a      	lsls	r2, r3, #20
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	430a      	orrs	r2, r1
 80048e0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	689a      	ldr	r2, [r3, #8]
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80048f0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	6899      	ldr	r1, [r3, #8]
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80048fe:	025a      	lsls	r2, r3, #9
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	430a      	orrs	r2, r1
 8004906:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	689a      	ldr	r2, [r3, #8]
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004916:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	6899      	ldr	r1, [r3, #8]
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	695b      	ldr	r3, [r3, #20]
 8004922:	029a      	lsls	r2, r3, #10
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	430a      	orrs	r2, r1
 800492a:	609a      	str	r2, [r3, #8]
}
 800492c:	bf00      	nop
 800492e:	3714      	adds	r7, #20
 8004930:	46bd      	mov	sp, r7
 8004932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004936:	4770      	bx	lr
 8004938:	40012300 	.word	0x40012300
 800493c:	0f000001 	.word	0x0f000001

08004940 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004940:	b580      	push	{r7, lr}
 8004942:	b084      	sub	sp, #16
 8004944:	af00      	add	r7, sp, #0
 8004946:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800494c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004952:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004956:	2b00      	cmp	r3, #0
 8004958:	d13c      	bne.n	80049d4 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800495e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	689b      	ldr	r3, [r3, #8]
 800496c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004970:	2b00      	cmp	r3, #0
 8004972:	d12b      	bne.n	80049cc <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004978:	2b00      	cmp	r3, #0
 800497a:	d127      	bne.n	80049cc <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004982:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004986:	2b00      	cmp	r3, #0
 8004988:	d006      	beq.n	8004998 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	689b      	ldr	r3, [r3, #8]
 8004990:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004994:	2b00      	cmp	r3, #0
 8004996:	d119      	bne.n	80049cc <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	685a      	ldr	r2, [r3, #4]
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f022 0220 	bic.w	r2, r2, #32
 80049a6:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ac:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049b8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d105      	bne.n	80049cc <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049c4:	f043 0201 	orr.w	r2, r3, #1
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80049cc:	68f8      	ldr	r0, [r7, #12]
 80049ce:	f7ff fd7b 	bl	80044c8 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80049d2:	e00e      	b.n	80049f2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049d8:	f003 0310 	and.w	r3, r3, #16
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d003      	beq.n	80049e8 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80049e0:	68f8      	ldr	r0, [r7, #12]
 80049e2:	f7ff fd85 	bl	80044f0 <HAL_ADC_ErrorCallback>
}
 80049e6:	e004      	b.n	80049f2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049ee:	6878      	ldr	r0, [r7, #4]
 80049f0:	4798      	blx	r3
}
 80049f2:	bf00      	nop
 80049f4:	3710      	adds	r7, #16
 80049f6:	46bd      	mov	sp, r7
 80049f8:	bd80      	pop	{r7, pc}

080049fa <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80049fa:	b580      	push	{r7, lr}
 80049fc:	b084      	sub	sp, #16
 80049fe:	af00      	add	r7, sp, #0
 8004a00:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a06:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004a08:	68f8      	ldr	r0, [r7, #12]
 8004a0a:	f7ff fd67 	bl	80044dc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004a0e:	bf00      	nop
 8004a10:	3710      	adds	r7, #16
 8004a12:	46bd      	mov	sp, r7
 8004a14:	bd80      	pop	{r7, pc}

08004a16 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8004a16:	b580      	push	{r7, lr}
 8004a18:	b084      	sub	sp, #16
 8004a1a:	af00      	add	r7, sp, #0
 8004a1c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a22:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	2240      	movs	r2, #64	; 0x40
 8004a28:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a2e:	f043 0204 	orr.w	r2, r3, #4
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004a36:	68f8      	ldr	r0, [r7, #12]
 8004a38:	f7ff fd5a 	bl	80044f0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004a3c:	bf00      	nop
 8004a3e:	3710      	adds	r7, #16
 8004a40:	46bd      	mov	sp, r7
 8004a42:	bd80      	pop	{r7, pc}

08004a44 <__NVIC_SetPriorityGrouping>:
{
 8004a44:	b480      	push	{r7}
 8004a46:	b085      	sub	sp, #20
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	f003 0307 	and.w	r3, r3, #7
 8004a52:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004a54:	4b0c      	ldr	r3, [pc, #48]	; (8004a88 <__NVIC_SetPriorityGrouping+0x44>)
 8004a56:	68db      	ldr	r3, [r3, #12]
 8004a58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004a5a:	68ba      	ldr	r2, [r7, #8]
 8004a5c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004a60:	4013      	ands	r3, r2
 8004a62:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004a68:	68bb      	ldr	r3, [r7, #8]
 8004a6a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004a6c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004a70:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004a74:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004a76:	4a04      	ldr	r2, [pc, #16]	; (8004a88 <__NVIC_SetPriorityGrouping+0x44>)
 8004a78:	68bb      	ldr	r3, [r7, #8]
 8004a7a:	60d3      	str	r3, [r2, #12]
}
 8004a7c:	bf00      	nop
 8004a7e:	3714      	adds	r7, #20
 8004a80:	46bd      	mov	sp, r7
 8004a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a86:	4770      	bx	lr
 8004a88:	e000ed00 	.word	0xe000ed00

08004a8c <__NVIC_GetPriorityGrouping>:
{
 8004a8c:	b480      	push	{r7}
 8004a8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004a90:	4b04      	ldr	r3, [pc, #16]	; (8004aa4 <__NVIC_GetPriorityGrouping+0x18>)
 8004a92:	68db      	ldr	r3, [r3, #12]
 8004a94:	0a1b      	lsrs	r3, r3, #8
 8004a96:	f003 0307 	and.w	r3, r3, #7
}
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa2:	4770      	bx	lr
 8004aa4:	e000ed00 	.word	0xe000ed00

08004aa8 <__NVIC_EnableIRQ>:
{
 8004aa8:	b480      	push	{r7}
 8004aaa:	b083      	sub	sp, #12
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	4603      	mov	r3, r0
 8004ab0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004ab2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	db0b      	blt.n	8004ad2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004aba:	79fb      	ldrb	r3, [r7, #7]
 8004abc:	f003 021f 	and.w	r2, r3, #31
 8004ac0:	4907      	ldr	r1, [pc, #28]	; (8004ae0 <__NVIC_EnableIRQ+0x38>)
 8004ac2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ac6:	095b      	lsrs	r3, r3, #5
 8004ac8:	2001      	movs	r0, #1
 8004aca:	fa00 f202 	lsl.w	r2, r0, r2
 8004ace:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004ad2:	bf00      	nop
 8004ad4:	370c      	adds	r7, #12
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004adc:	4770      	bx	lr
 8004ade:	bf00      	nop
 8004ae0:	e000e100 	.word	0xe000e100

08004ae4 <__NVIC_SetPriority>:
{
 8004ae4:	b480      	push	{r7}
 8004ae6:	b083      	sub	sp, #12
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	4603      	mov	r3, r0
 8004aec:	6039      	str	r1, [r7, #0]
 8004aee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004af0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	db0a      	blt.n	8004b0e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004af8:	683b      	ldr	r3, [r7, #0]
 8004afa:	b2da      	uxtb	r2, r3
 8004afc:	490c      	ldr	r1, [pc, #48]	; (8004b30 <__NVIC_SetPriority+0x4c>)
 8004afe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b02:	0112      	lsls	r2, r2, #4
 8004b04:	b2d2      	uxtb	r2, r2
 8004b06:	440b      	add	r3, r1
 8004b08:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004b0c:	e00a      	b.n	8004b24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	b2da      	uxtb	r2, r3
 8004b12:	4908      	ldr	r1, [pc, #32]	; (8004b34 <__NVIC_SetPriority+0x50>)
 8004b14:	79fb      	ldrb	r3, [r7, #7]
 8004b16:	f003 030f 	and.w	r3, r3, #15
 8004b1a:	3b04      	subs	r3, #4
 8004b1c:	0112      	lsls	r2, r2, #4
 8004b1e:	b2d2      	uxtb	r2, r2
 8004b20:	440b      	add	r3, r1
 8004b22:	761a      	strb	r2, [r3, #24]
}
 8004b24:	bf00      	nop
 8004b26:	370c      	adds	r7, #12
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2e:	4770      	bx	lr
 8004b30:	e000e100 	.word	0xe000e100
 8004b34:	e000ed00 	.word	0xe000ed00

08004b38 <NVIC_EncodePriority>:
{
 8004b38:	b480      	push	{r7}
 8004b3a:	b089      	sub	sp, #36	; 0x24
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	60f8      	str	r0, [r7, #12]
 8004b40:	60b9      	str	r1, [r7, #8]
 8004b42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	f003 0307 	and.w	r3, r3, #7
 8004b4a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004b4c:	69fb      	ldr	r3, [r7, #28]
 8004b4e:	f1c3 0307 	rsb	r3, r3, #7
 8004b52:	2b04      	cmp	r3, #4
 8004b54:	bf28      	it	cs
 8004b56:	2304      	movcs	r3, #4
 8004b58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004b5a:	69fb      	ldr	r3, [r7, #28]
 8004b5c:	3304      	adds	r3, #4
 8004b5e:	2b06      	cmp	r3, #6
 8004b60:	d902      	bls.n	8004b68 <NVIC_EncodePriority+0x30>
 8004b62:	69fb      	ldr	r3, [r7, #28]
 8004b64:	3b03      	subs	r3, #3
 8004b66:	e000      	b.n	8004b6a <NVIC_EncodePriority+0x32>
 8004b68:	2300      	movs	r3, #0
 8004b6a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b6c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004b70:	69bb      	ldr	r3, [r7, #24]
 8004b72:	fa02 f303 	lsl.w	r3, r2, r3
 8004b76:	43da      	mvns	r2, r3
 8004b78:	68bb      	ldr	r3, [r7, #8]
 8004b7a:	401a      	ands	r2, r3
 8004b7c:	697b      	ldr	r3, [r7, #20]
 8004b7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004b80:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004b84:	697b      	ldr	r3, [r7, #20]
 8004b86:	fa01 f303 	lsl.w	r3, r1, r3
 8004b8a:	43d9      	mvns	r1, r3
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004b90:	4313      	orrs	r3, r2
}
 8004b92:	4618      	mov	r0, r3
 8004b94:	3724      	adds	r7, #36	; 0x24
 8004b96:	46bd      	mov	sp, r7
 8004b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9c:	4770      	bx	lr
	...

08004ba0 <SysTick_Config>:
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b082      	sub	sp, #8
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	3b01      	subs	r3, #1
 8004bac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004bb0:	d301      	bcc.n	8004bb6 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8004bb2:	2301      	movs	r3, #1
 8004bb4:	e00f      	b.n	8004bd6 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004bb6:	4a0a      	ldr	r2, [pc, #40]	; (8004be0 <SysTick_Config+0x40>)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	3b01      	subs	r3, #1
 8004bbc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004bbe:	210f      	movs	r1, #15
 8004bc0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004bc4:	f7ff ff8e 	bl	8004ae4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004bc8:	4b05      	ldr	r3, [pc, #20]	; (8004be0 <SysTick_Config+0x40>)
 8004bca:	2200      	movs	r2, #0
 8004bcc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004bce:	4b04      	ldr	r3, [pc, #16]	; (8004be0 <SysTick_Config+0x40>)
 8004bd0:	2207      	movs	r2, #7
 8004bd2:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8004bd4:	2300      	movs	r3, #0
}
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	3708      	adds	r7, #8
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	bd80      	pop	{r7, pc}
 8004bde:	bf00      	nop
 8004be0:	e000e010 	.word	0xe000e010

08004be4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b082      	sub	sp, #8
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004bec:	6878      	ldr	r0, [r7, #4]
 8004bee:	f7ff ff29 	bl	8004a44 <__NVIC_SetPriorityGrouping>
}
 8004bf2:	bf00      	nop
 8004bf4:	3708      	adds	r7, #8
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	bd80      	pop	{r7, pc}

08004bfa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004bfa:	b580      	push	{r7, lr}
 8004bfc:	b086      	sub	sp, #24
 8004bfe:	af00      	add	r7, sp, #0
 8004c00:	4603      	mov	r3, r0
 8004c02:	60b9      	str	r1, [r7, #8]
 8004c04:	607a      	str	r2, [r7, #4]
 8004c06:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004c08:	2300      	movs	r3, #0
 8004c0a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004c0c:	f7ff ff3e 	bl	8004a8c <__NVIC_GetPriorityGrouping>
 8004c10:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004c12:	687a      	ldr	r2, [r7, #4]
 8004c14:	68b9      	ldr	r1, [r7, #8]
 8004c16:	6978      	ldr	r0, [r7, #20]
 8004c18:	f7ff ff8e 	bl	8004b38 <NVIC_EncodePriority>
 8004c1c:	4602      	mov	r2, r0
 8004c1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c22:	4611      	mov	r1, r2
 8004c24:	4618      	mov	r0, r3
 8004c26:	f7ff ff5d 	bl	8004ae4 <__NVIC_SetPriority>
}
 8004c2a:	bf00      	nop
 8004c2c:	3718      	adds	r7, #24
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	bd80      	pop	{r7, pc}

08004c32 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004c32:	b580      	push	{r7, lr}
 8004c34:	b082      	sub	sp, #8
 8004c36:	af00      	add	r7, sp, #0
 8004c38:	4603      	mov	r3, r0
 8004c3a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004c3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c40:	4618      	mov	r0, r3
 8004c42:	f7ff ff31 	bl	8004aa8 <__NVIC_EnableIRQ>
}
 8004c46:	bf00      	nop
 8004c48:	3708      	adds	r7, #8
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	bd80      	pop	{r7, pc}

08004c4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004c4e:	b580      	push	{r7, lr}
 8004c50:	b082      	sub	sp, #8
 8004c52:	af00      	add	r7, sp, #0
 8004c54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004c56:	6878      	ldr	r0, [r7, #4]
 8004c58:	f7ff ffa2 	bl	8004ba0 <SysTick_Config>
 8004c5c:	4603      	mov	r3, r0
}
 8004c5e:	4618      	mov	r0, r3
 8004c60:	3708      	adds	r7, #8
 8004c62:	46bd      	mov	sp, r7
 8004c64:	bd80      	pop	{r7, pc}
	...

08004c68 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	b086      	sub	sp, #24
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004c70:	2300      	movs	r3, #0
 8004c72:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004c74:	f7ff fa7a 	bl	800416c <HAL_GetTick>
 8004c78:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d101      	bne.n	8004c84 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004c80:	2301      	movs	r3, #1
 8004c82:	e099      	b.n	8004db8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2200      	movs	r2, #0
 8004c88:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2202      	movs	r2, #2
 8004c90:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	681a      	ldr	r2, [r3, #0]
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f022 0201 	bic.w	r2, r2, #1
 8004ca2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004ca4:	e00f      	b.n	8004cc6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004ca6:	f7ff fa61 	bl	800416c <HAL_GetTick>
 8004caa:	4602      	mov	r2, r0
 8004cac:	693b      	ldr	r3, [r7, #16]
 8004cae:	1ad3      	subs	r3, r2, r3
 8004cb0:	2b05      	cmp	r3, #5
 8004cb2:	d908      	bls.n	8004cc6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2220      	movs	r2, #32
 8004cb8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	2203      	movs	r2, #3
 8004cbe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004cc2:	2303      	movs	r3, #3
 8004cc4:	e078      	b.n	8004db8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f003 0301 	and.w	r3, r3, #1
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d1e8      	bne.n	8004ca6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004cdc:	697a      	ldr	r2, [r7, #20]
 8004cde:	4b38      	ldr	r3, [pc, #224]	; (8004dc0 <HAL_DMA_Init+0x158>)
 8004ce0:	4013      	ands	r3, r2
 8004ce2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	685a      	ldr	r2, [r3, #4]
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	689b      	ldr	r3, [r3, #8]
 8004cec:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004cf2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	691b      	ldr	r3, [r3, #16]
 8004cf8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004cfe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	699b      	ldr	r3, [r3, #24]
 8004d04:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004d0a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6a1b      	ldr	r3, [r3, #32]
 8004d10:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004d12:	697a      	ldr	r2, [r7, #20]
 8004d14:	4313      	orrs	r3, r2
 8004d16:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d1c:	2b04      	cmp	r3, #4
 8004d1e:	d107      	bne.n	8004d30 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d28:	4313      	orrs	r3, r2
 8004d2a:	697a      	ldr	r2, [r7, #20]
 8004d2c:	4313      	orrs	r3, r2
 8004d2e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	697a      	ldr	r2, [r7, #20]
 8004d36:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	695b      	ldr	r3, [r3, #20]
 8004d3e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004d40:	697b      	ldr	r3, [r7, #20]
 8004d42:	f023 0307 	bic.w	r3, r3, #7
 8004d46:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d4c:	697a      	ldr	r2, [r7, #20]
 8004d4e:	4313      	orrs	r3, r2
 8004d50:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d56:	2b04      	cmp	r3, #4
 8004d58:	d117      	bne.n	8004d8a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d5e:	697a      	ldr	r2, [r7, #20]
 8004d60:	4313      	orrs	r3, r2
 8004d62:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d00e      	beq.n	8004d8a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004d6c:	6878      	ldr	r0, [r7, #4]
 8004d6e:	f000 fb0d 	bl	800538c <DMA_CheckFifoParam>
 8004d72:	4603      	mov	r3, r0
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d008      	beq.n	8004d8a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2240      	movs	r2, #64	; 0x40
 8004d7c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	2201      	movs	r2, #1
 8004d82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004d86:	2301      	movs	r3, #1
 8004d88:	e016      	b.n	8004db8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	697a      	ldr	r2, [r7, #20]
 8004d90:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004d92:	6878      	ldr	r0, [r7, #4]
 8004d94:	f000 fac4 	bl	8005320 <DMA_CalcBaseAndBitshift>
 8004d98:	4603      	mov	r3, r0
 8004d9a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004da0:	223f      	movs	r2, #63	; 0x3f
 8004da2:	409a      	lsls	r2, r3
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2200      	movs	r2, #0
 8004dac:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	2201      	movs	r2, #1
 8004db2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004db6:	2300      	movs	r3, #0
}
 8004db8:	4618      	mov	r0, r3
 8004dba:	3718      	adds	r7, #24
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	bd80      	pop	{r7, pc}
 8004dc0:	f010803f 	.word	0xf010803f

08004dc4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	b086      	sub	sp, #24
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	60f8      	str	r0, [r7, #12]
 8004dcc:	60b9      	str	r1, [r7, #8]
 8004dce:	607a      	str	r2, [r7, #4]
 8004dd0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004dda:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004de2:	2b01      	cmp	r3, #1
 8004de4:	d101      	bne.n	8004dea <HAL_DMA_Start_IT+0x26>
 8004de6:	2302      	movs	r3, #2
 8004de8:	e040      	b.n	8004e6c <HAL_DMA_Start_IT+0xa8>
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	2201      	movs	r2, #1
 8004dee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004df8:	b2db      	uxtb	r3, r3
 8004dfa:	2b01      	cmp	r3, #1
 8004dfc:	d12f      	bne.n	8004e5e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	2202      	movs	r2, #2
 8004e02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	2200      	movs	r2, #0
 8004e0a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004e0c:	683b      	ldr	r3, [r7, #0]
 8004e0e:	687a      	ldr	r2, [r7, #4]
 8004e10:	68b9      	ldr	r1, [r7, #8]
 8004e12:	68f8      	ldr	r0, [r7, #12]
 8004e14:	f000 fa56 	bl	80052c4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e1c:	223f      	movs	r2, #63	; 0x3f
 8004e1e:	409a      	lsls	r2, r3
 8004e20:	693b      	ldr	r3, [r7, #16]
 8004e22:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	681a      	ldr	r2, [r3, #0]
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f042 0216 	orr.w	r2, r2, #22
 8004e32:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d007      	beq.n	8004e4c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	681a      	ldr	r2, [r3, #0]
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f042 0208 	orr.w	r2, r2, #8
 8004e4a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	681a      	ldr	r2, [r3, #0]
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f042 0201 	orr.w	r2, r2, #1
 8004e5a:	601a      	str	r2, [r3, #0]
 8004e5c:	e005      	b.n	8004e6a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	2200      	movs	r2, #0
 8004e62:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004e66:	2302      	movs	r3, #2
 8004e68:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004e6a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	3718      	adds	r7, #24
 8004e70:	46bd      	mov	sp, r7
 8004e72:	bd80      	pop	{r7, pc}

08004e74 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	b084      	sub	sp, #16
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e80:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004e82:	f7ff f973 	bl	800416c <HAL_GetTick>
 8004e86:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004e8e:	b2db      	uxtb	r3, r3
 8004e90:	2b02      	cmp	r3, #2
 8004e92:	d008      	beq.n	8004ea6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2280      	movs	r2, #128	; 0x80
 8004e98:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004ea2:	2301      	movs	r3, #1
 8004ea4:	e052      	b.n	8004f4c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	681a      	ldr	r2, [r3, #0]
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f022 0216 	bic.w	r2, r2, #22
 8004eb4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	695a      	ldr	r2, [r3, #20]
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004ec4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d103      	bne.n	8004ed6 <HAL_DMA_Abort+0x62>
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d007      	beq.n	8004ee6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	681a      	ldr	r2, [r3, #0]
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f022 0208 	bic.w	r2, r2, #8
 8004ee4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	681a      	ldr	r2, [r3, #0]
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f022 0201 	bic.w	r2, r2, #1
 8004ef4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004ef6:	e013      	b.n	8004f20 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004ef8:	f7ff f938 	bl	800416c <HAL_GetTick>
 8004efc:	4602      	mov	r2, r0
 8004efe:	68bb      	ldr	r3, [r7, #8]
 8004f00:	1ad3      	subs	r3, r2, r3
 8004f02:	2b05      	cmp	r3, #5
 8004f04:	d90c      	bls.n	8004f20 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	2220      	movs	r2, #32
 8004f0a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2200      	movs	r2, #0
 8004f10:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2203      	movs	r2, #3
 8004f18:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8004f1c:	2303      	movs	r3, #3
 8004f1e:	e015      	b.n	8004f4c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f003 0301 	and.w	r3, r3, #1
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d1e4      	bne.n	8004ef8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f32:	223f      	movs	r2, #63	; 0x3f
 8004f34:	409a      	lsls	r2, r3
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2201      	movs	r2, #1
 8004f46:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8004f4a:	2300      	movs	r3, #0
}
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	3710      	adds	r7, #16
 8004f50:	46bd      	mov	sp, r7
 8004f52:	bd80      	pop	{r7, pc}

08004f54 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004f54:	b480      	push	{r7}
 8004f56:	b083      	sub	sp, #12
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004f62:	b2db      	uxtb	r3, r3
 8004f64:	2b02      	cmp	r3, #2
 8004f66:	d004      	beq.n	8004f72 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2280      	movs	r2, #128	; 0x80
 8004f6c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004f6e:	2301      	movs	r3, #1
 8004f70:	e00c      	b.n	8004f8c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	2205      	movs	r2, #5
 8004f76:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	681a      	ldr	r2, [r3, #0]
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f022 0201 	bic.w	r2, r2, #1
 8004f88:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004f8a:	2300      	movs	r3, #0
}
 8004f8c:	4618      	mov	r0, r3
 8004f8e:	370c      	adds	r7, #12
 8004f90:	46bd      	mov	sp, r7
 8004f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f96:	4770      	bx	lr

08004f98 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b086      	sub	sp, #24
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004fa4:	4b92      	ldr	r3, [pc, #584]	; (80051f0 <HAL_DMA_IRQHandler+0x258>)
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	4a92      	ldr	r2, [pc, #584]	; (80051f4 <HAL_DMA_IRQHandler+0x25c>)
 8004faa:	fba2 2303 	umull	r2, r3, r2, r3
 8004fae:	0a9b      	lsrs	r3, r3, #10
 8004fb0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fb6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004fb8:	693b      	ldr	r3, [r7, #16]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fc2:	2208      	movs	r2, #8
 8004fc4:	409a      	lsls	r2, r3
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	4013      	ands	r3, r2
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d01a      	beq.n	8005004 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f003 0304 	and.w	r3, r3, #4
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d013      	beq.n	8005004 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	681a      	ldr	r2, [r3, #0]
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f022 0204 	bic.w	r2, r2, #4
 8004fea:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ff0:	2208      	movs	r2, #8
 8004ff2:	409a      	lsls	r2, r3
 8004ff4:	693b      	ldr	r3, [r7, #16]
 8004ff6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ffc:	f043 0201 	orr.w	r2, r3, #1
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005008:	2201      	movs	r2, #1
 800500a:	409a      	lsls	r2, r3
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	4013      	ands	r3, r2
 8005010:	2b00      	cmp	r3, #0
 8005012:	d012      	beq.n	800503a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	695b      	ldr	r3, [r3, #20]
 800501a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800501e:	2b00      	cmp	r3, #0
 8005020:	d00b      	beq.n	800503a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005026:	2201      	movs	r2, #1
 8005028:	409a      	lsls	r2, r3
 800502a:	693b      	ldr	r3, [r7, #16]
 800502c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005032:	f043 0202 	orr.w	r2, r3, #2
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800503e:	2204      	movs	r2, #4
 8005040:	409a      	lsls	r2, r3
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	4013      	ands	r3, r2
 8005046:	2b00      	cmp	r3, #0
 8005048:	d012      	beq.n	8005070 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f003 0302 	and.w	r3, r3, #2
 8005054:	2b00      	cmp	r3, #0
 8005056:	d00b      	beq.n	8005070 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800505c:	2204      	movs	r2, #4
 800505e:	409a      	lsls	r2, r3
 8005060:	693b      	ldr	r3, [r7, #16]
 8005062:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005068:	f043 0204 	orr.w	r2, r3, #4
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005074:	2210      	movs	r2, #16
 8005076:	409a      	lsls	r2, r3
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	4013      	ands	r3, r2
 800507c:	2b00      	cmp	r3, #0
 800507e:	d043      	beq.n	8005108 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f003 0308 	and.w	r3, r3, #8
 800508a:	2b00      	cmp	r3, #0
 800508c:	d03c      	beq.n	8005108 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005092:	2210      	movs	r2, #16
 8005094:	409a      	lsls	r2, r3
 8005096:	693b      	ldr	r3, [r7, #16]
 8005098:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d018      	beq.n	80050da <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d108      	bne.n	80050c8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d024      	beq.n	8005108 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050c2:	6878      	ldr	r0, [r7, #4]
 80050c4:	4798      	blx	r3
 80050c6:	e01f      	b.n	8005108 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d01b      	beq.n	8005108 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80050d4:	6878      	ldr	r0, [r7, #4]
 80050d6:	4798      	blx	r3
 80050d8:	e016      	b.n	8005108 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d107      	bne.n	80050f8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	681a      	ldr	r2, [r3, #0]
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f022 0208 	bic.w	r2, r2, #8
 80050f6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d003      	beq.n	8005108 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005104:	6878      	ldr	r0, [r7, #4]
 8005106:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800510c:	2220      	movs	r2, #32
 800510e:	409a      	lsls	r2, r3
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	4013      	ands	r3, r2
 8005114:	2b00      	cmp	r3, #0
 8005116:	f000 808e 	beq.w	8005236 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f003 0310 	and.w	r3, r3, #16
 8005124:	2b00      	cmp	r3, #0
 8005126:	f000 8086 	beq.w	8005236 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800512e:	2220      	movs	r2, #32
 8005130:	409a      	lsls	r2, r3
 8005132:	693b      	ldr	r3, [r7, #16]
 8005134:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800513c:	b2db      	uxtb	r3, r3
 800513e:	2b05      	cmp	r3, #5
 8005140:	d136      	bne.n	80051b0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	681a      	ldr	r2, [r3, #0]
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f022 0216 	bic.w	r2, r2, #22
 8005150:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	695a      	ldr	r2, [r3, #20]
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005160:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005166:	2b00      	cmp	r3, #0
 8005168:	d103      	bne.n	8005172 <HAL_DMA_IRQHandler+0x1da>
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800516e:	2b00      	cmp	r3, #0
 8005170:	d007      	beq.n	8005182 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	681a      	ldr	r2, [r3, #0]
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f022 0208 	bic.w	r2, r2, #8
 8005180:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005186:	223f      	movs	r2, #63	; 0x3f
 8005188:	409a      	lsls	r2, r3
 800518a:	693b      	ldr	r3, [r7, #16]
 800518c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	2200      	movs	r2, #0
 8005192:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	2201      	movs	r2, #1
 800519a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d07d      	beq.n	80052a2 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80051aa:	6878      	ldr	r0, [r7, #4]
 80051ac:	4798      	blx	r3
        }
        return;
 80051ae:	e078      	b.n	80052a2 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d01c      	beq.n	80051f8 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d108      	bne.n	80051de <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d030      	beq.n	8005236 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051d8:	6878      	ldr	r0, [r7, #4]
 80051da:	4798      	blx	r3
 80051dc:	e02b      	b.n	8005236 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d027      	beq.n	8005236 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051ea:	6878      	ldr	r0, [r7, #4]
 80051ec:	4798      	blx	r3
 80051ee:	e022      	b.n	8005236 <HAL_DMA_IRQHandler+0x29e>
 80051f0:	20000120 	.word	0x20000120
 80051f4:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005202:	2b00      	cmp	r3, #0
 8005204:	d10f      	bne.n	8005226 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	681a      	ldr	r2, [r3, #0]
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f022 0210 	bic.w	r2, r2, #16
 8005214:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	2200      	movs	r2, #0
 800521a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	2201      	movs	r2, #1
 8005222:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800522a:	2b00      	cmp	r3, #0
 800522c:	d003      	beq.n	8005236 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005232:	6878      	ldr	r0, [r7, #4]
 8005234:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800523a:	2b00      	cmp	r3, #0
 800523c:	d032      	beq.n	80052a4 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005242:	f003 0301 	and.w	r3, r3, #1
 8005246:	2b00      	cmp	r3, #0
 8005248:	d022      	beq.n	8005290 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2205      	movs	r2, #5
 800524e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	681a      	ldr	r2, [r3, #0]
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f022 0201 	bic.w	r2, r2, #1
 8005260:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005262:	68bb      	ldr	r3, [r7, #8]
 8005264:	3301      	adds	r3, #1
 8005266:	60bb      	str	r3, [r7, #8]
 8005268:	697a      	ldr	r2, [r7, #20]
 800526a:	429a      	cmp	r2, r3
 800526c:	d307      	bcc.n	800527e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f003 0301 	and.w	r3, r3, #1
 8005278:	2b00      	cmp	r3, #0
 800527a:	d1f2      	bne.n	8005262 <HAL_DMA_IRQHandler+0x2ca>
 800527c:	e000      	b.n	8005280 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800527e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2200      	movs	r2, #0
 8005284:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2201      	movs	r2, #1
 800528c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005294:	2b00      	cmp	r3, #0
 8005296:	d005      	beq.n	80052a4 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800529c:	6878      	ldr	r0, [r7, #4]
 800529e:	4798      	blx	r3
 80052a0:	e000      	b.n	80052a4 <HAL_DMA_IRQHandler+0x30c>
        return;
 80052a2:	bf00      	nop
    }
  }
}
 80052a4:	3718      	adds	r7, #24
 80052a6:	46bd      	mov	sp, r7
 80052a8:	bd80      	pop	{r7, pc}
 80052aa:	bf00      	nop

080052ac <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80052ac:	b480      	push	{r7}
 80052ae:	b083      	sub	sp, #12
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 80052b8:	4618      	mov	r0, r3
 80052ba:	370c      	adds	r7, #12
 80052bc:	46bd      	mov	sp, r7
 80052be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c2:	4770      	bx	lr

080052c4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80052c4:	b480      	push	{r7}
 80052c6:	b085      	sub	sp, #20
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	60f8      	str	r0, [r7, #12]
 80052cc:	60b9      	str	r1, [r7, #8]
 80052ce:	607a      	str	r2, [r7, #4]
 80052d0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	681a      	ldr	r2, [r3, #0]
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80052e0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	683a      	ldr	r2, [r7, #0]
 80052e8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	689b      	ldr	r3, [r3, #8]
 80052ee:	2b40      	cmp	r3, #64	; 0x40
 80052f0:	d108      	bne.n	8005304 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	687a      	ldr	r2, [r7, #4]
 80052f8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	68ba      	ldr	r2, [r7, #8]
 8005300:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005302:	e007      	b.n	8005314 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	68ba      	ldr	r2, [r7, #8]
 800530a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	687a      	ldr	r2, [r7, #4]
 8005312:	60da      	str	r2, [r3, #12]
}
 8005314:	bf00      	nop
 8005316:	3714      	adds	r7, #20
 8005318:	46bd      	mov	sp, r7
 800531a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531e:	4770      	bx	lr

08005320 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005320:	b480      	push	{r7}
 8005322:	b085      	sub	sp, #20
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	b2db      	uxtb	r3, r3
 800532e:	3b10      	subs	r3, #16
 8005330:	4a14      	ldr	r2, [pc, #80]	; (8005384 <DMA_CalcBaseAndBitshift+0x64>)
 8005332:	fba2 2303 	umull	r2, r3, r2, r3
 8005336:	091b      	lsrs	r3, r3, #4
 8005338:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800533a:	4a13      	ldr	r2, [pc, #76]	; (8005388 <DMA_CalcBaseAndBitshift+0x68>)
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	4413      	add	r3, r2
 8005340:	781b      	ldrb	r3, [r3, #0]
 8005342:	461a      	mov	r2, r3
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	2b03      	cmp	r3, #3
 800534c:	d909      	bls.n	8005362 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005356:	f023 0303 	bic.w	r3, r3, #3
 800535a:	1d1a      	adds	r2, r3, #4
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	659a      	str	r2, [r3, #88]	; 0x58
 8005360:	e007      	b.n	8005372 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800536a:	f023 0303 	bic.w	r3, r3, #3
 800536e:	687a      	ldr	r2, [r7, #4]
 8005370:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005376:	4618      	mov	r0, r3
 8005378:	3714      	adds	r7, #20
 800537a:	46bd      	mov	sp, r7
 800537c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005380:	4770      	bx	lr
 8005382:	bf00      	nop
 8005384:	aaaaaaab 	.word	0xaaaaaaab
 8005388:	0801004c 	.word	0x0801004c

0800538c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800538c:	b480      	push	{r7}
 800538e:	b085      	sub	sp, #20
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005394:	2300      	movs	r3, #0
 8005396:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800539c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	699b      	ldr	r3, [r3, #24]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d11f      	bne.n	80053e6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80053a6:	68bb      	ldr	r3, [r7, #8]
 80053a8:	2b03      	cmp	r3, #3
 80053aa:	d855      	bhi.n	8005458 <DMA_CheckFifoParam+0xcc>
 80053ac:	a201      	add	r2, pc, #4	; (adr r2, 80053b4 <DMA_CheckFifoParam+0x28>)
 80053ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053b2:	bf00      	nop
 80053b4:	080053c5 	.word	0x080053c5
 80053b8:	080053d7 	.word	0x080053d7
 80053bc:	080053c5 	.word	0x080053c5
 80053c0:	08005459 	.word	0x08005459
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053c8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d045      	beq.n	800545c <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80053d0:	2301      	movs	r3, #1
 80053d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80053d4:	e042      	b.n	800545c <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053da:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80053de:	d13f      	bne.n	8005460 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80053e0:	2301      	movs	r3, #1
 80053e2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80053e4:	e03c      	b.n	8005460 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	699b      	ldr	r3, [r3, #24]
 80053ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80053ee:	d121      	bne.n	8005434 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80053f0:	68bb      	ldr	r3, [r7, #8]
 80053f2:	2b03      	cmp	r3, #3
 80053f4:	d836      	bhi.n	8005464 <DMA_CheckFifoParam+0xd8>
 80053f6:	a201      	add	r2, pc, #4	; (adr r2, 80053fc <DMA_CheckFifoParam+0x70>)
 80053f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053fc:	0800540d 	.word	0x0800540d
 8005400:	08005413 	.word	0x08005413
 8005404:	0800540d 	.word	0x0800540d
 8005408:	08005425 	.word	0x08005425
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800540c:	2301      	movs	r3, #1
 800540e:	73fb      	strb	r3, [r7, #15]
      break;
 8005410:	e02f      	b.n	8005472 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005416:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800541a:	2b00      	cmp	r3, #0
 800541c:	d024      	beq.n	8005468 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800541e:	2301      	movs	r3, #1
 8005420:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005422:	e021      	b.n	8005468 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005428:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800542c:	d11e      	bne.n	800546c <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800542e:	2301      	movs	r3, #1
 8005430:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005432:	e01b      	b.n	800546c <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005434:	68bb      	ldr	r3, [r7, #8]
 8005436:	2b02      	cmp	r3, #2
 8005438:	d902      	bls.n	8005440 <DMA_CheckFifoParam+0xb4>
 800543a:	2b03      	cmp	r3, #3
 800543c:	d003      	beq.n	8005446 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800543e:	e018      	b.n	8005472 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8005440:	2301      	movs	r3, #1
 8005442:	73fb      	strb	r3, [r7, #15]
      break;
 8005444:	e015      	b.n	8005472 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800544a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800544e:	2b00      	cmp	r3, #0
 8005450:	d00e      	beq.n	8005470 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8005452:	2301      	movs	r3, #1
 8005454:	73fb      	strb	r3, [r7, #15]
      break;
 8005456:	e00b      	b.n	8005470 <DMA_CheckFifoParam+0xe4>
      break;
 8005458:	bf00      	nop
 800545a:	e00a      	b.n	8005472 <DMA_CheckFifoParam+0xe6>
      break;
 800545c:	bf00      	nop
 800545e:	e008      	b.n	8005472 <DMA_CheckFifoParam+0xe6>
      break;
 8005460:	bf00      	nop
 8005462:	e006      	b.n	8005472 <DMA_CheckFifoParam+0xe6>
      break;
 8005464:	bf00      	nop
 8005466:	e004      	b.n	8005472 <DMA_CheckFifoParam+0xe6>
      break;
 8005468:	bf00      	nop
 800546a:	e002      	b.n	8005472 <DMA_CheckFifoParam+0xe6>
      break;   
 800546c:	bf00      	nop
 800546e:	e000      	b.n	8005472 <DMA_CheckFifoParam+0xe6>
      break;
 8005470:	bf00      	nop
    }
  } 
  
  return status; 
 8005472:	7bfb      	ldrb	r3, [r7, #15]
}
 8005474:	4618      	mov	r0, r3
 8005476:	3714      	adds	r7, #20
 8005478:	46bd      	mov	sp, r7
 800547a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547e:	4770      	bx	lr

08005480 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005480:	b480      	push	{r7}
 8005482:	b089      	sub	sp, #36	; 0x24
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]
 8005488:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800548a:	2300      	movs	r3, #0
 800548c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800548e:	2300      	movs	r3, #0
 8005490:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005492:	2300      	movs	r3, #0
 8005494:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005496:	2300      	movs	r3, #0
 8005498:	61fb      	str	r3, [r7, #28]
 800549a:	e16b      	b.n	8005774 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800549c:	2201      	movs	r2, #1
 800549e:	69fb      	ldr	r3, [r7, #28]
 80054a0:	fa02 f303 	lsl.w	r3, r2, r3
 80054a4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80054a6:	683b      	ldr	r3, [r7, #0]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	697a      	ldr	r2, [r7, #20]
 80054ac:	4013      	ands	r3, r2
 80054ae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80054b0:	693a      	ldr	r2, [r7, #16]
 80054b2:	697b      	ldr	r3, [r7, #20]
 80054b4:	429a      	cmp	r2, r3
 80054b6:	f040 815a 	bne.w	800576e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80054ba:	683b      	ldr	r3, [r7, #0]
 80054bc:	685b      	ldr	r3, [r3, #4]
 80054be:	2b01      	cmp	r3, #1
 80054c0:	d00b      	beq.n	80054da <HAL_GPIO_Init+0x5a>
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	685b      	ldr	r3, [r3, #4]
 80054c6:	2b02      	cmp	r3, #2
 80054c8:	d007      	beq.n	80054da <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80054ce:	2b11      	cmp	r3, #17
 80054d0:	d003      	beq.n	80054da <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	685b      	ldr	r3, [r3, #4]
 80054d6:	2b12      	cmp	r3, #18
 80054d8:	d130      	bne.n	800553c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	689b      	ldr	r3, [r3, #8]
 80054de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80054e0:	69fb      	ldr	r3, [r7, #28]
 80054e2:	005b      	lsls	r3, r3, #1
 80054e4:	2203      	movs	r2, #3
 80054e6:	fa02 f303 	lsl.w	r3, r2, r3
 80054ea:	43db      	mvns	r3, r3
 80054ec:	69ba      	ldr	r2, [r7, #24]
 80054ee:	4013      	ands	r3, r2
 80054f0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	68da      	ldr	r2, [r3, #12]
 80054f6:	69fb      	ldr	r3, [r7, #28]
 80054f8:	005b      	lsls	r3, r3, #1
 80054fa:	fa02 f303 	lsl.w	r3, r2, r3
 80054fe:	69ba      	ldr	r2, [r7, #24]
 8005500:	4313      	orrs	r3, r2
 8005502:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	69ba      	ldr	r2, [r7, #24]
 8005508:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	685b      	ldr	r3, [r3, #4]
 800550e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005510:	2201      	movs	r2, #1
 8005512:	69fb      	ldr	r3, [r7, #28]
 8005514:	fa02 f303 	lsl.w	r3, r2, r3
 8005518:	43db      	mvns	r3, r3
 800551a:	69ba      	ldr	r2, [r7, #24]
 800551c:	4013      	ands	r3, r2
 800551e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	685b      	ldr	r3, [r3, #4]
 8005524:	091b      	lsrs	r3, r3, #4
 8005526:	f003 0201 	and.w	r2, r3, #1
 800552a:	69fb      	ldr	r3, [r7, #28]
 800552c:	fa02 f303 	lsl.w	r3, r2, r3
 8005530:	69ba      	ldr	r2, [r7, #24]
 8005532:	4313      	orrs	r3, r2
 8005534:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	69ba      	ldr	r2, [r7, #24]
 800553a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	68db      	ldr	r3, [r3, #12]
 8005540:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005542:	69fb      	ldr	r3, [r7, #28]
 8005544:	005b      	lsls	r3, r3, #1
 8005546:	2203      	movs	r2, #3
 8005548:	fa02 f303 	lsl.w	r3, r2, r3
 800554c:	43db      	mvns	r3, r3
 800554e:	69ba      	ldr	r2, [r7, #24]
 8005550:	4013      	ands	r3, r2
 8005552:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	689a      	ldr	r2, [r3, #8]
 8005558:	69fb      	ldr	r3, [r7, #28]
 800555a:	005b      	lsls	r3, r3, #1
 800555c:	fa02 f303 	lsl.w	r3, r2, r3
 8005560:	69ba      	ldr	r2, [r7, #24]
 8005562:	4313      	orrs	r3, r2
 8005564:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	69ba      	ldr	r2, [r7, #24]
 800556a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800556c:	683b      	ldr	r3, [r7, #0]
 800556e:	685b      	ldr	r3, [r3, #4]
 8005570:	2b02      	cmp	r3, #2
 8005572:	d003      	beq.n	800557c <HAL_GPIO_Init+0xfc>
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	685b      	ldr	r3, [r3, #4]
 8005578:	2b12      	cmp	r3, #18
 800557a:	d123      	bne.n	80055c4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800557c:	69fb      	ldr	r3, [r7, #28]
 800557e:	08da      	lsrs	r2, r3, #3
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	3208      	adds	r2, #8
 8005584:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005588:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800558a:	69fb      	ldr	r3, [r7, #28]
 800558c:	f003 0307 	and.w	r3, r3, #7
 8005590:	009b      	lsls	r3, r3, #2
 8005592:	220f      	movs	r2, #15
 8005594:	fa02 f303 	lsl.w	r3, r2, r3
 8005598:	43db      	mvns	r3, r3
 800559a:	69ba      	ldr	r2, [r7, #24]
 800559c:	4013      	ands	r3, r2
 800559e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80055a0:	683b      	ldr	r3, [r7, #0]
 80055a2:	691a      	ldr	r2, [r3, #16]
 80055a4:	69fb      	ldr	r3, [r7, #28]
 80055a6:	f003 0307 	and.w	r3, r3, #7
 80055aa:	009b      	lsls	r3, r3, #2
 80055ac:	fa02 f303 	lsl.w	r3, r2, r3
 80055b0:	69ba      	ldr	r2, [r7, #24]
 80055b2:	4313      	orrs	r3, r2
 80055b4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80055b6:	69fb      	ldr	r3, [r7, #28]
 80055b8:	08da      	lsrs	r2, r3, #3
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	3208      	adds	r2, #8
 80055be:	69b9      	ldr	r1, [r7, #24]
 80055c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80055ca:	69fb      	ldr	r3, [r7, #28]
 80055cc:	005b      	lsls	r3, r3, #1
 80055ce:	2203      	movs	r2, #3
 80055d0:	fa02 f303 	lsl.w	r3, r2, r3
 80055d4:	43db      	mvns	r3, r3
 80055d6:	69ba      	ldr	r2, [r7, #24]
 80055d8:	4013      	ands	r3, r2
 80055da:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80055dc:	683b      	ldr	r3, [r7, #0]
 80055de:	685b      	ldr	r3, [r3, #4]
 80055e0:	f003 0203 	and.w	r2, r3, #3
 80055e4:	69fb      	ldr	r3, [r7, #28]
 80055e6:	005b      	lsls	r3, r3, #1
 80055e8:	fa02 f303 	lsl.w	r3, r2, r3
 80055ec:	69ba      	ldr	r2, [r7, #24]
 80055ee:	4313      	orrs	r3, r2
 80055f0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	69ba      	ldr	r2, [r7, #24]
 80055f6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80055f8:	683b      	ldr	r3, [r7, #0]
 80055fa:	685b      	ldr	r3, [r3, #4]
 80055fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005600:	2b00      	cmp	r3, #0
 8005602:	f000 80b4 	beq.w	800576e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005606:	2300      	movs	r3, #0
 8005608:	60fb      	str	r3, [r7, #12]
 800560a:	4b5f      	ldr	r3, [pc, #380]	; (8005788 <HAL_GPIO_Init+0x308>)
 800560c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800560e:	4a5e      	ldr	r2, [pc, #376]	; (8005788 <HAL_GPIO_Init+0x308>)
 8005610:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005614:	6453      	str	r3, [r2, #68]	; 0x44
 8005616:	4b5c      	ldr	r3, [pc, #368]	; (8005788 <HAL_GPIO_Init+0x308>)
 8005618:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800561a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800561e:	60fb      	str	r3, [r7, #12]
 8005620:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005622:	4a5a      	ldr	r2, [pc, #360]	; (800578c <HAL_GPIO_Init+0x30c>)
 8005624:	69fb      	ldr	r3, [r7, #28]
 8005626:	089b      	lsrs	r3, r3, #2
 8005628:	3302      	adds	r3, #2
 800562a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800562e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005630:	69fb      	ldr	r3, [r7, #28]
 8005632:	f003 0303 	and.w	r3, r3, #3
 8005636:	009b      	lsls	r3, r3, #2
 8005638:	220f      	movs	r2, #15
 800563a:	fa02 f303 	lsl.w	r3, r2, r3
 800563e:	43db      	mvns	r3, r3
 8005640:	69ba      	ldr	r2, [r7, #24]
 8005642:	4013      	ands	r3, r2
 8005644:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	4a51      	ldr	r2, [pc, #324]	; (8005790 <HAL_GPIO_Init+0x310>)
 800564a:	4293      	cmp	r3, r2
 800564c:	d02b      	beq.n	80056a6 <HAL_GPIO_Init+0x226>
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	4a50      	ldr	r2, [pc, #320]	; (8005794 <HAL_GPIO_Init+0x314>)
 8005652:	4293      	cmp	r3, r2
 8005654:	d025      	beq.n	80056a2 <HAL_GPIO_Init+0x222>
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	4a4f      	ldr	r2, [pc, #316]	; (8005798 <HAL_GPIO_Init+0x318>)
 800565a:	4293      	cmp	r3, r2
 800565c:	d01f      	beq.n	800569e <HAL_GPIO_Init+0x21e>
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	4a4e      	ldr	r2, [pc, #312]	; (800579c <HAL_GPIO_Init+0x31c>)
 8005662:	4293      	cmp	r3, r2
 8005664:	d019      	beq.n	800569a <HAL_GPIO_Init+0x21a>
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	4a4d      	ldr	r2, [pc, #308]	; (80057a0 <HAL_GPIO_Init+0x320>)
 800566a:	4293      	cmp	r3, r2
 800566c:	d013      	beq.n	8005696 <HAL_GPIO_Init+0x216>
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	4a4c      	ldr	r2, [pc, #304]	; (80057a4 <HAL_GPIO_Init+0x324>)
 8005672:	4293      	cmp	r3, r2
 8005674:	d00d      	beq.n	8005692 <HAL_GPIO_Init+0x212>
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	4a4b      	ldr	r2, [pc, #300]	; (80057a8 <HAL_GPIO_Init+0x328>)
 800567a:	4293      	cmp	r3, r2
 800567c:	d007      	beq.n	800568e <HAL_GPIO_Init+0x20e>
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	4a4a      	ldr	r2, [pc, #296]	; (80057ac <HAL_GPIO_Init+0x32c>)
 8005682:	4293      	cmp	r3, r2
 8005684:	d101      	bne.n	800568a <HAL_GPIO_Init+0x20a>
 8005686:	2307      	movs	r3, #7
 8005688:	e00e      	b.n	80056a8 <HAL_GPIO_Init+0x228>
 800568a:	2308      	movs	r3, #8
 800568c:	e00c      	b.n	80056a8 <HAL_GPIO_Init+0x228>
 800568e:	2306      	movs	r3, #6
 8005690:	e00a      	b.n	80056a8 <HAL_GPIO_Init+0x228>
 8005692:	2305      	movs	r3, #5
 8005694:	e008      	b.n	80056a8 <HAL_GPIO_Init+0x228>
 8005696:	2304      	movs	r3, #4
 8005698:	e006      	b.n	80056a8 <HAL_GPIO_Init+0x228>
 800569a:	2303      	movs	r3, #3
 800569c:	e004      	b.n	80056a8 <HAL_GPIO_Init+0x228>
 800569e:	2302      	movs	r3, #2
 80056a0:	e002      	b.n	80056a8 <HAL_GPIO_Init+0x228>
 80056a2:	2301      	movs	r3, #1
 80056a4:	e000      	b.n	80056a8 <HAL_GPIO_Init+0x228>
 80056a6:	2300      	movs	r3, #0
 80056a8:	69fa      	ldr	r2, [r7, #28]
 80056aa:	f002 0203 	and.w	r2, r2, #3
 80056ae:	0092      	lsls	r2, r2, #2
 80056b0:	4093      	lsls	r3, r2
 80056b2:	69ba      	ldr	r2, [r7, #24]
 80056b4:	4313      	orrs	r3, r2
 80056b6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80056b8:	4934      	ldr	r1, [pc, #208]	; (800578c <HAL_GPIO_Init+0x30c>)
 80056ba:	69fb      	ldr	r3, [r7, #28]
 80056bc:	089b      	lsrs	r3, r3, #2
 80056be:	3302      	adds	r3, #2
 80056c0:	69ba      	ldr	r2, [r7, #24]
 80056c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80056c6:	4b3a      	ldr	r3, [pc, #232]	; (80057b0 <HAL_GPIO_Init+0x330>)
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80056cc:	693b      	ldr	r3, [r7, #16]
 80056ce:	43db      	mvns	r3, r3
 80056d0:	69ba      	ldr	r2, [r7, #24]
 80056d2:	4013      	ands	r3, r2
 80056d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80056d6:	683b      	ldr	r3, [r7, #0]
 80056d8:	685b      	ldr	r3, [r3, #4]
 80056da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d003      	beq.n	80056ea <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80056e2:	69ba      	ldr	r2, [r7, #24]
 80056e4:	693b      	ldr	r3, [r7, #16]
 80056e6:	4313      	orrs	r3, r2
 80056e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80056ea:	4a31      	ldr	r2, [pc, #196]	; (80057b0 <HAL_GPIO_Init+0x330>)
 80056ec:	69bb      	ldr	r3, [r7, #24]
 80056ee:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80056f0:	4b2f      	ldr	r3, [pc, #188]	; (80057b0 <HAL_GPIO_Init+0x330>)
 80056f2:	685b      	ldr	r3, [r3, #4]
 80056f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80056f6:	693b      	ldr	r3, [r7, #16]
 80056f8:	43db      	mvns	r3, r3
 80056fa:	69ba      	ldr	r2, [r7, #24]
 80056fc:	4013      	ands	r3, r2
 80056fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005700:	683b      	ldr	r3, [r7, #0]
 8005702:	685b      	ldr	r3, [r3, #4]
 8005704:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005708:	2b00      	cmp	r3, #0
 800570a:	d003      	beq.n	8005714 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800570c:	69ba      	ldr	r2, [r7, #24]
 800570e:	693b      	ldr	r3, [r7, #16]
 8005710:	4313      	orrs	r3, r2
 8005712:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005714:	4a26      	ldr	r2, [pc, #152]	; (80057b0 <HAL_GPIO_Init+0x330>)
 8005716:	69bb      	ldr	r3, [r7, #24]
 8005718:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800571a:	4b25      	ldr	r3, [pc, #148]	; (80057b0 <HAL_GPIO_Init+0x330>)
 800571c:	689b      	ldr	r3, [r3, #8]
 800571e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005720:	693b      	ldr	r3, [r7, #16]
 8005722:	43db      	mvns	r3, r3
 8005724:	69ba      	ldr	r2, [r7, #24]
 8005726:	4013      	ands	r3, r2
 8005728:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800572a:	683b      	ldr	r3, [r7, #0]
 800572c:	685b      	ldr	r3, [r3, #4]
 800572e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005732:	2b00      	cmp	r3, #0
 8005734:	d003      	beq.n	800573e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005736:	69ba      	ldr	r2, [r7, #24]
 8005738:	693b      	ldr	r3, [r7, #16]
 800573a:	4313      	orrs	r3, r2
 800573c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800573e:	4a1c      	ldr	r2, [pc, #112]	; (80057b0 <HAL_GPIO_Init+0x330>)
 8005740:	69bb      	ldr	r3, [r7, #24]
 8005742:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005744:	4b1a      	ldr	r3, [pc, #104]	; (80057b0 <HAL_GPIO_Init+0x330>)
 8005746:	68db      	ldr	r3, [r3, #12]
 8005748:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800574a:	693b      	ldr	r3, [r7, #16]
 800574c:	43db      	mvns	r3, r3
 800574e:	69ba      	ldr	r2, [r7, #24]
 8005750:	4013      	ands	r3, r2
 8005752:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	685b      	ldr	r3, [r3, #4]
 8005758:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800575c:	2b00      	cmp	r3, #0
 800575e:	d003      	beq.n	8005768 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8005760:	69ba      	ldr	r2, [r7, #24]
 8005762:	693b      	ldr	r3, [r7, #16]
 8005764:	4313      	orrs	r3, r2
 8005766:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005768:	4a11      	ldr	r2, [pc, #68]	; (80057b0 <HAL_GPIO_Init+0x330>)
 800576a:	69bb      	ldr	r3, [r7, #24]
 800576c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800576e:	69fb      	ldr	r3, [r7, #28]
 8005770:	3301      	adds	r3, #1
 8005772:	61fb      	str	r3, [r7, #28]
 8005774:	69fb      	ldr	r3, [r7, #28]
 8005776:	2b0f      	cmp	r3, #15
 8005778:	f67f ae90 	bls.w	800549c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800577c:	bf00      	nop
 800577e:	3724      	adds	r7, #36	; 0x24
 8005780:	46bd      	mov	sp, r7
 8005782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005786:	4770      	bx	lr
 8005788:	40023800 	.word	0x40023800
 800578c:	40013800 	.word	0x40013800
 8005790:	40020000 	.word	0x40020000
 8005794:	40020400 	.word	0x40020400
 8005798:	40020800 	.word	0x40020800
 800579c:	40020c00 	.word	0x40020c00
 80057a0:	40021000 	.word	0x40021000
 80057a4:	40021400 	.word	0x40021400
 80057a8:	40021800 	.word	0x40021800
 80057ac:	40021c00 	.word	0x40021c00
 80057b0:	40013c00 	.word	0x40013c00

080057b4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80057b4:	b480      	push	{r7}
 80057b6:	b085      	sub	sp, #20
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	6078      	str	r0, [r7, #4]
 80057bc:	460b      	mov	r3, r1
 80057be:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	691a      	ldr	r2, [r3, #16]
 80057c4:	887b      	ldrh	r3, [r7, #2]
 80057c6:	4013      	ands	r3, r2
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d002      	beq.n	80057d2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80057cc:	2301      	movs	r3, #1
 80057ce:	73fb      	strb	r3, [r7, #15]
 80057d0:	e001      	b.n	80057d6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80057d2:	2300      	movs	r3, #0
 80057d4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80057d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80057d8:	4618      	mov	r0, r3
 80057da:	3714      	adds	r7, #20
 80057dc:	46bd      	mov	sp, r7
 80057de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e2:	4770      	bx	lr

080057e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80057e4:	b480      	push	{r7}
 80057e6:	b083      	sub	sp, #12
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
 80057ec:	460b      	mov	r3, r1
 80057ee:	807b      	strh	r3, [r7, #2]
 80057f0:	4613      	mov	r3, r2
 80057f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80057f4:	787b      	ldrb	r3, [r7, #1]
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d003      	beq.n	8005802 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80057fa:	887a      	ldrh	r2, [r7, #2]
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005800:	e003      	b.n	800580a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005802:	887b      	ldrh	r3, [r7, #2]
 8005804:	041a      	lsls	r2, r3, #16
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	619a      	str	r2, [r3, #24]
}
 800580a:	bf00      	nop
 800580c:	370c      	adds	r7, #12
 800580e:	46bd      	mov	sp, r7
 8005810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005814:	4770      	bx	lr

08005816 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005816:	b480      	push	{r7}
 8005818:	b083      	sub	sp, #12
 800581a:	af00      	add	r7, sp, #0
 800581c:	6078      	str	r0, [r7, #4]
 800581e:	460b      	mov	r3, r1
 8005820:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	695a      	ldr	r2, [r3, #20]
 8005826:	887b      	ldrh	r3, [r7, #2]
 8005828:	401a      	ands	r2, r3
 800582a:	887b      	ldrh	r3, [r7, #2]
 800582c:	429a      	cmp	r2, r3
 800582e:	d104      	bne.n	800583a <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8005830:	887b      	ldrh	r3, [r7, #2]
 8005832:	041a      	lsls	r2, r3, #16
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8005838:	e002      	b.n	8005840 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 800583a:	887a      	ldrh	r2, [r7, #2]
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	619a      	str	r2, [r3, #24]
}
 8005840:	bf00      	nop
 8005842:	370c      	adds	r7, #12
 8005844:	46bd      	mov	sp, r7
 8005846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584a:	4770      	bx	lr

0800584c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800584c:	b580      	push	{r7, lr}
 800584e:	b084      	sub	sp, #16
 8005850:	af00      	add	r7, sp, #0
 8005852:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2b00      	cmp	r3, #0
 8005858:	d101      	bne.n	800585e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800585a:	2301      	movs	r3, #1
 800585c:	e11f      	b.n	8005a9e <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005864:	b2db      	uxtb	r3, r3
 8005866:	2b00      	cmp	r3, #0
 8005868:	d106      	bne.n	8005878 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	2200      	movs	r2, #0
 800586e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005872:	6878      	ldr	r0, [r7, #4]
 8005874:	f7fc f998 	bl	8001ba8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2224      	movs	r2, #36	; 0x24
 800587c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	681a      	ldr	r2, [r3, #0]
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f022 0201 	bic.w	r2, r2, #1
 800588e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	681a      	ldr	r2, [r3, #0]
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800589e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	681a      	ldr	r2, [r3, #0]
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80058ae:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80058b0:	f001 fca4 	bl	80071fc <HAL_RCC_GetPCLK1Freq>
 80058b4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	685b      	ldr	r3, [r3, #4]
 80058ba:	4a7b      	ldr	r2, [pc, #492]	; (8005aa8 <HAL_I2C_Init+0x25c>)
 80058bc:	4293      	cmp	r3, r2
 80058be:	d807      	bhi.n	80058d0 <HAL_I2C_Init+0x84>
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	4a7a      	ldr	r2, [pc, #488]	; (8005aac <HAL_I2C_Init+0x260>)
 80058c4:	4293      	cmp	r3, r2
 80058c6:	bf94      	ite	ls
 80058c8:	2301      	movls	r3, #1
 80058ca:	2300      	movhi	r3, #0
 80058cc:	b2db      	uxtb	r3, r3
 80058ce:	e006      	b.n	80058de <HAL_I2C_Init+0x92>
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	4a77      	ldr	r2, [pc, #476]	; (8005ab0 <HAL_I2C_Init+0x264>)
 80058d4:	4293      	cmp	r3, r2
 80058d6:	bf94      	ite	ls
 80058d8:	2301      	movls	r3, #1
 80058da:	2300      	movhi	r3, #0
 80058dc:	b2db      	uxtb	r3, r3
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d001      	beq.n	80058e6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80058e2:	2301      	movs	r3, #1
 80058e4:	e0db      	b.n	8005a9e <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	4a72      	ldr	r2, [pc, #456]	; (8005ab4 <HAL_I2C_Init+0x268>)
 80058ea:	fba2 2303 	umull	r2, r3, r2, r3
 80058ee:	0c9b      	lsrs	r3, r3, #18
 80058f0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	685b      	ldr	r3, [r3, #4]
 80058f8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	68ba      	ldr	r2, [r7, #8]
 8005902:	430a      	orrs	r2, r1
 8005904:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	6a1b      	ldr	r3, [r3, #32]
 800590c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	685b      	ldr	r3, [r3, #4]
 8005914:	4a64      	ldr	r2, [pc, #400]	; (8005aa8 <HAL_I2C_Init+0x25c>)
 8005916:	4293      	cmp	r3, r2
 8005918:	d802      	bhi.n	8005920 <HAL_I2C_Init+0xd4>
 800591a:	68bb      	ldr	r3, [r7, #8]
 800591c:	3301      	adds	r3, #1
 800591e:	e009      	b.n	8005934 <HAL_I2C_Init+0xe8>
 8005920:	68bb      	ldr	r3, [r7, #8]
 8005922:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005926:	fb02 f303 	mul.w	r3, r2, r3
 800592a:	4a63      	ldr	r2, [pc, #396]	; (8005ab8 <HAL_I2C_Init+0x26c>)
 800592c:	fba2 2303 	umull	r2, r3, r2, r3
 8005930:	099b      	lsrs	r3, r3, #6
 8005932:	3301      	adds	r3, #1
 8005934:	687a      	ldr	r2, [r7, #4]
 8005936:	6812      	ldr	r2, [r2, #0]
 8005938:	430b      	orrs	r3, r1
 800593a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	69db      	ldr	r3, [r3, #28]
 8005942:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005946:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	685b      	ldr	r3, [r3, #4]
 800594e:	4956      	ldr	r1, [pc, #344]	; (8005aa8 <HAL_I2C_Init+0x25c>)
 8005950:	428b      	cmp	r3, r1
 8005952:	d80d      	bhi.n	8005970 <HAL_I2C_Init+0x124>
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	1e59      	subs	r1, r3, #1
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	685b      	ldr	r3, [r3, #4]
 800595c:	005b      	lsls	r3, r3, #1
 800595e:	fbb1 f3f3 	udiv	r3, r1, r3
 8005962:	3301      	adds	r3, #1
 8005964:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005968:	2b04      	cmp	r3, #4
 800596a:	bf38      	it	cc
 800596c:	2304      	movcc	r3, #4
 800596e:	e04f      	b.n	8005a10 <HAL_I2C_Init+0x1c4>
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	689b      	ldr	r3, [r3, #8]
 8005974:	2b00      	cmp	r3, #0
 8005976:	d111      	bne.n	800599c <HAL_I2C_Init+0x150>
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	1e58      	subs	r0, r3, #1
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	6859      	ldr	r1, [r3, #4]
 8005980:	460b      	mov	r3, r1
 8005982:	005b      	lsls	r3, r3, #1
 8005984:	440b      	add	r3, r1
 8005986:	fbb0 f3f3 	udiv	r3, r0, r3
 800598a:	3301      	adds	r3, #1
 800598c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005990:	2b00      	cmp	r3, #0
 8005992:	bf0c      	ite	eq
 8005994:	2301      	moveq	r3, #1
 8005996:	2300      	movne	r3, #0
 8005998:	b2db      	uxtb	r3, r3
 800599a:	e012      	b.n	80059c2 <HAL_I2C_Init+0x176>
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	1e58      	subs	r0, r3, #1
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	6859      	ldr	r1, [r3, #4]
 80059a4:	460b      	mov	r3, r1
 80059a6:	009b      	lsls	r3, r3, #2
 80059a8:	440b      	add	r3, r1
 80059aa:	0099      	lsls	r1, r3, #2
 80059ac:	440b      	add	r3, r1
 80059ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80059b2:	3301      	adds	r3, #1
 80059b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	bf0c      	ite	eq
 80059bc:	2301      	moveq	r3, #1
 80059be:	2300      	movne	r3, #0
 80059c0:	b2db      	uxtb	r3, r3
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d001      	beq.n	80059ca <HAL_I2C_Init+0x17e>
 80059c6:	2301      	movs	r3, #1
 80059c8:	e022      	b.n	8005a10 <HAL_I2C_Init+0x1c4>
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	689b      	ldr	r3, [r3, #8]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d10e      	bne.n	80059f0 <HAL_I2C_Init+0x1a4>
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	1e58      	subs	r0, r3, #1
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6859      	ldr	r1, [r3, #4]
 80059da:	460b      	mov	r3, r1
 80059dc:	005b      	lsls	r3, r3, #1
 80059de:	440b      	add	r3, r1
 80059e0:	fbb0 f3f3 	udiv	r3, r0, r3
 80059e4:	3301      	adds	r3, #1
 80059e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80059ea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80059ee:	e00f      	b.n	8005a10 <HAL_I2C_Init+0x1c4>
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	1e58      	subs	r0, r3, #1
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	6859      	ldr	r1, [r3, #4]
 80059f8:	460b      	mov	r3, r1
 80059fa:	009b      	lsls	r3, r3, #2
 80059fc:	440b      	add	r3, r1
 80059fe:	0099      	lsls	r1, r3, #2
 8005a00:	440b      	add	r3, r1
 8005a02:	fbb0 f3f3 	udiv	r3, r0, r3
 8005a06:	3301      	adds	r3, #1
 8005a08:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a0c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005a10:	6879      	ldr	r1, [r7, #4]
 8005a12:	6809      	ldr	r1, [r1, #0]
 8005a14:	4313      	orrs	r3, r2
 8005a16:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	69da      	ldr	r2, [r3, #28]
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6a1b      	ldr	r3, [r3, #32]
 8005a2a:	431a      	orrs	r2, r3
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	430a      	orrs	r2, r1
 8005a32:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	689b      	ldr	r3, [r3, #8]
 8005a3a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005a3e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005a42:	687a      	ldr	r2, [r7, #4]
 8005a44:	6911      	ldr	r1, [r2, #16]
 8005a46:	687a      	ldr	r2, [r7, #4]
 8005a48:	68d2      	ldr	r2, [r2, #12]
 8005a4a:	4311      	orrs	r1, r2
 8005a4c:	687a      	ldr	r2, [r7, #4]
 8005a4e:	6812      	ldr	r2, [r2, #0]
 8005a50:	430b      	orrs	r3, r1
 8005a52:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	68db      	ldr	r3, [r3, #12]
 8005a5a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	695a      	ldr	r2, [r3, #20]
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	699b      	ldr	r3, [r3, #24]
 8005a66:	431a      	orrs	r2, r3
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	430a      	orrs	r2, r1
 8005a6e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	681a      	ldr	r2, [r3, #0]
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f042 0201 	orr.w	r2, r2, #1
 8005a7e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	2200      	movs	r2, #0
 8005a84:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	2220      	movs	r2, #32
 8005a8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	2200      	movs	r2, #0
 8005a92:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2200      	movs	r2, #0
 8005a98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005a9c:	2300      	movs	r3, #0
}
 8005a9e:	4618      	mov	r0, r3
 8005aa0:	3710      	adds	r7, #16
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	bd80      	pop	{r7, pc}
 8005aa6:	bf00      	nop
 8005aa8:	000186a0 	.word	0x000186a0
 8005aac:	001e847f 	.word	0x001e847f
 8005ab0:	003d08ff 	.word	0x003d08ff
 8005ab4:	431bde83 	.word	0x431bde83
 8005ab8:	10624dd3 	.word	0x10624dd3

08005abc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005abc:	b580      	push	{r7, lr}
 8005abe:	b088      	sub	sp, #32
 8005ac0:	af02      	add	r7, sp, #8
 8005ac2:	60f8      	str	r0, [r7, #12]
 8005ac4:	607a      	str	r2, [r7, #4]
 8005ac6:	461a      	mov	r2, r3
 8005ac8:	460b      	mov	r3, r1
 8005aca:	817b      	strh	r3, [r7, #10]
 8005acc:	4613      	mov	r3, r2
 8005ace:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005ad0:	f7fe fb4c 	bl	800416c <HAL_GetTick>
 8005ad4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005adc:	b2db      	uxtb	r3, r3
 8005ade:	2b20      	cmp	r3, #32
 8005ae0:	f040 80e0 	bne.w	8005ca4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005ae4:	697b      	ldr	r3, [r7, #20]
 8005ae6:	9300      	str	r3, [sp, #0]
 8005ae8:	2319      	movs	r3, #25
 8005aea:	2201      	movs	r2, #1
 8005aec:	4970      	ldr	r1, [pc, #448]	; (8005cb0 <HAL_I2C_Master_Transmit+0x1f4>)
 8005aee:	68f8      	ldr	r0, [r7, #12]
 8005af0:	f000 fd92 	bl	8006618 <I2C_WaitOnFlagUntilTimeout>
 8005af4:	4603      	mov	r3, r0
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d001      	beq.n	8005afe <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8005afa:	2302      	movs	r3, #2
 8005afc:	e0d3      	b.n	8005ca6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005b04:	2b01      	cmp	r3, #1
 8005b06:	d101      	bne.n	8005b0c <HAL_I2C_Master_Transmit+0x50>
 8005b08:	2302      	movs	r3, #2
 8005b0a:	e0cc      	b.n	8005ca6 <HAL_I2C_Master_Transmit+0x1ea>
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	2201      	movs	r2, #1
 8005b10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f003 0301 	and.w	r3, r3, #1
 8005b1e:	2b01      	cmp	r3, #1
 8005b20:	d007      	beq.n	8005b32 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	681a      	ldr	r2, [r3, #0]
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f042 0201 	orr.w	r2, r2, #1
 8005b30:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	681a      	ldr	r2, [r3, #0]
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005b40:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	2221      	movs	r2, #33	; 0x21
 8005b46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	2210      	movs	r2, #16
 8005b4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	2200      	movs	r2, #0
 8005b56:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	687a      	ldr	r2, [r7, #4]
 8005b5c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	893a      	ldrh	r2, [r7, #8]
 8005b62:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b68:	b29a      	uxth	r2, r3
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	4a50      	ldr	r2, [pc, #320]	; (8005cb4 <HAL_I2C_Master_Transmit+0x1f8>)
 8005b72:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005b74:	8979      	ldrh	r1, [r7, #10]
 8005b76:	697b      	ldr	r3, [r7, #20]
 8005b78:	6a3a      	ldr	r2, [r7, #32]
 8005b7a:	68f8      	ldr	r0, [r7, #12]
 8005b7c:	f000 fbfe 	bl	800637c <I2C_MasterRequestWrite>
 8005b80:	4603      	mov	r3, r0
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d001      	beq.n	8005b8a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8005b86:	2301      	movs	r3, #1
 8005b88:	e08d      	b.n	8005ca6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b8a:	2300      	movs	r3, #0
 8005b8c:	613b      	str	r3, [r7, #16]
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	695b      	ldr	r3, [r3, #20]
 8005b94:	613b      	str	r3, [r7, #16]
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	699b      	ldr	r3, [r3, #24]
 8005b9c:	613b      	str	r3, [r7, #16]
 8005b9e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005ba0:	e066      	b.n	8005c70 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005ba2:	697a      	ldr	r2, [r7, #20]
 8005ba4:	6a39      	ldr	r1, [r7, #32]
 8005ba6:	68f8      	ldr	r0, [r7, #12]
 8005ba8:	f000 fe0c 	bl	80067c4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005bac:	4603      	mov	r3, r0
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d00d      	beq.n	8005bce <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bb6:	2b04      	cmp	r3, #4
 8005bb8:	d107      	bne.n	8005bca <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	681a      	ldr	r2, [r3, #0]
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005bc8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005bca:	2301      	movs	r3, #1
 8005bcc:	e06b      	b.n	8005ca6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bd2:	781a      	ldrb	r2, [r3, #0]
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bde:	1c5a      	adds	r2, r3, #1
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005be8:	b29b      	uxth	r3, r3
 8005bea:	3b01      	subs	r3, #1
 8005bec:	b29a      	uxth	r2, r3
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005bf6:	3b01      	subs	r3, #1
 8005bf8:	b29a      	uxth	r2, r3
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	695b      	ldr	r3, [r3, #20]
 8005c04:	f003 0304 	and.w	r3, r3, #4
 8005c08:	2b04      	cmp	r3, #4
 8005c0a:	d11b      	bne.n	8005c44 <HAL_I2C_Master_Transmit+0x188>
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d017      	beq.n	8005c44 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c18:	781a      	ldrb	r2, [r3, #0]
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c24:	1c5a      	adds	r2, r3, #1
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c2e:	b29b      	uxth	r3, r3
 8005c30:	3b01      	subs	r3, #1
 8005c32:	b29a      	uxth	r2, r3
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c3c:	3b01      	subs	r3, #1
 8005c3e:	b29a      	uxth	r2, r3
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005c44:	697a      	ldr	r2, [r7, #20]
 8005c46:	6a39      	ldr	r1, [r7, #32]
 8005c48:	68f8      	ldr	r0, [r7, #12]
 8005c4a:	f000 fdfc 	bl	8006846 <I2C_WaitOnBTFFlagUntilTimeout>
 8005c4e:	4603      	mov	r3, r0
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d00d      	beq.n	8005c70 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c58:	2b04      	cmp	r3, #4
 8005c5a:	d107      	bne.n	8005c6c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	681a      	ldr	r2, [r3, #0]
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c6a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005c6c:	2301      	movs	r3, #1
 8005c6e:	e01a      	b.n	8005ca6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d194      	bne.n	8005ba2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	681a      	ldr	r2, [r3, #0]
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c86:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	2220      	movs	r2, #32
 8005c8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	2200      	movs	r2, #0
 8005c94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005ca0:	2300      	movs	r3, #0
 8005ca2:	e000      	b.n	8005ca6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005ca4:	2302      	movs	r3, #2
  }
}
 8005ca6:	4618      	mov	r0, r3
 8005ca8:	3718      	adds	r7, #24
 8005caa:	46bd      	mov	sp, r7
 8005cac:	bd80      	pop	{r7, pc}
 8005cae:	bf00      	nop
 8005cb0:	00100002 	.word	0x00100002
 8005cb4:	ffff0000 	.word	0xffff0000

08005cb8 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005cb8:	b580      	push	{r7, lr}
 8005cba:	b08c      	sub	sp, #48	; 0x30
 8005cbc:	af02      	add	r7, sp, #8
 8005cbe:	60f8      	str	r0, [r7, #12]
 8005cc0:	607a      	str	r2, [r7, #4]
 8005cc2:	461a      	mov	r2, r3
 8005cc4:	460b      	mov	r3, r1
 8005cc6:	817b      	strh	r3, [r7, #10]
 8005cc8:	4613      	mov	r3, r2
 8005cca:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005ccc:	f7fe fa4e 	bl	800416c <HAL_GetTick>
 8005cd0:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005cd8:	b2db      	uxtb	r3, r3
 8005cda:	2b20      	cmp	r3, #32
 8005cdc:	f040 820b 	bne.w	80060f6 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ce2:	9300      	str	r3, [sp, #0]
 8005ce4:	2319      	movs	r3, #25
 8005ce6:	2201      	movs	r2, #1
 8005ce8:	497c      	ldr	r1, [pc, #496]	; (8005edc <HAL_I2C_Master_Receive+0x224>)
 8005cea:	68f8      	ldr	r0, [r7, #12]
 8005cec:	f000 fc94 	bl	8006618 <I2C_WaitOnFlagUntilTimeout>
 8005cf0:	4603      	mov	r3, r0
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d001      	beq.n	8005cfa <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8005cf6:	2302      	movs	r3, #2
 8005cf8:	e1fe      	b.n	80060f8 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d00:	2b01      	cmp	r3, #1
 8005d02:	d101      	bne.n	8005d08 <HAL_I2C_Master_Receive+0x50>
 8005d04:	2302      	movs	r3, #2
 8005d06:	e1f7      	b.n	80060f8 <HAL_I2C_Master_Receive+0x440>
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	2201      	movs	r2, #1
 8005d0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f003 0301 	and.w	r3, r3, #1
 8005d1a:	2b01      	cmp	r3, #1
 8005d1c:	d007      	beq.n	8005d2e <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	681a      	ldr	r2, [r3, #0]
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f042 0201 	orr.w	r2, r2, #1
 8005d2c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	681a      	ldr	r2, [r3, #0]
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005d3c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	2222      	movs	r2, #34	; 0x22
 8005d42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	2210      	movs	r2, #16
 8005d4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	2200      	movs	r2, #0
 8005d52:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	687a      	ldr	r2, [r7, #4]
 8005d58:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	893a      	ldrh	r2, [r7, #8]
 8005d5e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d64:	b29a      	uxth	r2, r3
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	4a5c      	ldr	r2, [pc, #368]	; (8005ee0 <HAL_I2C_Master_Receive+0x228>)
 8005d6e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005d70:	8979      	ldrh	r1, [r7, #10]
 8005d72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005d76:	68f8      	ldr	r0, [r7, #12]
 8005d78:	f000 fb82 	bl	8006480 <I2C_MasterRequestRead>
 8005d7c:	4603      	mov	r3, r0
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d001      	beq.n	8005d86 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8005d82:	2301      	movs	r3, #1
 8005d84:	e1b8      	b.n	80060f8 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d113      	bne.n	8005db6 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005d8e:	2300      	movs	r3, #0
 8005d90:	623b      	str	r3, [r7, #32]
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	695b      	ldr	r3, [r3, #20]
 8005d98:	623b      	str	r3, [r7, #32]
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	699b      	ldr	r3, [r3, #24]
 8005da0:	623b      	str	r3, [r7, #32]
 8005da2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	681a      	ldr	r2, [r3, #0]
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005db2:	601a      	str	r2, [r3, #0]
 8005db4:	e18c      	b.n	80060d0 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005dba:	2b01      	cmp	r3, #1
 8005dbc:	d11b      	bne.n	8005df6 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	681a      	ldr	r2, [r3, #0]
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005dcc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005dce:	2300      	movs	r3, #0
 8005dd0:	61fb      	str	r3, [r7, #28]
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	695b      	ldr	r3, [r3, #20]
 8005dd8:	61fb      	str	r3, [r7, #28]
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	699b      	ldr	r3, [r3, #24]
 8005de0:	61fb      	str	r3, [r7, #28]
 8005de2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	681a      	ldr	r2, [r3, #0]
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005df2:	601a      	str	r2, [r3, #0]
 8005df4:	e16c      	b.n	80060d0 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005dfa:	2b02      	cmp	r3, #2
 8005dfc:	d11b      	bne.n	8005e36 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	681a      	ldr	r2, [r3, #0]
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005e0c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	681a      	ldr	r2, [r3, #0]
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005e1c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005e1e:	2300      	movs	r3, #0
 8005e20:	61bb      	str	r3, [r7, #24]
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	695b      	ldr	r3, [r3, #20]
 8005e28:	61bb      	str	r3, [r7, #24]
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	699b      	ldr	r3, [r3, #24]
 8005e30:	61bb      	str	r3, [r7, #24]
 8005e32:	69bb      	ldr	r3, [r7, #24]
 8005e34:	e14c      	b.n	80060d0 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	681a      	ldr	r2, [r3, #0]
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005e44:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005e46:	2300      	movs	r3, #0
 8005e48:	617b      	str	r3, [r7, #20]
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	695b      	ldr	r3, [r3, #20]
 8005e50:	617b      	str	r3, [r7, #20]
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	699b      	ldr	r3, [r3, #24]
 8005e58:	617b      	str	r3, [r7, #20]
 8005e5a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005e5c:	e138      	b.n	80060d0 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e62:	2b03      	cmp	r3, #3
 8005e64:	f200 80f1 	bhi.w	800604a <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e6c:	2b01      	cmp	r3, #1
 8005e6e:	d123      	bne.n	8005eb8 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005e70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005e72:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005e74:	68f8      	ldr	r0, [r7, #12]
 8005e76:	f000 fd27 	bl	80068c8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005e7a:	4603      	mov	r3, r0
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d001      	beq.n	8005e84 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8005e80:	2301      	movs	r3, #1
 8005e82:	e139      	b.n	80060f8 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	691a      	ldr	r2, [r3, #16]
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e8e:	b2d2      	uxtb	r2, r2
 8005e90:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e96:	1c5a      	adds	r2, r3, #1
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ea0:	3b01      	subs	r3, #1
 8005ea2:	b29a      	uxth	r2, r3
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005eac:	b29b      	uxth	r3, r3
 8005eae:	3b01      	subs	r3, #1
 8005eb0:	b29a      	uxth	r2, r3
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005eb6:	e10b      	b.n	80060d0 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ebc:	2b02      	cmp	r3, #2
 8005ebe:	d14e      	bne.n	8005f5e <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005ec0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ec2:	9300      	str	r3, [sp, #0]
 8005ec4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	4906      	ldr	r1, [pc, #24]	; (8005ee4 <HAL_I2C_Master_Receive+0x22c>)
 8005eca:	68f8      	ldr	r0, [r7, #12]
 8005ecc:	f000 fba4 	bl	8006618 <I2C_WaitOnFlagUntilTimeout>
 8005ed0:	4603      	mov	r3, r0
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d008      	beq.n	8005ee8 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8005ed6:	2301      	movs	r3, #1
 8005ed8:	e10e      	b.n	80060f8 <HAL_I2C_Master_Receive+0x440>
 8005eda:	bf00      	nop
 8005edc:	00100002 	.word	0x00100002
 8005ee0:	ffff0000 	.word	0xffff0000
 8005ee4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	681a      	ldr	r2, [r3, #0]
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005ef6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	691a      	ldr	r2, [r3, #16]
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f02:	b2d2      	uxtb	r2, r2
 8005f04:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f0a:	1c5a      	adds	r2, r3, #1
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f14:	3b01      	subs	r3, #1
 8005f16:	b29a      	uxth	r2, r3
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f20:	b29b      	uxth	r3, r3
 8005f22:	3b01      	subs	r3, #1
 8005f24:	b29a      	uxth	r2, r3
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	691a      	ldr	r2, [r3, #16]
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f34:	b2d2      	uxtb	r2, r2
 8005f36:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f3c:	1c5a      	adds	r2, r3, #1
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f46:	3b01      	subs	r3, #1
 8005f48:	b29a      	uxth	r2, r3
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f52:	b29b      	uxth	r3, r3
 8005f54:	3b01      	subs	r3, #1
 8005f56:	b29a      	uxth	r2, r3
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005f5c:	e0b8      	b.n	80060d0 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005f5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f60:	9300      	str	r3, [sp, #0]
 8005f62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f64:	2200      	movs	r2, #0
 8005f66:	4966      	ldr	r1, [pc, #408]	; (8006100 <HAL_I2C_Master_Receive+0x448>)
 8005f68:	68f8      	ldr	r0, [r7, #12]
 8005f6a:	f000 fb55 	bl	8006618 <I2C_WaitOnFlagUntilTimeout>
 8005f6e:	4603      	mov	r3, r0
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d001      	beq.n	8005f78 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8005f74:	2301      	movs	r3, #1
 8005f76:	e0bf      	b.n	80060f8 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	681a      	ldr	r2, [r3, #0]
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005f86:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	691a      	ldr	r2, [r3, #16]
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f92:	b2d2      	uxtb	r2, r2
 8005f94:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f9a:	1c5a      	adds	r2, r3, #1
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005fa4:	3b01      	subs	r3, #1
 8005fa6:	b29a      	uxth	r2, r3
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005fb0:	b29b      	uxth	r3, r3
 8005fb2:	3b01      	subs	r3, #1
 8005fb4:	b29a      	uxth	r2, r3
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005fba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fbc:	9300      	str	r3, [sp, #0]
 8005fbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	494f      	ldr	r1, [pc, #316]	; (8006100 <HAL_I2C_Master_Receive+0x448>)
 8005fc4:	68f8      	ldr	r0, [r7, #12]
 8005fc6:	f000 fb27 	bl	8006618 <I2C_WaitOnFlagUntilTimeout>
 8005fca:	4603      	mov	r3, r0
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d001      	beq.n	8005fd4 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8005fd0:	2301      	movs	r3, #1
 8005fd2:	e091      	b.n	80060f8 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	681a      	ldr	r2, [r3, #0]
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005fe2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	691a      	ldr	r2, [r3, #16]
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fee:	b2d2      	uxtb	r2, r2
 8005ff0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005ff2:	68fb      	ldr	r3, [r7, #12]
 8005ff4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ff6:	1c5a      	adds	r2, r3, #1
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006000:	3b01      	subs	r3, #1
 8006002:	b29a      	uxth	r2, r3
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800600c:	b29b      	uxth	r3, r3
 800600e:	3b01      	subs	r3, #1
 8006010:	b29a      	uxth	r2, r3
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	691a      	ldr	r2, [r3, #16]
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006020:	b2d2      	uxtb	r2, r2
 8006022:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006028:	1c5a      	adds	r2, r3, #1
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006032:	3b01      	subs	r3, #1
 8006034:	b29a      	uxth	r2, r3
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800603e:	b29b      	uxth	r3, r3
 8006040:	3b01      	subs	r3, #1
 8006042:	b29a      	uxth	r2, r3
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006048:	e042      	b.n	80060d0 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800604a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800604c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800604e:	68f8      	ldr	r0, [r7, #12]
 8006050:	f000 fc3a 	bl	80068c8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006054:	4603      	mov	r3, r0
 8006056:	2b00      	cmp	r3, #0
 8006058:	d001      	beq.n	800605e <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800605a:	2301      	movs	r3, #1
 800605c:	e04c      	b.n	80060f8 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	691a      	ldr	r2, [r3, #16]
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006068:	b2d2      	uxtb	r2, r2
 800606a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006070:	1c5a      	adds	r2, r3, #1
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800607a:	3b01      	subs	r3, #1
 800607c:	b29a      	uxth	r2, r3
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006086:	b29b      	uxth	r3, r3
 8006088:	3b01      	subs	r3, #1
 800608a:	b29a      	uxth	r2, r3
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	695b      	ldr	r3, [r3, #20]
 8006096:	f003 0304 	and.w	r3, r3, #4
 800609a:	2b04      	cmp	r3, #4
 800609c:	d118      	bne.n	80060d0 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	691a      	ldr	r2, [r3, #16]
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060a8:	b2d2      	uxtb	r2, r2
 80060aa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060b0:	1c5a      	adds	r2, r3, #1
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80060ba:	3b01      	subs	r3, #1
 80060bc:	b29a      	uxth	r2, r3
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060c6:	b29b      	uxth	r3, r3
 80060c8:	3b01      	subs	r3, #1
 80060ca:	b29a      	uxth	r2, r3
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	f47f aec2 	bne.w	8005e5e <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	2220      	movs	r2, #32
 80060de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	2200      	movs	r2, #0
 80060e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	2200      	movs	r2, #0
 80060ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80060f2:	2300      	movs	r3, #0
 80060f4:	e000      	b.n	80060f8 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 80060f6:	2302      	movs	r3, #2
  }
}
 80060f8:	4618      	mov	r0, r3
 80060fa:	3728      	adds	r7, #40	; 0x28
 80060fc:	46bd      	mov	sp, r7
 80060fe:	bd80      	pop	{r7, pc}
 8006100:	00010004 	.word	0x00010004

08006104 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b08a      	sub	sp, #40	; 0x28
 8006108:	af02      	add	r7, sp, #8
 800610a:	60f8      	str	r0, [r7, #12]
 800610c:	607a      	str	r2, [r7, #4]
 800610e:	603b      	str	r3, [r7, #0]
 8006110:	460b      	mov	r3, r1
 8006112:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8006114:	f7fe f82a 	bl	800416c <HAL_GetTick>
 8006118:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 800611a:	2301      	movs	r3, #1
 800611c:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006124:	b2db      	uxtb	r3, r3
 8006126:	2b20      	cmp	r3, #32
 8006128:	f040 8110 	bne.w	800634c <HAL_I2C_IsDeviceReady+0x248>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800612c:	69fb      	ldr	r3, [r7, #28]
 800612e:	9300      	str	r3, [sp, #0]
 8006130:	2319      	movs	r3, #25
 8006132:	2201      	movs	r2, #1
 8006134:	4988      	ldr	r1, [pc, #544]	; (8006358 <HAL_I2C_IsDeviceReady+0x254>)
 8006136:	68f8      	ldr	r0, [r7, #12]
 8006138:	f000 fa6e 	bl	8006618 <I2C_WaitOnFlagUntilTimeout>
 800613c:	4603      	mov	r3, r0
 800613e:	2b00      	cmp	r3, #0
 8006140:	d001      	beq.n	8006146 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8006142:	2302      	movs	r3, #2
 8006144:	e103      	b.n	800634e <HAL_I2C_IsDeviceReady+0x24a>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800614c:	2b01      	cmp	r3, #1
 800614e:	d101      	bne.n	8006154 <HAL_I2C_IsDeviceReady+0x50>
 8006150:	2302      	movs	r3, #2
 8006152:	e0fc      	b.n	800634e <HAL_I2C_IsDeviceReady+0x24a>
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	2201      	movs	r2, #1
 8006158:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	f003 0301 	and.w	r3, r3, #1
 8006166:	2b01      	cmp	r3, #1
 8006168:	d007      	beq.n	800617a <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	681a      	ldr	r2, [r3, #0]
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f042 0201 	orr.w	r2, r2, #1
 8006178:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	681a      	ldr	r2, [r3, #0]
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006188:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	2224      	movs	r2, #36	; 0x24
 800618e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	2200      	movs	r2, #0
 8006196:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	4a70      	ldr	r2, [pc, #448]	; (800635c <HAL_I2C_IsDeviceReady+0x258>)
 800619c:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	681a      	ldr	r2, [r3, #0]
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80061ac:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80061ae:	69fb      	ldr	r3, [r7, #28]
 80061b0:	9300      	str	r3, [sp, #0]
 80061b2:	683b      	ldr	r3, [r7, #0]
 80061b4:	2200      	movs	r2, #0
 80061b6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80061ba:	68f8      	ldr	r0, [r7, #12]
 80061bc:	f000 fa2c 	bl	8006618 <I2C_WaitOnFlagUntilTimeout>
 80061c0:	4603      	mov	r3, r0
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d00c      	beq.n	80061e0 <HAL_I2C_IsDeviceReady+0xdc>
      {
        if (hi2c->Instance->CR1 & I2C_CR1_START)
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d003      	beq.n	80061dc <HAL_I2C_IsDeviceReady+0xd8>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80061da:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 80061dc:	2303      	movs	r3, #3
 80061de:	e0b6      	b.n	800634e <HAL_I2C_IsDeviceReady+0x24a>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80061e0:	897b      	ldrh	r3, [r7, #10]
 80061e2:	b2db      	uxtb	r3, r3
 80061e4:	461a      	mov	r2, r3
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80061ee:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80061f0:	f7fd ffbc 	bl	800416c <HAL_GetTick>
 80061f4:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	695b      	ldr	r3, [r3, #20]
 80061fc:	f003 0302 	and.w	r3, r3, #2
 8006200:	2b02      	cmp	r3, #2
 8006202:	bf0c      	ite	eq
 8006204:	2301      	moveq	r3, #1
 8006206:	2300      	movne	r3, #0
 8006208:	b2db      	uxtb	r3, r3
 800620a:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	695b      	ldr	r3, [r3, #20]
 8006212:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006216:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800621a:	bf0c      	ite	eq
 800621c:	2301      	moveq	r3, #1
 800621e:	2300      	movne	r3, #0
 8006220:	b2db      	uxtb	r3, r3
 8006222:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8006224:	e025      	b.n	8006272 <HAL_I2C_IsDeviceReady+0x16e>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006226:	f7fd ffa1 	bl	800416c <HAL_GetTick>
 800622a:	4602      	mov	r2, r0
 800622c:	69fb      	ldr	r3, [r7, #28]
 800622e:	1ad3      	subs	r3, r2, r3
 8006230:	683a      	ldr	r2, [r7, #0]
 8006232:	429a      	cmp	r2, r3
 8006234:	d302      	bcc.n	800623c <HAL_I2C_IsDeviceReady+0x138>
 8006236:	683b      	ldr	r3, [r7, #0]
 8006238:	2b00      	cmp	r3, #0
 800623a:	d103      	bne.n	8006244 <HAL_I2C_IsDeviceReady+0x140>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	22a0      	movs	r2, #160	; 0xa0
 8006240:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	695b      	ldr	r3, [r3, #20]
 800624a:	f003 0302 	and.w	r3, r3, #2
 800624e:	2b02      	cmp	r3, #2
 8006250:	bf0c      	ite	eq
 8006252:	2301      	moveq	r3, #1
 8006254:	2300      	movne	r3, #0
 8006256:	b2db      	uxtb	r3, r3
 8006258:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	695b      	ldr	r3, [r3, #20]
 8006260:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006264:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006268:	bf0c      	ite	eq
 800626a:	2301      	moveq	r3, #1
 800626c:	2300      	movne	r3, #0
 800626e:	b2db      	uxtb	r3, r3
 8006270:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006278:	b2db      	uxtb	r3, r3
 800627a:	2ba0      	cmp	r3, #160	; 0xa0
 800627c:	d005      	beq.n	800628a <HAL_I2C_IsDeviceReady+0x186>
 800627e:	7dfb      	ldrb	r3, [r7, #23]
 8006280:	2b00      	cmp	r3, #0
 8006282:	d102      	bne.n	800628a <HAL_I2C_IsDeviceReady+0x186>
 8006284:	7dbb      	ldrb	r3, [r7, #22]
 8006286:	2b00      	cmp	r3, #0
 8006288:	d0cd      	beq.n	8006226 <HAL_I2C_IsDeviceReady+0x122>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	2220      	movs	r2, #32
 800628e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	695b      	ldr	r3, [r3, #20]
 8006298:	f003 0302 	and.w	r3, r3, #2
 800629c:	2b02      	cmp	r3, #2
 800629e:	d129      	bne.n	80062f4 <HAL_I2C_IsDeviceReady+0x1f0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	681a      	ldr	r2, [r3, #0]
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80062ae:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80062b0:	2300      	movs	r3, #0
 80062b2:	613b      	str	r3, [r7, #16]
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	695b      	ldr	r3, [r3, #20]
 80062ba:	613b      	str	r3, [r7, #16]
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	699b      	ldr	r3, [r3, #24]
 80062c2:	613b      	str	r3, [r7, #16]
 80062c4:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80062c6:	69fb      	ldr	r3, [r7, #28]
 80062c8:	9300      	str	r3, [sp, #0]
 80062ca:	2319      	movs	r3, #25
 80062cc:	2201      	movs	r2, #1
 80062ce:	4922      	ldr	r1, [pc, #136]	; (8006358 <HAL_I2C_IsDeviceReady+0x254>)
 80062d0:	68f8      	ldr	r0, [r7, #12]
 80062d2:	f000 f9a1 	bl	8006618 <I2C_WaitOnFlagUntilTimeout>
 80062d6:	4603      	mov	r3, r0
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d001      	beq.n	80062e0 <HAL_I2C_IsDeviceReady+0x1dc>
        {
          return HAL_ERROR;
 80062dc:	2301      	movs	r3, #1
 80062de:	e036      	b.n	800634e <HAL_I2C_IsDeviceReady+0x24a>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	2220      	movs	r2, #32
 80062e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	2200      	movs	r2, #0
 80062ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 80062f0:	2300      	movs	r3, #0
 80062f2:	e02c      	b.n	800634e <HAL_I2C_IsDeviceReady+0x24a>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	681a      	ldr	r2, [r3, #0]
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006302:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800630c:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800630e:	69fb      	ldr	r3, [r7, #28]
 8006310:	9300      	str	r3, [sp, #0]
 8006312:	2319      	movs	r3, #25
 8006314:	2201      	movs	r2, #1
 8006316:	4910      	ldr	r1, [pc, #64]	; (8006358 <HAL_I2C_IsDeviceReady+0x254>)
 8006318:	68f8      	ldr	r0, [r7, #12]
 800631a:	f000 f97d 	bl	8006618 <I2C_WaitOnFlagUntilTimeout>
 800631e:	4603      	mov	r3, r0
 8006320:	2b00      	cmp	r3, #0
 8006322:	d001      	beq.n	8006328 <HAL_I2C_IsDeviceReady+0x224>
        {
          return HAL_ERROR;
 8006324:	2301      	movs	r3, #1
 8006326:	e012      	b.n	800634e <HAL_I2C_IsDeviceReady+0x24a>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8006328:	69bb      	ldr	r3, [r7, #24]
 800632a:	3301      	adds	r3, #1
 800632c:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800632e:	69ba      	ldr	r2, [r7, #24]
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	429a      	cmp	r2, r3
 8006334:	f4ff af33 	bcc.w	800619e <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	2220      	movs	r2, #32
 800633c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	2200      	movs	r2, #0
 8006344:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006348:	2301      	movs	r3, #1
 800634a:	e000      	b.n	800634e <HAL_I2C_IsDeviceReady+0x24a>
  }
  else
  {
    return HAL_BUSY;
 800634c:	2302      	movs	r3, #2
  }
}
 800634e:	4618      	mov	r0, r3
 8006350:	3720      	adds	r7, #32
 8006352:	46bd      	mov	sp, r7
 8006354:	bd80      	pop	{r7, pc}
 8006356:	bf00      	nop
 8006358:	00100002 	.word	0x00100002
 800635c:	ffff0000 	.word	0xffff0000

08006360 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8006360:	b480      	push	{r7}
 8006362:	b083      	sub	sp, #12
 8006364:	af00      	add	r7, sp, #0
 8006366:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800636e:	b2db      	uxtb	r3, r3
}
 8006370:	4618      	mov	r0, r3
 8006372:	370c      	adds	r7, #12
 8006374:	46bd      	mov	sp, r7
 8006376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637a:	4770      	bx	lr

0800637c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800637c:	b580      	push	{r7, lr}
 800637e:	b088      	sub	sp, #32
 8006380:	af02      	add	r7, sp, #8
 8006382:	60f8      	str	r0, [r7, #12]
 8006384:	607a      	str	r2, [r7, #4]
 8006386:	603b      	str	r3, [r7, #0]
 8006388:	460b      	mov	r3, r1
 800638a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006390:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006392:	697b      	ldr	r3, [r7, #20]
 8006394:	2b08      	cmp	r3, #8
 8006396:	d006      	beq.n	80063a6 <I2C_MasterRequestWrite+0x2a>
 8006398:	697b      	ldr	r3, [r7, #20]
 800639a:	2b01      	cmp	r3, #1
 800639c:	d003      	beq.n	80063a6 <I2C_MasterRequestWrite+0x2a>
 800639e:	697b      	ldr	r3, [r7, #20]
 80063a0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80063a4:	d108      	bne.n	80063b8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	681a      	ldr	r2, [r3, #0]
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80063b4:	601a      	str	r2, [r3, #0]
 80063b6:	e00b      	b.n	80063d0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063bc:	2b12      	cmp	r3, #18
 80063be:	d107      	bne.n	80063d0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	681a      	ldr	r2, [r3, #0]
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80063ce:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80063d0:	683b      	ldr	r3, [r7, #0]
 80063d2:	9300      	str	r3, [sp, #0]
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2200      	movs	r2, #0
 80063d8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80063dc:	68f8      	ldr	r0, [r7, #12]
 80063de:	f000 f91b 	bl	8006618 <I2C_WaitOnFlagUntilTimeout>
 80063e2:	4603      	mov	r3, r0
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d00c      	beq.n	8006402 <I2C_MasterRequestWrite+0x86>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d003      	beq.n	80063fe <I2C_MasterRequestWrite+0x82>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80063fc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80063fe:	2303      	movs	r3, #3
 8006400:	e035      	b.n	800646e <I2C_MasterRequestWrite+0xf2>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	691b      	ldr	r3, [r3, #16]
 8006406:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800640a:	d108      	bne.n	800641e <I2C_MasterRequestWrite+0xa2>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800640c:	897b      	ldrh	r3, [r7, #10]
 800640e:	b2db      	uxtb	r3, r3
 8006410:	461a      	mov	r2, r3
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800641a:	611a      	str	r2, [r3, #16]
 800641c:	e01b      	b.n	8006456 <I2C_MasterRequestWrite+0xda>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800641e:	897b      	ldrh	r3, [r7, #10]
 8006420:	11db      	asrs	r3, r3, #7
 8006422:	b2db      	uxtb	r3, r3
 8006424:	f003 0306 	and.w	r3, r3, #6
 8006428:	b2db      	uxtb	r3, r3
 800642a:	f063 030f 	orn	r3, r3, #15
 800642e:	b2da      	uxtb	r2, r3
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006436:	683b      	ldr	r3, [r7, #0]
 8006438:	687a      	ldr	r2, [r7, #4]
 800643a:	490f      	ldr	r1, [pc, #60]	; (8006478 <I2C_MasterRequestWrite+0xfc>)
 800643c:	68f8      	ldr	r0, [r7, #12]
 800643e:	f000 f942 	bl	80066c6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006442:	4603      	mov	r3, r0
 8006444:	2b00      	cmp	r3, #0
 8006446:	d001      	beq.n	800644c <I2C_MasterRequestWrite+0xd0>
    {
      return HAL_ERROR;
 8006448:	2301      	movs	r3, #1
 800644a:	e010      	b.n	800646e <I2C_MasterRequestWrite+0xf2>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800644c:	897b      	ldrh	r3, [r7, #10]
 800644e:	b2da      	uxtb	r2, r3
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006456:	683b      	ldr	r3, [r7, #0]
 8006458:	687a      	ldr	r2, [r7, #4]
 800645a:	4908      	ldr	r1, [pc, #32]	; (800647c <I2C_MasterRequestWrite+0x100>)
 800645c:	68f8      	ldr	r0, [r7, #12]
 800645e:	f000 f932 	bl	80066c6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006462:	4603      	mov	r3, r0
 8006464:	2b00      	cmp	r3, #0
 8006466:	d001      	beq.n	800646c <I2C_MasterRequestWrite+0xf0>
  {
    return HAL_ERROR;
 8006468:	2301      	movs	r3, #1
 800646a:	e000      	b.n	800646e <I2C_MasterRequestWrite+0xf2>
  }

  return HAL_OK;
 800646c:	2300      	movs	r3, #0
}
 800646e:	4618      	mov	r0, r3
 8006470:	3718      	adds	r7, #24
 8006472:	46bd      	mov	sp, r7
 8006474:	bd80      	pop	{r7, pc}
 8006476:	bf00      	nop
 8006478:	00010008 	.word	0x00010008
 800647c:	00010002 	.word	0x00010002

08006480 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006480:	b580      	push	{r7, lr}
 8006482:	b088      	sub	sp, #32
 8006484:	af02      	add	r7, sp, #8
 8006486:	60f8      	str	r0, [r7, #12]
 8006488:	607a      	str	r2, [r7, #4]
 800648a:	603b      	str	r3, [r7, #0]
 800648c:	460b      	mov	r3, r1
 800648e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006494:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	681a      	ldr	r2, [r3, #0]
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80064a4:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80064a6:	697b      	ldr	r3, [r7, #20]
 80064a8:	2b08      	cmp	r3, #8
 80064aa:	d006      	beq.n	80064ba <I2C_MasterRequestRead+0x3a>
 80064ac:	697b      	ldr	r3, [r7, #20]
 80064ae:	2b01      	cmp	r3, #1
 80064b0:	d003      	beq.n	80064ba <I2C_MasterRequestRead+0x3a>
 80064b2:	697b      	ldr	r3, [r7, #20]
 80064b4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80064b8:	d108      	bne.n	80064cc <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	681a      	ldr	r2, [r3, #0]
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80064c8:	601a      	str	r2, [r3, #0]
 80064ca:	e00b      	b.n	80064e4 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064d0:	2b11      	cmp	r3, #17
 80064d2:	d107      	bne.n	80064e4 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	681a      	ldr	r2, [r3, #0]
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80064e2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80064e4:	683b      	ldr	r3, [r7, #0]
 80064e6:	9300      	str	r3, [sp, #0]
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2200      	movs	r2, #0
 80064ec:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80064f0:	68f8      	ldr	r0, [r7, #12]
 80064f2:	f000 f891 	bl	8006618 <I2C_WaitOnFlagUntilTimeout>
 80064f6:	4603      	mov	r3, r0
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d00c      	beq.n	8006516 <I2C_MasterRequestRead+0x96>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006506:	2b00      	cmp	r3, #0
 8006508:	d003      	beq.n	8006512 <I2C_MasterRequestRead+0x92>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006510:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006512:	2303      	movs	r3, #3
 8006514:	e078      	b.n	8006608 <I2C_MasterRequestRead+0x188>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	691b      	ldr	r3, [r3, #16]
 800651a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800651e:	d108      	bne.n	8006532 <I2C_MasterRequestRead+0xb2>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006520:	897b      	ldrh	r3, [r7, #10]
 8006522:	b2db      	uxtb	r3, r3
 8006524:	f043 0301 	orr.w	r3, r3, #1
 8006528:	b2da      	uxtb	r2, r3
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	611a      	str	r2, [r3, #16]
 8006530:	e05e      	b.n	80065f0 <I2C_MasterRequestRead+0x170>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006532:	897b      	ldrh	r3, [r7, #10]
 8006534:	11db      	asrs	r3, r3, #7
 8006536:	b2db      	uxtb	r3, r3
 8006538:	f003 0306 	and.w	r3, r3, #6
 800653c:	b2db      	uxtb	r3, r3
 800653e:	f063 030f 	orn	r3, r3, #15
 8006542:	b2da      	uxtb	r2, r3
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800654a:	683b      	ldr	r3, [r7, #0]
 800654c:	687a      	ldr	r2, [r7, #4]
 800654e:	4930      	ldr	r1, [pc, #192]	; (8006610 <I2C_MasterRequestRead+0x190>)
 8006550:	68f8      	ldr	r0, [r7, #12]
 8006552:	f000 f8b8 	bl	80066c6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006556:	4603      	mov	r3, r0
 8006558:	2b00      	cmp	r3, #0
 800655a:	d001      	beq.n	8006560 <I2C_MasterRequestRead+0xe0>
    {
      return HAL_ERROR;
 800655c:	2301      	movs	r3, #1
 800655e:	e053      	b.n	8006608 <I2C_MasterRequestRead+0x188>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006560:	897b      	ldrh	r3, [r7, #10]
 8006562:	b2da      	uxtb	r2, r3
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800656a:	683b      	ldr	r3, [r7, #0]
 800656c:	687a      	ldr	r2, [r7, #4]
 800656e:	4929      	ldr	r1, [pc, #164]	; (8006614 <I2C_MasterRequestRead+0x194>)
 8006570:	68f8      	ldr	r0, [r7, #12]
 8006572:	f000 f8a8 	bl	80066c6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006576:	4603      	mov	r3, r0
 8006578:	2b00      	cmp	r3, #0
 800657a:	d001      	beq.n	8006580 <I2C_MasterRequestRead+0x100>
    {
      return HAL_ERROR;
 800657c:	2301      	movs	r3, #1
 800657e:	e043      	b.n	8006608 <I2C_MasterRequestRead+0x188>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006580:	2300      	movs	r3, #0
 8006582:	613b      	str	r3, [r7, #16]
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	695b      	ldr	r3, [r3, #20]
 800658a:	613b      	str	r3, [r7, #16]
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	699b      	ldr	r3, [r3, #24]
 8006592:	613b      	str	r3, [r7, #16]
 8006594:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	681a      	ldr	r2, [r3, #0]
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80065a4:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80065a6:	683b      	ldr	r3, [r7, #0]
 80065a8:	9300      	str	r3, [sp, #0]
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2200      	movs	r2, #0
 80065ae:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80065b2:	68f8      	ldr	r0, [r7, #12]
 80065b4:	f000 f830 	bl	8006618 <I2C_WaitOnFlagUntilTimeout>
 80065b8:	4603      	mov	r3, r0
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d00c      	beq.n	80065d8 <I2C_MasterRequestRead+0x158>
    {
      if (hi2c->Instance->CR1 & I2C_CR1_START)
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d003      	beq.n	80065d4 <I2C_MasterRequestRead+0x154>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	f44f 7200 	mov.w	r2, #512	; 0x200
 80065d2:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80065d4:	2303      	movs	r3, #3
 80065d6:	e017      	b.n	8006608 <I2C_MasterRequestRead+0x188>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80065d8:	897b      	ldrh	r3, [r7, #10]
 80065da:	11db      	asrs	r3, r3, #7
 80065dc:	b2db      	uxtb	r3, r3
 80065de:	f003 0306 	and.w	r3, r3, #6
 80065e2:	b2db      	uxtb	r3, r3
 80065e4:	f063 030e 	orn	r3, r3, #14
 80065e8:	b2da      	uxtb	r2, r3
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80065f0:	683b      	ldr	r3, [r7, #0]
 80065f2:	687a      	ldr	r2, [r7, #4]
 80065f4:	4907      	ldr	r1, [pc, #28]	; (8006614 <I2C_MasterRequestRead+0x194>)
 80065f6:	68f8      	ldr	r0, [r7, #12]
 80065f8:	f000 f865 	bl	80066c6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80065fc:	4603      	mov	r3, r0
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d001      	beq.n	8006606 <I2C_MasterRequestRead+0x186>
  {
    return HAL_ERROR;
 8006602:	2301      	movs	r3, #1
 8006604:	e000      	b.n	8006608 <I2C_MasterRequestRead+0x188>
  }

  return HAL_OK;
 8006606:	2300      	movs	r3, #0
}
 8006608:	4618      	mov	r0, r3
 800660a:	3718      	adds	r7, #24
 800660c:	46bd      	mov	sp, r7
 800660e:	bd80      	pop	{r7, pc}
 8006610:	00010008 	.word	0x00010008
 8006614:	00010002 	.word	0x00010002

08006618 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006618:	b580      	push	{r7, lr}
 800661a:	b084      	sub	sp, #16
 800661c:	af00      	add	r7, sp, #0
 800661e:	60f8      	str	r0, [r7, #12]
 8006620:	60b9      	str	r1, [r7, #8]
 8006622:	603b      	str	r3, [r7, #0]
 8006624:	4613      	mov	r3, r2
 8006626:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006628:	e025      	b.n	8006676 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800662a:	683b      	ldr	r3, [r7, #0]
 800662c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006630:	d021      	beq.n	8006676 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006632:	f7fd fd9b 	bl	800416c <HAL_GetTick>
 8006636:	4602      	mov	r2, r0
 8006638:	69bb      	ldr	r3, [r7, #24]
 800663a:	1ad3      	subs	r3, r2, r3
 800663c:	683a      	ldr	r2, [r7, #0]
 800663e:	429a      	cmp	r2, r3
 8006640:	d302      	bcc.n	8006648 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006642:	683b      	ldr	r3, [r7, #0]
 8006644:	2b00      	cmp	r3, #0
 8006646:	d116      	bne.n	8006676 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	2200      	movs	r2, #0
 800664c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	2220      	movs	r2, #32
 8006652:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	2200      	movs	r2, #0
 800665a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006662:	f043 0220 	orr.w	r2, r3, #32
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	2200      	movs	r2, #0
 800666e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006672:	2301      	movs	r3, #1
 8006674:	e023      	b.n	80066be <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006676:	68bb      	ldr	r3, [r7, #8]
 8006678:	0c1b      	lsrs	r3, r3, #16
 800667a:	b2db      	uxtb	r3, r3
 800667c:	2b01      	cmp	r3, #1
 800667e:	d10d      	bne.n	800669c <I2C_WaitOnFlagUntilTimeout+0x84>
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	695b      	ldr	r3, [r3, #20]
 8006686:	43da      	mvns	r2, r3
 8006688:	68bb      	ldr	r3, [r7, #8]
 800668a:	4013      	ands	r3, r2
 800668c:	b29b      	uxth	r3, r3
 800668e:	2b00      	cmp	r3, #0
 8006690:	bf0c      	ite	eq
 8006692:	2301      	moveq	r3, #1
 8006694:	2300      	movne	r3, #0
 8006696:	b2db      	uxtb	r3, r3
 8006698:	461a      	mov	r2, r3
 800669a:	e00c      	b.n	80066b6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	699b      	ldr	r3, [r3, #24]
 80066a2:	43da      	mvns	r2, r3
 80066a4:	68bb      	ldr	r3, [r7, #8]
 80066a6:	4013      	ands	r3, r2
 80066a8:	b29b      	uxth	r3, r3
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	bf0c      	ite	eq
 80066ae:	2301      	moveq	r3, #1
 80066b0:	2300      	movne	r3, #0
 80066b2:	b2db      	uxtb	r3, r3
 80066b4:	461a      	mov	r2, r3
 80066b6:	79fb      	ldrb	r3, [r7, #7]
 80066b8:	429a      	cmp	r2, r3
 80066ba:	d0b6      	beq.n	800662a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80066bc:	2300      	movs	r3, #0
}
 80066be:	4618      	mov	r0, r3
 80066c0:	3710      	adds	r7, #16
 80066c2:	46bd      	mov	sp, r7
 80066c4:	bd80      	pop	{r7, pc}

080066c6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80066c6:	b580      	push	{r7, lr}
 80066c8:	b084      	sub	sp, #16
 80066ca:	af00      	add	r7, sp, #0
 80066cc:	60f8      	str	r0, [r7, #12]
 80066ce:	60b9      	str	r1, [r7, #8]
 80066d0:	607a      	str	r2, [r7, #4]
 80066d2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80066d4:	e051      	b.n	800677a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	695b      	ldr	r3, [r3, #20]
 80066dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80066e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80066e4:	d123      	bne.n	800672e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	681a      	ldr	r2, [r3, #0]
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80066f4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80066fe:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	2200      	movs	r2, #0
 8006704:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	2220      	movs	r2, #32
 800670a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	2200      	movs	r2, #0
 8006712:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800671a:	f043 0204 	orr.w	r2, r3, #4
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	2200      	movs	r2, #0
 8006726:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800672a:	2301      	movs	r3, #1
 800672c:	e046      	b.n	80067bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006734:	d021      	beq.n	800677a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006736:	f7fd fd19 	bl	800416c <HAL_GetTick>
 800673a:	4602      	mov	r2, r0
 800673c:	683b      	ldr	r3, [r7, #0]
 800673e:	1ad3      	subs	r3, r2, r3
 8006740:	687a      	ldr	r2, [r7, #4]
 8006742:	429a      	cmp	r2, r3
 8006744:	d302      	bcc.n	800674c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	2b00      	cmp	r3, #0
 800674a:	d116      	bne.n	800677a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	2200      	movs	r2, #0
 8006750:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	2220      	movs	r2, #32
 8006756:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	2200      	movs	r2, #0
 800675e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006766:	f043 0220 	orr.w	r2, r3, #32
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	2200      	movs	r2, #0
 8006772:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006776:	2301      	movs	r3, #1
 8006778:	e020      	b.n	80067bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800677a:	68bb      	ldr	r3, [r7, #8]
 800677c:	0c1b      	lsrs	r3, r3, #16
 800677e:	b2db      	uxtb	r3, r3
 8006780:	2b01      	cmp	r3, #1
 8006782:	d10c      	bne.n	800679e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	695b      	ldr	r3, [r3, #20]
 800678a:	43da      	mvns	r2, r3
 800678c:	68bb      	ldr	r3, [r7, #8]
 800678e:	4013      	ands	r3, r2
 8006790:	b29b      	uxth	r3, r3
 8006792:	2b00      	cmp	r3, #0
 8006794:	bf14      	ite	ne
 8006796:	2301      	movne	r3, #1
 8006798:	2300      	moveq	r3, #0
 800679a:	b2db      	uxtb	r3, r3
 800679c:	e00b      	b.n	80067b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	699b      	ldr	r3, [r3, #24]
 80067a4:	43da      	mvns	r2, r3
 80067a6:	68bb      	ldr	r3, [r7, #8]
 80067a8:	4013      	ands	r3, r2
 80067aa:	b29b      	uxth	r3, r3
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	bf14      	ite	ne
 80067b0:	2301      	movne	r3, #1
 80067b2:	2300      	moveq	r3, #0
 80067b4:	b2db      	uxtb	r3, r3
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d18d      	bne.n	80066d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80067ba:	2300      	movs	r3, #0
}
 80067bc:	4618      	mov	r0, r3
 80067be:	3710      	adds	r7, #16
 80067c0:	46bd      	mov	sp, r7
 80067c2:	bd80      	pop	{r7, pc}

080067c4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80067c4:	b580      	push	{r7, lr}
 80067c6:	b084      	sub	sp, #16
 80067c8:	af00      	add	r7, sp, #0
 80067ca:	60f8      	str	r0, [r7, #12]
 80067cc:	60b9      	str	r1, [r7, #8]
 80067ce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80067d0:	e02d      	b.n	800682e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80067d2:	68f8      	ldr	r0, [r7, #12]
 80067d4:	f000 f8ce 	bl	8006974 <I2C_IsAcknowledgeFailed>
 80067d8:	4603      	mov	r3, r0
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d001      	beq.n	80067e2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80067de:	2301      	movs	r3, #1
 80067e0:	e02d      	b.n	800683e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80067e2:	68bb      	ldr	r3, [r7, #8]
 80067e4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80067e8:	d021      	beq.n	800682e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80067ea:	f7fd fcbf 	bl	800416c <HAL_GetTick>
 80067ee:	4602      	mov	r2, r0
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	1ad3      	subs	r3, r2, r3
 80067f4:	68ba      	ldr	r2, [r7, #8]
 80067f6:	429a      	cmp	r2, r3
 80067f8:	d302      	bcc.n	8006800 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80067fa:	68bb      	ldr	r3, [r7, #8]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d116      	bne.n	800682e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	2200      	movs	r2, #0
 8006804:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	2220      	movs	r2, #32
 800680a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	2200      	movs	r2, #0
 8006812:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800681a:	f043 0220 	orr.w	r2, r3, #32
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	2200      	movs	r2, #0
 8006826:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800682a:	2301      	movs	r3, #1
 800682c:	e007      	b.n	800683e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	695b      	ldr	r3, [r3, #20]
 8006834:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006838:	2b80      	cmp	r3, #128	; 0x80
 800683a:	d1ca      	bne.n	80067d2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800683c:	2300      	movs	r3, #0
}
 800683e:	4618      	mov	r0, r3
 8006840:	3710      	adds	r7, #16
 8006842:	46bd      	mov	sp, r7
 8006844:	bd80      	pop	{r7, pc}

08006846 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006846:	b580      	push	{r7, lr}
 8006848:	b084      	sub	sp, #16
 800684a:	af00      	add	r7, sp, #0
 800684c:	60f8      	str	r0, [r7, #12]
 800684e:	60b9      	str	r1, [r7, #8]
 8006850:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006852:	e02d      	b.n	80068b0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006854:	68f8      	ldr	r0, [r7, #12]
 8006856:	f000 f88d 	bl	8006974 <I2C_IsAcknowledgeFailed>
 800685a:	4603      	mov	r3, r0
 800685c:	2b00      	cmp	r3, #0
 800685e:	d001      	beq.n	8006864 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006860:	2301      	movs	r3, #1
 8006862:	e02d      	b.n	80068c0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006864:	68bb      	ldr	r3, [r7, #8]
 8006866:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800686a:	d021      	beq.n	80068b0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800686c:	f7fd fc7e 	bl	800416c <HAL_GetTick>
 8006870:	4602      	mov	r2, r0
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	1ad3      	subs	r3, r2, r3
 8006876:	68ba      	ldr	r2, [r7, #8]
 8006878:	429a      	cmp	r2, r3
 800687a:	d302      	bcc.n	8006882 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800687c:	68bb      	ldr	r3, [r7, #8]
 800687e:	2b00      	cmp	r3, #0
 8006880:	d116      	bne.n	80068b0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	2200      	movs	r2, #0
 8006886:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	2220      	movs	r2, #32
 800688c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	2200      	movs	r2, #0
 8006894:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800689c:	f043 0220 	orr.w	r2, r3, #32
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	2200      	movs	r2, #0
 80068a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80068ac:	2301      	movs	r3, #1
 80068ae:	e007      	b.n	80068c0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	695b      	ldr	r3, [r3, #20]
 80068b6:	f003 0304 	and.w	r3, r3, #4
 80068ba:	2b04      	cmp	r3, #4
 80068bc:	d1ca      	bne.n	8006854 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80068be:	2300      	movs	r3, #0
}
 80068c0:	4618      	mov	r0, r3
 80068c2:	3710      	adds	r7, #16
 80068c4:	46bd      	mov	sp, r7
 80068c6:	bd80      	pop	{r7, pc}

080068c8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80068c8:	b580      	push	{r7, lr}
 80068ca:	b084      	sub	sp, #16
 80068cc:	af00      	add	r7, sp, #0
 80068ce:	60f8      	str	r0, [r7, #12]
 80068d0:	60b9      	str	r1, [r7, #8]
 80068d2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80068d4:	e042      	b.n	800695c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	695b      	ldr	r3, [r3, #20]
 80068dc:	f003 0310 	and.w	r3, r3, #16
 80068e0:	2b10      	cmp	r3, #16
 80068e2:	d119      	bne.n	8006918 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	f06f 0210 	mvn.w	r2, #16
 80068ec:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	2200      	movs	r2, #0
 80068f2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	2220      	movs	r2, #32
 80068f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	2200      	movs	r2, #0
 8006900:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	2200      	movs	r2, #0
 8006910:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006914:	2301      	movs	r3, #1
 8006916:	e029      	b.n	800696c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006918:	f7fd fc28 	bl	800416c <HAL_GetTick>
 800691c:	4602      	mov	r2, r0
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	1ad3      	subs	r3, r2, r3
 8006922:	68ba      	ldr	r2, [r7, #8]
 8006924:	429a      	cmp	r2, r3
 8006926:	d302      	bcc.n	800692e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006928:	68bb      	ldr	r3, [r7, #8]
 800692a:	2b00      	cmp	r3, #0
 800692c:	d116      	bne.n	800695c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	2200      	movs	r2, #0
 8006932:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	2220      	movs	r2, #32
 8006938:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	2200      	movs	r2, #0
 8006940:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006948:	f043 0220 	orr.w	r2, r3, #32
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	2200      	movs	r2, #0
 8006954:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006958:	2301      	movs	r3, #1
 800695a:	e007      	b.n	800696c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	695b      	ldr	r3, [r3, #20]
 8006962:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006966:	2b40      	cmp	r3, #64	; 0x40
 8006968:	d1b5      	bne.n	80068d6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800696a:	2300      	movs	r3, #0
}
 800696c:	4618      	mov	r0, r3
 800696e:	3710      	adds	r7, #16
 8006970:	46bd      	mov	sp, r7
 8006972:	bd80      	pop	{r7, pc}

08006974 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006974:	b480      	push	{r7}
 8006976:	b083      	sub	sp, #12
 8006978:	af00      	add	r7, sp, #0
 800697a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	695b      	ldr	r3, [r3, #20]
 8006982:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006986:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800698a:	d11b      	bne.n	80069c4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006994:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	2200      	movs	r2, #0
 800699a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	2220      	movs	r2, #32
 80069a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2200      	movs	r2, #0
 80069a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069b0:	f043 0204 	orr.w	r2, r3, #4
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	2200      	movs	r2, #0
 80069bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80069c0:	2301      	movs	r3, #1
 80069c2:	e000      	b.n	80069c6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80069c4:	2300      	movs	r3, #0
}
 80069c6:	4618      	mov	r0, r3
 80069c8:	370c      	adds	r7, #12
 80069ca:	46bd      	mov	sp, r7
 80069cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d0:	4770      	bx	lr
	...

080069d4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80069d4:	b580      	push	{r7, lr}
 80069d6:	b086      	sub	sp, #24
 80069d8:	af00      	add	r7, sp, #0
 80069da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d101      	bne.n	80069e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80069e2:	2301      	movs	r3, #1
 80069e4:	e25b      	b.n	8006e9e <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	f003 0301 	and.w	r3, r3, #1
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d075      	beq.n	8006ade <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80069f2:	4ba3      	ldr	r3, [pc, #652]	; (8006c80 <HAL_RCC_OscConfig+0x2ac>)
 80069f4:	689b      	ldr	r3, [r3, #8]
 80069f6:	f003 030c 	and.w	r3, r3, #12
 80069fa:	2b04      	cmp	r3, #4
 80069fc:	d00c      	beq.n	8006a18 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80069fe:	4ba0      	ldr	r3, [pc, #640]	; (8006c80 <HAL_RCC_OscConfig+0x2ac>)
 8006a00:	689b      	ldr	r3, [r3, #8]
 8006a02:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006a06:	2b08      	cmp	r3, #8
 8006a08:	d112      	bne.n	8006a30 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006a0a:	4b9d      	ldr	r3, [pc, #628]	; (8006c80 <HAL_RCC_OscConfig+0x2ac>)
 8006a0c:	685b      	ldr	r3, [r3, #4]
 8006a0e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006a12:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006a16:	d10b      	bne.n	8006a30 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006a18:	4b99      	ldr	r3, [pc, #612]	; (8006c80 <HAL_RCC_OscConfig+0x2ac>)
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d05b      	beq.n	8006adc <HAL_RCC_OscConfig+0x108>
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	685b      	ldr	r3, [r3, #4]
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d157      	bne.n	8006adc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006a2c:	2301      	movs	r3, #1
 8006a2e:	e236      	b.n	8006e9e <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	685b      	ldr	r3, [r3, #4]
 8006a34:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006a38:	d106      	bne.n	8006a48 <HAL_RCC_OscConfig+0x74>
 8006a3a:	4b91      	ldr	r3, [pc, #580]	; (8006c80 <HAL_RCC_OscConfig+0x2ac>)
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	4a90      	ldr	r2, [pc, #576]	; (8006c80 <HAL_RCC_OscConfig+0x2ac>)
 8006a40:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006a44:	6013      	str	r3, [r2, #0]
 8006a46:	e01d      	b.n	8006a84 <HAL_RCC_OscConfig+0xb0>
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	685b      	ldr	r3, [r3, #4]
 8006a4c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006a50:	d10c      	bne.n	8006a6c <HAL_RCC_OscConfig+0x98>
 8006a52:	4b8b      	ldr	r3, [pc, #556]	; (8006c80 <HAL_RCC_OscConfig+0x2ac>)
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	4a8a      	ldr	r2, [pc, #552]	; (8006c80 <HAL_RCC_OscConfig+0x2ac>)
 8006a58:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006a5c:	6013      	str	r3, [r2, #0]
 8006a5e:	4b88      	ldr	r3, [pc, #544]	; (8006c80 <HAL_RCC_OscConfig+0x2ac>)
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	4a87      	ldr	r2, [pc, #540]	; (8006c80 <HAL_RCC_OscConfig+0x2ac>)
 8006a64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006a68:	6013      	str	r3, [r2, #0]
 8006a6a:	e00b      	b.n	8006a84 <HAL_RCC_OscConfig+0xb0>
 8006a6c:	4b84      	ldr	r3, [pc, #528]	; (8006c80 <HAL_RCC_OscConfig+0x2ac>)
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	4a83      	ldr	r2, [pc, #524]	; (8006c80 <HAL_RCC_OscConfig+0x2ac>)
 8006a72:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006a76:	6013      	str	r3, [r2, #0]
 8006a78:	4b81      	ldr	r3, [pc, #516]	; (8006c80 <HAL_RCC_OscConfig+0x2ac>)
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	4a80      	ldr	r2, [pc, #512]	; (8006c80 <HAL_RCC_OscConfig+0x2ac>)
 8006a7e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006a82:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	685b      	ldr	r3, [r3, #4]
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d013      	beq.n	8006ab4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a8c:	f7fd fb6e 	bl	800416c <HAL_GetTick>
 8006a90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006a92:	e008      	b.n	8006aa6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006a94:	f7fd fb6a 	bl	800416c <HAL_GetTick>
 8006a98:	4602      	mov	r2, r0
 8006a9a:	693b      	ldr	r3, [r7, #16]
 8006a9c:	1ad3      	subs	r3, r2, r3
 8006a9e:	2b64      	cmp	r3, #100	; 0x64
 8006aa0:	d901      	bls.n	8006aa6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006aa2:	2303      	movs	r3, #3
 8006aa4:	e1fb      	b.n	8006e9e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006aa6:	4b76      	ldr	r3, [pc, #472]	; (8006c80 <HAL_RCC_OscConfig+0x2ac>)
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d0f0      	beq.n	8006a94 <HAL_RCC_OscConfig+0xc0>
 8006ab2:	e014      	b.n	8006ade <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ab4:	f7fd fb5a 	bl	800416c <HAL_GetTick>
 8006ab8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006aba:	e008      	b.n	8006ace <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006abc:	f7fd fb56 	bl	800416c <HAL_GetTick>
 8006ac0:	4602      	mov	r2, r0
 8006ac2:	693b      	ldr	r3, [r7, #16]
 8006ac4:	1ad3      	subs	r3, r2, r3
 8006ac6:	2b64      	cmp	r3, #100	; 0x64
 8006ac8:	d901      	bls.n	8006ace <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006aca:	2303      	movs	r3, #3
 8006acc:	e1e7      	b.n	8006e9e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006ace:	4b6c      	ldr	r3, [pc, #432]	; (8006c80 <HAL_RCC_OscConfig+0x2ac>)
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d1f0      	bne.n	8006abc <HAL_RCC_OscConfig+0xe8>
 8006ada:	e000      	b.n	8006ade <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006adc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	f003 0302 	and.w	r3, r3, #2
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d063      	beq.n	8006bb2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006aea:	4b65      	ldr	r3, [pc, #404]	; (8006c80 <HAL_RCC_OscConfig+0x2ac>)
 8006aec:	689b      	ldr	r3, [r3, #8]
 8006aee:	f003 030c 	and.w	r3, r3, #12
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d00b      	beq.n	8006b0e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006af6:	4b62      	ldr	r3, [pc, #392]	; (8006c80 <HAL_RCC_OscConfig+0x2ac>)
 8006af8:	689b      	ldr	r3, [r3, #8]
 8006afa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006afe:	2b08      	cmp	r3, #8
 8006b00:	d11c      	bne.n	8006b3c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006b02:	4b5f      	ldr	r3, [pc, #380]	; (8006c80 <HAL_RCC_OscConfig+0x2ac>)
 8006b04:	685b      	ldr	r3, [r3, #4]
 8006b06:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d116      	bne.n	8006b3c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006b0e:	4b5c      	ldr	r3, [pc, #368]	; (8006c80 <HAL_RCC_OscConfig+0x2ac>)
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	f003 0302 	and.w	r3, r3, #2
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d005      	beq.n	8006b26 <HAL_RCC_OscConfig+0x152>
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	68db      	ldr	r3, [r3, #12]
 8006b1e:	2b01      	cmp	r3, #1
 8006b20:	d001      	beq.n	8006b26 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006b22:	2301      	movs	r3, #1
 8006b24:	e1bb      	b.n	8006e9e <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006b26:	4b56      	ldr	r3, [pc, #344]	; (8006c80 <HAL_RCC_OscConfig+0x2ac>)
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	691b      	ldr	r3, [r3, #16]
 8006b32:	00db      	lsls	r3, r3, #3
 8006b34:	4952      	ldr	r1, [pc, #328]	; (8006c80 <HAL_RCC_OscConfig+0x2ac>)
 8006b36:	4313      	orrs	r3, r2
 8006b38:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006b3a:	e03a      	b.n	8006bb2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	68db      	ldr	r3, [r3, #12]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d020      	beq.n	8006b86 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006b44:	4b4f      	ldr	r3, [pc, #316]	; (8006c84 <HAL_RCC_OscConfig+0x2b0>)
 8006b46:	2201      	movs	r2, #1
 8006b48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b4a:	f7fd fb0f 	bl	800416c <HAL_GetTick>
 8006b4e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006b50:	e008      	b.n	8006b64 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006b52:	f7fd fb0b 	bl	800416c <HAL_GetTick>
 8006b56:	4602      	mov	r2, r0
 8006b58:	693b      	ldr	r3, [r7, #16]
 8006b5a:	1ad3      	subs	r3, r2, r3
 8006b5c:	2b02      	cmp	r3, #2
 8006b5e:	d901      	bls.n	8006b64 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006b60:	2303      	movs	r3, #3
 8006b62:	e19c      	b.n	8006e9e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006b64:	4b46      	ldr	r3, [pc, #280]	; (8006c80 <HAL_RCC_OscConfig+0x2ac>)
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	f003 0302 	and.w	r3, r3, #2
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d0f0      	beq.n	8006b52 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006b70:	4b43      	ldr	r3, [pc, #268]	; (8006c80 <HAL_RCC_OscConfig+0x2ac>)
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	691b      	ldr	r3, [r3, #16]
 8006b7c:	00db      	lsls	r3, r3, #3
 8006b7e:	4940      	ldr	r1, [pc, #256]	; (8006c80 <HAL_RCC_OscConfig+0x2ac>)
 8006b80:	4313      	orrs	r3, r2
 8006b82:	600b      	str	r3, [r1, #0]
 8006b84:	e015      	b.n	8006bb2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006b86:	4b3f      	ldr	r3, [pc, #252]	; (8006c84 <HAL_RCC_OscConfig+0x2b0>)
 8006b88:	2200      	movs	r2, #0
 8006b8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b8c:	f7fd faee 	bl	800416c <HAL_GetTick>
 8006b90:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006b92:	e008      	b.n	8006ba6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006b94:	f7fd faea 	bl	800416c <HAL_GetTick>
 8006b98:	4602      	mov	r2, r0
 8006b9a:	693b      	ldr	r3, [r7, #16]
 8006b9c:	1ad3      	subs	r3, r2, r3
 8006b9e:	2b02      	cmp	r3, #2
 8006ba0:	d901      	bls.n	8006ba6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006ba2:	2303      	movs	r3, #3
 8006ba4:	e17b      	b.n	8006e9e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006ba6:	4b36      	ldr	r3, [pc, #216]	; (8006c80 <HAL_RCC_OscConfig+0x2ac>)
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f003 0302 	and.w	r3, r3, #2
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d1f0      	bne.n	8006b94 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	f003 0308 	and.w	r3, r3, #8
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d030      	beq.n	8006c20 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	695b      	ldr	r3, [r3, #20]
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d016      	beq.n	8006bf4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006bc6:	4b30      	ldr	r3, [pc, #192]	; (8006c88 <HAL_RCC_OscConfig+0x2b4>)
 8006bc8:	2201      	movs	r2, #1
 8006bca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006bcc:	f7fd face 	bl	800416c <HAL_GetTick>
 8006bd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006bd2:	e008      	b.n	8006be6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006bd4:	f7fd faca 	bl	800416c <HAL_GetTick>
 8006bd8:	4602      	mov	r2, r0
 8006bda:	693b      	ldr	r3, [r7, #16]
 8006bdc:	1ad3      	subs	r3, r2, r3
 8006bde:	2b02      	cmp	r3, #2
 8006be0:	d901      	bls.n	8006be6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006be2:	2303      	movs	r3, #3
 8006be4:	e15b      	b.n	8006e9e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006be6:	4b26      	ldr	r3, [pc, #152]	; (8006c80 <HAL_RCC_OscConfig+0x2ac>)
 8006be8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006bea:	f003 0302 	and.w	r3, r3, #2
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d0f0      	beq.n	8006bd4 <HAL_RCC_OscConfig+0x200>
 8006bf2:	e015      	b.n	8006c20 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006bf4:	4b24      	ldr	r3, [pc, #144]	; (8006c88 <HAL_RCC_OscConfig+0x2b4>)
 8006bf6:	2200      	movs	r2, #0
 8006bf8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006bfa:	f7fd fab7 	bl	800416c <HAL_GetTick>
 8006bfe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006c00:	e008      	b.n	8006c14 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006c02:	f7fd fab3 	bl	800416c <HAL_GetTick>
 8006c06:	4602      	mov	r2, r0
 8006c08:	693b      	ldr	r3, [r7, #16]
 8006c0a:	1ad3      	subs	r3, r2, r3
 8006c0c:	2b02      	cmp	r3, #2
 8006c0e:	d901      	bls.n	8006c14 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006c10:	2303      	movs	r3, #3
 8006c12:	e144      	b.n	8006e9e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006c14:	4b1a      	ldr	r3, [pc, #104]	; (8006c80 <HAL_RCC_OscConfig+0x2ac>)
 8006c16:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006c18:	f003 0302 	and.w	r3, r3, #2
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d1f0      	bne.n	8006c02 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	f003 0304 	and.w	r3, r3, #4
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	f000 80a0 	beq.w	8006d6e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006c2e:	2300      	movs	r3, #0
 8006c30:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006c32:	4b13      	ldr	r3, [pc, #76]	; (8006c80 <HAL_RCC_OscConfig+0x2ac>)
 8006c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d10f      	bne.n	8006c5e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006c3e:	2300      	movs	r3, #0
 8006c40:	60bb      	str	r3, [r7, #8]
 8006c42:	4b0f      	ldr	r3, [pc, #60]	; (8006c80 <HAL_RCC_OscConfig+0x2ac>)
 8006c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c46:	4a0e      	ldr	r2, [pc, #56]	; (8006c80 <HAL_RCC_OscConfig+0x2ac>)
 8006c48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006c4c:	6413      	str	r3, [r2, #64]	; 0x40
 8006c4e:	4b0c      	ldr	r3, [pc, #48]	; (8006c80 <HAL_RCC_OscConfig+0x2ac>)
 8006c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006c56:	60bb      	str	r3, [r7, #8]
 8006c58:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006c5a:	2301      	movs	r3, #1
 8006c5c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006c5e:	4b0b      	ldr	r3, [pc, #44]	; (8006c8c <HAL_RCC_OscConfig+0x2b8>)
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d121      	bne.n	8006cae <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006c6a:	4b08      	ldr	r3, [pc, #32]	; (8006c8c <HAL_RCC_OscConfig+0x2b8>)
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	4a07      	ldr	r2, [pc, #28]	; (8006c8c <HAL_RCC_OscConfig+0x2b8>)
 8006c70:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006c74:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006c76:	f7fd fa79 	bl	800416c <HAL_GetTick>
 8006c7a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006c7c:	e011      	b.n	8006ca2 <HAL_RCC_OscConfig+0x2ce>
 8006c7e:	bf00      	nop
 8006c80:	40023800 	.word	0x40023800
 8006c84:	42470000 	.word	0x42470000
 8006c88:	42470e80 	.word	0x42470e80
 8006c8c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006c90:	f7fd fa6c 	bl	800416c <HAL_GetTick>
 8006c94:	4602      	mov	r2, r0
 8006c96:	693b      	ldr	r3, [r7, #16]
 8006c98:	1ad3      	subs	r3, r2, r3
 8006c9a:	2b02      	cmp	r3, #2
 8006c9c:	d901      	bls.n	8006ca2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8006c9e:	2303      	movs	r3, #3
 8006ca0:	e0fd      	b.n	8006e9e <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006ca2:	4b81      	ldr	r3, [pc, #516]	; (8006ea8 <HAL_RCC_OscConfig+0x4d4>)
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d0f0      	beq.n	8006c90 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	689b      	ldr	r3, [r3, #8]
 8006cb2:	2b01      	cmp	r3, #1
 8006cb4:	d106      	bne.n	8006cc4 <HAL_RCC_OscConfig+0x2f0>
 8006cb6:	4b7d      	ldr	r3, [pc, #500]	; (8006eac <HAL_RCC_OscConfig+0x4d8>)
 8006cb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006cba:	4a7c      	ldr	r2, [pc, #496]	; (8006eac <HAL_RCC_OscConfig+0x4d8>)
 8006cbc:	f043 0301 	orr.w	r3, r3, #1
 8006cc0:	6713      	str	r3, [r2, #112]	; 0x70
 8006cc2:	e01c      	b.n	8006cfe <HAL_RCC_OscConfig+0x32a>
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	689b      	ldr	r3, [r3, #8]
 8006cc8:	2b05      	cmp	r3, #5
 8006cca:	d10c      	bne.n	8006ce6 <HAL_RCC_OscConfig+0x312>
 8006ccc:	4b77      	ldr	r3, [pc, #476]	; (8006eac <HAL_RCC_OscConfig+0x4d8>)
 8006cce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006cd0:	4a76      	ldr	r2, [pc, #472]	; (8006eac <HAL_RCC_OscConfig+0x4d8>)
 8006cd2:	f043 0304 	orr.w	r3, r3, #4
 8006cd6:	6713      	str	r3, [r2, #112]	; 0x70
 8006cd8:	4b74      	ldr	r3, [pc, #464]	; (8006eac <HAL_RCC_OscConfig+0x4d8>)
 8006cda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006cdc:	4a73      	ldr	r2, [pc, #460]	; (8006eac <HAL_RCC_OscConfig+0x4d8>)
 8006cde:	f043 0301 	orr.w	r3, r3, #1
 8006ce2:	6713      	str	r3, [r2, #112]	; 0x70
 8006ce4:	e00b      	b.n	8006cfe <HAL_RCC_OscConfig+0x32a>
 8006ce6:	4b71      	ldr	r3, [pc, #452]	; (8006eac <HAL_RCC_OscConfig+0x4d8>)
 8006ce8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006cea:	4a70      	ldr	r2, [pc, #448]	; (8006eac <HAL_RCC_OscConfig+0x4d8>)
 8006cec:	f023 0301 	bic.w	r3, r3, #1
 8006cf0:	6713      	str	r3, [r2, #112]	; 0x70
 8006cf2:	4b6e      	ldr	r3, [pc, #440]	; (8006eac <HAL_RCC_OscConfig+0x4d8>)
 8006cf4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006cf6:	4a6d      	ldr	r2, [pc, #436]	; (8006eac <HAL_RCC_OscConfig+0x4d8>)
 8006cf8:	f023 0304 	bic.w	r3, r3, #4
 8006cfc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	689b      	ldr	r3, [r3, #8]
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d015      	beq.n	8006d32 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d06:	f7fd fa31 	bl	800416c <HAL_GetTick>
 8006d0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006d0c:	e00a      	b.n	8006d24 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006d0e:	f7fd fa2d 	bl	800416c <HAL_GetTick>
 8006d12:	4602      	mov	r2, r0
 8006d14:	693b      	ldr	r3, [r7, #16]
 8006d16:	1ad3      	subs	r3, r2, r3
 8006d18:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d1c:	4293      	cmp	r3, r2
 8006d1e:	d901      	bls.n	8006d24 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8006d20:	2303      	movs	r3, #3
 8006d22:	e0bc      	b.n	8006e9e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006d24:	4b61      	ldr	r3, [pc, #388]	; (8006eac <HAL_RCC_OscConfig+0x4d8>)
 8006d26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d28:	f003 0302 	and.w	r3, r3, #2
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d0ee      	beq.n	8006d0e <HAL_RCC_OscConfig+0x33a>
 8006d30:	e014      	b.n	8006d5c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006d32:	f7fd fa1b 	bl	800416c <HAL_GetTick>
 8006d36:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006d38:	e00a      	b.n	8006d50 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006d3a:	f7fd fa17 	bl	800416c <HAL_GetTick>
 8006d3e:	4602      	mov	r2, r0
 8006d40:	693b      	ldr	r3, [r7, #16]
 8006d42:	1ad3      	subs	r3, r2, r3
 8006d44:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d48:	4293      	cmp	r3, r2
 8006d4a:	d901      	bls.n	8006d50 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8006d4c:	2303      	movs	r3, #3
 8006d4e:	e0a6      	b.n	8006e9e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006d50:	4b56      	ldr	r3, [pc, #344]	; (8006eac <HAL_RCC_OscConfig+0x4d8>)
 8006d52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d54:	f003 0302 	and.w	r3, r3, #2
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d1ee      	bne.n	8006d3a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006d5c:	7dfb      	ldrb	r3, [r7, #23]
 8006d5e:	2b01      	cmp	r3, #1
 8006d60:	d105      	bne.n	8006d6e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006d62:	4b52      	ldr	r3, [pc, #328]	; (8006eac <HAL_RCC_OscConfig+0x4d8>)
 8006d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d66:	4a51      	ldr	r2, [pc, #324]	; (8006eac <HAL_RCC_OscConfig+0x4d8>)
 8006d68:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006d6c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	699b      	ldr	r3, [r3, #24]
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	f000 8092 	beq.w	8006e9c <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006d78:	4b4c      	ldr	r3, [pc, #304]	; (8006eac <HAL_RCC_OscConfig+0x4d8>)
 8006d7a:	689b      	ldr	r3, [r3, #8]
 8006d7c:	f003 030c 	and.w	r3, r3, #12
 8006d80:	2b08      	cmp	r3, #8
 8006d82:	d05c      	beq.n	8006e3e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	699b      	ldr	r3, [r3, #24]
 8006d88:	2b02      	cmp	r3, #2
 8006d8a:	d141      	bne.n	8006e10 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006d8c:	4b48      	ldr	r3, [pc, #288]	; (8006eb0 <HAL_RCC_OscConfig+0x4dc>)
 8006d8e:	2200      	movs	r2, #0
 8006d90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d92:	f7fd f9eb 	bl	800416c <HAL_GetTick>
 8006d96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006d98:	e008      	b.n	8006dac <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006d9a:	f7fd f9e7 	bl	800416c <HAL_GetTick>
 8006d9e:	4602      	mov	r2, r0
 8006da0:	693b      	ldr	r3, [r7, #16]
 8006da2:	1ad3      	subs	r3, r2, r3
 8006da4:	2b02      	cmp	r3, #2
 8006da6:	d901      	bls.n	8006dac <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8006da8:	2303      	movs	r3, #3
 8006daa:	e078      	b.n	8006e9e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006dac:	4b3f      	ldr	r3, [pc, #252]	; (8006eac <HAL_RCC_OscConfig+0x4d8>)
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d1f0      	bne.n	8006d9a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	69da      	ldr	r2, [r3, #28]
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	6a1b      	ldr	r3, [r3, #32]
 8006dc0:	431a      	orrs	r2, r3
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dc6:	019b      	lsls	r3, r3, #6
 8006dc8:	431a      	orrs	r2, r3
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006dce:	085b      	lsrs	r3, r3, #1
 8006dd0:	3b01      	subs	r3, #1
 8006dd2:	041b      	lsls	r3, r3, #16
 8006dd4:	431a      	orrs	r2, r3
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006dda:	061b      	lsls	r3, r3, #24
 8006ddc:	4933      	ldr	r1, [pc, #204]	; (8006eac <HAL_RCC_OscConfig+0x4d8>)
 8006dde:	4313      	orrs	r3, r2
 8006de0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006de2:	4b33      	ldr	r3, [pc, #204]	; (8006eb0 <HAL_RCC_OscConfig+0x4dc>)
 8006de4:	2201      	movs	r2, #1
 8006de6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006de8:	f7fd f9c0 	bl	800416c <HAL_GetTick>
 8006dec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006dee:	e008      	b.n	8006e02 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006df0:	f7fd f9bc 	bl	800416c <HAL_GetTick>
 8006df4:	4602      	mov	r2, r0
 8006df6:	693b      	ldr	r3, [r7, #16]
 8006df8:	1ad3      	subs	r3, r2, r3
 8006dfa:	2b02      	cmp	r3, #2
 8006dfc:	d901      	bls.n	8006e02 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8006dfe:	2303      	movs	r3, #3
 8006e00:	e04d      	b.n	8006e9e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006e02:	4b2a      	ldr	r3, [pc, #168]	; (8006eac <HAL_RCC_OscConfig+0x4d8>)
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d0f0      	beq.n	8006df0 <HAL_RCC_OscConfig+0x41c>
 8006e0e:	e045      	b.n	8006e9c <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006e10:	4b27      	ldr	r3, [pc, #156]	; (8006eb0 <HAL_RCC_OscConfig+0x4dc>)
 8006e12:	2200      	movs	r2, #0
 8006e14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e16:	f7fd f9a9 	bl	800416c <HAL_GetTick>
 8006e1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006e1c:	e008      	b.n	8006e30 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006e1e:	f7fd f9a5 	bl	800416c <HAL_GetTick>
 8006e22:	4602      	mov	r2, r0
 8006e24:	693b      	ldr	r3, [r7, #16]
 8006e26:	1ad3      	subs	r3, r2, r3
 8006e28:	2b02      	cmp	r3, #2
 8006e2a:	d901      	bls.n	8006e30 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8006e2c:	2303      	movs	r3, #3
 8006e2e:	e036      	b.n	8006e9e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006e30:	4b1e      	ldr	r3, [pc, #120]	; (8006eac <HAL_RCC_OscConfig+0x4d8>)
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d1f0      	bne.n	8006e1e <HAL_RCC_OscConfig+0x44a>
 8006e3c:	e02e      	b.n	8006e9c <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	699b      	ldr	r3, [r3, #24]
 8006e42:	2b01      	cmp	r3, #1
 8006e44:	d101      	bne.n	8006e4a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8006e46:	2301      	movs	r3, #1
 8006e48:	e029      	b.n	8006e9e <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006e4a:	4b18      	ldr	r3, [pc, #96]	; (8006eac <HAL_RCC_OscConfig+0x4d8>)
 8006e4c:	685b      	ldr	r3, [r3, #4]
 8006e4e:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	69db      	ldr	r3, [r3, #28]
 8006e5a:	429a      	cmp	r2, r3
 8006e5c:	d11c      	bne.n	8006e98 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006e68:	429a      	cmp	r2, r3
 8006e6a:	d115      	bne.n	8006e98 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8006e6c:	68fa      	ldr	r2, [r7, #12]
 8006e6e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006e72:	4013      	ands	r3, r2
 8006e74:	687a      	ldr	r2, [r7, #4]
 8006e76:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006e78:	4293      	cmp	r3, r2
 8006e7a:	d10d      	bne.n	8006e98 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8006e86:	429a      	cmp	r2, r3
 8006e88:	d106      	bne.n	8006e98 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006e94:	429a      	cmp	r2, r3
 8006e96:	d001      	beq.n	8006e9c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8006e98:	2301      	movs	r3, #1
 8006e9a:	e000      	b.n	8006e9e <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8006e9c:	2300      	movs	r3, #0
}
 8006e9e:	4618      	mov	r0, r3
 8006ea0:	3718      	adds	r7, #24
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	bd80      	pop	{r7, pc}
 8006ea6:	bf00      	nop
 8006ea8:	40007000 	.word	0x40007000
 8006eac:	40023800 	.word	0x40023800
 8006eb0:	42470060 	.word	0x42470060

08006eb4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006eb4:	b580      	push	{r7, lr}
 8006eb6:	b084      	sub	sp, #16
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	6078      	str	r0, [r7, #4]
 8006ebc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d101      	bne.n	8006ec8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006ec4:	2301      	movs	r3, #1
 8006ec6:	e0cc      	b.n	8007062 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006ec8:	4b68      	ldr	r3, [pc, #416]	; (800706c <HAL_RCC_ClockConfig+0x1b8>)
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	f003 030f 	and.w	r3, r3, #15
 8006ed0:	683a      	ldr	r2, [r7, #0]
 8006ed2:	429a      	cmp	r2, r3
 8006ed4:	d90c      	bls.n	8006ef0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006ed6:	4b65      	ldr	r3, [pc, #404]	; (800706c <HAL_RCC_ClockConfig+0x1b8>)
 8006ed8:	683a      	ldr	r2, [r7, #0]
 8006eda:	b2d2      	uxtb	r2, r2
 8006edc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006ede:	4b63      	ldr	r3, [pc, #396]	; (800706c <HAL_RCC_ClockConfig+0x1b8>)
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	f003 030f 	and.w	r3, r3, #15
 8006ee6:	683a      	ldr	r2, [r7, #0]
 8006ee8:	429a      	cmp	r2, r3
 8006eea:	d001      	beq.n	8006ef0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006eec:	2301      	movs	r3, #1
 8006eee:	e0b8      	b.n	8007062 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	f003 0302 	and.w	r3, r3, #2
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d020      	beq.n	8006f3e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	f003 0304 	and.w	r3, r3, #4
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d005      	beq.n	8006f14 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006f08:	4b59      	ldr	r3, [pc, #356]	; (8007070 <HAL_RCC_ClockConfig+0x1bc>)
 8006f0a:	689b      	ldr	r3, [r3, #8]
 8006f0c:	4a58      	ldr	r2, [pc, #352]	; (8007070 <HAL_RCC_ClockConfig+0x1bc>)
 8006f0e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006f12:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	f003 0308 	and.w	r3, r3, #8
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d005      	beq.n	8006f2c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006f20:	4b53      	ldr	r3, [pc, #332]	; (8007070 <HAL_RCC_ClockConfig+0x1bc>)
 8006f22:	689b      	ldr	r3, [r3, #8]
 8006f24:	4a52      	ldr	r2, [pc, #328]	; (8007070 <HAL_RCC_ClockConfig+0x1bc>)
 8006f26:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006f2a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006f2c:	4b50      	ldr	r3, [pc, #320]	; (8007070 <HAL_RCC_ClockConfig+0x1bc>)
 8006f2e:	689b      	ldr	r3, [r3, #8]
 8006f30:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	689b      	ldr	r3, [r3, #8]
 8006f38:	494d      	ldr	r1, [pc, #308]	; (8007070 <HAL_RCC_ClockConfig+0x1bc>)
 8006f3a:	4313      	orrs	r3, r2
 8006f3c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	f003 0301 	and.w	r3, r3, #1
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d044      	beq.n	8006fd4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	685b      	ldr	r3, [r3, #4]
 8006f4e:	2b01      	cmp	r3, #1
 8006f50:	d107      	bne.n	8006f62 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006f52:	4b47      	ldr	r3, [pc, #284]	; (8007070 <HAL_RCC_ClockConfig+0x1bc>)
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d119      	bne.n	8006f92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006f5e:	2301      	movs	r3, #1
 8006f60:	e07f      	b.n	8007062 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	685b      	ldr	r3, [r3, #4]
 8006f66:	2b02      	cmp	r3, #2
 8006f68:	d003      	beq.n	8006f72 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006f6e:	2b03      	cmp	r3, #3
 8006f70:	d107      	bne.n	8006f82 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006f72:	4b3f      	ldr	r3, [pc, #252]	; (8007070 <HAL_RCC_ClockConfig+0x1bc>)
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d109      	bne.n	8006f92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006f7e:	2301      	movs	r3, #1
 8006f80:	e06f      	b.n	8007062 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006f82:	4b3b      	ldr	r3, [pc, #236]	; (8007070 <HAL_RCC_ClockConfig+0x1bc>)
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	f003 0302 	and.w	r3, r3, #2
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d101      	bne.n	8006f92 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006f8e:	2301      	movs	r3, #1
 8006f90:	e067      	b.n	8007062 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006f92:	4b37      	ldr	r3, [pc, #220]	; (8007070 <HAL_RCC_ClockConfig+0x1bc>)
 8006f94:	689b      	ldr	r3, [r3, #8]
 8006f96:	f023 0203 	bic.w	r2, r3, #3
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	685b      	ldr	r3, [r3, #4]
 8006f9e:	4934      	ldr	r1, [pc, #208]	; (8007070 <HAL_RCC_ClockConfig+0x1bc>)
 8006fa0:	4313      	orrs	r3, r2
 8006fa2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006fa4:	f7fd f8e2 	bl	800416c <HAL_GetTick>
 8006fa8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006faa:	e00a      	b.n	8006fc2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006fac:	f7fd f8de 	bl	800416c <HAL_GetTick>
 8006fb0:	4602      	mov	r2, r0
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	1ad3      	subs	r3, r2, r3
 8006fb6:	f241 3288 	movw	r2, #5000	; 0x1388
 8006fba:	4293      	cmp	r3, r2
 8006fbc:	d901      	bls.n	8006fc2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006fbe:	2303      	movs	r3, #3
 8006fc0:	e04f      	b.n	8007062 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006fc2:	4b2b      	ldr	r3, [pc, #172]	; (8007070 <HAL_RCC_ClockConfig+0x1bc>)
 8006fc4:	689b      	ldr	r3, [r3, #8]
 8006fc6:	f003 020c 	and.w	r2, r3, #12
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	685b      	ldr	r3, [r3, #4]
 8006fce:	009b      	lsls	r3, r3, #2
 8006fd0:	429a      	cmp	r2, r3
 8006fd2:	d1eb      	bne.n	8006fac <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006fd4:	4b25      	ldr	r3, [pc, #148]	; (800706c <HAL_RCC_ClockConfig+0x1b8>)
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	f003 030f 	and.w	r3, r3, #15
 8006fdc:	683a      	ldr	r2, [r7, #0]
 8006fde:	429a      	cmp	r2, r3
 8006fe0:	d20c      	bcs.n	8006ffc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006fe2:	4b22      	ldr	r3, [pc, #136]	; (800706c <HAL_RCC_ClockConfig+0x1b8>)
 8006fe4:	683a      	ldr	r2, [r7, #0]
 8006fe6:	b2d2      	uxtb	r2, r2
 8006fe8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006fea:	4b20      	ldr	r3, [pc, #128]	; (800706c <HAL_RCC_ClockConfig+0x1b8>)
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	f003 030f 	and.w	r3, r3, #15
 8006ff2:	683a      	ldr	r2, [r7, #0]
 8006ff4:	429a      	cmp	r2, r3
 8006ff6:	d001      	beq.n	8006ffc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006ff8:	2301      	movs	r3, #1
 8006ffa:	e032      	b.n	8007062 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	f003 0304 	and.w	r3, r3, #4
 8007004:	2b00      	cmp	r3, #0
 8007006:	d008      	beq.n	800701a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007008:	4b19      	ldr	r3, [pc, #100]	; (8007070 <HAL_RCC_ClockConfig+0x1bc>)
 800700a:	689b      	ldr	r3, [r3, #8]
 800700c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	68db      	ldr	r3, [r3, #12]
 8007014:	4916      	ldr	r1, [pc, #88]	; (8007070 <HAL_RCC_ClockConfig+0x1bc>)
 8007016:	4313      	orrs	r3, r2
 8007018:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	f003 0308 	and.w	r3, r3, #8
 8007022:	2b00      	cmp	r3, #0
 8007024:	d009      	beq.n	800703a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007026:	4b12      	ldr	r3, [pc, #72]	; (8007070 <HAL_RCC_ClockConfig+0x1bc>)
 8007028:	689b      	ldr	r3, [r3, #8]
 800702a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	691b      	ldr	r3, [r3, #16]
 8007032:	00db      	lsls	r3, r3, #3
 8007034:	490e      	ldr	r1, [pc, #56]	; (8007070 <HAL_RCC_ClockConfig+0x1bc>)
 8007036:	4313      	orrs	r3, r2
 8007038:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800703a:	f000 f821 	bl	8007080 <HAL_RCC_GetSysClockFreq>
 800703e:	4601      	mov	r1, r0
 8007040:	4b0b      	ldr	r3, [pc, #44]	; (8007070 <HAL_RCC_ClockConfig+0x1bc>)
 8007042:	689b      	ldr	r3, [r3, #8]
 8007044:	091b      	lsrs	r3, r3, #4
 8007046:	f003 030f 	and.w	r3, r3, #15
 800704a:	4a0a      	ldr	r2, [pc, #40]	; (8007074 <HAL_RCC_ClockConfig+0x1c0>)
 800704c:	5cd3      	ldrb	r3, [r2, r3]
 800704e:	fa21 f303 	lsr.w	r3, r1, r3
 8007052:	4a09      	ldr	r2, [pc, #36]	; (8007078 <HAL_RCC_ClockConfig+0x1c4>)
 8007054:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007056:	4b09      	ldr	r3, [pc, #36]	; (800707c <HAL_RCC_ClockConfig+0x1c8>)
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	4618      	mov	r0, r3
 800705c:	f7fd f842 	bl	80040e4 <HAL_InitTick>

  return HAL_OK;
 8007060:	2300      	movs	r3, #0
}
 8007062:	4618      	mov	r0, r3
 8007064:	3710      	adds	r7, #16
 8007066:	46bd      	mov	sp, r7
 8007068:	bd80      	pop	{r7, pc}
 800706a:	bf00      	nop
 800706c:	40023c00 	.word	0x40023c00
 8007070:	40023800 	.word	0x40023800
 8007074:	08010034 	.word	0x08010034
 8007078:	20000120 	.word	0x20000120
 800707c:	20000128 	.word	0x20000128

08007080 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007080:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007082:	b085      	sub	sp, #20
 8007084:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007086:	2300      	movs	r3, #0
 8007088:	607b      	str	r3, [r7, #4]
 800708a:	2300      	movs	r3, #0
 800708c:	60fb      	str	r3, [r7, #12]
 800708e:	2300      	movs	r3, #0
 8007090:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8007092:	2300      	movs	r3, #0
 8007094:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007096:	4b50      	ldr	r3, [pc, #320]	; (80071d8 <HAL_RCC_GetSysClockFreq+0x158>)
 8007098:	689b      	ldr	r3, [r3, #8]
 800709a:	f003 030c 	and.w	r3, r3, #12
 800709e:	2b04      	cmp	r3, #4
 80070a0:	d007      	beq.n	80070b2 <HAL_RCC_GetSysClockFreq+0x32>
 80070a2:	2b08      	cmp	r3, #8
 80070a4:	d008      	beq.n	80070b8 <HAL_RCC_GetSysClockFreq+0x38>
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	f040 808d 	bne.w	80071c6 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80070ac:	4b4b      	ldr	r3, [pc, #300]	; (80071dc <HAL_RCC_GetSysClockFreq+0x15c>)
 80070ae:	60bb      	str	r3, [r7, #8]
       break;
 80070b0:	e08c      	b.n	80071cc <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80070b2:	4b4b      	ldr	r3, [pc, #300]	; (80071e0 <HAL_RCC_GetSysClockFreq+0x160>)
 80070b4:	60bb      	str	r3, [r7, #8]
      break;
 80070b6:	e089      	b.n	80071cc <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80070b8:	4b47      	ldr	r3, [pc, #284]	; (80071d8 <HAL_RCC_GetSysClockFreq+0x158>)
 80070ba:	685b      	ldr	r3, [r3, #4]
 80070bc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80070c0:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80070c2:	4b45      	ldr	r3, [pc, #276]	; (80071d8 <HAL_RCC_GetSysClockFreq+0x158>)
 80070c4:	685b      	ldr	r3, [r3, #4]
 80070c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d023      	beq.n	8007116 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80070ce:	4b42      	ldr	r3, [pc, #264]	; (80071d8 <HAL_RCC_GetSysClockFreq+0x158>)
 80070d0:	685b      	ldr	r3, [r3, #4]
 80070d2:	099b      	lsrs	r3, r3, #6
 80070d4:	f04f 0400 	mov.w	r4, #0
 80070d8:	f240 11ff 	movw	r1, #511	; 0x1ff
 80070dc:	f04f 0200 	mov.w	r2, #0
 80070e0:	ea03 0501 	and.w	r5, r3, r1
 80070e4:	ea04 0602 	and.w	r6, r4, r2
 80070e8:	4a3d      	ldr	r2, [pc, #244]	; (80071e0 <HAL_RCC_GetSysClockFreq+0x160>)
 80070ea:	fb02 f106 	mul.w	r1, r2, r6
 80070ee:	2200      	movs	r2, #0
 80070f0:	fb02 f205 	mul.w	r2, r2, r5
 80070f4:	440a      	add	r2, r1
 80070f6:	493a      	ldr	r1, [pc, #232]	; (80071e0 <HAL_RCC_GetSysClockFreq+0x160>)
 80070f8:	fba5 0101 	umull	r0, r1, r5, r1
 80070fc:	1853      	adds	r3, r2, r1
 80070fe:	4619      	mov	r1, r3
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	f04f 0400 	mov.w	r4, #0
 8007106:	461a      	mov	r2, r3
 8007108:	4623      	mov	r3, r4
 800710a:	f7f9 fdbd 	bl	8000c88 <__aeabi_uldivmod>
 800710e:	4603      	mov	r3, r0
 8007110:	460c      	mov	r4, r1
 8007112:	60fb      	str	r3, [r7, #12]
 8007114:	e049      	b.n	80071aa <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007116:	4b30      	ldr	r3, [pc, #192]	; (80071d8 <HAL_RCC_GetSysClockFreq+0x158>)
 8007118:	685b      	ldr	r3, [r3, #4]
 800711a:	099b      	lsrs	r3, r3, #6
 800711c:	f04f 0400 	mov.w	r4, #0
 8007120:	f240 11ff 	movw	r1, #511	; 0x1ff
 8007124:	f04f 0200 	mov.w	r2, #0
 8007128:	ea03 0501 	and.w	r5, r3, r1
 800712c:	ea04 0602 	and.w	r6, r4, r2
 8007130:	4629      	mov	r1, r5
 8007132:	4632      	mov	r2, r6
 8007134:	f04f 0300 	mov.w	r3, #0
 8007138:	f04f 0400 	mov.w	r4, #0
 800713c:	0154      	lsls	r4, r2, #5
 800713e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8007142:	014b      	lsls	r3, r1, #5
 8007144:	4619      	mov	r1, r3
 8007146:	4622      	mov	r2, r4
 8007148:	1b49      	subs	r1, r1, r5
 800714a:	eb62 0206 	sbc.w	r2, r2, r6
 800714e:	f04f 0300 	mov.w	r3, #0
 8007152:	f04f 0400 	mov.w	r4, #0
 8007156:	0194      	lsls	r4, r2, #6
 8007158:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800715c:	018b      	lsls	r3, r1, #6
 800715e:	1a5b      	subs	r3, r3, r1
 8007160:	eb64 0402 	sbc.w	r4, r4, r2
 8007164:	f04f 0100 	mov.w	r1, #0
 8007168:	f04f 0200 	mov.w	r2, #0
 800716c:	00e2      	lsls	r2, r4, #3
 800716e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8007172:	00d9      	lsls	r1, r3, #3
 8007174:	460b      	mov	r3, r1
 8007176:	4614      	mov	r4, r2
 8007178:	195b      	adds	r3, r3, r5
 800717a:	eb44 0406 	adc.w	r4, r4, r6
 800717e:	f04f 0100 	mov.w	r1, #0
 8007182:	f04f 0200 	mov.w	r2, #0
 8007186:	02a2      	lsls	r2, r4, #10
 8007188:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800718c:	0299      	lsls	r1, r3, #10
 800718e:	460b      	mov	r3, r1
 8007190:	4614      	mov	r4, r2
 8007192:	4618      	mov	r0, r3
 8007194:	4621      	mov	r1, r4
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	f04f 0400 	mov.w	r4, #0
 800719c:	461a      	mov	r2, r3
 800719e:	4623      	mov	r3, r4
 80071a0:	f7f9 fd72 	bl	8000c88 <__aeabi_uldivmod>
 80071a4:	4603      	mov	r3, r0
 80071a6:	460c      	mov	r4, r1
 80071a8:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80071aa:	4b0b      	ldr	r3, [pc, #44]	; (80071d8 <HAL_RCC_GetSysClockFreq+0x158>)
 80071ac:	685b      	ldr	r3, [r3, #4]
 80071ae:	0c1b      	lsrs	r3, r3, #16
 80071b0:	f003 0303 	and.w	r3, r3, #3
 80071b4:	3301      	adds	r3, #1
 80071b6:	005b      	lsls	r3, r3, #1
 80071b8:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80071ba:	68fa      	ldr	r2, [r7, #12]
 80071bc:	683b      	ldr	r3, [r7, #0]
 80071be:	fbb2 f3f3 	udiv	r3, r2, r3
 80071c2:	60bb      	str	r3, [r7, #8]
      break;
 80071c4:	e002      	b.n	80071cc <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80071c6:	4b05      	ldr	r3, [pc, #20]	; (80071dc <HAL_RCC_GetSysClockFreq+0x15c>)
 80071c8:	60bb      	str	r3, [r7, #8]
      break;
 80071ca:	bf00      	nop
    }
  }
  return sysclockfreq;
 80071cc:	68bb      	ldr	r3, [r7, #8]
}
 80071ce:	4618      	mov	r0, r3
 80071d0:	3714      	adds	r7, #20
 80071d2:	46bd      	mov	sp, r7
 80071d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80071d6:	bf00      	nop
 80071d8:	40023800 	.word	0x40023800
 80071dc:	00f42400 	.word	0x00f42400
 80071e0:	017d7840 	.word	0x017d7840

080071e4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80071e4:	b480      	push	{r7}
 80071e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80071e8:	4b03      	ldr	r3, [pc, #12]	; (80071f8 <HAL_RCC_GetHCLKFreq+0x14>)
 80071ea:	681b      	ldr	r3, [r3, #0]
}
 80071ec:	4618      	mov	r0, r3
 80071ee:	46bd      	mov	sp, r7
 80071f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f4:	4770      	bx	lr
 80071f6:	bf00      	nop
 80071f8:	20000120 	.word	0x20000120

080071fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80071fc:	b580      	push	{r7, lr}
 80071fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007200:	f7ff fff0 	bl	80071e4 <HAL_RCC_GetHCLKFreq>
 8007204:	4601      	mov	r1, r0
 8007206:	4b05      	ldr	r3, [pc, #20]	; (800721c <HAL_RCC_GetPCLK1Freq+0x20>)
 8007208:	689b      	ldr	r3, [r3, #8]
 800720a:	0a9b      	lsrs	r3, r3, #10
 800720c:	f003 0307 	and.w	r3, r3, #7
 8007210:	4a03      	ldr	r2, [pc, #12]	; (8007220 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007212:	5cd3      	ldrb	r3, [r2, r3]
 8007214:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007218:	4618      	mov	r0, r3
 800721a:	bd80      	pop	{r7, pc}
 800721c:	40023800 	.word	0x40023800
 8007220:	08010044 	.word	0x08010044

08007224 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8007224:	b580      	push	{r7, lr}
 8007226:	b082      	sub	sp, #8
 8007228:	af00      	add	r7, sp, #0
 800722a:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	2b00      	cmp	r3, #0
 8007230:	d101      	bne.n	8007236 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8007232:	2301      	movs	r3, #1
 8007234:	e022      	b.n	800727c <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800723c:	b2db      	uxtb	r3, r3
 800723e:	2b00      	cmp	r3, #0
 8007240:	d105      	bne.n	800724e <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	2200      	movs	r2, #0
 8007246:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8007248:	6878      	ldr	r0, [r7, #4]
 800724a:	f7fb f9c7 	bl	80025dc <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	2203      	movs	r2, #3
 8007252:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8007256:	6878      	ldr	r0, [r7, #4]
 8007258:	f000 f814 	bl	8007284 <HAL_SD_InitCard>
 800725c:	4603      	mov	r3, r0
 800725e:	2b00      	cmp	r3, #0
 8007260:	d001      	beq.n	8007266 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8007262:	2301      	movs	r3, #1
 8007264:	e00a      	b.n	800727c <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	2200      	movs	r2, #0
 800726a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	2200      	movs	r2, #0
 8007270:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	2201      	movs	r2, #1
 8007276:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800727a:	2300      	movs	r3, #0
}
 800727c:	4618      	mov	r0, r3
 800727e:	3708      	adds	r7, #8
 8007280:	46bd      	mov	sp, r7
 8007282:	bd80      	pop	{r7, pc}

08007284 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8007284:	b5b0      	push	{r4, r5, r7, lr}
 8007286:	b08e      	sub	sp, #56	; 0x38
 8007288:	af04      	add	r7, sp, #16
 800728a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 800728c:	2300      	movs	r3, #0
 800728e:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8007290:	2300      	movs	r3, #0
 8007292:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8007294:	2300      	movs	r3, #0
 8007296:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8007298:	2300      	movs	r3, #0
 800729a:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800729c:	2300      	movs	r3, #0
 800729e:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 80072a0:	2376      	movs	r3, #118	; 0x76
 80072a2:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681d      	ldr	r5, [r3, #0]
 80072a8:	466c      	mov	r4, sp
 80072aa:	f107 0314 	add.w	r3, r7, #20
 80072ae:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80072b2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80072b6:	f107 0308 	add.w	r3, r7, #8
 80072ba:	cb0e      	ldmia	r3, {r1, r2, r3}
 80072bc:	4628      	mov	r0, r5
 80072be:	f002 f803 	bl	80092c8 <SDIO_Init>
 80072c2:	4603      	mov	r3, r0
 80072c4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 80072c8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d001      	beq.n	80072d4 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 80072d0:	2301      	movs	r3, #1
 80072d2:	e031      	b.n	8007338 <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 80072d4:	4b1a      	ldr	r3, [pc, #104]	; (8007340 <HAL_SD_InitCard+0xbc>)
 80072d6:	2200      	movs	r2, #0
 80072d8:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	4618      	mov	r0, r3
 80072e0:	f002 f83b 	bl	800935a <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 80072e4:	4b16      	ldr	r3, [pc, #88]	; (8007340 <HAL_SD_InitCard+0xbc>)
 80072e6:	2201      	movs	r2, #1
 80072e8:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80072ea:	6878      	ldr	r0, [r7, #4]
 80072ec:	f000 ffdc 	bl	80082a8 <SD_PowerON>
 80072f0:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80072f2:	6a3b      	ldr	r3, [r7, #32]
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d00b      	beq.n	8007310 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	2201      	movs	r2, #1
 80072fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007304:	6a3b      	ldr	r3, [r7, #32]
 8007306:	431a      	orrs	r2, r3
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800730c:	2301      	movs	r3, #1
 800730e:	e013      	b.n	8007338 <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8007310:	6878      	ldr	r0, [r7, #4]
 8007312:	f000 fefb 	bl	800810c <SD_InitCard>
 8007316:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007318:	6a3b      	ldr	r3, [r7, #32]
 800731a:	2b00      	cmp	r3, #0
 800731c:	d00b      	beq.n	8007336 <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	2201      	movs	r2, #1
 8007322:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800732a:	6a3b      	ldr	r3, [r7, #32]
 800732c:	431a      	orrs	r2, r3
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8007332:	2301      	movs	r3, #1
 8007334:	e000      	b.n	8007338 <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 8007336:	2300      	movs	r3, #0
}
 8007338:	4618      	mov	r0, r3
 800733a:	3728      	adds	r7, #40	; 0x28
 800733c:	46bd      	mov	sp, r7
 800733e:	bdb0      	pop	{r4, r5, r7, pc}
 8007340:	422580a0 	.word	0x422580a0

08007344 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8007344:	b580      	push	{r7, lr}
 8007346:	b08c      	sub	sp, #48	; 0x30
 8007348:	af00      	add	r7, sp, #0
 800734a:	60f8      	str	r0, [r7, #12]
 800734c:	60b9      	str	r1, [r7, #8]
 800734e:	607a      	str	r2, [r7, #4]
 8007350:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 8007356:	68bb      	ldr	r3, [r7, #8]
 8007358:	2b00      	cmp	r3, #0
 800735a:	d107      	bne.n	800736c <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007360:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8007368:	2301      	movs	r3, #1
 800736a:	e0c9      	b.n	8007500 <HAL_SD_ReadBlocks_DMA+0x1bc>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007372:	b2db      	uxtb	r3, r3
 8007374:	2b01      	cmp	r3, #1
 8007376:	f040 80c2 	bne.w	80074fe <HAL_SD_ReadBlocks_DMA+0x1ba>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	2200      	movs	r2, #0
 800737e:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8007380:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007382:	683b      	ldr	r3, [r7, #0]
 8007384:	441a      	add	r2, r3
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800738a:	429a      	cmp	r2, r3
 800738c:	d907      	bls.n	800739e <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007392:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800739a:	2301      	movs	r3, #1
 800739c:	e0b0      	b.n	8007500 <HAL_SD_ReadBlocks_DMA+0x1bc>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	2203      	movs	r2, #3
 80073a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	2200      	movs	r2, #0
 80073ac:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80073b4:	68fa      	ldr	r2, [r7, #12]
 80073b6:	6812      	ldr	r2, [r2, #0]
 80073b8:	f443 734a 	orr.w	r3, r3, #808	; 0x328
 80073bc:	f043 0302 	orr.w	r3, r3, #2
 80073c0:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073c6:	4a50      	ldr	r2, [pc, #320]	; (8007508 <HAL_SD_ReadBlocks_DMA+0x1c4>)
 80073c8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073ce:	4a4f      	ldr	r2, [pc, #316]	; (800750c <HAL_SD_ReadBlocks_DMA+0x1c8>)
 80073d0:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073d6:	2200      	movs	r2, #0
 80073d8:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	6c18      	ldr	r0, [r3, #64]	; 0x40
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	3380      	adds	r3, #128	; 0x80
 80073e4:	4619      	mov	r1, r3
 80073e6:	68ba      	ldr	r2, [r7, #8]
 80073e8:	683b      	ldr	r3, [r7, #0]
 80073ea:	025b      	lsls	r3, r3, #9
 80073ec:	089b      	lsrs	r3, r3, #2
 80073ee:	f7fd fce9 	bl	8004dc4 <HAL_DMA_Start_IT>
 80073f2:	4603      	mov	r3, r0
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d017      	beq.n	8007428 <HAL_SD_ReadBlocks_DMA+0xe4>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 8007406:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	4a40      	ldr	r2, [pc, #256]	; (8007510 <HAL_SD_ReadBlocks_DMA+0x1cc>)
 800740e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007414:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	2201      	movs	r2, #1
 8007420:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8007424:	2301      	movs	r3, #1
 8007426:	e06b      	b.n	8007500 <HAL_SD_ReadBlocks_DMA+0x1bc>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8007428:	4b3a      	ldr	r3, [pc, #232]	; (8007514 <HAL_SD_ReadBlocks_DMA+0x1d0>)
 800742a:	2201      	movs	r2, #1
 800742c:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007432:	2b01      	cmp	r3, #1
 8007434:	d002      	beq.n	800743c <HAL_SD_ReadBlocks_DMA+0xf8>
      {
        add *= 512U;
 8007436:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007438:	025b      	lsls	r3, r3, #9
 800743a:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Set Block Size for Card */
      errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007444:	4618      	mov	r0, r3
 8007446:	f002 f81b 	bl	8009480 <SDMMC_CmdBlockLength>
 800744a:	62f8      	str	r0, [r7, #44]	; 0x2c
      if(errorstate != HAL_SD_ERROR_NONE)
 800744c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800744e:	2b00      	cmp	r3, #0
 8007450:	d00f      	beq.n	8007472 <HAL_SD_ReadBlocks_DMA+0x12e>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	4a2e      	ldr	r2, [pc, #184]	; (8007510 <HAL_SD_ReadBlocks_DMA+0x1cc>)
 8007458:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800745e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007460:	431a      	orrs	r2, r3
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	2201      	movs	r2, #1
 800746a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_ERROR;
 800746e:	2301      	movs	r3, #1
 8007470:	e046      	b.n	8007500 <HAL_SD_ReadBlocks_DMA+0x1bc>
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007472:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007476:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8007478:	683b      	ldr	r3, [r7, #0]
 800747a:	025b      	lsls	r3, r3, #9
 800747c:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800747e:	2390      	movs	r3, #144	; 0x90
 8007480:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8007482:	2302      	movs	r3, #2
 8007484:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8007486:	2300      	movs	r3, #0
 8007488:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800748a:	2301      	movs	r3, #1
 800748c:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	f107 0210 	add.w	r2, r7, #16
 8007496:	4611      	mov	r1, r2
 8007498:	4618      	mov	r0, r3
 800749a:	f001 ffc5 	bl	8009428 <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800749e:	683b      	ldr	r3, [r7, #0]
 80074a0:	2b01      	cmp	r3, #1
 80074a2:	d90a      	bls.n	80074ba <HAL_SD_ReadBlocks_DMA+0x176>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	2282      	movs	r2, #130	; 0x82
 80074a8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80074b0:	4618      	mov	r0, r3
 80074b2:	f002 f829 	bl	8009508 <SDMMC_CmdReadMultiBlock>
 80074b6:	62f8      	str	r0, [r7, #44]	; 0x2c
 80074b8:	e009      	b.n	80074ce <HAL_SD_ReadBlocks_DMA+0x18a>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	2281      	movs	r2, #129	; 0x81
 80074be:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80074c6:	4618      	mov	r0, r3
 80074c8:	f001 fffc 	bl	80094c4 <SDMMC_CmdReadSingleBlock>
 80074cc:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 80074ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d012      	beq.n	80074fa <HAL_SD_ReadBlocks_DMA+0x1b6>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	4a0d      	ldr	r2, [pc, #52]	; (8007510 <HAL_SD_ReadBlocks_DMA+0x1cc>)
 80074da:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80074e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074e2:	431a      	orrs	r2, r3
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	2201      	movs	r2, #1
 80074ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	2200      	movs	r2, #0
 80074f4:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 80074f6:	2301      	movs	r3, #1
 80074f8:	e002      	b.n	8007500 <HAL_SD_ReadBlocks_DMA+0x1bc>
      }

      return HAL_OK;
 80074fa:	2300      	movs	r3, #0
 80074fc:	e000      	b.n	8007500 <HAL_SD_ReadBlocks_DMA+0x1bc>
    }
  }
  else
  {
    return HAL_BUSY;
 80074fe:	2302      	movs	r3, #2
  }
}
 8007500:	4618      	mov	r0, r3
 8007502:	3730      	adds	r7, #48	; 0x30
 8007504:	46bd      	mov	sp, r7
 8007506:	bd80      	pop	{r7, pc}
 8007508:	08007f1b 	.word	0x08007f1b
 800750c:	08007f8d 	.word	0x08007f8d
 8007510:	004005ff 	.word	0x004005ff
 8007514:	4225858c 	.word	0x4225858c

08007518 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8007518:	b580      	push	{r7, lr}
 800751a:	b08c      	sub	sp, #48	; 0x30
 800751c:	af00      	add	r7, sp, #0
 800751e:	60f8      	str	r0, [r7, #12]
 8007520:	60b9      	str	r1, [r7, #8]
 8007522:	607a      	str	r2, [r7, #4]
 8007524:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800752a:	68bb      	ldr	r3, [r7, #8]
 800752c:	2b00      	cmp	r3, #0
 800752e:	d107      	bne.n	8007540 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007534:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800753c:	2301      	movs	r3, #1
 800753e:	e0ce      	b.n	80076de <HAL_SD_WriteBlocks_DMA+0x1c6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007546:	b2db      	uxtb	r3, r3
 8007548:	2b01      	cmp	r3, #1
 800754a:	f040 80c7 	bne.w	80076dc <HAL_SD_WriteBlocks_DMA+0x1c4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	2200      	movs	r2, #0
 8007552:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8007554:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007556:	683b      	ldr	r3, [r7, #0]
 8007558:	441a      	add	r2, r3
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800755e:	429a      	cmp	r2, r3
 8007560:	d907      	bls.n	8007572 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007566:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800756e:	2301      	movs	r3, #1
 8007570:	e0b5      	b.n	80076de <HAL_SD_WriteBlocks_DMA+0x1c6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	2203      	movs	r2, #3
 8007576:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	2200      	movs	r2, #0
 8007580:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007588:	68fa      	ldr	r2, [r7, #12]
 800758a:	6812      	ldr	r2, [r2, #0]
 800758c:	f443 7306 	orr.w	r3, r3, #536	; 0x218
 8007590:	f043 0302 	orr.w	r3, r3, #2
 8007594:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800759a:	4a53      	ldr	r2, [pc, #332]	; (80076e8 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800759c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80075a2:	4a52      	ldr	r2, [pc, #328]	; (80076ec <HAL_SD_WriteBlocks_DMA+0x1d4>)
 80075a4:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80075aa:	2200      	movs	r2, #0
 80075ac:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80075b2:	2b01      	cmp	r3, #1
 80075b4:	d002      	beq.n	80075bc <HAL_SD_WriteBlocks_DMA+0xa4>
    {
      add *= 512U;
 80075b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075b8:	025b      	lsls	r3, r3, #9
 80075ba:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80075c4:	4618      	mov	r0, r3
 80075c6:	f001 ff5b 	bl	8009480 <SDMMC_CmdBlockLength>
 80075ca:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(errorstate != HAL_SD_ERROR_NONE)
 80075cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d00f      	beq.n	80075f2 <HAL_SD_WriteBlocks_DMA+0xda>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	4a46      	ldr	r2, [pc, #280]	; (80076f0 <HAL_SD_WriteBlocks_DMA+0x1d8>)
 80075d8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80075de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075e0:	431a      	orrs	r2, r3
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	2201      	movs	r2, #1
 80075ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 80075ee:	2301      	movs	r3, #1
 80075f0:	e075      	b.n	80076de <HAL_SD_WriteBlocks_DMA+0x1c6>
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 80075f2:	683b      	ldr	r3, [r7, #0]
 80075f4:	2b01      	cmp	r3, #1
 80075f6:	d90a      	bls.n	800760e <HAL_SD_WriteBlocks_DMA+0xf6>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	22a0      	movs	r2, #160	; 0xa0
 80075fc:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007604:	4618      	mov	r0, r3
 8007606:	f001 ffc3 	bl	8009590 <SDMMC_CmdWriteMultiBlock>
 800760a:	62f8      	str	r0, [r7, #44]	; 0x2c
 800760c:	e009      	b.n	8007622 <HAL_SD_WriteBlocks_DMA+0x10a>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	2290      	movs	r2, #144	; 0x90
 8007612:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800761a:	4618      	mov	r0, r3
 800761c:	f001 ff96 	bl	800954c <SDMMC_CmdWriteSingleBlock>
 8007620:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8007622:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007624:	2b00      	cmp	r3, #0
 8007626:	d012      	beq.n	800764e <HAL_SD_WriteBlocks_DMA+0x136>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	4a30      	ldr	r2, [pc, #192]	; (80076f0 <HAL_SD_WriteBlocks_DMA+0x1d8>)
 800762e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007634:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007636:	431a      	orrs	r2, r3
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	2201      	movs	r2, #1
 8007640:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	2200      	movs	r2, #0
 8007648:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800764a:	2301      	movs	r3, #1
 800764c:	e047      	b.n	80076de <HAL_SD_WriteBlocks_DMA+0x1c6>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 800764e:	4b29      	ldr	r3, [pc, #164]	; (80076f4 <HAL_SD_WriteBlocks_DMA+0x1dc>)
 8007650:	2201      	movs	r2, #1
 8007652:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8007658:	68b9      	ldr	r1, [r7, #8]
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	3380      	adds	r3, #128	; 0x80
 8007660:	461a      	mov	r2, r3
 8007662:	683b      	ldr	r3, [r7, #0]
 8007664:	025b      	lsls	r3, r3, #9
 8007666:	089b      	lsrs	r3, r3, #2
 8007668:	f7fd fbac 	bl	8004dc4 <HAL_DMA_Start_IT>
 800766c:	4603      	mov	r3, r0
 800766e:	2b00      	cmp	r3, #0
 8007670:	d01c      	beq.n	80076ac <HAL_SD_WriteBlocks_DMA+0x194>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007678:	68fa      	ldr	r2, [r7, #12]
 800767a:	6812      	ldr	r2, [r2, #0]
 800767c:	f423 7306 	bic.w	r3, r3, #536	; 0x218
 8007680:	f023 0302 	bic.w	r3, r3, #2
 8007684:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	4a19      	ldr	r2, [pc, #100]	; (80076f0 <HAL_SD_WriteBlocks_DMA+0x1d8>)
 800768c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007692:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	2201      	movs	r2, #1
 800769e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	2200      	movs	r2, #0
 80076a6:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80076a8:	2301      	movs	r3, #1
 80076aa:	e018      	b.n	80076de <HAL_SD_WriteBlocks_DMA+0x1c6>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80076ac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80076b0:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 80076b2:	683b      	ldr	r3, [r7, #0]
 80076b4:	025b      	lsls	r3, r3, #9
 80076b6:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80076b8:	2390      	movs	r3, #144	; 0x90
 80076ba:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 80076bc:	2300      	movs	r3, #0
 80076be:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80076c0:	2300      	movs	r3, #0
 80076c2:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 80076c4:	2301      	movs	r3, #1
 80076c6:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	f107 0210 	add.w	r2, r7, #16
 80076d0:	4611      	mov	r1, r2
 80076d2:	4618      	mov	r0, r3
 80076d4:	f001 fea8 	bl	8009428 <SDIO_ConfigData>

      return HAL_OK;
 80076d8:	2300      	movs	r3, #0
 80076da:	e000      	b.n	80076de <HAL_SD_WriteBlocks_DMA+0x1c6>
    }
  }
  else
  {
    return HAL_BUSY;
 80076dc:	2302      	movs	r3, #2
  }
}
 80076de:	4618      	mov	r0, r3
 80076e0:	3730      	adds	r7, #48	; 0x30
 80076e2:	46bd      	mov	sp, r7
 80076e4:	bd80      	pop	{r7, pc}
 80076e6:	bf00      	nop
 80076e8:	08007ef1 	.word	0x08007ef1
 80076ec:	08007f8d 	.word	0x08007f8d
 80076f0:	004005ff 	.word	0x004005ff
 80076f4:	4225858c 	.word	0x4225858c

080076f8 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 80076f8:	b580      	push	{r7, lr}
 80076fa:	b084      	sub	sp, #16
 80076fc:	af00      	add	r7, sp, #0
 80076fe:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007704:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800770c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007710:	2b00      	cmp	r3, #0
 8007712:	d008      	beq.n	8007726 <HAL_SD_IRQHandler+0x2e>
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	f003 0308 	and.w	r3, r3, #8
 800771a:	2b00      	cmp	r3, #0
 800771c:	d003      	beq.n	8007726 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800771e:	6878      	ldr	r0, [r7, #4]
 8007720:	f000 ffd8 	bl	80086d4 <SD_Read_IT>
 8007724:	e165      	b.n	80079f2 <HAL_SD_IRQHandler+0x2fa>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800772c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007730:	2b00      	cmp	r3, #0
 8007732:	f000 808f 	beq.w	8007854 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800773e:	639a      	str	r2, [r3, #56]	; 0x38

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007746:	687a      	ldr	r2, [r7, #4]
 8007748:	6812      	ldr	r2, [r2, #0]
 800774a:	f423 4343 	bic.w	r3, r3, #49920	; 0xc300
 800774e:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 8007752:	63d3      	str	r3, [r2, #60]	; 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	f022 0201 	bic.w	r2, r2, #1
 8007762:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	f003 0308 	and.w	r3, r3, #8
 800776a:	2b00      	cmp	r3, #0
 800776c:	d039      	beq.n	80077e2 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	f003 0302 	and.w	r3, r3, #2
 8007774:	2b00      	cmp	r3, #0
 8007776:	d104      	bne.n	8007782 <HAL_SD_IRQHandler+0x8a>
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	f003 0320 	and.w	r3, r3, #32
 800777e:	2b00      	cmp	r3, #0
 8007780:	d011      	beq.n	80077a6 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	4618      	mov	r0, r3
 8007788:	f001 ff24 	bl	80095d4 <SDMMC_CmdStopTransfer>
 800778c:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800778e:	68bb      	ldr	r3, [r7, #8]
 8007790:	2b00      	cmp	r3, #0
 8007792:	d008      	beq.n	80077a6 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007798:	68bb      	ldr	r3, [r7, #8]
 800779a:	431a      	orrs	r2, r3
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 80077a0:	6878      	ldr	r0, [r7, #4]
 80077a2:	f000 f92f 	bl	8007a04 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	f240 523a 	movw	r2, #1338	; 0x53a
 80077ae:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	2201      	movs	r2, #1
 80077b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	2200      	movs	r2, #0
 80077bc:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	f003 0301 	and.w	r3, r3, #1
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d104      	bne.n	80077d2 <HAL_SD_IRQHandler+0xda>
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	f003 0302 	and.w	r3, r3, #2
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d003      	beq.n	80077da <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 80077d2:	6878      	ldr	r0, [r7, #4]
 80077d4:	f002 fb82 	bl	8009edc <HAL_SD_RxCpltCallback>
 80077d8:	e10b      	b.n	80079f2 <HAL_SD_IRQHandler+0x2fa>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 80077da:	6878      	ldr	r0, [r7, #4]
 80077dc:	f002 fb74 	bl	8009ec8 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80077e0:	e107      	b.n	80079f2 <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	f000 8102 	beq.w	80079f2 <HAL_SD_IRQHandler+0x2fa>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	f003 0320 	and.w	r3, r3, #32
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d011      	beq.n	800781c <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	4618      	mov	r0, r3
 80077fe:	f001 fee9 	bl	80095d4 <SDMMC_CmdStopTransfer>
 8007802:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8007804:	68bb      	ldr	r3, [r7, #8]
 8007806:	2b00      	cmp	r3, #0
 8007808:	d008      	beq.n	800781c <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800780e:	68bb      	ldr	r3, [r7, #8]
 8007810:	431a      	orrs	r2, r3
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8007816:	6878      	ldr	r0, [r7, #4]
 8007818:	f000 f8f4 	bl	8007a04 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	f003 0301 	and.w	r3, r3, #1
 8007822:	2b00      	cmp	r3, #0
 8007824:	f040 80e5 	bne.w	80079f2 <HAL_SD_IRQHandler+0x2fa>
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	f003 0302 	and.w	r3, r3, #2
 800782e:	2b00      	cmp	r3, #0
 8007830:	f040 80df 	bne.w	80079f2 <HAL_SD_IRQHandler+0x2fa>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	f022 0208 	bic.w	r2, r2, #8
 8007842:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	2201      	movs	r2, #1
 8007848:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 800784c:	6878      	ldr	r0, [r7, #4]
 800784e:	f002 fb3b 	bl	8009ec8 <HAL_SD_TxCpltCallback>
}
 8007852:	e0ce      	b.n	80079f2 <HAL_SD_IRQHandler+0x2fa>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800785a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800785e:	2b00      	cmp	r3, #0
 8007860:	d008      	beq.n	8007874 <HAL_SD_IRQHandler+0x17c>
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	f003 0308 	and.w	r3, r3, #8
 8007868:	2b00      	cmp	r3, #0
 800786a:	d003      	beq.n	8007874 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 800786c:	6878      	ldr	r0, [r7, #4]
 800786e:	f000 ff82 	bl	8008776 <SD_Write_IT>
 8007872:	e0be      	b.n	80079f2 <HAL_SD_IRQHandler+0x2fa>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800787a:	f240 233a 	movw	r3, #570	; 0x23a
 800787e:	4013      	ands	r3, r2
 8007880:	2b00      	cmp	r3, #0
 8007882:	f000 80b6 	beq.w	80079f2 <HAL_SD_IRQHandler+0x2fa>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800788c:	f003 0302 	and.w	r3, r3, #2
 8007890:	2b00      	cmp	r3, #0
 8007892:	d005      	beq.n	80078a0 <HAL_SD_IRQHandler+0x1a8>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007898:	f043 0202 	orr.w	r2, r3, #2
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80078a6:	f003 0308 	and.w	r3, r3, #8
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d005      	beq.n	80078ba <HAL_SD_IRQHandler+0x1c2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078b2:	f043 0208 	orr.w	r2, r3, #8
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80078c0:	f003 0320 	and.w	r3, r3, #32
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d005      	beq.n	80078d4 <HAL_SD_IRQHandler+0x1dc>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078cc:	f043 0220 	orr.w	r2, r3, #32
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80078da:	f003 0310 	and.w	r3, r3, #16
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d005      	beq.n	80078ee <HAL_SD_IRQHandler+0x1f6>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078e6:	f043 0210 	orr.w	r2, r3, #16
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80078f4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d005      	beq.n	8007908 <HAL_SD_IRQHandler+0x210>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007900:	f043 0208 	orr.w	r2, r3, #8
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	f240 723a 	movw	r2, #1850	; 0x73a
 8007910:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007918:	687a      	ldr	r2, [r7, #4]
 800791a:	6812      	ldr	r2, [r2, #0]
 800791c:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 8007920:	f023 0302 	bic.w	r3, r3, #2
 8007924:	63d3      	str	r3, [r2, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	4618      	mov	r0, r3
 800792c:	f001 fe52 	bl	80095d4 <SDMMC_CmdStopTransfer>
 8007930:	4602      	mov	r2, r0
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007936:	431a      	orrs	r2, r3
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	f003 0308 	and.w	r3, r3, #8
 8007942:	2b00      	cmp	r3, #0
 8007944:	d00a      	beq.n	800795c <HAL_SD_IRQHandler+0x264>
      hsd->State = HAL_SD_STATE_READY;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	2201      	movs	r2, #1
 800794a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	2200      	movs	r2, #0
 8007952:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 8007954:	6878      	ldr	r0, [r7, #4]
 8007956:	f000 f855 	bl	8007a04 <HAL_SD_ErrorCallback>
}
 800795a:	e04a      	b.n	80079f2 <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007962:	2b00      	cmp	r3, #0
 8007964:	d045      	beq.n	80079f2 <HAL_SD_IRQHandler+0x2fa>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	f003 0310 	and.w	r3, r3, #16
 800796c:	2b00      	cmp	r3, #0
 800796e:	d104      	bne.n	800797a <HAL_SD_IRQHandler+0x282>
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	f003 0320 	and.w	r3, r3, #32
 8007976:	2b00      	cmp	r3, #0
 8007978:	d011      	beq.n	800799e <HAL_SD_IRQHandler+0x2a6>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800797e:	4a1f      	ldr	r2, [pc, #124]	; (80079fc <HAL_SD_IRQHandler+0x304>)
 8007980:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007986:	4618      	mov	r0, r3
 8007988:	f7fd fae4 	bl	8004f54 <HAL_DMA_Abort_IT>
 800798c:	4603      	mov	r3, r0
 800798e:	2b00      	cmp	r3, #0
 8007990:	d02f      	beq.n	80079f2 <HAL_SD_IRQHandler+0x2fa>
          SD_DMATxAbort(hsd->hdmatx);
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007996:	4618      	mov	r0, r3
 8007998:	f000 fb4a 	bl	8008030 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800799c:	e029      	b.n	80079f2 <HAL_SD_IRQHandler+0x2fa>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800799e:	68fb      	ldr	r3, [r7, #12]
 80079a0:	f003 0301 	and.w	r3, r3, #1
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d104      	bne.n	80079b2 <HAL_SD_IRQHandler+0x2ba>
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	f003 0302 	and.w	r3, r3, #2
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d011      	beq.n	80079d6 <HAL_SD_IRQHandler+0x2de>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079b6:	4a12      	ldr	r2, [pc, #72]	; (8007a00 <HAL_SD_IRQHandler+0x308>)
 80079b8:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079be:	4618      	mov	r0, r3
 80079c0:	f7fd fac8 	bl	8004f54 <HAL_DMA_Abort_IT>
 80079c4:	4603      	mov	r3, r0
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d013      	beq.n	80079f2 <HAL_SD_IRQHandler+0x2fa>
          SD_DMARxAbort(hsd->hdmarx);
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079ce:	4618      	mov	r0, r3
 80079d0:	f000 fb65 	bl	800809e <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80079d4:	e00d      	b.n	80079f2 <HAL_SD_IRQHandler+0x2fa>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	2200      	movs	r2, #0
 80079da:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	2201      	movs	r2, #1
 80079e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	2200      	movs	r2, #0
 80079e8:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 80079ea:	6878      	ldr	r0, [r7, #4]
 80079ec:	f002 fa62 	bl	8009eb4 <HAL_SD_AbortCallback>
}
 80079f0:	e7ff      	b.n	80079f2 <HAL_SD_IRQHandler+0x2fa>
 80079f2:	bf00      	nop
 80079f4:	3710      	adds	r7, #16
 80079f6:	46bd      	mov	sp, r7
 80079f8:	bd80      	pop	{r7, pc}
 80079fa:	bf00      	nop
 80079fc:	08008031 	.word	0x08008031
 8007a00:	0800809f 	.word	0x0800809f

08007a04 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8007a04:	b480      	push	{r7}
 8007a06:	b083      	sub	sp, #12
 8007a08:	af00      	add	r7, sp, #0
 8007a0a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8007a0c:	bf00      	nop
 8007a0e:	370c      	adds	r7, #12
 8007a10:	46bd      	mov	sp, r7
 8007a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a16:	4770      	bx	lr

08007a18 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8007a18:	b480      	push	{r7}
 8007a1a:	b083      	sub	sp, #12
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	6078      	str	r0, [r7, #4]
 8007a20:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007a26:	0f9b      	lsrs	r3, r3, #30
 8007a28:	b2da      	uxtb	r2, r3
 8007a2a:	683b      	ldr	r3, [r7, #0]
 8007a2c:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007a32:	0e9b      	lsrs	r3, r3, #26
 8007a34:	b2db      	uxtb	r3, r3
 8007a36:	f003 030f 	and.w	r3, r3, #15
 8007a3a:	b2da      	uxtb	r2, r3
 8007a3c:	683b      	ldr	r3, [r7, #0]
 8007a3e:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007a44:	0e1b      	lsrs	r3, r3, #24
 8007a46:	b2db      	uxtb	r3, r3
 8007a48:	f003 0303 	and.w	r3, r3, #3
 8007a4c:	b2da      	uxtb	r2, r3
 8007a4e:	683b      	ldr	r3, [r7, #0]
 8007a50:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007a56:	0c1b      	lsrs	r3, r3, #16
 8007a58:	b2da      	uxtb	r2, r3
 8007a5a:	683b      	ldr	r3, [r7, #0]
 8007a5c:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007a62:	0a1b      	lsrs	r3, r3, #8
 8007a64:	b2da      	uxtb	r2, r3
 8007a66:	683b      	ldr	r3, [r7, #0]
 8007a68:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007a6e:	b2da      	uxtb	r2, r3
 8007a70:	683b      	ldr	r3, [r7, #0]
 8007a72:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007a78:	0d1b      	lsrs	r3, r3, #20
 8007a7a:	b29a      	uxth	r2, r3
 8007a7c:	683b      	ldr	r3, [r7, #0]
 8007a7e:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007a84:	0c1b      	lsrs	r3, r3, #16
 8007a86:	b2db      	uxtb	r3, r3
 8007a88:	f003 030f 	and.w	r3, r3, #15
 8007a8c:	b2da      	uxtb	r2, r3
 8007a8e:	683b      	ldr	r3, [r7, #0]
 8007a90:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007a96:	0bdb      	lsrs	r3, r3, #15
 8007a98:	b2db      	uxtb	r3, r3
 8007a9a:	f003 0301 	and.w	r3, r3, #1
 8007a9e:	b2da      	uxtb	r2, r3
 8007aa0:	683b      	ldr	r3, [r7, #0]
 8007aa2:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007aa8:	0b9b      	lsrs	r3, r3, #14
 8007aaa:	b2db      	uxtb	r3, r3
 8007aac:	f003 0301 	and.w	r3, r3, #1
 8007ab0:	b2da      	uxtb	r2, r3
 8007ab2:	683b      	ldr	r3, [r7, #0]
 8007ab4:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007aba:	0b5b      	lsrs	r3, r3, #13
 8007abc:	b2db      	uxtb	r3, r3
 8007abe:	f003 0301 	and.w	r3, r3, #1
 8007ac2:	b2da      	uxtb	r2, r3
 8007ac4:	683b      	ldr	r3, [r7, #0]
 8007ac6:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007acc:	0b1b      	lsrs	r3, r3, #12
 8007ace:	b2db      	uxtb	r3, r3
 8007ad0:	f003 0301 	and.w	r3, r3, #1
 8007ad4:	b2da      	uxtb	r2, r3
 8007ad6:	683b      	ldr	r3, [r7, #0]
 8007ad8:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8007ada:	683b      	ldr	r3, [r7, #0]
 8007adc:	2200      	movs	r2, #0
 8007ade:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d163      	bne.n	8007bb0 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007aec:	009a      	lsls	r2, r3, #2
 8007aee:	f640 73fc 	movw	r3, #4092	; 0xffc
 8007af2:	4013      	ands	r3, r2
 8007af4:	687a      	ldr	r2, [r7, #4]
 8007af6:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8007af8:	0f92      	lsrs	r2, r2, #30
 8007afa:	431a      	orrs	r2, r3
 8007afc:	683b      	ldr	r3, [r7, #0]
 8007afe:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007b04:	0edb      	lsrs	r3, r3, #27
 8007b06:	b2db      	uxtb	r3, r3
 8007b08:	f003 0307 	and.w	r3, r3, #7
 8007b0c:	b2da      	uxtb	r2, r3
 8007b0e:	683b      	ldr	r3, [r7, #0]
 8007b10:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007b16:	0e1b      	lsrs	r3, r3, #24
 8007b18:	b2db      	uxtb	r3, r3
 8007b1a:	f003 0307 	and.w	r3, r3, #7
 8007b1e:	b2da      	uxtb	r2, r3
 8007b20:	683b      	ldr	r3, [r7, #0]
 8007b22:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007b28:	0d5b      	lsrs	r3, r3, #21
 8007b2a:	b2db      	uxtb	r3, r3
 8007b2c:	f003 0307 	and.w	r3, r3, #7
 8007b30:	b2da      	uxtb	r2, r3
 8007b32:	683b      	ldr	r3, [r7, #0]
 8007b34:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007b3a:	0c9b      	lsrs	r3, r3, #18
 8007b3c:	b2db      	uxtb	r3, r3
 8007b3e:	f003 0307 	and.w	r3, r3, #7
 8007b42:	b2da      	uxtb	r2, r3
 8007b44:	683b      	ldr	r3, [r7, #0]
 8007b46:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007b4c:	0bdb      	lsrs	r3, r3, #15
 8007b4e:	b2db      	uxtb	r3, r3
 8007b50:	f003 0307 	and.w	r3, r3, #7
 8007b54:	b2da      	uxtb	r2, r3
 8007b56:	683b      	ldr	r3, [r7, #0]
 8007b58:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8007b5a:	683b      	ldr	r3, [r7, #0]
 8007b5c:	691b      	ldr	r3, [r3, #16]
 8007b5e:	1c5a      	adds	r2, r3, #1
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8007b64:	683b      	ldr	r3, [r7, #0]
 8007b66:	7e1b      	ldrb	r3, [r3, #24]
 8007b68:	b2db      	uxtb	r3, r3
 8007b6a:	f003 0307 	and.w	r3, r3, #7
 8007b6e:	3302      	adds	r3, #2
 8007b70:	2201      	movs	r2, #1
 8007b72:	fa02 f303 	lsl.w	r3, r2, r3
 8007b76:	687a      	ldr	r2, [r7, #4]
 8007b78:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8007b7a:	fb02 f203 	mul.w	r2, r2, r3
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8007b82:	683b      	ldr	r3, [r7, #0]
 8007b84:	7a1b      	ldrb	r3, [r3, #8]
 8007b86:	b2db      	uxtb	r3, r3
 8007b88:	f003 030f 	and.w	r3, r3, #15
 8007b8c:	2201      	movs	r2, #1
 8007b8e:	409a      	lsls	r2, r3
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b98:	687a      	ldr	r2, [r7, #4]
 8007b9a:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8007b9c:	0a52      	lsrs	r2, r2, #9
 8007b9e:	fb02 f203 	mul.w	r2, r2, r3
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007bac:	661a      	str	r2, [r3, #96]	; 0x60
 8007bae:	e031      	b.n	8007c14 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007bb4:	2b01      	cmp	r3, #1
 8007bb6:	d11d      	bne.n	8007bf4 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007bbc:	041b      	lsls	r3, r3, #16
 8007bbe:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007bc6:	0c1b      	lsrs	r3, r3, #16
 8007bc8:	431a      	orrs	r2, r3
 8007bca:	683b      	ldr	r3, [r7, #0]
 8007bcc:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8007bce:	683b      	ldr	r3, [r7, #0]
 8007bd0:	691b      	ldr	r3, [r3, #16]
 8007bd2:	3301      	adds	r3, #1
 8007bd4:	029a      	lsls	r2, r3, #10
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007be8:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	661a      	str	r2, [r3, #96]	; 0x60
 8007bf2:	e00f      	b.n	8007c14 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	4a58      	ldr	r2, [pc, #352]	; (8007d5c <HAL_SD_GetCardCSD+0x344>)
 8007bfa:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c00:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	2201      	movs	r2, #1
 8007c0c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8007c10:	2301      	movs	r3, #1
 8007c12:	e09d      	b.n	8007d50 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007c18:	0b9b      	lsrs	r3, r3, #14
 8007c1a:	b2db      	uxtb	r3, r3
 8007c1c:	f003 0301 	and.w	r3, r3, #1
 8007c20:	b2da      	uxtb	r2, r3
 8007c22:	683b      	ldr	r3, [r7, #0]
 8007c24:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007c2a:	09db      	lsrs	r3, r3, #7
 8007c2c:	b2db      	uxtb	r3, r3
 8007c2e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007c32:	b2da      	uxtb	r2, r3
 8007c34:	683b      	ldr	r3, [r7, #0]
 8007c36:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007c3c:	b2db      	uxtb	r3, r3
 8007c3e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007c42:	b2da      	uxtb	r2, r3
 8007c44:	683b      	ldr	r3, [r7, #0]
 8007c46:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007c4c:	0fdb      	lsrs	r3, r3, #31
 8007c4e:	b2da      	uxtb	r2, r3
 8007c50:	683b      	ldr	r3, [r7, #0]
 8007c52:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007c58:	0f5b      	lsrs	r3, r3, #29
 8007c5a:	b2db      	uxtb	r3, r3
 8007c5c:	f003 0303 	and.w	r3, r3, #3
 8007c60:	b2da      	uxtb	r2, r3
 8007c62:	683b      	ldr	r3, [r7, #0]
 8007c64:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007c6a:	0e9b      	lsrs	r3, r3, #26
 8007c6c:	b2db      	uxtb	r3, r3
 8007c6e:	f003 0307 	and.w	r3, r3, #7
 8007c72:	b2da      	uxtb	r2, r3
 8007c74:	683b      	ldr	r3, [r7, #0]
 8007c76:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007c7c:	0d9b      	lsrs	r3, r3, #22
 8007c7e:	b2db      	uxtb	r3, r3
 8007c80:	f003 030f 	and.w	r3, r3, #15
 8007c84:	b2da      	uxtb	r2, r3
 8007c86:	683b      	ldr	r3, [r7, #0]
 8007c88:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007c8e:	0d5b      	lsrs	r3, r3, #21
 8007c90:	b2db      	uxtb	r3, r3
 8007c92:	f003 0301 	and.w	r3, r3, #1
 8007c96:	b2da      	uxtb	r2, r3
 8007c98:	683b      	ldr	r3, [r7, #0]
 8007c9a:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8007c9e:	683b      	ldr	r3, [r7, #0]
 8007ca0:	2200      	movs	r2, #0
 8007ca2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007caa:	0c1b      	lsrs	r3, r3, #16
 8007cac:	b2db      	uxtb	r3, r3
 8007cae:	f003 0301 	and.w	r3, r3, #1
 8007cb2:	b2da      	uxtb	r2, r3
 8007cb4:	683b      	ldr	r3, [r7, #0]
 8007cb6:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007cbe:	0bdb      	lsrs	r3, r3, #15
 8007cc0:	b2db      	uxtb	r3, r3
 8007cc2:	f003 0301 	and.w	r3, r3, #1
 8007cc6:	b2da      	uxtb	r2, r3
 8007cc8:	683b      	ldr	r3, [r7, #0]
 8007cca:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007cd2:	0b9b      	lsrs	r3, r3, #14
 8007cd4:	b2db      	uxtb	r3, r3
 8007cd6:	f003 0301 	and.w	r3, r3, #1
 8007cda:	b2da      	uxtb	r2, r3
 8007cdc:	683b      	ldr	r3, [r7, #0]
 8007cde:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ce6:	0b5b      	lsrs	r3, r3, #13
 8007ce8:	b2db      	uxtb	r3, r3
 8007cea:	f003 0301 	and.w	r3, r3, #1
 8007cee:	b2da      	uxtb	r2, r3
 8007cf0:	683b      	ldr	r3, [r7, #0]
 8007cf2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007cfa:	0b1b      	lsrs	r3, r3, #12
 8007cfc:	b2db      	uxtb	r3, r3
 8007cfe:	f003 0301 	and.w	r3, r3, #1
 8007d02:	b2da      	uxtb	r2, r3
 8007d04:	683b      	ldr	r3, [r7, #0]
 8007d06:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d0e:	0a9b      	lsrs	r3, r3, #10
 8007d10:	b2db      	uxtb	r3, r3
 8007d12:	f003 0303 	and.w	r3, r3, #3
 8007d16:	b2da      	uxtb	r2, r3
 8007d18:	683b      	ldr	r3, [r7, #0]
 8007d1a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d22:	0a1b      	lsrs	r3, r3, #8
 8007d24:	b2db      	uxtb	r3, r3
 8007d26:	f003 0303 	and.w	r3, r3, #3
 8007d2a:	b2da      	uxtb	r2, r3
 8007d2c:	683b      	ldr	r3, [r7, #0]
 8007d2e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d36:	085b      	lsrs	r3, r3, #1
 8007d38:	b2db      	uxtb	r3, r3
 8007d3a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007d3e:	b2da      	uxtb	r2, r3
 8007d40:	683b      	ldr	r3, [r7, #0]
 8007d42:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8007d46:	683b      	ldr	r3, [r7, #0]
 8007d48:	2201      	movs	r2, #1
 8007d4a:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8007d4e:	2300      	movs	r3, #0
}
 8007d50:	4618      	mov	r0, r3
 8007d52:	370c      	adds	r7, #12
 8007d54:	46bd      	mov	sp, r7
 8007d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d5a:	4770      	bx	lr
 8007d5c:	004005ff 	.word	0x004005ff

08007d60 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8007d60:	b480      	push	{r7}
 8007d62:	b083      	sub	sp, #12
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	6078      	str	r0, [r7, #4]
 8007d68:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007d6e:	683b      	ldr	r3, [r7, #0]
 8007d70:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007d76:	683b      	ldr	r3, [r7, #0]
 8007d78:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007d7e:	683b      	ldr	r3, [r7, #0]
 8007d80:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007d86:	683b      	ldr	r3, [r7, #0]
 8007d88:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007d8e:	683b      	ldr	r3, [r7, #0]
 8007d90:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007d96:	683b      	ldr	r3, [r7, #0]
 8007d98:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8007d9e:	683b      	ldr	r3, [r7, #0]
 8007da0:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8007da6:	683b      	ldr	r3, [r7, #0]
 8007da8:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8007daa:	2300      	movs	r3, #0
}
 8007dac:	4618      	mov	r0, r3
 8007dae:	370c      	adds	r7, #12
 8007db0:	46bd      	mov	sp, r7
 8007db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db6:	4770      	bx	lr

08007db8 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8007db8:	b5b0      	push	{r4, r5, r7, lr}
 8007dba:	b08e      	sub	sp, #56	; 0x38
 8007dbc:	af04      	add	r7, sp, #16
 8007dbe:	6078      	str	r0, [r7, #4]
 8007dc0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	2203      	movs	r2, #3
 8007dc6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007dce:	2b03      	cmp	r3, #3
 8007dd0:	d02e      	beq.n	8007e30 <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8007dd2:	683b      	ldr	r3, [r7, #0]
 8007dd4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007dd8:	d106      	bne.n	8007de8 <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007dde:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	639a      	str	r2, [r3, #56]	; 0x38
 8007de6:	e029      	b.n	8007e3c <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8007de8:	683b      	ldr	r3, [r7, #0]
 8007dea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007dee:	d10a      	bne.n	8007e06 <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8007df0:	6878      	ldr	r0, [r7, #4]
 8007df2:	f000 fb0f 	bl	8008414 <SD_WideBus_Enable>
 8007df6:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007dfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dfe:	431a      	orrs	r2, r3
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	639a      	str	r2, [r3, #56]	; 0x38
 8007e04:	e01a      	b.n	8007e3c <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8007e06:	683b      	ldr	r3, [r7, #0]
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d10a      	bne.n	8007e22 <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8007e0c:	6878      	ldr	r0, [r7, #4]
 8007e0e:	f000 fb4c 	bl	80084aa <SD_WideBus_Disable>
 8007e12:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e1a:	431a      	orrs	r2, r3
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	639a      	str	r2, [r3, #56]	; 0x38
 8007e20:	e00c      	b.n	8007e3c <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e26:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	639a      	str	r2, [r3, #56]	; 0x38
 8007e2e:	e005      	b.n	8007e3c <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e34:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d009      	beq.n	8007e58 <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	4a18      	ldr	r2, [pc, #96]	; (8007eac <HAL_SD_ConfigWideBusOperation+0xf4>)
 8007e4a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	2201      	movs	r2, #1
 8007e50:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8007e54:	2301      	movs	r3, #1
 8007e56:	e024      	b.n	8007ea2 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	685b      	ldr	r3, [r3, #4]
 8007e5c:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	689b      	ldr	r3, [r3, #8]
 8007e62:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	68db      	ldr	r3, [r3, #12]
 8007e68:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 8007e6a:	683b      	ldr	r3, [r7, #0]
 8007e6c:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	695b      	ldr	r3, [r3, #20]
 8007e72:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	699b      	ldr	r3, [r3, #24]
 8007e78:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681d      	ldr	r5, [r3, #0]
 8007e7e:	466c      	mov	r4, sp
 8007e80:	f107 0318 	add.w	r3, r7, #24
 8007e84:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007e88:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007e8c:	f107 030c 	add.w	r3, r7, #12
 8007e90:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007e92:	4628      	mov	r0, r5
 8007e94:	f001 fa18 	bl	80092c8 <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	2201      	movs	r2, #1
 8007e9c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8007ea0:	2300      	movs	r3, #0
}
 8007ea2:	4618      	mov	r0, r3
 8007ea4:	3728      	adds	r7, #40	; 0x28
 8007ea6:	46bd      	mov	sp, r7
 8007ea8:	bdb0      	pop	{r4, r5, r7, pc}
 8007eaa:	bf00      	nop
 8007eac:	004005ff 	.word	0x004005ff

08007eb0 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8007eb0:	b580      	push	{r7, lr}
 8007eb2:	b086      	sub	sp, #24
 8007eb4:	af00      	add	r7, sp, #0
 8007eb6:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8007eb8:	2300      	movs	r3, #0
 8007eba:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8007ebc:	f107 030c 	add.w	r3, r7, #12
 8007ec0:	4619      	mov	r1, r3
 8007ec2:	6878      	ldr	r0, [r7, #4]
 8007ec4:	f000 fa7e 	bl	80083c4 <SD_SendStatus>
 8007ec8:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007eca:	697b      	ldr	r3, [r7, #20]
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d005      	beq.n	8007edc <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007ed4:	697b      	ldr	r3, [r7, #20]
 8007ed6:	431a      	orrs	r2, r3
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	0a5b      	lsrs	r3, r3, #9
 8007ee0:	f003 030f 	and.w	r3, r3, #15
 8007ee4:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8007ee6:	693b      	ldr	r3, [r7, #16]
}
 8007ee8:	4618      	mov	r0, r3
 8007eea:	3718      	adds	r7, #24
 8007eec:	46bd      	mov	sp, r7
 8007eee:	bd80      	pop	{r7, pc}

08007ef0 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007ef0:	b480      	push	{r7}
 8007ef2:	b085      	sub	sp, #20
 8007ef4:	af00      	add	r7, sp, #0
 8007ef6:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007efc:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007f0c:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8007f0e:	bf00      	nop
 8007f10:	3714      	adds	r7, #20
 8007f12:	46bd      	mov	sp, r7
 8007f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f18:	4770      	bx	lr

08007f1a <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007f1a:	b580      	push	{r7, lr}
 8007f1c:	b084      	sub	sp, #16
 8007f1e:	af00      	add	r7, sp, #0
 8007f20:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f26:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f2c:	2b82      	cmp	r3, #130	; 0x82
 8007f2e:	d111      	bne.n	8007f54 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	4618      	mov	r0, r3
 8007f36:	f001 fb4d 	bl	80095d4 <SDMMC_CmdStopTransfer>
 8007f3a:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007f3c:	68bb      	ldr	r3, [r7, #8]
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d008      	beq.n	8007f54 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 8007f42:	68fb      	ldr	r3, [r7, #12]
 8007f44:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007f46:	68bb      	ldr	r3, [r7, #8]
 8007f48:	431a      	orrs	r2, r3
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 8007f4e:	68f8      	ldr	r0, [r7, #12]
 8007f50:	f7ff fd58 	bl	8007a04 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	f022 0208 	bic.w	r2, r2, #8
 8007f62:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	f240 523a 	movw	r2, #1338	; 0x53a
 8007f6c:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	2201      	movs	r2, #1
 8007f72:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	2200      	movs	r2, #0
 8007f7a:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8007f7c:	68f8      	ldr	r0, [r7, #12]
 8007f7e:	f001 ffad 	bl	8009edc <HAL_SD_RxCpltCallback>
#endif
}
 8007f82:	bf00      	nop
 8007f84:	3710      	adds	r7, #16
 8007f86:	46bd      	mov	sp, r7
 8007f88:	bd80      	pop	{r7, pc}
	...

08007f8c <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8007f8c:	b580      	push	{r7, lr}
 8007f8e:	b086      	sub	sp, #24
 8007f90:	af00      	add	r7, sp, #0
 8007f92:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f98:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8007f9a:	6878      	ldr	r0, [r7, #4]
 8007f9c:	f7fd f986 	bl	80052ac <HAL_DMA_GetError>
 8007fa0:	4603      	mov	r3, r0
 8007fa2:	2b02      	cmp	r3, #2
 8007fa4:	d03e      	beq.n	8008024 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 8007fa6:	697b      	ldr	r3, [r7, #20]
 8007fa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007faa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007fac:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8007fae:	697b      	ldr	r3, [r7, #20]
 8007fb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007fb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007fb4:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8007fb6:	693b      	ldr	r3, [r7, #16]
 8007fb8:	2b01      	cmp	r3, #1
 8007fba:	d002      	beq.n	8007fc2 <SD_DMAError+0x36>
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	2b01      	cmp	r3, #1
 8007fc0:	d12d      	bne.n	800801e <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007fc2:	697b      	ldr	r3, [r7, #20]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	4a19      	ldr	r2, [pc, #100]	; (800802c <SD_DMAError+0xa0>)
 8007fc8:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8007fca:	697b      	ldr	r3, [r7, #20]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007fd0:	697b      	ldr	r3, [r7, #20]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8007fd8:	63da      	str	r2, [r3, #60]	; 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8007fda:	697b      	ldr	r3, [r7, #20]
 8007fdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fde:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8007fe2:	697b      	ldr	r3, [r7, #20]
 8007fe4:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 8007fe6:	6978      	ldr	r0, [r7, #20]
 8007fe8:	f7ff ff62 	bl	8007eb0 <HAL_SD_GetCardState>
 8007fec:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8007fee:	68bb      	ldr	r3, [r7, #8]
 8007ff0:	2b06      	cmp	r3, #6
 8007ff2:	d002      	beq.n	8007ffa <SD_DMAError+0x6e>
 8007ff4:	68bb      	ldr	r3, [r7, #8]
 8007ff6:	2b05      	cmp	r3, #5
 8007ff8:	d10a      	bne.n	8008010 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8007ffa:	697b      	ldr	r3, [r7, #20]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	4618      	mov	r0, r3
 8008000:	f001 fae8 	bl	80095d4 <SDMMC_CmdStopTransfer>
 8008004:	4602      	mov	r2, r0
 8008006:	697b      	ldr	r3, [r7, #20]
 8008008:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800800a:	431a      	orrs	r2, r3
 800800c:	697b      	ldr	r3, [r7, #20]
 800800e:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8008010:	697b      	ldr	r3, [r7, #20]
 8008012:	2201      	movs	r2, #1
 8008014:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008018:	697b      	ldr	r3, [r7, #20]
 800801a:	2200      	movs	r2, #0
 800801c:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 800801e:	6978      	ldr	r0, [r7, #20]
 8008020:	f7ff fcf0 	bl	8007a04 <HAL_SD_ErrorCallback>
#endif
  }
}
 8008024:	bf00      	nop
 8008026:	3718      	adds	r7, #24
 8008028:	46bd      	mov	sp, r7
 800802a:	bd80      	pop	{r7, pc}
 800802c:	004005ff 	.word	0x004005ff

08008030 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8008030:	b580      	push	{r7, lr}
 8008032:	b084      	sub	sp, #16
 8008034:	af00      	add	r7, sp, #0
 8008036:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800803c:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	f240 523a 	movw	r2, #1338	; 0x53a
 8008046:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8008048:	68f8      	ldr	r0, [r7, #12]
 800804a:	f7ff ff31 	bl	8007eb0 <HAL_SD_GetCardState>
 800804e:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	2201      	movs	r2, #1
 8008054:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	2200      	movs	r2, #0
 800805c:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800805e:	68bb      	ldr	r3, [r7, #8]
 8008060:	2b06      	cmp	r3, #6
 8008062:	d002      	beq.n	800806a <SD_DMATxAbort+0x3a>
 8008064:	68bb      	ldr	r3, [r7, #8]
 8008066:	2b05      	cmp	r3, #5
 8008068:	d10a      	bne.n	8008080 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	4618      	mov	r0, r3
 8008070:	f001 fab0 	bl	80095d4 <SDMMC_CmdStopTransfer>
 8008074:	4602      	mov	r2, r0
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800807a:	431a      	orrs	r2, r3
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008084:	2b00      	cmp	r3, #0
 8008086:	d103      	bne.n	8008090 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8008088:	68f8      	ldr	r0, [r7, #12]
 800808a:	f001 ff13 	bl	8009eb4 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800808e:	e002      	b.n	8008096 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8008090:	68f8      	ldr	r0, [r7, #12]
 8008092:	f7ff fcb7 	bl	8007a04 <HAL_SD_ErrorCallback>
}
 8008096:	bf00      	nop
 8008098:	3710      	adds	r7, #16
 800809a:	46bd      	mov	sp, r7
 800809c:	bd80      	pop	{r7, pc}

0800809e <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 800809e:	b580      	push	{r7, lr}
 80080a0:	b084      	sub	sp, #16
 80080a2:	af00      	add	r7, sp, #0
 80080a4:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080aa:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	f240 523a 	movw	r2, #1338	; 0x53a
 80080b4:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 80080b6:	68f8      	ldr	r0, [r7, #12]
 80080b8:	f7ff fefa 	bl	8007eb0 <HAL_SD_GetCardState>
 80080bc:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	2201      	movs	r2, #1
 80080c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	2200      	movs	r2, #0
 80080ca:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80080cc:	68bb      	ldr	r3, [r7, #8]
 80080ce:	2b06      	cmp	r3, #6
 80080d0:	d002      	beq.n	80080d8 <SD_DMARxAbort+0x3a>
 80080d2:	68bb      	ldr	r3, [r7, #8]
 80080d4:	2b05      	cmp	r3, #5
 80080d6:	d10a      	bne.n	80080ee <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	4618      	mov	r0, r3
 80080de:	f001 fa79 	bl	80095d4 <SDMMC_CmdStopTransfer>
 80080e2:	4602      	mov	r2, r0
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080e8:	431a      	orrs	r2, r3
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d103      	bne.n	80080fe <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 80080f6:	68f8      	ldr	r0, [r7, #12]
 80080f8:	f001 fedc 	bl	8009eb4 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 80080fc:	e002      	b.n	8008104 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 80080fe:	68f8      	ldr	r0, [r7, #12]
 8008100:	f7ff fc80 	bl	8007a04 <HAL_SD_ErrorCallback>
}
 8008104:	bf00      	nop
 8008106:	3710      	adds	r7, #16
 8008108:	46bd      	mov	sp, r7
 800810a:	bd80      	pop	{r7, pc}

0800810c <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800810c:	b5b0      	push	{r4, r5, r7, lr}
 800810e:	b094      	sub	sp, #80	; 0x50
 8008110:	af04      	add	r7, sp, #16
 8008112:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8008114:	2301      	movs	r3, #1
 8008116:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	4618      	mov	r0, r3
 800811e:	f001 f92b 	bl	8009378 <SDIO_GetPowerState>
 8008122:	4603      	mov	r3, r0
 8008124:	2b00      	cmp	r3, #0
 8008126:	d102      	bne.n	800812e <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8008128:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800812c:	e0b7      	b.n	800829e <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008132:	2b03      	cmp	r3, #3
 8008134:	d02f      	beq.n	8008196 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	4618      	mov	r0, r3
 800813c:	f001 fb54 	bl	80097e8 <SDMMC_CmdSendCID>
 8008140:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008142:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008144:	2b00      	cmp	r3, #0
 8008146:	d001      	beq.n	800814c <SD_InitCard+0x40>
    {
      return errorstate;
 8008148:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800814a:	e0a8      	b.n	800829e <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	2100      	movs	r1, #0
 8008152:	4618      	mov	r0, r3
 8008154:	f001 f955 	bl	8009402 <SDIO_GetResponse>
 8008158:	4602      	mov	r2, r0
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	2104      	movs	r1, #4
 8008164:	4618      	mov	r0, r3
 8008166:	f001 f94c 	bl	8009402 <SDIO_GetResponse>
 800816a:	4602      	mov	r2, r0
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	2108      	movs	r1, #8
 8008176:	4618      	mov	r0, r3
 8008178:	f001 f943 	bl	8009402 <SDIO_GetResponse>
 800817c:	4602      	mov	r2, r0
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	210c      	movs	r1, #12
 8008188:	4618      	mov	r0, r3
 800818a:	f001 f93a 	bl	8009402 <SDIO_GetResponse>
 800818e:	4602      	mov	r2, r0
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800819a:	2b03      	cmp	r3, #3
 800819c:	d00d      	beq.n	80081ba <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	f107 020e 	add.w	r2, r7, #14
 80081a6:	4611      	mov	r1, r2
 80081a8:	4618      	mov	r0, r3
 80081aa:	f001 fb5a 	bl	8009862 <SDMMC_CmdSetRelAdd>
 80081ae:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80081b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d001      	beq.n	80081ba <SD_InitCard+0xae>
    {
      return errorstate;
 80081b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80081b8:	e071      	b.n	800829e <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80081be:	2b03      	cmp	r3, #3
 80081c0:	d036      	beq.n	8008230 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 80081c2:	89fb      	ldrh	r3, [r7, #14]
 80081c4:	461a      	mov	r2, r3
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681a      	ldr	r2, [r3, #0]
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80081d2:	041b      	lsls	r3, r3, #16
 80081d4:	4619      	mov	r1, r3
 80081d6:	4610      	mov	r0, r2
 80081d8:	f001 fb24 	bl	8009824 <SDMMC_CmdSendCSD>
 80081dc:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80081de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d001      	beq.n	80081e8 <SD_InitCard+0xdc>
    {
      return errorstate;
 80081e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80081e6:	e05a      	b.n	800829e <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	2100      	movs	r1, #0
 80081ee:	4618      	mov	r0, r3
 80081f0:	f001 f907 	bl	8009402 <SDIO_GetResponse>
 80081f4:	4602      	mov	r2, r0
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	2104      	movs	r1, #4
 8008200:	4618      	mov	r0, r3
 8008202:	f001 f8fe 	bl	8009402 <SDIO_GetResponse>
 8008206:	4602      	mov	r2, r0
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	2108      	movs	r1, #8
 8008212:	4618      	mov	r0, r3
 8008214:	f001 f8f5 	bl	8009402 <SDIO_GetResponse>
 8008218:	4602      	mov	r2, r0
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	210c      	movs	r1, #12
 8008224:	4618      	mov	r0, r3
 8008226:	f001 f8ec 	bl	8009402 <SDIO_GetResponse>
 800822a:	4602      	mov	r2, r0
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	2104      	movs	r1, #4
 8008236:	4618      	mov	r0, r3
 8008238:	f001 f8e3 	bl	8009402 <SDIO_GetResponse>
 800823c:	4603      	mov	r3, r0
 800823e:	0d1a      	lsrs	r2, r3, #20
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8008244:	f107 0310 	add.w	r3, r7, #16
 8008248:	4619      	mov	r1, r3
 800824a:	6878      	ldr	r0, [r7, #4]
 800824c:	f7ff fbe4 	bl	8007a18 <HAL_SD_GetCardCSD>
 8008250:	4603      	mov	r3, r0
 8008252:	2b00      	cmp	r3, #0
 8008254:	d002      	beq.n	800825c <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008256:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800825a:	e020      	b.n	800829e <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	6819      	ldr	r1, [r3, #0]
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008264:	041b      	lsls	r3, r3, #16
 8008266:	f04f 0400 	mov.w	r4, #0
 800826a:	461a      	mov	r2, r3
 800826c:	4623      	mov	r3, r4
 800826e:	4608      	mov	r0, r1
 8008270:	f001 f9d2 	bl	8009618 <SDMMC_CmdSelDesel>
 8008274:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8008276:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008278:	2b00      	cmp	r3, #0
 800827a:	d001      	beq.n	8008280 <SD_InitCard+0x174>
  {
    return errorstate;
 800827c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800827e:	e00e      	b.n	800829e <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681d      	ldr	r5, [r3, #0]
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	466c      	mov	r4, sp
 8008288:	f103 0210 	add.w	r2, r3, #16
 800828c:	ca07      	ldmia	r2, {r0, r1, r2}
 800828e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008292:	3304      	adds	r3, #4
 8008294:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008296:	4628      	mov	r0, r5
 8008298:	f001 f816 	bl	80092c8 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800829c:	2300      	movs	r3, #0
}
 800829e:	4618      	mov	r0, r3
 80082a0:	3740      	adds	r7, #64	; 0x40
 80082a2:	46bd      	mov	sp, r7
 80082a4:	bdb0      	pop	{r4, r5, r7, pc}
	...

080082a8 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 80082a8:	b580      	push	{r7, lr}
 80082aa:	b086      	sub	sp, #24
 80082ac:	af00      	add	r7, sp, #0
 80082ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80082b0:	2300      	movs	r3, #0
 80082b2:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 80082b4:	2300      	movs	r3, #0
 80082b6:	617b      	str	r3, [r7, #20]
 80082b8:	2300      	movs	r3, #0
 80082ba:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	4618      	mov	r0, r3
 80082c2:	f001 f9cc 	bl	800965e <SDMMC_CmdGoIdleState>
 80082c6:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d001      	beq.n	80082d2 <SD_PowerON+0x2a>
  {
    return errorstate;
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	e072      	b.n	80083b8 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	4618      	mov	r0, r3
 80082d8:	f001 f9df 	bl	800969a <SDMMC_CmdOperCond>
 80082dc:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d00d      	beq.n	8008300 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	2200      	movs	r2, #0
 80082e8:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	4618      	mov	r0, r3
 80082f0:	f001 f9b5 	bl	800965e <SDMMC_CmdGoIdleState>
 80082f4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d004      	beq.n	8008306 <SD_PowerON+0x5e>
    {
      return errorstate;
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	e05b      	b.n	80083b8 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	2201      	movs	r2, #1
 8008304:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800830a:	2b01      	cmp	r3, #1
 800830c:	d137      	bne.n	800837e <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	2100      	movs	r1, #0
 8008314:	4618      	mov	r0, r3
 8008316:	f001 f9df 	bl	80096d8 <SDMMC_CmdAppCommand>
 800831a:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	2b00      	cmp	r3, #0
 8008320:	d02d      	beq.n	800837e <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008322:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8008326:	e047      	b.n	80083b8 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	2100      	movs	r1, #0
 800832e:	4618      	mov	r0, r3
 8008330:	f001 f9d2 	bl	80096d8 <SDMMC_CmdAppCommand>
 8008334:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	2b00      	cmp	r3, #0
 800833a:	d001      	beq.n	8008340 <SD_PowerON+0x98>
    {
      return errorstate;
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	e03b      	b.n	80083b8 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	491e      	ldr	r1, [pc, #120]	; (80083c0 <SD_PowerON+0x118>)
 8008346:	4618      	mov	r0, r3
 8008348:	f001 f9e8 	bl	800971c <SDMMC_CmdAppOperCommand>
 800834c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	2b00      	cmp	r3, #0
 8008352:	d002      	beq.n	800835a <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008354:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8008358:	e02e      	b.n	80083b8 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	2100      	movs	r1, #0
 8008360:	4618      	mov	r0, r3
 8008362:	f001 f84e 	bl	8009402 <SDIO_GetResponse>
 8008366:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8008368:	697b      	ldr	r3, [r7, #20]
 800836a:	0fdb      	lsrs	r3, r3, #31
 800836c:	2b01      	cmp	r3, #1
 800836e:	d101      	bne.n	8008374 <SD_PowerON+0xcc>
 8008370:	2301      	movs	r3, #1
 8008372:	e000      	b.n	8008376 <SD_PowerON+0xce>
 8008374:	2300      	movs	r3, #0
 8008376:	613b      	str	r3, [r7, #16]

    count++;
 8008378:	68bb      	ldr	r3, [r7, #8]
 800837a:	3301      	adds	r3, #1
 800837c:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800837e:	68bb      	ldr	r3, [r7, #8]
 8008380:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8008384:	4293      	cmp	r3, r2
 8008386:	d802      	bhi.n	800838e <SD_PowerON+0xe6>
 8008388:	693b      	ldr	r3, [r7, #16]
 800838a:	2b00      	cmp	r3, #0
 800838c:	d0cc      	beq.n	8008328 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800838e:	68bb      	ldr	r3, [r7, #8]
 8008390:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8008394:	4293      	cmp	r3, r2
 8008396:	d902      	bls.n	800839e <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8008398:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800839c:	e00c      	b.n	80083b8 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800839e:	697b      	ldr	r3, [r7, #20]
 80083a0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d003      	beq.n	80083b0 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	2201      	movs	r2, #1
 80083ac:	645a      	str	r2, [r3, #68]	; 0x44
 80083ae:	e002      	b.n	80083b6 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	2200      	movs	r2, #0
 80083b4:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 80083b6:	2300      	movs	r3, #0
}
 80083b8:	4618      	mov	r0, r3
 80083ba:	3718      	adds	r7, #24
 80083bc:	46bd      	mov	sp, r7
 80083be:	bd80      	pop	{r7, pc}
 80083c0:	c1100000 	.word	0xc1100000

080083c4 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 80083c4:	b580      	push	{r7, lr}
 80083c6:	b084      	sub	sp, #16
 80083c8:	af00      	add	r7, sp, #0
 80083ca:	6078      	str	r0, [r7, #4]
 80083cc:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 80083ce:	683b      	ldr	r3, [r7, #0]
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d102      	bne.n	80083da <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 80083d4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80083d8:	e018      	b.n	800840c <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681a      	ldr	r2, [r3, #0]
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80083e2:	041b      	lsls	r3, r3, #16
 80083e4:	4619      	mov	r1, r3
 80083e6:	4610      	mov	r0, r2
 80083e8:	f001 fa5c 	bl	80098a4 <SDMMC_CmdSendStatus>
 80083ec:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d001      	beq.n	80083f8 <SD_SendStatus+0x34>
  {
    return errorstate;
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	e009      	b.n	800840c <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	2100      	movs	r1, #0
 80083fe:	4618      	mov	r0, r3
 8008400:	f000 ffff 	bl	8009402 <SDIO_GetResponse>
 8008404:	4602      	mov	r2, r0
 8008406:	683b      	ldr	r3, [r7, #0]
 8008408:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800840a:	2300      	movs	r3, #0
}
 800840c:	4618      	mov	r0, r3
 800840e:	3710      	adds	r7, #16
 8008410:	46bd      	mov	sp, r7
 8008412:	bd80      	pop	{r7, pc}

08008414 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8008414:	b580      	push	{r7, lr}
 8008416:	b086      	sub	sp, #24
 8008418:	af00      	add	r7, sp, #0
 800841a:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800841c:	2300      	movs	r3, #0
 800841e:	60fb      	str	r3, [r7, #12]
 8008420:	2300      	movs	r3, #0
 8008422:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	2100      	movs	r1, #0
 800842a:	4618      	mov	r0, r3
 800842c:	f000 ffe9 	bl	8009402 <SDIO_GetResponse>
 8008430:	4603      	mov	r3, r0
 8008432:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008436:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800843a:	d102      	bne.n	8008442 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800843c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008440:	e02f      	b.n	80084a2 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8008442:	f107 030c 	add.w	r3, r7, #12
 8008446:	4619      	mov	r1, r3
 8008448:	6878      	ldr	r0, [r7, #4]
 800844a:	f000 f879 	bl	8008540 <SD_FindSCR>
 800844e:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008450:	697b      	ldr	r3, [r7, #20]
 8008452:	2b00      	cmp	r3, #0
 8008454:	d001      	beq.n	800845a <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8008456:	697b      	ldr	r3, [r7, #20]
 8008458:	e023      	b.n	80084a2 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800845a:	693b      	ldr	r3, [r7, #16]
 800845c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008460:	2b00      	cmp	r3, #0
 8008462:	d01c      	beq.n	800849e <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681a      	ldr	r2, [r3, #0]
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800846c:	041b      	lsls	r3, r3, #16
 800846e:	4619      	mov	r1, r3
 8008470:	4610      	mov	r0, r2
 8008472:	f001 f931 	bl	80096d8 <SDMMC_CmdAppCommand>
 8008476:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008478:	697b      	ldr	r3, [r7, #20]
 800847a:	2b00      	cmp	r3, #0
 800847c:	d001      	beq.n	8008482 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800847e:	697b      	ldr	r3, [r7, #20]
 8008480:	e00f      	b.n	80084a2 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	2102      	movs	r1, #2
 8008488:	4618      	mov	r0, r3
 800848a:	f001 f96a 	bl	8009762 <SDMMC_CmdBusWidth>
 800848e:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008490:	697b      	ldr	r3, [r7, #20]
 8008492:	2b00      	cmp	r3, #0
 8008494:	d001      	beq.n	800849a <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8008496:	697b      	ldr	r3, [r7, #20]
 8008498:	e003      	b.n	80084a2 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800849a:	2300      	movs	r3, #0
 800849c:	e001      	b.n	80084a2 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800849e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 80084a2:	4618      	mov	r0, r3
 80084a4:	3718      	adds	r7, #24
 80084a6:	46bd      	mov	sp, r7
 80084a8:	bd80      	pop	{r7, pc}

080084aa <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 80084aa:	b580      	push	{r7, lr}
 80084ac:	b086      	sub	sp, #24
 80084ae:	af00      	add	r7, sp, #0
 80084b0:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 80084b2:	2300      	movs	r3, #0
 80084b4:	60fb      	str	r3, [r7, #12]
 80084b6:	2300      	movs	r3, #0
 80084b8:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	2100      	movs	r1, #0
 80084c0:	4618      	mov	r0, r3
 80084c2:	f000 ff9e 	bl	8009402 <SDIO_GetResponse>
 80084c6:	4603      	mov	r3, r0
 80084c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80084cc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80084d0:	d102      	bne.n	80084d8 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80084d2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80084d6:	e02f      	b.n	8008538 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80084d8:	f107 030c 	add.w	r3, r7, #12
 80084dc:	4619      	mov	r1, r3
 80084de:	6878      	ldr	r0, [r7, #4]
 80084e0:	f000 f82e 	bl	8008540 <SD_FindSCR>
 80084e4:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80084e6:	697b      	ldr	r3, [r7, #20]
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d001      	beq.n	80084f0 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 80084ec:	697b      	ldr	r3, [r7, #20]
 80084ee:	e023      	b.n	8008538 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80084f0:	693b      	ldr	r3, [r7, #16]
 80084f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d01c      	beq.n	8008534 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681a      	ldr	r2, [r3, #0]
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008502:	041b      	lsls	r3, r3, #16
 8008504:	4619      	mov	r1, r3
 8008506:	4610      	mov	r0, r2
 8008508:	f001 f8e6 	bl	80096d8 <SDMMC_CmdAppCommand>
 800850c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800850e:	697b      	ldr	r3, [r7, #20]
 8008510:	2b00      	cmp	r3, #0
 8008512:	d001      	beq.n	8008518 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8008514:	697b      	ldr	r3, [r7, #20]
 8008516:	e00f      	b.n	8008538 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	2100      	movs	r1, #0
 800851e:	4618      	mov	r0, r3
 8008520:	f001 f91f 	bl	8009762 <SDMMC_CmdBusWidth>
 8008524:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008526:	697b      	ldr	r3, [r7, #20]
 8008528:	2b00      	cmp	r3, #0
 800852a:	d001      	beq.n	8008530 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800852c:	697b      	ldr	r3, [r7, #20]
 800852e:	e003      	b.n	8008538 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8008530:	2300      	movs	r3, #0
 8008532:	e001      	b.n	8008538 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8008534:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8008538:	4618      	mov	r0, r3
 800853a:	3718      	adds	r7, #24
 800853c:	46bd      	mov	sp, r7
 800853e:	bd80      	pop	{r7, pc}

08008540 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8008540:	b590      	push	{r4, r7, lr}
 8008542:	b08f      	sub	sp, #60	; 0x3c
 8008544:	af00      	add	r7, sp, #0
 8008546:	6078      	str	r0, [r7, #4]
 8008548:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800854a:	f7fb fe0f 	bl	800416c <HAL_GetTick>
 800854e:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 8008550:	2300      	movs	r3, #0
 8008552:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8008554:	2300      	movs	r3, #0
 8008556:	60bb      	str	r3, [r7, #8]
 8008558:	2300      	movs	r3, #0
 800855a:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800855c:	683b      	ldr	r3, [r7, #0]
 800855e:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	2108      	movs	r1, #8
 8008566:	4618      	mov	r0, r3
 8008568:	f000 ff8a 	bl	8009480 <SDMMC_CmdBlockLength>
 800856c:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800856e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008570:	2b00      	cmp	r3, #0
 8008572:	d001      	beq.n	8008578 <SD_FindSCR+0x38>
  {
    return errorstate;
 8008574:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008576:	e0a9      	b.n	80086cc <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681a      	ldr	r2, [r3, #0]
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008580:	041b      	lsls	r3, r3, #16
 8008582:	4619      	mov	r1, r3
 8008584:	4610      	mov	r0, r2
 8008586:	f001 f8a7 	bl	80096d8 <SDMMC_CmdAppCommand>
 800858a:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800858c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800858e:	2b00      	cmp	r3, #0
 8008590:	d001      	beq.n	8008596 <SD_FindSCR+0x56>
  {
    return errorstate;
 8008592:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008594:	e09a      	b.n	80086cc <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8008596:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800859a:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800859c:	2308      	movs	r3, #8
 800859e:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 80085a0:	2330      	movs	r3, #48	; 0x30
 80085a2:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 80085a4:	2302      	movs	r3, #2
 80085a6:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80085a8:	2300      	movs	r3, #0
 80085aa:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 80085ac:	2301      	movs	r3, #1
 80085ae:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	f107 0210 	add.w	r2, r7, #16
 80085b8:	4611      	mov	r1, r2
 80085ba:	4618      	mov	r0, r3
 80085bc:	f000 ff34 	bl	8009428 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	4618      	mov	r0, r3
 80085c6:	f001 f8ee 	bl	80097a6 <SDMMC_CmdSendSCR>
 80085ca:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80085cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d022      	beq.n	8008618 <SD_FindSCR+0xd8>
  {
    return errorstate;
 80085d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80085d4:	e07a      	b.n	80086cc <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80085dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d00e      	beq.n	8008602 <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	6819      	ldr	r1, [r3, #0]
 80085e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80085ea:	009b      	lsls	r3, r3, #2
 80085ec:	f107 0208 	add.w	r2, r7, #8
 80085f0:	18d4      	adds	r4, r2, r3
 80085f2:	4608      	mov	r0, r1
 80085f4:	f000 fe93 	bl	800931e <SDIO_ReadFIFO>
 80085f8:	4603      	mov	r3, r0
 80085fa:	6023      	str	r3, [r4, #0]
      index++;
 80085fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80085fe:	3301      	adds	r3, #1
 8008600:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8008602:	f7fb fdb3 	bl	800416c <HAL_GetTick>
 8008606:	4602      	mov	r2, r0
 8008608:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800860a:	1ad3      	subs	r3, r2, r3
 800860c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008610:	d102      	bne.n	8008618 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8008612:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008616:	e059      	b.n	80086cc <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800861e:	f240 432a 	movw	r3, #1066	; 0x42a
 8008622:	4013      	ands	r3, r2
 8008624:	2b00      	cmp	r3, #0
 8008626:	d0d6      	beq.n	80085d6 <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800862e:	f003 0308 	and.w	r3, r3, #8
 8008632:	2b00      	cmp	r3, #0
 8008634:	d005      	beq.n	8008642 <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	2208      	movs	r2, #8
 800863c:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800863e:	2308      	movs	r3, #8
 8008640:	e044      	b.n	80086cc <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008648:	f003 0302 	and.w	r3, r3, #2
 800864c:	2b00      	cmp	r3, #0
 800864e:	d005      	beq.n	800865c <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	2202      	movs	r2, #2
 8008656:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8008658:	2302      	movs	r3, #2
 800865a:	e037      	b.n	80086cc <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008662:	f003 0320 	and.w	r3, r3, #32
 8008666:	2b00      	cmp	r3, #0
 8008668:	d005      	beq.n	8008676 <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	2220      	movs	r2, #32
 8008670:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8008672:	2320      	movs	r3, #32
 8008674:	e02a      	b.n	80086cc <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	f240 523a 	movw	r2, #1338	; 0x53a
 800867e:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	061a      	lsls	r2, r3, #24
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	021b      	lsls	r3, r3, #8
 8008688:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800868c:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	0a1b      	lsrs	r3, r3, #8
 8008692:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8008696:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	0e1b      	lsrs	r3, r3, #24
 800869c:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800869e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086a0:	601a      	str	r2, [r3, #0]
    scr++;
 80086a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086a4:	3304      	adds	r3, #4
 80086a6:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80086a8:	68bb      	ldr	r3, [r7, #8]
 80086aa:	061a      	lsls	r2, r3, #24
 80086ac:	68bb      	ldr	r3, [r7, #8]
 80086ae:	021b      	lsls	r3, r3, #8
 80086b0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80086b4:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80086b6:	68bb      	ldr	r3, [r7, #8]
 80086b8:	0a1b      	lsrs	r3, r3, #8
 80086ba:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80086be:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80086c0:	68bb      	ldr	r3, [r7, #8]
 80086c2:	0e1b      	lsrs	r3, r3, #24
 80086c4:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80086c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086c8:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 80086ca:	2300      	movs	r3, #0
}
 80086cc:	4618      	mov	r0, r3
 80086ce:	373c      	adds	r7, #60	; 0x3c
 80086d0:	46bd      	mov	sp, r7
 80086d2:	bd90      	pop	{r4, r7, pc}

080086d4 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 80086d4:	b580      	push	{r7, lr}
 80086d6:	b086      	sub	sp, #24
 80086d8:	af00      	add	r7, sp, #0
 80086da:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086e0:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086e6:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 80086e8:	693b      	ldr	r3, [r7, #16]
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d03f      	beq.n	800876e <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 80086ee:	2300      	movs	r3, #0
 80086f0:	617b      	str	r3, [r7, #20]
 80086f2:	e033      	b.n	800875c <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	4618      	mov	r0, r3
 80086fa:	f000 fe10 	bl	800931e <SDIO_ReadFIFO>
 80086fe:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8008700:	68bb      	ldr	r3, [r7, #8]
 8008702:	b2da      	uxtb	r2, r3
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	3301      	adds	r3, #1
 800870c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800870e:	693b      	ldr	r3, [r7, #16]
 8008710:	3b01      	subs	r3, #1
 8008712:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8008714:	68bb      	ldr	r3, [r7, #8]
 8008716:	0a1b      	lsrs	r3, r3, #8
 8008718:	b2da      	uxtb	r2, r3
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	701a      	strb	r2, [r3, #0]
      tmp++;
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	3301      	adds	r3, #1
 8008722:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008724:	693b      	ldr	r3, [r7, #16]
 8008726:	3b01      	subs	r3, #1
 8008728:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800872a:	68bb      	ldr	r3, [r7, #8]
 800872c:	0c1b      	lsrs	r3, r3, #16
 800872e:	b2da      	uxtb	r2, r3
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	3301      	adds	r3, #1
 8008738:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800873a:	693b      	ldr	r3, [r7, #16]
 800873c:	3b01      	subs	r3, #1
 800873e:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8008740:	68bb      	ldr	r3, [r7, #8]
 8008742:	0e1b      	lsrs	r3, r3, #24
 8008744:	b2da      	uxtb	r2, r3
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	701a      	strb	r2, [r3, #0]
      tmp++;
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	3301      	adds	r3, #1
 800874e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008750:	693b      	ldr	r3, [r7, #16]
 8008752:	3b01      	subs	r3, #1
 8008754:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8008756:	697b      	ldr	r3, [r7, #20]
 8008758:	3301      	adds	r3, #1
 800875a:	617b      	str	r3, [r7, #20]
 800875c:	697b      	ldr	r3, [r7, #20]
 800875e:	2b07      	cmp	r3, #7
 8008760:	d9c8      	bls.n	80086f4 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	68fa      	ldr	r2, [r7, #12]
 8008766:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	693a      	ldr	r2, [r7, #16]
 800876c:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 800876e:	bf00      	nop
 8008770:	3718      	adds	r7, #24
 8008772:	46bd      	mov	sp, r7
 8008774:	bd80      	pop	{r7, pc}

08008776 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8008776:	b580      	push	{r7, lr}
 8008778:	b086      	sub	sp, #24
 800877a:	af00      	add	r7, sp, #0
 800877c:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	6a1b      	ldr	r3, [r3, #32]
 8008782:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008788:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800878a:	693b      	ldr	r3, [r7, #16]
 800878c:	2b00      	cmp	r3, #0
 800878e:	d043      	beq.n	8008818 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8008790:	2300      	movs	r3, #0
 8008792:	617b      	str	r3, [r7, #20]
 8008794:	e037      	b.n	8008806 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	781b      	ldrb	r3, [r3, #0]
 800879a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	3301      	adds	r3, #1
 80087a0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80087a2:	693b      	ldr	r3, [r7, #16]
 80087a4:	3b01      	subs	r3, #1
 80087a6:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	781b      	ldrb	r3, [r3, #0]
 80087ac:	021a      	lsls	r2, r3, #8
 80087ae:	68bb      	ldr	r3, [r7, #8]
 80087b0:	4313      	orrs	r3, r2
 80087b2:	60bb      	str	r3, [r7, #8]
      tmp++;
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	3301      	adds	r3, #1
 80087b8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80087ba:	693b      	ldr	r3, [r7, #16]
 80087bc:	3b01      	subs	r3, #1
 80087be:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	781b      	ldrb	r3, [r3, #0]
 80087c4:	041a      	lsls	r2, r3, #16
 80087c6:	68bb      	ldr	r3, [r7, #8]
 80087c8:	4313      	orrs	r3, r2
 80087ca:	60bb      	str	r3, [r7, #8]
      tmp++;
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	3301      	adds	r3, #1
 80087d0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80087d2:	693b      	ldr	r3, [r7, #16]
 80087d4:	3b01      	subs	r3, #1
 80087d6:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	781b      	ldrb	r3, [r3, #0]
 80087dc:	061a      	lsls	r2, r3, #24
 80087de:	68bb      	ldr	r3, [r7, #8]
 80087e0:	4313      	orrs	r3, r2
 80087e2:	60bb      	str	r3, [r7, #8]
      tmp++;
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	3301      	adds	r3, #1
 80087e8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80087ea:	693b      	ldr	r3, [r7, #16]
 80087ec:	3b01      	subs	r3, #1
 80087ee:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	f107 0208 	add.w	r2, r7, #8
 80087f8:	4611      	mov	r1, r2
 80087fa:	4618      	mov	r0, r3
 80087fc:	f000 fd9c 	bl	8009338 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8008800:	697b      	ldr	r3, [r7, #20]
 8008802:	3301      	adds	r3, #1
 8008804:	617b      	str	r3, [r7, #20]
 8008806:	697b      	ldr	r3, [r7, #20]
 8008808:	2b07      	cmp	r3, #7
 800880a:	d9c4      	bls.n	8008796 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	68fa      	ldr	r2, [r7, #12]
 8008810:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	693a      	ldr	r2, [r7, #16]
 8008816:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 8008818:	bf00      	nop
 800881a:	3718      	adds	r7, #24
 800881c:	46bd      	mov	sp, r7
 800881e:	bd80      	pop	{r7, pc}

08008820 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008820:	b580      	push	{r7, lr}
 8008822:	b082      	sub	sp, #8
 8008824:	af00      	add	r7, sp, #0
 8008826:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	2b00      	cmp	r3, #0
 800882c:	d101      	bne.n	8008832 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800882e:	2301      	movs	r3, #1
 8008830:	e056      	b.n	80088e0 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	2200      	movs	r2, #0
 8008836:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800883e:	b2db      	uxtb	r3, r3
 8008840:	2b00      	cmp	r3, #0
 8008842:	d106      	bne.n	8008852 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	2200      	movs	r2, #0
 8008848:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800884c:	6878      	ldr	r0, [r7, #4]
 800884e:	f7fa f821 	bl	8002894 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	2202      	movs	r2, #2
 8008856:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	681a      	ldr	r2, [r3, #0]
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008868:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	685a      	ldr	r2, [r3, #4]
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	689b      	ldr	r3, [r3, #8]
 8008872:	431a      	orrs	r2, r3
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	68db      	ldr	r3, [r3, #12]
 8008878:	431a      	orrs	r2, r3
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	691b      	ldr	r3, [r3, #16]
 800887e:	431a      	orrs	r2, r3
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	695b      	ldr	r3, [r3, #20]
 8008884:	431a      	orrs	r2, r3
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	699b      	ldr	r3, [r3, #24]
 800888a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800888e:	431a      	orrs	r2, r3
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	69db      	ldr	r3, [r3, #28]
 8008894:	431a      	orrs	r2, r3
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	6a1b      	ldr	r3, [r3, #32]
 800889a:	ea42 0103 	orr.w	r1, r2, r3
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	430a      	orrs	r2, r1
 80088a8:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	699b      	ldr	r3, [r3, #24]
 80088ae:	0c1b      	lsrs	r3, r3, #16
 80088b0:	f003 0104 	and.w	r1, r3, #4
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	430a      	orrs	r2, r1
 80088be:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	69da      	ldr	r2, [r3, #28]
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80088ce:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	2200      	movs	r2, #0
 80088d4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	2201      	movs	r2, #1
 80088da:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80088de:	2300      	movs	r3, #0
}
 80088e0:	4618      	mov	r0, r3
 80088e2:	3708      	adds	r7, #8
 80088e4:	46bd      	mov	sp, r7
 80088e6:	bd80      	pop	{r7, pc}

080088e8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80088e8:	b580      	push	{r7, lr}
 80088ea:	b088      	sub	sp, #32
 80088ec:	af00      	add	r7, sp, #0
 80088ee:	60f8      	str	r0, [r7, #12]
 80088f0:	60b9      	str	r1, [r7, #8]
 80088f2:	603b      	str	r3, [r7, #0]
 80088f4:	4613      	mov	r3, r2
 80088f6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80088f8:	2300      	movs	r3, #0
 80088fa:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008902:	2b01      	cmp	r3, #1
 8008904:	d101      	bne.n	800890a <HAL_SPI_Transmit+0x22>
 8008906:	2302      	movs	r3, #2
 8008908:	e11e      	b.n	8008b48 <HAL_SPI_Transmit+0x260>
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	2201      	movs	r2, #1
 800890e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008912:	f7fb fc2b 	bl	800416c <HAL_GetTick>
 8008916:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8008918:	88fb      	ldrh	r3, [r7, #6]
 800891a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008922:	b2db      	uxtb	r3, r3
 8008924:	2b01      	cmp	r3, #1
 8008926:	d002      	beq.n	800892e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8008928:	2302      	movs	r3, #2
 800892a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800892c:	e103      	b.n	8008b36 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800892e:	68bb      	ldr	r3, [r7, #8]
 8008930:	2b00      	cmp	r3, #0
 8008932:	d002      	beq.n	800893a <HAL_SPI_Transmit+0x52>
 8008934:	88fb      	ldrh	r3, [r7, #6]
 8008936:	2b00      	cmp	r3, #0
 8008938:	d102      	bne.n	8008940 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800893a:	2301      	movs	r3, #1
 800893c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800893e:	e0fa      	b.n	8008b36 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	2203      	movs	r2, #3
 8008944:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	2200      	movs	r2, #0
 800894c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	68ba      	ldr	r2, [r7, #8]
 8008952:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	88fa      	ldrh	r2, [r7, #6]
 8008958:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	88fa      	ldrh	r2, [r7, #6]
 800895e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	2200      	movs	r2, #0
 8008964:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	2200      	movs	r2, #0
 800896a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	2200      	movs	r2, #0
 8008970:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	2200      	movs	r2, #0
 8008976:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	2200      	movs	r2, #0
 800897c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	689b      	ldr	r3, [r3, #8]
 8008982:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008986:	d107      	bne.n	8008998 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	681b      	ldr	r3, [r3, #0]
 800898c:	681a      	ldr	r2, [r3, #0]
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008996:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80089a2:	2b40      	cmp	r3, #64	; 0x40
 80089a4:	d007      	beq.n	80089b6 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	681a      	ldr	r2, [r3, #0]
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80089b4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	68db      	ldr	r3, [r3, #12]
 80089ba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80089be:	d14b      	bne.n	8008a58 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	685b      	ldr	r3, [r3, #4]
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d002      	beq.n	80089ce <HAL_SPI_Transmit+0xe6>
 80089c8:	8afb      	ldrh	r3, [r7, #22]
 80089ca:	2b01      	cmp	r3, #1
 80089cc:	d13e      	bne.n	8008a4c <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089d2:	881a      	ldrh	r2, [r3, #0]
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089de:	1c9a      	adds	r2, r3, #2
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80089e8:	b29b      	uxth	r3, r3
 80089ea:	3b01      	subs	r3, #1
 80089ec:	b29a      	uxth	r2, r3
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80089f2:	e02b      	b.n	8008a4c <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	689b      	ldr	r3, [r3, #8]
 80089fa:	f003 0302 	and.w	r3, r3, #2
 80089fe:	2b02      	cmp	r3, #2
 8008a00:	d112      	bne.n	8008a28 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a06:	881a      	ldrh	r2, [r3, #0]
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a12:	1c9a      	adds	r2, r3, #2
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008a1c:	b29b      	uxth	r3, r3
 8008a1e:	3b01      	subs	r3, #1
 8008a20:	b29a      	uxth	r2, r3
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	86da      	strh	r2, [r3, #54]	; 0x36
 8008a26:	e011      	b.n	8008a4c <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008a28:	f7fb fba0 	bl	800416c <HAL_GetTick>
 8008a2c:	4602      	mov	r2, r0
 8008a2e:	69bb      	ldr	r3, [r7, #24]
 8008a30:	1ad3      	subs	r3, r2, r3
 8008a32:	683a      	ldr	r2, [r7, #0]
 8008a34:	429a      	cmp	r2, r3
 8008a36:	d803      	bhi.n	8008a40 <HAL_SPI_Transmit+0x158>
 8008a38:	683b      	ldr	r3, [r7, #0]
 8008a3a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008a3e:	d102      	bne.n	8008a46 <HAL_SPI_Transmit+0x15e>
 8008a40:	683b      	ldr	r3, [r7, #0]
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d102      	bne.n	8008a4c <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8008a46:	2303      	movs	r3, #3
 8008a48:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008a4a:	e074      	b.n	8008b36 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008a50:	b29b      	uxth	r3, r3
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d1ce      	bne.n	80089f4 <HAL_SPI_Transmit+0x10c>
 8008a56:	e04c      	b.n	8008af2 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	685b      	ldr	r3, [r3, #4]
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d002      	beq.n	8008a66 <HAL_SPI_Transmit+0x17e>
 8008a60:	8afb      	ldrh	r3, [r7, #22]
 8008a62:	2b01      	cmp	r3, #1
 8008a64:	d140      	bne.n	8008ae8 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	330c      	adds	r3, #12
 8008a70:	7812      	ldrb	r2, [r2, #0]
 8008a72:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a78:	1c5a      	adds	r2, r3, #1
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008a82:	b29b      	uxth	r3, r3
 8008a84:	3b01      	subs	r3, #1
 8008a86:	b29a      	uxth	r2, r3
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8008a8c:	e02c      	b.n	8008ae8 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	689b      	ldr	r3, [r3, #8]
 8008a94:	f003 0302 	and.w	r3, r3, #2
 8008a98:	2b02      	cmp	r3, #2
 8008a9a:	d113      	bne.n	8008ac4 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	330c      	adds	r3, #12
 8008aa6:	7812      	ldrb	r2, [r2, #0]
 8008aa8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008aae:	1c5a      	adds	r2, r3, #1
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008ab8:	b29b      	uxth	r3, r3
 8008aba:	3b01      	subs	r3, #1
 8008abc:	b29a      	uxth	r2, r3
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	86da      	strh	r2, [r3, #54]	; 0x36
 8008ac2:	e011      	b.n	8008ae8 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008ac4:	f7fb fb52 	bl	800416c <HAL_GetTick>
 8008ac8:	4602      	mov	r2, r0
 8008aca:	69bb      	ldr	r3, [r7, #24]
 8008acc:	1ad3      	subs	r3, r2, r3
 8008ace:	683a      	ldr	r2, [r7, #0]
 8008ad0:	429a      	cmp	r2, r3
 8008ad2:	d803      	bhi.n	8008adc <HAL_SPI_Transmit+0x1f4>
 8008ad4:	683b      	ldr	r3, [r7, #0]
 8008ad6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008ada:	d102      	bne.n	8008ae2 <HAL_SPI_Transmit+0x1fa>
 8008adc:	683b      	ldr	r3, [r7, #0]
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d102      	bne.n	8008ae8 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8008ae2:	2303      	movs	r3, #3
 8008ae4:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008ae6:	e026      	b.n	8008b36 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008aec:	b29b      	uxth	r3, r3
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d1cd      	bne.n	8008a8e <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008af2:	69ba      	ldr	r2, [r7, #24]
 8008af4:	6839      	ldr	r1, [r7, #0]
 8008af6:	68f8      	ldr	r0, [r7, #12]
 8008af8:	f000 fba4 	bl	8009244 <SPI_EndRxTxTransaction>
 8008afc:	4603      	mov	r3, r0
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d002      	beq.n	8008b08 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	2220      	movs	r2, #32
 8008b06:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	689b      	ldr	r3, [r3, #8]
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d10a      	bne.n	8008b26 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008b10:	2300      	movs	r3, #0
 8008b12:	613b      	str	r3, [r7, #16]
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	68db      	ldr	r3, [r3, #12]
 8008b1a:	613b      	str	r3, [r7, #16]
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	689b      	ldr	r3, [r3, #8]
 8008b22:	613b      	str	r3, [r7, #16]
 8008b24:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d002      	beq.n	8008b34 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8008b2e:	2301      	movs	r3, #1
 8008b30:	77fb      	strb	r3, [r7, #31]
 8008b32:	e000      	b.n	8008b36 <HAL_SPI_Transmit+0x24e>
  }

error:
 8008b34:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	2201      	movs	r2, #1
 8008b3a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	2200      	movs	r2, #0
 8008b42:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008b46:	7ffb      	ldrb	r3, [r7, #31]
}
 8008b48:	4618      	mov	r0, r3
 8008b4a:	3720      	adds	r7, #32
 8008b4c:	46bd      	mov	sp, r7
 8008b4e:	bd80      	pop	{r7, pc}

08008b50 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008b50:	b580      	push	{r7, lr}
 8008b52:	b088      	sub	sp, #32
 8008b54:	af02      	add	r7, sp, #8
 8008b56:	60f8      	str	r0, [r7, #12]
 8008b58:	60b9      	str	r1, [r7, #8]
 8008b5a:	603b      	str	r3, [r7, #0]
 8008b5c:	4613      	mov	r3, r2
 8008b5e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008b60:	2300      	movs	r3, #0
 8008b62:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	685b      	ldr	r3, [r3, #4]
 8008b68:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008b6c:	d112      	bne.n	8008b94 <HAL_SPI_Receive+0x44>
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	689b      	ldr	r3, [r3, #8]
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d10e      	bne.n	8008b94 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	2204      	movs	r2, #4
 8008b7a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8008b7e:	88fa      	ldrh	r2, [r7, #6]
 8008b80:	683b      	ldr	r3, [r7, #0]
 8008b82:	9300      	str	r3, [sp, #0]
 8008b84:	4613      	mov	r3, r2
 8008b86:	68ba      	ldr	r2, [r7, #8]
 8008b88:	68b9      	ldr	r1, [r7, #8]
 8008b8a:	68f8      	ldr	r0, [r7, #12]
 8008b8c:	f000 f8e9 	bl	8008d62 <HAL_SPI_TransmitReceive>
 8008b90:	4603      	mov	r3, r0
 8008b92:	e0e2      	b.n	8008d5a <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008b9a:	2b01      	cmp	r3, #1
 8008b9c:	d101      	bne.n	8008ba2 <HAL_SPI_Receive+0x52>
 8008b9e:	2302      	movs	r3, #2
 8008ba0:	e0db      	b.n	8008d5a <HAL_SPI_Receive+0x20a>
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	2201      	movs	r2, #1
 8008ba6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008baa:	f7fb fadf 	bl	800416c <HAL_GetTick>
 8008bae:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008bb6:	b2db      	uxtb	r3, r3
 8008bb8:	2b01      	cmp	r3, #1
 8008bba:	d002      	beq.n	8008bc2 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8008bbc:	2302      	movs	r3, #2
 8008bbe:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008bc0:	e0c2      	b.n	8008d48 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 8008bc2:	68bb      	ldr	r3, [r7, #8]
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d002      	beq.n	8008bce <HAL_SPI_Receive+0x7e>
 8008bc8:	88fb      	ldrh	r3, [r7, #6]
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d102      	bne.n	8008bd4 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8008bce:	2301      	movs	r3, #1
 8008bd0:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008bd2:	e0b9      	b.n	8008d48 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	2204      	movs	r2, #4
 8008bd8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	2200      	movs	r2, #0
 8008be0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008be2:	68fb      	ldr	r3, [r7, #12]
 8008be4:	68ba      	ldr	r2, [r7, #8]
 8008be6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	88fa      	ldrh	r2, [r7, #6]
 8008bec:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	88fa      	ldrh	r2, [r7, #6]
 8008bf2:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	2200      	movs	r2, #0
 8008bf8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	2200      	movs	r2, #0
 8008bfe:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	2200      	movs	r2, #0
 8008c04:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	2200      	movs	r2, #0
 8008c0a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	2200      	movs	r2, #0
 8008c10:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	689b      	ldr	r3, [r3, #8]
 8008c16:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008c1a:	d107      	bne.n	8008c2c <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	681a      	ldr	r2, [r3, #0]
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8008c2a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c36:	2b40      	cmp	r3, #64	; 0x40
 8008c38:	d007      	beq.n	8008c4a <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	681a      	ldr	r2, [r3, #0]
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008c48:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	68db      	ldr	r3, [r3, #12]
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d162      	bne.n	8008d18 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8008c52:	e02e      	b.n	8008cb2 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	689b      	ldr	r3, [r3, #8]
 8008c5a:	f003 0301 	and.w	r3, r3, #1
 8008c5e:	2b01      	cmp	r3, #1
 8008c60:	d115      	bne.n	8008c8e <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	f103 020c 	add.w	r2, r3, #12
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c6e:	7812      	ldrb	r2, [r2, #0]
 8008c70:	b2d2      	uxtb	r2, r2
 8008c72:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c78:	1c5a      	adds	r2, r3, #1
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008c82:	b29b      	uxth	r3, r3
 8008c84:	3b01      	subs	r3, #1
 8008c86:	b29a      	uxth	r2, r3
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008c8c:	e011      	b.n	8008cb2 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008c8e:	f7fb fa6d 	bl	800416c <HAL_GetTick>
 8008c92:	4602      	mov	r2, r0
 8008c94:	693b      	ldr	r3, [r7, #16]
 8008c96:	1ad3      	subs	r3, r2, r3
 8008c98:	683a      	ldr	r2, [r7, #0]
 8008c9a:	429a      	cmp	r2, r3
 8008c9c:	d803      	bhi.n	8008ca6 <HAL_SPI_Receive+0x156>
 8008c9e:	683b      	ldr	r3, [r7, #0]
 8008ca0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008ca4:	d102      	bne.n	8008cac <HAL_SPI_Receive+0x15c>
 8008ca6:	683b      	ldr	r3, [r7, #0]
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d102      	bne.n	8008cb2 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 8008cac:	2303      	movs	r3, #3
 8008cae:	75fb      	strb	r3, [r7, #23]
          goto error;
 8008cb0:	e04a      	b.n	8008d48 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008cb6:	b29b      	uxth	r3, r3
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d1cb      	bne.n	8008c54 <HAL_SPI_Receive+0x104>
 8008cbc:	e031      	b.n	8008d22 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	689b      	ldr	r3, [r3, #8]
 8008cc4:	f003 0301 	and.w	r3, r3, #1
 8008cc8:	2b01      	cmp	r3, #1
 8008cca:	d113      	bne.n	8008cf4 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	68da      	ldr	r2, [r3, #12]
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cd6:	b292      	uxth	r2, r2
 8008cd8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cde:	1c9a      	adds	r2, r3, #2
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008ce8:	b29b      	uxth	r3, r3
 8008cea:	3b01      	subs	r3, #1
 8008cec:	b29a      	uxth	r2, r3
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008cf2:	e011      	b.n	8008d18 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008cf4:	f7fb fa3a 	bl	800416c <HAL_GetTick>
 8008cf8:	4602      	mov	r2, r0
 8008cfa:	693b      	ldr	r3, [r7, #16]
 8008cfc:	1ad3      	subs	r3, r2, r3
 8008cfe:	683a      	ldr	r2, [r7, #0]
 8008d00:	429a      	cmp	r2, r3
 8008d02:	d803      	bhi.n	8008d0c <HAL_SPI_Receive+0x1bc>
 8008d04:	683b      	ldr	r3, [r7, #0]
 8008d06:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008d0a:	d102      	bne.n	8008d12 <HAL_SPI_Receive+0x1c2>
 8008d0c:	683b      	ldr	r3, [r7, #0]
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d102      	bne.n	8008d18 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 8008d12:	2303      	movs	r3, #3
 8008d14:	75fb      	strb	r3, [r7, #23]
          goto error;
 8008d16:	e017      	b.n	8008d48 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008d1c:	b29b      	uxth	r3, r3
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d1cd      	bne.n	8008cbe <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008d22:	693a      	ldr	r2, [r7, #16]
 8008d24:	6839      	ldr	r1, [r7, #0]
 8008d26:	68f8      	ldr	r0, [r7, #12]
 8008d28:	f000 fa27 	bl	800917a <SPI_EndRxTransaction>
 8008d2c:	4603      	mov	r3, r0
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d002      	beq.n	8008d38 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	2220      	movs	r2, #32
 8008d36:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d002      	beq.n	8008d46 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 8008d40:	2301      	movs	r3, #1
 8008d42:	75fb      	strb	r3, [r7, #23]
 8008d44:	e000      	b.n	8008d48 <HAL_SPI_Receive+0x1f8>
  }

error :
 8008d46:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	2201      	movs	r2, #1
 8008d4c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	2200      	movs	r2, #0
 8008d54:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008d58:	7dfb      	ldrb	r3, [r7, #23]
}
 8008d5a:	4618      	mov	r0, r3
 8008d5c:	3718      	adds	r7, #24
 8008d5e:	46bd      	mov	sp, r7
 8008d60:	bd80      	pop	{r7, pc}

08008d62 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8008d62:	b580      	push	{r7, lr}
 8008d64:	b08c      	sub	sp, #48	; 0x30
 8008d66:	af00      	add	r7, sp, #0
 8008d68:	60f8      	str	r0, [r7, #12]
 8008d6a:	60b9      	str	r1, [r7, #8]
 8008d6c:	607a      	str	r2, [r7, #4]
 8008d6e:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008d70:	2301      	movs	r3, #1
 8008d72:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8008d74:	2300      	movs	r3, #0
 8008d76:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008d80:	2b01      	cmp	r3, #1
 8008d82:	d101      	bne.n	8008d88 <HAL_SPI_TransmitReceive+0x26>
 8008d84:	2302      	movs	r3, #2
 8008d86:	e18a      	b.n	800909e <HAL_SPI_TransmitReceive+0x33c>
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	2201      	movs	r2, #1
 8008d8c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008d90:	f7fb f9ec 	bl	800416c <HAL_GetTick>
 8008d94:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008d9c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	685b      	ldr	r3, [r3, #4]
 8008da4:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8008da6:	887b      	ldrh	r3, [r7, #2]
 8008da8:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008daa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008dae:	2b01      	cmp	r3, #1
 8008db0:	d00f      	beq.n	8008dd2 <HAL_SPI_TransmitReceive+0x70>
 8008db2:	69fb      	ldr	r3, [r7, #28]
 8008db4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008db8:	d107      	bne.n	8008dca <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	689b      	ldr	r3, [r3, #8]
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d103      	bne.n	8008dca <HAL_SPI_TransmitReceive+0x68>
 8008dc2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008dc6:	2b04      	cmp	r3, #4
 8008dc8:	d003      	beq.n	8008dd2 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8008dca:	2302      	movs	r3, #2
 8008dcc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8008dd0:	e15b      	b.n	800908a <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008dd2:	68bb      	ldr	r3, [r7, #8]
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d005      	beq.n	8008de4 <HAL_SPI_TransmitReceive+0x82>
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d002      	beq.n	8008de4 <HAL_SPI_TransmitReceive+0x82>
 8008dde:	887b      	ldrh	r3, [r7, #2]
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d103      	bne.n	8008dec <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8008de4:	2301      	movs	r3, #1
 8008de6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8008dea:	e14e      	b.n	800908a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008df2:	b2db      	uxtb	r3, r3
 8008df4:	2b04      	cmp	r3, #4
 8008df6:	d003      	beq.n	8008e00 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	2205      	movs	r2, #5
 8008dfc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	2200      	movs	r2, #0
 8008e04:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	687a      	ldr	r2, [r7, #4]
 8008e0a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	887a      	ldrh	r2, [r7, #2]
 8008e10:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	887a      	ldrh	r2, [r7, #2]
 8008e16:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	68ba      	ldr	r2, [r7, #8]
 8008e1c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	887a      	ldrh	r2, [r7, #2]
 8008e22:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	887a      	ldrh	r2, [r7, #2]
 8008e28:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	2200      	movs	r2, #0
 8008e2e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	2200      	movs	r2, #0
 8008e34:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e40:	2b40      	cmp	r3, #64	; 0x40
 8008e42:	d007      	beq.n	8008e54 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	681a      	ldr	r2, [r3, #0]
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008e52:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	68db      	ldr	r3, [r3, #12]
 8008e58:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008e5c:	d178      	bne.n	8008f50 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	685b      	ldr	r3, [r3, #4]
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d002      	beq.n	8008e6c <HAL_SPI_TransmitReceive+0x10a>
 8008e66:	8b7b      	ldrh	r3, [r7, #26]
 8008e68:	2b01      	cmp	r3, #1
 8008e6a:	d166      	bne.n	8008f3a <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e70:	881a      	ldrh	r2, [r3, #0]
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e7c:	1c9a      	adds	r2, r3, #2
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008e86:	b29b      	uxth	r3, r3
 8008e88:	3b01      	subs	r3, #1
 8008e8a:	b29a      	uxth	r2, r3
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008e90:	e053      	b.n	8008f3a <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	689b      	ldr	r3, [r3, #8]
 8008e98:	f003 0302 	and.w	r3, r3, #2
 8008e9c:	2b02      	cmp	r3, #2
 8008e9e:	d11b      	bne.n	8008ed8 <HAL_SPI_TransmitReceive+0x176>
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008ea4:	b29b      	uxth	r3, r3
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d016      	beq.n	8008ed8 <HAL_SPI_TransmitReceive+0x176>
 8008eaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008eac:	2b01      	cmp	r3, #1
 8008eae:	d113      	bne.n	8008ed8 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008eb4:	881a      	ldrh	r2, [r3, #0]
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ec0:	1c9a      	adds	r2, r3, #2
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008eca:	b29b      	uxth	r3, r3
 8008ecc:	3b01      	subs	r3, #1
 8008ece:	b29a      	uxth	r2, r3
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008ed4:	2300      	movs	r3, #0
 8008ed6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	689b      	ldr	r3, [r3, #8]
 8008ede:	f003 0301 	and.w	r3, r3, #1
 8008ee2:	2b01      	cmp	r3, #1
 8008ee4:	d119      	bne.n	8008f1a <HAL_SPI_TransmitReceive+0x1b8>
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008eea:	b29b      	uxth	r3, r3
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d014      	beq.n	8008f1a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	68da      	ldr	r2, [r3, #12]
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008efa:	b292      	uxth	r2, r2
 8008efc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f02:	1c9a      	adds	r2, r3, #2
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008f0c:	b29b      	uxth	r3, r3
 8008f0e:	3b01      	subs	r3, #1
 8008f10:	b29a      	uxth	r2, r3
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008f16:	2301      	movs	r3, #1
 8008f18:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008f1a:	f7fb f927 	bl	800416c <HAL_GetTick>
 8008f1e:	4602      	mov	r2, r0
 8008f20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f22:	1ad3      	subs	r3, r2, r3
 8008f24:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008f26:	429a      	cmp	r2, r3
 8008f28:	d807      	bhi.n	8008f3a <HAL_SPI_TransmitReceive+0x1d8>
 8008f2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f2c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008f30:	d003      	beq.n	8008f3a <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8008f32:	2303      	movs	r3, #3
 8008f34:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8008f38:	e0a7      	b.n	800908a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008f3e:	b29b      	uxth	r3, r3
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d1a6      	bne.n	8008e92 <HAL_SPI_TransmitReceive+0x130>
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008f48:	b29b      	uxth	r3, r3
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d1a1      	bne.n	8008e92 <HAL_SPI_TransmitReceive+0x130>
 8008f4e:	e07c      	b.n	800904a <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	685b      	ldr	r3, [r3, #4]
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d002      	beq.n	8008f5e <HAL_SPI_TransmitReceive+0x1fc>
 8008f58:	8b7b      	ldrh	r3, [r7, #26]
 8008f5a:	2b01      	cmp	r3, #1
 8008f5c:	d16b      	bne.n	8009036 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	330c      	adds	r3, #12
 8008f68:	7812      	ldrb	r2, [r2, #0]
 8008f6a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f70:	1c5a      	adds	r2, r3, #1
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008f76:	68fb      	ldr	r3, [r7, #12]
 8008f78:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008f7a:	b29b      	uxth	r3, r3
 8008f7c:	3b01      	subs	r3, #1
 8008f7e:	b29a      	uxth	r2, r3
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008f84:	e057      	b.n	8009036 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	689b      	ldr	r3, [r3, #8]
 8008f8c:	f003 0302 	and.w	r3, r3, #2
 8008f90:	2b02      	cmp	r3, #2
 8008f92:	d11c      	bne.n	8008fce <HAL_SPI_TransmitReceive+0x26c>
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008f98:	b29b      	uxth	r3, r3
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d017      	beq.n	8008fce <HAL_SPI_TransmitReceive+0x26c>
 8008f9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008fa0:	2b01      	cmp	r3, #1
 8008fa2:	d114      	bne.n	8008fce <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	330c      	adds	r3, #12
 8008fae:	7812      	ldrb	r2, [r2, #0]
 8008fb0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008fb6:	1c5a      	adds	r2, r3, #1
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008fc0:	b29b      	uxth	r3, r3
 8008fc2:	3b01      	subs	r3, #1
 8008fc4:	b29a      	uxth	r2, r3
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008fca:	2300      	movs	r3, #0
 8008fcc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	689b      	ldr	r3, [r3, #8]
 8008fd4:	f003 0301 	and.w	r3, r3, #1
 8008fd8:	2b01      	cmp	r3, #1
 8008fda:	d119      	bne.n	8009010 <HAL_SPI_TransmitReceive+0x2ae>
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008fe0:	b29b      	uxth	r3, r3
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d014      	beq.n	8009010 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	68da      	ldr	r2, [r3, #12]
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ff0:	b2d2      	uxtb	r2, r2
 8008ff2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ff8:	1c5a      	adds	r2, r3, #1
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009002:	b29b      	uxth	r3, r3
 8009004:	3b01      	subs	r3, #1
 8009006:	b29a      	uxth	r2, r3
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800900c:	2301      	movs	r3, #1
 800900e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009010:	f7fb f8ac 	bl	800416c <HAL_GetTick>
 8009014:	4602      	mov	r2, r0
 8009016:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009018:	1ad3      	subs	r3, r2, r3
 800901a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800901c:	429a      	cmp	r2, r3
 800901e:	d803      	bhi.n	8009028 <HAL_SPI_TransmitReceive+0x2c6>
 8009020:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009022:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009026:	d102      	bne.n	800902e <HAL_SPI_TransmitReceive+0x2cc>
 8009028:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800902a:	2b00      	cmp	r3, #0
 800902c:	d103      	bne.n	8009036 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800902e:	2303      	movs	r3, #3
 8009030:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8009034:	e029      	b.n	800908a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800903a:	b29b      	uxth	r3, r3
 800903c:	2b00      	cmp	r3, #0
 800903e:	d1a2      	bne.n	8008f86 <HAL_SPI_TransmitReceive+0x224>
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009044:	b29b      	uxth	r3, r3
 8009046:	2b00      	cmp	r3, #0
 8009048:	d19d      	bne.n	8008f86 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800904a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800904c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800904e:	68f8      	ldr	r0, [r7, #12]
 8009050:	f000 f8f8 	bl	8009244 <SPI_EndRxTxTransaction>
 8009054:	4603      	mov	r3, r0
 8009056:	2b00      	cmp	r3, #0
 8009058:	d006      	beq.n	8009068 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800905a:	2301      	movs	r3, #1
 800905c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	2220      	movs	r2, #32
 8009064:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8009066:	e010      	b.n	800908a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	689b      	ldr	r3, [r3, #8]
 800906c:	2b00      	cmp	r3, #0
 800906e:	d10b      	bne.n	8009088 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009070:	2300      	movs	r3, #0
 8009072:	617b      	str	r3, [r7, #20]
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	68db      	ldr	r3, [r3, #12]
 800907a:	617b      	str	r3, [r7, #20]
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	689b      	ldr	r3, [r3, #8]
 8009082:	617b      	str	r3, [r7, #20]
 8009084:	697b      	ldr	r3, [r7, #20]
 8009086:	e000      	b.n	800908a <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8009088:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	2201      	movs	r2, #1
 800908e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	2200      	movs	r2, #0
 8009096:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800909a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800909e:	4618      	mov	r0, r3
 80090a0:	3730      	adds	r7, #48	; 0x30
 80090a2:	46bd      	mov	sp, r7
 80090a4:	bd80      	pop	{r7, pc}

080090a6 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80090a6:	b580      	push	{r7, lr}
 80090a8:	b084      	sub	sp, #16
 80090aa:	af00      	add	r7, sp, #0
 80090ac:	60f8      	str	r0, [r7, #12]
 80090ae:	60b9      	str	r1, [r7, #8]
 80090b0:	603b      	str	r3, [r7, #0]
 80090b2:	4613      	mov	r3, r2
 80090b4:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80090b6:	e04c      	b.n	8009152 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 80090b8:	683b      	ldr	r3, [r7, #0]
 80090ba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80090be:	d048      	beq.n	8009152 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80090c0:	f7fb f854 	bl	800416c <HAL_GetTick>
 80090c4:	4602      	mov	r2, r0
 80090c6:	69bb      	ldr	r3, [r7, #24]
 80090c8:	1ad3      	subs	r3, r2, r3
 80090ca:	683a      	ldr	r2, [r7, #0]
 80090cc:	429a      	cmp	r2, r3
 80090ce:	d902      	bls.n	80090d6 <SPI_WaitFlagStateUntilTimeout+0x30>
 80090d0:	683b      	ldr	r3, [r7, #0]
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d13d      	bne.n	8009152 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	685a      	ldr	r2, [r3, #4]
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80090e4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	685b      	ldr	r3, [r3, #4]
 80090ea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80090ee:	d111      	bne.n	8009114 <SPI_WaitFlagStateUntilTimeout+0x6e>
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	689b      	ldr	r3, [r3, #8]
 80090f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80090f8:	d004      	beq.n	8009104 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	689b      	ldr	r3, [r3, #8]
 80090fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009102:	d107      	bne.n	8009114 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	681a      	ldr	r2, [r3, #0]
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009112:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009118:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800911c:	d10f      	bne.n	800913e <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	681a      	ldr	r2, [r3, #0]
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800912c:	601a      	str	r2, [r3, #0]
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	681a      	ldr	r2, [r3, #0]
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800913c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	2201      	movs	r2, #1
 8009142:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	2200      	movs	r2, #0
 800914a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800914e:	2303      	movs	r3, #3
 8009150:	e00f      	b.n	8009172 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	689a      	ldr	r2, [r3, #8]
 8009158:	68bb      	ldr	r3, [r7, #8]
 800915a:	4013      	ands	r3, r2
 800915c:	68ba      	ldr	r2, [r7, #8]
 800915e:	429a      	cmp	r2, r3
 8009160:	bf0c      	ite	eq
 8009162:	2301      	moveq	r3, #1
 8009164:	2300      	movne	r3, #0
 8009166:	b2db      	uxtb	r3, r3
 8009168:	461a      	mov	r2, r3
 800916a:	79fb      	ldrb	r3, [r7, #7]
 800916c:	429a      	cmp	r2, r3
 800916e:	d1a3      	bne.n	80090b8 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8009170:	2300      	movs	r3, #0
}
 8009172:	4618      	mov	r0, r3
 8009174:	3710      	adds	r7, #16
 8009176:	46bd      	mov	sp, r7
 8009178:	bd80      	pop	{r7, pc}

0800917a <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800917a:	b580      	push	{r7, lr}
 800917c:	b086      	sub	sp, #24
 800917e:	af02      	add	r7, sp, #8
 8009180:	60f8      	str	r0, [r7, #12]
 8009182:	60b9      	str	r1, [r7, #8]
 8009184:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	685b      	ldr	r3, [r3, #4]
 800918a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800918e:	d111      	bne.n	80091b4 <SPI_EndRxTransaction+0x3a>
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	689b      	ldr	r3, [r3, #8]
 8009194:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009198:	d004      	beq.n	80091a4 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	689b      	ldr	r3, [r3, #8]
 800919e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80091a2:	d107      	bne.n	80091b4 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	681a      	ldr	r2, [r3, #0]
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80091b2:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	685b      	ldr	r3, [r3, #4]
 80091b8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80091bc:	d12a      	bne.n	8009214 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	689b      	ldr	r3, [r3, #8]
 80091c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80091c6:	d012      	beq.n	80091ee <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	9300      	str	r3, [sp, #0]
 80091cc:	68bb      	ldr	r3, [r7, #8]
 80091ce:	2200      	movs	r2, #0
 80091d0:	2180      	movs	r1, #128	; 0x80
 80091d2:	68f8      	ldr	r0, [r7, #12]
 80091d4:	f7ff ff67 	bl	80090a6 <SPI_WaitFlagStateUntilTimeout>
 80091d8:	4603      	mov	r3, r0
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d02d      	beq.n	800923a <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80091e2:	f043 0220 	orr.w	r2, r3, #32
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80091ea:	2303      	movs	r3, #3
 80091ec:	e026      	b.n	800923c <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	9300      	str	r3, [sp, #0]
 80091f2:	68bb      	ldr	r3, [r7, #8]
 80091f4:	2200      	movs	r2, #0
 80091f6:	2101      	movs	r1, #1
 80091f8:	68f8      	ldr	r0, [r7, #12]
 80091fa:	f7ff ff54 	bl	80090a6 <SPI_WaitFlagStateUntilTimeout>
 80091fe:	4603      	mov	r3, r0
 8009200:	2b00      	cmp	r3, #0
 8009202:	d01a      	beq.n	800923a <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009208:	f043 0220 	orr.w	r2, r3, #32
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8009210:	2303      	movs	r3, #3
 8009212:	e013      	b.n	800923c <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	9300      	str	r3, [sp, #0]
 8009218:	68bb      	ldr	r3, [r7, #8]
 800921a:	2200      	movs	r2, #0
 800921c:	2101      	movs	r1, #1
 800921e:	68f8      	ldr	r0, [r7, #12]
 8009220:	f7ff ff41 	bl	80090a6 <SPI_WaitFlagStateUntilTimeout>
 8009224:	4603      	mov	r3, r0
 8009226:	2b00      	cmp	r3, #0
 8009228:	d007      	beq.n	800923a <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800922e:	f043 0220 	orr.w	r2, r3, #32
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8009236:	2303      	movs	r3, #3
 8009238:	e000      	b.n	800923c <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800923a:	2300      	movs	r3, #0
}
 800923c:	4618      	mov	r0, r3
 800923e:	3710      	adds	r7, #16
 8009240:	46bd      	mov	sp, r7
 8009242:	bd80      	pop	{r7, pc}

08009244 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009244:	b580      	push	{r7, lr}
 8009246:	b088      	sub	sp, #32
 8009248:	af02      	add	r7, sp, #8
 800924a:	60f8      	str	r0, [r7, #12]
 800924c:	60b9      	str	r1, [r7, #8]
 800924e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8009250:	4b1b      	ldr	r3, [pc, #108]	; (80092c0 <SPI_EndRxTxTransaction+0x7c>)
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	4a1b      	ldr	r2, [pc, #108]	; (80092c4 <SPI_EndRxTxTransaction+0x80>)
 8009256:	fba2 2303 	umull	r2, r3, r2, r3
 800925a:	0d5b      	lsrs	r3, r3, #21
 800925c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009260:	fb02 f303 	mul.w	r3, r2, r3
 8009264:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	685b      	ldr	r3, [r3, #4]
 800926a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800926e:	d112      	bne.n	8009296 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	9300      	str	r3, [sp, #0]
 8009274:	68bb      	ldr	r3, [r7, #8]
 8009276:	2200      	movs	r2, #0
 8009278:	2180      	movs	r1, #128	; 0x80
 800927a:	68f8      	ldr	r0, [r7, #12]
 800927c:	f7ff ff13 	bl	80090a6 <SPI_WaitFlagStateUntilTimeout>
 8009280:	4603      	mov	r3, r0
 8009282:	2b00      	cmp	r3, #0
 8009284:	d016      	beq.n	80092b4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800928a:	f043 0220 	orr.w	r2, r3, #32
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8009292:	2303      	movs	r3, #3
 8009294:	e00f      	b.n	80092b6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8009296:	697b      	ldr	r3, [r7, #20]
 8009298:	2b00      	cmp	r3, #0
 800929a:	d00a      	beq.n	80092b2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800929c:	697b      	ldr	r3, [r7, #20]
 800929e:	3b01      	subs	r3, #1
 80092a0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	689b      	ldr	r3, [r3, #8]
 80092a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80092ac:	2b80      	cmp	r3, #128	; 0x80
 80092ae:	d0f2      	beq.n	8009296 <SPI_EndRxTxTransaction+0x52>
 80092b0:	e000      	b.n	80092b4 <SPI_EndRxTxTransaction+0x70>
        break;
 80092b2:	bf00      	nop
  }

  return HAL_OK;
 80092b4:	2300      	movs	r3, #0
}
 80092b6:	4618      	mov	r0, r3
 80092b8:	3718      	adds	r7, #24
 80092ba:	46bd      	mov	sp, r7
 80092bc:	bd80      	pop	{r7, pc}
 80092be:	bf00      	nop
 80092c0:	20000120 	.word	0x20000120
 80092c4:	165e9f81 	.word	0x165e9f81

080092c8 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 80092c8:	b084      	sub	sp, #16
 80092ca:	b480      	push	{r7}
 80092cc:	b085      	sub	sp, #20
 80092ce:	af00      	add	r7, sp, #0
 80092d0:	6078      	str	r0, [r7, #4]
 80092d2:	f107 001c 	add.w	r0, r7, #28
 80092d6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 80092da:	2300      	movs	r3, #0
 80092dc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 80092de:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 80092e0:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 80092e2:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 80092e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 80092e6:	431a      	orrs	r2, r3
             Init.BusWide             |\
 80092e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 80092ea:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 80092ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 80092ee:	431a      	orrs	r2, r3
             Init.ClockDiv
 80092f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 80092f2:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 80092f4:	68fa      	ldr	r2, [r7, #12]
 80092f6:	4313      	orrs	r3, r2
 80092f8:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	685b      	ldr	r3, [r3, #4]
 80092fe:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 8009302:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009306:	68fa      	ldr	r2, [r7, #12]
 8009308:	431a      	orrs	r2, r3
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800930e:	2300      	movs	r3, #0
}
 8009310:	4618      	mov	r0, r3
 8009312:	3714      	adds	r7, #20
 8009314:	46bd      	mov	sp, r7
 8009316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800931a:	b004      	add	sp, #16
 800931c:	4770      	bx	lr

0800931e <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800931e:	b480      	push	{r7}
 8009320:	b083      	sub	sp, #12
 8009322:	af00      	add	r7, sp, #0
 8009324:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800932c:	4618      	mov	r0, r3
 800932e:	370c      	adds	r7, #12
 8009330:	46bd      	mov	sp, r7
 8009332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009336:	4770      	bx	lr

08009338 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8009338:	b480      	push	{r7}
 800933a:	b083      	sub	sp, #12
 800933c:	af00      	add	r7, sp, #0
 800933e:	6078      	str	r0, [r7, #4]
 8009340:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8009342:	683b      	ldr	r3, [r7, #0]
 8009344:	681a      	ldr	r2, [r3, #0]
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800934c:	2300      	movs	r3, #0
}
 800934e:	4618      	mov	r0, r3
 8009350:	370c      	adds	r7, #12
 8009352:	46bd      	mov	sp, r7
 8009354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009358:	4770      	bx	lr

0800935a <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800935a:	b580      	push	{r7, lr}
 800935c:	b082      	sub	sp, #8
 800935e:	af00      	add	r7, sp, #0
 8009360:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	2203      	movs	r2, #3
 8009366:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 8009368:	2002      	movs	r0, #2
 800936a:	f7fa ff0b 	bl	8004184 <HAL_Delay>
  
  return HAL_OK;
 800936e:	2300      	movs	r3, #0
}
 8009370:	4618      	mov	r0, r3
 8009372:	3708      	adds	r7, #8
 8009374:	46bd      	mov	sp, r7
 8009376:	bd80      	pop	{r7, pc}

08009378 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8009378:	b480      	push	{r7}
 800937a:	b083      	sub	sp, #12
 800937c:	af00      	add	r7, sp, #0
 800937e:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	f003 0303 	and.w	r3, r3, #3
}
 8009388:	4618      	mov	r0, r3
 800938a:	370c      	adds	r7, #12
 800938c:	46bd      	mov	sp, r7
 800938e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009392:	4770      	bx	lr

08009394 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8009394:	b480      	push	{r7}
 8009396:	b085      	sub	sp, #20
 8009398:	af00      	add	r7, sp, #0
 800939a:	6078      	str	r0, [r7, #4]
 800939c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800939e:	2300      	movs	r3, #0
 80093a0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 80093a2:	683b      	ldr	r3, [r7, #0]
 80093a4:	681a      	ldr	r2, [r3, #0]
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80093aa:	683b      	ldr	r3, [r7, #0]
 80093ac:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 80093ae:	683b      	ldr	r3, [r7, #0]
 80093b0:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80093b2:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 80093b4:	683b      	ldr	r3, [r7, #0]
 80093b6:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 80093b8:	431a      	orrs	r2, r3
                       Command->CPSM);
 80093ba:	683b      	ldr	r3, [r7, #0]
 80093bc:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 80093be:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80093c0:	68fa      	ldr	r2, [r7, #12]
 80093c2:	4313      	orrs	r3, r2
 80093c4:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	68db      	ldr	r3, [r3, #12]
 80093ca:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80093ce:	f023 030f 	bic.w	r3, r3, #15
 80093d2:	68fa      	ldr	r2, [r7, #12]
 80093d4:	431a      	orrs	r2, r3
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 80093da:	2300      	movs	r3, #0
}
 80093dc:	4618      	mov	r0, r3
 80093de:	3714      	adds	r7, #20
 80093e0:	46bd      	mov	sp, r7
 80093e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e6:	4770      	bx	lr

080093e8 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 80093e8:	b480      	push	{r7}
 80093ea:	b083      	sub	sp, #12
 80093ec:	af00      	add	r7, sp, #0
 80093ee:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	691b      	ldr	r3, [r3, #16]
 80093f4:	b2db      	uxtb	r3, r3
}
 80093f6:	4618      	mov	r0, r3
 80093f8:	370c      	adds	r7, #12
 80093fa:	46bd      	mov	sp, r7
 80093fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009400:	4770      	bx	lr

08009402 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8009402:	b480      	push	{r7}
 8009404:	b085      	sub	sp, #20
 8009406:	af00      	add	r7, sp, #0
 8009408:	6078      	str	r0, [r7, #4]
 800940a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	3314      	adds	r3, #20
 8009410:	461a      	mov	r2, r3
 8009412:	683b      	ldr	r3, [r7, #0]
 8009414:	4413      	add	r3, r2
 8009416:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	681b      	ldr	r3, [r3, #0]
}  
 800941c:	4618      	mov	r0, r3
 800941e:	3714      	adds	r7, #20
 8009420:	46bd      	mov	sp, r7
 8009422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009426:	4770      	bx	lr

08009428 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8009428:	b480      	push	{r7}
 800942a:	b085      	sub	sp, #20
 800942c:	af00      	add	r7, sp, #0
 800942e:	6078      	str	r0, [r7, #4]
 8009430:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8009432:	2300      	movs	r3, #0
 8009434:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8009436:	683b      	ldr	r3, [r7, #0]
 8009438:	681a      	ldr	r2, [r3, #0]
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800943e:	683b      	ldr	r3, [r7, #0]
 8009440:	685a      	ldr	r2, [r3, #4]
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8009446:	683b      	ldr	r3, [r7, #0]
 8009448:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800944a:	683b      	ldr	r3, [r7, #0]
 800944c:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800944e:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8009450:	683b      	ldr	r3, [r7, #0]
 8009452:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8009454:	431a      	orrs	r2, r3
                       Data->DPSM);
 8009456:	683b      	ldr	r3, [r7, #0]
 8009458:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800945a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800945c:	68fa      	ldr	r2, [r7, #12]
 800945e:	4313      	orrs	r3, r2
 8009460:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009466:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	431a      	orrs	r2, r3
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8009472:	2300      	movs	r3, #0

}
 8009474:	4618      	mov	r0, r3
 8009476:	3714      	adds	r7, #20
 8009478:	46bd      	mov	sp, r7
 800947a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800947e:	4770      	bx	lr

08009480 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8009480:	b580      	push	{r7, lr}
 8009482:	b088      	sub	sp, #32
 8009484:	af00      	add	r7, sp, #0
 8009486:	6078      	str	r0, [r7, #4]
 8009488:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800948a:	683b      	ldr	r3, [r7, #0]
 800948c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800948e:	2310      	movs	r3, #16
 8009490:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009492:	2340      	movs	r3, #64	; 0x40
 8009494:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009496:	2300      	movs	r3, #0
 8009498:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800949a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800949e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80094a0:	f107 0308 	add.w	r3, r7, #8
 80094a4:	4619      	mov	r1, r3
 80094a6:	6878      	ldr	r0, [r7, #4]
 80094a8:	f7ff ff74 	bl	8009394 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 80094ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80094b0:	2110      	movs	r1, #16
 80094b2:	6878      	ldr	r0, [r7, #4]
 80094b4:	f000 fa40 	bl	8009938 <SDMMC_GetCmdResp1>
 80094b8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80094ba:	69fb      	ldr	r3, [r7, #28]
}
 80094bc:	4618      	mov	r0, r3
 80094be:	3720      	adds	r7, #32
 80094c0:	46bd      	mov	sp, r7
 80094c2:	bd80      	pop	{r7, pc}

080094c4 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80094c4:	b580      	push	{r7, lr}
 80094c6:	b088      	sub	sp, #32
 80094c8:	af00      	add	r7, sp, #0
 80094ca:	6078      	str	r0, [r7, #4]
 80094cc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80094ce:	683b      	ldr	r3, [r7, #0]
 80094d0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 80094d2:	2311      	movs	r3, #17
 80094d4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80094d6:	2340      	movs	r3, #64	; 0x40
 80094d8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80094da:	2300      	movs	r3, #0
 80094dc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80094de:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80094e2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80094e4:	f107 0308 	add.w	r3, r7, #8
 80094e8:	4619      	mov	r1, r3
 80094ea:	6878      	ldr	r0, [r7, #4]
 80094ec:	f7ff ff52 	bl	8009394 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80094f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80094f4:	2111      	movs	r1, #17
 80094f6:	6878      	ldr	r0, [r7, #4]
 80094f8:	f000 fa1e 	bl	8009938 <SDMMC_GetCmdResp1>
 80094fc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80094fe:	69fb      	ldr	r3, [r7, #28]
}
 8009500:	4618      	mov	r0, r3
 8009502:	3720      	adds	r7, #32
 8009504:	46bd      	mov	sp, r7
 8009506:	bd80      	pop	{r7, pc}

08009508 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8009508:	b580      	push	{r7, lr}
 800950a:	b088      	sub	sp, #32
 800950c:	af00      	add	r7, sp, #0
 800950e:	6078      	str	r0, [r7, #4]
 8009510:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8009512:	683b      	ldr	r3, [r7, #0]
 8009514:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8009516:	2312      	movs	r3, #18
 8009518:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800951a:	2340      	movs	r3, #64	; 0x40
 800951c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800951e:	2300      	movs	r3, #0
 8009520:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009522:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009526:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009528:	f107 0308 	add.w	r3, r7, #8
 800952c:	4619      	mov	r1, r3
 800952e:	6878      	ldr	r0, [r7, #4]
 8009530:	f7ff ff30 	bl	8009394 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8009534:	f241 3288 	movw	r2, #5000	; 0x1388
 8009538:	2112      	movs	r1, #18
 800953a:	6878      	ldr	r0, [r7, #4]
 800953c:	f000 f9fc 	bl	8009938 <SDMMC_GetCmdResp1>
 8009540:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009542:	69fb      	ldr	r3, [r7, #28]
}
 8009544:	4618      	mov	r0, r3
 8009546:	3720      	adds	r7, #32
 8009548:	46bd      	mov	sp, r7
 800954a:	bd80      	pop	{r7, pc}

0800954c <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800954c:	b580      	push	{r7, lr}
 800954e:	b088      	sub	sp, #32
 8009550:	af00      	add	r7, sp, #0
 8009552:	6078      	str	r0, [r7, #4]
 8009554:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8009556:	683b      	ldr	r3, [r7, #0]
 8009558:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800955a:	2318      	movs	r3, #24
 800955c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800955e:	2340      	movs	r3, #64	; 0x40
 8009560:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009562:	2300      	movs	r3, #0
 8009564:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009566:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800956a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800956c:	f107 0308 	add.w	r3, r7, #8
 8009570:	4619      	mov	r1, r3
 8009572:	6878      	ldr	r0, [r7, #4]
 8009574:	f7ff ff0e 	bl	8009394 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8009578:	f241 3288 	movw	r2, #5000	; 0x1388
 800957c:	2118      	movs	r1, #24
 800957e:	6878      	ldr	r0, [r7, #4]
 8009580:	f000 f9da 	bl	8009938 <SDMMC_GetCmdResp1>
 8009584:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009586:	69fb      	ldr	r3, [r7, #28]
}
 8009588:	4618      	mov	r0, r3
 800958a:	3720      	adds	r7, #32
 800958c:	46bd      	mov	sp, r7
 800958e:	bd80      	pop	{r7, pc}

08009590 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8009590:	b580      	push	{r7, lr}
 8009592:	b088      	sub	sp, #32
 8009594:	af00      	add	r7, sp, #0
 8009596:	6078      	str	r0, [r7, #4]
 8009598:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800959a:	683b      	ldr	r3, [r7, #0]
 800959c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800959e:	2319      	movs	r3, #25
 80095a0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80095a2:	2340      	movs	r3, #64	; 0x40
 80095a4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80095a6:	2300      	movs	r3, #0
 80095a8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80095aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80095ae:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80095b0:	f107 0308 	add.w	r3, r7, #8
 80095b4:	4619      	mov	r1, r3
 80095b6:	6878      	ldr	r0, [r7, #4]
 80095b8:	f7ff feec 	bl	8009394 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80095bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80095c0:	2119      	movs	r1, #25
 80095c2:	6878      	ldr	r0, [r7, #4]
 80095c4:	f000 f9b8 	bl	8009938 <SDMMC_GetCmdResp1>
 80095c8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80095ca:	69fb      	ldr	r3, [r7, #28]
}
 80095cc:	4618      	mov	r0, r3
 80095ce:	3720      	adds	r7, #32
 80095d0:	46bd      	mov	sp, r7
 80095d2:	bd80      	pop	{r7, pc}

080095d4 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 80095d4:	b580      	push	{r7, lr}
 80095d6:	b088      	sub	sp, #32
 80095d8:	af00      	add	r7, sp, #0
 80095da:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 80095dc:	2300      	movs	r3, #0
 80095de:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80095e0:	230c      	movs	r3, #12
 80095e2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80095e4:	2340      	movs	r3, #64	; 0x40
 80095e6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80095e8:	2300      	movs	r3, #0
 80095ea:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80095ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80095f0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80095f2:	f107 0308 	add.w	r3, r7, #8
 80095f6:	4619      	mov	r1, r3
 80095f8:	6878      	ldr	r0, [r7, #4]
 80095fa:	f7ff fecb 	bl	8009394 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 80095fe:	4a05      	ldr	r2, [pc, #20]	; (8009614 <SDMMC_CmdStopTransfer+0x40>)
 8009600:	210c      	movs	r1, #12
 8009602:	6878      	ldr	r0, [r7, #4]
 8009604:	f000 f998 	bl	8009938 <SDMMC_GetCmdResp1>
 8009608:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800960a:	69fb      	ldr	r3, [r7, #28]
}
 800960c:	4618      	mov	r0, r3
 800960e:	3720      	adds	r7, #32
 8009610:	46bd      	mov	sp, r7
 8009612:	bd80      	pop	{r7, pc}
 8009614:	05f5e100 	.word	0x05f5e100

08009618 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8009618:	b580      	push	{r7, lr}
 800961a:	b08a      	sub	sp, #40	; 0x28
 800961c:	af00      	add	r7, sp, #0
 800961e:	60f8      	str	r0, [r7, #12]
 8009620:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8009624:	683b      	ldr	r3, [r7, #0]
 8009626:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8009628:	2307      	movs	r3, #7
 800962a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800962c:	2340      	movs	r3, #64	; 0x40
 800962e:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009630:	2300      	movs	r3, #0
 8009632:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009634:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009638:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800963a:	f107 0310 	add.w	r3, r7, #16
 800963e:	4619      	mov	r1, r3
 8009640:	68f8      	ldr	r0, [r7, #12]
 8009642:	f7ff fea7 	bl	8009394 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8009646:	f241 3288 	movw	r2, #5000	; 0x1388
 800964a:	2107      	movs	r1, #7
 800964c:	68f8      	ldr	r0, [r7, #12]
 800964e:	f000 f973 	bl	8009938 <SDMMC_GetCmdResp1>
 8009652:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8009654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009656:	4618      	mov	r0, r3
 8009658:	3728      	adds	r7, #40	; 0x28
 800965a:	46bd      	mov	sp, r7
 800965c:	bd80      	pop	{r7, pc}

0800965e <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800965e:	b580      	push	{r7, lr}
 8009660:	b088      	sub	sp, #32
 8009662:	af00      	add	r7, sp, #0
 8009664:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8009666:	2300      	movs	r3, #0
 8009668:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800966a:	2300      	movs	r3, #0
 800966c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800966e:	2300      	movs	r3, #0
 8009670:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009672:	2300      	movs	r3, #0
 8009674:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009676:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800967a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800967c:	f107 0308 	add.w	r3, r7, #8
 8009680:	4619      	mov	r1, r3
 8009682:	6878      	ldr	r0, [r7, #4]
 8009684:	f7ff fe86 	bl	8009394 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8009688:	6878      	ldr	r0, [r7, #4]
 800968a:	f000 f92d 	bl	80098e8 <SDMMC_GetCmdError>
 800968e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009690:	69fb      	ldr	r3, [r7, #28]
}
 8009692:	4618      	mov	r0, r3
 8009694:	3720      	adds	r7, #32
 8009696:	46bd      	mov	sp, r7
 8009698:	bd80      	pop	{r7, pc}

0800969a <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800969a:	b580      	push	{r7, lr}
 800969c:	b088      	sub	sp, #32
 800969e:	af00      	add	r7, sp, #0
 80096a0:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 80096a2:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 80096a6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 80096a8:	2308      	movs	r3, #8
 80096aa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80096ac:	2340      	movs	r3, #64	; 0x40
 80096ae:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80096b0:	2300      	movs	r3, #0
 80096b2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80096b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80096b8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80096ba:	f107 0308 	add.w	r3, r7, #8
 80096be:	4619      	mov	r1, r3
 80096c0:	6878      	ldr	r0, [r7, #4]
 80096c2:	f7ff fe67 	bl	8009394 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 80096c6:	6878      	ldr	r0, [r7, #4]
 80096c8:	f000 fb16 	bl	8009cf8 <SDMMC_GetCmdResp7>
 80096cc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80096ce:	69fb      	ldr	r3, [r7, #28]
}
 80096d0:	4618      	mov	r0, r3
 80096d2:	3720      	adds	r7, #32
 80096d4:	46bd      	mov	sp, r7
 80096d6:	bd80      	pop	{r7, pc}

080096d8 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80096d8:	b580      	push	{r7, lr}
 80096da:	b088      	sub	sp, #32
 80096dc:	af00      	add	r7, sp, #0
 80096de:	6078      	str	r0, [r7, #4]
 80096e0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80096e2:	683b      	ldr	r3, [r7, #0]
 80096e4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 80096e6:	2337      	movs	r3, #55	; 0x37
 80096e8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80096ea:	2340      	movs	r3, #64	; 0x40
 80096ec:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80096ee:	2300      	movs	r3, #0
 80096f0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80096f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80096f6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80096f8:	f107 0308 	add.w	r3, r7, #8
 80096fc:	4619      	mov	r1, r3
 80096fe:	6878      	ldr	r0, [r7, #4]
 8009700:	f7ff fe48 	bl	8009394 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8009704:	f241 3288 	movw	r2, #5000	; 0x1388
 8009708:	2137      	movs	r1, #55	; 0x37
 800970a:	6878      	ldr	r0, [r7, #4]
 800970c:	f000 f914 	bl	8009938 <SDMMC_GetCmdResp1>
 8009710:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009712:	69fb      	ldr	r3, [r7, #28]
}
 8009714:	4618      	mov	r0, r3
 8009716:	3720      	adds	r7, #32
 8009718:	46bd      	mov	sp, r7
 800971a:	bd80      	pop	{r7, pc}

0800971c <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800971c:	b580      	push	{r7, lr}
 800971e:	b088      	sub	sp, #32
 8009720:	af00      	add	r7, sp, #0
 8009722:	6078      	str	r0, [r7, #4]
 8009724:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8009726:	683b      	ldr	r3, [r7, #0]
 8009728:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800972c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009730:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8009732:	2329      	movs	r3, #41	; 0x29
 8009734:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009736:	2340      	movs	r3, #64	; 0x40
 8009738:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800973a:	2300      	movs	r3, #0
 800973c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800973e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009742:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009744:	f107 0308 	add.w	r3, r7, #8
 8009748:	4619      	mov	r1, r3
 800974a:	6878      	ldr	r0, [r7, #4]
 800974c:	f7ff fe22 	bl	8009394 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8009750:	6878      	ldr	r0, [r7, #4]
 8009752:	f000 fa23 	bl	8009b9c <SDMMC_GetCmdResp3>
 8009756:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009758:	69fb      	ldr	r3, [r7, #28]
}
 800975a:	4618      	mov	r0, r3
 800975c:	3720      	adds	r7, #32
 800975e:	46bd      	mov	sp, r7
 8009760:	bd80      	pop	{r7, pc}

08009762 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8009762:	b580      	push	{r7, lr}
 8009764:	b088      	sub	sp, #32
 8009766:	af00      	add	r7, sp, #0
 8009768:	6078      	str	r0, [r7, #4]
 800976a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800976c:	683b      	ldr	r3, [r7, #0]
 800976e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8009770:	2306      	movs	r3, #6
 8009772:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009774:	2340      	movs	r3, #64	; 0x40
 8009776:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009778:	2300      	movs	r3, #0
 800977a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800977c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009780:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009782:	f107 0308 	add.w	r3, r7, #8
 8009786:	4619      	mov	r1, r3
 8009788:	6878      	ldr	r0, [r7, #4]
 800978a:	f7ff fe03 	bl	8009394 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 800978e:	f241 3288 	movw	r2, #5000	; 0x1388
 8009792:	2106      	movs	r1, #6
 8009794:	6878      	ldr	r0, [r7, #4]
 8009796:	f000 f8cf 	bl	8009938 <SDMMC_GetCmdResp1>
 800979a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800979c:	69fb      	ldr	r3, [r7, #28]
}
 800979e:	4618      	mov	r0, r3
 80097a0:	3720      	adds	r7, #32
 80097a2:	46bd      	mov	sp, r7
 80097a4:	bd80      	pop	{r7, pc}

080097a6 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 80097a6:	b580      	push	{r7, lr}
 80097a8:	b088      	sub	sp, #32
 80097aa:	af00      	add	r7, sp, #0
 80097ac:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 80097ae:	2300      	movs	r3, #0
 80097b0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 80097b2:	2333      	movs	r3, #51	; 0x33
 80097b4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80097b6:	2340      	movs	r3, #64	; 0x40
 80097b8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80097ba:	2300      	movs	r3, #0
 80097bc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80097be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80097c2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80097c4:	f107 0308 	add.w	r3, r7, #8
 80097c8:	4619      	mov	r1, r3
 80097ca:	6878      	ldr	r0, [r7, #4]
 80097cc:	f7ff fde2 	bl	8009394 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 80097d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80097d4:	2133      	movs	r1, #51	; 0x33
 80097d6:	6878      	ldr	r0, [r7, #4]
 80097d8:	f000 f8ae 	bl	8009938 <SDMMC_GetCmdResp1>
 80097dc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80097de:	69fb      	ldr	r3, [r7, #28]
}
 80097e0:	4618      	mov	r0, r3
 80097e2:	3720      	adds	r7, #32
 80097e4:	46bd      	mov	sp, r7
 80097e6:	bd80      	pop	{r7, pc}

080097e8 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 80097e8:	b580      	push	{r7, lr}
 80097ea:	b088      	sub	sp, #32
 80097ec:	af00      	add	r7, sp, #0
 80097ee:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 80097f0:	2300      	movs	r3, #0
 80097f2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80097f4:	2302      	movs	r3, #2
 80097f6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80097f8:	23c0      	movs	r3, #192	; 0xc0
 80097fa:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80097fc:	2300      	movs	r3, #0
 80097fe:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009800:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009804:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009806:	f107 0308 	add.w	r3, r7, #8
 800980a:	4619      	mov	r1, r3
 800980c:	6878      	ldr	r0, [r7, #4]
 800980e:	f7ff fdc1 	bl	8009394 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8009812:	6878      	ldr	r0, [r7, #4]
 8009814:	f000 f97c 	bl	8009b10 <SDMMC_GetCmdResp2>
 8009818:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800981a:	69fb      	ldr	r3, [r7, #28]
}
 800981c:	4618      	mov	r0, r3
 800981e:	3720      	adds	r7, #32
 8009820:	46bd      	mov	sp, r7
 8009822:	bd80      	pop	{r7, pc}

08009824 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8009824:	b580      	push	{r7, lr}
 8009826:	b088      	sub	sp, #32
 8009828:	af00      	add	r7, sp, #0
 800982a:	6078      	str	r0, [r7, #4]
 800982c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800982e:	683b      	ldr	r3, [r7, #0]
 8009830:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8009832:	2309      	movs	r3, #9
 8009834:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8009836:	23c0      	movs	r3, #192	; 0xc0
 8009838:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800983a:	2300      	movs	r3, #0
 800983c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800983e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009842:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009844:	f107 0308 	add.w	r3, r7, #8
 8009848:	4619      	mov	r1, r3
 800984a:	6878      	ldr	r0, [r7, #4]
 800984c:	f7ff fda2 	bl	8009394 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8009850:	6878      	ldr	r0, [r7, #4]
 8009852:	f000 f95d 	bl	8009b10 <SDMMC_GetCmdResp2>
 8009856:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009858:	69fb      	ldr	r3, [r7, #28]
}
 800985a:	4618      	mov	r0, r3
 800985c:	3720      	adds	r7, #32
 800985e:	46bd      	mov	sp, r7
 8009860:	bd80      	pop	{r7, pc}

08009862 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8009862:	b580      	push	{r7, lr}
 8009864:	b088      	sub	sp, #32
 8009866:	af00      	add	r7, sp, #0
 8009868:	6078      	str	r0, [r7, #4]
 800986a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800986c:	2300      	movs	r3, #0
 800986e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8009870:	2303      	movs	r3, #3
 8009872:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009874:	2340      	movs	r3, #64	; 0x40
 8009876:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009878:	2300      	movs	r3, #0
 800987a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800987c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009880:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009882:	f107 0308 	add.w	r3, r7, #8
 8009886:	4619      	mov	r1, r3
 8009888:	6878      	ldr	r0, [r7, #4]
 800988a:	f7ff fd83 	bl	8009394 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800988e:	683a      	ldr	r2, [r7, #0]
 8009890:	2103      	movs	r1, #3
 8009892:	6878      	ldr	r0, [r7, #4]
 8009894:	f000 f9bc 	bl	8009c10 <SDMMC_GetCmdResp6>
 8009898:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800989a:	69fb      	ldr	r3, [r7, #28]
}
 800989c:	4618      	mov	r0, r3
 800989e:	3720      	adds	r7, #32
 80098a0:	46bd      	mov	sp, r7
 80098a2:	bd80      	pop	{r7, pc}

080098a4 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80098a4:	b580      	push	{r7, lr}
 80098a6:	b088      	sub	sp, #32
 80098a8:	af00      	add	r7, sp, #0
 80098aa:	6078      	str	r0, [r7, #4]
 80098ac:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 80098ae:	683b      	ldr	r3, [r7, #0]
 80098b0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 80098b2:	230d      	movs	r3, #13
 80098b4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80098b6:	2340      	movs	r3, #64	; 0x40
 80098b8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80098ba:	2300      	movs	r3, #0
 80098bc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80098be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80098c2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80098c4:	f107 0308 	add.w	r3, r7, #8
 80098c8:	4619      	mov	r1, r3
 80098ca:	6878      	ldr	r0, [r7, #4]
 80098cc:	f7ff fd62 	bl	8009394 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 80098d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80098d4:	210d      	movs	r1, #13
 80098d6:	6878      	ldr	r0, [r7, #4]
 80098d8:	f000 f82e 	bl	8009938 <SDMMC_GetCmdResp1>
 80098dc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80098de:	69fb      	ldr	r3, [r7, #28]
}
 80098e0:	4618      	mov	r0, r3
 80098e2:	3720      	adds	r7, #32
 80098e4:	46bd      	mov	sp, r7
 80098e6:	bd80      	pop	{r7, pc}

080098e8 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 80098e8:	b490      	push	{r4, r7}
 80098ea:	b082      	sub	sp, #8
 80098ec:	af00      	add	r7, sp, #0
 80098ee:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80098f0:	4b0f      	ldr	r3, [pc, #60]	; (8009930 <SDMMC_GetCmdError+0x48>)
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	4a0f      	ldr	r2, [pc, #60]	; (8009934 <SDMMC_GetCmdError+0x4c>)
 80098f6:	fba2 2303 	umull	r2, r3, r2, r3
 80098fa:	0a5b      	lsrs	r3, r3, #9
 80098fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8009900:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8009904:	4623      	mov	r3, r4
 8009906:	1e5c      	subs	r4, r3, #1
 8009908:	2b00      	cmp	r3, #0
 800990a:	d102      	bne.n	8009912 <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800990c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009910:	e009      	b.n	8009926 <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009916:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800991a:	2b00      	cmp	r3, #0
 800991c:	d0f2      	beq.n	8009904 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	22c5      	movs	r2, #197	; 0xc5
 8009922:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8009924:	2300      	movs	r3, #0
}
 8009926:	4618      	mov	r0, r3
 8009928:	3708      	adds	r7, #8
 800992a:	46bd      	mov	sp, r7
 800992c:	bc90      	pop	{r4, r7}
 800992e:	4770      	bx	lr
 8009930:	20000120 	.word	0x20000120
 8009934:	10624dd3 	.word	0x10624dd3

08009938 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8009938:	b590      	push	{r4, r7, lr}
 800993a:	b087      	sub	sp, #28
 800993c:	af00      	add	r7, sp, #0
 800993e:	60f8      	str	r0, [r7, #12]
 8009940:	460b      	mov	r3, r1
 8009942:	607a      	str	r2, [r7, #4]
 8009944:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8009946:	4b6f      	ldr	r3, [pc, #444]	; (8009b04 <SDMMC_GetCmdResp1+0x1cc>)
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	4a6f      	ldr	r2, [pc, #444]	; (8009b08 <SDMMC_GetCmdResp1+0x1d0>)
 800994c:	fba2 2303 	umull	r2, r3, r2, r3
 8009950:	0a5b      	lsrs	r3, r3, #9
 8009952:	687a      	ldr	r2, [r7, #4]
 8009954:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8009958:	4623      	mov	r3, r4
 800995a:	1e5c      	subs	r4, r3, #1
 800995c:	2b00      	cmp	r3, #0
 800995e:	d102      	bne.n	8009966 <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009960:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009964:	e0c9      	b.n	8009afa <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800996a:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800996c:	697b      	ldr	r3, [r7, #20]
 800996e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009972:	2b00      	cmp	r3, #0
 8009974:	d0f0      	beq.n	8009958 <SDMMC_GetCmdResp1+0x20>
 8009976:	697b      	ldr	r3, [r7, #20]
 8009978:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800997c:	2b00      	cmp	r3, #0
 800997e:	d1eb      	bne.n	8009958 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009984:	f003 0304 	and.w	r3, r3, #4
 8009988:	2b00      	cmp	r3, #0
 800998a:	d004      	beq.n	8009996 <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	2204      	movs	r2, #4
 8009990:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009992:	2304      	movs	r3, #4
 8009994:	e0b1      	b.n	8009afa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800999a:	f003 0301 	and.w	r3, r3, #1
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d004      	beq.n	80099ac <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	2201      	movs	r2, #1
 80099a6:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80099a8:	2301      	movs	r3, #1
 80099aa:	e0a6      	b.n	8009afa <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	22c5      	movs	r2, #197	; 0xc5
 80099b0:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 80099b2:	68f8      	ldr	r0, [r7, #12]
 80099b4:	f7ff fd18 	bl	80093e8 <SDIO_GetCommandResponse>
 80099b8:	4603      	mov	r3, r0
 80099ba:	461a      	mov	r2, r3
 80099bc:	7afb      	ldrb	r3, [r7, #11]
 80099be:	4293      	cmp	r3, r2
 80099c0:	d001      	beq.n	80099c6 <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80099c2:	2301      	movs	r3, #1
 80099c4:	e099      	b.n	8009afa <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 80099c6:	2100      	movs	r1, #0
 80099c8:	68f8      	ldr	r0, [r7, #12]
 80099ca:	f7ff fd1a 	bl	8009402 <SDIO_GetResponse>
 80099ce:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 80099d0:	693a      	ldr	r2, [r7, #16]
 80099d2:	4b4e      	ldr	r3, [pc, #312]	; (8009b0c <SDMMC_GetCmdResp1+0x1d4>)
 80099d4:	4013      	ands	r3, r2
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d101      	bne.n	80099de <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 80099da:	2300      	movs	r3, #0
 80099dc:	e08d      	b.n	8009afa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 80099de:	693b      	ldr	r3, [r7, #16]
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	da02      	bge.n	80099ea <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80099e4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80099e8:	e087      	b.n	8009afa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 80099ea:	693b      	ldr	r3, [r7, #16]
 80099ec:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d001      	beq.n	80099f8 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80099f4:	2340      	movs	r3, #64	; 0x40
 80099f6:	e080      	b.n	8009afa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 80099f8:	693b      	ldr	r3, [r7, #16]
 80099fa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d001      	beq.n	8009a06 <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8009a02:	2380      	movs	r3, #128	; 0x80
 8009a04:	e079      	b.n	8009afa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8009a06:	693b      	ldr	r3, [r7, #16]
 8009a08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d002      	beq.n	8009a16 <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8009a10:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009a14:	e071      	b.n	8009afa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8009a16:	693b      	ldr	r3, [r7, #16]
 8009a18:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d002      	beq.n	8009a26 <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8009a20:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009a24:	e069      	b.n	8009afa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8009a26:	693b      	ldr	r3, [r7, #16]
 8009a28:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d002      	beq.n	8009a36 <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8009a30:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009a34:	e061      	b.n	8009afa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8009a36:	693b      	ldr	r3, [r7, #16]
 8009a38:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d002      	beq.n	8009a46 <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8009a40:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009a44:	e059      	b.n	8009afa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8009a46:	693b      	ldr	r3, [r7, #16]
 8009a48:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d002      	beq.n	8009a56 <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8009a50:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009a54:	e051      	b.n	8009afa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8009a56:	693b      	ldr	r3, [r7, #16]
 8009a58:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d002      	beq.n	8009a66 <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8009a60:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009a64:	e049      	b.n	8009afa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8009a66:	693b      	ldr	r3, [r7, #16]
 8009a68:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d002      	beq.n	8009a76 <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8009a70:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009a74:	e041      	b.n	8009afa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8009a76:	693b      	ldr	r3, [r7, #16]
 8009a78:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d002      	beq.n	8009a86 <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 8009a80:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009a84:	e039      	b.n	8009afa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8009a86:	693b      	ldr	r3, [r7, #16]
 8009a88:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d002      	beq.n	8009a96 <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8009a90:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8009a94:	e031      	b.n	8009afa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8009a96:	693b      	ldr	r3, [r7, #16]
 8009a98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d002      	beq.n	8009aa6 <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8009aa0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8009aa4:	e029      	b.n	8009afa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8009aa6:	693b      	ldr	r3, [r7, #16]
 8009aa8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d002      	beq.n	8009ab6 <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8009ab0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8009ab4:	e021      	b.n	8009afa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8009ab6:	693b      	ldr	r3, [r7, #16]
 8009ab8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d002      	beq.n	8009ac6 <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8009ac0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8009ac4:	e019      	b.n	8009afa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8009ac6:	693b      	ldr	r3, [r7, #16]
 8009ac8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d002      	beq.n	8009ad6 <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8009ad0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8009ad4:	e011      	b.n	8009afa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8009ad6:	693b      	ldr	r3, [r7, #16]
 8009ad8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d002      	beq.n	8009ae6 <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8009ae0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8009ae4:	e009      	b.n	8009afa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8009ae6:	693b      	ldr	r3, [r7, #16]
 8009ae8:	f003 0308 	and.w	r3, r3, #8
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d002      	beq.n	8009af6 <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8009af0:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8009af4:	e001      	b.n	8009afa <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8009af6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8009afa:	4618      	mov	r0, r3
 8009afc:	371c      	adds	r7, #28
 8009afe:	46bd      	mov	sp, r7
 8009b00:	bd90      	pop	{r4, r7, pc}
 8009b02:	bf00      	nop
 8009b04:	20000120 	.word	0x20000120
 8009b08:	10624dd3 	.word	0x10624dd3
 8009b0c:	fdffe008 	.word	0xfdffe008

08009b10 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8009b10:	b490      	push	{r4, r7}
 8009b12:	b084      	sub	sp, #16
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009b18:	4b1e      	ldr	r3, [pc, #120]	; (8009b94 <SDMMC_GetCmdResp2+0x84>)
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	4a1e      	ldr	r2, [pc, #120]	; (8009b98 <SDMMC_GetCmdResp2+0x88>)
 8009b1e:	fba2 2303 	umull	r2, r3, r2, r3
 8009b22:	0a5b      	lsrs	r3, r3, #9
 8009b24:	f241 3288 	movw	r2, #5000	; 0x1388
 8009b28:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8009b2c:	4623      	mov	r3, r4
 8009b2e:	1e5c      	subs	r4, r3, #1
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d102      	bne.n	8009b3a <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009b34:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009b38:	e026      	b.n	8009b88 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009b3e:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d0f0      	beq.n	8009b2c <SDMMC_GetCmdResp2+0x1c>
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d1eb      	bne.n	8009b2c <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009b58:	f003 0304 	and.w	r3, r3, #4
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	d004      	beq.n	8009b6a <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	2204      	movs	r2, #4
 8009b64:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009b66:	2304      	movs	r3, #4
 8009b68:	e00e      	b.n	8009b88 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009b6e:	f003 0301 	and.w	r3, r3, #1
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d004      	beq.n	8009b80 <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	2201      	movs	r2, #1
 8009b7a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009b7c:	2301      	movs	r3, #1
 8009b7e:	e003      	b.n	8009b88 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	22c5      	movs	r2, #197	; 0xc5
 8009b84:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8009b86:	2300      	movs	r3, #0
}
 8009b88:	4618      	mov	r0, r3
 8009b8a:	3710      	adds	r7, #16
 8009b8c:	46bd      	mov	sp, r7
 8009b8e:	bc90      	pop	{r4, r7}
 8009b90:	4770      	bx	lr
 8009b92:	bf00      	nop
 8009b94:	20000120 	.word	0x20000120
 8009b98:	10624dd3 	.word	0x10624dd3

08009b9c <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8009b9c:	b490      	push	{r4, r7}
 8009b9e:	b084      	sub	sp, #16
 8009ba0:	af00      	add	r7, sp, #0
 8009ba2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009ba4:	4b18      	ldr	r3, [pc, #96]	; (8009c08 <SDMMC_GetCmdResp3+0x6c>)
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	4a18      	ldr	r2, [pc, #96]	; (8009c0c <SDMMC_GetCmdResp3+0x70>)
 8009baa:	fba2 2303 	umull	r2, r3, r2, r3
 8009bae:	0a5b      	lsrs	r3, r3, #9
 8009bb0:	f241 3288 	movw	r2, #5000	; 0x1388
 8009bb4:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8009bb8:	4623      	mov	r3, r4
 8009bba:	1e5c      	subs	r4, r3, #1
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d102      	bne.n	8009bc6 <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009bc0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009bc4:	e01b      	b.n	8009bfe <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009bca:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d0f0      	beq.n	8009bb8 <SDMMC_GetCmdResp3+0x1c>
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009bdc:	2b00      	cmp	r3, #0
 8009bde:	d1eb      	bne.n	8009bb8 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009be4:	f003 0304 	and.w	r3, r3, #4
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	d004      	beq.n	8009bf6 <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	2204      	movs	r2, #4
 8009bf0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009bf2:	2304      	movs	r3, #4
 8009bf4:	e003      	b.n	8009bfe <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	22c5      	movs	r2, #197	; 0xc5
 8009bfa:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8009bfc:	2300      	movs	r3, #0
}
 8009bfe:	4618      	mov	r0, r3
 8009c00:	3710      	adds	r7, #16
 8009c02:	46bd      	mov	sp, r7
 8009c04:	bc90      	pop	{r4, r7}
 8009c06:	4770      	bx	lr
 8009c08:	20000120 	.word	0x20000120
 8009c0c:	10624dd3 	.word	0x10624dd3

08009c10 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8009c10:	b590      	push	{r4, r7, lr}
 8009c12:	b087      	sub	sp, #28
 8009c14:	af00      	add	r7, sp, #0
 8009c16:	60f8      	str	r0, [r7, #12]
 8009c18:	460b      	mov	r3, r1
 8009c1a:	607a      	str	r2, [r7, #4]
 8009c1c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009c1e:	4b34      	ldr	r3, [pc, #208]	; (8009cf0 <SDMMC_GetCmdResp6+0xe0>)
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	4a34      	ldr	r2, [pc, #208]	; (8009cf4 <SDMMC_GetCmdResp6+0xe4>)
 8009c24:	fba2 2303 	umull	r2, r3, r2, r3
 8009c28:	0a5b      	lsrs	r3, r3, #9
 8009c2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8009c2e:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8009c32:	4623      	mov	r3, r4
 8009c34:	1e5c      	subs	r4, r3, #1
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d102      	bne.n	8009c40 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009c3a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009c3e:	e052      	b.n	8009ce6 <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c44:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009c46:	697b      	ldr	r3, [r7, #20]
 8009c48:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d0f0      	beq.n	8009c32 <SDMMC_GetCmdResp6+0x22>
 8009c50:	697b      	ldr	r3, [r7, #20]
 8009c52:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d1eb      	bne.n	8009c32 <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c5e:	f003 0304 	and.w	r3, r3, #4
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d004      	beq.n	8009c70 <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	2204      	movs	r2, #4
 8009c6a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009c6c:	2304      	movs	r3, #4
 8009c6e:	e03a      	b.n	8009ce6 <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c74:	f003 0301 	and.w	r3, r3, #1
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d004      	beq.n	8009c86 <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	2201      	movs	r2, #1
 8009c80:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009c82:	2301      	movs	r3, #1
 8009c84:	e02f      	b.n	8009ce6 <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8009c86:	68f8      	ldr	r0, [r7, #12]
 8009c88:	f7ff fbae 	bl	80093e8 <SDIO_GetCommandResponse>
 8009c8c:	4603      	mov	r3, r0
 8009c8e:	461a      	mov	r2, r3
 8009c90:	7afb      	ldrb	r3, [r7, #11]
 8009c92:	4293      	cmp	r3, r2
 8009c94:	d001      	beq.n	8009c9a <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009c96:	2301      	movs	r3, #1
 8009c98:	e025      	b.n	8009ce6 <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	22c5      	movs	r2, #197	; 0xc5
 8009c9e:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8009ca0:	2100      	movs	r1, #0
 8009ca2:	68f8      	ldr	r0, [r7, #12]
 8009ca4:	f7ff fbad 	bl	8009402 <SDIO_GetResponse>
 8009ca8:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8009caa:	693b      	ldr	r3, [r7, #16]
 8009cac:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d106      	bne.n	8009cc2 <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8009cb4:	693b      	ldr	r3, [r7, #16]
 8009cb6:	0c1b      	lsrs	r3, r3, #16
 8009cb8:	b29a      	uxth	r2, r3
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8009cbe:	2300      	movs	r3, #0
 8009cc0:	e011      	b.n	8009ce6 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8009cc2:	693b      	ldr	r3, [r7, #16]
 8009cc4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d002      	beq.n	8009cd2 <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8009ccc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009cd0:	e009      	b.n	8009ce6 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8009cd2:	693b      	ldr	r3, [r7, #16]
 8009cd4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d002      	beq.n	8009ce2 <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8009cdc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009ce0:	e001      	b.n	8009ce6 <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8009ce2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8009ce6:	4618      	mov	r0, r3
 8009ce8:	371c      	adds	r7, #28
 8009cea:	46bd      	mov	sp, r7
 8009cec:	bd90      	pop	{r4, r7, pc}
 8009cee:	bf00      	nop
 8009cf0:	20000120 	.word	0x20000120
 8009cf4:	10624dd3 	.word	0x10624dd3

08009cf8 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8009cf8:	b490      	push	{r4, r7}
 8009cfa:	b084      	sub	sp, #16
 8009cfc:	af00      	add	r7, sp, #0
 8009cfe:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009d00:	4b21      	ldr	r3, [pc, #132]	; (8009d88 <SDMMC_GetCmdResp7+0x90>)
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	4a21      	ldr	r2, [pc, #132]	; (8009d8c <SDMMC_GetCmdResp7+0x94>)
 8009d06:	fba2 2303 	umull	r2, r3, r2, r3
 8009d0a:	0a5b      	lsrs	r3, r3, #9
 8009d0c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009d10:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8009d14:	4623      	mov	r3, r4
 8009d16:	1e5c      	subs	r4, r3, #1
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d102      	bne.n	8009d22 <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009d1c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009d20:	e02c      	b.n	8009d7c <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009d26:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	d0f0      	beq.n	8009d14 <SDMMC_GetCmdResp7+0x1c>
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	d1eb      	bne.n	8009d14 <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009d40:	f003 0304 	and.w	r3, r3, #4
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d004      	beq.n	8009d52 <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	2204      	movs	r2, #4
 8009d4c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009d4e:	2304      	movs	r3, #4
 8009d50:	e014      	b.n	8009d7c <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009d56:	f003 0301 	and.w	r3, r3, #1
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d004      	beq.n	8009d68 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	2201      	movs	r2, #1
 8009d62:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009d64:	2301      	movs	r3, #1
 8009d66:	e009      	b.n	8009d7c <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009d6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d002      	beq.n	8009d7a <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	2240      	movs	r2, #64	; 0x40
 8009d78:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8009d7a:	2300      	movs	r3, #0
  
}
 8009d7c:	4618      	mov	r0, r3
 8009d7e:	3710      	adds	r7, #16
 8009d80:	46bd      	mov	sp, r7
 8009d82:	bc90      	pop	{r4, r7}
 8009d84:	4770      	bx	lr
 8009d86:	bf00      	nop
 8009d88:	20000120 	.word	0x20000120
 8009d8c:	10624dd3 	.word	0x10624dd3

08009d90 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8009d90:	b580      	push	{r7, lr}
 8009d92:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8009d94:	4904      	ldr	r1, [pc, #16]	; (8009da8 <MX_FATFS_Init+0x18>)
 8009d96:	4805      	ldr	r0, [pc, #20]	; (8009dac <MX_FATFS_Init+0x1c>)
 8009d98:	f003 f9cc 	bl	800d134 <FATFS_LinkDriver>
 8009d9c:	4603      	mov	r3, r0
 8009d9e:	461a      	mov	r2, r3
 8009da0:	4b03      	ldr	r3, [pc, #12]	; (8009db0 <MX_FATFS_Init+0x20>)
 8009da2:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8009da4:	bf00      	nop
 8009da6:	bd80      	pop	{r7, pc}
 8009da8:	20003c8c 	.word	0x20003c8c
 8009dac:	08010054 	.word	0x08010054
 8009db0:	20003c88 	.word	0x20003c88

08009db4 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8009db4:	b480      	push	{r7}
 8009db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8009db8:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8009dba:	4618      	mov	r0, r3
 8009dbc:	46bd      	mov	sp, r7
 8009dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dc2:	4770      	bx	lr

08009dc4 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8009dc4:	b580      	push	{r7, lr}
 8009dc6:	b082      	sub	sp, #8
 8009dc8:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8009dca:	2300      	movs	r3, #0
 8009dcc:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8009dce:	f000 f896 	bl	8009efe <BSP_SD_IsDetected>
 8009dd2:	4603      	mov	r3, r0
 8009dd4:	2b01      	cmp	r3, #1
 8009dd6:	d001      	beq.n	8009ddc <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 8009dd8:	2301      	movs	r3, #1
 8009dda:	e012      	b.n	8009e02 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 8009ddc:	480b      	ldr	r0, [pc, #44]	; (8009e0c <BSP_SD_Init+0x48>)
 8009dde:	f7fd fa21 	bl	8007224 <HAL_SD_Init>
 8009de2:	4603      	mov	r3, r0
 8009de4:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 8009de6:	79fb      	ldrb	r3, [r7, #7]
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d109      	bne.n	8009e00 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 8009dec:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8009df0:	4806      	ldr	r0, [pc, #24]	; (8009e0c <BSP_SD_Init+0x48>)
 8009df2:	f7fd ffe1 	bl	8007db8 <HAL_SD_ConfigWideBusOperation>
 8009df6:	4603      	mov	r3, r0
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d001      	beq.n	8009e00 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8009dfc:	2301      	movs	r3, #1
 8009dfe:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8009e00:	79fb      	ldrb	r3, [r7, #7]
}
 8009e02:	4618      	mov	r0, r3
 8009e04:	3708      	adds	r7, #8
 8009e06:	46bd      	mov	sp, r7
 8009e08:	bd80      	pop	{r7, pc}
 8009e0a:	bf00      	nop
 8009e0c:	20003b50 	.word	0x20003b50

08009e10 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8009e10:	b580      	push	{r7, lr}
 8009e12:	b086      	sub	sp, #24
 8009e14:	af00      	add	r7, sp, #0
 8009e16:	60f8      	str	r0, [r7, #12]
 8009e18:	60b9      	str	r1, [r7, #8]
 8009e1a:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8009e1c:	2300      	movs	r3, #0
 8009e1e:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	68ba      	ldr	r2, [r7, #8]
 8009e24:	68f9      	ldr	r1, [r7, #12]
 8009e26:	4806      	ldr	r0, [pc, #24]	; (8009e40 <BSP_SD_ReadBlocks_DMA+0x30>)
 8009e28:	f7fd fa8c 	bl	8007344 <HAL_SD_ReadBlocks_DMA>
 8009e2c:	4603      	mov	r3, r0
 8009e2e:	2b00      	cmp	r3, #0
 8009e30:	d001      	beq.n	8009e36 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8009e32:	2301      	movs	r3, #1
 8009e34:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8009e36:	7dfb      	ldrb	r3, [r7, #23]
}
 8009e38:	4618      	mov	r0, r3
 8009e3a:	3718      	adds	r7, #24
 8009e3c:	46bd      	mov	sp, r7
 8009e3e:	bd80      	pop	{r7, pc}
 8009e40:	20003b50 	.word	0x20003b50

08009e44 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8009e44:	b580      	push	{r7, lr}
 8009e46:	b086      	sub	sp, #24
 8009e48:	af00      	add	r7, sp, #0
 8009e4a:	60f8      	str	r0, [r7, #12]
 8009e4c:	60b9      	str	r1, [r7, #8]
 8009e4e:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8009e50:	2300      	movs	r3, #0
 8009e52:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	68ba      	ldr	r2, [r7, #8]
 8009e58:	68f9      	ldr	r1, [r7, #12]
 8009e5a:	4806      	ldr	r0, [pc, #24]	; (8009e74 <BSP_SD_WriteBlocks_DMA+0x30>)
 8009e5c:	f7fd fb5c 	bl	8007518 <HAL_SD_WriteBlocks_DMA>
 8009e60:	4603      	mov	r3, r0
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d001      	beq.n	8009e6a <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8009e66:	2301      	movs	r3, #1
 8009e68:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8009e6a:	7dfb      	ldrb	r3, [r7, #23]
}
 8009e6c:	4618      	mov	r0, r3
 8009e6e:	3718      	adds	r7, #24
 8009e70:	46bd      	mov	sp, r7
 8009e72:	bd80      	pop	{r7, pc}
 8009e74:	20003b50 	.word	0x20003b50

08009e78 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8009e78:	b580      	push	{r7, lr}
 8009e7a:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8009e7c:	4805      	ldr	r0, [pc, #20]	; (8009e94 <BSP_SD_GetCardState+0x1c>)
 8009e7e:	f7fe f817 	bl	8007eb0 <HAL_SD_GetCardState>
 8009e82:	4603      	mov	r3, r0
 8009e84:	2b04      	cmp	r3, #4
 8009e86:	bf14      	ite	ne
 8009e88:	2301      	movne	r3, #1
 8009e8a:	2300      	moveq	r3, #0
 8009e8c:	b2db      	uxtb	r3, r3
}
 8009e8e:	4618      	mov	r0, r3
 8009e90:	bd80      	pop	{r7, pc}
 8009e92:	bf00      	nop
 8009e94:	20003b50 	.word	0x20003b50

08009e98 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8009e98:	b580      	push	{r7, lr}
 8009e9a:	b082      	sub	sp, #8
 8009e9c:	af00      	add	r7, sp, #0
 8009e9e:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 8009ea0:	6879      	ldr	r1, [r7, #4]
 8009ea2:	4803      	ldr	r0, [pc, #12]	; (8009eb0 <BSP_SD_GetCardInfo+0x18>)
 8009ea4:	f7fd ff5c 	bl	8007d60 <HAL_SD_GetCardInfo>
}
 8009ea8:	bf00      	nop
 8009eaa:	3708      	adds	r7, #8
 8009eac:	46bd      	mov	sp, r7
 8009eae:	bd80      	pop	{r7, pc}
 8009eb0:	20003b50 	.word	0x20003b50

08009eb4 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 8009eb4:	b580      	push	{r7, lr}
 8009eb6:	b082      	sub	sp, #8
 8009eb8:	af00      	add	r7, sp, #0
 8009eba:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 8009ebc:	f000 f818 	bl	8009ef0 <BSP_SD_AbortCallback>
}
 8009ec0:	bf00      	nop
 8009ec2:	3708      	adds	r7, #8
 8009ec4:	46bd      	mov	sp, r7
 8009ec6:	bd80      	pop	{r7, pc}

08009ec8 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8009ec8:	b580      	push	{r7, lr}
 8009eca:	b082      	sub	sp, #8
 8009ecc:	af00      	add	r7, sp, #0
 8009ece:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 8009ed0:	f000 f9aa 	bl	800a228 <BSP_SD_WriteCpltCallback>
}
 8009ed4:	bf00      	nop
 8009ed6:	3708      	adds	r7, #8
 8009ed8:	46bd      	mov	sp, r7
 8009eda:	bd80      	pop	{r7, pc}

08009edc <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8009edc:	b580      	push	{r7, lr}
 8009ede:	b082      	sub	sp, #8
 8009ee0:	af00      	add	r7, sp, #0
 8009ee2:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 8009ee4:	f000 f9ac 	bl	800a240 <BSP_SD_ReadCpltCallback>
}
 8009ee8:	bf00      	nop
 8009eea:	3708      	adds	r7, #8
 8009eec:	46bd      	mov	sp, r7
 8009eee:	bd80      	pop	{r7, pc}

08009ef0 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 8009ef0:	b480      	push	{r7}
 8009ef2:	af00      	add	r7, sp, #0

}
 8009ef4:	bf00      	nop
 8009ef6:	46bd      	mov	sp, r7
 8009ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009efc:	4770      	bx	lr

08009efe <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8009efe:	b580      	push	{r7, lr}
 8009f00:	b082      	sub	sp, #8
 8009f02:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8009f04:	2301      	movs	r3, #1
 8009f06:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 8009f08:	f000 f80c 	bl	8009f24 <BSP_PlatformIsDetected>
 8009f0c:	4603      	mov	r3, r0
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d101      	bne.n	8009f16 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 8009f12:	2300      	movs	r3, #0
 8009f14:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8009f16:	79fb      	ldrb	r3, [r7, #7]
 8009f18:	b2db      	uxtb	r3, r3
}
 8009f1a:	4618      	mov	r0, r3
 8009f1c:	3708      	adds	r7, #8
 8009f1e:	46bd      	mov	sp, r7
 8009f20:	bd80      	pop	{r7, pc}
	...

08009f24 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8009f24:	b580      	push	{r7, lr}
 8009f26:	b082      	sub	sp, #8
 8009f28:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 8009f2a:	2301      	movs	r3, #1
 8009f2c:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8009f2e:	2101      	movs	r1, #1
 8009f30:	4807      	ldr	r0, [pc, #28]	; (8009f50 <BSP_PlatformIsDetected+0x2c>)
 8009f32:	f7fb fc3f 	bl	80057b4 <HAL_GPIO_ReadPin>
 8009f36:	4603      	mov	r3, r0
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d001      	beq.n	8009f40 <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 8009f3c:	2300      	movs	r3, #0
 8009f3e:	71fb      	strb	r3, [r7, #7]
//    if (status == SD_NOT_PRESENT){
//    	status = SD_PRESENT;
//    } else {
//    	status = SD_NOT_PRESENT;
//    }
   	status = SD_PRESENT;
 8009f40:	2301      	movs	r3, #1
 8009f42:	71fb      	strb	r3, [r7, #7]

    /* USER CODE END 1 */
    return status;
 8009f44:	79fb      	ldrb	r3, [r7, #7]
}
 8009f46:	4618      	mov	r0, r3
 8009f48:	3708      	adds	r7, #8
 8009f4a:	46bd      	mov	sp, r7
 8009f4c:	bd80      	pop	{r7, pc}
 8009f4e:	bf00      	nop
 8009f50:	40020c00 	.word	0x40020c00

08009f54 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8009f54:	b580      	push	{r7, lr}
 8009f56:	b084      	sub	sp, #16
 8009f58:	af00      	add	r7, sp, #0
 8009f5a:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 8009f5c:	f7fa f906 	bl	800416c <HAL_GetTick>
 8009f60:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 8009f62:	e006      	b.n	8009f72 <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8009f64:	f7ff ff88 	bl	8009e78 <BSP_SD_GetCardState>
 8009f68:	4603      	mov	r3, r0
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	d101      	bne.n	8009f72 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 8009f6e:	2300      	movs	r3, #0
 8009f70:	e009      	b.n	8009f86 <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 8009f72:	f7fa f8fb 	bl	800416c <HAL_GetTick>
 8009f76:	4602      	mov	r2, r0
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	1ad3      	subs	r3, r2, r3
 8009f7c:	687a      	ldr	r2, [r7, #4]
 8009f7e:	429a      	cmp	r2, r3
 8009f80:	d8f0      	bhi.n	8009f64 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 8009f82:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8009f86:	4618      	mov	r0, r3
 8009f88:	3710      	adds	r7, #16
 8009f8a:	46bd      	mov	sp, r7
 8009f8c:	bd80      	pop	{r7, pc}
	...

08009f90 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8009f90:	b580      	push	{r7, lr}
 8009f92:	b082      	sub	sp, #8
 8009f94:	af00      	add	r7, sp, #0
 8009f96:	4603      	mov	r3, r0
 8009f98:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8009f9a:	4b0b      	ldr	r3, [pc, #44]	; (8009fc8 <SD_CheckStatus+0x38>)
 8009f9c:	2201      	movs	r2, #1
 8009f9e:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8009fa0:	f7ff ff6a 	bl	8009e78 <BSP_SD_GetCardState>
 8009fa4:	4603      	mov	r3, r0
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	d107      	bne.n	8009fba <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8009faa:	4b07      	ldr	r3, [pc, #28]	; (8009fc8 <SD_CheckStatus+0x38>)
 8009fac:	781b      	ldrb	r3, [r3, #0]
 8009fae:	b2db      	uxtb	r3, r3
 8009fb0:	f023 0301 	bic.w	r3, r3, #1
 8009fb4:	b2da      	uxtb	r2, r3
 8009fb6:	4b04      	ldr	r3, [pc, #16]	; (8009fc8 <SD_CheckStatus+0x38>)
 8009fb8:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8009fba:	4b03      	ldr	r3, [pc, #12]	; (8009fc8 <SD_CheckStatus+0x38>)
 8009fbc:	781b      	ldrb	r3, [r3, #0]
 8009fbe:	b2db      	uxtb	r3, r3
}
 8009fc0:	4618      	mov	r0, r3
 8009fc2:	3708      	adds	r7, #8
 8009fc4:	46bd      	mov	sp, r7
 8009fc6:	bd80      	pop	{r7, pc}
 8009fc8:	2000012d 	.word	0x2000012d

08009fcc <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8009fcc:	b580      	push	{r7, lr}
 8009fce:	b082      	sub	sp, #8
 8009fd0:	af00      	add	r7, sp, #0
 8009fd2:	4603      	mov	r3, r0
 8009fd4:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8009fd6:	f7ff fef5 	bl	8009dc4 <BSP_SD_Init>
 8009fda:	4603      	mov	r3, r0
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	d107      	bne.n	8009ff0 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 8009fe0:	79fb      	ldrb	r3, [r7, #7]
 8009fe2:	4618      	mov	r0, r3
 8009fe4:	f7ff ffd4 	bl	8009f90 <SD_CheckStatus>
 8009fe8:	4603      	mov	r3, r0
 8009fea:	461a      	mov	r2, r3
 8009fec:	4b04      	ldr	r3, [pc, #16]	; (800a000 <SD_initialize+0x34>)
 8009fee:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 8009ff0:	4b03      	ldr	r3, [pc, #12]	; (800a000 <SD_initialize+0x34>)
 8009ff2:	781b      	ldrb	r3, [r3, #0]
 8009ff4:	b2db      	uxtb	r3, r3
}
 8009ff6:	4618      	mov	r0, r3
 8009ff8:	3708      	adds	r7, #8
 8009ffa:	46bd      	mov	sp, r7
 8009ffc:	bd80      	pop	{r7, pc}
 8009ffe:	bf00      	nop
 800a000:	2000012d 	.word	0x2000012d

0800a004 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800a004:	b580      	push	{r7, lr}
 800a006:	b082      	sub	sp, #8
 800a008:	af00      	add	r7, sp, #0
 800a00a:	4603      	mov	r3, r0
 800a00c:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800a00e:	79fb      	ldrb	r3, [r7, #7]
 800a010:	4618      	mov	r0, r3
 800a012:	f7ff ffbd 	bl	8009f90 <SD_CheckStatus>
 800a016:	4603      	mov	r3, r0
}
 800a018:	4618      	mov	r0, r3
 800a01a:	3708      	adds	r7, #8
 800a01c:	46bd      	mov	sp, r7
 800a01e:	bd80      	pop	{r7, pc}

0800a020 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800a020:	b580      	push	{r7, lr}
 800a022:	b086      	sub	sp, #24
 800a024:	af00      	add	r7, sp, #0
 800a026:	60b9      	str	r1, [r7, #8]
 800a028:	607a      	str	r2, [r7, #4]
 800a02a:	603b      	str	r3, [r7, #0]
 800a02c:	4603      	mov	r3, r0
 800a02e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800a030:	2301      	movs	r3, #1
 800a032:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800a034:	f247 5030 	movw	r0, #30000	; 0x7530
 800a038:	f7ff ff8c 	bl	8009f54 <SD_CheckStatusWithTimeout>
 800a03c:	4603      	mov	r3, r0
 800a03e:	2b00      	cmp	r3, #0
 800a040:	da01      	bge.n	800a046 <SD_read+0x26>
  {
    return res;
 800a042:	7dfb      	ldrb	r3, [r7, #23]
 800a044:	e03b      	b.n	800a0be <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 800a046:	683a      	ldr	r2, [r7, #0]
 800a048:	6879      	ldr	r1, [r7, #4]
 800a04a:	68b8      	ldr	r0, [r7, #8]
 800a04c:	f7ff fee0 	bl	8009e10 <BSP_SD_ReadBlocks_DMA>
 800a050:	4603      	mov	r3, r0
 800a052:	2b00      	cmp	r3, #0
 800a054:	d132      	bne.n	800a0bc <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 800a056:	4b1c      	ldr	r3, [pc, #112]	; (800a0c8 <SD_read+0xa8>)
 800a058:	2200      	movs	r2, #0
 800a05a:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 800a05c:	f7fa f886 	bl	800416c <HAL_GetTick>
 800a060:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800a062:	bf00      	nop
 800a064:	4b18      	ldr	r3, [pc, #96]	; (800a0c8 <SD_read+0xa8>)
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d108      	bne.n	800a07e <SD_read+0x5e>
 800a06c:	f7fa f87e 	bl	800416c <HAL_GetTick>
 800a070:	4602      	mov	r2, r0
 800a072:	693b      	ldr	r3, [r7, #16]
 800a074:	1ad3      	subs	r3, r2, r3
 800a076:	f247 522f 	movw	r2, #29999	; 0x752f
 800a07a:	4293      	cmp	r3, r2
 800a07c:	d9f2      	bls.n	800a064 <SD_read+0x44>
      {
      }
      /* incase of a timeout return error */
      if (ReadStatus == 0)
 800a07e:	4b12      	ldr	r3, [pc, #72]	; (800a0c8 <SD_read+0xa8>)
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	2b00      	cmp	r3, #0
 800a084:	d102      	bne.n	800a08c <SD_read+0x6c>
      {
        res = RES_ERROR;
 800a086:	2301      	movs	r3, #1
 800a088:	75fb      	strb	r3, [r7, #23]
 800a08a:	e017      	b.n	800a0bc <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 800a08c:	4b0e      	ldr	r3, [pc, #56]	; (800a0c8 <SD_read+0xa8>)
 800a08e:	2200      	movs	r2, #0
 800a090:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800a092:	f7fa f86b 	bl	800416c <HAL_GetTick>
 800a096:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800a098:	e007      	b.n	800a0aa <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800a09a:	f7ff feed 	bl	8009e78 <BSP_SD_GetCardState>
 800a09e:	4603      	mov	r3, r0
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d102      	bne.n	800a0aa <SD_read+0x8a>
          {
            res = RES_OK;
 800a0a4:	2300      	movs	r3, #0
 800a0a6:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 800a0a8:	e008      	b.n	800a0bc <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800a0aa:	f7fa f85f 	bl	800416c <HAL_GetTick>
 800a0ae:	4602      	mov	r2, r0
 800a0b0:	693b      	ldr	r3, [r7, #16]
 800a0b2:	1ad3      	subs	r3, r2, r3
 800a0b4:	f247 522f 	movw	r2, #29999	; 0x752f
 800a0b8:	4293      	cmp	r3, r2
 800a0ba:	d9ee      	bls.n	800a09a <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 800a0bc:	7dfb      	ldrb	r3, [r7, #23]
}
 800a0be:	4618      	mov	r0, r3
 800a0c0:	3718      	adds	r7, #24
 800a0c2:	46bd      	mov	sp, r7
 800a0c4:	bd80      	pop	{r7, pc}
 800a0c6:	bf00      	nop
 800a0c8:	20000374 	.word	0x20000374

0800a0cc <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800a0cc:	b580      	push	{r7, lr}
 800a0ce:	b086      	sub	sp, #24
 800a0d0:	af00      	add	r7, sp, #0
 800a0d2:	60b9      	str	r1, [r7, #8]
 800a0d4:	607a      	str	r2, [r7, #4]
 800a0d6:	603b      	str	r3, [r7, #0]
 800a0d8:	4603      	mov	r3, r0
 800a0da:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800a0dc:	2301      	movs	r3, #1
 800a0de:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 800a0e0:	4b24      	ldr	r3, [pc, #144]	; (800a174 <SD_write+0xa8>)
 800a0e2:	2200      	movs	r2, #0
 800a0e4:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800a0e6:	f247 5030 	movw	r0, #30000	; 0x7530
 800a0ea:	f7ff ff33 	bl	8009f54 <SD_CheckStatusWithTimeout>
 800a0ee:	4603      	mov	r3, r0
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	da01      	bge.n	800a0f8 <SD_write+0x2c>
  {
    return res;
 800a0f4:	7dfb      	ldrb	r3, [r7, #23]
 800a0f6:	e038      	b.n	800a16a <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800a0f8:	683a      	ldr	r2, [r7, #0]
 800a0fa:	6879      	ldr	r1, [r7, #4]
 800a0fc:	68b8      	ldr	r0, [r7, #8]
 800a0fe:	f7ff fea1 	bl	8009e44 <BSP_SD_WriteBlocks_DMA>
 800a102:	4603      	mov	r3, r0
 800a104:	2b00      	cmp	r3, #0
 800a106:	d12f      	bne.n	800a168 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 800a108:	f7fa f830 	bl	800416c <HAL_GetTick>
 800a10c:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800a10e:	bf00      	nop
 800a110:	4b18      	ldr	r3, [pc, #96]	; (800a174 <SD_write+0xa8>)
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	2b00      	cmp	r3, #0
 800a116:	d108      	bne.n	800a12a <SD_write+0x5e>
 800a118:	f7fa f828 	bl	800416c <HAL_GetTick>
 800a11c:	4602      	mov	r2, r0
 800a11e:	693b      	ldr	r3, [r7, #16]
 800a120:	1ad3      	subs	r3, r2, r3
 800a122:	f247 522f 	movw	r2, #29999	; 0x752f
 800a126:	4293      	cmp	r3, r2
 800a128:	d9f2      	bls.n	800a110 <SD_write+0x44>
      {
      }
      /* incase of a timeout return error */
      if (WriteStatus == 0)
 800a12a:	4b12      	ldr	r3, [pc, #72]	; (800a174 <SD_write+0xa8>)
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	2b00      	cmp	r3, #0
 800a130:	d102      	bne.n	800a138 <SD_write+0x6c>
      {
        res = RES_ERROR;
 800a132:	2301      	movs	r3, #1
 800a134:	75fb      	strb	r3, [r7, #23]
 800a136:	e017      	b.n	800a168 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 800a138:	4b0e      	ldr	r3, [pc, #56]	; (800a174 <SD_write+0xa8>)
 800a13a:	2200      	movs	r2, #0
 800a13c:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800a13e:	f7fa f815 	bl	800416c <HAL_GetTick>
 800a142:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800a144:	e007      	b.n	800a156 <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800a146:	f7ff fe97 	bl	8009e78 <BSP_SD_GetCardState>
 800a14a:	4603      	mov	r3, r0
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d102      	bne.n	800a156 <SD_write+0x8a>
          {
            res = RES_OK;
 800a150:	2300      	movs	r3, #0
 800a152:	75fb      	strb	r3, [r7, #23]
            break;
 800a154:	e008      	b.n	800a168 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800a156:	f7fa f809 	bl	800416c <HAL_GetTick>
 800a15a:	4602      	mov	r2, r0
 800a15c:	693b      	ldr	r3, [r7, #16]
 800a15e:	1ad3      	subs	r3, r2, r3
 800a160:	f247 522f 	movw	r2, #29999	; 0x752f
 800a164:	4293      	cmp	r3, r2
 800a166:	d9ee      	bls.n	800a146 <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 800a168:	7dfb      	ldrb	r3, [r7, #23]
}
 800a16a:	4618      	mov	r0, r3
 800a16c:	3718      	adds	r7, #24
 800a16e:	46bd      	mov	sp, r7
 800a170:	bd80      	pop	{r7, pc}
 800a172:	bf00      	nop
 800a174:	20000370 	.word	0x20000370

0800a178 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800a178:	b580      	push	{r7, lr}
 800a17a:	b08c      	sub	sp, #48	; 0x30
 800a17c:	af00      	add	r7, sp, #0
 800a17e:	4603      	mov	r3, r0
 800a180:	603a      	str	r2, [r7, #0]
 800a182:	71fb      	strb	r3, [r7, #7]
 800a184:	460b      	mov	r3, r1
 800a186:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800a188:	2301      	movs	r3, #1
 800a18a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800a18e:	4b25      	ldr	r3, [pc, #148]	; (800a224 <SD_ioctl+0xac>)
 800a190:	781b      	ldrb	r3, [r3, #0]
 800a192:	b2db      	uxtb	r3, r3
 800a194:	f003 0301 	and.w	r3, r3, #1
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d001      	beq.n	800a1a0 <SD_ioctl+0x28>
 800a19c:	2303      	movs	r3, #3
 800a19e:	e03c      	b.n	800a21a <SD_ioctl+0xa2>

  switch (cmd)
 800a1a0:	79bb      	ldrb	r3, [r7, #6]
 800a1a2:	2b03      	cmp	r3, #3
 800a1a4:	d834      	bhi.n	800a210 <SD_ioctl+0x98>
 800a1a6:	a201      	add	r2, pc, #4	; (adr r2, 800a1ac <SD_ioctl+0x34>)
 800a1a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1ac:	0800a1bd 	.word	0x0800a1bd
 800a1b0:	0800a1c5 	.word	0x0800a1c5
 800a1b4:	0800a1dd 	.word	0x0800a1dd
 800a1b8:	0800a1f7 	.word	0x0800a1f7
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800a1bc:	2300      	movs	r3, #0
 800a1be:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800a1c2:	e028      	b.n	800a216 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800a1c4:	f107 030c 	add.w	r3, r7, #12
 800a1c8:	4618      	mov	r0, r3
 800a1ca:	f7ff fe65 	bl	8009e98 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800a1ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a1d0:	683b      	ldr	r3, [r7, #0]
 800a1d2:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800a1d4:	2300      	movs	r3, #0
 800a1d6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800a1da:	e01c      	b.n	800a216 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800a1dc:	f107 030c 	add.w	r3, r7, #12
 800a1e0:	4618      	mov	r0, r3
 800a1e2:	f7ff fe59 	bl	8009e98 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800a1e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1e8:	b29a      	uxth	r2, r3
 800a1ea:	683b      	ldr	r3, [r7, #0]
 800a1ec:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800a1ee:	2300      	movs	r3, #0
 800a1f0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800a1f4:	e00f      	b.n	800a216 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800a1f6:	f107 030c 	add.w	r3, r7, #12
 800a1fa:	4618      	mov	r0, r3
 800a1fc:	f7ff fe4c 	bl	8009e98 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800a200:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a202:	0a5a      	lsrs	r2, r3, #9
 800a204:	683b      	ldr	r3, [r7, #0]
 800a206:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800a208:	2300      	movs	r3, #0
 800a20a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800a20e:	e002      	b.n	800a216 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800a210:	2304      	movs	r3, #4
 800a212:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800a216:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800a21a:	4618      	mov	r0, r3
 800a21c:	3730      	adds	r7, #48	; 0x30
 800a21e:	46bd      	mov	sp, r7
 800a220:	bd80      	pop	{r7, pc}
 800a222:	bf00      	nop
 800a224:	2000012d 	.word	0x2000012d

0800a228 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800a228:	b480      	push	{r7}
 800a22a:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 800a22c:	4b03      	ldr	r3, [pc, #12]	; (800a23c <BSP_SD_WriteCpltCallback+0x14>)
 800a22e:	2201      	movs	r2, #1
 800a230:	601a      	str	r2, [r3, #0]
}
 800a232:	bf00      	nop
 800a234:	46bd      	mov	sp, r7
 800a236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a23a:	4770      	bx	lr
 800a23c:	20000370 	.word	0x20000370

0800a240 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800a240:	b480      	push	{r7}
 800a242:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 800a244:	4b03      	ldr	r3, [pc, #12]	; (800a254 <BSP_SD_ReadCpltCallback+0x14>)
 800a246:	2201      	movs	r2, #1
 800a248:	601a      	str	r2, [r3, #0]
}
 800a24a:	bf00      	nop
 800a24c:	46bd      	mov	sp, r7
 800a24e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a252:	4770      	bx	lr
 800a254:	20000374 	.word	0x20000374

0800a258 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800a258:	b580      	push	{r7, lr}
 800a25a:	b084      	sub	sp, #16
 800a25c:	af00      	add	r7, sp, #0
 800a25e:	4603      	mov	r3, r0
 800a260:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800a262:	79fb      	ldrb	r3, [r7, #7]
 800a264:	4a08      	ldr	r2, [pc, #32]	; (800a288 <disk_status+0x30>)
 800a266:	009b      	lsls	r3, r3, #2
 800a268:	4413      	add	r3, r2
 800a26a:	685b      	ldr	r3, [r3, #4]
 800a26c:	685b      	ldr	r3, [r3, #4]
 800a26e:	79fa      	ldrb	r2, [r7, #7]
 800a270:	4905      	ldr	r1, [pc, #20]	; (800a288 <disk_status+0x30>)
 800a272:	440a      	add	r2, r1
 800a274:	7a12      	ldrb	r2, [r2, #8]
 800a276:	4610      	mov	r0, r2
 800a278:	4798      	blx	r3
 800a27a:	4603      	mov	r3, r0
 800a27c:	73fb      	strb	r3, [r7, #15]
  return stat;
 800a27e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a280:	4618      	mov	r0, r3
 800a282:	3710      	adds	r7, #16
 800a284:	46bd      	mov	sp, r7
 800a286:	bd80      	pop	{r7, pc}
 800a288:	200003a0 	.word	0x200003a0

0800a28c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800a28c:	b580      	push	{r7, lr}
 800a28e:	b084      	sub	sp, #16
 800a290:	af00      	add	r7, sp, #0
 800a292:	4603      	mov	r3, r0
 800a294:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800a296:	2300      	movs	r3, #0
 800a298:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800a29a:	79fb      	ldrb	r3, [r7, #7]
 800a29c:	4a0d      	ldr	r2, [pc, #52]	; (800a2d4 <disk_initialize+0x48>)
 800a29e:	5cd3      	ldrb	r3, [r2, r3]
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d111      	bne.n	800a2c8 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800a2a4:	79fb      	ldrb	r3, [r7, #7]
 800a2a6:	4a0b      	ldr	r2, [pc, #44]	; (800a2d4 <disk_initialize+0x48>)
 800a2a8:	2101      	movs	r1, #1
 800a2aa:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800a2ac:	79fb      	ldrb	r3, [r7, #7]
 800a2ae:	4a09      	ldr	r2, [pc, #36]	; (800a2d4 <disk_initialize+0x48>)
 800a2b0:	009b      	lsls	r3, r3, #2
 800a2b2:	4413      	add	r3, r2
 800a2b4:	685b      	ldr	r3, [r3, #4]
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	79fa      	ldrb	r2, [r7, #7]
 800a2ba:	4906      	ldr	r1, [pc, #24]	; (800a2d4 <disk_initialize+0x48>)
 800a2bc:	440a      	add	r2, r1
 800a2be:	7a12      	ldrb	r2, [r2, #8]
 800a2c0:	4610      	mov	r0, r2
 800a2c2:	4798      	blx	r3
 800a2c4:	4603      	mov	r3, r0
 800a2c6:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800a2c8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a2ca:	4618      	mov	r0, r3
 800a2cc:	3710      	adds	r7, #16
 800a2ce:	46bd      	mov	sp, r7
 800a2d0:	bd80      	pop	{r7, pc}
 800a2d2:	bf00      	nop
 800a2d4:	200003a0 	.word	0x200003a0

0800a2d8 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800a2d8:	b590      	push	{r4, r7, lr}
 800a2da:	b087      	sub	sp, #28
 800a2dc:	af00      	add	r7, sp, #0
 800a2de:	60b9      	str	r1, [r7, #8]
 800a2e0:	607a      	str	r2, [r7, #4]
 800a2e2:	603b      	str	r3, [r7, #0]
 800a2e4:	4603      	mov	r3, r0
 800a2e6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800a2e8:	7bfb      	ldrb	r3, [r7, #15]
 800a2ea:	4a0a      	ldr	r2, [pc, #40]	; (800a314 <disk_read+0x3c>)
 800a2ec:	009b      	lsls	r3, r3, #2
 800a2ee:	4413      	add	r3, r2
 800a2f0:	685b      	ldr	r3, [r3, #4]
 800a2f2:	689c      	ldr	r4, [r3, #8]
 800a2f4:	7bfb      	ldrb	r3, [r7, #15]
 800a2f6:	4a07      	ldr	r2, [pc, #28]	; (800a314 <disk_read+0x3c>)
 800a2f8:	4413      	add	r3, r2
 800a2fa:	7a18      	ldrb	r0, [r3, #8]
 800a2fc:	683b      	ldr	r3, [r7, #0]
 800a2fe:	687a      	ldr	r2, [r7, #4]
 800a300:	68b9      	ldr	r1, [r7, #8]
 800a302:	47a0      	blx	r4
 800a304:	4603      	mov	r3, r0
 800a306:	75fb      	strb	r3, [r7, #23]
  return res;
 800a308:	7dfb      	ldrb	r3, [r7, #23]
}
 800a30a:	4618      	mov	r0, r3
 800a30c:	371c      	adds	r7, #28
 800a30e:	46bd      	mov	sp, r7
 800a310:	bd90      	pop	{r4, r7, pc}
 800a312:	bf00      	nop
 800a314:	200003a0 	.word	0x200003a0

0800a318 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800a318:	b590      	push	{r4, r7, lr}
 800a31a:	b087      	sub	sp, #28
 800a31c:	af00      	add	r7, sp, #0
 800a31e:	60b9      	str	r1, [r7, #8]
 800a320:	607a      	str	r2, [r7, #4]
 800a322:	603b      	str	r3, [r7, #0]
 800a324:	4603      	mov	r3, r0
 800a326:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800a328:	7bfb      	ldrb	r3, [r7, #15]
 800a32a:	4a0a      	ldr	r2, [pc, #40]	; (800a354 <disk_write+0x3c>)
 800a32c:	009b      	lsls	r3, r3, #2
 800a32e:	4413      	add	r3, r2
 800a330:	685b      	ldr	r3, [r3, #4]
 800a332:	68dc      	ldr	r4, [r3, #12]
 800a334:	7bfb      	ldrb	r3, [r7, #15]
 800a336:	4a07      	ldr	r2, [pc, #28]	; (800a354 <disk_write+0x3c>)
 800a338:	4413      	add	r3, r2
 800a33a:	7a18      	ldrb	r0, [r3, #8]
 800a33c:	683b      	ldr	r3, [r7, #0]
 800a33e:	687a      	ldr	r2, [r7, #4]
 800a340:	68b9      	ldr	r1, [r7, #8]
 800a342:	47a0      	blx	r4
 800a344:	4603      	mov	r3, r0
 800a346:	75fb      	strb	r3, [r7, #23]
  return res;
 800a348:	7dfb      	ldrb	r3, [r7, #23]
}
 800a34a:	4618      	mov	r0, r3
 800a34c:	371c      	adds	r7, #28
 800a34e:	46bd      	mov	sp, r7
 800a350:	bd90      	pop	{r4, r7, pc}
 800a352:	bf00      	nop
 800a354:	200003a0 	.word	0x200003a0

0800a358 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800a358:	b580      	push	{r7, lr}
 800a35a:	b084      	sub	sp, #16
 800a35c:	af00      	add	r7, sp, #0
 800a35e:	4603      	mov	r3, r0
 800a360:	603a      	str	r2, [r7, #0]
 800a362:	71fb      	strb	r3, [r7, #7]
 800a364:	460b      	mov	r3, r1
 800a366:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800a368:	79fb      	ldrb	r3, [r7, #7]
 800a36a:	4a09      	ldr	r2, [pc, #36]	; (800a390 <disk_ioctl+0x38>)
 800a36c:	009b      	lsls	r3, r3, #2
 800a36e:	4413      	add	r3, r2
 800a370:	685b      	ldr	r3, [r3, #4]
 800a372:	691b      	ldr	r3, [r3, #16]
 800a374:	79fa      	ldrb	r2, [r7, #7]
 800a376:	4906      	ldr	r1, [pc, #24]	; (800a390 <disk_ioctl+0x38>)
 800a378:	440a      	add	r2, r1
 800a37a:	7a10      	ldrb	r0, [r2, #8]
 800a37c:	79b9      	ldrb	r1, [r7, #6]
 800a37e:	683a      	ldr	r2, [r7, #0]
 800a380:	4798      	blx	r3
 800a382:	4603      	mov	r3, r0
 800a384:	73fb      	strb	r3, [r7, #15]
  return res;
 800a386:	7bfb      	ldrb	r3, [r7, #15]
}
 800a388:	4618      	mov	r0, r3
 800a38a:	3710      	adds	r7, #16
 800a38c:	46bd      	mov	sp, r7
 800a38e:	bd80      	pop	{r7, pc}
 800a390:	200003a0 	.word	0x200003a0

0800a394 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800a394:	b480      	push	{r7}
 800a396:	b085      	sub	sp, #20
 800a398:	af00      	add	r7, sp, #0
 800a39a:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	3301      	adds	r3, #1
 800a3a0:	781b      	ldrb	r3, [r3, #0]
 800a3a2:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800a3a4:	89fb      	ldrh	r3, [r7, #14]
 800a3a6:	021b      	lsls	r3, r3, #8
 800a3a8:	b21a      	sxth	r2, r3
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	781b      	ldrb	r3, [r3, #0]
 800a3ae:	b21b      	sxth	r3, r3
 800a3b0:	4313      	orrs	r3, r2
 800a3b2:	b21b      	sxth	r3, r3
 800a3b4:	81fb      	strh	r3, [r7, #14]
	return rv;
 800a3b6:	89fb      	ldrh	r3, [r7, #14]
}
 800a3b8:	4618      	mov	r0, r3
 800a3ba:	3714      	adds	r7, #20
 800a3bc:	46bd      	mov	sp, r7
 800a3be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3c2:	4770      	bx	lr

0800a3c4 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800a3c4:	b480      	push	{r7}
 800a3c6:	b085      	sub	sp, #20
 800a3c8:	af00      	add	r7, sp, #0
 800a3ca:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	3303      	adds	r3, #3
 800a3d0:	781b      	ldrb	r3, [r3, #0]
 800a3d2:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	021b      	lsls	r3, r3, #8
 800a3d8:	687a      	ldr	r2, [r7, #4]
 800a3da:	3202      	adds	r2, #2
 800a3dc:	7812      	ldrb	r2, [r2, #0]
 800a3de:	4313      	orrs	r3, r2
 800a3e0:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	021b      	lsls	r3, r3, #8
 800a3e6:	687a      	ldr	r2, [r7, #4]
 800a3e8:	3201      	adds	r2, #1
 800a3ea:	7812      	ldrb	r2, [r2, #0]
 800a3ec:	4313      	orrs	r3, r2
 800a3ee:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	021b      	lsls	r3, r3, #8
 800a3f4:	687a      	ldr	r2, [r7, #4]
 800a3f6:	7812      	ldrb	r2, [r2, #0]
 800a3f8:	4313      	orrs	r3, r2
 800a3fa:	60fb      	str	r3, [r7, #12]
	return rv;
 800a3fc:	68fb      	ldr	r3, [r7, #12]
}
 800a3fe:	4618      	mov	r0, r3
 800a400:	3714      	adds	r7, #20
 800a402:	46bd      	mov	sp, r7
 800a404:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a408:	4770      	bx	lr

0800a40a <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800a40a:	b480      	push	{r7}
 800a40c:	b083      	sub	sp, #12
 800a40e:	af00      	add	r7, sp, #0
 800a410:	6078      	str	r0, [r7, #4]
 800a412:	460b      	mov	r3, r1
 800a414:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	1c5a      	adds	r2, r3, #1
 800a41a:	607a      	str	r2, [r7, #4]
 800a41c:	887a      	ldrh	r2, [r7, #2]
 800a41e:	b2d2      	uxtb	r2, r2
 800a420:	701a      	strb	r2, [r3, #0]
 800a422:	887b      	ldrh	r3, [r7, #2]
 800a424:	0a1b      	lsrs	r3, r3, #8
 800a426:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	1c5a      	adds	r2, r3, #1
 800a42c:	607a      	str	r2, [r7, #4]
 800a42e:	887a      	ldrh	r2, [r7, #2]
 800a430:	b2d2      	uxtb	r2, r2
 800a432:	701a      	strb	r2, [r3, #0]
}
 800a434:	bf00      	nop
 800a436:	370c      	adds	r7, #12
 800a438:	46bd      	mov	sp, r7
 800a43a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a43e:	4770      	bx	lr

0800a440 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800a440:	b480      	push	{r7}
 800a442:	b083      	sub	sp, #12
 800a444:	af00      	add	r7, sp, #0
 800a446:	6078      	str	r0, [r7, #4]
 800a448:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	1c5a      	adds	r2, r3, #1
 800a44e:	607a      	str	r2, [r7, #4]
 800a450:	683a      	ldr	r2, [r7, #0]
 800a452:	b2d2      	uxtb	r2, r2
 800a454:	701a      	strb	r2, [r3, #0]
 800a456:	683b      	ldr	r3, [r7, #0]
 800a458:	0a1b      	lsrs	r3, r3, #8
 800a45a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	1c5a      	adds	r2, r3, #1
 800a460:	607a      	str	r2, [r7, #4]
 800a462:	683a      	ldr	r2, [r7, #0]
 800a464:	b2d2      	uxtb	r2, r2
 800a466:	701a      	strb	r2, [r3, #0]
 800a468:	683b      	ldr	r3, [r7, #0]
 800a46a:	0a1b      	lsrs	r3, r3, #8
 800a46c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	1c5a      	adds	r2, r3, #1
 800a472:	607a      	str	r2, [r7, #4]
 800a474:	683a      	ldr	r2, [r7, #0]
 800a476:	b2d2      	uxtb	r2, r2
 800a478:	701a      	strb	r2, [r3, #0]
 800a47a:	683b      	ldr	r3, [r7, #0]
 800a47c:	0a1b      	lsrs	r3, r3, #8
 800a47e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	1c5a      	adds	r2, r3, #1
 800a484:	607a      	str	r2, [r7, #4]
 800a486:	683a      	ldr	r2, [r7, #0]
 800a488:	b2d2      	uxtb	r2, r2
 800a48a:	701a      	strb	r2, [r3, #0]
}
 800a48c:	bf00      	nop
 800a48e:	370c      	adds	r7, #12
 800a490:	46bd      	mov	sp, r7
 800a492:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a496:	4770      	bx	lr

0800a498 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800a498:	b480      	push	{r7}
 800a49a:	b087      	sub	sp, #28
 800a49c:	af00      	add	r7, sp, #0
 800a49e:	60f8      	str	r0, [r7, #12]
 800a4a0:	60b9      	str	r1, [r7, #8]
 800a4a2:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800a4a8:	68bb      	ldr	r3, [r7, #8]
 800a4aa:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	2b00      	cmp	r3, #0
 800a4b0:	d00d      	beq.n	800a4ce <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800a4b2:	693a      	ldr	r2, [r7, #16]
 800a4b4:	1c53      	adds	r3, r2, #1
 800a4b6:	613b      	str	r3, [r7, #16]
 800a4b8:	697b      	ldr	r3, [r7, #20]
 800a4ba:	1c59      	adds	r1, r3, #1
 800a4bc:	6179      	str	r1, [r7, #20]
 800a4be:	7812      	ldrb	r2, [r2, #0]
 800a4c0:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	3b01      	subs	r3, #1
 800a4c6:	607b      	str	r3, [r7, #4]
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	d1f1      	bne.n	800a4b2 <mem_cpy+0x1a>
	}
}
 800a4ce:	bf00      	nop
 800a4d0:	371c      	adds	r7, #28
 800a4d2:	46bd      	mov	sp, r7
 800a4d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4d8:	4770      	bx	lr

0800a4da <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800a4da:	b480      	push	{r7}
 800a4dc:	b087      	sub	sp, #28
 800a4de:	af00      	add	r7, sp, #0
 800a4e0:	60f8      	str	r0, [r7, #12]
 800a4e2:	60b9      	str	r1, [r7, #8]
 800a4e4:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800a4e6:	68fb      	ldr	r3, [r7, #12]
 800a4e8:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800a4ea:	697b      	ldr	r3, [r7, #20]
 800a4ec:	1c5a      	adds	r2, r3, #1
 800a4ee:	617a      	str	r2, [r7, #20]
 800a4f0:	68ba      	ldr	r2, [r7, #8]
 800a4f2:	b2d2      	uxtb	r2, r2
 800a4f4:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	3b01      	subs	r3, #1
 800a4fa:	607b      	str	r3, [r7, #4]
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	2b00      	cmp	r3, #0
 800a500:	d1f3      	bne.n	800a4ea <mem_set+0x10>
}
 800a502:	bf00      	nop
 800a504:	371c      	adds	r7, #28
 800a506:	46bd      	mov	sp, r7
 800a508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a50c:	4770      	bx	lr

0800a50e <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800a50e:	b480      	push	{r7}
 800a510:	b089      	sub	sp, #36	; 0x24
 800a512:	af00      	add	r7, sp, #0
 800a514:	60f8      	str	r0, [r7, #12]
 800a516:	60b9      	str	r1, [r7, #8]
 800a518:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	61fb      	str	r3, [r7, #28]
 800a51e:	68bb      	ldr	r3, [r7, #8]
 800a520:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800a522:	2300      	movs	r3, #0
 800a524:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800a526:	69fb      	ldr	r3, [r7, #28]
 800a528:	1c5a      	adds	r2, r3, #1
 800a52a:	61fa      	str	r2, [r7, #28]
 800a52c:	781b      	ldrb	r3, [r3, #0]
 800a52e:	4619      	mov	r1, r3
 800a530:	69bb      	ldr	r3, [r7, #24]
 800a532:	1c5a      	adds	r2, r3, #1
 800a534:	61ba      	str	r2, [r7, #24]
 800a536:	781b      	ldrb	r3, [r3, #0]
 800a538:	1acb      	subs	r3, r1, r3
 800a53a:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	3b01      	subs	r3, #1
 800a540:	607b      	str	r3, [r7, #4]
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	2b00      	cmp	r3, #0
 800a546:	d002      	beq.n	800a54e <mem_cmp+0x40>
 800a548:	697b      	ldr	r3, [r7, #20]
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	d0eb      	beq.n	800a526 <mem_cmp+0x18>

	return r;
 800a54e:	697b      	ldr	r3, [r7, #20]
}
 800a550:	4618      	mov	r0, r3
 800a552:	3724      	adds	r7, #36	; 0x24
 800a554:	46bd      	mov	sp, r7
 800a556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a55a:	4770      	bx	lr

0800a55c <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800a55c:	b480      	push	{r7}
 800a55e:	b083      	sub	sp, #12
 800a560:	af00      	add	r7, sp, #0
 800a562:	6078      	str	r0, [r7, #4]
 800a564:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800a566:	e002      	b.n	800a56e <chk_chr+0x12>
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	3301      	adds	r3, #1
 800a56c:	607b      	str	r3, [r7, #4]
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	781b      	ldrb	r3, [r3, #0]
 800a572:	2b00      	cmp	r3, #0
 800a574:	d005      	beq.n	800a582 <chk_chr+0x26>
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	781b      	ldrb	r3, [r3, #0]
 800a57a:	461a      	mov	r2, r3
 800a57c:	683b      	ldr	r3, [r7, #0]
 800a57e:	4293      	cmp	r3, r2
 800a580:	d1f2      	bne.n	800a568 <chk_chr+0xc>
	return *str;
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	781b      	ldrb	r3, [r3, #0]
}
 800a586:	4618      	mov	r0, r3
 800a588:	370c      	adds	r7, #12
 800a58a:	46bd      	mov	sp, r7
 800a58c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a590:	4770      	bx	lr
	...

0800a594 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800a594:	b480      	push	{r7}
 800a596:	b085      	sub	sp, #20
 800a598:	af00      	add	r7, sp, #0
 800a59a:	6078      	str	r0, [r7, #4]
 800a59c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800a59e:	2300      	movs	r3, #0
 800a5a0:	60bb      	str	r3, [r7, #8]
 800a5a2:	68bb      	ldr	r3, [r7, #8]
 800a5a4:	60fb      	str	r3, [r7, #12]
 800a5a6:	e029      	b.n	800a5fc <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800a5a8:	4a27      	ldr	r2, [pc, #156]	; (800a648 <chk_lock+0xb4>)
 800a5aa:	68fb      	ldr	r3, [r7, #12]
 800a5ac:	011b      	lsls	r3, r3, #4
 800a5ae:	4413      	add	r3, r2
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	d01d      	beq.n	800a5f2 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800a5b6:	4a24      	ldr	r2, [pc, #144]	; (800a648 <chk_lock+0xb4>)
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	011b      	lsls	r3, r3, #4
 800a5bc:	4413      	add	r3, r2
 800a5be:	681a      	ldr	r2, [r3, #0]
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	429a      	cmp	r2, r3
 800a5c6:	d116      	bne.n	800a5f6 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800a5c8:	4a1f      	ldr	r2, [pc, #124]	; (800a648 <chk_lock+0xb4>)
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	011b      	lsls	r3, r3, #4
 800a5ce:	4413      	add	r3, r2
 800a5d0:	3304      	adds	r3, #4
 800a5d2:	681a      	ldr	r2, [r3, #0]
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800a5d8:	429a      	cmp	r2, r3
 800a5da:	d10c      	bne.n	800a5f6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800a5dc:	4a1a      	ldr	r2, [pc, #104]	; (800a648 <chk_lock+0xb4>)
 800a5de:	68fb      	ldr	r3, [r7, #12]
 800a5e0:	011b      	lsls	r3, r3, #4
 800a5e2:	4413      	add	r3, r2
 800a5e4:	3308      	adds	r3, #8
 800a5e6:	681a      	ldr	r2, [r3, #0]
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800a5ec:	429a      	cmp	r2, r3
 800a5ee:	d102      	bne.n	800a5f6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800a5f0:	e007      	b.n	800a602 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800a5f2:	2301      	movs	r3, #1
 800a5f4:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800a5f6:	68fb      	ldr	r3, [r7, #12]
 800a5f8:	3301      	adds	r3, #1
 800a5fa:	60fb      	str	r3, [r7, #12]
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	2b01      	cmp	r3, #1
 800a600:	d9d2      	bls.n	800a5a8 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	2b02      	cmp	r3, #2
 800a606:	d109      	bne.n	800a61c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800a608:	68bb      	ldr	r3, [r7, #8]
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d102      	bne.n	800a614 <chk_lock+0x80>
 800a60e:	683b      	ldr	r3, [r7, #0]
 800a610:	2b02      	cmp	r3, #2
 800a612:	d101      	bne.n	800a618 <chk_lock+0x84>
 800a614:	2300      	movs	r3, #0
 800a616:	e010      	b.n	800a63a <chk_lock+0xa6>
 800a618:	2312      	movs	r3, #18
 800a61a:	e00e      	b.n	800a63a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800a61c:	683b      	ldr	r3, [r7, #0]
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d108      	bne.n	800a634 <chk_lock+0xa0>
 800a622:	4a09      	ldr	r2, [pc, #36]	; (800a648 <chk_lock+0xb4>)
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	011b      	lsls	r3, r3, #4
 800a628:	4413      	add	r3, r2
 800a62a:	330c      	adds	r3, #12
 800a62c:	881b      	ldrh	r3, [r3, #0]
 800a62e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a632:	d101      	bne.n	800a638 <chk_lock+0xa4>
 800a634:	2310      	movs	r3, #16
 800a636:	e000      	b.n	800a63a <chk_lock+0xa6>
 800a638:	2300      	movs	r3, #0
}
 800a63a:	4618      	mov	r0, r3
 800a63c:	3714      	adds	r7, #20
 800a63e:	46bd      	mov	sp, r7
 800a640:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a644:	4770      	bx	lr
 800a646:	bf00      	nop
 800a648:	20000380 	.word	0x20000380

0800a64c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800a64c:	b480      	push	{r7}
 800a64e:	b083      	sub	sp, #12
 800a650:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800a652:	2300      	movs	r3, #0
 800a654:	607b      	str	r3, [r7, #4]
 800a656:	e002      	b.n	800a65e <enq_lock+0x12>
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	3301      	adds	r3, #1
 800a65c:	607b      	str	r3, [r7, #4]
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	2b01      	cmp	r3, #1
 800a662:	d806      	bhi.n	800a672 <enq_lock+0x26>
 800a664:	4a09      	ldr	r2, [pc, #36]	; (800a68c <enq_lock+0x40>)
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	011b      	lsls	r3, r3, #4
 800a66a:	4413      	add	r3, r2
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d1f2      	bne.n	800a658 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	2b02      	cmp	r3, #2
 800a676:	bf14      	ite	ne
 800a678:	2301      	movne	r3, #1
 800a67a:	2300      	moveq	r3, #0
 800a67c:	b2db      	uxtb	r3, r3
}
 800a67e:	4618      	mov	r0, r3
 800a680:	370c      	adds	r7, #12
 800a682:	46bd      	mov	sp, r7
 800a684:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a688:	4770      	bx	lr
 800a68a:	bf00      	nop
 800a68c:	20000380 	.word	0x20000380

0800a690 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800a690:	b480      	push	{r7}
 800a692:	b085      	sub	sp, #20
 800a694:	af00      	add	r7, sp, #0
 800a696:	6078      	str	r0, [r7, #4]
 800a698:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800a69a:	2300      	movs	r3, #0
 800a69c:	60fb      	str	r3, [r7, #12]
 800a69e:	e01f      	b.n	800a6e0 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800a6a0:	4a41      	ldr	r2, [pc, #260]	; (800a7a8 <inc_lock+0x118>)
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	011b      	lsls	r3, r3, #4
 800a6a6:	4413      	add	r3, r2
 800a6a8:	681a      	ldr	r2, [r3, #0]
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	429a      	cmp	r2, r3
 800a6b0:	d113      	bne.n	800a6da <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800a6b2:	4a3d      	ldr	r2, [pc, #244]	; (800a7a8 <inc_lock+0x118>)
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	011b      	lsls	r3, r3, #4
 800a6b8:	4413      	add	r3, r2
 800a6ba:	3304      	adds	r3, #4
 800a6bc:	681a      	ldr	r2, [r3, #0]
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800a6c2:	429a      	cmp	r2, r3
 800a6c4:	d109      	bne.n	800a6da <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800a6c6:	4a38      	ldr	r2, [pc, #224]	; (800a7a8 <inc_lock+0x118>)
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	011b      	lsls	r3, r3, #4
 800a6cc:	4413      	add	r3, r2
 800a6ce:	3308      	adds	r3, #8
 800a6d0:	681a      	ldr	r2, [r3, #0]
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800a6d6:	429a      	cmp	r2, r3
 800a6d8:	d006      	beq.n	800a6e8 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800a6da:	68fb      	ldr	r3, [r7, #12]
 800a6dc:	3301      	adds	r3, #1
 800a6de:	60fb      	str	r3, [r7, #12]
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	2b01      	cmp	r3, #1
 800a6e4:	d9dc      	bls.n	800a6a0 <inc_lock+0x10>
 800a6e6:	e000      	b.n	800a6ea <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800a6e8:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800a6ea:	68fb      	ldr	r3, [r7, #12]
 800a6ec:	2b02      	cmp	r3, #2
 800a6ee:	d132      	bne.n	800a756 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800a6f0:	2300      	movs	r3, #0
 800a6f2:	60fb      	str	r3, [r7, #12]
 800a6f4:	e002      	b.n	800a6fc <inc_lock+0x6c>
 800a6f6:	68fb      	ldr	r3, [r7, #12]
 800a6f8:	3301      	adds	r3, #1
 800a6fa:	60fb      	str	r3, [r7, #12]
 800a6fc:	68fb      	ldr	r3, [r7, #12]
 800a6fe:	2b01      	cmp	r3, #1
 800a700:	d806      	bhi.n	800a710 <inc_lock+0x80>
 800a702:	4a29      	ldr	r2, [pc, #164]	; (800a7a8 <inc_lock+0x118>)
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	011b      	lsls	r3, r3, #4
 800a708:	4413      	add	r3, r2
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d1f2      	bne.n	800a6f6 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	2b02      	cmp	r3, #2
 800a714:	d101      	bne.n	800a71a <inc_lock+0x8a>
 800a716:	2300      	movs	r3, #0
 800a718:	e040      	b.n	800a79c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	681a      	ldr	r2, [r3, #0]
 800a71e:	4922      	ldr	r1, [pc, #136]	; (800a7a8 <inc_lock+0x118>)
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	011b      	lsls	r3, r3, #4
 800a724:	440b      	add	r3, r1
 800a726:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	689a      	ldr	r2, [r3, #8]
 800a72c:	491e      	ldr	r1, [pc, #120]	; (800a7a8 <inc_lock+0x118>)
 800a72e:	68fb      	ldr	r3, [r7, #12]
 800a730:	011b      	lsls	r3, r3, #4
 800a732:	440b      	add	r3, r1
 800a734:	3304      	adds	r3, #4
 800a736:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	695a      	ldr	r2, [r3, #20]
 800a73c:	491a      	ldr	r1, [pc, #104]	; (800a7a8 <inc_lock+0x118>)
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	011b      	lsls	r3, r3, #4
 800a742:	440b      	add	r3, r1
 800a744:	3308      	adds	r3, #8
 800a746:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800a748:	4a17      	ldr	r2, [pc, #92]	; (800a7a8 <inc_lock+0x118>)
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	011b      	lsls	r3, r3, #4
 800a74e:	4413      	add	r3, r2
 800a750:	330c      	adds	r3, #12
 800a752:	2200      	movs	r2, #0
 800a754:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800a756:	683b      	ldr	r3, [r7, #0]
 800a758:	2b00      	cmp	r3, #0
 800a75a:	d009      	beq.n	800a770 <inc_lock+0xe0>
 800a75c:	4a12      	ldr	r2, [pc, #72]	; (800a7a8 <inc_lock+0x118>)
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	011b      	lsls	r3, r3, #4
 800a762:	4413      	add	r3, r2
 800a764:	330c      	adds	r3, #12
 800a766:	881b      	ldrh	r3, [r3, #0]
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d001      	beq.n	800a770 <inc_lock+0xe0>
 800a76c:	2300      	movs	r3, #0
 800a76e:	e015      	b.n	800a79c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800a770:	683b      	ldr	r3, [r7, #0]
 800a772:	2b00      	cmp	r3, #0
 800a774:	d108      	bne.n	800a788 <inc_lock+0xf8>
 800a776:	4a0c      	ldr	r2, [pc, #48]	; (800a7a8 <inc_lock+0x118>)
 800a778:	68fb      	ldr	r3, [r7, #12]
 800a77a:	011b      	lsls	r3, r3, #4
 800a77c:	4413      	add	r3, r2
 800a77e:	330c      	adds	r3, #12
 800a780:	881b      	ldrh	r3, [r3, #0]
 800a782:	3301      	adds	r3, #1
 800a784:	b29a      	uxth	r2, r3
 800a786:	e001      	b.n	800a78c <inc_lock+0xfc>
 800a788:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a78c:	4906      	ldr	r1, [pc, #24]	; (800a7a8 <inc_lock+0x118>)
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	011b      	lsls	r3, r3, #4
 800a792:	440b      	add	r3, r1
 800a794:	330c      	adds	r3, #12
 800a796:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800a798:	68fb      	ldr	r3, [r7, #12]
 800a79a:	3301      	adds	r3, #1
}
 800a79c:	4618      	mov	r0, r3
 800a79e:	3714      	adds	r7, #20
 800a7a0:	46bd      	mov	sp, r7
 800a7a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7a6:	4770      	bx	lr
 800a7a8:	20000380 	.word	0x20000380

0800a7ac <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800a7ac:	b480      	push	{r7}
 800a7ae:	b085      	sub	sp, #20
 800a7b0:	af00      	add	r7, sp, #0
 800a7b2:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	3b01      	subs	r3, #1
 800a7b8:	607b      	str	r3, [r7, #4]
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	2b01      	cmp	r3, #1
 800a7be:	d825      	bhi.n	800a80c <dec_lock+0x60>
		n = Files[i].ctr;
 800a7c0:	4a17      	ldr	r2, [pc, #92]	; (800a820 <dec_lock+0x74>)
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	011b      	lsls	r3, r3, #4
 800a7c6:	4413      	add	r3, r2
 800a7c8:	330c      	adds	r3, #12
 800a7ca:	881b      	ldrh	r3, [r3, #0]
 800a7cc:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800a7ce:	89fb      	ldrh	r3, [r7, #14]
 800a7d0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a7d4:	d101      	bne.n	800a7da <dec_lock+0x2e>
 800a7d6:	2300      	movs	r3, #0
 800a7d8:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800a7da:	89fb      	ldrh	r3, [r7, #14]
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d002      	beq.n	800a7e6 <dec_lock+0x3a>
 800a7e0:	89fb      	ldrh	r3, [r7, #14]
 800a7e2:	3b01      	subs	r3, #1
 800a7e4:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800a7e6:	4a0e      	ldr	r2, [pc, #56]	; (800a820 <dec_lock+0x74>)
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	011b      	lsls	r3, r3, #4
 800a7ec:	4413      	add	r3, r2
 800a7ee:	330c      	adds	r3, #12
 800a7f0:	89fa      	ldrh	r2, [r7, #14]
 800a7f2:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800a7f4:	89fb      	ldrh	r3, [r7, #14]
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	d105      	bne.n	800a806 <dec_lock+0x5a>
 800a7fa:	4a09      	ldr	r2, [pc, #36]	; (800a820 <dec_lock+0x74>)
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	011b      	lsls	r3, r3, #4
 800a800:	4413      	add	r3, r2
 800a802:	2200      	movs	r2, #0
 800a804:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800a806:	2300      	movs	r3, #0
 800a808:	737b      	strb	r3, [r7, #13]
 800a80a:	e001      	b.n	800a810 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800a80c:	2302      	movs	r3, #2
 800a80e:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800a810:	7b7b      	ldrb	r3, [r7, #13]
}
 800a812:	4618      	mov	r0, r3
 800a814:	3714      	adds	r7, #20
 800a816:	46bd      	mov	sp, r7
 800a818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a81c:	4770      	bx	lr
 800a81e:	bf00      	nop
 800a820:	20000380 	.word	0x20000380

0800a824 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800a824:	b480      	push	{r7}
 800a826:	b085      	sub	sp, #20
 800a828:	af00      	add	r7, sp, #0
 800a82a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800a82c:	2300      	movs	r3, #0
 800a82e:	60fb      	str	r3, [r7, #12]
 800a830:	e010      	b.n	800a854 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800a832:	4a0d      	ldr	r2, [pc, #52]	; (800a868 <clear_lock+0x44>)
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	011b      	lsls	r3, r3, #4
 800a838:	4413      	add	r3, r2
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	687a      	ldr	r2, [r7, #4]
 800a83e:	429a      	cmp	r2, r3
 800a840:	d105      	bne.n	800a84e <clear_lock+0x2a>
 800a842:	4a09      	ldr	r2, [pc, #36]	; (800a868 <clear_lock+0x44>)
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	011b      	lsls	r3, r3, #4
 800a848:	4413      	add	r3, r2
 800a84a:	2200      	movs	r2, #0
 800a84c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	3301      	adds	r3, #1
 800a852:	60fb      	str	r3, [r7, #12]
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	2b01      	cmp	r3, #1
 800a858:	d9eb      	bls.n	800a832 <clear_lock+0xe>
	}
}
 800a85a:	bf00      	nop
 800a85c:	3714      	adds	r7, #20
 800a85e:	46bd      	mov	sp, r7
 800a860:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a864:	4770      	bx	lr
 800a866:	bf00      	nop
 800a868:	20000380 	.word	0x20000380

0800a86c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800a86c:	b580      	push	{r7, lr}
 800a86e:	b086      	sub	sp, #24
 800a870:	af00      	add	r7, sp, #0
 800a872:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800a874:	2300      	movs	r3, #0
 800a876:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	78db      	ldrb	r3, [r3, #3]
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	d034      	beq.n	800a8ea <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a884:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	7858      	ldrb	r0, [r3, #1]
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800a890:	2301      	movs	r3, #1
 800a892:	697a      	ldr	r2, [r7, #20]
 800a894:	f7ff fd40 	bl	800a318 <disk_write>
 800a898:	4603      	mov	r3, r0
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d002      	beq.n	800a8a4 <sync_window+0x38>
			res = FR_DISK_ERR;
 800a89e:	2301      	movs	r3, #1
 800a8a0:	73fb      	strb	r3, [r7, #15]
 800a8a2:	e022      	b.n	800a8ea <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	2200      	movs	r2, #0
 800a8a8:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a8ae:	697a      	ldr	r2, [r7, #20]
 800a8b0:	1ad2      	subs	r2, r2, r3
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	69db      	ldr	r3, [r3, #28]
 800a8b6:	429a      	cmp	r2, r3
 800a8b8:	d217      	bcs.n	800a8ea <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	789b      	ldrb	r3, [r3, #2]
 800a8be:	613b      	str	r3, [r7, #16]
 800a8c0:	e010      	b.n	800a8e4 <sync_window+0x78>
					wsect += fs->fsize;
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	69db      	ldr	r3, [r3, #28]
 800a8c6:	697a      	ldr	r2, [r7, #20]
 800a8c8:	4413      	add	r3, r2
 800a8ca:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	7858      	ldrb	r0, [r3, #1]
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800a8d6:	2301      	movs	r3, #1
 800a8d8:	697a      	ldr	r2, [r7, #20]
 800a8da:	f7ff fd1d 	bl	800a318 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800a8de:	693b      	ldr	r3, [r7, #16]
 800a8e0:	3b01      	subs	r3, #1
 800a8e2:	613b      	str	r3, [r7, #16]
 800a8e4:	693b      	ldr	r3, [r7, #16]
 800a8e6:	2b01      	cmp	r3, #1
 800a8e8:	d8eb      	bhi.n	800a8c2 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800a8ea:	7bfb      	ldrb	r3, [r7, #15]
}
 800a8ec:	4618      	mov	r0, r3
 800a8ee:	3718      	adds	r7, #24
 800a8f0:	46bd      	mov	sp, r7
 800a8f2:	bd80      	pop	{r7, pc}

0800a8f4 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800a8f4:	b580      	push	{r7, lr}
 800a8f6:	b084      	sub	sp, #16
 800a8f8:	af00      	add	r7, sp, #0
 800a8fa:	6078      	str	r0, [r7, #4]
 800a8fc:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800a8fe:	2300      	movs	r3, #0
 800a900:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a906:	683a      	ldr	r2, [r7, #0]
 800a908:	429a      	cmp	r2, r3
 800a90a:	d01b      	beq.n	800a944 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800a90c:	6878      	ldr	r0, [r7, #4]
 800a90e:	f7ff ffad 	bl	800a86c <sync_window>
 800a912:	4603      	mov	r3, r0
 800a914:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800a916:	7bfb      	ldrb	r3, [r7, #15]
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d113      	bne.n	800a944 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	7858      	ldrb	r0, [r3, #1]
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800a926:	2301      	movs	r3, #1
 800a928:	683a      	ldr	r2, [r7, #0]
 800a92a:	f7ff fcd5 	bl	800a2d8 <disk_read>
 800a92e:	4603      	mov	r3, r0
 800a930:	2b00      	cmp	r3, #0
 800a932:	d004      	beq.n	800a93e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800a934:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a938:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800a93a:	2301      	movs	r3, #1
 800a93c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	683a      	ldr	r2, [r7, #0]
 800a942:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 800a944:	7bfb      	ldrb	r3, [r7, #15]
}
 800a946:	4618      	mov	r0, r3
 800a948:	3710      	adds	r7, #16
 800a94a:	46bd      	mov	sp, r7
 800a94c:	bd80      	pop	{r7, pc}
	...

0800a950 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800a950:	b580      	push	{r7, lr}
 800a952:	b084      	sub	sp, #16
 800a954:	af00      	add	r7, sp, #0
 800a956:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800a958:	6878      	ldr	r0, [r7, #4]
 800a95a:	f7ff ff87 	bl	800a86c <sync_window>
 800a95e:	4603      	mov	r3, r0
 800a960:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800a962:	7bfb      	ldrb	r3, [r7, #15]
 800a964:	2b00      	cmp	r3, #0
 800a966:	d159      	bne.n	800aa1c <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	781b      	ldrb	r3, [r3, #0]
 800a96c:	2b03      	cmp	r3, #3
 800a96e:	d149      	bne.n	800aa04 <sync_fs+0xb4>
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	791b      	ldrb	r3, [r3, #4]
 800a974:	2b01      	cmp	r3, #1
 800a976:	d145      	bne.n	800aa04 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	f103 0034 	add.w	r0, r3, #52	; 0x34
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	899b      	ldrh	r3, [r3, #12]
 800a982:	461a      	mov	r2, r3
 800a984:	2100      	movs	r1, #0
 800a986:	f7ff fda8 	bl	800a4da <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	3334      	adds	r3, #52	; 0x34
 800a98e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800a992:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800a996:	4618      	mov	r0, r3
 800a998:	f7ff fd37 	bl	800a40a <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	3334      	adds	r3, #52	; 0x34
 800a9a0:	4921      	ldr	r1, [pc, #132]	; (800aa28 <sync_fs+0xd8>)
 800a9a2:	4618      	mov	r0, r3
 800a9a4:	f7ff fd4c 	bl	800a440 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	3334      	adds	r3, #52	; 0x34
 800a9ac:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800a9b0:	491e      	ldr	r1, [pc, #120]	; (800aa2c <sync_fs+0xdc>)
 800a9b2:	4618      	mov	r0, r3
 800a9b4:	f7ff fd44 	bl	800a440 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	3334      	adds	r3, #52	; 0x34
 800a9bc:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	695b      	ldr	r3, [r3, #20]
 800a9c4:	4619      	mov	r1, r3
 800a9c6:	4610      	mov	r0, r2
 800a9c8:	f7ff fd3a 	bl	800a440 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	3334      	adds	r3, #52	; 0x34
 800a9d0:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	691b      	ldr	r3, [r3, #16]
 800a9d8:	4619      	mov	r1, r3
 800a9da:	4610      	mov	r0, r2
 800a9dc:	f7ff fd30 	bl	800a440 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	6a1b      	ldr	r3, [r3, #32]
 800a9e4:	1c5a      	adds	r2, r3, #1
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	7858      	ldrb	r0, [r3, #1]
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a9f8:	2301      	movs	r3, #1
 800a9fa:	f7ff fc8d 	bl	800a318 <disk_write>
			fs->fsi_flag = 0;
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	2200      	movs	r2, #0
 800aa02:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	785b      	ldrb	r3, [r3, #1]
 800aa08:	2200      	movs	r2, #0
 800aa0a:	2100      	movs	r1, #0
 800aa0c:	4618      	mov	r0, r3
 800aa0e:	f7ff fca3 	bl	800a358 <disk_ioctl>
 800aa12:	4603      	mov	r3, r0
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d001      	beq.n	800aa1c <sync_fs+0xcc>
 800aa18:	2301      	movs	r3, #1
 800aa1a:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800aa1c:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa1e:	4618      	mov	r0, r3
 800aa20:	3710      	adds	r7, #16
 800aa22:	46bd      	mov	sp, r7
 800aa24:	bd80      	pop	{r7, pc}
 800aa26:	bf00      	nop
 800aa28:	41615252 	.word	0x41615252
 800aa2c:	61417272 	.word	0x61417272

0800aa30 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800aa30:	b480      	push	{r7}
 800aa32:	b083      	sub	sp, #12
 800aa34:	af00      	add	r7, sp, #0
 800aa36:	6078      	str	r0, [r7, #4]
 800aa38:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800aa3a:	683b      	ldr	r3, [r7, #0]
 800aa3c:	3b02      	subs	r3, #2
 800aa3e:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	699b      	ldr	r3, [r3, #24]
 800aa44:	3b02      	subs	r3, #2
 800aa46:	683a      	ldr	r2, [r7, #0]
 800aa48:	429a      	cmp	r2, r3
 800aa4a:	d301      	bcc.n	800aa50 <clust2sect+0x20>
 800aa4c:	2300      	movs	r3, #0
 800aa4e:	e008      	b.n	800aa62 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	895b      	ldrh	r3, [r3, #10]
 800aa54:	461a      	mov	r2, r3
 800aa56:	683b      	ldr	r3, [r7, #0]
 800aa58:	fb03 f202 	mul.w	r2, r3, r2
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa60:	4413      	add	r3, r2
}
 800aa62:	4618      	mov	r0, r3
 800aa64:	370c      	adds	r7, #12
 800aa66:	46bd      	mov	sp, r7
 800aa68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa6c:	4770      	bx	lr

0800aa6e <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800aa6e:	b580      	push	{r7, lr}
 800aa70:	b086      	sub	sp, #24
 800aa72:	af00      	add	r7, sp, #0
 800aa74:	6078      	str	r0, [r7, #4]
 800aa76:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	681b      	ldr	r3, [r3, #0]
 800aa7c:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800aa7e:	683b      	ldr	r3, [r7, #0]
 800aa80:	2b01      	cmp	r3, #1
 800aa82:	d904      	bls.n	800aa8e <get_fat+0x20>
 800aa84:	693b      	ldr	r3, [r7, #16]
 800aa86:	699b      	ldr	r3, [r3, #24]
 800aa88:	683a      	ldr	r2, [r7, #0]
 800aa8a:	429a      	cmp	r2, r3
 800aa8c:	d302      	bcc.n	800aa94 <get_fat+0x26>
		val = 1;	/* Internal error */
 800aa8e:	2301      	movs	r3, #1
 800aa90:	617b      	str	r3, [r7, #20]
 800aa92:	e0b7      	b.n	800ac04 <get_fat+0x196>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800aa94:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800aa98:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800aa9a:	693b      	ldr	r3, [r7, #16]
 800aa9c:	781b      	ldrb	r3, [r3, #0]
 800aa9e:	2b02      	cmp	r3, #2
 800aaa0:	d05a      	beq.n	800ab58 <get_fat+0xea>
 800aaa2:	2b03      	cmp	r3, #3
 800aaa4:	d07d      	beq.n	800aba2 <get_fat+0x134>
 800aaa6:	2b01      	cmp	r3, #1
 800aaa8:	f040 80a2 	bne.w	800abf0 <get_fat+0x182>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800aaac:	683b      	ldr	r3, [r7, #0]
 800aaae:	60fb      	str	r3, [r7, #12]
 800aab0:	68fb      	ldr	r3, [r7, #12]
 800aab2:	085b      	lsrs	r3, r3, #1
 800aab4:	68fa      	ldr	r2, [r7, #12]
 800aab6:	4413      	add	r3, r2
 800aab8:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800aaba:	693b      	ldr	r3, [r7, #16]
 800aabc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800aabe:	693b      	ldr	r3, [r7, #16]
 800aac0:	899b      	ldrh	r3, [r3, #12]
 800aac2:	4619      	mov	r1, r3
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	fbb3 f3f1 	udiv	r3, r3, r1
 800aaca:	4413      	add	r3, r2
 800aacc:	4619      	mov	r1, r3
 800aace:	6938      	ldr	r0, [r7, #16]
 800aad0:	f7ff ff10 	bl	800a8f4 <move_window>
 800aad4:	4603      	mov	r3, r0
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	f040 808d 	bne.w	800abf6 <get_fat+0x188>
			wc = fs->win[bc++ % SS(fs)];
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	1c5a      	adds	r2, r3, #1
 800aae0:	60fa      	str	r2, [r7, #12]
 800aae2:	693a      	ldr	r2, [r7, #16]
 800aae4:	8992      	ldrh	r2, [r2, #12]
 800aae6:	fbb3 f1f2 	udiv	r1, r3, r2
 800aaea:	fb02 f201 	mul.w	r2, r2, r1
 800aaee:	1a9b      	subs	r3, r3, r2
 800aaf0:	693a      	ldr	r2, [r7, #16]
 800aaf2:	4413      	add	r3, r2
 800aaf4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800aaf8:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800aafa:	693b      	ldr	r3, [r7, #16]
 800aafc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800aafe:	693b      	ldr	r3, [r7, #16]
 800ab00:	899b      	ldrh	r3, [r3, #12]
 800ab02:	4619      	mov	r1, r3
 800ab04:	68fb      	ldr	r3, [r7, #12]
 800ab06:	fbb3 f3f1 	udiv	r3, r3, r1
 800ab0a:	4413      	add	r3, r2
 800ab0c:	4619      	mov	r1, r3
 800ab0e:	6938      	ldr	r0, [r7, #16]
 800ab10:	f7ff fef0 	bl	800a8f4 <move_window>
 800ab14:	4603      	mov	r3, r0
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d16f      	bne.n	800abfa <get_fat+0x18c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800ab1a:	693b      	ldr	r3, [r7, #16]
 800ab1c:	899b      	ldrh	r3, [r3, #12]
 800ab1e:	461a      	mov	r2, r3
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	fbb3 f1f2 	udiv	r1, r3, r2
 800ab26:	fb02 f201 	mul.w	r2, r2, r1
 800ab2a:	1a9b      	subs	r3, r3, r2
 800ab2c:	693a      	ldr	r2, [r7, #16]
 800ab2e:	4413      	add	r3, r2
 800ab30:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800ab34:	021b      	lsls	r3, r3, #8
 800ab36:	461a      	mov	r2, r3
 800ab38:	68bb      	ldr	r3, [r7, #8]
 800ab3a:	4313      	orrs	r3, r2
 800ab3c:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800ab3e:	683b      	ldr	r3, [r7, #0]
 800ab40:	f003 0301 	and.w	r3, r3, #1
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	d002      	beq.n	800ab4e <get_fat+0xe0>
 800ab48:	68bb      	ldr	r3, [r7, #8]
 800ab4a:	091b      	lsrs	r3, r3, #4
 800ab4c:	e002      	b.n	800ab54 <get_fat+0xe6>
 800ab4e:	68bb      	ldr	r3, [r7, #8]
 800ab50:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800ab54:	617b      	str	r3, [r7, #20]
			break;
 800ab56:	e055      	b.n	800ac04 <get_fat+0x196>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800ab58:	693b      	ldr	r3, [r7, #16]
 800ab5a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ab5c:	693b      	ldr	r3, [r7, #16]
 800ab5e:	899b      	ldrh	r3, [r3, #12]
 800ab60:	085b      	lsrs	r3, r3, #1
 800ab62:	b29b      	uxth	r3, r3
 800ab64:	4619      	mov	r1, r3
 800ab66:	683b      	ldr	r3, [r7, #0]
 800ab68:	fbb3 f3f1 	udiv	r3, r3, r1
 800ab6c:	4413      	add	r3, r2
 800ab6e:	4619      	mov	r1, r3
 800ab70:	6938      	ldr	r0, [r7, #16]
 800ab72:	f7ff febf 	bl	800a8f4 <move_window>
 800ab76:	4603      	mov	r3, r0
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	d140      	bne.n	800abfe <get_fat+0x190>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800ab7c:	693b      	ldr	r3, [r7, #16]
 800ab7e:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800ab82:	683b      	ldr	r3, [r7, #0]
 800ab84:	005b      	lsls	r3, r3, #1
 800ab86:	693a      	ldr	r2, [r7, #16]
 800ab88:	8992      	ldrh	r2, [r2, #12]
 800ab8a:	fbb3 f0f2 	udiv	r0, r3, r2
 800ab8e:	fb02 f200 	mul.w	r2, r2, r0
 800ab92:	1a9b      	subs	r3, r3, r2
 800ab94:	440b      	add	r3, r1
 800ab96:	4618      	mov	r0, r3
 800ab98:	f7ff fbfc 	bl	800a394 <ld_word>
 800ab9c:	4603      	mov	r3, r0
 800ab9e:	617b      	str	r3, [r7, #20]
			break;
 800aba0:	e030      	b.n	800ac04 <get_fat+0x196>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800aba2:	693b      	ldr	r3, [r7, #16]
 800aba4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800aba6:	693b      	ldr	r3, [r7, #16]
 800aba8:	899b      	ldrh	r3, [r3, #12]
 800abaa:	089b      	lsrs	r3, r3, #2
 800abac:	b29b      	uxth	r3, r3
 800abae:	4619      	mov	r1, r3
 800abb0:	683b      	ldr	r3, [r7, #0]
 800abb2:	fbb3 f3f1 	udiv	r3, r3, r1
 800abb6:	4413      	add	r3, r2
 800abb8:	4619      	mov	r1, r3
 800abba:	6938      	ldr	r0, [r7, #16]
 800abbc:	f7ff fe9a 	bl	800a8f4 <move_window>
 800abc0:	4603      	mov	r3, r0
 800abc2:	2b00      	cmp	r3, #0
 800abc4:	d11d      	bne.n	800ac02 <get_fat+0x194>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800abc6:	693b      	ldr	r3, [r7, #16]
 800abc8:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800abcc:	683b      	ldr	r3, [r7, #0]
 800abce:	009b      	lsls	r3, r3, #2
 800abd0:	693a      	ldr	r2, [r7, #16]
 800abd2:	8992      	ldrh	r2, [r2, #12]
 800abd4:	fbb3 f0f2 	udiv	r0, r3, r2
 800abd8:	fb02 f200 	mul.w	r2, r2, r0
 800abdc:	1a9b      	subs	r3, r3, r2
 800abde:	440b      	add	r3, r1
 800abe0:	4618      	mov	r0, r3
 800abe2:	f7ff fbef 	bl	800a3c4 <ld_dword>
 800abe6:	4603      	mov	r3, r0
 800abe8:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800abec:	617b      	str	r3, [r7, #20]
			break;
 800abee:	e009      	b.n	800ac04 <get_fat+0x196>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800abf0:	2301      	movs	r3, #1
 800abf2:	617b      	str	r3, [r7, #20]
 800abf4:	e006      	b.n	800ac04 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800abf6:	bf00      	nop
 800abf8:	e004      	b.n	800ac04 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800abfa:	bf00      	nop
 800abfc:	e002      	b.n	800ac04 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800abfe:	bf00      	nop
 800ac00:	e000      	b.n	800ac04 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800ac02:	bf00      	nop
		}
	}

	return val;
 800ac04:	697b      	ldr	r3, [r7, #20]
}
 800ac06:	4618      	mov	r0, r3
 800ac08:	3718      	adds	r7, #24
 800ac0a:	46bd      	mov	sp, r7
 800ac0c:	bd80      	pop	{r7, pc}

0800ac0e <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800ac0e:	b590      	push	{r4, r7, lr}
 800ac10:	b089      	sub	sp, #36	; 0x24
 800ac12:	af00      	add	r7, sp, #0
 800ac14:	60f8      	str	r0, [r7, #12]
 800ac16:	60b9      	str	r1, [r7, #8]
 800ac18:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800ac1a:	2302      	movs	r3, #2
 800ac1c:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800ac1e:	68bb      	ldr	r3, [r7, #8]
 800ac20:	2b01      	cmp	r3, #1
 800ac22:	f240 8106 	bls.w	800ae32 <put_fat+0x224>
 800ac26:	68fb      	ldr	r3, [r7, #12]
 800ac28:	699b      	ldr	r3, [r3, #24]
 800ac2a:	68ba      	ldr	r2, [r7, #8]
 800ac2c:	429a      	cmp	r2, r3
 800ac2e:	f080 8100 	bcs.w	800ae32 <put_fat+0x224>
		switch (fs->fs_type) {
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	781b      	ldrb	r3, [r3, #0]
 800ac36:	2b02      	cmp	r3, #2
 800ac38:	f000 8088 	beq.w	800ad4c <put_fat+0x13e>
 800ac3c:	2b03      	cmp	r3, #3
 800ac3e:	f000 80b0 	beq.w	800ada2 <put_fat+0x194>
 800ac42:	2b01      	cmp	r3, #1
 800ac44:	f040 80f5 	bne.w	800ae32 <put_fat+0x224>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800ac48:	68bb      	ldr	r3, [r7, #8]
 800ac4a:	61bb      	str	r3, [r7, #24]
 800ac4c:	69bb      	ldr	r3, [r7, #24]
 800ac4e:	085b      	lsrs	r3, r3, #1
 800ac50:	69ba      	ldr	r2, [r7, #24]
 800ac52:	4413      	add	r3, r2
 800ac54:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	899b      	ldrh	r3, [r3, #12]
 800ac5e:	4619      	mov	r1, r3
 800ac60:	69bb      	ldr	r3, [r7, #24]
 800ac62:	fbb3 f3f1 	udiv	r3, r3, r1
 800ac66:	4413      	add	r3, r2
 800ac68:	4619      	mov	r1, r3
 800ac6a:	68f8      	ldr	r0, [r7, #12]
 800ac6c:	f7ff fe42 	bl	800a8f4 <move_window>
 800ac70:	4603      	mov	r3, r0
 800ac72:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800ac74:	7ffb      	ldrb	r3, [r7, #31]
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	f040 80d4 	bne.w	800ae24 <put_fat+0x216>
			p = fs->win + bc++ % SS(fs);
 800ac7c:	68fb      	ldr	r3, [r7, #12]
 800ac7e:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800ac82:	69bb      	ldr	r3, [r7, #24]
 800ac84:	1c5a      	adds	r2, r3, #1
 800ac86:	61ba      	str	r2, [r7, #24]
 800ac88:	68fa      	ldr	r2, [r7, #12]
 800ac8a:	8992      	ldrh	r2, [r2, #12]
 800ac8c:	fbb3 f0f2 	udiv	r0, r3, r2
 800ac90:	fb02 f200 	mul.w	r2, r2, r0
 800ac94:	1a9b      	subs	r3, r3, r2
 800ac96:	440b      	add	r3, r1
 800ac98:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800ac9a:	68bb      	ldr	r3, [r7, #8]
 800ac9c:	f003 0301 	and.w	r3, r3, #1
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	d00d      	beq.n	800acc0 <put_fat+0xb2>
 800aca4:	697b      	ldr	r3, [r7, #20]
 800aca6:	781b      	ldrb	r3, [r3, #0]
 800aca8:	b25b      	sxtb	r3, r3
 800acaa:	f003 030f 	and.w	r3, r3, #15
 800acae:	b25a      	sxtb	r2, r3
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	b2db      	uxtb	r3, r3
 800acb4:	011b      	lsls	r3, r3, #4
 800acb6:	b25b      	sxtb	r3, r3
 800acb8:	4313      	orrs	r3, r2
 800acba:	b25b      	sxtb	r3, r3
 800acbc:	b2db      	uxtb	r3, r3
 800acbe:	e001      	b.n	800acc4 <put_fat+0xb6>
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	b2db      	uxtb	r3, r3
 800acc4:	697a      	ldr	r2, [r7, #20]
 800acc6:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800acc8:	68fb      	ldr	r3, [r7, #12]
 800acca:	2201      	movs	r2, #1
 800accc:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800acd2:	68fb      	ldr	r3, [r7, #12]
 800acd4:	899b      	ldrh	r3, [r3, #12]
 800acd6:	4619      	mov	r1, r3
 800acd8:	69bb      	ldr	r3, [r7, #24]
 800acda:	fbb3 f3f1 	udiv	r3, r3, r1
 800acde:	4413      	add	r3, r2
 800ace0:	4619      	mov	r1, r3
 800ace2:	68f8      	ldr	r0, [r7, #12]
 800ace4:	f7ff fe06 	bl	800a8f4 <move_window>
 800ace8:	4603      	mov	r3, r0
 800acea:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800acec:	7ffb      	ldrb	r3, [r7, #31]
 800acee:	2b00      	cmp	r3, #0
 800acf0:	f040 809a 	bne.w	800ae28 <put_fat+0x21a>
			p = fs->win + bc % SS(fs);
 800acf4:	68fb      	ldr	r3, [r7, #12]
 800acf6:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800acfa:	68fb      	ldr	r3, [r7, #12]
 800acfc:	899b      	ldrh	r3, [r3, #12]
 800acfe:	461a      	mov	r2, r3
 800ad00:	69bb      	ldr	r3, [r7, #24]
 800ad02:	fbb3 f0f2 	udiv	r0, r3, r2
 800ad06:	fb02 f200 	mul.w	r2, r2, r0
 800ad0a:	1a9b      	subs	r3, r3, r2
 800ad0c:	440b      	add	r3, r1
 800ad0e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800ad10:	68bb      	ldr	r3, [r7, #8]
 800ad12:	f003 0301 	and.w	r3, r3, #1
 800ad16:	2b00      	cmp	r3, #0
 800ad18:	d003      	beq.n	800ad22 <put_fat+0x114>
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	091b      	lsrs	r3, r3, #4
 800ad1e:	b2db      	uxtb	r3, r3
 800ad20:	e00e      	b.n	800ad40 <put_fat+0x132>
 800ad22:	697b      	ldr	r3, [r7, #20]
 800ad24:	781b      	ldrb	r3, [r3, #0]
 800ad26:	b25b      	sxtb	r3, r3
 800ad28:	f023 030f 	bic.w	r3, r3, #15
 800ad2c:	b25a      	sxtb	r2, r3
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	0a1b      	lsrs	r3, r3, #8
 800ad32:	b25b      	sxtb	r3, r3
 800ad34:	f003 030f 	and.w	r3, r3, #15
 800ad38:	b25b      	sxtb	r3, r3
 800ad3a:	4313      	orrs	r3, r2
 800ad3c:	b25b      	sxtb	r3, r3
 800ad3e:	b2db      	uxtb	r3, r3
 800ad40:	697a      	ldr	r2, [r7, #20]
 800ad42:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	2201      	movs	r2, #1
 800ad48:	70da      	strb	r2, [r3, #3]
			break;
 800ad4a:	e072      	b.n	800ae32 <put_fat+0x224>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	899b      	ldrh	r3, [r3, #12]
 800ad54:	085b      	lsrs	r3, r3, #1
 800ad56:	b29b      	uxth	r3, r3
 800ad58:	4619      	mov	r1, r3
 800ad5a:	68bb      	ldr	r3, [r7, #8]
 800ad5c:	fbb3 f3f1 	udiv	r3, r3, r1
 800ad60:	4413      	add	r3, r2
 800ad62:	4619      	mov	r1, r3
 800ad64:	68f8      	ldr	r0, [r7, #12]
 800ad66:	f7ff fdc5 	bl	800a8f4 <move_window>
 800ad6a:	4603      	mov	r3, r0
 800ad6c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800ad6e:	7ffb      	ldrb	r3, [r7, #31]
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	d15b      	bne.n	800ae2c <put_fat+0x21e>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800ad74:	68fb      	ldr	r3, [r7, #12]
 800ad76:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800ad7a:	68bb      	ldr	r3, [r7, #8]
 800ad7c:	005b      	lsls	r3, r3, #1
 800ad7e:	68fa      	ldr	r2, [r7, #12]
 800ad80:	8992      	ldrh	r2, [r2, #12]
 800ad82:	fbb3 f0f2 	udiv	r0, r3, r2
 800ad86:	fb02 f200 	mul.w	r2, r2, r0
 800ad8a:	1a9b      	subs	r3, r3, r2
 800ad8c:	440b      	add	r3, r1
 800ad8e:	687a      	ldr	r2, [r7, #4]
 800ad90:	b292      	uxth	r2, r2
 800ad92:	4611      	mov	r1, r2
 800ad94:	4618      	mov	r0, r3
 800ad96:	f7ff fb38 	bl	800a40a <st_word>
			fs->wflag = 1;
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	2201      	movs	r2, #1
 800ad9e:	70da      	strb	r2, [r3, #3]
			break;
 800ada0:	e047      	b.n	800ae32 <put_fat+0x224>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ada6:	68fb      	ldr	r3, [r7, #12]
 800ada8:	899b      	ldrh	r3, [r3, #12]
 800adaa:	089b      	lsrs	r3, r3, #2
 800adac:	b29b      	uxth	r3, r3
 800adae:	4619      	mov	r1, r3
 800adb0:	68bb      	ldr	r3, [r7, #8]
 800adb2:	fbb3 f3f1 	udiv	r3, r3, r1
 800adb6:	4413      	add	r3, r2
 800adb8:	4619      	mov	r1, r3
 800adba:	68f8      	ldr	r0, [r7, #12]
 800adbc:	f7ff fd9a 	bl	800a8f4 <move_window>
 800adc0:	4603      	mov	r3, r0
 800adc2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800adc4:	7ffb      	ldrb	r3, [r7, #31]
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	d132      	bne.n	800ae30 <put_fat+0x222>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800add6:	68bb      	ldr	r3, [r7, #8]
 800add8:	009b      	lsls	r3, r3, #2
 800adda:	68fa      	ldr	r2, [r7, #12]
 800addc:	8992      	ldrh	r2, [r2, #12]
 800adde:	fbb3 f0f2 	udiv	r0, r3, r2
 800ade2:	fb02 f200 	mul.w	r2, r2, r0
 800ade6:	1a9b      	subs	r3, r3, r2
 800ade8:	440b      	add	r3, r1
 800adea:	4618      	mov	r0, r3
 800adec:	f7ff faea 	bl	800a3c4 <ld_dword>
 800adf0:	4603      	mov	r3, r0
 800adf2:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800adf6:	4323      	orrs	r3, r4
 800adf8:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800adfa:	68fb      	ldr	r3, [r7, #12]
 800adfc:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800ae00:	68bb      	ldr	r3, [r7, #8]
 800ae02:	009b      	lsls	r3, r3, #2
 800ae04:	68fa      	ldr	r2, [r7, #12]
 800ae06:	8992      	ldrh	r2, [r2, #12]
 800ae08:	fbb3 f0f2 	udiv	r0, r3, r2
 800ae0c:	fb02 f200 	mul.w	r2, r2, r0
 800ae10:	1a9b      	subs	r3, r3, r2
 800ae12:	440b      	add	r3, r1
 800ae14:	6879      	ldr	r1, [r7, #4]
 800ae16:	4618      	mov	r0, r3
 800ae18:	f7ff fb12 	bl	800a440 <st_dword>
			fs->wflag = 1;
 800ae1c:	68fb      	ldr	r3, [r7, #12]
 800ae1e:	2201      	movs	r2, #1
 800ae20:	70da      	strb	r2, [r3, #3]
			break;
 800ae22:	e006      	b.n	800ae32 <put_fat+0x224>
			if (res != FR_OK) break;
 800ae24:	bf00      	nop
 800ae26:	e004      	b.n	800ae32 <put_fat+0x224>
			if (res != FR_OK) break;
 800ae28:	bf00      	nop
 800ae2a:	e002      	b.n	800ae32 <put_fat+0x224>
			if (res != FR_OK) break;
 800ae2c:	bf00      	nop
 800ae2e:	e000      	b.n	800ae32 <put_fat+0x224>
			if (res != FR_OK) break;
 800ae30:	bf00      	nop
		}
	}
	return res;
 800ae32:	7ffb      	ldrb	r3, [r7, #31]
}
 800ae34:	4618      	mov	r0, r3
 800ae36:	3724      	adds	r7, #36	; 0x24
 800ae38:	46bd      	mov	sp, r7
 800ae3a:	bd90      	pop	{r4, r7, pc}

0800ae3c <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800ae3c:	b580      	push	{r7, lr}
 800ae3e:	b088      	sub	sp, #32
 800ae40:	af00      	add	r7, sp, #0
 800ae42:	60f8      	str	r0, [r7, #12]
 800ae44:	60b9      	str	r1, [r7, #8]
 800ae46:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800ae48:	2300      	movs	r3, #0
 800ae4a:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800ae52:	68bb      	ldr	r3, [r7, #8]
 800ae54:	2b01      	cmp	r3, #1
 800ae56:	d904      	bls.n	800ae62 <remove_chain+0x26>
 800ae58:	69bb      	ldr	r3, [r7, #24]
 800ae5a:	699b      	ldr	r3, [r3, #24]
 800ae5c:	68ba      	ldr	r2, [r7, #8]
 800ae5e:	429a      	cmp	r2, r3
 800ae60:	d301      	bcc.n	800ae66 <remove_chain+0x2a>
 800ae62:	2302      	movs	r3, #2
 800ae64:	e04b      	b.n	800aefe <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	d00c      	beq.n	800ae86 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800ae6c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ae70:	6879      	ldr	r1, [r7, #4]
 800ae72:	69b8      	ldr	r0, [r7, #24]
 800ae74:	f7ff fecb 	bl	800ac0e <put_fat>
 800ae78:	4603      	mov	r3, r0
 800ae7a:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800ae7c:	7ffb      	ldrb	r3, [r7, #31]
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d001      	beq.n	800ae86 <remove_chain+0x4a>
 800ae82:	7ffb      	ldrb	r3, [r7, #31]
 800ae84:	e03b      	b.n	800aefe <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800ae86:	68b9      	ldr	r1, [r7, #8]
 800ae88:	68f8      	ldr	r0, [r7, #12]
 800ae8a:	f7ff fdf0 	bl	800aa6e <get_fat>
 800ae8e:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800ae90:	697b      	ldr	r3, [r7, #20]
 800ae92:	2b00      	cmp	r3, #0
 800ae94:	d031      	beq.n	800aefa <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800ae96:	697b      	ldr	r3, [r7, #20]
 800ae98:	2b01      	cmp	r3, #1
 800ae9a:	d101      	bne.n	800aea0 <remove_chain+0x64>
 800ae9c:	2302      	movs	r3, #2
 800ae9e:	e02e      	b.n	800aefe <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800aea0:	697b      	ldr	r3, [r7, #20]
 800aea2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800aea6:	d101      	bne.n	800aeac <remove_chain+0x70>
 800aea8:	2301      	movs	r3, #1
 800aeaa:	e028      	b.n	800aefe <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800aeac:	2200      	movs	r2, #0
 800aeae:	68b9      	ldr	r1, [r7, #8]
 800aeb0:	69b8      	ldr	r0, [r7, #24]
 800aeb2:	f7ff feac 	bl	800ac0e <put_fat>
 800aeb6:	4603      	mov	r3, r0
 800aeb8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800aeba:	7ffb      	ldrb	r3, [r7, #31]
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	d001      	beq.n	800aec4 <remove_chain+0x88>
 800aec0:	7ffb      	ldrb	r3, [r7, #31]
 800aec2:	e01c      	b.n	800aefe <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800aec4:	69bb      	ldr	r3, [r7, #24]
 800aec6:	695a      	ldr	r2, [r3, #20]
 800aec8:	69bb      	ldr	r3, [r7, #24]
 800aeca:	699b      	ldr	r3, [r3, #24]
 800aecc:	3b02      	subs	r3, #2
 800aece:	429a      	cmp	r2, r3
 800aed0:	d20b      	bcs.n	800aeea <remove_chain+0xae>
			fs->free_clst++;
 800aed2:	69bb      	ldr	r3, [r7, #24]
 800aed4:	695b      	ldr	r3, [r3, #20]
 800aed6:	1c5a      	adds	r2, r3, #1
 800aed8:	69bb      	ldr	r3, [r7, #24]
 800aeda:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800aedc:	69bb      	ldr	r3, [r7, #24]
 800aede:	791b      	ldrb	r3, [r3, #4]
 800aee0:	f043 0301 	orr.w	r3, r3, #1
 800aee4:	b2da      	uxtb	r2, r3
 800aee6:	69bb      	ldr	r3, [r7, #24]
 800aee8:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800aeea:	697b      	ldr	r3, [r7, #20]
 800aeec:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800aeee:	69bb      	ldr	r3, [r7, #24]
 800aef0:	699b      	ldr	r3, [r3, #24]
 800aef2:	68ba      	ldr	r2, [r7, #8]
 800aef4:	429a      	cmp	r2, r3
 800aef6:	d3c6      	bcc.n	800ae86 <remove_chain+0x4a>
 800aef8:	e000      	b.n	800aefc <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800aefa:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800aefc:	2300      	movs	r3, #0
}
 800aefe:	4618      	mov	r0, r3
 800af00:	3720      	adds	r7, #32
 800af02:	46bd      	mov	sp, r7
 800af04:	bd80      	pop	{r7, pc}

0800af06 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800af06:	b580      	push	{r7, lr}
 800af08:	b088      	sub	sp, #32
 800af0a:	af00      	add	r7, sp, #0
 800af0c:	6078      	str	r0, [r7, #4]
 800af0e:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	681b      	ldr	r3, [r3, #0]
 800af14:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800af16:	683b      	ldr	r3, [r7, #0]
 800af18:	2b00      	cmp	r3, #0
 800af1a:	d10d      	bne.n	800af38 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800af1c:	693b      	ldr	r3, [r7, #16]
 800af1e:	691b      	ldr	r3, [r3, #16]
 800af20:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800af22:	69bb      	ldr	r3, [r7, #24]
 800af24:	2b00      	cmp	r3, #0
 800af26:	d004      	beq.n	800af32 <create_chain+0x2c>
 800af28:	693b      	ldr	r3, [r7, #16]
 800af2a:	699b      	ldr	r3, [r3, #24]
 800af2c:	69ba      	ldr	r2, [r7, #24]
 800af2e:	429a      	cmp	r2, r3
 800af30:	d31b      	bcc.n	800af6a <create_chain+0x64>
 800af32:	2301      	movs	r3, #1
 800af34:	61bb      	str	r3, [r7, #24]
 800af36:	e018      	b.n	800af6a <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800af38:	6839      	ldr	r1, [r7, #0]
 800af3a:	6878      	ldr	r0, [r7, #4]
 800af3c:	f7ff fd97 	bl	800aa6e <get_fat>
 800af40:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800af42:	68fb      	ldr	r3, [r7, #12]
 800af44:	2b01      	cmp	r3, #1
 800af46:	d801      	bhi.n	800af4c <create_chain+0x46>
 800af48:	2301      	movs	r3, #1
 800af4a:	e070      	b.n	800b02e <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800af4c:	68fb      	ldr	r3, [r7, #12]
 800af4e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800af52:	d101      	bne.n	800af58 <create_chain+0x52>
 800af54:	68fb      	ldr	r3, [r7, #12]
 800af56:	e06a      	b.n	800b02e <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800af58:	693b      	ldr	r3, [r7, #16]
 800af5a:	699b      	ldr	r3, [r3, #24]
 800af5c:	68fa      	ldr	r2, [r7, #12]
 800af5e:	429a      	cmp	r2, r3
 800af60:	d201      	bcs.n	800af66 <create_chain+0x60>
 800af62:	68fb      	ldr	r3, [r7, #12]
 800af64:	e063      	b.n	800b02e <create_chain+0x128>
		scl = clst;
 800af66:	683b      	ldr	r3, [r7, #0]
 800af68:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800af6a:	69bb      	ldr	r3, [r7, #24]
 800af6c:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800af6e:	69fb      	ldr	r3, [r7, #28]
 800af70:	3301      	adds	r3, #1
 800af72:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800af74:	693b      	ldr	r3, [r7, #16]
 800af76:	699b      	ldr	r3, [r3, #24]
 800af78:	69fa      	ldr	r2, [r7, #28]
 800af7a:	429a      	cmp	r2, r3
 800af7c:	d307      	bcc.n	800af8e <create_chain+0x88>
				ncl = 2;
 800af7e:	2302      	movs	r3, #2
 800af80:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800af82:	69fa      	ldr	r2, [r7, #28]
 800af84:	69bb      	ldr	r3, [r7, #24]
 800af86:	429a      	cmp	r2, r3
 800af88:	d901      	bls.n	800af8e <create_chain+0x88>
 800af8a:	2300      	movs	r3, #0
 800af8c:	e04f      	b.n	800b02e <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800af8e:	69f9      	ldr	r1, [r7, #28]
 800af90:	6878      	ldr	r0, [r7, #4]
 800af92:	f7ff fd6c 	bl	800aa6e <get_fat>
 800af96:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800af98:	68fb      	ldr	r3, [r7, #12]
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d00e      	beq.n	800afbc <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800af9e:	68fb      	ldr	r3, [r7, #12]
 800afa0:	2b01      	cmp	r3, #1
 800afa2:	d003      	beq.n	800afac <create_chain+0xa6>
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800afaa:	d101      	bne.n	800afb0 <create_chain+0xaa>
 800afac:	68fb      	ldr	r3, [r7, #12]
 800afae:	e03e      	b.n	800b02e <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800afb0:	69fa      	ldr	r2, [r7, #28]
 800afb2:	69bb      	ldr	r3, [r7, #24]
 800afb4:	429a      	cmp	r2, r3
 800afb6:	d1da      	bne.n	800af6e <create_chain+0x68>
 800afb8:	2300      	movs	r3, #0
 800afba:	e038      	b.n	800b02e <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800afbc:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800afbe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800afc2:	69f9      	ldr	r1, [r7, #28]
 800afc4:	6938      	ldr	r0, [r7, #16]
 800afc6:	f7ff fe22 	bl	800ac0e <put_fat>
 800afca:	4603      	mov	r3, r0
 800afcc:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800afce:	7dfb      	ldrb	r3, [r7, #23]
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d109      	bne.n	800afe8 <create_chain+0xe2>
 800afd4:	683b      	ldr	r3, [r7, #0]
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d006      	beq.n	800afe8 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800afda:	69fa      	ldr	r2, [r7, #28]
 800afdc:	6839      	ldr	r1, [r7, #0]
 800afde:	6938      	ldr	r0, [r7, #16]
 800afe0:	f7ff fe15 	bl	800ac0e <put_fat>
 800afe4:	4603      	mov	r3, r0
 800afe6:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800afe8:	7dfb      	ldrb	r3, [r7, #23]
 800afea:	2b00      	cmp	r3, #0
 800afec:	d116      	bne.n	800b01c <create_chain+0x116>
		fs->last_clst = ncl;
 800afee:	693b      	ldr	r3, [r7, #16]
 800aff0:	69fa      	ldr	r2, [r7, #28]
 800aff2:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800aff4:	693b      	ldr	r3, [r7, #16]
 800aff6:	695a      	ldr	r2, [r3, #20]
 800aff8:	693b      	ldr	r3, [r7, #16]
 800affa:	699b      	ldr	r3, [r3, #24]
 800affc:	3b02      	subs	r3, #2
 800affe:	429a      	cmp	r2, r3
 800b000:	d804      	bhi.n	800b00c <create_chain+0x106>
 800b002:	693b      	ldr	r3, [r7, #16]
 800b004:	695b      	ldr	r3, [r3, #20]
 800b006:	1e5a      	subs	r2, r3, #1
 800b008:	693b      	ldr	r3, [r7, #16]
 800b00a:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800b00c:	693b      	ldr	r3, [r7, #16]
 800b00e:	791b      	ldrb	r3, [r3, #4]
 800b010:	f043 0301 	orr.w	r3, r3, #1
 800b014:	b2da      	uxtb	r2, r3
 800b016:	693b      	ldr	r3, [r7, #16]
 800b018:	711a      	strb	r2, [r3, #4]
 800b01a:	e007      	b.n	800b02c <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800b01c:	7dfb      	ldrb	r3, [r7, #23]
 800b01e:	2b01      	cmp	r3, #1
 800b020:	d102      	bne.n	800b028 <create_chain+0x122>
 800b022:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b026:	e000      	b.n	800b02a <create_chain+0x124>
 800b028:	2301      	movs	r3, #1
 800b02a:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800b02c:	69fb      	ldr	r3, [r7, #28]
}
 800b02e:	4618      	mov	r0, r3
 800b030:	3720      	adds	r7, #32
 800b032:	46bd      	mov	sp, r7
 800b034:	bd80      	pop	{r7, pc}

0800b036 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800b036:	b480      	push	{r7}
 800b038:	b087      	sub	sp, #28
 800b03a:	af00      	add	r7, sp, #0
 800b03c:	6078      	str	r0, [r7, #4]
 800b03e:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b04a:	3304      	adds	r3, #4
 800b04c:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800b04e:	68fb      	ldr	r3, [r7, #12]
 800b050:	899b      	ldrh	r3, [r3, #12]
 800b052:	461a      	mov	r2, r3
 800b054:	683b      	ldr	r3, [r7, #0]
 800b056:	fbb3 f3f2 	udiv	r3, r3, r2
 800b05a:	68fa      	ldr	r2, [r7, #12]
 800b05c:	8952      	ldrh	r2, [r2, #10]
 800b05e:	fbb3 f3f2 	udiv	r3, r3, r2
 800b062:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800b064:	693b      	ldr	r3, [r7, #16]
 800b066:	1d1a      	adds	r2, r3, #4
 800b068:	613a      	str	r2, [r7, #16]
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800b06e:	68bb      	ldr	r3, [r7, #8]
 800b070:	2b00      	cmp	r3, #0
 800b072:	d101      	bne.n	800b078 <clmt_clust+0x42>
 800b074:	2300      	movs	r3, #0
 800b076:	e010      	b.n	800b09a <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 800b078:	697a      	ldr	r2, [r7, #20]
 800b07a:	68bb      	ldr	r3, [r7, #8]
 800b07c:	429a      	cmp	r2, r3
 800b07e:	d307      	bcc.n	800b090 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 800b080:	697a      	ldr	r2, [r7, #20]
 800b082:	68bb      	ldr	r3, [r7, #8]
 800b084:	1ad3      	subs	r3, r2, r3
 800b086:	617b      	str	r3, [r7, #20]
 800b088:	693b      	ldr	r3, [r7, #16]
 800b08a:	3304      	adds	r3, #4
 800b08c:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800b08e:	e7e9      	b.n	800b064 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 800b090:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800b092:	693b      	ldr	r3, [r7, #16]
 800b094:	681a      	ldr	r2, [r3, #0]
 800b096:	697b      	ldr	r3, [r7, #20]
 800b098:	4413      	add	r3, r2
}
 800b09a:	4618      	mov	r0, r3
 800b09c:	371c      	adds	r7, #28
 800b09e:	46bd      	mov	sp, r7
 800b0a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0a4:	4770      	bx	lr

0800b0a6 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800b0a6:	b580      	push	{r7, lr}
 800b0a8:	b086      	sub	sp, #24
 800b0aa:	af00      	add	r7, sp, #0
 800b0ac:	6078      	str	r0, [r7, #4]
 800b0ae:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	681b      	ldr	r3, [r3, #0]
 800b0b4:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800b0b6:	683b      	ldr	r3, [r7, #0]
 800b0b8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b0bc:	d204      	bcs.n	800b0c8 <dir_sdi+0x22>
 800b0be:	683b      	ldr	r3, [r7, #0]
 800b0c0:	f003 031f 	and.w	r3, r3, #31
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	d001      	beq.n	800b0cc <dir_sdi+0x26>
		return FR_INT_ERR;
 800b0c8:	2302      	movs	r3, #2
 800b0ca:	e071      	b.n	800b1b0 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	683a      	ldr	r2, [r7, #0]
 800b0d0:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	689b      	ldr	r3, [r3, #8]
 800b0d6:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800b0d8:	697b      	ldr	r3, [r7, #20]
 800b0da:	2b00      	cmp	r3, #0
 800b0dc:	d106      	bne.n	800b0ec <dir_sdi+0x46>
 800b0de:	693b      	ldr	r3, [r7, #16]
 800b0e0:	781b      	ldrb	r3, [r3, #0]
 800b0e2:	2b02      	cmp	r3, #2
 800b0e4:	d902      	bls.n	800b0ec <dir_sdi+0x46>
		clst = fs->dirbase;
 800b0e6:	693b      	ldr	r3, [r7, #16]
 800b0e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b0ea:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800b0ec:	697b      	ldr	r3, [r7, #20]
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d10c      	bne.n	800b10c <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800b0f2:	683b      	ldr	r3, [r7, #0]
 800b0f4:	095b      	lsrs	r3, r3, #5
 800b0f6:	693a      	ldr	r2, [r7, #16]
 800b0f8:	8912      	ldrh	r2, [r2, #8]
 800b0fa:	4293      	cmp	r3, r2
 800b0fc:	d301      	bcc.n	800b102 <dir_sdi+0x5c>
 800b0fe:	2302      	movs	r3, #2
 800b100:	e056      	b.n	800b1b0 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 800b102:	693b      	ldr	r3, [r7, #16]
 800b104:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	61da      	str	r2, [r3, #28]
 800b10a:	e02d      	b.n	800b168 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800b10c:	693b      	ldr	r3, [r7, #16]
 800b10e:	895b      	ldrh	r3, [r3, #10]
 800b110:	461a      	mov	r2, r3
 800b112:	693b      	ldr	r3, [r7, #16]
 800b114:	899b      	ldrh	r3, [r3, #12]
 800b116:	fb03 f302 	mul.w	r3, r3, r2
 800b11a:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800b11c:	e019      	b.n	800b152 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	6979      	ldr	r1, [r7, #20]
 800b122:	4618      	mov	r0, r3
 800b124:	f7ff fca3 	bl	800aa6e <get_fat>
 800b128:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800b12a:	697b      	ldr	r3, [r7, #20]
 800b12c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b130:	d101      	bne.n	800b136 <dir_sdi+0x90>
 800b132:	2301      	movs	r3, #1
 800b134:	e03c      	b.n	800b1b0 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800b136:	697b      	ldr	r3, [r7, #20]
 800b138:	2b01      	cmp	r3, #1
 800b13a:	d904      	bls.n	800b146 <dir_sdi+0xa0>
 800b13c:	693b      	ldr	r3, [r7, #16]
 800b13e:	699b      	ldr	r3, [r3, #24]
 800b140:	697a      	ldr	r2, [r7, #20]
 800b142:	429a      	cmp	r2, r3
 800b144:	d301      	bcc.n	800b14a <dir_sdi+0xa4>
 800b146:	2302      	movs	r3, #2
 800b148:	e032      	b.n	800b1b0 <dir_sdi+0x10a>
			ofs -= csz;
 800b14a:	683a      	ldr	r2, [r7, #0]
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	1ad3      	subs	r3, r2, r3
 800b150:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800b152:	683a      	ldr	r2, [r7, #0]
 800b154:	68fb      	ldr	r3, [r7, #12]
 800b156:	429a      	cmp	r2, r3
 800b158:	d2e1      	bcs.n	800b11e <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 800b15a:	6979      	ldr	r1, [r7, #20]
 800b15c:	6938      	ldr	r0, [r7, #16]
 800b15e:	f7ff fc67 	bl	800aa30 <clust2sect>
 800b162:	4602      	mov	r2, r0
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	697a      	ldr	r2, [r7, #20]
 800b16c:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	69db      	ldr	r3, [r3, #28]
 800b172:	2b00      	cmp	r3, #0
 800b174:	d101      	bne.n	800b17a <dir_sdi+0xd4>
 800b176:	2302      	movs	r3, #2
 800b178:	e01a      	b.n	800b1b0 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	69da      	ldr	r2, [r3, #28]
 800b17e:	693b      	ldr	r3, [r7, #16]
 800b180:	899b      	ldrh	r3, [r3, #12]
 800b182:	4619      	mov	r1, r3
 800b184:	683b      	ldr	r3, [r7, #0]
 800b186:	fbb3 f3f1 	udiv	r3, r3, r1
 800b18a:	441a      	add	r2, r3
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800b190:	693b      	ldr	r3, [r7, #16]
 800b192:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800b196:	693b      	ldr	r3, [r7, #16]
 800b198:	899b      	ldrh	r3, [r3, #12]
 800b19a:	461a      	mov	r2, r3
 800b19c:	683b      	ldr	r3, [r7, #0]
 800b19e:	fbb3 f0f2 	udiv	r0, r3, r2
 800b1a2:	fb02 f200 	mul.w	r2, r2, r0
 800b1a6:	1a9b      	subs	r3, r3, r2
 800b1a8:	18ca      	adds	r2, r1, r3
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800b1ae:	2300      	movs	r3, #0
}
 800b1b0:	4618      	mov	r0, r3
 800b1b2:	3718      	adds	r7, #24
 800b1b4:	46bd      	mov	sp, r7
 800b1b6:	bd80      	pop	{r7, pc}

0800b1b8 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800b1b8:	b580      	push	{r7, lr}
 800b1ba:	b086      	sub	sp, #24
 800b1bc:	af00      	add	r7, sp, #0
 800b1be:	6078      	str	r0, [r7, #4]
 800b1c0:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	681b      	ldr	r3, [r3, #0]
 800b1c6:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	695b      	ldr	r3, [r3, #20]
 800b1cc:	3320      	adds	r3, #32
 800b1ce:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	69db      	ldr	r3, [r3, #28]
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	d003      	beq.n	800b1e0 <dir_next+0x28>
 800b1d8:	68bb      	ldr	r3, [r7, #8]
 800b1da:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b1de:	d301      	bcc.n	800b1e4 <dir_next+0x2c>
 800b1e0:	2304      	movs	r3, #4
 800b1e2:	e0bb      	b.n	800b35c <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800b1e4:	68fb      	ldr	r3, [r7, #12]
 800b1e6:	899b      	ldrh	r3, [r3, #12]
 800b1e8:	461a      	mov	r2, r3
 800b1ea:	68bb      	ldr	r3, [r7, #8]
 800b1ec:	fbb3 f1f2 	udiv	r1, r3, r2
 800b1f0:	fb02 f201 	mul.w	r2, r2, r1
 800b1f4:	1a9b      	subs	r3, r3, r2
 800b1f6:	2b00      	cmp	r3, #0
 800b1f8:	f040 809d 	bne.w	800b336 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	69db      	ldr	r3, [r3, #28]
 800b200:	1c5a      	adds	r2, r3, #1
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	699b      	ldr	r3, [r3, #24]
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	d10b      	bne.n	800b226 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800b20e:	68bb      	ldr	r3, [r7, #8]
 800b210:	095b      	lsrs	r3, r3, #5
 800b212:	68fa      	ldr	r2, [r7, #12]
 800b214:	8912      	ldrh	r2, [r2, #8]
 800b216:	4293      	cmp	r3, r2
 800b218:	f0c0 808d 	bcc.w	800b336 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	2200      	movs	r2, #0
 800b220:	61da      	str	r2, [r3, #28]
 800b222:	2304      	movs	r3, #4
 800b224:	e09a      	b.n	800b35c <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800b226:	68fb      	ldr	r3, [r7, #12]
 800b228:	899b      	ldrh	r3, [r3, #12]
 800b22a:	461a      	mov	r2, r3
 800b22c:	68bb      	ldr	r3, [r7, #8]
 800b22e:	fbb3 f3f2 	udiv	r3, r3, r2
 800b232:	68fa      	ldr	r2, [r7, #12]
 800b234:	8952      	ldrh	r2, [r2, #10]
 800b236:	3a01      	subs	r2, #1
 800b238:	4013      	ands	r3, r2
 800b23a:	2b00      	cmp	r3, #0
 800b23c:	d17b      	bne.n	800b336 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800b23e:	687a      	ldr	r2, [r7, #4]
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	699b      	ldr	r3, [r3, #24]
 800b244:	4619      	mov	r1, r3
 800b246:	4610      	mov	r0, r2
 800b248:	f7ff fc11 	bl	800aa6e <get_fat>
 800b24c:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800b24e:	697b      	ldr	r3, [r7, #20]
 800b250:	2b01      	cmp	r3, #1
 800b252:	d801      	bhi.n	800b258 <dir_next+0xa0>
 800b254:	2302      	movs	r3, #2
 800b256:	e081      	b.n	800b35c <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800b258:	697b      	ldr	r3, [r7, #20]
 800b25a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b25e:	d101      	bne.n	800b264 <dir_next+0xac>
 800b260:	2301      	movs	r3, #1
 800b262:	e07b      	b.n	800b35c <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800b264:	68fb      	ldr	r3, [r7, #12]
 800b266:	699b      	ldr	r3, [r3, #24]
 800b268:	697a      	ldr	r2, [r7, #20]
 800b26a:	429a      	cmp	r2, r3
 800b26c:	d359      	bcc.n	800b322 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800b26e:	683b      	ldr	r3, [r7, #0]
 800b270:	2b00      	cmp	r3, #0
 800b272:	d104      	bne.n	800b27e <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	2200      	movs	r2, #0
 800b278:	61da      	str	r2, [r3, #28]
 800b27a:	2304      	movs	r3, #4
 800b27c:	e06e      	b.n	800b35c <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800b27e:	687a      	ldr	r2, [r7, #4]
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	699b      	ldr	r3, [r3, #24]
 800b284:	4619      	mov	r1, r3
 800b286:	4610      	mov	r0, r2
 800b288:	f7ff fe3d 	bl	800af06 <create_chain>
 800b28c:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800b28e:	697b      	ldr	r3, [r7, #20]
 800b290:	2b00      	cmp	r3, #0
 800b292:	d101      	bne.n	800b298 <dir_next+0xe0>
 800b294:	2307      	movs	r3, #7
 800b296:	e061      	b.n	800b35c <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800b298:	697b      	ldr	r3, [r7, #20]
 800b29a:	2b01      	cmp	r3, #1
 800b29c:	d101      	bne.n	800b2a2 <dir_next+0xea>
 800b29e:	2302      	movs	r3, #2
 800b2a0:	e05c      	b.n	800b35c <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800b2a2:	697b      	ldr	r3, [r7, #20]
 800b2a4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b2a8:	d101      	bne.n	800b2ae <dir_next+0xf6>
 800b2aa:	2301      	movs	r3, #1
 800b2ac:	e056      	b.n	800b35c <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800b2ae:	68f8      	ldr	r0, [r7, #12]
 800b2b0:	f7ff fadc 	bl	800a86c <sync_window>
 800b2b4:	4603      	mov	r3, r0
 800b2b6:	2b00      	cmp	r3, #0
 800b2b8:	d001      	beq.n	800b2be <dir_next+0x106>
 800b2ba:	2301      	movs	r3, #1
 800b2bc:	e04e      	b.n	800b35c <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800b2be:	68fb      	ldr	r3, [r7, #12]
 800b2c0:	f103 0034 	add.w	r0, r3, #52	; 0x34
 800b2c4:	68fb      	ldr	r3, [r7, #12]
 800b2c6:	899b      	ldrh	r3, [r3, #12]
 800b2c8:	461a      	mov	r2, r3
 800b2ca:	2100      	movs	r1, #0
 800b2cc:	f7ff f905 	bl	800a4da <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800b2d0:	2300      	movs	r3, #0
 800b2d2:	613b      	str	r3, [r7, #16]
 800b2d4:	6979      	ldr	r1, [r7, #20]
 800b2d6:	68f8      	ldr	r0, [r7, #12]
 800b2d8:	f7ff fbaa 	bl	800aa30 <clust2sect>
 800b2dc:	4602      	mov	r2, r0
 800b2de:	68fb      	ldr	r3, [r7, #12]
 800b2e0:	631a      	str	r2, [r3, #48]	; 0x30
 800b2e2:	e012      	b.n	800b30a <dir_next+0x152>
						fs->wflag = 1;
 800b2e4:	68fb      	ldr	r3, [r7, #12]
 800b2e6:	2201      	movs	r2, #1
 800b2e8:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800b2ea:	68f8      	ldr	r0, [r7, #12]
 800b2ec:	f7ff fabe 	bl	800a86c <sync_window>
 800b2f0:	4603      	mov	r3, r0
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	d001      	beq.n	800b2fa <dir_next+0x142>
 800b2f6:	2301      	movs	r3, #1
 800b2f8:	e030      	b.n	800b35c <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800b2fa:	693b      	ldr	r3, [r7, #16]
 800b2fc:	3301      	adds	r3, #1
 800b2fe:	613b      	str	r3, [r7, #16]
 800b300:	68fb      	ldr	r3, [r7, #12]
 800b302:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b304:	1c5a      	adds	r2, r3, #1
 800b306:	68fb      	ldr	r3, [r7, #12]
 800b308:	631a      	str	r2, [r3, #48]	; 0x30
 800b30a:	68fb      	ldr	r3, [r7, #12]
 800b30c:	895b      	ldrh	r3, [r3, #10]
 800b30e:	461a      	mov	r2, r3
 800b310:	693b      	ldr	r3, [r7, #16]
 800b312:	4293      	cmp	r3, r2
 800b314:	d3e6      	bcc.n	800b2e4 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 800b316:	68fb      	ldr	r3, [r7, #12]
 800b318:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b31a:	693b      	ldr	r3, [r7, #16]
 800b31c:	1ad2      	subs	r2, r2, r3
 800b31e:	68fb      	ldr	r3, [r7, #12]
 800b320:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	697a      	ldr	r2, [r7, #20]
 800b326:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800b328:	6979      	ldr	r1, [r7, #20]
 800b32a:	68f8      	ldr	r0, [r7, #12]
 800b32c:	f7ff fb80 	bl	800aa30 <clust2sect>
 800b330:	4602      	mov	r2, r0
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	68ba      	ldr	r2, [r7, #8]
 800b33a:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800b33c:	68fb      	ldr	r3, [r7, #12]
 800b33e:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800b342:	68fb      	ldr	r3, [r7, #12]
 800b344:	899b      	ldrh	r3, [r3, #12]
 800b346:	461a      	mov	r2, r3
 800b348:	68bb      	ldr	r3, [r7, #8]
 800b34a:	fbb3 f0f2 	udiv	r0, r3, r2
 800b34e:	fb02 f200 	mul.w	r2, r2, r0
 800b352:	1a9b      	subs	r3, r3, r2
 800b354:	18ca      	adds	r2, r1, r3
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800b35a:	2300      	movs	r3, #0
}
 800b35c:	4618      	mov	r0, r3
 800b35e:	3718      	adds	r7, #24
 800b360:	46bd      	mov	sp, r7
 800b362:	bd80      	pop	{r7, pc}

0800b364 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800b364:	b580      	push	{r7, lr}
 800b366:	b086      	sub	sp, #24
 800b368:	af00      	add	r7, sp, #0
 800b36a:	6078      	str	r0, [r7, #4]
 800b36c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	681b      	ldr	r3, [r3, #0]
 800b372:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800b374:	2100      	movs	r1, #0
 800b376:	6878      	ldr	r0, [r7, #4]
 800b378:	f7ff fe95 	bl	800b0a6 <dir_sdi>
 800b37c:	4603      	mov	r3, r0
 800b37e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800b380:	7dfb      	ldrb	r3, [r7, #23]
 800b382:	2b00      	cmp	r3, #0
 800b384:	d12b      	bne.n	800b3de <dir_alloc+0x7a>
		n = 0;
 800b386:	2300      	movs	r3, #0
 800b388:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	69db      	ldr	r3, [r3, #28]
 800b38e:	4619      	mov	r1, r3
 800b390:	68f8      	ldr	r0, [r7, #12]
 800b392:	f7ff faaf 	bl	800a8f4 <move_window>
 800b396:	4603      	mov	r3, r0
 800b398:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800b39a:	7dfb      	ldrb	r3, [r7, #23]
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	d11d      	bne.n	800b3dc <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	6a1b      	ldr	r3, [r3, #32]
 800b3a4:	781b      	ldrb	r3, [r3, #0]
 800b3a6:	2be5      	cmp	r3, #229	; 0xe5
 800b3a8:	d004      	beq.n	800b3b4 <dir_alloc+0x50>
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	6a1b      	ldr	r3, [r3, #32]
 800b3ae:	781b      	ldrb	r3, [r3, #0]
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	d107      	bne.n	800b3c4 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800b3b4:	693b      	ldr	r3, [r7, #16]
 800b3b6:	3301      	adds	r3, #1
 800b3b8:	613b      	str	r3, [r7, #16]
 800b3ba:	693a      	ldr	r2, [r7, #16]
 800b3bc:	683b      	ldr	r3, [r7, #0]
 800b3be:	429a      	cmp	r2, r3
 800b3c0:	d102      	bne.n	800b3c8 <dir_alloc+0x64>
 800b3c2:	e00c      	b.n	800b3de <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800b3c4:	2300      	movs	r3, #0
 800b3c6:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800b3c8:	2101      	movs	r1, #1
 800b3ca:	6878      	ldr	r0, [r7, #4]
 800b3cc:	f7ff fef4 	bl	800b1b8 <dir_next>
 800b3d0:	4603      	mov	r3, r0
 800b3d2:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800b3d4:	7dfb      	ldrb	r3, [r7, #23]
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	d0d7      	beq.n	800b38a <dir_alloc+0x26>
 800b3da:	e000      	b.n	800b3de <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800b3dc:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800b3de:	7dfb      	ldrb	r3, [r7, #23]
 800b3e0:	2b04      	cmp	r3, #4
 800b3e2:	d101      	bne.n	800b3e8 <dir_alloc+0x84>
 800b3e4:	2307      	movs	r3, #7
 800b3e6:	75fb      	strb	r3, [r7, #23]
	return res;
 800b3e8:	7dfb      	ldrb	r3, [r7, #23]
}
 800b3ea:	4618      	mov	r0, r3
 800b3ec:	3718      	adds	r7, #24
 800b3ee:	46bd      	mov	sp, r7
 800b3f0:	bd80      	pop	{r7, pc}

0800b3f2 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800b3f2:	b580      	push	{r7, lr}
 800b3f4:	b084      	sub	sp, #16
 800b3f6:	af00      	add	r7, sp, #0
 800b3f8:	6078      	str	r0, [r7, #4]
 800b3fa:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800b3fc:	683b      	ldr	r3, [r7, #0]
 800b3fe:	331a      	adds	r3, #26
 800b400:	4618      	mov	r0, r3
 800b402:	f7fe ffc7 	bl	800a394 <ld_word>
 800b406:	4603      	mov	r3, r0
 800b408:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	781b      	ldrb	r3, [r3, #0]
 800b40e:	2b03      	cmp	r3, #3
 800b410:	d109      	bne.n	800b426 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800b412:	683b      	ldr	r3, [r7, #0]
 800b414:	3314      	adds	r3, #20
 800b416:	4618      	mov	r0, r3
 800b418:	f7fe ffbc 	bl	800a394 <ld_word>
 800b41c:	4603      	mov	r3, r0
 800b41e:	041b      	lsls	r3, r3, #16
 800b420:	68fa      	ldr	r2, [r7, #12]
 800b422:	4313      	orrs	r3, r2
 800b424:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800b426:	68fb      	ldr	r3, [r7, #12]
}
 800b428:	4618      	mov	r0, r3
 800b42a:	3710      	adds	r7, #16
 800b42c:	46bd      	mov	sp, r7
 800b42e:	bd80      	pop	{r7, pc}

0800b430 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800b430:	b580      	push	{r7, lr}
 800b432:	b084      	sub	sp, #16
 800b434:	af00      	add	r7, sp, #0
 800b436:	60f8      	str	r0, [r7, #12]
 800b438:	60b9      	str	r1, [r7, #8]
 800b43a:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800b43c:	68bb      	ldr	r3, [r7, #8]
 800b43e:	331a      	adds	r3, #26
 800b440:	687a      	ldr	r2, [r7, #4]
 800b442:	b292      	uxth	r2, r2
 800b444:	4611      	mov	r1, r2
 800b446:	4618      	mov	r0, r3
 800b448:	f7fe ffdf 	bl	800a40a <st_word>
	if (fs->fs_type == FS_FAT32) {
 800b44c:	68fb      	ldr	r3, [r7, #12]
 800b44e:	781b      	ldrb	r3, [r3, #0]
 800b450:	2b03      	cmp	r3, #3
 800b452:	d109      	bne.n	800b468 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800b454:	68bb      	ldr	r3, [r7, #8]
 800b456:	f103 0214 	add.w	r2, r3, #20
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	0c1b      	lsrs	r3, r3, #16
 800b45e:	b29b      	uxth	r3, r3
 800b460:	4619      	mov	r1, r3
 800b462:	4610      	mov	r0, r2
 800b464:	f7fe ffd1 	bl	800a40a <st_word>
	}
}
 800b468:	bf00      	nop
 800b46a:	3710      	adds	r7, #16
 800b46c:	46bd      	mov	sp, r7
 800b46e:	bd80      	pop	{r7, pc}

0800b470 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800b470:	b580      	push	{r7, lr}
 800b472:	b086      	sub	sp, #24
 800b474:	af00      	add	r7, sp, #0
 800b476:	6078      	str	r0, [r7, #4]
 800b478:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 800b47a:	2304      	movs	r3, #4
 800b47c:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	681b      	ldr	r3, [r3, #0]
 800b482:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 800b484:	e03c      	b.n	800b500 <dir_read+0x90>
		res = move_window(fs, dp->sect);
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	69db      	ldr	r3, [r3, #28]
 800b48a:	4619      	mov	r1, r3
 800b48c:	6938      	ldr	r0, [r7, #16]
 800b48e:	f7ff fa31 	bl	800a8f4 <move_window>
 800b492:	4603      	mov	r3, r0
 800b494:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800b496:	7dfb      	ldrb	r3, [r7, #23]
 800b498:	2b00      	cmp	r3, #0
 800b49a:	d136      	bne.n	800b50a <dir_read+0x9a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	6a1b      	ldr	r3, [r3, #32]
 800b4a0:	781b      	ldrb	r3, [r3, #0]
 800b4a2:	73fb      	strb	r3, [r7, #15]
		if (c == 0) {
 800b4a4:	7bfb      	ldrb	r3, [r7, #15]
 800b4a6:	2b00      	cmp	r3, #0
 800b4a8:	d102      	bne.n	800b4b0 <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800b4aa:	2304      	movs	r3, #4
 800b4ac:	75fb      	strb	r3, [r7, #23]
 800b4ae:	e031      	b.n	800b514 <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	6a1b      	ldr	r3, [r3, #32]
 800b4b4:	330b      	adds	r3, #11
 800b4b6:	781b      	ldrb	r3, [r3, #0]
 800b4b8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b4bc:	73bb      	strb	r3, [r7, #14]
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	7bba      	ldrb	r2, [r7, #14]
 800b4c2:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 800b4c4:	7bfb      	ldrb	r3, [r7, #15]
 800b4c6:	2be5      	cmp	r3, #229	; 0xe5
 800b4c8:	d011      	beq.n	800b4ee <dir_read+0x7e>
 800b4ca:	7bfb      	ldrb	r3, [r7, #15]
 800b4cc:	2b2e      	cmp	r3, #46	; 0x2e
 800b4ce:	d00e      	beq.n	800b4ee <dir_read+0x7e>
 800b4d0:	7bbb      	ldrb	r3, [r7, #14]
 800b4d2:	2b0f      	cmp	r3, #15
 800b4d4:	d00b      	beq.n	800b4ee <dir_read+0x7e>
 800b4d6:	7bbb      	ldrb	r3, [r7, #14]
 800b4d8:	f023 0320 	bic.w	r3, r3, #32
 800b4dc:	2b08      	cmp	r3, #8
 800b4de:	bf0c      	ite	eq
 800b4e0:	2301      	moveq	r3, #1
 800b4e2:	2300      	movne	r3, #0
 800b4e4:	b2db      	uxtb	r3, r3
 800b4e6:	461a      	mov	r2, r3
 800b4e8:	683b      	ldr	r3, [r7, #0]
 800b4ea:	4293      	cmp	r3, r2
 800b4ec:	d00f      	beq.n	800b50e <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800b4ee:	2100      	movs	r1, #0
 800b4f0:	6878      	ldr	r0, [r7, #4]
 800b4f2:	f7ff fe61 	bl	800b1b8 <dir_next>
 800b4f6:	4603      	mov	r3, r0
 800b4f8:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800b4fa:	7dfb      	ldrb	r3, [r7, #23]
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	d108      	bne.n	800b512 <dir_read+0xa2>
	while (dp->sect) {
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	69db      	ldr	r3, [r3, #28]
 800b504:	2b00      	cmp	r3, #0
 800b506:	d1be      	bne.n	800b486 <dir_read+0x16>
 800b508:	e004      	b.n	800b514 <dir_read+0xa4>
		if (res != FR_OK) break;
 800b50a:	bf00      	nop
 800b50c:	e002      	b.n	800b514 <dir_read+0xa4>
				break;
 800b50e:	bf00      	nop
 800b510:	e000      	b.n	800b514 <dir_read+0xa4>
		if (res != FR_OK) break;
 800b512:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800b514:	7dfb      	ldrb	r3, [r7, #23]
 800b516:	2b00      	cmp	r3, #0
 800b518:	d002      	beq.n	800b520 <dir_read+0xb0>
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	2200      	movs	r2, #0
 800b51e:	61da      	str	r2, [r3, #28]
	return res;
 800b520:	7dfb      	ldrb	r3, [r7, #23]
}
 800b522:	4618      	mov	r0, r3
 800b524:	3718      	adds	r7, #24
 800b526:	46bd      	mov	sp, r7
 800b528:	bd80      	pop	{r7, pc}

0800b52a <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800b52a:	b580      	push	{r7, lr}
 800b52c:	b086      	sub	sp, #24
 800b52e:	af00      	add	r7, sp, #0
 800b530:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	681b      	ldr	r3, [r3, #0]
 800b536:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800b538:	2100      	movs	r1, #0
 800b53a:	6878      	ldr	r0, [r7, #4]
 800b53c:	f7ff fdb3 	bl	800b0a6 <dir_sdi>
 800b540:	4603      	mov	r3, r0
 800b542:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800b544:	7dfb      	ldrb	r3, [r7, #23]
 800b546:	2b00      	cmp	r3, #0
 800b548:	d001      	beq.n	800b54e <dir_find+0x24>
 800b54a:	7dfb      	ldrb	r3, [r7, #23]
 800b54c:	e03e      	b.n	800b5cc <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800b54e:	687b      	ldr	r3, [r7, #4]
 800b550:	69db      	ldr	r3, [r3, #28]
 800b552:	4619      	mov	r1, r3
 800b554:	6938      	ldr	r0, [r7, #16]
 800b556:	f7ff f9cd 	bl	800a8f4 <move_window>
 800b55a:	4603      	mov	r3, r0
 800b55c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800b55e:	7dfb      	ldrb	r3, [r7, #23]
 800b560:	2b00      	cmp	r3, #0
 800b562:	d12f      	bne.n	800b5c4 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	6a1b      	ldr	r3, [r3, #32]
 800b568:	781b      	ldrb	r3, [r3, #0]
 800b56a:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800b56c:	7bfb      	ldrb	r3, [r7, #15]
 800b56e:	2b00      	cmp	r3, #0
 800b570:	d102      	bne.n	800b578 <dir_find+0x4e>
 800b572:	2304      	movs	r3, #4
 800b574:	75fb      	strb	r3, [r7, #23]
 800b576:	e028      	b.n	800b5ca <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	6a1b      	ldr	r3, [r3, #32]
 800b57c:	330b      	adds	r3, #11
 800b57e:	781b      	ldrb	r3, [r3, #0]
 800b580:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b584:	b2da      	uxtb	r2, r3
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	6a1b      	ldr	r3, [r3, #32]
 800b58e:	330b      	adds	r3, #11
 800b590:	781b      	ldrb	r3, [r3, #0]
 800b592:	f003 0308 	and.w	r3, r3, #8
 800b596:	2b00      	cmp	r3, #0
 800b598:	d10a      	bne.n	800b5b0 <dir_find+0x86>
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	6a18      	ldr	r0, [r3, #32]
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	3324      	adds	r3, #36	; 0x24
 800b5a2:	220b      	movs	r2, #11
 800b5a4:	4619      	mov	r1, r3
 800b5a6:	f7fe ffb2 	bl	800a50e <mem_cmp>
 800b5aa:	4603      	mov	r3, r0
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	d00b      	beq.n	800b5c8 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800b5b0:	2100      	movs	r1, #0
 800b5b2:	6878      	ldr	r0, [r7, #4]
 800b5b4:	f7ff fe00 	bl	800b1b8 <dir_next>
 800b5b8:	4603      	mov	r3, r0
 800b5ba:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800b5bc:	7dfb      	ldrb	r3, [r7, #23]
 800b5be:	2b00      	cmp	r3, #0
 800b5c0:	d0c5      	beq.n	800b54e <dir_find+0x24>
 800b5c2:	e002      	b.n	800b5ca <dir_find+0xa0>
		if (res != FR_OK) break;
 800b5c4:	bf00      	nop
 800b5c6:	e000      	b.n	800b5ca <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800b5c8:	bf00      	nop

	return res;
 800b5ca:	7dfb      	ldrb	r3, [r7, #23]
}
 800b5cc:	4618      	mov	r0, r3
 800b5ce:	3718      	adds	r7, #24
 800b5d0:	46bd      	mov	sp, r7
 800b5d2:	bd80      	pop	{r7, pc}

0800b5d4 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800b5d4:	b580      	push	{r7, lr}
 800b5d6:	b084      	sub	sp, #16
 800b5d8:	af00      	add	r7, sp, #0
 800b5da:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800b5e2:	2101      	movs	r1, #1
 800b5e4:	6878      	ldr	r0, [r7, #4]
 800b5e6:	f7ff febd 	bl	800b364 <dir_alloc>
 800b5ea:	4603      	mov	r3, r0
 800b5ec:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800b5ee:	7bfb      	ldrb	r3, [r7, #15]
 800b5f0:	2b00      	cmp	r3, #0
 800b5f2:	d11c      	bne.n	800b62e <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	69db      	ldr	r3, [r3, #28]
 800b5f8:	4619      	mov	r1, r3
 800b5fa:	68b8      	ldr	r0, [r7, #8]
 800b5fc:	f7ff f97a 	bl	800a8f4 <move_window>
 800b600:	4603      	mov	r3, r0
 800b602:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800b604:	7bfb      	ldrb	r3, [r7, #15]
 800b606:	2b00      	cmp	r3, #0
 800b608:	d111      	bne.n	800b62e <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	6a1b      	ldr	r3, [r3, #32]
 800b60e:	2220      	movs	r2, #32
 800b610:	2100      	movs	r1, #0
 800b612:	4618      	mov	r0, r3
 800b614:	f7fe ff61 	bl	800a4da <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	6a18      	ldr	r0, [r3, #32]
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	3324      	adds	r3, #36	; 0x24
 800b620:	220b      	movs	r2, #11
 800b622:	4619      	mov	r1, r3
 800b624:	f7fe ff38 	bl	800a498 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800b628:	68bb      	ldr	r3, [r7, #8]
 800b62a:	2201      	movs	r2, #1
 800b62c:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800b62e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b630:	4618      	mov	r0, r3
 800b632:	3710      	adds	r7, #16
 800b634:	46bd      	mov	sp, r7
 800b636:	bd80      	pop	{r7, pc}

0800b638 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 800b638:	b580      	push	{r7, lr}
 800b63a:	b086      	sub	sp, #24
 800b63c:	af00      	add	r7, sp, #0
 800b63e:	6078      	str	r0, [r7, #4]
 800b640:	6039      	str	r1, [r7, #0]
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 800b642:	683b      	ldr	r3, [r7, #0]
 800b644:	2200      	movs	r2, #0
 800b646:	725a      	strb	r2, [r3, #9]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	69db      	ldr	r3, [r3, #28]
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	d04e      	beq.n	800b6ee <get_fileinfo+0xb6>
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
	}
	fno->altname[j] = 0;	/* Terminate the SFN */

#else	/* Non-LFN configuration */
	i = j = 0;
 800b650:	2300      	movs	r3, #0
 800b652:	613b      	str	r3, [r7, #16]
 800b654:	693b      	ldr	r3, [r7, #16]
 800b656:	617b      	str	r3, [r7, #20]
	while (i < 11) {		/* Copy name body and extension */
 800b658:	e021      	b.n	800b69e <get_fileinfo+0x66>
		c = (TCHAR)dp->dir[i++];
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	6a1a      	ldr	r2, [r3, #32]
 800b65e:	697b      	ldr	r3, [r7, #20]
 800b660:	1c59      	adds	r1, r3, #1
 800b662:	6179      	str	r1, [r7, #20]
 800b664:	4413      	add	r3, r2
 800b666:	781b      	ldrb	r3, [r3, #0]
 800b668:	73fb      	strb	r3, [r7, #15]
		if (c == ' ') continue;				/* Skip padding spaces */
 800b66a:	7bfb      	ldrb	r3, [r7, #15]
 800b66c:	2b20      	cmp	r3, #32
 800b66e:	d100      	bne.n	800b672 <get_fileinfo+0x3a>
 800b670:	e015      	b.n	800b69e <get_fileinfo+0x66>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 800b672:	7bfb      	ldrb	r3, [r7, #15]
 800b674:	2b05      	cmp	r3, #5
 800b676:	d101      	bne.n	800b67c <get_fileinfo+0x44>
 800b678:	23e5      	movs	r3, #229	; 0xe5
 800b67a:	73fb      	strb	r3, [r7, #15]
		if (i == 9) fno->fname[j++] = '.';	/* Insert a . if extension is exist */
 800b67c:	697b      	ldr	r3, [r7, #20]
 800b67e:	2b09      	cmp	r3, #9
 800b680:	d106      	bne.n	800b690 <get_fileinfo+0x58>
 800b682:	693b      	ldr	r3, [r7, #16]
 800b684:	1c5a      	adds	r2, r3, #1
 800b686:	613a      	str	r2, [r7, #16]
 800b688:	683a      	ldr	r2, [r7, #0]
 800b68a:	4413      	add	r3, r2
 800b68c:	222e      	movs	r2, #46	; 0x2e
 800b68e:	725a      	strb	r2, [r3, #9]
		fno->fname[j++] = c;
 800b690:	693b      	ldr	r3, [r7, #16]
 800b692:	1c5a      	adds	r2, r3, #1
 800b694:	613a      	str	r2, [r7, #16]
 800b696:	683a      	ldr	r2, [r7, #0]
 800b698:	4413      	add	r3, r2
 800b69a:	7bfa      	ldrb	r2, [r7, #15]
 800b69c:	725a      	strb	r2, [r3, #9]
	while (i < 11) {		/* Copy name body and extension */
 800b69e:	697b      	ldr	r3, [r7, #20]
 800b6a0:	2b0a      	cmp	r3, #10
 800b6a2:	d9da      	bls.n	800b65a <get_fileinfo+0x22>
	}
	fno->fname[j] = 0;
 800b6a4:	683a      	ldr	r2, [r7, #0]
 800b6a6:	693b      	ldr	r3, [r7, #16]
 800b6a8:	4413      	add	r3, r2
 800b6aa:	3309      	adds	r3, #9
 800b6ac:	2200      	movs	r2, #0
 800b6ae:	701a      	strb	r2, [r3, #0]
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	6a1b      	ldr	r3, [r3, #32]
 800b6b4:	7ada      	ldrb	r2, [r3, #11]
 800b6b6:	683b      	ldr	r3, [r7, #0]
 800b6b8:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	6a1b      	ldr	r3, [r3, #32]
 800b6be:	331c      	adds	r3, #28
 800b6c0:	4618      	mov	r0, r3
 800b6c2:	f7fe fe7f 	bl	800a3c4 <ld_dword>
 800b6c6:	4602      	mov	r2, r0
 800b6c8:	683b      	ldr	r3, [r7, #0]
 800b6ca:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	6a1b      	ldr	r3, [r3, #32]
 800b6d0:	3316      	adds	r3, #22
 800b6d2:	4618      	mov	r0, r3
 800b6d4:	f7fe fe76 	bl	800a3c4 <ld_dword>
 800b6d8:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 800b6da:	68bb      	ldr	r3, [r7, #8]
 800b6dc:	b29a      	uxth	r2, r3
 800b6de:	683b      	ldr	r3, [r7, #0]
 800b6e0:	80da      	strh	r2, [r3, #6]
 800b6e2:	68bb      	ldr	r3, [r7, #8]
 800b6e4:	0c1b      	lsrs	r3, r3, #16
 800b6e6:	b29a      	uxth	r2, r3
 800b6e8:	683b      	ldr	r3, [r7, #0]
 800b6ea:	809a      	strh	r2, [r3, #4]
 800b6ec:	e000      	b.n	800b6f0 <get_fileinfo+0xb8>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800b6ee:	bf00      	nop
}
 800b6f0:	3718      	adds	r7, #24
 800b6f2:	46bd      	mov	sp, r7
 800b6f4:	bd80      	pop	{r7, pc}
	...

0800b6f8 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800b6f8:	b580      	push	{r7, lr}
 800b6fa:	b088      	sub	sp, #32
 800b6fc:	af00      	add	r7, sp, #0
 800b6fe:	6078      	str	r0, [r7, #4]
 800b700:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800b702:	683b      	ldr	r3, [r7, #0]
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	60fb      	str	r3, [r7, #12]
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	3324      	adds	r3, #36	; 0x24
 800b70c:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800b70e:	220b      	movs	r2, #11
 800b710:	2120      	movs	r1, #32
 800b712:	68b8      	ldr	r0, [r7, #8]
 800b714:	f7fe fee1 	bl	800a4da <mem_set>
	si = i = 0; ni = 8;
 800b718:	2300      	movs	r3, #0
 800b71a:	613b      	str	r3, [r7, #16]
 800b71c:	693b      	ldr	r3, [r7, #16]
 800b71e:	617b      	str	r3, [r7, #20]
 800b720:	2308      	movs	r3, #8
 800b722:	61bb      	str	r3, [r7, #24]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800b724:	697b      	ldr	r3, [r7, #20]
 800b726:	1c5a      	adds	r2, r3, #1
 800b728:	617a      	str	r2, [r7, #20]
 800b72a:	68fa      	ldr	r2, [r7, #12]
 800b72c:	4413      	add	r3, r2
 800b72e:	781b      	ldrb	r3, [r3, #0]
 800b730:	77fb      	strb	r3, [r7, #31]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800b732:	7ffb      	ldrb	r3, [r7, #31]
 800b734:	2b20      	cmp	r3, #32
 800b736:	d94e      	bls.n	800b7d6 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800b738:	7ffb      	ldrb	r3, [r7, #31]
 800b73a:	2b2f      	cmp	r3, #47	; 0x2f
 800b73c:	d006      	beq.n	800b74c <create_name+0x54>
 800b73e:	7ffb      	ldrb	r3, [r7, #31]
 800b740:	2b5c      	cmp	r3, #92	; 0x5c
 800b742:	d110      	bne.n	800b766 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800b744:	e002      	b.n	800b74c <create_name+0x54>
 800b746:	697b      	ldr	r3, [r7, #20]
 800b748:	3301      	adds	r3, #1
 800b74a:	617b      	str	r3, [r7, #20]
 800b74c:	68fa      	ldr	r2, [r7, #12]
 800b74e:	697b      	ldr	r3, [r7, #20]
 800b750:	4413      	add	r3, r2
 800b752:	781b      	ldrb	r3, [r3, #0]
 800b754:	2b2f      	cmp	r3, #47	; 0x2f
 800b756:	d0f6      	beq.n	800b746 <create_name+0x4e>
 800b758:	68fa      	ldr	r2, [r7, #12]
 800b75a:	697b      	ldr	r3, [r7, #20]
 800b75c:	4413      	add	r3, r2
 800b75e:	781b      	ldrb	r3, [r3, #0]
 800b760:	2b5c      	cmp	r3, #92	; 0x5c
 800b762:	d0f0      	beq.n	800b746 <create_name+0x4e>
			break;
 800b764:	e038      	b.n	800b7d8 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800b766:	7ffb      	ldrb	r3, [r7, #31]
 800b768:	2b2e      	cmp	r3, #46	; 0x2e
 800b76a:	d003      	beq.n	800b774 <create_name+0x7c>
 800b76c:	693a      	ldr	r2, [r7, #16]
 800b76e:	69bb      	ldr	r3, [r7, #24]
 800b770:	429a      	cmp	r2, r3
 800b772:	d30c      	bcc.n	800b78e <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800b774:	69bb      	ldr	r3, [r7, #24]
 800b776:	2b0b      	cmp	r3, #11
 800b778:	d002      	beq.n	800b780 <create_name+0x88>
 800b77a:	7ffb      	ldrb	r3, [r7, #31]
 800b77c:	2b2e      	cmp	r3, #46	; 0x2e
 800b77e:	d001      	beq.n	800b784 <create_name+0x8c>
 800b780:	2306      	movs	r3, #6
 800b782:	e044      	b.n	800b80e <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800b784:	2308      	movs	r3, #8
 800b786:	613b      	str	r3, [r7, #16]
 800b788:	230b      	movs	r3, #11
 800b78a:	61bb      	str	r3, [r7, #24]
			continue;
 800b78c:	e022      	b.n	800b7d4 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800b78e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800b792:	2b00      	cmp	r3, #0
 800b794:	da04      	bge.n	800b7a0 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800b796:	7ffb      	ldrb	r3, [r7, #31]
 800b798:	3b80      	subs	r3, #128	; 0x80
 800b79a:	4a1f      	ldr	r2, [pc, #124]	; (800b818 <create_name+0x120>)
 800b79c:	5cd3      	ldrb	r3, [r2, r3]
 800b79e:	77fb      	strb	r3, [r7, #31]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800b7a0:	7ffb      	ldrb	r3, [r7, #31]
 800b7a2:	4619      	mov	r1, r3
 800b7a4:	481d      	ldr	r0, [pc, #116]	; (800b81c <create_name+0x124>)
 800b7a6:	f7fe fed9 	bl	800a55c <chk_chr>
 800b7aa:	4603      	mov	r3, r0
 800b7ac:	2b00      	cmp	r3, #0
 800b7ae:	d001      	beq.n	800b7b4 <create_name+0xbc>
 800b7b0:	2306      	movs	r3, #6
 800b7b2:	e02c      	b.n	800b80e <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800b7b4:	7ffb      	ldrb	r3, [r7, #31]
 800b7b6:	2b60      	cmp	r3, #96	; 0x60
 800b7b8:	d905      	bls.n	800b7c6 <create_name+0xce>
 800b7ba:	7ffb      	ldrb	r3, [r7, #31]
 800b7bc:	2b7a      	cmp	r3, #122	; 0x7a
 800b7be:	d802      	bhi.n	800b7c6 <create_name+0xce>
 800b7c0:	7ffb      	ldrb	r3, [r7, #31]
 800b7c2:	3b20      	subs	r3, #32
 800b7c4:	77fb      	strb	r3, [r7, #31]
			sfn[i++] = c;
 800b7c6:	693b      	ldr	r3, [r7, #16]
 800b7c8:	1c5a      	adds	r2, r3, #1
 800b7ca:	613a      	str	r2, [r7, #16]
 800b7cc:	68ba      	ldr	r2, [r7, #8]
 800b7ce:	4413      	add	r3, r2
 800b7d0:	7ffa      	ldrb	r2, [r7, #31]
 800b7d2:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800b7d4:	e7a6      	b.n	800b724 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800b7d6:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800b7d8:	68fa      	ldr	r2, [r7, #12]
 800b7da:	697b      	ldr	r3, [r7, #20]
 800b7dc:	441a      	add	r2, r3
 800b7de:	683b      	ldr	r3, [r7, #0]
 800b7e0:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800b7e2:	693b      	ldr	r3, [r7, #16]
 800b7e4:	2b00      	cmp	r3, #0
 800b7e6:	d101      	bne.n	800b7ec <create_name+0xf4>
 800b7e8:	2306      	movs	r3, #6
 800b7ea:	e010      	b.n	800b80e <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800b7ec:	68bb      	ldr	r3, [r7, #8]
 800b7ee:	781b      	ldrb	r3, [r3, #0]
 800b7f0:	2be5      	cmp	r3, #229	; 0xe5
 800b7f2:	d102      	bne.n	800b7fa <create_name+0x102>
 800b7f4:	68bb      	ldr	r3, [r7, #8]
 800b7f6:	2205      	movs	r2, #5
 800b7f8:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800b7fa:	7ffb      	ldrb	r3, [r7, #31]
 800b7fc:	2b20      	cmp	r3, #32
 800b7fe:	d801      	bhi.n	800b804 <create_name+0x10c>
 800b800:	2204      	movs	r2, #4
 800b802:	e000      	b.n	800b806 <create_name+0x10e>
 800b804:	2200      	movs	r2, #0
 800b806:	68bb      	ldr	r3, [r7, #8]
 800b808:	330b      	adds	r3, #11
 800b80a:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800b80c:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800b80e:	4618      	mov	r0, r3
 800b810:	3720      	adds	r7, #32
 800b812:	46bd      	mov	sp, r7
 800b814:	bd80      	pop	{r7, pc}
 800b816:	bf00      	nop
 800b818:	08010068 	.word	0x08010068
 800b81c:	0800fff0 	.word	0x0800fff0

0800b820 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800b820:	b580      	push	{r7, lr}
 800b822:	b086      	sub	sp, #24
 800b824:	af00      	add	r7, sp, #0
 800b826:	6078      	str	r0, [r7, #4]
 800b828:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800b82e:	693b      	ldr	r3, [r7, #16]
 800b830:	681b      	ldr	r3, [r3, #0]
 800b832:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800b834:	e002      	b.n	800b83c <follow_path+0x1c>
 800b836:	683b      	ldr	r3, [r7, #0]
 800b838:	3301      	adds	r3, #1
 800b83a:	603b      	str	r3, [r7, #0]
 800b83c:	683b      	ldr	r3, [r7, #0]
 800b83e:	781b      	ldrb	r3, [r3, #0]
 800b840:	2b2f      	cmp	r3, #47	; 0x2f
 800b842:	d0f8      	beq.n	800b836 <follow_path+0x16>
 800b844:	683b      	ldr	r3, [r7, #0]
 800b846:	781b      	ldrb	r3, [r3, #0]
 800b848:	2b5c      	cmp	r3, #92	; 0x5c
 800b84a:	d0f4      	beq.n	800b836 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800b84c:	693b      	ldr	r3, [r7, #16]
 800b84e:	2200      	movs	r2, #0
 800b850:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800b852:	683b      	ldr	r3, [r7, #0]
 800b854:	781b      	ldrb	r3, [r3, #0]
 800b856:	2b1f      	cmp	r3, #31
 800b858:	d80a      	bhi.n	800b870 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	2280      	movs	r2, #128	; 0x80
 800b85e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800b862:	2100      	movs	r1, #0
 800b864:	6878      	ldr	r0, [r7, #4]
 800b866:	f7ff fc1e 	bl	800b0a6 <dir_sdi>
 800b86a:	4603      	mov	r3, r0
 800b86c:	75fb      	strb	r3, [r7, #23]
 800b86e:	e048      	b.n	800b902 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800b870:	463b      	mov	r3, r7
 800b872:	4619      	mov	r1, r3
 800b874:	6878      	ldr	r0, [r7, #4]
 800b876:	f7ff ff3f 	bl	800b6f8 <create_name>
 800b87a:	4603      	mov	r3, r0
 800b87c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800b87e:	7dfb      	ldrb	r3, [r7, #23]
 800b880:	2b00      	cmp	r3, #0
 800b882:	d139      	bne.n	800b8f8 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 800b884:	6878      	ldr	r0, [r7, #4]
 800b886:	f7ff fe50 	bl	800b52a <dir_find>
 800b88a:	4603      	mov	r3, r0
 800b88c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800b894:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800b896:	7dfb      	ldrb	r3, [r7, #23]
 800b898:	2b00      	cmp	r3, #0
 800b89a:	d00a      	beq.n	800b8b2 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800b89c:	7dfb      	ldrb	r3, [r7, #23]
 800b89e:	2b04      	cmp	r3, #4
 800b8a0:	d12c      	bne.n	800b8fc <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800b8a2:	7afb      	ldrb	r3, [r7, #11]
 800b8a4:	f003 0304 	and.w	r3, r3, #4
 800b8a8:	2b00      	cmp	r3, #0
 800b8aa:	d127      	bne.n	800b8fc <follow_path+0xdc>
 800b8ac:	2305      	movs	r3, #5
 800b8ae:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800b8b0:	e024      	b.n	800b8fc <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800b8b2:	7afb      	ldrb	r3, [r7, #11]
 800b8b4:	f003 0304 	and.w	r3, r3, #4
 800b8b8:	2b00      	cmp	r3, #0
 800b8ba:	d121      	bne.n	800b900 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800b8bc:	693b      	ldr	r3, [r7, #16]
 800b8be:	799b      	ldrb	r3, [r3, #6]
 800b8c0:	f003 0310 	and.w	r3, r3, #16
 800b8c4:	2b00      	cmp	r3, #0
 800b8c6:	d102      	bne.n	800b8ce <follow_path+0xae>
				res = FR_NO_PATH; break;
 800b8c8:	2305      	movs	r3, #5
 800b8ca:	75fb      	strb	r3, [r7, #23]
 800b8cc:	e019      	b.n	800b902 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800b8ce:	68fb      	ldr	r3, [r7, #12]
 800b8d0:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800b8d4:	687b      	ldr	r3, [r7, #4]
 800b8d6:	695b      	ldr	r3, [r3, #20]
 800b8d8:	68fa      	ldr	r2, [r7, #12]
 800b8da:	8992      	ldrh	r2, [r2, #12]
 800b8dc:	fbb3 f0f2 	udiv	r0, r3, r2
 800b8e0:	fb02 f200 	mul.w	r2, r2, r0
 800b8e4:	1a9b      	subs	r3, r3, r2
 800b8e6:	440b      	add	r3, r1
 800b8e8:	4619      	mov	r1, r3
 800b8ea:	68f8      	ldr	r0, [r7, #12]
 800b8ec:	f7ff fd81 	bl	800b3f2 <ld_clust>
 800b8f0:	4602      	mov	r2, r0
 800b8f2:	693b      	ldr	r3, [r7, #16]
 800b8f4:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800b8f6:	e7bb      	b.n	800b870 <follow_path+0x50>
			if (res != FR_OK) break;
 800b8f8:	bf00      	nop
 800b8fa:	e002      	b.n	800b902 <follow_path+0xe2>
				break;
 800b8fc:	bf00      	nop
 800b8fe:	e000      	b.n	800b902 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800b900:	bf00      	nop
			}
		}
	}

	return res;
 800b902:	7dfb      	ldrb	r3, [r7, #23]
}
 800b904:	4618      	mov	r0, r3
 800b906:	3718      	adds	r7, #24
 800b908:	46bd      	mov	sp, r7
 800b90a:	bd80      	pop	{r7, pc}

0800b90c <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800b90c:	b480      	push	{r7}
 800b90e:	b087      	sub	sp, #28
 800b910:	af00      	add	r7, sp, #0
 800b912:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800b914:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b918:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	681b      	ldr	r3, [r3, #0]
 800b91e:	2b00      	cmp	r3, #0
 800b920:	d031      	beq.n	800b986 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	681b      	ldr	r3, [r3, #0]
 800b926:	617b      	str	r3, [r7, #20]
 800b928:	e002      	b.n	800b930 <get_ldnumber+0x24>
 800b92a:	697b      	ldr	r3, [r7, #20]
 800b92c:	3301      	adds	r3, #1
 800b92e:	617b      	str	r3, [r7, #20]
 800b930:	697b      	ldr	r3, [r7, #20]
 800b932:	781b      	ldrb	r3, [r3, #0]
 800b934:	2b20      	cmp	r3, #32
 800b936:	d903      	bls.n	800b940 <get_ldnumber+0x34>
 800b938:	697b      	ldr	r3, [r7, #20]
 800b93a:	781b      	ldrb	r3, [r3, #0]
 800b93c:	2b3a      	cmp	r3, #58	; 0x3a
 800b93e:	d1f4      	bne.n	800b92a <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800b940:	697b      	ldr	r3, [r7, #20]
 800b942:	781b      	ldrb	r3, [r3, #0]
 800b944:	2b3a      	cmp	r3, #58	; 0x3a
 800b946:	d11c      	bne.n	800b982 <get_ldnumber+0x76>
			tp = *path;
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	681b      	ldr	r3, [r3, #0]
 800b94c:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800b94e:	68fb      	ldr	r3, [r7, #12]
 800b950:	1c5a      	adds	r2, r3, #1
 800b952:	60fa      	str	r2, [r7, #12]
 800b954:	781b      	ldrb	r3, [r3, #0]
 800b956:	3b30      	subs	r3, #48	; 0x30
 800b958:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800b95a:	68bb      	ldr	r3, [r7, #8]
 800b95c:	2b09      	cmp	r3, #9
 800b95e:	d80e      	bhi.n	800b97e <get_ldnumber+0x72>
 800b960:	68fa      	ldr	r2, [r7, #12]
 800b962:	697b      	ldr	r3, [r7, #20]
 800b964:	429a      	cmp	r2, r3
 800b966:	d10a      	bne.n	800b97e <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800b968:	68bb      	ldr	r3, [r7, #8]
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	d107      	bne.n	800b97e <get_ldnumber+0x72>
					vol = (int)i;
 800b96e:	68bb      	ldr	r3, [r7, #8]
 800b970:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800b972:	697b      	ldr	r3, [r7, #20]
 800b974:	3301      	adds	r3, #1
 800b976:	617b      	str	r3, [r7, #20]
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	697a      	ldr	r2, [r7, #20]
 800b97c:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800b97e:	693b      	ldr	r3, [r7, #16]
 800b980:	e002      	b.n	800b988 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800b982:	2300      	movs	r3, #0
 800b984:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800b986:	693b      	ldr	r3, [r7, #16]
}
 800b988:	4618      	mov	r0, r3
 800b98a:	371c      	adds	r7, #28
 800b98c:	46bd      	mov	sp, r7
 800b98e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b992:	4770      	bx	lr

0800b994 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800b994:	b580      	push	{r7, lr}
 800b996:	b082      	sub	sp, #8
 800b998:	af00      	add	r7, sp, #0
 800b99a:	6078      	str	r0, [r7, #4]
 800b99c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	2200      	movs	r2, #0
 800b9a2:	70da      	strb	r2, [r3, #3]
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b9aa:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800b9ac:	6839      	ldr	r1, [r7, #0]
 800b9ae:	6878      	ldr	r0, [r7, #4]
 800b9b0:	f7fe ffa0 	bl	800a8f4 <move_window>
 800b9b4:	4603      	mov	r3, r0
 800b9b6:	2b00      	cmp	r3, #0
 800b9b8:	d001      	beq.n	800b9be <check_fs+0x2a>
 800b9ba:	2304      	movs	r3, #4
 800b9bc:	e038      	b.n	800ba30 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	3334      	adds	r3, #52	; 0x34
 800b9c2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800b9c6:	4618      	mov	r0, r3
 800b9c8:	f7fe fce4 	bl	800a394 <ld_word>
 800b9cc:	4603      	mov	r3, r0
 800b9ce:	461a      	mov	r2, r3
 800b9d0:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800b9d4:	429a      	cmp	r2, r3
 800b9d6:	d001      	beq.n	800b9dc <check_fs+0x48>
 800b9d8:	2303      	movs	r3, #3
 800b9da:	e029      	b.n	800ba30 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800b9e2:	2be9      	cmp	r3, #233	; 0xe9
 800b9e4:	d009      	beq.n	800b9fa <check_fs+0x66>
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800b9ec:	2beb      	cmp	r3, #235	; 0xeb
 800b9ee:	d11e      	bne.n	800ba2e <check_fs+0x9a>
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800b9f6:	2b90      	cmp	r3, #144	; 0x90
 800b9f8:	d119      	bne.n	800ba2e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	3334      	adds	r3, #52	; 0x34
 800b9fe:	3336      	adds	r3, #54	; 0x36
 800ba00:	4618      	mov	r0, r3
 800ba02:	f7fe fcdf 	bl	800a3c4 <ld_dword>
 800ba06:	4603      	mov	r3, r0
 800ba08:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800ba0c:	4a0a      	ldr	r2, [pc, #40]	; (800ba38 <check_fs+0xa4>)
 800ba0e:	4293      	cmp	r3, r2
 800ba10:	d101      	bne.n	800ba16 <check_fs+0x82>
 800ba12:	2300      	movs	r3, #0
 800ba14:	e00c      	b.n	800ba30 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	3334      	adds	r3, #52	; 0x34
 800ba1a:	3352      	adds	r3, #82	; 0x52
 800ba1c:	4618      	mov	r0, r3
 800ba1e:	f7fe fcd1 	bl	800a3c4 <ld_dword>
 800ba22:	4602      	mov	r2, r0
 800ba24:	4b05      	ldr	r3, [pc, #20]	; (800ba3c <check_fs+0xa8>)
 800ba26:	429a      	cmp	r2, r3
 800ba28:	d101      	bne.n	800ba2e <check_fs+0x9a>
 800ba2a:	2300      	movs	r3, #0
 800ba2c:	e000      	b.n	800ba30 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800ba2e:	2302      	movs	r3, #2
}
 800ba30:	4618      	mov	r0, r3
 800ba32:	3708      	adds	r7, #8
 800ba34:	46bd      	mov	sp, r7
 800ba36:	bd80      	pop	{r7, pc}
 800ba38:	00544146 	.word	0x00544146
 800ba3c:	33544146 	.word	0x33544146

0800ba40 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800ba40:	b580      	push	{r7, lr}
 800ba42:	b096      	sub	sp, #88	; 0x58
 800ba44:	af00      	add	r7, sp, #0
 800ba46:	60f8      	str	r0, [r7, #12]
 800ba48:	60b9      	str	r1, [r7, #8]
 800ba4a:	4613      	mov	r3, r2
 800ba4c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800ba4e:	68bb      	ldr	r3, [r7, #8]
 800ba50:	2200      	movs	r2, #0
 800ba52:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800ba54:	68f8      	ldr	r0, [r7, #12]
 800ba56:	f7ff ff59 	bl	800b90c <get_ldnumber>
 800ba5a:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800ba5c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	da01      	bge.n	800ba66 <find_volume+0x26>
 800ba62:	230b      	movs	r3, #11
 800ba64:	e265      	b.n	800bf32 <find_volume+0x4f2>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800ba66:	4ab0      	ldr	r2, [pc, #704]	; (800bd28 <find_volume+0x2e8>)
 800ba68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ba6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ba6e:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800ba70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba72:	2b00      	cmp	r3, #0
 800ba74:	d101      	bne.n	800ba7a <find_volume+0x3a>
 800ba76:	230c      	movs	r3, #12
 800ba78:	e25b      	b.n	800bf32 <find_volume+0x4f2>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800ba7a:	68bb      	ldr	r3, [r7, #8]
 800ba7c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ba7e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800ba80:	79fb      	ldrb	r3, [r7, #7]
 800ba82:	f023 0301 	bic.w	r3, r3, #1
 800ba86:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800ba88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba8a:	781b      	ldrb	r3, [r3, #0]
 800ba8c:	2b00      	cmp	r3, #0
 800ba8e:	d01a      	beq.n	800bac6 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800ba90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ba92:	785b      	ldrb	r3, [r3, #1]
 800ba94:	4618      	mov	r0, r3
 800ba96:	f7fe fbdf 	bl	800a258 <disk_status>
 800ba9a:	4603      	mov	r3, r0
 800ba9c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800baa0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800baa4:	f003 0301 	and.w	r3, r3, #1
 800baa8:	2b00      	cmp	r3, #0
 800baaa:	d10c      	bne.n	800bac6 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800baac:	79fb      	ldrb	r3, [r7, #7]
 800baae:	2b00      	cmp	r3, #0
 800bab0:	d007      	beq.n	800bac2 <find_volume+0x82>
 800bab2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800bab6:	f003 0304 	and.w	r3, r3, #4
 800baba:	2b00      	cmp	r3, #0
 800babc:	d001      	beq.n	800bac2 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800babe:	230a      	movs	r3, #10
 800bac0:	e237      	b.n	800bf32 <find_volume+0x4f2>
			}
			return FR_OK;				/* The file system object is valid */
 800bac2:	2300      	movs	r3, #0
 800bac4:	e235      	b.n	800bf32 <find_volume+0x4f2>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800bac6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bac8:	2200      	movs	r2, #0
 800baca:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800bacc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bace:	b2da      	uxtb	r2, r3
 800bad0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bad2:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800bad4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bad6:	785b      	ldrb	r3, [r3, #1]
 800bad8:	4618      	mov	r0, r3
 800bada:	f7fe fbd7 	bl	800a28c <disk_initialize>
 800bade:	4603      	mov	r3, r0
 800bae0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800bae4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800bae8:	f003 0301 	and.w	r3, r3, #1
 800baec:	2b00      	cmp	r3, #0
 800baee:	d001      	beq.n	800baf4 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800baf0:	2303      	movs	r3, #3
 800baf2:	e21e      	b.n	800bf32 <find_volume+0x4f2>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800baf4:	79fb      	ldrb	r3, [r7, #7]
 800baf6:	2b00      	cmp	r3, #0
 800baf8:	d007      	beq.n	800bb0a <find_volume+0xca>
 800bafa:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800bafe:	f003 0304 	and.w	r3, r3, #4
 800bb02:	2b00      	cmp	r3, #0
 800bb04:	d001      	beq.n	800bb0a <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800bb06:	230a      	movs	r3, #10
 800bb08:	e213      	b.n	800bf32 <find_volume+0x4f2>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800bb0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb0c:	7858      	ldrb	r0, [r3, #1]
 800bb0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb10:	330c      	adds	r3, #12
 800bb12:	461a      	mov	r2, r3
 800bb14:	2102      	movs	r1, #2
 800bb16:	f7fe fc1f 	bl	800a358 <disk_ioctl>
 800bb1a:	4603      	mov	r3, r0
 800bb1c:	2b00      	cmp	r3, #0
 800bb1e:	d001      	beq.n	800bb24 <find_volume+0xe4>
 800bb20:	2301      	movs	r3, #1
 800bb22:	e206      	b.n	800bf32 <find_volume+0x4f2>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 800bb24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb26:	899b      	ldrh	r3, [r3, #12]
 800bb28:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bb2c:	d80d      	bhi.n	800bb4a <find_volume+0x10a>
 800bb2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb30:	899b      	ldrh	r3, [r3, #12]
 800bb32:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bb36:	d308      	bcc.n	800bb4a <find_volume+0x10a>
 800bb38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb3a:	899b      	ldrh	r3, [r3, #12]
 800bb3c:	461a      	mov	r2, r3
 800bb3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb40:	899b      	ldrh	r3, [r3, #12]
 800bb42:	3b01      	subs	r3, #1
 800bb44:	4013      	ands	r3, r2
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	d001      	beq.n	800bb4e <find_volume+0x10e>
 800bb4a:	2301      	movs	r3, #1
 800bb4c:	e1f1      	b.n	800bf32 <find_volume+0x4f2>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800bb4e:	2300      	movs	r3, #0
 800bb50:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800bb52:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800bb54:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800bb56:	f7ff ff1d 	bl	800b994 <check_fs>
 800bb5a:	4603      	mov	r3, r0
 800bb5c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800bb60:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800bb64:	2b02      	cmp	r3, #2
 800bb66:	d14b      	bne.n	800bc00 <find_volume+0x1c0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800bb68:	2300      	movs	r3, #0
 800bb6a:	643b      	str	r3, [r7, #64]	; 0x40
 800bb6c:	e01f      	b.n	800bbae <find_volume+0x16e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800bb6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bb70:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800bb74:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bb76:	011b      	lsls	r3, r3, #4
 800bb78:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800bb7c:	4413      	add	r3, r2
 800bb7e:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800bb80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb82:	3304      	adds	r3, #4
 800bb84:	781b      	ldrb	r3, [r3, #0]
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	d006      	beq.n	800bb98 <find_volume+0x158>
 800bb8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bb8c:	3308      	adds	r3, #8
 800bb8e:	4618      	mov	r0, r3
 800bb90:	f7fe fc18 	bl	800a3c4 <ld_dword>
 800bb94:	4602      	mov	r2, r0
 800bb96:	e000      	b.n	800bb9a <find_volume+0x15a>
 800bb98:	2200      	movs	r2, #0
 800bb9a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bb9c:	009b      	lsls	r3, r3, #2
 800bb9e:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800bba2:	440b      	add	r3, r1
 800bba4:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800bba8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bbaa:	3301      	adds	r3, #1
 800bbac:	643b      	str	r3, [r7, #64]	; 0x40
 800bbae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bbb0:	2b03      	cmp	r3, #3
 800bbb2:	d9dc      	bls.n	800bb6e <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800bbb4:	2300      	movs	r3, #0
 800bbb6:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800bbb8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bbba:	2b00      	cmp	r3, #0
 800bbbc:	d002      	beq.n	800bbc4 <find_volume+0x184>
 800bbbe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bbc0:	3b01      	subs	r3, #1
 800bbc2:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800bbc4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bbc6:	009b      	lsls	r3, r3, #2
 800bbc8:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800bbcc:	4413      	add	r3, r2
 800bbce:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800bbd2:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800bbd4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	d005      	beq.n	800bbe6 <find_volume+0x1a6>
 800bbda:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800bbdc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800bbde:	f7ff fed9 	bl	800b994 <check_fs>
 800bbe2:	4603      	mov	r3, r0
 800bbe4:	e000      	b.n	800bbe8 <find_volume+0x1a8>
 800bbe6:	2303      	movs	r3, #3
 800bbe8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800bbec:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800bbf0:	2b01      	cmp	r3, #1
 800bbf2:	d905      	bls.n	800bc00 <find_volume+0x1c0>
 800bbf4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bbf6:	3301      	adds	r3, #1
 800bbf8:	643b      	str	r3, [r7, #64]	; 0x40
 800bbfa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bbfc:	2b03      	cmp	r3, #3
 800bbfe:	d9e1      	bls.n	800bbc4 <find_volume+0x184>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800bc00:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800bc04:	2b04      	cmp	r3, #4
 800bc06:	d101      	bne.n	800bc0c <find_volume+0x1cc>
 800bc08:	2301      	movs	r3, #1
 800bc0a:	e192      	b.n	800bf32 <find_volume+0x4f2>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800bc0c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800bc10:	2b01      	cmp	r3, #1
 800bc12:	d901      	bls.n	800bc18 <find_volume+0x1d8>
 800bc14:	230d      	movs	r3, #13
 800bc16:	e18c      	b.n	800bf32 <find_volume+0x4f2>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800bc18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc1a:	3334      	adds	r3, #52	; 0x34
 800bc1c:	330b      	adds	r3, #11
 800bc1e:	4618      	mov	r0, r3
 800bc20:	f7fe fbb8 	bl	800a394 <ld_word>
 800bc24:	4603      	mov	r3, r0
 800bc26:	461a      	mov	r2, r3
 800bc28:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc2a:	899b      	ldrh	r3, [r3, #12]
 800bc2c:	429a      	cmp	r2, r3
 800bc2e:	d001      	beq.n	800bc34 <find_volume+0x1f4>
 800bc30:	230d      	movs	r3, #13
 800bc32:	e17e      	b.n	800bf32 <find_volume+0x4f2>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800bc34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc36:	3334      	adds	r3, #52	; 0x34
 800bc38:	3316      	adds	r3, #22
 800bc3a:	4618      	mov	r0, r3
 800bc3c:	f7fe fbaa 	bl	800a394 <ld_word>
 800bc40:	4603      	mov	r3, r0
 800bc42:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800bc44:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bc46:	2b00      	cmp	r3, #0
 800bc48:	d106      	bne.n	800bc58 <find_volume+0x218>
 800bc4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc4c:	3334      	adds	r3, #52	; 0x34
 800bc4e:	3324      	adds	r3, #36	; 0x24
 800bc50:	4618      	mov	r0, r3
 800bc52:	f7fe fbb7 	bl	800a3c4 <ld_dword>
 800bc56:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800bc58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc5a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800bc5c:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800bc5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc60:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800bc64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc66:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800bc68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc6a:	789b      	ldrb	r3, [r3, #2]
 800bc6c:	2b01      	cmp	r3, #1
 800bc6e:	d005      	beq.n	800bc7c <find_volume+0x23c>
 800bc70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc72:	789b      	ldrb	r3, [r3, #2]
 800bc74:	2b02      	cmp	r3, #2
 800bc76:	d001      	beq.n	800bc7c <find_volume+0x23c>
 800bc78:	230d      	movs	r3, #13
 800bc7a:	e15a      	b.n	800bf32 <find_volume+0x4f2>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800bc7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc7e:	789b      	ldrb	r3, [r3, #2]
 800bc80:	461a      	mov	r2, r3
 800bc82:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bc84:	fb02 f303 	mul.w	r3, r2, r3
 800bc88:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800bc8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc8c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800bc90:	b29a      	uxth	r2, r3
 800bc92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc94:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800bc96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bc98:	895b      	ldrh	r3, [r3, #10]
 800bc9a:	2b00      	cmp	r3, #0
 800bc9c:	d008      	beq.n	800bcb0 <find_volume+0x270>
 800bc9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bca0:	895b      	ldrh	r3, [r3, #10]
 800bca2:	461a      	mov	r2, r3
 800bca4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bca6:	895b      	ldrh	r3, [r3, #10]
 800bca8:	3b01      	subs	r3, #1
 800bcaa:	4013      	ands	r3, r2
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	d001      	beq.n	800bcb4 <find_volume+0x274>
 800bcb0:	230d      	movs	r3, #13
 800bcb2:	e13e      	b.n	800bf32 <find_volume+0x4f2>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800bcb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bcb6:	3334      	adds	r3, #52	; 0x34
 800bcb8:	3311      	adds	r3, #17
 800bcba:	4618      	mov	r0, r3
 800bcbc:	f7fe fb6a 	bl	800a394 <ld_word>
 800bcc0:	4603      	mov	r3, r0
 800bcc2:	461a      	mov	r2, r3
 800bcc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bcc6:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800bcc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bcca:	891b      	ldrh	r3, [r3, #8]
 800bccc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800bcce:	8992      	ldrh	r2, [r2, #12]
 800bcd0:	0952      	lsrs	r2, r2, #5
 800bcd2:	b292      	uxth	r2, r2
 800bcd4:	fbb3 f1f2 	udiv	r1, r3, r2
 800bcd8:	fb02 f201 	mul.w	r2, r2, r1
 800bcdc:	1a9b      	subs	r3, r3, r2
 800bcde:	b29b      	uxth	r3, r3
 800bce0:	2b00      	cmp	r3, #0
 800bce2:	d001      	beq.n	800bce8 <find_volume+0x2a8>
 800bce4:	230d      	movs	r3, #13
 800bce6:	e124      	b.n	800bf32 <find_volume+0x4f2>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800bce8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bcea:	3334      	adds	r3, #52	; 0x34
 800bcec:	3313      	adds	r3, #19
 800bcee:	4618      	mov	r0, r3
 800bcf0:	f7fe fb50 	bl	800a394 <ld_word>
 800bcf4:	4603      	mov	r3, r0
 800bcf6:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800bcf8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bcfa:	2b00      	cmp	r3, #0
 800bcfc:	d106      	bne.n	800bd0c <find_volume+0x2cc>
 800bcfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bd00:	3334      	adds	r3, #52	; 0x34
 800bd02:	3320      	adds	r3, #32
 800bd04:	4618      	mov	r0, r3
 800bd06:	f7fe fb5d 	bl	800a3c4 <ld_dword>
 800bd0a:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800bd0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bd0e:	3334      	adds	r3, #52	; 0x34
 800bd10:	330e      	adds	r3, #14
 800bd12:	4618      	mov	r0, r3
 800bd14:	f7fe fb3e 	bl	800a394 <ld_word>
 800bd18:	4603      	mov	r3, r0
 800bd1a:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800bd1c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800bd1e:	2b00      	cmp	r3, #0
 800bd20:	d104      	bne.n	800bd2c <find_volume+0x2ec>
 800bd22:	230d      	movs	r3, #13
 800bd24:	e105      	b.n	800bf32 <find_volume+0x4f2>
 800bd26:	bf00      	nop
 800bd28:	20000378 	.word	0x20000378

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800bd2c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800bd2e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bd30:	4413      	add	r3, r2
 800bd32:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800bd34:	8911      	ldrh	r1, [r2, #8]
 800bd36:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800bd38:	8992      	ldrh	r2, [r2, #12]
 800bd3a:	0952      	lsrs	r2, r2, #5
 800bd3c:	b292      	uxth	r2, r2
 800bd3e:	fbb1 f2f2 	udiv	r2, r1, r2
 800bd42:	b292      	uxth	r2, r2
 800bd44:	4413      	add	r3, r2
 800bd46:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800bd48:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800bd4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd4c:	429a      	cmp	r2, r3
 800bd4e:	d201      	bcs.n	800bd54 <find_volume+0x314>
 800bd50:	230d      	movs	r3, #13
 800bd52:	e0ee      	b.n	800bf32 <find_volume+0x4f2>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800bd54:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800bd56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd58:	1ad3      	subs	r3, r2, r3
 800bd5a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800bd5c:	8952      	ldrh	r2, [r2, #10]
 800bd5e:	fbb3 f3f2 	udiv	r3, r3, r2
 800bd62:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800bd64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	d101      	bne.n	800bd6e <find_volume+0x32e>
 800bd6a:	230d      	movs	r3, #13
 800bd6c:	e0e1      	b.n	800bf32 <find_volume+0x4f2>
		fmt = FS_FAT32;
 800bd6e:	2303      	movs	r3, #3
 800bd70:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800bd74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd76:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800bd7a:	4293      	cmp	r3, r2
 800bd7c:	d802      	bhi.n	800bd84 <find_volume+0x344>
 800bd7e:	2302      	movs	r3, #2
 800bd80:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800bd84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd86:	f640 72f5 	movw	r2, #4085	; 0xff5
 800bd8a:	4293      	cmp	r3, r2
 800bd8c:	d802      	bhi.n	800bd94 <find_volume+0x354>
 800bd8e:	2301      	movs	r3, #1
 800bd90:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800bd94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bd96:	1c9a      	adds	r2, r3, #2
 800bd98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bd9a:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800bd9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bd9e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800bda0:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800bda2:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800bda4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800bda6:	441a      	add	r2, r3
 800bda8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bdaa:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800bdac:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800bdae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdb0:	441a      	add	r2, r3
 800bdb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bdb4:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 800bdb6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800bdba:	2b03      	cmp	r3, #3
 800bdbc:	d11e      	bne.n	800bdfc <find_volume+0x3bc>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800bdbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bdc0:	3334      	adds	r3, #52	; 0x34
 800bdc2:	332a      	adds	r3, #42	; 0x2a
 800bdc4:	4618      	mov	r0, r3
 800bdc6:	f7fe fae5 	bl	800a394 <ld_word>
 800bdca:	4603      	mov	r3, r0
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	d001      	beq.n	800bdd4 <find_volume+0x394>
 800bdd0:	230d      	movs	r3, #13
 800bdd2:	e0ae      	b.n	800bf32 <find_volume+0x4f2>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800bdd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bdd6:	891b      	ldrh	r3, [r3, #8]
 800bdd8:	2b00      	cmp	r3, #0
 800bdda:	d001      	beq.n	800bde0 <find_volume+0x3a0>
 800bddc:	230d      	movs	r3, #13
 800bdde:	e0a8      	b.n	800bf32 <find_volume+0x4f2>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800bde0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bde2:	3334      	adds	r3, #52	; 0x34
 800bde4:	332c      	adds	r3, #44	; 0x2c
 800bde6:	4618      	mov	r0, r3
 800bde8:	f7fe faec 	bl	800a3c4 <ld_dword>
 800bdec:	4602      	mov	r2, r0
 800bdee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bdf0:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800bdf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bdf4:	699b      	ldr	r3, [r3, #24]
 800bdf6:	009b      	lsls	r3, r3, #2
 800bdf8:	647b      	str	r3, [r7, #68]	; 0x44
 800bdfa:	e01f      	b.n	800be3c <find_volume+0x3fc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800bdfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bdfe:	891b      	ldrh	r3, [r3, #8]
 800be00:	2b00      	cmp	r3, #0
 800be02:	d101      	bne.n	800be08 <find_volume+0x3c8>
 800be04:	230d      	movs	r3, #13
 800be06:	e094      	b.n	800bf32 <find_volume+0x4f2>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800be08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be0a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800be0c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800be0e:	441a      	add	r2, r3
 800be10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be12:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800be14:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800be18:	2b02      	cmp	r3, #2
 800be1a:	d103      	bne.n	800be24 <find_volume+0x3e4>
 800be1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be1e:	699b      	ldr	r3, [r3, #24]
 800be20:	005b      	lsls	r3, r3, #1
 800be22:	e00a      	b.n	800be3a <find_volume+0x3fa>
 800be24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be26:	699a      	ldr	r2, [r3, #24]
 800be28:	4613      	mov	r3, r2
 800be2a:	005b      	lsls	r3, r3, #1
 800be2c:	4413      	add	r3, r2
 800be2e:	085a      	lsrs	r2, r3, #1
 800be30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be32:	699b      	ldr	r3, [r3, #24]
 800be34:	f003 0301 	and.w	r3, r3, #1
 800be38:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800be3a:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800be3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be3e:	69da      	ldr	r2, [r3, #28]
 800be40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be42:	899b      	ldrh	r3, [r3, #12]
 800be44:	4619      	mov	r1, r3
 800be46:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800be48:	440b      	add	r3, r1
 800be4a:	3b01      	subs	r3, #1
 800be4c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800be4e:	8989      	ldrh	r1, [r1, #12]
 800be50:	fbb3 f3f1 	udiv	r3, r3, r1
 800be54:	429a      	cmp	r2, r3
 800be56:	d201      	bcs.n	800be5c <find_volume+0x41c>
 800be58:	230d      	movs	r3, #13
 800be5a:	e06a      	b.n	800bf32 <find_volume+0x4f2>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800be5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be5e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800be62:	615a      	str	r2, [r3, #20]
 800be64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be66:	695a      	ldr	r2, [r3, #20]
 800be68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be6a:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800be6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be6e:	2280      	movs	r2, #128	; 0x80
 800be70:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800be72:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800be76:	2b03      	cmp	r3, #3
 800be78:	d149      	bne.n	800bf0e <find_volume+0x4ce>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800be7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be7c:	3334      	adds	r3, #52	; 0x34
 800be7e:	3330      	adds	r3, #48	; 0x30
 800be80:	4618      	mov	r0, r3
 800be82:	f7fe fa87 	bl	800a394 <ld_word>
 800be86:	4603      	mov	r3, r0
 800be88:	2b01      	cmp	r3, #1
 800be8a:	d140      	bne.n	800bf0e <find_volume+0x4ce>
			&& move_window(fs, bsect + 1) == FR_OK)
 800be8c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800be8e:	3301      	adds	r3, #1
 800be90:	4619      	mov	r1, r3
 800be92:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800be94:	f7fe fd2e 	bl	800a8f4 <move_window>
 800be98:	4603      	mov	r3, r0
 800be9a:	2b00      	cmp	r3, #0
 800be9c:	d137      	bne.n	800bf0e <find_volume+0x4ce>
		{
			fs->fsi_flag = 0;
 800be9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bea0:	2200      	movs	r2, #0
 800bea2:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800bea4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bea6:	3334      	adds	r3, #52	; 0x34
 800bea8:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800beac:	4618      	mov	r0, r3
 800beae:	f7fe fa71 	bl	800a394 <ld_word>
 800beb2:	4603      	mov	r3, r0
 800beb4:	461a      	mov	r2, r3
 800beb6:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800beba:	429a      	cmp	r2, r3
 800bebc:	d127      	bne.n	800bf0e <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800bebe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bec0:	3334      	adds	r3, #52	; 0x34
 800bec2:	4618      	mov	r0, r3
 800bec4:	f7fe fa7e 	bl	800a3c4 <ld_dword>
 800bec8:	4602      	mov	r2, r0
 800beca:	4b1c      	ldr	r3, [pc, #112]	; (800bf3c <find_volume+0x4fc>)
 800becc:	429a      	cmp	r2, r3
 800bece:	d11e      	bne.n	800bf0e <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800bed0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bed2:	3334      	adds	r3, #52	; 0x34
 800bed4:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800bed8:	4618      	mov	r0, r3
 800beda:	f7fe fa73 	bl	800a3c4 <ld_dword>
 800bede:	4602      	mov	r2, r0
 800bee0:	4b17      	ldr	r3, [pc, #92]	; (800bf40 <find_volume+0x500>)
 800bee2:	429a      	cmp	r2, r3
 800bee4:	d113      	bne.n	800bf0e <find_volume+0x4ce>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800bee6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bee8:	3334      	adds	r3, #52	; 0x34
 800beea:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800beee:	4618      	mov	r0, r3
 800bef0:	f7fe fa68 	bl	800a3c4 <ld_dword>
 800bef4:	4602      	mov	r2, r0
 800bef6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bef8:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800befa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800befc:	3334      	adds	r3, #52	; 0x34
 800befe:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800bf02:	4618      	mov	r0, r3
 800bf04:	f7fe fa5e 	bl	800a3c4 <ld_dword>
 800bf08:	4602      	mov	r2, r0
 800bf0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf0c:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800bf0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf10:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800bf14:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800bf16:	4b0b      	ldr	r3, [pc, #44]	; (800bf44 <find_volume+0x504>)
 800bf18:	881b      	ldrh	r3, [r3, #0]
 800bf1a:	3301      	adds	r3, #1
 800bf1c:	b29a      	uxth	r2, r3
 800bf1e:	4b09      	ldr	r3, [pc, #36]	; (800bf44 <find_volume+0x504>)
 800bf20:	801a      	strh	r2, [r3, #0]
 800bf22:	4b08      	ldr	r3, [pc, #32]	; (800bf44 <find_volume+0x504>)
 800bf24:	881a      	ldrh	r2, [r3, #0]
 800bf26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf28:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800bf2a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800bf2c:	f7fe fc7a 	bl	800a824 <clear_lock>
#endif
	return FR_OK;
 800bf30:	2300      	movs	r3, #0
}
 800bf32:	4618      	mov	r0, r3
 800bf34:	3758      	adds	r7, #88	; 0x58
 800bf36:	46bd      	mov	sp, r7
 800bf38:	bd80      	pop	{r7, pc}
 800bf3a:	bf00      	nop
 800bf3c:	41615252 	.word	0x41615252
 800bf40:	61417272 	.word	0x61417272
 800bf44:	2000037c 	.word	0x2000037c

0800bf48 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800bf48:	b580      	push	{r7, lr}
 800bf4a:	b084      	sub	sp, #16
 800bf4c:	af00      	add	r7, sp, #0
 800bf4e:	6078      	str	r0, [r7, #4]
 800bf50:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800bf52:	2309      	movs	r3, #9
 800bf54:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	2b00      	cmp	r3, #0
 800bf5a:	d01c      	beq.n	800bf96 <validate+0x4e>
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	681b      	ldr	r3, [r3, #0]
 800bf60:	2b00      	cmp	r3, #0
 800bf62:	d018      	beq.n	800bf96 <validate+0x4e>
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	681b      	ldr	r3, [r3, #0]
 800bf68:	781b      	ldrb	r3, [r3, #0]
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	d013      	beq.n	800bf96 <validate+0x4e>
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	889a      	ldrh	r2, [r3, #4]
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	88db      	ldrh	r3, [r3, #6]
 800bf78:	429a      	cmp	r2, r3
 800bf7a:	d10c      	bne.n	800bf96 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	681b      	ldr	r3, [r3, #0]
 800bf80:	785b      	ldrb	r3, [r3, #1]
 800bf82:	4618      	mov	r0, r3
 800bf84:	f7fe f968 	bl	800a258 <disk_status>
 800bf88:	4603      	mov	r3, r0
 800bf8a:	f003 0301 	and.w	r3, r3, #1
 800bf8e:	2b00      	cmp	r3, #0
 800bf90:	d101      	bne.n	800bf96 <validate+0x4e>
			res = FR_OK;
 800bf92:	2300      	movs	r3, #0
 800bf94:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800bf96:	7bfb      	ldrb	r3, [r7, #15]
 800bf98:	2b00      	cmp	r3, #0
 800bf9a:	d102      	bne.n	800bfa2 <validate+0x5a>
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	681b      	ldr	r3, [r3, #0]
 800bfa0:	e000      	b.n	800bfa4 <validate+0x5c>
 800bfa2:	2300      	movs	r3, #0
 800bfa4:	683a      	ldr	r2, [r7, #0]
 800bfa6:	6013      	str	r3, [r2, #0]
	return res;
 800bfa8:	7bfb      	ldrb	r3, [r7, #15]
}
 800bfaa:	4618      	mov	r0, r3
 800bfac:	3710      	adds	r7, #16
 800bfae:	46bd      	mov	sp, r7
 800bfb0:	bd80      	pop	{r7, pc}
	...

0800bfb4 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800bfb4:	b580      	push	{r7, lr}
 800bfb6:	b088      	sub	sp, #32
 800bfb8:	af00      	add	r7, sp, #0
 800bfba:	60f8      	str	r0, [r7, #12]
 800bfbc:	60b9      	str	r1, [r7, #8]
 800bfbe:	4613      	mov	r3, r2
 800bfc0:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800bfc2:	68bb      	ldr	r3, [r7, #8]
 800bfc4:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800bfc6:	f107 0310 	add.w	r3, r7, #16
 800bfca:	4618      	mov	r0, r3
 800bfcc:	f7ff fc9e 	bl	800b90c <get_ldnumber>
 800bfd0:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800bfd2:	69fb      	ldr	r3, [r7, #28]
 800bfd4:	2b00      	cmp	r3, #0
 800bfd6:	da01      	bge.n	800bfdc <f_mount+0x28>
 800bfd8:	230b      	movs	r3, #11
 800bfda:	e02b      	b.n	800c034 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800bfdc:	4a17      	ldr	r2, [pc, #92]	; (800c03c <f_mount+0x88>)
 800bfde:	69fb      	ldr	r3, [r7, #28]
 800bfe0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bfe4:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800bfe6:	69bb      	ldr	r3, [r7, #24]
 800bfe8:	2b00      	cmp	r3, #0
 800bfea:	d005      	beq.n	800bff8 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800bfec:	69b8      	ldr	r0, [r7, #24]
 800bfee:	f7fe fc19 	bl	800a824 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800bff2:	69bb      	ldr	r3, [r7, #24]
 800bff4:	2200      	movs	r2, #0
 800bff6:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800bff8:	68fb      	ldr	r3, [r7, #12]
 800bffa:	2b00      	cmp	r3, #0
 800bffc:	d002      	beq.n	800c004 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800bffe:	68fb      	ldr	r3, [r7, #12]
 800c000:	2200      	movs	r2, #0
 800c002:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800c004:	68fa      	ldr	r2, [r7, #12]
 800c006:	490d      	ldr	r1, [pc, #52]	; (800c03c <f_mount+0x88>)
 800c008:	69fb      	ldr	r3, [r7, #28]
 800c00a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800c00e:	68fb      	ldr	r3, [r7, #12]
 800c010:	2b00      	cmp	r3, #0
 800c012:	d002      	beq.n	800c01a <f_mount+0x66>
 800c014:	79fb      	ldrb	r3, [r7, #7]
 800c016:	2b01      	cmp	r3, #1
 800c018:	d001      	beq.n	800c01e <f_mount+0x6a>
 800c01a:	2300      	movs	r3, #0
 800c01c:	e00a      	b.n	800c034 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800c01e:	f107 010c 	add.w	r1, r7, #12
 800c022:	f107 0308 	add.w	r3, r7, #8
 800c026:	2200      	movs	r2, #0
 800c028:	4618      	mov	r0, r3
 800c02a:	f7ff fd09 	bl	800ba40 <find_volume>
 800c02e:	4603      	mov	r3, r0
 800c030:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800c032:	7dfb      	ldrb	r3, [r7, #23]
}
 800c034:	4618      	mov	r0, r3
 800c036:	3720      	adds	r7, #32
 800c038:	46bd      	mov	sp, r7
 800c03a:	bd80      	pop	{r7, pc}
 800c03c:	20000378 	.word	0x20000378

0800c040 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800c040:	b580      	push	{r7, lr}
 800c042:	b098      	sub	sp, #96	; 0x60
 800c044:	af00      	add	r7, sp, #0
 800c046:	60f8      	str	r0, [r7, #12]
 800c048:	60b9      	str	r1, [r7, #8]
 800c04a:	4613      	mov	r3, r2
 800c04c:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800c04e:	68fb      	ldr	r3, [r7, #12]
 800c050:	2b00      	cmp	r3, #0
 800c052:	d101      	bne.n	800c058 <f_open+0x18>
 800c054:	2309      	movs	r3, #9
 800c056:	e1bb      	b.n	800c3d0 <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800c058:	79fb      	ldrb	r3, [r7, #7]
 800c05a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c05e:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800c060:	79fa      	ldrb	r2, [r7, #7]
 800c062:	f107 0110 	add.w	r1, r7, #16
 800c066:	f107 0308 	add.w	r3, r7, #8
 800c06a:	4618      	mov	r0, r3
 800c06c:	f7ff fce8 	bl	800ba40 <find_volume>
 800c070:	4603      	mov	r3, r0
 800c072:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 800c076:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c07a:	2b00      	cmp	r3, #0
 800c07c:	f040 819f 	bne.w	800c3be <f_open+0x37e>
		dj.obj.fs = fs;
 800c080:	693b      	ldr	r3, [r7, #16]
 800c082:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800c084:	68ba      	ldr	r2, [r7, #8]
 800c086:	f107 0314 	add.w	r3, r7, #20
 800c08a:	4611      	mov	r1, r2
 800c08c:	4618      	mov	r0, r3
 800c08e:	f7ff fbc7 	bl	800b820 <follow_path>
 800c092:	4603      	mov	r3, r0
 800c094:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800c098:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	d11a      	bne.n	800c0d6 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800c0a0:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800c0a4:	b25b      	sxtb	r3, r3
 800c0a6:	2b00      	cmp	r3, #0
 800c0a8:	da03      	bge.n	800c0b2 <f_open+0x72>
				res = FR_INVALID_NAME;
 800c0aa:	2306      	movs	r3, #6
 800c0ac:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800c0b0:	e011      	b.n	800c0d6 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800c0b2:	79fb      	ldrb	r3, [r7, #7]
 800c0b4:	f023 0301 	bic.w	r3, r3, #1
 800c0b8:	2b00      	cmp	r3, #0
 800c0ba:	bf14      	ite	ne
 800c0bc:	2301      	movne	r3, #1
 800c0be:	2300      	moveq	r3, #0
 800c0c0:	b2db      	uxtb	r3, r3
 800c0c2:	461a      	mov	r2, r3
 800c0c4:	f107 0314 	add.w	r3, r7, #20
 800c0c8:	4611      	mov	r1, r2
 800c0ca:	4618      	mov	r0, r3
 800c0cc:	f7fe fa62 	bl	800a594 <chk_lock>
 800c0d0:	4603      	mov	r3, r0
 800c0d2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800c0d6:	79fb      	ldrb	r3, [r7, #7]
 800c0d8:	f003 031c 	and.w	r3, r3, #28
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	d07f      	beq.n	800c1e0 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800c0e0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c0e4:	2b00      	cmp	r3, #0
 800c0e6:	d017      	beq.n	800c118 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800c0e8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c0ec:	2b04      	cmp	r3, #4
 800c0ee:	d10e      	bne.n	800c10e <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800c0f0:	f7fe faac 	bl	800a64c <enq_lock>
 800c0f4:	4603      	mov	r3, r0
 800c0f6:	2b00      	cmp	r3, #0
 800c0f8:	d006      	beq.n	800c108 <f_open+0xc8>
 800c0fa:	f107 0314 	add.w	r3, r7, #20
 800c0fe:	4618      	mov	r0, r3
 800c100:	f7ff fa68 	bl	800b5d4 <dir_register>
 800c104:	4603      	mov	r3, r0
 800c106:	e000      	b.n	800c10a <f_open+0xca>
 800c108:	2312      	movs	r3, #18
 800c10a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800c10e:	79fb      	ldrb	r3, [r7, #7]
 800c110:	f043 0308 	orr.w	r3, r3, #8
 800c114:	71fb      	strb	r3, [r7, #7]
 800c116:	e010      	b.n	800c13a <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800c118:	7ebb      	ldrb	r3, [r7, #26]
 800c11a:	f003 0311 	and.w	r3, r3, #17
 800c11e:	2b00      	cmp	r3, #0
 800c120:	d003      	beq.n	800c12a <f_open+0xea>
					res = FR_DENIED;
 800c122:	2307      	movs	r3, #7
 800c124:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800c128:	e007      	b.n	800c13a <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800c12a:	79fb      	ldrb	r3, [r7, #7]
 800c12c:	f003 0304 	and.w	r3, r3, #4
 800c130:	2b00      	cmp	r3, #0
 800c132:	d002      	beq.n	800c13a <f_open+0xfa>
 800c134:	2308      	movs	r3, #8
 800c136:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800c13a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c13e:	2b00      	cmp	r3, #0
 800c140:	d168      	bne.n	800c214 <f_open+0x1d4>
 800c142:	79fb      	ldrb	r3, [r7, #7]
 800c144:	f003 0308 	and.w	r3, r3, #8
 800c148:	2b00      	cmp	r3, #0
 800c14a:	d063      	beq.n	800c214 <f_open+0x1d4>
				dw = GET_FATTIME();
 800c14c:	f7fd fe32 	bl	8009db4 <get_fattime>
 800c150:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800c152:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c154:	330e      	adds	r3, #14
 800c156:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800c158:	4618      	mov	r0, r3
 800c15a:	f7fe f971 	bl	800a440 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800c15e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c160:	3316      	adds	r3, #22
 800c162:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800c164:	4618      	mov	r0, r3
 800c166:	f7fe f96b 	bl	800a440 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800c16a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c16c:	330b      	adds	r3, #11
 800c16e:	2220      	movs	r2, #32
 800c170:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800c172:	693b      	ldr	r3, [r7, #16]
 800c174:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c176:	4611      	mov	r1, r2
 800c178:	4618      	mov	r0, r3
 800c17a:	f7ff f93a 	bl	800b3f2 <ld_clust>
 800c17e:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800c180:	693b      	ldr	r3, [r7, #16]
 800c182:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800c184:	2200      	movs	r2, #0
 800c186:	4618      	mov	r0, r3
 800c188:	f7ff f952 	bl	800b430 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800c18c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c18e:	331c      	adds	r3, #28
 800c190:	2100      	movs	r1, #0
 800c192:	4618      	mov	r0, r3
 800c194:	f7fe f954 	bl	800a440 <st_dword>
					fs->wflag = 1;
 800c198:	693b      	ldr	r3, [r7, #16]
 800c19a:	2201      	movs	r2, #1
 800c19c:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800c19e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	d037      	beq.n	800c214 <f_open+0x1d4>
						dw = fs->winsect;
 800c1a4:	693b      	ldr	r3, [r7, #16]
 800c1a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c1a8:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800c1aa:	f107 0314 	add.w	r3, r7, #20
 800c1ae:	2200      	movs	r2, #0
 800c1b0:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800c1b2:	4618      	mov	r0, r3
 800c1b4:	f7fe fe42 	bl	800ae3c <remove_chain>
 800c1b8:	4603      	mov	r3, r0
 800c1ba:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 800c1be:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c1c2:	2b00      	cmp	r3, #0
 800c1c4:	d126      	bne.n	800c214 <f_open+0x1d4>
							res = move_window(fs, dw);
 800c1c6:	693b      	ldr	r3, [r7, #16]
 800c1c8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800c1ca:	4618      	mov	r0, r3
 800c1cc:	f7fe fb92 	bl	800a8f4 <move_window>
 800c1d0:	4603      	mov	r3, r0
 800c1d2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800c1d6:	693b      	ldr	r3, [r7, #16]
 800c1d8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800c1da:	3a01      	subs	r2, #1
 800c1dc:	611a      	str	r2, [r3, #16]
 800c1de:	e019      	b.n	800c214 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800c1e0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	d115      	bne.n	800c214 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800c1e8:	7ebb      	ldrb	r3, [r7, #26]
 800c1ea:	f003 0310 	and.w	r3, r3, #16
 800c1ee:	2b00      	cmp	r3, #0
 800c1f0:	d003      	beq.n	800c1fa <f_open+0x1ba>
					res = FR_NO_FILE;
 800c1f2:	2304      	movs	r3, #4
 800c1f4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800c1f8:	e00c      	b.n	800c214 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800c1fa:	79fb      	ldrb	r3, [r7, #7]
 800c1fc:	f003 0302 	and.w	r3, r3, #2
 800c200:	2b00      	cmp	r3, #0
 800c202:	d007      	beq.n	800c214 <f_open+0x1d4>
 800c204:	7ebb      	ldrb	r3, [r7, #26]
 800c206:	f003 0301 	and.w	r3, r3, #1
 800c20a:	2b00      	cmp	r3, #0
 800c20c:	d002      	beq.n	800c214 <f_open+0x1d4>
						res = FR_DENIED;
 800c20e:	2307      	movs	r3, #7
 800c210:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800c214:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c218:	2b00      	cmp	r3, #0
 800c21a:	d128      	bne.n	800c26e <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800c21c:	79fb      	ldrb	r3, [r7, #7]
 800c21e:	f003 0308 	and.w	r3, r3, #8
 800c222:	2b00      	cmp	r3, #0
 800c224:	d003      	beq.n	800c22e <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800c226:	79fb      	ldrb	r3, [r7, #7]
 800c228:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c22c:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800c22e:	693b      	ldr	r3, [r7, #16]
 800c230:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c232:	68fb      	ldr	r3, [r7, #12]
 800c234:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800c236:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c238:	68fb      	ldr	r3, [r7, #12]
 800c23a:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800c23c:	79fb      	ldrb	r3, [r7, #7]
 800c23e:	f023 0301 	bic.w	r3, r3, #1
 800c242:	2b00      	cmp	r3, #0
 800c244:	bf14      	ite	ne
 800c246:	2301      	movne	r3, #1
 800c248:	2300      	moveq	r3, #0
 800c24a:	b2db      	uxtb	r3, r3
 800c24c:	461a      	mov	r2, r3
 800c24e:	f107 0314 	add.w	r3, r7, #20
 800c252:	4611      	mov	r1, r2
 800c254:	4618      	mov	r0, r3
 800c256:	f7fe fa1b 	bl	800a690 <inc_lock>
 800c25a:	4602      	mov	r2, r0
 800c25c:	68fb      	ldr	r3, [r7, #12]
 800c25e:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800c260:	68fb      	ldr	r3, [r7, #12]
 800c262:	691b      	ldr	r3, [r3, #16]
 800c264:	2b00      	cmp	r3, #0
 800c266:	d102      	bne.n	800c26e <f_open+0x22e>
 800c268:	2302      	movs	r3, #2
 800c26a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800c26e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c272:	2b00      	cmp	r3, #0
 800c274:	f040 80a3 	bne.w	800c3be <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800c278:	693b      	ldr	r3, [r7, #16]
 800c27a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800c27c:	4611      	mov	r1, r2
 800c27e:	4618      	mov	r0, r3
 800c280:	f7ff f8b7 	bl	800b3f2 <ld_clust>
 800c284:	4602      	mov	r2, r0
 800c286:	68fb      	ldr	r3, [r7, #12]
 800c288:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800c28a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c28c:	331c      	adds	r3, #28
 800c28e:	4618      	mov	r0, r3
 800c290:	f7fe f898 	bl	800a3c4 <ld_dword>
 800c294:	4602      	mov	r2, r0
 800c296:	68fb      	ldr	r3, [r7, #12]
 800c298:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800c29a:	68fb      	ldr	r3, [r7, #12]
 800c29c:	2200      	movs	r2, #0
 800c29e:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800c2a0:	693a      	ldr	r2, [r7, #16]
 800c2a2:	68fb      	ldr	r3, [r7, #12]
 800c2a4:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800c2a6:	693b      	ldr	r3, [r7, #16]
 800c2a8:	88da      	ldrh	r2, [r3, #6]
 800c2aa:	68fb      	ldr	r3, [r7, #12]
 800c2ac:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800c2ae:	68fb      	ldr	r3, [r7, #12]
 800c2b0:	79fa      	ldrb	r2, [r7, #7]
 800c2b2:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800c2b4:	68fb      	ldr	r3, [r7, #12]
 800c2b6:	2200      	movs	r2, #0
 800c2b8:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800c2ba:	68fb      	ldr	r3, [r7, #12]
 800c2bc:	2200      	movs	r2, #0
 800c2be:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800c2c0:	68fb      	ldr	r3, [r7, #12]
 800c2c2:	2200      	movs	r2, #0
 800c2c4:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800c2c6:	68fb      	ldr	r3, [r7, #12]
 800c2c8:	3330      	adds	r3, #48	; 0x30
 800c2ca:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800c2ce:	2100      	movs	r1, #0
 800c2d0:	4618      	mov	r0, r3
 800c2d2:	f7fe f902 	bl	800a4da <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800c2d6:	79fb      	ldrb	r3, [r7, #7]
 800c2d8:	f003 0320 	and.w	r3, r3, #32
 800c2dc:	2b00      	cmp	r3, #0
 800c2de:	d06e      	beq.n	800c3be <f_open+0x37e>
 800c2e0:	68fb      	ldr	r3, [r7, #12]
 800c2e2:	68db      	ldr	r3, [r3, #12]
 800c2e4:	2b00      	cmp	r3, #0
 800c2e6:	d06a      	beq.n	800c3be <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800c2e8:	68fb      	ldr	r3, [r7, #12]
 800c2ea:	68da      	ldr	r2, [r3, #12]
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800c2f0:	693b      	ldr	r3, [r7, #16]
 800c2f2:	895b      	ldrh	r3, [r3, #10]
 800c2f4:	461a      	mov	r2, r3
 800c2f6:	693b      	ldr	r3, [r7, #16]
 800c2f8:	899b      	ldrh	r3, [r3, #12]
 800c2fa:	fb03 f302 	mul.w	r3, r3, r2
 800c2fe:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800c300:	68fb      	ldr	r3, [r7, #12]
 800c302:	689b      	ldr	r3, [r3, #8]
 800c304:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800c306:	68fb      	ldr	r3, [r7, #12]
 800c308:	68db      	ldr	r3, [r3, #12]
 800c30a:	657b      	str	r3, [r7, #84]	; 0x54
 800c30c:	e016      	b.n	800c33c <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 800c30e:	68fb      	ldr	r3, [r7, #12]
 800c310:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c312:	4618      	mov	r0, r3
 800c314:	f7fe fbab 	bl	800aa6e <get_fat>
 800c318:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800c31a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800c31c:	2b01      	cmp	r3, #1
 800c31e:	d802      	bhi.n	800c326 <f_open+0x2e6>
 800c320:	2302      	movs	r3, #2
 800c322:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800c326:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800c328:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c32c:	d102      	bne.n	800c334 <f_open+0x2f4>
 800c32e:	2301      	movs	r3, #1
 800c330:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800c334:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800c336:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c338:	1ad3      	subs	r3, r2, r3
 800c33a:	657b      	str	r3, [r7, #84]	; 0x54
 800c33c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c340:	2b00      	cmp	r3, #0
 800c342:	d103      	bne.n	800c34c <f_open+0x30c>
 800c344:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800c346:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c348:	429a      	cmp	r2, r3
 800c34a:	d8e0      	bhi.n	800c30e <f_open+0x2ce>
				}
				fp->clust = clst;
 800c34c:	68fb      	ldr	r3, [r7, #12]
 800c34e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800c350:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800c352:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c356:	2b00      	cmp	r3, #0
 800c358:	d131      	bne.n	800c3be <f_open+0x37e>
 800c35a:	693b      	ldr	r3, [r7, #16]
 800c35c:	899b      	ldrh	r3, [r3, #12]
 800c35e:	461a      	mov	r2, r3
 800c360:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c362:	fbb3 f1f2 	udiv	r1, r3, r2
 800c366:	fb02 f201 	mul.w	r2, r2, r1
 800c36a:	1a9b      	subs	r3, r3, r2
 800c36c:	2b00      	cmp	r3, #0
 800c36e:	d026      	beq.n	800c3be <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800c370:	693b      	ldr	r3, [r7, #16]
 800c372:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800c374:	4618      	mov	r0, r3
 800c376:	f7fe fb5b 	bl	800aa30 <clust2sect>
 800c37a:	6478      	str	r0, [r7, #68]	; 0x44
 800c37c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c37e:	2b00      	cmp	r3, #0
 800c380:	d103      	bne.n	800c38a <f_open+0x34a>
						res = FR_INT_ERR;
 800c382:	2302      	movs	r3, #2
 800c384:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800c388:	e019      	b.n	800c3be <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800c38a:	693b      	ldr	r3, [r7, #16]
 800c38c:	899b      	ldrh	r3, [r3, #12]
 800c38e:	461a      	mov	r2, r3
 800c390:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c392:	fbb3 f2f2 	udiv	r2, r3, r2
 800c396:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800c398:	441a      	add	r2, r3
 800c39a:	68fb      	ldr	r3, [r7, #12]
 800c39c:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800c39e:	693b      	ldr	r3, [r7, #16]
 800c3a0:	7858      	ldrb	r0, [r3, #1]
 800c3a2:	68fb      	ldr	r3, [r7, #12]
 800c3a4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800c3a8:	68fb      	ldr	r3, [r7, #12]
 800c3aa:	6a1a      	ldr	r2, [r3, #32]
 800c3ac:	2301      	movs	r3, #1
 800c3ae:	f7fd ff93 	bl	800a2d8 <disk_read>
 800c3b2:	4603      	mov	r3, r0
 800c3b4:	2b00      	cmp	r3, #0
 800c3b6:	d002      	beq.n	800c3be <f_open+0x37e>
 800c3b8:	2301      	movs	r3, #1
 800c3ba:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800c3be:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800c3c2:	2b00      	cmp	r3, #0
 800c3c4:	d002      	beq.n	800c3cc <f_open+0x38c>
 800c3c6:	68fb      	ldr	r3, [r7, #12]
 800c3c8:	2200      	movs	r2, #0
 800c3ca:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800c3cc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 800c3d0:	4618      	mov	r0, r3
 800c3d2:	3760      	adds	r7, #96	; 0x60
 800c3d4:	46bd      	mov	sp, r7
 800c3d6:	bd80      	pop	{r7, pc}

0800c3d8 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800c3d8:	b580      	push	{r7, lr}
 800c3da:	b08c      	sub	sp, #48	; 0x30
 800c3dc:	af00      	add	r7, sp, #0
 800c3de:	60f8      	str	r0, [r7, #12]
 800c3e0:	60b9      	str	r1, [r7, #8]
 800c3e2:	607a      	str	r2, [r7, #4]
 800c3e4:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800c3e6:	68bb      	ldr	r3, [r7, #8]
 800c3e8:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800c3ea:	683b      	ldr	r3, [r7, #0]
 800c3ec:	2200      	movs	r2, #0
 800c3ee:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800c3f0:	68fb      	ldr	r3, [r7, #12]
 800c3f2:	f107 0210 	add.w	r2, r7, #16
 800c3f6:	4611      	mov	r1, r2
 800c3f8:	4618      	mov	r0, r3
 800c3fa:	f7ff fda5 	bl	800bf48 <validate>
 800c3fe:	4603      	mov	r3, r0
 800c400:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800c404:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800c408:	2b00      	cmp	r3, #0
 800c40a:	d107      	bne.n	800c41c <f_write+0x44>
 800c40c:	68fb      	ldr	r3, [r7, #12]
 800c40e:	7d5b      	ldrb	r3, [r3, #21]
 800c410:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800c414:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800c418:	2b00      	cmp	r3, #0
 800c41a:	d002      	beq.n	800c422 <f_write+0x4a>
 800c41c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800c420:	e16a      	b.n	800c6f8 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800c422:	68fb      	ldr	r3, [r7, #12]
 800c424:	7d1b      	ldrb	r3, [r3, #20]
 800c426:	f003 0302 	and.w	r3, r3, #2
 800c42a:	2b00      	cmp	r3, #0
 800c42c:	d101      	bne.n	800c432 <f_write+0x5a>
 800c42e:	2307      	movs	r3, #7
 800c430:	e162      	b.n	800c6f8 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800c432:	68fb      	ldr	r3, [r7, #12]
 800c434:	699a      	ldr	r2, [r3, #24]
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	441a      	add	r2, r3
 800c43a:	68fb      	ldr	r3, [r7, #12]
 800c43c:	699b      	ldr	r3, [r3, #24]
 800c43e:	429a      	cmp	r2, r3
 800c440:	f080 814c 	bcs.w	800c6dc <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800c444:	68fb      	ldr	r3, [r7, #12]
 800c446:	699b      	ldr	r3, [r3, #24]
 800c448:	43db      	mvns	r3, r3
 800c44a:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800c44c:	e146      	b.n	800c6dc <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800c44e:	68fb      	ldr	r3, [r7, #12]
 800c450:	699b      	ldr	r3, [r3, #24]
 800c452:	693a      	ldr	r2, [r7, #16]
 800c454:	8992      	ldrh	r2, [r2, #12]
 800c456:	fbb3 f1f2 	udiv	r1, r3, r2
 800c45a:	fb02 f201 	mul.w	r2, r2, r1
 800c45e:	1a9b      	subs	r3, r3, r2
 800c460:	2b00      	cmp	r3, #0
 800c462:	f040 80f1 	bne.w	800c648 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800c466:	68fb      	ldr	r3, [r7, #12]
 800c468:	699b      	ldr	r3, [r3, #24]
 800c46a:	693a      	ldr	r2, [r7, #16]
 800c46c:	8992      	ldrh	r2, [r2, #12]
 800c46e:	fbb3 f3f2 	udiv	r3, r3, r2
 800c472:	693a      	ldr	r2, [r7, #16]
 800c474:	8952      	ldrh	r2, [r2, #10]
 800c476:	3a01      	subs	r2, #1
 800c478:	4013      	ands	r3, r2
 800c47a:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800c47c:	69bb      	ldr	r3, [r7, #24]
 800c47e:	2b00      	cmp	r3, #0
 800c480:	d143      	bne.n	800c50a <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800c482:	68fb      	ldr	r3, [r7, #12]
 800c484:	699b      	ldr	r3, [r3, #24]
 800c486:	2b00      	cmp	r3, #0
 800c488:	d10c      	bne.n	800c4a4 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800c48a:	68fb      	ldr	r3, [r7, #12]
 800c48c:	689b      	ldr	r3, [r3, #8]
 800c48e:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800c490:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c492:	2b00      	cmp	r3, #0
 800c494:	d11a      	bne.n	800c4cc <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800c496:	68fb      	ldr	r3, [r7, #12]
 800c498:	2100      	movs	r1, #0
 800c49a:	4618      	mov	r0, r3
 800c49c:	f7fe fd33 	bl	800af06 <create_chain>
 800c4a0:	62b8      	str	r0, [r7, #40]	; 0x28
 800c4a2:	e013      	b.n	800c4cc <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800c4a4:	68fb      	ldr	r3, [r7, #12]
 800c4a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c4a8:	2b00      	cmp	r3, #0
 800c4aa:	d007      	beq.n	800c4bc <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800c4ac:	68fb      	ldr	r3, [r7, #12]
 800c4ae:	699b      	ldr	r3, [r3, #24]
 800c4b0:	4619      	mov	r1, r3
 800c4b2:	68f8      	ldr	r0, [r7, #12]
 800c4b4:	f7fe fdbf 	bl	800b036 <clmt_clust>
 800c4b8:	62b8      	str	r0, [r7, #40]	; 0x28
 800c4ba:	e007      	b.n	800c4cc <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800c4bc:	68fa      	ldr	r2, [r7, #12]
 800c4be:	68fb      	ldr	r3, [r7, #12]
 800c4c0:	69db      	ldr	r3, [r3, #28]
 800c4c2:	4619      	mov	r1, r3
 800c4c4:	4610      	mov	r0, r2
 800c4c6:	f7fe fd1e 	bl	800af06 <create_chain>
 800c4ca:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800c4cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c4ce:	2b00      	cmp	r3, #0
 800c4d0:	f000 8109 	beq.w	800c6e6 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800c4d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c4d6:	2b01      	cmp	r3, #1
 800c4d8:	d104      	bne.n	800c4e4 <f_write+0x10c>
 800c4da:	68fb      	ldr	r3, [r7, #12]
 800c4dc:	2202      	movs	r2, #2
 800c4de:	755a      	strb	r2, [r3, #21]
 800c4e0:	2302      	movs	r3, #2
 800c4e2:	e109      	b.n	800c6f8 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800c4e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c4e6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c4ea:	d104      	bne.n	800c4f6 <f_write+0x11e>
 800c4ec:	68fb      	ldr	r3, [r7, #12]
 800c4ee:	2201      	movs	r2, #1
 800c4f0:	755a      	strb	r2, [r3, #21]
 800c4f2:	2301      	movs	r3, #1
 800c4f4:	e100      	b.n	800c6f8 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 800c4f6:	68fb      	ldr	r3, [r7, #12]
 800c4f8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c4fa:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800c4fc:	68fb      	ldr	r3, [r7, #12]
 800c4fe:	689b      	ldr	r3, [r3, #8]
 800c500:	2b00      	cmp	r3, #0
 800c502:	d102      	bne.n	800c50a <f_write+0x132>
 800c504:	68fb      	ldr	r3, [r7, #12]
 800c506:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c508:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800c50a:	68fb      	ldr	r3, [r7, #12]
 800c50c:	7d1b      	ldrb	r3, [r3, #20]
 800c50e:	b25b      	sxtb	r3, r3
 800c510:	2b00      	cmp	r3, #0
 800c512:	da18      	bge.n	800c546 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800c514:	693b      	ldr	r3, [r7, #16]
 800c516:	7858      	ldrb	r0, [r3, #1]
 800c518:	68fb      	ldr	r3, [r7, #12]
 800c51a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800c51e:	68fb      	ldr	r3, [r7, #12]
 800c520:	6a1a      	ldr	r2, [r3, #32]
 800c522:	2301      	movs	r3, #1
 800c524:	f7fd fef8 	bl	800a318 <disk_write>
 800c528:	4603      	mov	r3, r0
 800c52a:	2b00      	cmp	r3, #0
 800c52c:	d004      	beq.n	800c538 <f_write+0x160>
 800c52e:	68fb      	ldr	r3, [r7, #12]
 800c530:	2201      	movs	r2, #1
 800c532:	755a      	strb	r2, [r3, #21]
 800c534:	2301      	movs	r3, #1
 800c536:	e0df      	b.n	800c6f8 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 800c538:	68fb      	ldr	r3, [r7, #12]
 800c53a:	7d1b      	ldrb	r3, [r3, #20]
 800c53c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c540:	b2da      	uxtb	r2, r3
 800c542:	68fb      	ldr	r3, [r7, #12]
 800c544:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800c546:	693a      	ldr	r2, [r7, #16]
 800c548:	68fb      	ldr	r3, [r7, #12]
 800c54a:	69db      	ldr	r3, [r3, #28]
 800c54c:	4619      	mov	r1, r3
 800c54e:	4610      	mov	r0, r2
 800c550:	f7fe fa6e 	bl	800aa30 <clust2sect>
 800c554:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800c556:	697b      	ldr	r3, [r7, #20]
 800c558:	2b00      	cmp	r3, #0
 800c55a:	d104      	bne.n	800c566 <f_write+0x18e>
 800c55c:	68fb      	ldr	r3, [r7, #12]
 800c55e:	2202      	movs	r2, #2
 800c560:	755a      	strb	r2, [r3, #21]
 800c562:	2302      	movs	r3, #2
 800c564:	e0c8      	b.n	800c6f8 <f_write+0x320>
			sect += csect;
 800c566:	697a      	ldr	r2, [r7, #20]
 800c568:	69bb      	ldr	r3, [r7, #24]
 800c56a:	4413      	add	r3, r2
 800c56c:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800c56e:	693b      	ldr	r3, [r7, #16]
 800c570:	899b      	ldrh	r3, [r3, #12]
 800c572:	461a      	mov	r2, r3
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	fbb3 f3f2 	udiv	r3, r3, r2
 800c57a:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800c57c:	6a3b      	ldr	r3, [r7, #32]
 800c57e:	2b00      	cmp	r3, #0
 800c580:	d043      	beq.n	800c60a <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800c582:	69ba      	ldr	r2, [r7, #24]
 800c584:	6a3b      	ldr	r3, [r7, #32]
 800c586:	4413      	add	r3, r2
 800c588:	693a      	ldr	r2, [r7, #16]
 800c58a:	8952      	ldrh	r2, [r2, #10]
 800c58c:	4293      	cmp	r3, r2
 800c58e:	d905      	bls.n	800c59c <f_write+0x1c4>
					cc = fs->csize - csect;
 800c590:	693b      	ldr	r3, [r7, #16]
 800c592:	895b      	ldrh	r3, [r3, #10]
 800c594:	461a      	mov	r2, r3
 800c596:	69bb      	ldr	r3, [r7, #24]
 800c598:	1ad3      	subs	r3, r2, r3
 800c59a:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800c59c:	693b      	ldr	r3, [r7, #16]
 800c59e:	7858      	ldrb	r0, [r3, #1]
 800c5a0:	6a3b      	ldr	r3, [r7, #32]
 800c5a2:	697a      	ldr	r2, [r7, #20]
 800c5a4:	69f9      	ldr	r1, [r7, #28]
 800c5a6:	f7fd feb7 	bl	800a318 <disk_write>
 800c5aa:	4603      	mov	r3, r0
 800c5ac:	2b00      	cmp	r3, #0
 800c5ae:	d004      	beq.n	800c5ba <f_write+0x1e2>
 800c5b0:	68fb      	ldr	r3, [r7, #12]
 800c5b2:	2201      	movs	r2, #1
 800c5b4:	755a      	strb	r2, [r3, #21]
 800c5b6:	2301      	movs	r3, #1
 800c5b8:	e09e      	b.n	800c6f8 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800c5ba:	68fb      	ldr	r3, [r7, #12]
 800c5bc:	6a1a      	ldr	r2, [r3, #32]
 800c5be:	697b      	ldr	r3, [r7, #20]
 800c5c0:	1ad3      	subs	r3, r2, r3
 800c5c2:	6a3a      	ldr	r2, [r7, #32]
 800c5c4:	429a      	cmp	r2, r3
 800c5c6:	d918      	bls.n	800c5fa <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800c5c8:	68fb      	ldr	r3, [r7, #12]
 800c5ca:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800c5ce:	68fb      	ldr	r3, [r7, #12]
 800c5d0:	6a1a      	ldr	r2, [r3, #32]
 800c5d2:	697b      	ldr	r3, [r7, #20]
 800c5d4:	1ad3      	subs	r3, r2, r3
 800c5d6:	693a      	ldr	r2, [r7, #16]
 800c5d8:	8992      	ldrh	r2, [r2, #12]
 800c5da:	fb02 f303 	mul.w	r3, r2, r3
 800c5de:	69fa      	ldr	r2, [r7, #28]
 800c5e0:	18d1      	adds	r1, r2, r3
 800c5e2:	693b      	ldr	r3, [r7, #16]
 800c5e4:	899b      	ldrh	r3, [r3, #12]
 800c5e6:	461a      	mov	r2, r3
 800c5e8:	f7fd ff56 	bl	800a498 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800c5ec:	68fb      	ldr	r3, [r7, #12]
 800c5ee:	7d1b      	ldrb	r3, [r3, #20]
 800c5f0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c5f4:	b2da      	uxtb	r2, r3
 800c5f6:	68fb      	ldr	r3, [r7, #12]
 800c5f8:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800c5fa:	693b      	ldr	r3, [r7, #16]
 800c5fc:	899b      	ldrh	r3, [r3, #12]
 800c5fe:	461a      	mov	r2, r3
 800c600:	6a3b      	ldr	r3, [r7, #32]
 800c602:	fb02 f303 	mul.w	r3, r2, r3
 800c606:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800c608:	e04b      	b.n	800c6a2 <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800c60a:	68fb      	ldr	r3, [r7, #12]
 800c60c:	6a1b      	ldr	r3, [r3, #32]
 800c60e:	697a      	ldr	r2, [r7, #20]
 800c610:	429a      	cmp	r2, r3
 800c612:	d016      	beq.n	800c642 <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 800c614:	68fb      	ldr	r3, [r7, #12]
 800c616:	699a      	ldr	r2, [r3, #24]
 800c618:	68fb      	ldr	r3, [r7, #12]
 800c61a:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800c61c:	429a      	cmp	r2, r3
 800c61e:	d210      	bcs.n	800c642 <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800c620:	693b      	ldr	r3, [r7, #16]
 800c622:	7858      	ldrb	r0, [r3, #1]
 800c624:	68fb      	ldr	r3, [r7, #12]
 800c626:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800c62a:	2301      	movs	r3, #1
 800c62c:	697a      	ldr	r2, [r7, #20]
 800c62e:	f7fd fe53 	bl	800a2d8 <disk_read>
 800c632:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800c634:	2b00      	cmp	r3, #0
 800c636:	d004      	beq.n	800c642 <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 800c638:	68fb      	ldr	r3, [r7, #12]
 800c63a:	2201      	movs	r2, #1
 800c63c:	755a      	strb	r2, [r3, #21]
 800c63e:	2301      	movs	r3, #1
 800c640:	e05a      	b.n	800c6f8 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 800c642:	68fb      	ldr	r3, [r7, #12]
 800c644:	697a      	ldr	r2, [r7, #20]
 800c646:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800c648:	693b      	ldr	r3, [r7, #16]
 800c64a:	899b      	ldrh	r3, [r3, #12]
 800c64c:	4618      	mov	r0, r3
 800c64e:	68fb      	ldr	r3, [r7, #12]
 800c650:	699b      	ldr	r3, [r3, #24]
 800c652:	693a      	ldr	r2, [r7, #16]
 800c654:	8992      	ldrh	r2, [r2, #12]
 800c656:	fbb3 f1f2 	udiv	r1, r3, r2
 800c65a:	fb02 f201 	mul.w	r2, r2, r1
 800c65e:	1a9b      	subs	r3, r3, r2
 800c660:	1ac3      	subs	r3, r0, r3
 800c662:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800c664:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	429a      	cmp	r2, r3
 800c66a:	d901      	bls.n	800c670 <f_write+0x298>
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800c670:	68fb      	ldr	r3, [r7, #12]
 800c672:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800c676:	68fb      	ldr	r3, [r7, #12]
 800c678:	699b      	ldr	r3, [r3, #24]
 800c67a:	693a      	ldr	r2, [r7, #16]
 800c67c:	8992      	ldrh	r2, [r2, #12]
 800c67e:	fbb3 f0f2 	udiv	r0, r3, r2
 800c682:	fb02 f200 	mul.w	r2, r2, r0
 800c686:	1a9b      	subs	r3, r3, r2
 800c688:	440b      	add	r3, r1
 800c68a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c68c:	69f9      	ldr	r1, [r7, #28]
 800c68e:	4618      	mov	r0, r3
 800c690:	f7fd ff02 	bl	800a498 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800c694:	68fb      	ldr	r3, [r7, #12]
 800c696:	7d1b      	ldrb	r3, [r3, #20]
 800c698:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800c69c:	b2da      	uxtb	r2, r3
 800c69e:	68fb      	ldr	r3, [r7, #12]
 800c6a0:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800c6a2:	69fa      	ldr	r2, [r7, #28]
 800c6a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c6a6:	4413      	add	r3, r2
 800c6a8:	61fb      	str	r3, [r7, #28]
 800c6aa:	68fb      	ldr	r3, [r7, #12]
 800c6ac:	699a      	ldr	r2, [r3, #24]
 800c6ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c6b0:	441a      	add	r2, r3
 800c6b2:	68fb      	ldr	r3, [r7, #12]
 800c6b4:	619a      	str	r2, [r3, #24]
 800c6b6:	68fb      	ldr	r3, [r7, #12]
 800c6b8:	68da      	ldr	r2, [r3, #12]
 800c6ba:	68fb      	ldr	r3, [r7, #12]
 800c6bc:	699b      	ldr	r3, [r3, #24]
 800c6be:	429a      	cmp	r2, r3
 800c6c0:	bf38      	it	cc
 800c6c2:	461a      	movcc	r2, r3
 800c6c4:	68fb      	ldr	r3, [r7, #12]
 800c6c6:	60da      	str	r2, [r3, #12]
 800c6c8:	683b      	ldr	r3, [r7, #0]
 800c6ca:	681a      	ldr	r2, [r3, #0]
 800c6cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c6ce:	441a      	add	r2, r3
 800c6d0:	683b      	ldr	r3, [r7, #0]
 800c6d2:	601a      	str	r2, [r3, #0]
 800c6d4:	687a      	ldr	r2, [r7, #4]
 800c6d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c6d8:	1ad3      	subs	r3, r2, r3
 800c6da:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800c6dc:	687b      	ldr	r3, [r7, #4]
 800c6de:	2b00      	cmp	r3, #0
 800c6e0:	f47f aeb5 	bne.w	800c44e <f_write+0x76>
 800c6e4:	e000      	b.n	800c6e8 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800c6e6:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800c6e8:	68fb      	ldr	r3, [r7, #12]
 800c6ea:	7d1b      	ldrb	r3, [r3, #20]
 800c6ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c6f0:	b2da      	uxtb	r2, r3
 800c6f2:	68fb      	ldr	r3, [r7, #12]
 800c6f4:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800c6f6:	2300      	movs	r3, #0
}
 800c6f8:	4618      	mov	r0, r3
 800c6fa:	3730      	adds	r7, #48	; 0x30
 800c6fc:	46bd      	mov	sp, r7
 800c6fe:	bd80      	pop	{r7, pc}

0800c700 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800c700:	b580      	push	{r7, lr}
 800c702:	b086      	sub	sp, #24
 800c704:	af00      	add	r7, sp, #0
 800c706:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	f107 0208 	add.w	r2, r7, #8
 800c70e:	4611      	mov	r1, r2
 800c710:	4618      	mov	r0, r3
 800c712:	f7ff fc19 	bl	800bf48 <validate>
 800c716:	4603      	mov	r3, r0
 800c718:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800c71a:	7dfb      	ldrb	r3, [r7, #23]
 800c71c:	2b00      	cmp	r3, #0
 800c71e:	d168      	bne.n	800c7f2 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	7d1b      	ldrb	r3, [r3, #20]
 800c724:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c728:	2b00      	cmp	r3, #0
 800c72a:	d062      	beq.n	800c7f2 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	7d1b      	ldrb	r3, [r3, #20]
 800c730:	b25b      	sxtb	r3, r3
 800c732:	2b00      	cmp	r3, #0
 800c734:	da15      	bge.n	800c762 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800c736:	68bb      	ldr	r3, [r7, #8]
 800c738:	7858      	ldrb	r0, [r3, #1]
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	6a1a      	ldr	r2, [r3, #32]
 800c744:	2301      	movs	r3, #1
 800c746:	f7fd fde7 	bl	800a318 <disk_write>
 800c74a:	4603      	mov	r3, r0
 800c74c:	2b00      	cmp	r3, #0
 800c74e:	d001      	beq.n	800c754 <f_sync+0x54>
 800c750:	2301      	movs	r3, #1
 800c752:	e04f      	b.n	800c7f4 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	7d1b      	ldrb	r3, [r3, #20]
 800c758:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c75c:	b2da      	uxtb	r2, r3
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800c762:	f7fd fb27 	bl	8009db4 <get_fattime>
 800c766:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800c768:	68ba      	ldr	r2, [r7, #8]
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c76e:	4619      	mov	r1, r3
 800c770:	4610      	mov	r0, r2
 800c772:	f7fe f8bf 	bl	800a8f4 <move_window>
 800c776:	4603      	mov	r3, r0
 800c778:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800c77a:	7dfb      	ldrb	r3, [r7, #23]
 800c77c:	2b00      	cmp	r3, #0
 800c77e:	d138      	bne.n	800c7f2 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c784:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800c786:	68fb      	ldr	r3, [r7, #12]
 800c788:	330b      	adds	r3, #11
 800c78a:	781a      	ldrb	r2, [r3, #0]
 800c78c:	68fb      	ldr	r3, [r7, #12]
 800c78e:	330b      	adds	r3, #11
 800c790:	f042 0220 	orr.w	r2, r2, #32
 800c794:	b2d2      	uxtb	r2, r2
 800c796:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	6818      	ldr	r0, [r3, #0]
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	689b      	ldr	r3, [r3, #8]
 800c7a0:	461a      	mov	r2, r3
 800c7a2:	68f9      	ldr	r1, [r7, #12]
 800c7a4:	f7fe fe44 	bl	800b430 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800c7a8:	68fb      	ldr	r3, [r7, #12]
 800c7aa:	f103 021c 	add.w	r2, r3, #28
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	68db      	ldr	r3, [r3, #12]
 800c7b2:	4619      	mov	r1, r3
 800c7b4:	4610      	mov	r0, r2
 800c7b6:	f7fd fe43 	bl	800a440 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800c7ba:	68fb      	ldr	r3, [r7, #12]
 800c7bc:	3316      	adds	r3, #22
 800c7be:	6939      	ldr	r1, [r7, #16]
 800c7c0:	4618      	mov	r0, r3
 800c7c2:	f7fd fe3d 	bl	800a440 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800c7c6:	68fb      	ldr	r3, [r7, #12]
 800c7c8:	3312      	adds	r3, #18
 800c7ca:	2100      	movs	r1, #0
 800c7cc:	4618      	mov	r0, r3
 800c7ce:	f7fd fe1c 	bl	800a40a <st_word>
					fs->wflag = 1;
 800c7d2:	68bb      	ldr	r3, [r7, #8]
 800c7d4:	2201      	movs	r2, #1
 800c7d6:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800c7d8:	68bb      	ldr	r3, [r7, #8]
 800c7da:	4618      	mov	r0, r3
 800c7dc:	f7fe f8b8 	bl	800a950 <sync_fs>
 800c7e0:	4603      	mov	r3, r0
 800c7e2:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	7d1b      	ldrb	r3, [r3, #20]
 800c7e8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c7ec:	b2da      	uxtb	r2, r3
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800c7f2:	7dfb      	ldrb	r3, [r7, #23]
}
 800c7f4:	4618      	mov	r0, r3
 800c7f6:	3718      	adds	r7, #24
 800c7f8:	46bd      	mov	sp, r7
 800c7fa:	bd80      	pop	{r7, pc}

0800c7fc <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800c7fc:	b580      	push	{r7, lr}
 800c7fe:	b084      	sub	sp, #16
 800c800:	af00      	add	r7, sp, #0
 800c802:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800c804:	6878      	ldr	r0, [r7, #4]
 800c806:	f7ff ff7b 	bl	800c700 <f_sync>
 800c80a:	4603      	mov	r3, r0
 800c80c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800c80e:	7bfb      	ldrb	r3, [r7, #15]
 800c810:	2b00      	cmp	r3, #0
 800c812:	d118      	bne.n	800c846 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	f107 0208 	add.w	r2, r7, #8
 800c81a:	4611      	mov	r1, r2
 800c81c:	4618      	mov	r0, r3
 800c81e:	f7ff fb93 	bl	800bf48 <validate>
 800c822:	4603      	mov	r3, r0
 800c824:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800c826:	7bfb      	ldrb	r3, [r7, #15]
 800c828:	2b00      	cmp	r3, #0
 800c82a:	d10c      	bne.n	800c846 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	691b      	ldr	r3, [r3, #16]
 800c830:	4618      	mov	r0, r3
 800c832:	f7fd ffbb 	bl	800a7ac <dec_lock>
 800c836:	4603      	mov	r3, r0
 800c838:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800c83a:	7bfb      	ldrb	r3, [r7, #15]
 800c83c:	2b00      	cmp	r3, #0
 800c83e:	d102      	bne.n	800c846 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	2200      	movs	r2, #0
 800c844:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800c846:	7bfb      	ldrb	r3, [r7, #15]
}
 800c848:	4618      	mov	r0, r3
 800c84a:	3710      	adds	r7, #16
 800c84c:	46bd      	mov	sp, r7
 800c84e:	bd80      	pop	{r7, pc}

0800c850 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800c850:	b580      	push	{r7, lr}
 800c852:	b090      	sub	sp, #64	; 0x40
 800c854:	af00      	add	r7, sp, #0
 800c856:	6078      	str	r0, [r7, #4]
 800c858:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800c85a:	687b      	ldr	r3, [r7, #4]
 800c85c:	f107 0208 	add.w	r2, r7, #8
 800c860:	4611      	mov	r1, r2
 800c862:	4618      	mov	r0, r3
 800c864:	f7ff fb70 	bl	800bf48 <validate>
 800c868:	4603      	mov	r3, r0
 800c86a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800c86e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800c872:	2b00      	cmp	r3, #0
 800c874:	d103      	bne.n	800c87e <f_lseek+0x2e>
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	7d5b      	ldrb	r3, [r3, #21]
 800c87a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800c87e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800c882:	2b00      	cmp	r3, #0
 800c884:	d002      	beq.n	800c88c <f_lseek+0x3c>
 800c886:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800c88a:	e201      	b.n	800cc90 <f_lseek+0x440>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c890:	2b00      	cmp	r3, #0
 800c892:	f000 80d9 	beq.w	800ca48 <f_lseek+0x1f8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800c896:	683b      	ldr	r3, [r7, #0]
 800c898:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c89c:	d15a      	bne.n	800c954 <f_lseek+0x104>
			tbl = fp->cltbl;
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c8a2:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800c8a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c8a6:	1d1a      	adds	r2, r3, #4
 800c8a8:	627a      	str	r2, [r7, #36]	; 0x24
 800c8aa:	681b      	ldr	r3, [r3, #0]
 800c8ac:	617b      	str	r3, [r7, #20]
 800c8ae:	2302      	movs	r3, #2
 800c8b0:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800c8b2:	687b      	ldr	r3, [r7, #4]
 800c8b4:	689b      	ldr	r3, [r3, #8]
 800c8b6:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 800c8b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c8ba:	2b00      	cmp	r3, #0
 800c8bc:	d03a      	beq.n	800c934 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800c8be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c8c0:	613b      	str	r3, [r7, #16]
 800c8c2:	2300      	movs	r3, #0
 800c8c4:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c8c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8c8:	3302      	adds	r3, #2
 800c8ca:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 800c8cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c8ce:	60fb      	str	r3, [r7, #12]
 800c8d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c8d2:	3301      	adds	r3, #1
 800c8d4:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800c8da:	4618      	mov	r0, r3
 800c8dc:	f7fe f8c7 	bl	800aa6e <get_fat>
 800c8e0:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800c8e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c8e4:	2b01      	cmp	r3, #1
 800c8e6:	d804      	bhi.n	800c8f2 <f_lseek+0xa2>
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	2202      	movs	r2, #2
 800c8ec:	755a      	strb	r2, [r3, #21]
 800c8ee:	2302      	movs	r3, #2
 800c8f0:	e1ce      	b.n	800cc90 <f_lseek+0x440>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800c8f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c8f4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c8f8:	d104      	bne.n	800c904 <f_lseek+0xb4>
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	2201      	movs	r2, #1
 800c8fe:	755a      	strb	r2, [r3, #21]
 800c900:	2301      	movs	r3, #1
 800c902:	e1c5      	b.n	800cc90 <f_lseek+0x440>
					} while (cl == pcl + 1);
 800c904:	68fb      	ldr	r3, [r7, #12]
 800c906:	3301      	adds	r3, #1
 800c908:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c90a:	429a      	cmp	r2, r3
 800c90c:	d0de      	beq.n	800c8cc <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800c90e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c910:	697b      	ldr	r3, [r7, #20]
 800c912:	429a      	cmp	r2, r3
 800c914:	d809      	bhi.n	800c92a <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 800c916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c918:	1d1a      	adds	r2, r3, #4
 800c91a:	627a      	str	r2, [r7, #36]	; 0x24
 800c91c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c91e:	601a      	str	r2, [r3, #0]
 800c920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c922:	1d1a      	adds	r2, r3, #4
 800c924:	627a      	str	r2, [r7, #36]	; 0x24
 800c926:	693a      	ldr	r2, [r7, #16]
 800c928:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800c92a:	68bb      	ldr	r3, [r7, #8]
 800c92c:	699b      	ldr	r3, [r3, #24]
 800c92e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c930:	429a      	cmp	r2, r3
 800c932:	d3c4      	bcc.n	800c8be <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c938:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c93a:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800c93c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c93e:	697b      	ldr	r3, [r7, #20]
 800c940:	429a      	cmp	r2, r3
 800c942:	d803      	bhi.n	800c94c <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 800c944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c946:	2200      	movs	r2, #0
 800c948:	601a      	str	r2, [r3, #0]
 800c94a:	e19f      	b.n	800cc8c <f_lseek+0x43c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800c94c:	2311      	movs	r3, #17
 800c94e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800c952:	e19b      	b.n	800cc8c <f_lseek+0x43c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	68db      	ldr	r3, [r3, #12]
 800c958:	683a      	ldr	r2, [r7, #0]
 800c95a:	429a      	cmp	r2, r3
 800c95c:	d902      	bls.n	800c964 <f_lseek+0x114>
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	68db      	ldr	r3, [r3, #12]
 800c962:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	683a      	ldr	r2, [r7, #0]
 800c968:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800c96a:	683b      	ldr	r3, [r7, #0]
 800c96c:	2b00      	cmp	r3, #0
 800c96e:	f000 818d 	beq.w	800cc8c <f_lseek+0x43c>
				fp->clust = clmt_clust(fp, ofs - 1);
 800c972:	683b      	ldr	r3, [r7, #0]
 800c974:	3b01      	subs	r3, #1
 800c976:	4619      	mov	r1, r3
 800c978:	6878      	ldr	r0, [r7, #4]
 800c97a:	f7fe fb5c 	bl	800b036 <clmt_clust>
 800c97e:	4602      	mov	r2, r0
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800c984:	68ba      	ldr	r2, [r7, #8]
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	69db      	ldr	r3, [r3, #28]
 800c98a:	4619      	mov	r1, r3
 800c98c:	4610      	mov	r0, r2
 800c98e:	f7fe f84f 	bl	800aa30 <clust2sect>
 800c992:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800c994:	69bb      	ldr	r3, [r7, #24]
 800c996:	2b00      	cmp	r3, #0
 800c998:	d104      	bne.n	800c9a4 <f_lseek+0x154>
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	2202      	movs	r2, #2
 800c99e:	755a      	strb	r2, [r3, #21]
 800c9a0:	2302      	movs	r3, #2
 800c9a2:	e175      	b.n	800cc90 <f_lseek+0x440>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800c9a4:	683b      	ldr	r3, [r7, #0]
 800c9a6:	3b01      	subs	r3, #1
 800c9a8:	68ba      	ldr	r2, [r7, #8]
 800c9aa:	8992      	ldrh	r2, [r2, #12]
 800c9ac:	fbb3 f3f2 	udiv	r3, r3, r2
 800c9b0:	68ba      	ldr	r2, [r7, #8]
 800c9b2:	8952      	ldrh	r2, [r2, #10]
 800c9b4:	3a01      	subs	r2, #1
 800c9b6:	4013      	ands	r3, r2
 800c9b8:	69ba      	ldr	r2, [r7, #24]
 800c9ba:	4413      	add	r3, r2
 800c9bc:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800c9be:	687b      	ldr	r3, [r7, #4]
 800c9c0:	699b      	ldr	r3, [r3, #24]
 800c9c2:	68ba      	ldr	r2, [r7, #8]
 800c9c4:	8992      	ldrh	r2, [r2, #12]
 800c9c6:	fbb3 f1f2 	udiv	r1, r3, r2
 800c9ca:	fb02 f201 	mul.w	r2, r2, r1
 800c9ce:	1a9b      	subs	r3, r3, r2
 800c9d0:	2b00      	cmp	r3, #0
 800c9d2:	f000 815b 	beq.w	800cc8c <f_lseek+0x43c>
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	6a1b      	ldr	r3, [r3, #32]
 800c9da:	69ba      	ldr	r2, [r7, #24]
 800c9dc:	429a      	cmp	r2, r3
 800c9de:	f000 8155 	beq.w	800cc8c <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	7d1b      	ldrb	r3, [r3, #20]
 800c9e6:	b25b      	sxtb	r3, r3
 800c9e8:	2b00      	cmp	r3, #0
 800c9ea:	da18      	bge.n	800ca1e <f_lseek+0x1ce>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800c9ec:	68bb      	ldr	r3, [r7, #8]
 800c9ee:	7858      	ldrb	r0, [r3, #1]
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	6a1a      	ldr	r2, [r3, #32]
 800c9fa:	2301      	movs	r3, #1
 800c9fc:	f7fd fc8c 	bl	800a318 <disk_write>
 800ca00:	4603      	mov	r3, r0
 800ca02:	2b00      	cmp	r3, #0
 800ca04:	d004      	beq.n	800ca10 <f_lseek+0x1c0>
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	2201      	movs	r2, #1
 800ca0a:	755a      	strb	r2, [r3, #21]
 800ca0c:	2301      	movs	r3, #1
 800ca0e:	e13f      	b.n	800cc90 <f_lseek+0x440>
						fp->flag &= (BYTE)~FA_DIRTY;
 800ca10:	687b      	ldr	r3, [r7, #4]
 800ca12:	7d1b      	ldrb	r3, [r3, #20]
 800ca14:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ca18:	b2da      	uxtb	r2, r3
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800ca1e:	68bb      	ldr	r3, [r7, #8]
 800ca20:	7858      	ldrb	r0, [r3, #1]
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ca28:	2301      	movs	r3, #1
 800ca2a:	69ba      	ldr	r2, [r7, #24]
 800ca2c:	f7fd fc54 	bl	800a2d8 <disk_read>
 800ca30:	4603      	mov	r3, r0
 800ca32:	2b00      	cmp	r3, #0
 800ca34:	d004      	beq.n	800ca40 <f_lseek+0x1f0>
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	2201      	movs	r2, #1
 800ca3a:	755a      	strb	r2, [r3, #21]
 800ca3c:	2301      	movs	r3, #1
 800ca3e:	e127      	b.n	800cc90 <f_lseek+0x440>
#endif
					fp->sect = dsc;
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	69ba      	ldr	r2, [r7, #24]
 800ca44:	621a      	str	r2, [r3, #32]
 800ca46:	e121      	b.n	800cc8c <f_lseek+0x43c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	68db      	ldr	r3, [r3, #12]
 800ca4c:	683a      	ldr	r2, [r7, #0]
 800ca4e:	429a      	cmp	r2, r3
 800ca50:	d908      	bls.n	800ca64 <f_lseek+0x214>
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	7d1b      	ldrb	r3, [r3, #20]
 800ca56:	f003 0302 	and.w	r3, r3, #2
 800ca5a:	2b00      	cmp	r3, #0
 800ca5c:	d102      	bne.n	800ca64 <f_lseek+0x214>
			ofs = fp->obj.objsize;
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	68db      	ldr	r3, [r3, #12]
 800ca62:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	699b      	ldr	r3, [r3, #24]
 800ca68:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800ca6a:	2300      	movs	r3, #0
 800ca6c:	637b      	str	r3, [r7, #52]	; 0x34
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ca72:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800ca74:	683b      	ldr	r3, [r7, #0]
 800ca76:	2b00      	cmp	r3, #0
 800ca78:	f000 80b5 	beq.w	800cbe6 <f_lseek+0x396>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800ca7c:	68bb      	ldr	r3, [r7, #8]
 800ca7e:	895b      	ldrh	r3, [r3, #10]
 800ca80:	461a      	mov	r2, r3
 800ca82:	68bb      	ldr	r3, [r7, #8]
 800ca84:	899b      	ldrh	r3, [r3, #12]
 800ca86:	fb03 f302 	mul.w	r3, r3, r2
 800ca8a:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800ca8c:	6a3b      	ldr	r3, [r7, #32]
 800ca8e:	2b00      	cmp	r3, #0
 800ca90:	d01b      	beq.n	800caca <f_lseek+0x27a>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800ca92:	683b      	ldr	r3, [r7, #0]
 800ca94:	1e5a      	subs	r2, r3, #1
 800ca96:	69fb      	ldr	r3, [r7, #28]
 800ca98:	fbb2 f2f3 	udiv	r2, r2, r3
 800ca9c:	6a3b      	ldr	r3, [r7, #32]
 800ca9e:	1e59      	subs	r1, r3, #1
 800caa0:	69fb      	ldr	r3, [r7, #28]
 800caa2:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800caa6:	429a      	cmp	r2, r3
 800caa8:	d30f      	bcc.n	800caca <f_lseek+0x27a>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800caaa:	6a3b      	ldr	r3, [r7, #32]
 800caac:	1e5a      	subs	r2, r3, #1
 800caae:	69fb      	ldr	r3, [r7, #28]
 800cab0:	425b      	negs	r3, r3
 800cab2:	401a      	ands	r2, r3
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	699b      	ldr	r3, [r3, #24]
 800cabc:	683a      	ldr	r2, [r7, #0]
 800cabe:	1ad3      	subs	r3, r2, r3
 800cac0:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800cac2:	687b      	ldr	r3, [r7, #4]
 800cac4:	69db      	ldr	r3, [r3, #28]
 800cac6:	63bb      	str	r3, [r7, #56]	; 0x38
 800cac8:	e022      	b.n	800cb10 <f_lseek+0x2c0>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800caca:	687b      	ldr	r3, [r7, #4]
 800cacc:	689b      	ldr	r3, [r3, #8]
 800cace:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800cad0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cad2:	2b00      	cmp	r3, #0
 800cad4:	d119      	bne.n	800cb0a <f_lseek+0x2ba>
					clst = create_chain(&fp->obj, 0);
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	2100      	movs	r1, #0
 800cada:	4618      	mov	r0, r3
 800cadc:	f7fe fa13 	bl	800af06 <create_chain>
 800cae0:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800cae2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cae4:	2b01      	cmp	r3, #1
 800cae6:	d104      	bne.n	800caf2 <f_lseek+0x2a2>
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	2202      	movs	r2, #2
 800caec:	755a      	strb	r2, [r3, #21]
 800caee:	2302      	movs	r3, #2
 800caf0:	e0ce      	b.n	800cc90 <f_lseek+0x440>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800caf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800caf4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800caf8:	d104      	bne.n	800cb04 <f_lseek+0x2b4>
 800cafa:	687b      	ldr	r3, [r7, #4]
 800cafc:	2201      	movs	r2, #1
 800cafe:	755a      	strb	r2, [r3, #21]
 800cb00:	2301      	movs	r3, #1
 800cb02:	e0c5      	b.n	800cc90 <f_lseek+0x440>
					fp->obj.sclust = clst;
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800cb08:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800cb0e:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800cb10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb12:	2b00      	cmp	r3, #0
 800cb14:	d067      	beq.n	800cbe6 <f_lseek+0x396>
				while (ofs > bcs) {						/* Cluster following loop */
 800cb16:	e03a      	b.n	800cb8e <f_lseek+0x33e>
					ofs -= bcs; fp->fptr += bcs;
 800cb18:	683a      	ldr	r2, [r7, #0]
 800cb1a:	69fb      	ldr	r3, [r7, #28]
 800cb1c:	1ad3      	subs	r3, r2, r3
 800cb1e:	603b      	str	r3, [r7, #0]
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	699a      	ldr	r2, [r3, #24]
 800cb24:	69fb      	ldr	r3, [r7, #28]
 800cb26:	441a      	add	r2, r3
 800cb28:	687b      	ldr	r3, [r7, #4]
 800cb2a:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	7d1b      	ldrb	r3, [r3, #20]
 800cb30:	f003 0302 	and.w	r3, r3, #2
 800cb34:	2b00      	cmp	r3, #0
 800cb36:	d00b      	beq.n	800cb50 <f_lseek+0x300>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800cb3c:	4618      	mov	r0, r3
 800cb3e:	f7fe f9e2 	bl	800af06 <create_chain>
 800cb42:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800cb44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb46:	2b00      	cmp	r3, #0
 800cb48:	d108      	bne.n	800cb5c <f_lseek+0x30c>
							ofs = 0; break;
 800cb4a:	2300      	movs	r3, #0
 800cb4c:	603b      	str	r3, [r7, #0]
 800cb4e:	e022      	b.n	800cb96 <f_lseek+0x346>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800cb54:	4618      	mov	r0, r3
 800cb56:	f7fd ff8a 	bl	800aa6e <get_fat>
 800cb5a:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800cb5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb5e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800cb62:	d104      	bne.n	800cb6e <f_lseek+0x31e>
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	2201      	movs	r2, #1
 800cb68:	755a      	strb	r2, [r3, #21]
 800cb6a:	2301      	movs	r3, #1
 800cb6c:	e090      	b.n	800cc90 <f_lseek+0x440>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800cb6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb70:	2b01      	cmp	r3, #1
 800cb72:	d904      	bls.n	800cb7e <f_lseek+0x32e>
 800cb74:	68bb      	ldr	r3, [r7, #8]
 800cb76:	699b      	ldr	r3, [r3, #24]
 800cb78:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800cb7a:	429a      	cmp	r2, r3
 800cb7c:	d304      	bcc.n	800cb88 <f_lseek+0x338>
 800cb7e:	687b      	ldr	r3, [r7, #4]
 800cb80:	2202      	movs	r2, #2
 800cb82:	755a      	strb	r2, [r3, #21]
 800cb84:	2302      	movs	r3, #2
 800cb86:	e083      	b.n	800cc90 <f_lseek+0x440>
					fp->clust = clst;
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800cb8c:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800cb8e:	683a      	ldr	r2, [r7, #0]
 800cb90:	69fb      	ldr	r3, [r7, #28]
 800cb92:	429a      	cmp	r2, r3
 800cb94:	d8c0      	bhi.n	800cb18 <f_lseek+0x2c8>
				}
				fp->fptr += ofs;
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	699a      	ldr	r2, [r3, #24]
 800cb9a:	683b      	ldr	r3, [r7, #0]
 800cb9c:	441a      	add	r2, r3
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800cba2:	68bb      	ldr	r3, [r7, #8]
 800cba4:	899b      	ldrh	r3, [r3, #12]
 800cba6:	461a      	mov	r2, r3
 800cba8:	683b      	ldr	r3, [r7, #0]
 800cbaa:	fbb3 f1f2 	udiv	r1, r3, r2
 800cbae:	fb02 f201 	mul.w	r2, r2, r1
 800cbb2:	1a9b      	subs	r3, r3, r2
 800cbb4:	2b00      	cmp	r3, #0
 800cbb6:	d016      	beq.n	800cbe6 <f_lseek+0x396>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800cbb8:	68bb      	ldr	r3, [r7, #8]
 800cbba:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800cbbc:	4618      	mov	r0, r3
 800cbbe:	f7fd ff37 	bl	800aa30 <clust2sect>
 800cbc2:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800cbc4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cbc6:	2b00      	cmp	r3, #0
 800cbc8:	d104      	bne.n	800cbd4 <f_lseek+0x384>
 800cbca:	687b      	ldr	r3, [r7, #4]
 800cbcc:	2202      	movs	r2, #2
 800cbce:	755a      	strb	r2, [r3, #21]
 800cbd0:	2302      	movs	r3, #2
 800cbd2:	e05d      	b.n	800cc90 <f_lseek+0x440>
					nsect += (DWORD)(ofs / SS(fs));
 800cbd4:	68bb      	ldr	r3, [r7, #8]
 800cbd6:	899b      	ldrh	r3, [r3, #12]
 800cbd8:	461a      	mov	r2, r3
 800cbda:	683b      	ldr	r3, [r7, #0]
 800cbdc:	fbb3 f3f2 	udiv	r3, r3, r2
 800cbe0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800cbe2:	4413      	add	r3, r2
 800cbe4:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	699a      	ldr	r2, [r3, #24]
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	68db      	ldr	r3, [r3, #12]
 800cbee:	429a      	cmp	r2, r3
 800cbf0:	d90a      	bls.n	800cc08 <f_lseek+0x3b8>
			fp->obj.objsize = fp->fptr;
 800cbf2:	687b      	ldr	r3, [r7, #4]
 800cbf4:	699a      	ldr	r2, [r3, #24]
 800cbf6:	687b      	ldr	r3, [r7, #4]
 800cbf8:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800cbfa:	687b      	ldr	r3, [r7, #4]
 800cbfc:	7d1b      	ldrb	r3, [r3, #20]
 800cbfe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cc02:	b2da      	uxtb	r2, r3
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	699b      	ldr	r3, [r3, #24]
 800cc0c:	68ba      	ldr	r2, [r7, #8]
 800cc0e:	8992      	ldrh	r2, [r2, #12]
 800cc10:	fbb3 f1f2 	udiv	r1, r3, r2
 800cc14:	fb02 f201 	mul.w	r2, r2, r1
 800cc18:	1a9b      	subs	r3, r3, r2
 800cc1a:	2b00      	cmp	r3, #0
 800cc1c:	d036      	beq.n	800cc8c <f_lseek+0x43c>
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	6a1b      	ldr	r3, [r3, #32]
 800cc22:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800cc24:	429a      	cmp	r2, r3
 800cc26:	d031      	beq.n	800cc8c <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	7d1b      	ldrb	r3, [r3, #20]
 800cc2c:	b25b      	sxtb	r3, r3
 800cc2e:	2b00      	cmp	r3, #0
 800cc30:	da18      	bge.n	800cc64 <f_lseek+0x414>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800cc32:	68bb      	ldr	r3, [r7, #8]
 800cc34:	7858      	ldrb	r0, [r3, #1]
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	6a1a      	ldr	r2, [r3, #32]
 800cc40:	2301      	movs	r3, #1
 800cc42:	f7fd fb69 	bl	800a318 <disk_write>
 800cc46:	4603      	mov	r3, r0
 800cc48:	2b00      	cmp	r3, #0
 800cc4a:	d004      	beq.n	800cc56 <f_lseek+0x406>
 800cc4c:	687b      	ldr	r3, [r7, #4]
 800cc4e:	2201      	movs	r2, #1
 800cc50:	755a      	strb	r2, [r3, #21]
 800cc52:	2301      	movs	r3, #1
 800cc54:	e01c      	b.n	800cc90 <f_lseek+0x440>
				fp->flag &= (BYTE)~FA_DIRTY;
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	7d1b      	ldrb	r3, [r3, #20]
 800cc5a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cc5e:	b2da      	uxtb	r2, r3
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800cc64:	68bb      	ldr	r3, [r7, #8]
 800cc66:	7858      	ldrb	r0, [r3, #1]
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800cc6e:	2301      	movs	r3, #1
 800cc70:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800cc72:	f7fd fb31 	bl	800a2d8 <disk_read>
 800cc76:	4603      	mov	r3, r0
 800cc78:	2b00      	cmp	r3, #0
 800cc7a:	d004      	beq.n	800cc86 <f_lseek+0x436>
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	2201      	movs	r2, #1
 800cc80:	755a      	strb	r2, [r3, #21]
 800cc82:	2301      	movs	r3, #1
 800cc84:	e004      	b.n	800cc90 <f_lseek+0x440>
#endif
			fp->sect = nsect;
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800cc8a:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800cc8c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800cc90:	4618      	mov	r0, r3
 800cc92:	3740      	adds	r7, #64	; 0x40
 800cc94:	46bd      	mov	sp, r7
 800cc96:	bd80      	pop	{r7, pc}

0800cc98 <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 800cc98:	b580      	push	{r7, lr}
 800cc9a:	b086      	sub	sp, #24
 800cc9c:	af00      	add	r7, sp, #0
 800cc9e:	6078      	str	r0, [r7, #4]
 800cca0:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 800cca2:	687b      	ldr	r3, [r7, #4]
 800cca4:	2b00      	cmp	r3, #0
 800cca6:	d101      	bne.n	800ccac <f_opendir+0x14>
 800cca8:	2309      	movs	r3, #9
 800ccaa:	e064      	b.n	800cd76 <f_opendir+0xde>

	/* Get logical drive */
	obj = &dp->obj;
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 800ccb0:	f107 010c 	add.w	r1, r7, #12
 800ccb4:	463b      	mov	r3, r7
 800ccb6:	2200      	movs	r2, #0
 800ccb8:	4618      	mov	r0, r3
 800ccba:	f7fe fec1 	bl	800ba40 <find_volume>
 800ccbe:	4603      	mov	r3, r0
 800ccc0:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800ccc2:	7dfb      	ldrb	r3, [r7, #23]
 800ccc4:	2b00      	cmp	r3, #0
 800ccc6:	d14f      	bne.n	800cd68 <f_opendir+0xd0>
		obj->fs = fs;
 800ccc8:	68fa      	ldr	r2, [r7, #12]
 800ccca:	693b      	ldr	r3, [r7, #16]
 800cccc:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
		res = follow_path(dp, path);			/* Follow the path to the directory */
 800ccce:	683b      	ldr	r3, [r7, #0]
 800ccd0:	4619      	mov	r1, r3
 800ccd2:	6878      	ldr	r0, [r7, #4]
 800ccd4:	f7fe fda4 	bl	800b820 <follow_path>
 800ccd8:	4603      	mov	r3, r0
 800ccda:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 800ccdc:	7dfb      	ldrb	r3, [r7, #23]
 800ccde:	2b00      	cmp	r3, #0
 800cce0:	d13d      	bne.n	800cd5e <f_opendir+0xc6>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 800cce2:	687b      	ldr	r3, [r7, #4]
 800cce4:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800cce8:	b25b      	sxtb	r3, r3
 800ccea:	2b00      	cmp	r3, #0
 800ccec:	db12      	blt.n	800cd14 <f_opendir+0x7c>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 800ccee:	693b      	ldr	r3, [r7, #16]
 800ccf0:	799b      	ldrb	r3, [r3, #6]
 800ccf2:	f003 0310 	and.w	r3, r3, #16
 800ccf6:	2b00      	cmp	r3, #0
 800ccf8:	d00a      	beq.n	800cd10 <f_opendir+0x78>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 800ccfa:	68fa      	ldr	r2, [r7, #12]
 800ccfc:	687b      	ldr	r3, [r7, #4]
 800ccfe:	6a1b      	ldr	r3, [r3, #32]
 800cd00:	4619      	mov	r1, r3
 800cd02:	4610      	mov	r0, r2
 800cd04:	f7fe fb75 	bl	800b3f2 <ld_clust>
 800cd08:	4602      	mov	r2, r0
 800cd0a:	693b      	ldr	r3, [r7, #16]
 800cd0c:	609a      	str	r2, [r3, #8]
 800cd0e:	e001      	b.n	800cd14 <f_opendir+0x7c>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 800cd10:	2305      	movs	r3, #5
 800cd12:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 800cd14:	7dfb      	ldrb	r3, [r7, #23]
 800cd16:	2b00      	cmp	r3, #0
 800cd18:	d121      	bne.n	800cd5e <f_opendir+0xc6>
				obj->id = fs->id;
 800cd1a:	68fb      	ldr	r3, [r7, #12]
 800cd1c:	88da      	ldrh	r2, [r3, #6]
 800cd1e:	693b      	ldr	r3, [r7, #16]
 800cd20:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 800cd22:	2100      	movs	r1, #0
 800cd24:	6878      	ldr	r0, [r7, #4]
 800cd26:	f7fe f9be 	bl	800b0a6 <dir_sdi>
 800cd2a:	4603      	mov	r3, r0
 800cd2c:	75fb      	strb	r3, [r7, #23]
#if _FS_LOCK != 0
				if (res == FR_OK) {
 800cd2e:	7dfb      	ldrb	r3, [r7, #23]
 800cd30:	2b00      	cmp	r3, #0
 800cd32:	d114      	bne.n	800cd5e <f_opendir+0xc6>
					if (obj->sclust) {
 800cd34:	693b      	ldr	r3, [r7, #16]
 800cd36:	689b      	ldr	r3, [r3, #8]
 800cd38:	2b00      	cmp	r3, #0
 800cd3a:	d00d      	beq.n	800cd58 <f_opendir+0xc0>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 800cd3c:	2100      	movs	r1, #0
 800cd3e:	6878      	ldr	r0, [r7, #4]
 800cd40:	f7fd fca6 	bl	800a690 <inc_lock>
 800cd44:	4602      	mov	r2, r0
 800cd46:	693b      	ldr	r3, [r7, #16]
 800cd48:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 800cd4a:	693b      	ldr	r3, [r7, #16]
 800cd4c:	691b      	ldr	r3, [r3, #16]
 800cd4e:	2b00      	cmp	r3, #0
 800cd50:	d105      	bne.n	800cd5e <f_opendir+0xc6>
 800cd52:	2312      	movs	r3, #18
 800cd54:	75fb      	strb	r3, [r7, #23]
 800cd56:	e002      	b.n	800cd5e <f_opendir+0xc6>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 800cd58:	693b      	ldr	r3, [r7, #16]
 800cd5a:	2200      	movs	r2, #0
 800cd5c:	611a      	str	r2, [r3, #16]
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 800cd5e:	7dfb      	ldrb	r3, [r7, #23]
 800cd60:	2b04      	cmp	r3, #4
 800cd62:	d101      	bne.n	800cd68 <f_opendir+0xd0>
 800cd64:	2305      	movs	r3, #5
 800cd66:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 800cd68:	7dfb      	ldrb	r3, [r7, #23]
 800cd6a:	2b00      	cmp	r3, #0
 800cd6c:	d002      	beq.n	800cd74 <f_opendir+0xdc>
 800cd6e:	693b      	ldr	r3, [r7, #16]
 800cd70:	2200      	movs	r2, #0
 800cd72:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800cd74:	7dfb      	ldrb	r3, [r7, #23]
}
 800cd76:	4618      	mov	r0, r3
 800cd78:	3718      	adds	r7, #24
 800cd7a:	46bd      	mov	sp, r7
 800cd7c:	bd80      	pop	{r7, pc}

0800cd7e <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 800cd7e:	b580      	push	{r7, lr}
 800cd80:	b084      	sub	sp, #16
 800cd82:	af00      	add	r7, sp, #0
 800cd84:	6078      	str	r0, [r7, #4]
 800cd86:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 800cd88:	687b      	ldr	r3, [r7, #4]
 800cd8a:	f107 0208 	add.w	r2, r7, #8
 800cd8e:	4611      	mov	r1, r2
 800cd90:	4618      	mov	r0, r3
 800cd92:	f7ff f8d9 	bl	800bf48 <validate>
 800cd96:	4603      	mov	r3, r0
 800cd98:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800cd9a:	7bfb      	ldrb	r3, [r7, #15]
 800cd9c:	2b00      	cmp	r3, #0
 800cd9e:	d126      	bne.n	800cdee <f_readdir+0x70>
		if (!fno) {
 800cda0:	683b      	ldr	r3, [r7, #0]
 800cda2:	2b00      	cmp	r3, #0
 800cda4:	d106      	bne.n	800cdb4 <f_readdir+0x36>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 800cda6:	2100      	movs	r1, #0
 800cda8:	6878      	ldr	r0, [r7, #4]
 800cdaa:	f7fe f97c 	bl	800b0a6 <dir_sdi>
 800cdae:	4603      	mov	r3, r0
 800cdb0:	73fb      	strb	r3, [r7, #15]
 800cdb2:	e01c      	b.n	800cdee <f_readdir+0x70>
		} else {
			INIT_NAMBUF(fs);
			res = dir_read(dp, 0);			/* Read an item */
 800cdb4:	2100      	movs	r1, #0
 800cdb6:	6878      	ldr	r0, [r7, #4]
 800cdb8:	f7fe fb5a 	bl	800b470 <dir_read>
 800cdbc:	4603      	mov	r3, r0
 800cdbe:	73fb      	strb	r3, [r7, #15]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 800cdc0:	7bfb      	ldrb	r3, [r7, #15]
 800cdc2:	2b04      	cmp	r3, #4
 800cdc4:	d101      	bne.n	800cdca <f_readdir+0x4c>
 800cdc6:	2300      	movs	r3, #0
 800cdc8:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK) {				/* A valid entry is found */
 800cdca:	7bfb      	ldrb	r3, [r7, #15]
 800cdcc:	2b00      	cmp	r3, #0
 800cdce:	d10e      	bne.n	800cdee <f_readdir+0x70>
				get_fileinfo(dp, fno);		/* Get the object information */
 800cdd0:	6839      	ldr	r1, [r7, #0]
 800cdd2:	6878      	ldr	r0, [r7, #4]
 800cdd4:	f7fe fc30 	bl	800b638 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 800cdd8:	2100      	movs	r1, #0
 800cdda:	6878      	ldr	r0, [r7, #4]
 800cddc:	f7fe f9ec 	bl	800b1b8 <dir_next>
 800cde0:	4603      	mov	r3, r0
 800cde2:	73fb      	strb	r3, [r7, #15]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 800cde4:	7bfb      	ldrb	r3, [r7, #15]
 800cde6:	2b04      	cmp	r3, #4
 800cde8:	d101      	bne.n	800cdee <f_readdir+0x70>
 800cdea:	2300      	movs	r3, #0
 800cdec:	73fb      	strb	r3, [r7, #15]
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
 800cdee:	7bfb      	ldrb	r3, [r7, #15]
}
 800cdf0:	4618      	mov	r0, r3
 800cdf2:	3710      	adds	r7, #16
 800cdf4:	46bd      	mov	sp, r7
 800cdf6:	bd80      	pop	{r7, pc}

0800cdf8 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 800cdf8:	b580      	push	{r7, lr}
 800cdfa:	b092      	sub	sp, #72	; 0x48
 800cdfc:	af00      	add	r7, sp, #0
 800cdfe:	60f8      	str	r0, [r7, #12]
 800ce00:	60b9      	str	r1, [r7, #8]
 800ce02:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 800ce04:	f107 0128 	add.w	r1, r7, #40	; 0x28
 800ce08:	f107 030c 	add.w	r3, r7, #12
 800ce0c:	2200      	movs	r2, #0
 800ce0e:	4618      	mov	r0, r3
 800ce10:	f7fe fe16 	bl	800ba40 <find_volume>
 800ce14:	4603      	mov	r3, r0
 800ce16:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (res == FR_OK) {
 800ce1a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800ce1e:	2b00      	cmp	r3, #0
 800ce20:	f040 8099 	bne.w	800cf56 <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 800ce24:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 800ce2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ce2c:	695a      	ldr	r2, [r3, #20]
 800ce2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ce30:	699b      	ldr	r3, [r3, #24]
 800ce32:	3b02      	subs	r3, #2
 800ce34:	429a      	cmp	r2, r3
 800ce36:	d804      	bhi.n	800ce42 <f_getfree+0x4a>
			*nclst = fs->free_clst;
 800ce38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ce3a:	695a      	ldr	r2, [r3, #20]
 800ce3c:	68bb      	ldr	r3, [r7, #8]
 800ce3e:	601a      	str	r2, [r3, #0]
 800ce40:	e089      	b.n	800cf56 <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 800ce42:	2300      	movs	r3, #0
 800ce44:	643b      	str	r3, [r7, #64]	; 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 800ce46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ce48:	781b      	ldrb	r3, [r3, #0]
 800ce4a:	2b01      	cmp	r3, #1
 800ce4c:	d128      	bne.n	800cea0 <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 800ce4e:	2302      	movs	r3, #2
 800ce50:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ce52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ce54:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 800ce56:	f107 0314 	add.w	r3, r7, #20
 800ce5a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800ce5c:	4618      	mov	r0, r3
 800ce5e:	f7fd fe06 	bl	800aa6e <get_fat>
 800ce62:	62f8      	str	r0, [r7, #44]	; 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 800ce64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce66:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ce6a:	d103      	bne.n	800ce74 <f_getfree+0x7c>
 800ce6c:	2301      	movs	r3, #1
 800ce6e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800ce72:	e063      	b.n	800cf3c <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 800ce74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce76:	2b01      	cmp	r3, #1
 800ce78:	d103      	bne.n	800ce82 <f_getfree+0x8a>
 800ce7a:	2302      	movs	r3, #2
 800ce7c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800ce80:	e05c      	b.n	800cf3c <f_getfree+0x144>
					if (stat == 0) nfree++;
 800ce82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce84:	2b00      	cmp	r3, #0
 800ce86:	d102      	bne.n	800ce8e <f_getfree+0x96>
 800ce88:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ce8a:	3301      	adds	r3, #1
 800ce8c:	643b      	str	r3, [r7, #64]	; 0x40
				} while (++clst < fs->n_fatent);
 800ce8e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ce90:	3301      	adds	r3, #1
 800ce92:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ce94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ce96:	699b      	ldr	r3, [r3, #24]
 800ce98:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800ce9a:	429a      	cmp	r2, r3
 800ce9c:	d3db      	bcc.n	800ce56 <f_getfree+0x5e>
 800ce9e:	e04d      	b.n	800cf3c <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 800cea0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cea2:	699b      	ldr	r3, [r3, #24]
 800cea4:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cea6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cea8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ceaa:	63bb      	str	r3, [r7, #56]	; 0x38
					i = 0; p = 0;
 800ceac:	2300      	movs	r3, #0
 800ceae:	637b      	str	r3, [r7, #52]	; 0x34
 800ceb0:	2300      	movs	r3, #0
 800ceb2:	633b      	str	r3, [r7, #48]	; 0x30
					do {
						if (i == 0) {
 800ceb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ceb6:	2b00      	cmp	r3, #0
 800ceb8:	d113      	bne.n	800cee2 <f_getfree+0xea>
							res = move_window(fs, sect++);
 800ceba:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800cebc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cebe:	1c5a      	adds	r2, r3, #1
 800cec0:	63ba      	str	r2, [r7, #56]	; 0x38
 800cec2:	4619      	mov	r1, r3
 800cec4:	f7fd fd16 	bl	800a8f4 <move_window>
 800cec8:	4603      	mov	r3, r0
 800ceca:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
							if (res != FR_OK) break;
 800cece:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800ced2:	2b00      	cmp	r3, #0
 800ced4:	d131      	bne.n	800cf3a <f_getfree+0x142>
							p = fs->win;
 800ced6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ced8:	3334      	adds	r3, #52	; 0x34
 800ceda:	633b      	str	r3, [r7, #48]	; 0x30
							i = SS(fs);
 800cedc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cede:	899b      	ldrh	r3, [r3, #12]
 800cee0:	637b      	str	r3, [r7, #52]	; 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 800cee2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cee4:	781b      	ldrb	r3, [r3, #0]
 800cee6:	2b02      	cmp	r3, #2
 800cee8:	d10f      	bne.n	800cf0a <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 800ceea:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800ceec:	f7fd fa52 	bl	800a394 <ld_word>
 800cef0:	4603      	mov	r3, r0
 800cef2:	2b00      	cmp	r3, #0
 800cef4:	d102      	bne.n	800cefc <f_getfree+0x104>
 800cef6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cef8:	3301      	adds	r3, #1
 800cefa:	643b      	str	r3, [r7, #64]	; 0x40
							p += 2; i -= 2;
 800cefc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cefe:	3302      	adds	r3, #2
 800cf00:	633b      	str	r3, [r7, #48]	; 0x30
 800cf02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cf04:	3b02      	subs	r3, #2
 800cf06:	637b      	str	r3, [r7, #52]	; 0x34
 800cf08:	e010      	b.n	800cf2c <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 800cf0a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800cf0c:	f7fd fa5a 	bl	800a3c4 <ld_dword>
 800cf10:	4603      	mov	r3, r0
 800cf12:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800cf16:	2b00      	cmp	r3, #0
 800cf18:	d102      	bne.n	800cf20 <f_getfree+0x128>
 800cf1a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cf1c:	3301      	adds	r3, #1
 800cf1e:	643b      	str	r3, [r7, #64]	; 0x40
							p += 4; i -= 4;
 800cf20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf22:	3304      	adds	r3, #4
 800cf24:	633b      	str	r3, [r7, #48]	; 0x30
 800cf26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cf28:	3b04      	subs	r3, #4
 800cf2a:	637b      	str	r3, [r7, #52]	; 0x34
						}
					} while (--clst);
 800cf2c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cf2e:	3b01      	subs	r3, #1
 800cf30:	63fb      	str	r3, [r7, #60]	; 0x3c
 800cf32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cf34:	2b00      	cmp	r3, #0
 800cf36:	d1bd      	bne.n	800ceb4 <f_getfree+0xbc>
 800cf38:	e000      	b.n	800cf3c <f_getfree+0x144>
							if (res != FR_OK) break;
 800cf3a:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 800cf3c:	68bb      	ldr	r3, [r7, #8]
 800cf3e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800cf40:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 800cf42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf44:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800cf46:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 800cf48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf4a:	791a      	ldrb	r2, [r3, #4]
 800cf4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf4e:	f042 0201 	orr.w	r2, r2, #1
 800cf52:	b2d2      	uxtb	r2, r2
 800cf54:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 800cf56:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 800cf5a:	4618      	mov	r0, r3
 800cf5c:	3748      	adds	r7, #72	; 0x48
 800cf5e:	46bd      	mov	sp, r7
 800cf60:	bd80      	pop	{r7, pc}

0800cf62 <putc_bfd>:
static
void putc_bfd (		/* Buffered write with code conversion */
	putbuff* pb,
	TCHAR c
)
{
 800cf62:	b580      	push	{r7, lr}
 800cf64:	b084      	sub	sp, #16
 800cf66:	af00      	add	r7, sp, #0
 800cf68:	6078      	str	r0, [r7, #4]
 800cf6a:	460b      	mov	r3, r1
 800cf6c:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
 800cf6e:	78fb      	ldrb	r3, [r7, #3]
 800cf70:	2b0a      	cmp	r3, #10
 800cf72:	d103      	bne.n	800cf7c <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 800cf74:	210d      	movs	r1, #13
 800cf76:	6878      	ldr	r0, [r7, #4]
 800cf78:	f7ff fff3 	bl	800cf62 <putc_bfd>
	}

	i = pb->idx;		/* Write index of pb->buf[] */
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	685b      	ldr	r3, [r3, #4]
 800cf80:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 800cf82:	68fb      	ldr	r3, [r7, #12]
 800cf84:	2b00      	cmp	r3, #0
 800cf86:	db25      	blt.n	800cfd4 <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 800cf88:	68fb      	ldr	r3, [r7, #12]
 800cf8a:	1c5a      	adds	r2, r3, #1
 800cf8c:	60fa      	str	r2, [r7, #12]
 800cf8e:	687a      	ldr	r2, [r7, #4]
 800cf90:	4413      	add	r3, r2
 800cf92:	78fa      	ldrb	r2, [r7, #3]
 800cf94:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 800cf96:	68fb      	ldr	r3, [r7, #12]
 800cf98:	2b3c      	cmp	r3, #60	; 0x3c
 800cf9a:	dd12      	ble.n	800cfc2 <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	6818      	ldr	r0, [r3, #0]
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	f103 010c 	add.w	r1, r3, #12
 800cfa6:	68fa      	ldr	r2, [r7, #12]
 800cfa8:	f107 0308 	add.w	r3, r7, #8
 800cfac:	f7ff fa14 	bl	800c3d8 <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 800cfb0:	68ba      	ldr	r2, [r7, #8]
 800cfb2:	68fb      	ldr	r3, [r7, #12]
 800cfb4:	429a      	cmp	r2, r3
 800cfb6:	d101      	bne.n	800cfbc <putc_bfd+0x5a>
 800cfb8:	2300      	movs	r3, #0
 800cfba:	e001      	b.n	800cfc0 <putc_bfd+0x5e>
 800cfbc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800cfc0:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 800cfc2:	687b      	ldr	r3, [r7, #4]
 800cfc4:	68fa      	ldr	r2, [r7, #12]
 800cfc6:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	689b      	ldr	r3, [r3, #8]
 800cfcc:	1c5a      	adds	r2, r3, #1
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	609a      	str	r2, [r3, #8]
 800cfd2:	e000      	b.n	800cfd6 <putc_bfd+0x74>
	if (i < 0) return;
 800cfd4:	bf00      	nop
}
 800cfd6:	3710      	adds	r7, #16
 800cfd8:	46bd      	mov	sp, r7
 800cfda:	bd80      	pop	{r7, pc}

0800cfdc <putc_flush>:

static
int putc_flush (		/* Flush left characters in the buffer */
	putbuff* pb
)
{
 800cfdc:	b580      	push	{r7, lr}
 800cfde:	b084      	sub	sp, #16
 800cfe0:	af00      	add	r7, sp, #0
 800cfe2:	6078      	str	r0, [r7, #4]
	UINT nw;

	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 800cfe4:	687b      	ldr	r3, [r7, #4]
 800cfe6:	685b      	ldr	r3, [r3, #4]
 800cfe8:	2b00      	cmp	r3, #0
 800cfea:	db17      	blt.n	800d01c <putc_flush+0x40>
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	6818      	ldr	r0, [r3, #0]
 800cff0:	687b      	ldr	r3, [r7, #4]
 800cff2:	f103 010c 	add.w	r1, r3, #12
 800cff6:	687b      	ldr	r3, [r7, #4]
 800cff8:	685b      	ldr	r3, [r3, #4]
 800cffa:	461a      	mov	r2, r3
 800cffc:	f107 030c 	add.w	r3, r7, #12
 800d000:	f7ff f9ea 	bl	800c3d8 <f_write>
 800d004:	4603      	mov	r3, r0
 800d006:	2b00      	cmp	r3, #0
 800d008:	d108      	bne.n	800d01c <putc_flush+0x40>
		&& (UINT)pb->idx == nw) return pb->nchr;
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	685b      	ldr	r3, [r3, #4]
 800d00e:	461a      	mov	r2, r3
 800d010:	68fb      	ldr	r3, [r7, #12]
 800d012:	429a      	cmp	r2, r3
 800d014:	d102      	bne.n	800d01c <putc_flush+0x40>
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	689b      	ldr	r3, [r3, #8]
 800d01a:	e001      	b.n	800d020 <putc_flush+0x44>
	return EOF;
 800d01c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800d020:	4618      	mov	r0, r3
 800d022:	3710      	adds	r7, #16
 800d024:	46bd      	mov	sp, r7
 800d026:	bd80      	pop	{r7, pc}

0800d028 <putc_init>:
static
void putc_init (		/* Initialize write buffer */
	putbuff* pb,
	FIL* fp
)
{
 800d028:	b480      	push	{r7}
 800d02a:	b083      	sub	sp, #12
 800d02c:	af00      	add	r7, sp, #0
 800d02e:	6078      	str	r0, [r7, #4]
 800d030:	6039      	str	r1, [r7, #0]
	pb->fp = fp;
 800d032:	687b      	ldr	r3, [r7, #4]
 800d034:	683a      	ldr	r2, [r7, #0]
 800d036:	601a      	str	r2, [r3, #0]
	pb->nchr = pb->idx = 0;
 800d038:	687b      	ldr	r3, [r7, #4]
 800d03a:	2200      	movs	r2, #0
 800d03c:	605a      	str	r2, [r3, #4]
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	685a      	ldr	r2, [r3, #4]
 800d042:	687b      	ldr	r3, [r7, #4]
 800d044:	609a      	str	r2, [r3, #8]
}
 800d046:	bf00      	nop
 800d048:	370c      	adds	r7, #12
 800d04a:	46bd      	mov	sp, r7
 800d04c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d050:	4770      	bx	lr

0800d052 <f_puts>:

int f_puts (
	const TCHAR* str,	/* Pointer to the string to be output */
	FIL* fp				/* Pointer to the file object */
)
{
 800d052:	b580      	push	{r7, lr}
 800d054:	b096      	sub	sp, #88	; 0x58
 800d056:	af00      	add	r7, sp, #0
 800d058:	6078      	str	r0, [r7, #4]
 800d05a:	6039      	str	r1, [r7, #0]
	putbuff pb;


	putc_init(&pb, fp);
 800d05c:	f107 030c 	add.w	r3, r7, #12
 800d060:	6839      	ldr	r1, [r7, #0]
 800d062:	4618      	mov	r0, r3
 800d064:	f7ff ffe0 	bl	800d028 <putc_init>
	while (*str) putc_bfd(&pb, *str++);		/* Put the string */
 800d068:	e009      	b.n	800d07e <f_puts+0x2c>
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	1c5a      	adds	r2, r3, #1
 800d06e:	607a      	str	r2, [r7, #4]
 800d070:	781a      	ldrb	r2, [r3, #0]
 800d072:	f107 030c 	add.w	r3, r7, #12
 800d076:	4611      	mov	r1, r2
 800d078:	4618      	mov	r0, r3
 800d07a:	f7ff ff72 	bl	800cf62 <putc_bfd>
 800d07e:	687b      	ldr	r3, [r7, #4]
 800d080:	781b      	ldrb	r3, [r3, #0]
 800d082:	2b00      	cmp	r3, #0
 800d084:	d1f1      	bne.n	800d06a <f_puts+0x18>
	return putc_flush(&pb);
 800d086:	f107 030c 	add.w	r3, r7, #12
 800d08a:	4618      	mov	r0, r3
 800d08c:	f7ff ffa6 	bl	800cfdc <putc_flush>
 800d090:	4603      	mov	r3, r0
}
 800d092:	4618      	mov	r0, r3
 800d094:	3758      	adds	r7, #88	; 0x58
 800d096:	46bd      	mov	sp, r7
 800d098:	bd80      	pop	{r7, pc}
	...

0800d09c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800d09c:	b480      	push	{r7}
 800d09e:	b087      	sub	sp, #28
 800d0a0:	af00      	add	r7, sp, #0
 800d0a2:	60f8      	str	r0, [r7, #12]
 800d0a4:	60b9      	str	r1, [r7, #8]
 800d0a6:	4613      	mov	r3, r2
 800d0a8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800d0aa:	2301      	movs	r3, #1
 800d0ac:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800d0ae:	2300      	movs	r3, #0
 800d0b0:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800d0b2:	4b1f      	ldr	r3, [pc, #124]	; (800d130 <FATFS_LinkDriverEx+0x94>)
 800d0b4:	7a5b      	ldrb	r3, [r3, #9]
 800d0b6:	b2db      	uxtb	r3, r3
 800d0b8:	2b00      	cmp	r3, #0
 800d0ba:	d131      	bne.n	800d120 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800d0bc:	4b1c      	ldr	r3, [pc, #112]	; (800d130 <FATFS_LinkDriverEx+0x94>)
 800d0be:	7a5b      	ldrb	r3, [r3, #9]
 800d0c0:	b2db      	uxtb	r3, r3
 800d0c2:	461a      	mov	r2, r3
 800d0c4:	4b1a      	ldr	r3, [pc, #104]	; (800d130 <FATFS_LinkDriverEx+0x94>)
 800d0c6:	2100      	movs	r1, #0
 800d0c8:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800d0ca:	4b19      	ldr	r3, [pc, #100]	; (800d130 <FATFS_LinkDriverEx+0x94>)
 800d0cc:	7a5b      	ldrb	r3, [r3, #9]
 800d0ce:	b2db      	uxtb	r3, r3
 800d0d0:	4a17      	ldr	r2, [pc, #92]	; (800d130 <FATFS_LinkDriverEx+0x94>)
 800d0d2:	009b      	lsls	r3, r3, #2
 800d0d4:	4413      	add	r3, r2
 800d0d6:	68fa      	ldr	r2, [r7, #12]
 800d0d8:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800d0da:	4b15      	ldr	r3, [pc, #84]	; (800d130 <FATFS_LinkDriverEx+0x94>)
 800d0dc:	7a5b      	ldrb	r3, [r3, #9]
 800d0de:	b2db      	uxtb	r3, r3
 800d0e0:	461a      	mov	r2, r3
 800d0e2:	4b13      	ldr	r3, [pc, #76]	; (800d130 <FATFS_LinkDriverEx+0x94>)
 800d0e4:	4413      	add	r3, r2
 800d0e6:	79fa      	ldrb	r2, [r7, #7]
 800d0e8:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800d0ea:	4b11      	ldr	r3, [pc, #68]	; (800d130 <FATFS_LinkDriverEx+0x94>)
 800d0ec:	7a5b      	ldrb	r3, [r3, #9]
 800d0ee:	b2db      	uxtb	r3, r3
 800d0f0:	1c5a      	adds	r2, r3, #1
 800d0f2:	b2d1      	uxtb	r1, r2
 800d0f4:	4a0e      	ldr	r2, [pc, #56]	; (800d130 <FATFS_LinkDriverEx+0x94>)
 800d0f6:	7251      	strb	r1, [r2, #9]
 800d0f8:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800d0fa:	7dbb      	ldrb	r3, [r7, #22]
 800d0fc:	3330      	adds	r3, #48	; 0x30
 800d0fe:	b2da      	uxtb	r2, r3
 800d100:	68bb      	ldr	r3, [r7, #8]
 800d102:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800d104:	68bb      	ldr	r3, [r7, #8]
 800d106:	3301      	adds	r3, #1
 800d108:	223a      	movs	r2, #58	; 0x3a
 800d10a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800d10c:	68bb      	ldr	r3, [r7, #8]
 800d10e:	3302      	adds	r3, #2
 800d110:	222f      	movs	r2, #47	; 0x2f
 800d112:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800d114:	68bb      	ldr	r3, [r7, #8]
 800d116:	3303      	adds	r3, #3
 800d118:	2200      	movs	r2, #0
 800d11a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800d11c:	2300      	movs	r3, #0
 800d11e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800d120:	7dfb      	ldrb	r3, [r7, #23]
}
 800d122:	4618      	mov	r0, r3
 800d124:	371c      	adds	r7, #28
 800d126:	46bd      	mov	sp, r7
 800d128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d12c:	4770      	bx	lr
 800d12e:	bf00      	nop
 800d130:	200003a0 	.word	0x200003a0

0800d134 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800d134:	b580      	push	{r7, lr}
 800d136:	b082      	sub	sp, #8
 800d138:	af00      	add	r7, sp, #0
 800d13a:	6078      	str	r0, [r7, #4]
 800d13c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800d13e:	2200      	movs	r2, #0
 800d140:	6839      	ldr	r1, [r7, #0]
 800d142:	6878      	ldr	r0, [r7, #4]
 800d144:	f7ff ffaa 	bl	800d09c <FATFS_LinkDriverEx>
 800d148:	4603      	mov	r3, r0
}
 800d14a:	4618      	mov	r0, r3
 800d14c:	3708      	adds	r7, #8
 800d14e:	46bd      	mov	sp, r7
 800d150:	bd80      	pop	{r7, pc}
	...

0800d154 <__errno>:
 800d154:	4b01      	ldr	r3, [pc, #4]	; (800d15c <__errno+0x8>)
 800d156:	6818      	ldr	r0, [r3, #0]
 800d158:	4770      	bx	lr
 800d15a:	bf00      	nop
 800d15c:	20000130 	.word	0x20000130

0800d160 <__libc_init_array>:
 800d160:	b570      	push	{r4, r5, r6, lr}
 800d162:	4e0d      	ldr	r6, [pc, #52]	; (800d198 <__libc_init_array+0x38>)
 800d164:	4c0d      	ldr	r4, [pc, #52]	; (800d19c <__libc_init_array+0x3c>)
 800d166:	1ba4      	subs	r4, r4, r6
 800d168:	10a4      	asrs	r4, r4, #2
 800d16a:	2500      	movs	r5, #0
 800d16c:	42a5      	cmp	r5, r4
 800d16e:	d109      	bne.n	800d184 <__libc_init_array+0x24>
 800d170:	4e0b      	ldr	r6, [pc, #44]	; (800d1a0 <__libc_init_array+0x40>)
 800d172:	4c0c      	ldr	r4, [pc, #48]	; (800d1a4 <__libc_init_array+0x44>)
 800d174:	f002 fd66 	bl	800fc44 <_init>
 800d178:	1ba4      	subs	r4, r4, r6
 800d17a:	10a4      	asrs	r4, r4, #2
 800d17c:	2500      	movs	r5, #0
 800d17e:	42a5      	cmp	r5, r4
 800d180:	d105      	bne.n	800d18e <__libc_init_array+0x2e>
 800d182:	bd70      	pop	{r4, r5, r6, pc}
 800d184:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800d188:	4798      	blx	r3
 800d18a:	3501      	adds	r5, #1
 800d18c:	e7ee      	b.n	800d16c <__libc_init_array+0xc>
 800d18e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800d192:	4798      	blx	r3
 800d194:	3501      	adds	r5, #1
 800d196:	e7f2      	b.n	800d17e <__libc_init_array+0x1e>
 800d198:	080103b0 	.word	0x080103b0
 800d19c:	080103b0 	.word	0x080103b0
 800d1a0:	080103b0 	.word	0x080103b0
 800d1a4:	080103b4 	.word	0x080103b4

0800d1a8 <memcpy>:
 800d1a8:	b510      	push	{r4, lr}
 800d1aa:	1e43      	subs	r3, r0, #1
 800d1ac:	440a      	add	r2, r1
 800d1ae:	4291      	cmp	r1, r2
 800d1b0:	d100      	bne.n	800d1b4 <memcpy+0xc>
 800d1b2:	bd10      	pop	{r4, pc}
 800d1b4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d1b8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d1bc:	e7f7      	b.n	800d1ae <memcpy+0x6>

0800d1be <memset>:
 800d1be:	4402      	add	r2, r0
 800d1c0:	4603      	mov	r3, r0
 800d1c2:	4293      	cmp	r3, r2
 800d1c4:	d100      	bne.n	800d1c8 <memset+0xa>
 800d1c6:	4770      	bx	lr
 800d1c8:	f803 1b01 	strb.w	r1, [r3], #1
 800d1cc:	e7f9      	b.n	800d1c2 <memset+0x4>

0800d1ce <__cvt>:
 800d1ce:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d1d2:	ec55 4b10 	vmov	r4, r5, d0
 800d1d6:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800d1d8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800d1dc:	2d00      	cmp	r5, #0
 800d1de:	460e      	mov	r6, r1
 800d1e0:	4691      	mov	r9, r2
 800d1e2:	4619      	mov	r1, r3
 800d1e4:	bfb8      	it	lt
 800d1e6:	4622      	movlt	r2, r4
 800d1e8:	462b      	mov	r3, r5
 800d1ea:	f027 0720 	bic.w	r7, r7, #32
 800d1ee:	bfbb      	ittet	lt
 800d1f0:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800d1f4:	461d      	movlt	r5, r3
 800d1f6:	2300      	movge	r3, #0
 800d1f8:	232d      	movlt	r3, #45	; 0x2d
 800d1fa:	bfb8      	it	lt
 800d1fc:	4614      	movlt	r4, r2
 800d1fe:	2f46      	cmp	r7, #70	; 0x46
 800d200:	700b      	strb	r3, [r1, #0]
 800d202:	d004      	beq.n	800d20e <__cvt+0x40>
 800d204:	2f45      	cmp	r7, #69	; 0x45
 800d206:	d100      	bne.n	800d20a <__cvt+0x3c>
 800d208:	3601      	adds	r6, #1
 800d20a:	2102      	movs	r1, #2
 800d20c:	e000      	b.n	800d210 <__cvt+0x42>
 800d20e:	2103      	movs	r1, #3
 800d210:	ab03      	add	r3, sp, #12
 800d212:	9301      	str	r3, [sp, #4]
 800d214:	ab02      	add	r3, sp, #8
 800d216:	9300      	str	r3, [sp, #0]
 800d218:	4632      	mov	r2, r6
 800d21a:	4653      	mov	r3, sl
 800d21c:	ec45 4b10 	vmov	d0, r4, r5
 800d220:	f000 fe1a 	bl	800de58 <_dtoa_r>
 800d224:	2f47      	cmp	r7, #71	; 0x47
 800d226:	4680      	mov	r8, r0
 800d228:	d102      	bne.n	800d230 <__cvt+0x62>
 800d22a:	f019 0f01 	tst.w	r9, #1
 800d22e:	d026      	beq.n	800d27e <__cvt+0xb0>
 800d230:	2f46      	cmp	r7, #70	; 0x46
 800d232:	eb08 0906 	add.w	r9, r8, r6
 800d236:	d111      	bne.n	800d25c <__cvt+0x8e>
 800d238:	f898 3000 	ldrb.w	r3, [r8]
 800d23c:	2b30      	cmp	r3, #48	; 0x30
 800d23e:	d10a      	bne.n	800d256 <__cvt+0x88>
 800d240:	2200      	movs	r2, #0
 800d242:	2300      	movs	r3, #0
 800d244:	4620      	mov	r0, r4
 800d246:	4629      	mov	r1, r5
 800d248:	f7f3 fc3e 	bl	8000ac8 <__aeabi_dcmpeq>
 800d24c:	b918      	cbnz	r0, 800d256 <__cvt+0x88>
 800d24e:	f1c6 0601 	rsb	r6, r6, #1
 800d252:	f8ca 6000 	str.w	r6, [sl]
 800d256:	f8da 3000 	ldr.w	r3, [sl]
 800d25a:	4499      	add	r9, r3
 800d25c:	2200      	movs	r2, #0
 800d25e:	2300      	movs	r3, #0
 800d260:	4620      	mov	r0, r4
 800d262:	4629      	mov	r1, r5
 800d264:	f7f3 fc30 	bl	8000ac8 <__aeabi_dcmpeq>
 800d268:	b938      	cbnz	r0, 800d27a <__cvt+0xac>
 800d26a:	2230      	movs	r2, #48	; 0x30
 800d26c:	9b03      	ldr	r3, [sp, #12]
 800d26e:	454b      	cmp	r3, r9
 800d270:	d205      	bcs.n	800d27e <__cvt+0xb0>
 800d272:	1c59      	adds	r1, r3, #1
 800d274:	9103      	str	r1, [sp, #12]
 800d276:	701a      	strb	r2, [r3, #0]
 800d278:	e7f8      	b.n	800d26c <__cvt+0x9e>
 800d27a:	f8cd 900c 	str.w	r9, [sp, #12]
 800d27e:	9b03      	ldr	r3, [sp, #12]
 800d280:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d282:	eba3 0308 	sub.w	r3, r3, r8
 800d286:	4640      	mov	r0, r8
 800d288:	6013      	str	r3, [r2, #0]
 800d28a:	b004      	add	sp, #16
 800d28c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800d290 <__exponent>:
 800d290:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d292:	2900      	cmp	r1, #0
 800d294:	4604      	mov	r4, r0
 800d296:	bfba      	itte	lt
 800d298:	4249      	neglt	r1, r1
 800d29a:	232d      	movlt	r3, #45	; 0x2d
 800d29c:	232b      	movge	r3, #43	; 0x2b
 800d29e:	2909      	cmp	r1, #9
 800d2a0:	f804 2b02 	strb.w	r2, [r4], #2
 800d2a4:	7043      	strb	r3, [r0, #1]
 800d2a6:	dd20      	ble.n	800d2ea <__exponent+0x5a>
 800d2a8:	f10d 0307 	add.w	r3, sp, #7
 800d2ac:	461f      	mov	r7, r3
 800d2ae:	260a      	movs	r6, #10
 800d2b0:	fb91 f5f6 	sdiv	r5, r1, r6
 800d2b4:	fb06 1115 	mls	r1, r6, r5, r1
 800d2b8:	3130      	adds	r1, #48	; 0x30
 800d2ba:	2d09      	cmp	r5, #9
 800d2bc:	f803 1c01 	strb.w	r1, [r3, #-1]
 800d2c0:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 800d2c4:	4629      	mov	r1, r5
 800d2c6:	dc09      	bgt.n	800d2dc <__exponent+0x4c>
 800d2c8:	3130      	adds	r1, #48	; 0x30
 800d2ca:	3b02      	subs	r3, #2
 800d2cc:	f802 1c01 	strb.w	r1, [r2, #-1]
 800d2d0:	42bb      	cmp	r3, r7
 800d2d2:	4622      	mov	r2, r4
 800d2d4:	d304      	bcc.n	800d2e0 <__exponent+0x50>
 800d2d6:	1a10      	subs	r0, r2, r0
 800d2d8:	b003      	add	sp, #12
 800d2da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d2dc:	4613      	mov	r3, r2
 800d2de:	e7e7      	b.n	800d2b0 <__exponent+0x20>
 800d2e0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d2e4:	f804 2b01 	strb.w	r2, [r4], #1
 800d2e8:	e7f2      	b.n	800d2d0 <__exponent+0x40>
 800d2ea:	2330      	movs	r3, #48	; 0x30
 800d2ec:	4419      	add	r1, r3
 800d2ee:	7083      	strb	r3, [r0, #2]
 800d2f0:	1d02      	adds	r2, r0, #4
 800d2f2:	70c1      	strb	r1, [r0, #3]
 800d2f4:	e7ef      	b.n	800d2d6 <__exponent+0x46>
	...

0800d2f8 <_printf_float>:
 800d2f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2fc:	b08d      	sub	sp, #52	; 0x34
 800d2fe:	460c      	mov	r4, r1
 800d300:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800d304:	4616      	mov	r6, r2
 800d306:	461f      	mov	r7, r3
 800d308:	4605      	mov	r5, r0
 800d30a:	f001 fcd7 	bl	800ecbc <_localeconv_r>
 800d30e:	6803      	ldr	r3, [r0, #0]
 800d310:	9304      	str	r3, [sp, #16]
 800d312:	4618      	mov	r0, r3
 800d314:	f7f2 ff5c 	bl	80001d0 <strlen>
 800d318:	2300      	movs	r3, #0
 800d31a:	930a      	str	r3, [sp, #40]	; 0x28
 800d31c:	f8d8 3000 	ldr.w	r3, [r8]
 800d320:	9005      	str	r0, [sp, #20]
 800d322:	3307      	adds	r3, #7
 800d324:	f023 0307 	bic.w	r3, r3, #7
 800d328:	f103 0208 	add.w	r2, r3, #8
 800d32c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800d330:	f8d4 b000 	ldr.w	fp, [r4]
 800d334:	f8c8 2000 	str.w	r2, [r8]
 800d338:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d33c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800d340:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800d344:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800d348:	9307      	str	r3, [sp, #28]
 800d34a:	f8cd 8018 	str.w	r8, [sp, #24]
 800d34e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d352:	4ba7      	ldr	r3, [pc, #668]	; (800d5f0 <_printf_float+0x2f8>)
 800d354:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d358:	f7f3 fbe8 	bl	8000b2c <__aeabi_dcmpun>
 800d35c:	bb70      	cbnz	r0, 800d3bc <_printf_float+0xc4>
 800d35e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d362:	4ba3      	ldr	r3, [pc, #652]	; (800d5f0 <_printf_float+0x2f8>)
 800d364:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d368:	f7f3 fbc2 	bl	8000af0 <__aeabi_dcmple>
 800d36c:	bb30      	cbnz	r0, 800d3bc <_printf_float+0xc4>
 800d36e:	2200      	movs	r2, #0
 800d370:	2300      	movs	r3, #0
 800d372:	4640      	mov	r0, r8
 800d374:	4649      	mov	r1, r9
 800d376:	f7f3 fbb1 	bl	8000adc <__aeabi_dcmplt>
 800d37a:	b110      	cbz	r0, 800d382 <_printf_float+0x8a>
 800d37c:	232d      	movs	r3, #45	; 0x2d
 800d37e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d382:	4a9c      	ldr	r2, [pc, #624]	; (800d5f4 <_printf_float+0x2fc>)
 800d384:	4b9c      	ldr	r3, [pc, #624]	; (800d5f8 <_printf_float+0x300>)
 800d386:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800d38a:	bf8c      	ite	hi
 800d38c:	4690      	movhi	r8, r2
 800d38e:	4698      	movls	r8, r3
 800d390:	2303      	movs	r3, #3
 800d392:	f02b 0204 	bic.w	r2, fp, #4
 800d396:	6123      	str	r3, [r4, #16]
 800d398:	6022      	str	r2, [r4, #0]
 800d39a:	f04f 0900 	mov.w	r9, #0
 800d39e:	9700      	str	r7, [sp, #0]
 800d3a0:	4633      	mov	r3, r6
 800d3a2:	aa0b      	add	r2, sp, #44	; 0x2c
 800d3a4:	4621      	mov	r1, r4
 800d3a6:	4628      	mov	r0, r5
 800d3a8:	f000 f9e6 	bl	800d778 <_printf_common>
 800d3ac:	3001      	adds	r0, #1
 800d3ae:	f040 808d 	bne.w	800d4cc <_printf_float+0x1d4>
 800d3b2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d3b6:	b00d      	add	sp, #52	; 0x34
 800d3b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d3bc:	4642      	mov	r2, r8
 800d3be:	464b      	mov	r3, r9
 800d3c0:	4640      	mov	r0, r8
 800d3c2:	4649      	mov	r1, r9
 800d3c4:	f7f3 fbb2 	bl	8000b2c <__aeabi_dcmpun>
 800d3c8:	b110      	cbz	r0, 800d3d0 <_printf_float+0xd8>
 800d3ca:	4a8c      	ldr	r2, [pc, #560]	; (800d5fc <_printf_float+0x304>)
 800d3cc:	4b8c      	ldr	r3, [pc, #560]	; (800d600 <_printf_float+0x308>)
 800d3ce:	e7da      	b.n	800d386 <_printf_float+0x8e>
 800d3d0:	6861      	ldr	r1, [r4, #4]
 800d3d2:	1c4b      	adds	r3, r1, #1
 800d3d4:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800d3d8:	a80a      	add	r0, sp, #40	; 0x28
 800d3da:	d13e      	bne.n	800d45a <_printf_float+0x162>
 800d3dc:	2306      	movs	r3, #6
 800d3de:	6063      	str	r3, [r4, #4]
 800d3e0:	2300      	movs	r3, #0
 800d3e2:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800d3e6:	ab09      	add	r3, sp, #36	; 0x24
 800d3e8:	9300      	str	r3, [sp, #0]
 800d3ea:	ec49 8b10 	vmov	d0, r8, r9
 800d3ee:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800d3f2:	6022      	str	r2, [r4, #0]
 800d3f4:	f8cd a004 	str.w	sl, [sp, #4]
 800d3f8:	6861      	ldr	r1, [r4, #4]
 800d3fa:	4628      	mov	r0, r5
 800d3fc:	f7ff fee7 	bl	800d1ce <__cvt>
 800d400:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800d404:	2b47      	cmp	r3, #71	; 0x47
 800d406:	4680      	mov	r8, r0
 800d408:	d109      	bne.n	800d41e <_printf_float+0x126>
 800d40a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d40c:	1cd8      	adds	r0, r3, #3
 800d40e:	db02      	blt.n	800d416 <_printf_float+0x11e>
 800d410:	6862      	ldr	r2, [r4, #4]
 800d412:	4293      	cmp	r3, r2
 800d414:	dd47      	ble.n	800d4a6 <_printf_float+0x1ae>
 800d416:	f1aa 0a02 	sub.w	sl, sl, #2
 800d41a:	fa5f fa8a 	uxtb.w	sl, sl
 800d41e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800d422:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d424:	d824      	bhi.n	800d470 <_printf_float+0x178>
 800d426:	3901      	subs	r1, #1
 800d428:	4652      	mov	r2, sl
 800d42a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800d42e:	9109      	str	r1, [sp, #36]	; 0x24
 800d430:	f7ff ff2e 	bl	800d290 <__exponent>
 800d434:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d436:	1813      	adds	r3, r2, r0
 800d438:	2a01      	cmp	r2, #1
 800d43a:	4681      	mov	r9, r0
 800d43c:	6123      	str	r3, [r4, #16]
 800d43e:	dc02      	bgt.n	800d446 <_printf_float+0x14e>
 800d440:	6822      	ldr	r2, [r4, #0]
 800d442:	07d1      	lsls	r1, r2, #31
 800d444:	d501      	bpl.n	800d44a <_printf_float+0x152>
 800d446:	3301      	adds	r3, #1
 800d448:	6123      	str	r3, [r4, #16]
 800d44a:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800d44e:	2b00      	cmp	r3, #0
 800d450:	d0a5      	beq.n	800d39e <_printf_float+0xa6>
 800d452:	232d      	movs	r3, #45	; 0x2d
 800d454:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d458:	e7a1      	b.n	800d39e <_printf_float+0xa6>
 800d45a:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800d45e:	f000 8177 	beq.w	800d750 <_printf_float+0x458>
 800d462:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800d466:	d1bb      	bne.n	800d3e0 <_printf_float+0xe8>
 800d468:	2900      	cmp	r1, #0
 800d46a:	d1b9      	bne.n	800d3e0 <_printf_float+0xe8>
 800d46c:	2301      	movs	r3, #1
 800d46e:	e7b6      	b.n	800d3de <_printf_float+0xe6>
 800d470:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800d474:	d119      	bne.n	800d4aa <_printf_float+0x1b2>
 800d476:	2900      	cmp	r1, #0
 800d478:	6863      	ldr	r3, [r4, #4]
 800d47a:	dd0c      	ble.n	800d496 <_printf_float+0x19e>
 800d47c:	6121      	str	r1, [r4, #16]
 800d47e:	b913      	cbnz	r3, 800d486 <_printf_float+0x18e>
 800d480:	6822      	ldr	r2, [r4, #0]
 800d482:	07d2      	lsls	r2, r2, #31
 800d484:	d502      	bpl.n	800d48c <_printf_float+0x194>
 800d486:	3301      	adds	r3, #1
 800d488:	440b      	add	r3, r1
 800d48a:	6123      	str	r3, [r4, #16]
 800d48c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d48e:	65a3      	str	r3, [r4, #88]	; 0x58
 800d490:	f04f 0900 	mov.w	r9, #0
 800d494:	e7d9      	b.n	800d44a <_printf_float+0x152>
 800d496:	b913      	cbnz	r3, 800d49e <_printf_float+0x1a6>
 800d498:	6822      	ldr	r2, [r4, #0]
 800d49a:	07d0      	lsls	r0, r2, #31
 800d49c:	d501      	bpl.n	800d4a2 <_printf_float+0x1aa>
 800d49e:	3302      	adds	r3, #2
 800d4a0:	e7f3      	b.n	800d48a <_printf_float+0x192>
 800d4a2:	2301      	movs	r3, #1
 800d4a4:	e7f1      	b.n	800d48a <_printf_float+0x192>
 800d4a6:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800d4aa:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800d4ae:	4293      	cmp	r3, r2
 800d4b0:	db05      	blt.n	800d4be <_printf_float+0x1c6>
 800d4b2:	6822      	ldr	r2, [r4, #0]
 800d4b4:	6123      	str	r3, [r4, #16]
 800d4b6:	07d1      	lsls	r1, r2, #31
 800d4b8:	d5e8      	bpl.n	800d48c <_printf_float+0x194>
 800d4ba:	3301      	adds	r3, #1
 800d4bc:	e7e5      	b.n	800d48a <_printf_float+0x192>
 800d4be:	2b00      	cmp	r3, #0
 800d4c0:	bfd4      	ite	le
 800d4c2:	f1c3 0302 	rsble	r3, r3, #2
 800d4c6:	2301      	movgt	r3, #1
 800d4c8:	4413      	add	r3, r2
 800d4ca:	e7de      	b.n	800d48a <_printf_float+0x192>
 800d4cc:	6823      	ldr	r3, [r4, #0]
 800d4ce:	055a      	lsls	r2, r3, #21
 800d4d0:	d407      	bmi.n	800d4e2 <_printf_float+0x1ea>
 800d4d2:	6923      	ldr	r3, [r4, #16]
 800d4d4:	4642      	mov	r2, r8
 800d4d6:	4631      	mov	r1, r6
 800d4d8:	4628      	mov	r0, r5
 800d4da:	47b8      	blx	r7
 800d4dc:	3001      	adds	r0, #1
 800d4de:	d12b      	bne.n	800d538 <_printf_float+0x240>
 800d4e0:	e767      	b.n	800d3b2 <_printf_float+0xba>
 800d4e2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800d4e6:	f240 80dc 	bls.w	800d6a2 <_printf_float+0x3aa>
 800d4ea:	2200      	movs	r2, #0
 800d4ec:	2300      	movs	r3, #0
 800d4ee:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800d4f2:	f7f3 fae9 	bl	8000ac8 <__aeabi_dcmpeq>
 800d4f6:	2800      	cmp	r0, #0
 800d4f8:	d033      	beq.n	800d562 <_printf_float+0x26a>
 800d4fa:	2301      	movs	r3, #1
 800d4fc:	4a41      	ldr	r2, [pc, #260]	; (800d604 <_printf_float+0x30c>)
 800d4fe:	4631      	mov	r1, r6
 800d500:	4628      	mov	r0, r5
 800d502:	47b8      	blx	r7
 800d504:	3001      	adds	r0, #1
 800d506:	f43f af54 	beq.w	800d3b2 <_printf_float+0xba>
 800d50a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d50e:	429a      	cmp	r2, r3
 800d510:	db02      	blt.n	800d518 <_printf_float+0x220>
 800d512:	6823      	ldr	r3, [r4, #0]
 800d514:	07d8      	lsls	r0, r3, #31
 800d516:	d50f      	bpl.n	800d538 <_printf_float+0x240>
 800d518:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d51c:	4631      	mov	r1, r6
 800d51e:	4628      	mov	r0, r5
 800d520:	47b8      	blx	r7
 800d522:	3001      	adds	r0, #1
 800d524:	f43f af45 	beq.w	800d3b2 <_printf_float+0xba>
 800d528:	f04f 0800 	mov.w	r8, #0
 800d52c:	f104 091a 	add.w	r9, r4, #26
 800d530:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d532:	3b01      	subs	r3, #1
 800d534:	4543      	cmp	r3, r8
 800d536:	dc09      	bgt.n	800d54c <_printf_float+0x254>
 800d538:	6823      	ldr	r3, [r4, #0]
 800d53a:	079b      	lsls	r3, r3, #30
 800d53c:	f100 8103 	bmi.w	800d746 <_printf_float+0x44e>
 800d540:	68e0      	ldr	r0, [r4, #12]
 800d542:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d544:	4298      	cmp	r0, r3
 800d546:	bfb8      	it	lt
 800d548:	4618      	movlt	r0, r3
 800d54a:	e734      	b.n	800d3b6 <_printf_float+0xbe>
 800d54c:	2301      	movs	r3, #1
 800d54e:	464a      	mov	r2, r9
 800d550:	4631      	mov	r1, r6
 800d552:	4628      	mov	r0, r5
 800d554:	47b8      	blx	r7
 800d556:	3001      	adds	r0, #1
 800d558:	f43f af2b 	beq.w	800d3b2 <_printf_float+0xba>
 800d55c:	f108 0801 	add.w	r8, r8, #1
 800d560:	e7e6      	b.n	800d530 <_printf_float+0x238>
 800d562:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d564:	2b00      	cmp	r3, #0
 800d566:	dc2b      	bgt.n	800d5c0 <_printf_float+0x2c8>
 800d568:	2301      	movs	r3, #1
 800d56a:	4a26      	ldr	r2, [pc, #152]	; (800d604 <_printf_float+0x30c>)
 800d56c:	4631      	mov	r1, r6
 800d56e:	4628      	mov	r0, r5
 800d570:	47b8      	blx	r7
 800d572:	3001      	adds	r0, #1
 800d574:	f43f af1d 	beq.w	800d3b2 <_printf_float+0xba>
 800d578:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d57a:	b923      	cbnz	r3, 800d586 <_printf_float+0x28e>
 800d57c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d57e:	b913      	cbnz	r3, 800d586 <_printf_float+0x28e>
 800d580:	6823      	ldr	r3, [r4, #0]
 800d582:	07d9      	lsls	r1, r3, #31
 800d584:	d5d8      	bpl.n	800d538 <_printf_float+0x240>
 800d586:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d58a:	4631      	mov	r1, r6
 800d58c:	4628      	mov	r0, r5
 800d58e:	47b8      	blx	r7
 800d590:	3001      	adds	r0, #1
 800d592:	f43f af0e 	beq.w	800d3b2 <_printf_float+0xba>
 800d596:	f04f 0900 	mov.w	r9, #0
 800d59a:	f104 0a1a 	add.w	sl, r4, #26
 800d59e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d5a0:	425b      	negs	r3, r3
 800d5a2:	454b      	cmp	r3, r9
 800d5a4:	dc01      	bgt.n	800d5aa <_printf_float+0x2b2>
 800d5a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d5a8:	e794      	b.n	800d4d4 <_printf_float+0x1dc>
 800d5aa:	2301      	movs	r3, #1
 800d5ac:	4652      	mov	r2, sl
 800d5ae:	4631      	mov	r1, r6
 800d5b0:	4628      	mov	r0, r5
 800d5b2:	47b8      	blx	r7
 800d5b4:	3001      	adds	r0, #1
 800d5b6:	f43f aefc 	beq.w	800d3b2 <_printf_float+0xba>
 800d5ba:	f109 0901 	add.w	r9, r9, #1
 800d5be:	e7ee      	b.n	800d59e <_printf_float+0x2a6>
 800d5c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d5c2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d5c4:	429a      	cmp	r2, r3
 800d5c6:	bfa8      	it	ge
 800d5c8:	461a      	movge	r2, r3
 800d5ca:	2a00      	cmp	r2, #0
 800d5cc:	4691      	mov	r9, r2
 800d5ce:	dd07      	ble.n	800d5e0 <_printf_float+0x2e8>
 800d5d0:	4613      	mov	r3, r2
 800d5d2:	4631      	mov	r1, r6
 800d5d4:	4642      	mov	r2, r8
 800d5d6:	4628      	mov	r0, r5
 800d5d8:	47b8      	blx	r7
 800d5da:	3001      	adds	r0, #1
 800d5dc:	f43f aee9 	beq.w	800d3b2 <_printf_float+0xba>
 800d5e0:	f104 031a 	add.w	r3, r4, #26
 800d5e4:	f04f 0b00 	mov.w	fp, #0
 800d5e8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d5ec:	9306      	str	r3, [sp, #24]
 800d5ee:	e015      	b.n	800d61c <_printf_float+0x324>
 800d5f0:	7fefffff 	.word	0x7fefffff
 800d5f4:	080100f0 	.word	0x080100f0
 800d5f8:	080100ec 	.word	0x080100ec
 800d5fc:	080100f8 	.word	0x080100f8
 800d600:	080100f4 	.word	0x080100f4
 800d604:	080100fc 	.word	0x080100fc
 800d608:	2301      	movs	r3, #1
 800d60a:	9a06      	ldr	r2, [sp, #24]
 800d60c:	4631      	mov	r1, r6
 800d60e:	4628      	mov	r0, r5
 800d610:	47b8      	blx	r7
 800d612:	3001      	adds	r0, #1
 800d614:	f43f aecd 	beq.w	800d3b2 <_printf_float+0xba>
 800d618:	f10b 0b01 	add.w	fp, fp, #1
 800d61c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800d620:	ebaa 0309 	sub.w	r3, sl, r9
 800d624:	455b      	cmp	r3, fp
 800d626:	dcef      	bgt.n	800d608 <_printf_float+0x310>
 800d628:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d62c:	429a      	cmp	r2, r3
 800d62e:	44d0      	add	r8, sl
 800d630:	db15      	blt.n	800d65e <_printf_float+0x366>
 800d632:	6823      	ldr	r3, [r4, #0]
 800d634:	07da      	lsls	r2, r3, #31
 800d636:	d412      	bmi.n	800d65e <_printf_float+0x366>
 800d638:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d63a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d63c:	eba3 020a 	sub.w	r2, r3, sl
 800d640:	eba3 0a01 	sub.w	sl, r3, r1
 800d644:	4592      	cmp	sl, r2
 800d646:	bfa8      	it	ge
 800d648:	4692      	movge	sl, r2
 800d64a:	f1ba 0f00 	cmp.w	sl, #0
 800d64e:	dc0e      	bgt.n	800d66e <_printf_float+0x376>
 800d650:	f04f 0800 	mov.w	r8, #0
 800d654:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d658:	f104 091a 	add.w	r9, r4, #26
 800d65c:	e019      	b.n	800d692 <_printf_float+0x39a>
 800d65e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d662:	4631      	mov	r1, r6
 800d664:	4628      	mov	r0, r5
 800d666:	47b8      	blx	r7
 800d668:	3001      	adds	r0, #1
 800d66a:	d1e5      	bne.n	800d638 <_printf_float+0x340>
 800d66c:	e6a1      	b.n	800d3b2 <_printf_float+0xba>
 800d66e:	4653      	mov	r3, sl
 800d670:	4642      	mov	r2, r8
 800d672:	4631      	mov	r1, r6
 800d674:	4628      	mov	r0, r5
 800d676:	47b8      	blx	r7
 800d678:	3001      	adds	r0, #1
 800d67a:	d1e9      	bne.n	800d650 <_printf_float+0x358>
 800d67c:	e699      	b.n	800d3b2 <_printf_float+0xba>
 800d67e:	2301      	movs	r3, #1
 800d680:	464a      	mov	r2, r9
 800d682:	4631      	mov	r1, r6
 800d684:	4628      	mov	r0, r5
 800d686:	47b8      	blx	r7
 800d688:	3001      	adds	r0, #1
 800d68a:	f43f ae92 	beq.w	800d3b2 <_printf_float+0xba>
 800d68e:	f108 0801 	add.w	r8, r8, #1
 800d692:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d696:	1a9b      	subs	r3, r3, r2
 800d698:	eba3 030a 	sub.w	r3, r3, sl
 800d69c:	4543      	cmp	r3, r8
 800d69e:	dcee      	bgt.n	800d67e <_printf_float+0x386>
 800d6a0:	e74a      	b.n	800d538 <_printf_float+0x240>
 800d6a2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d6a4:	2a01      	cmp	r2, #1
 800d6a6:	dc01      	bgt.n	800d6ac <_printf_float+0x3b4>
 800d6a8:	07db      	lsls	r3, r3, #31
 800d6aa:	d53a      	bpl.n	800d722 <_printf_float+0x42a>
 800d6ac:	2301      	movs	r3, #1
 800d6ae:	4642      	mov	r2, r8
 800d6b0:	4631      	mov	r1, r6
 800d6b2:	4628      	mov	r0, r5
 800d6b4:	47b8      	blx	r7
 800d6b6:	3001      	adds	r0, #1
 800d6b8:	f43f ae7b 	beq.w	800d3b2 <_printf_float+0xba>
 800d6bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d6c0:	4631      	mov	r1, r6
 800d6c2:	4628      	mov	r0, r5
 800d6c4:	47b8      	blx	r7
 800d6c6:	3001      	adds	r0, #1
 800d6c8:	f108 0801 	add.w	r8, r8, #1
 800d6cc:	f43f ae71 	beq.w	800d3b2 <_printf_float+0xba>
 800d6d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d6d2:	2200      	movs	r2, #0
 800d6d4:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 800d6d8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800d6dc:	2300      	movs	r3, #0
 800d6de:	f7f3 f9f3 	bl	8000ac8 <__aeabi_dcmpeq>
 800d6e2:	b9c8      	cbnz	r0, 800d718 <_printf_float+0x420>
 800d6e4:	4653      	mov	r3, sl
 800d6e6:	4642      	mov	r2, r8
 800d6e8:	4631      	mov	r1, r6
 800d6ea:	4628      	mov	r0, r5
 800d6ec:	47b8      	blx	r7
 800d6ee:	3001      	adds	r0, #1
 800d6f0:	d10e      	bne.n	800d710 <_printf_float+0x418>
 800d6f2:	e65e      	b.n	800d3b2 <_printf_float+0xba>
 800d6f4:	2301      	movs	r3, #1
 800d6f6:	4652      	mov	r2, sl
 800d6f8:	4631      	mov	r1, r6
 800d6fa:	4628      	mov	r0, r5
 800d6fc:	47b8      	blx	r7
 800d6fe:	3001      	adds	r0, #1
 800d700:	f43f ae57 	beq.w	800d3b2 <_printf_float+0xba>
 800d704:	f108 0801 	add.w	r8, r8, #1
 800d708:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d70a:	3b01      	subs	r3, #1
 800d70c:	4543      	cmp	r3, r8
 800d70e:	dcf1      	bgt.n	800d6f4 <_printf_float+0x3fc>
 800d710:	464b      	mov	r3, r9
 800d712:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800d716:	e6de      	b.n	800d4d6 <_printf_float+0x1de>
 800d718:	f04f 0800 	mov.w	r8, #0
 800d71c:	f104 0a1a 	add.w	sl, r4, #26
 800d720:	e7f2      	b.n	800d708 <_printf_float+0x410>
 800d722:	2301      	movs	r3, #1
 800d724:	e7df      	b.n	800d6e6 <_printf_float+0x3ee>
 800d726:	2301      	movs	r3, #1
 800d728:	464a      	mov	r2, r9
 800d72a:	4631      	mov	r1, r6
 800d72c:	4628      	mov	r0, r5
 800d72e:	47b8      	blx	r7
 800d730:	3001      	adds	r0, #1
 800d732:	f43f ae3e 	beq.w	800d3b2 <_printf_float+0xba>
 800d736:	f108 0801 	add.w	r8, r8, #1
 800d73a:	68e3      	ldr	r3, [r4, #12]
 800d73c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d73e:	1a9b      	subs	r3, r3, r2
 800d740:	4543      	cmp	r3, r8
 800d742:	dcf0      	bgt.n	800d726 <_printf_float+0x42e>
 800d744:	e6fc      	b.n	800d540 <_printf_float+0x248>
 800d746:	f04f 0800 	mov.w	r8, #0
 800d74a:	f104 0919 	add.w	r9, r4, #25
 800d74e:	e7f4      	b.n	800d73a <_printf_float+0x442>
 800d750:	2900      	cmp	r1, #0
 800d752:	f43f ae8b 	beq.w	800d46c <_printf_float+0x174>
 800d756:	2300      	movs	r3, #0
 800d758:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800d75c:	ab09      	add	r3, sp, #36	; 0x24
 800d75e:	9300      	str	r3, [sp, #0]
 800d760:	ec49 8b10 	vmov	d0, r8, r9
 800d764:	6022      	str	r2, [r4, #0]
 800d766:	f8cd a004 	str.w	sl, [sp, #4]
 800d76a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800d76e:	4628      	mov	r0, r5
 800d770:	f7ff fd2d 	bl	800d1ce <__cvt>
 800d774:	4680      	mov	r8, r0
 800d776:	e648      	b.n	800d40a <_printf_float+0x112>

0800d778 <_printf_common>:
 800d778:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d77c:	4691      	mov	r9, r2
 800d77e:	461f      	mov	r7, r3
 800d780:	688a      	ldr	r2, [r1, #8]
 800d782:	690b      	ldr	r3, [r1, #16]
 800d784:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800d788:	4293      	cmp	r3, r2
 800d78a:	bfb8      	it	lt
 800d78c:	4613      	movlt	r3, r2
 800d78e:	f8c9 3000 	str.w	r3, [r9]
 800d792:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800d796:	4606      	mov	r6, r0
 800d798:	460c      	mov	r4, r1
 800d79a:	b112      	cbz	r2, 800d7a2 <_printf_common+0x2a>
 800d79c:	3301      	adds	r3, #1
 800d79e:	f8c9 3000 	str.w	r3, [r9]
 800d7a2:	6823      	ldr	r3, [r4, #0]
 800d7a4:	0699      	lsls	r1, r3, #26
 800d7a6:	bf42      	ittt	mi
 800d7a8:	f8d9 3000 	ldrmi.w	r3, [r9]
 800d7ac:	3302      	addmi	r3, #2
 800d7ae:	f8c9 3000 	strmi.w	r3, [r9]
 800d7b2:	6825      	ldr	r5, [r4, #0]
 800d7b4:	f015 0506 	ands.w	r5, r5, #6
 800d7b8:	d107      	bne.n	800d7ca <_printf_common+0x52>
 800d7ba:	f104 0a19 	add.w	sl, r4, #25
 800d7be:	68e3      	ldr	r3, [r4, #12]
 800d7c0:	f8d9 2000 	ldr.w	r2, [r9]
 800d7c4:	1a9b      	subs	r3, r3, r2
 800d7c6:	42ab      	cmp	r3, r5
 800d7c8:	dc28      	bgt.n	800d81c <_printf_common+0xa4>
 800d7ca:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800d7ce:	6822      	ldr	r2, [r4, #0]
 800d7d0:	3300      	adds	r3, #0
 800d7d2:	bf18      	it	ne
 800d7d4:	2301      	movne	r3, #1
 800d7d6:	0692      	lsls	r2, r2, #26
 800d7d8:	d42d      	bmi.n	800d836 <_printf_common+0xbe>
 800d7da:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d7de:	4639      	mov	r1, r7
 800d7e0:	4630      	mov	r0, r6
 800d7e2:	47c0      	blx	r8
 800d7e4:	3001      	adds	r0, #1
 800d7e6:	d020      	beq.n	800d82a <_printf_common+0xb2>
 800d7e8:	6823      	ldr	r3, [r4, #0]
 800d7ea:	68e5      	ldr	r5, [r4, #12]
 800d7ec:	f8d9 2000 	ldr.w	r2, [r9]
 800d7f0:	f003 0306 	and.w	r3, r3, #6
 800d7f4:	2b04      	cmp	r3, #4
 800d7f6:	bf08      	it	eq
 800d7f8:	1aad      	subeq	r5, r5, r2
 800d7fa:	68a3      	ldr	r3, [r4, #8]
 800d7fc:	6922      	ldr	r2, [r4, #16]
 800d7fe:	bf0c      	ite	eq
 800d800:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d804:	2500      	movne	r5, #0
 800d806:	4293      	cmp	r3, r2
 800d808:	bfc4      	itt	gt
 800d80a:	1a9b      	subgt	r3, r3, r2
 800d80c:	18ed      	addgt	r5, r5, r3
 800d80e:	f04f 0900 	mov.w	r9, #0
 800d812:	341a      	adds	r4, #26
 800d814:	454d      	cmp	r5, r9
 800d816:	d11a      	bne.n	800d84e <_printf_common+0xd6>
 800d818:	2000      	movs	r0, #0
 800d81a:	e008      	b.n	800d82e <_printf_common+0xb6>
 800d81c:	2301      	movs	r3, #1
 800d81e:	4652      	mov	r2, sl
 800d820:	4639      	mov	r1, r7
 800d822:	4630      	mov	r0, r6
 800d824:	47c0      	blx	r8
 800d826:	3001      	adds	r0, #1
 800d828:	d103      	bne.n	800d832 <_printf_common+0xba>
 800d82a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d82e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d832:	3501      	adds	r5, #1
 800d834:	e7c3      	b.n	800d7be <_printf_common+0x46>
 800d836:	18e1      	adds	r1, r4, r3
 800d838:	1c5a      	adds	r2, r3, #1
 800d83a:	2030      	movs	r0, #48	; 0x30
 800d83c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800d840:	4422      	add	r2, r4
 800d842:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800d846:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800d84a:	3302      	adds	r3, #2
 800d84c:	e7c5      	b.n	800d7da <_printf_common+0x62>
 800d84e:	2301      	movs	r3, #1
 800d850:	4622      	mov	r2, r4
 800d852:	4639      	mov	r1, r7
 800d854:	4630      	mov	r0, r6
 800d856:	47c0      	blx	r8
 800d858:	3001      	adds	r0, #1
 800d85a:	d0e6      	beq.n	800d82a <_printf_common+0xb2>
 800d85c:	f109 0901 	add.w	r9, r9, #1
 800d860:	e7d8      	b.n	800d814 <_printf_common+0x9c>
	...

0800d864 <_printf_i>:
 800d864:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d868:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800d86c:	460c      	mov	r4, r1
 800d86e:	7e09      	ldrb	r1, [r1, #24]
 800d870:	b085      	sub	sp, #20
 800d872:	296e      	cmp	r1, #110	; 0x6e
 800d874:	4617      	mov	r7, r2
 800d876:	4606      	mov	r6, r0
 800d878:	4698      	mov	r8, r3
 800d87a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d87c:	f000 80b3 	beq.w	800d9e6 <_printf_i+0x182>
 800d880:	d822      	bhi.n	800d8c8 <_printf_i+0x64>
 800d882:	2963      	cmp	r1, #99	; 0x63
 800d884:	d036      	beq.n	800d8f4 <_printf_i+0x90>
 800d886:	d80a      	bhi.n	800d89e <_printf_i+0x3a>
 800d888:	2900      	cmp	r1, #0
 800d88a:	f000 80b9 	beq.w	800da00 <_printf_i+0x19c>
 800d88e:	2958      	cmp	r1, #88	; 0x58
 800d890:	f000 8083 	beq.w	800d99a <_printf_i+0x136>
 800d894:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d898:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800d89c:	e032      	b.n	800d904 <_printf_i+0xa0>
 800d89e:	2964      	cmp	r1, #100	; 0x64
 800d8a0:	d001      	beq.n	800d8a6 <_printf_i+0x42>
 800d8a2:	2969      	cmp	r1, #105	; 0x69
 800d8a4:	d1f6      	bne.n	800d894 <_printf_i+0x30>
 800d8a6:	6820      	ldr	r0, [r4, #0]
 800d8a8:	6813      	ldr	r3, [r2, #0]
 800d8aa:	0605      	lsls	r5, r0, #24
 800d8ac:	f103 0104 	add.w	r1, r3, #4
 800d8b0:	d52a      	bpl.n	800d908 <_printf_i+0xa4>
 800d8b2:	681b      	ldr	r3, [r3, #0]
 800d8b4:	6011      	str	r1, [r2, #0]
 800d8b6:	2b00      	cmp	r3, #0
 800d8b8:	da03      	bge.n	800d8c2 <_printf_i+0x5e>
 800d8ba:	222d      	movs	r2, #45	; 0x2d
 800d8bc:	425b      	negs	r3, r3
 800d8be:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800d8c2:	486f      	ldr	r0, [pc, #444]	; (800da80 <_printf_i+0x21c>)
 800d8c4:	220a      	movs	r2, #10
 800d8c6:	e039      	b.n	800d93c <_printf_i+0xd8>
 800d8c8:	2973      	cmp	r1, #115	; 0x73
 800d8ca:	f000 809d 	beq.w	800da08 <_printf_i+0x1a4>
 800d8ce:	d808      	bhi.n	800d8e2 <_printf_i+0x7e>
 800d8d0:	296f      	cmp	r1, #111	; 0x6f
 800d8d2:	d020      	beq.n	800d916 <_printf_i+0xb2>
 800d8d4:	2970      	cmp	r1, #112	; 0x70
 800d8d6:	d1dd      	bne.n	800d894 <_printf_i+0x30>
 800d8d8:	6823      	ldr	r3, [r4, #0]
 800d8da:	f043 0320 	orr.w	r3, r3, #32
 800d8de:	6023      	str	r3, [r4, #0]
 800d8e0:	e003      	b.n	800d8ea <_printf_i+0x86>
 800d8e2:	2975      	cmp	r1, #117	; 0x75
 800d8e4:	d017      	beq.n	800d916 <_printf_i+0xb2>
 800d8e6:	2978      	cmp	r1, #120	; 0x78
 800d8e8:	d1d4      	bne.n	800d894 <_printf_i+0x30>
 800d8ea:	2378      	movs	r3, #120	; 0x78
 800d8ec:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800d8f0:	4864      	ldr	r0, [pc, #400]	; (800da84 <_printf_i+0x220>)
 800d8f2:	e055      	b.n	800d9a0 <_printf_i+0x13c>
 800d8f4:	6813      	ldr	r3, [r2, #0]
 800d8f6:	1d19      	adds	r1, r3, #4
 800d8f8:	681b      	ldr	r3, [r3, #0]
 800d8fa:	6011      	str	r1, [r2, #0]
 800d8fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d900:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d904:	2301      	movs	r3, #1
 800d906:	e08c      	b.n	800da22 <_printf_i+0x1be>
 800d908:	681b      	ldr	r3, [r3, #0]
 800d90a:	6011      	str	r1, [r2, #0]
 800d90c:	f010 0f40 	tst.w	r0, #64	; 0x40
 800d910:	bf18      	it	ne
 800d912:	b21b      	sxthne	r3, r3
 800d914:	e7cf      	b.n	800d8b6 <_printf_i+0x52>
 800d916:	6813      	ldr	r3, [r2, #0]
 800d918:	6825      	ldr	r5, [r4, #0]
 800d91a:	1d18      	adds	r0, r3, #4
 800d91c:	6010      	str	r0, [r2, #0]
 800d91e:	0628      	lsls	r0, r5, #24
 800d920:	d501      	bpl.n	800d926 <_printf_i+0xc2>
 800d922:	681b      	ldr	r3, [r3, #0]
 800d924:	e002      	b.n	800d92c <_printf_i+0xc8>
 800d926:	0668      	lsls	r0, r5, #25
 800d928:	d5fb      	bpl.n	800d922 <_printf_i+0xbe>
 800d92a:	881b      	ldrh	r3, [r3, #0]
 800d92c:	4854      	ldr	r0, [pc, #336]	; (800da80 <_printf_i+0x21c>)
 800d92e:	296f      	cmp	r1, #111	; 0x6f
 800d930:	bf14      	ite	ne
 800d932:	220a      	movne	r2, #10
 800d934:	2208      	moveq	r2, #8
 800d936:	2100      	movs	r1, #0
 800d938:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800d93c:	6865      	ldr	r5, [r4, #4]
 800d93e:	60a5      	str	r5, [r4, #8]
 800d940:	2d00      	cmp	r5, #0
 800d942:	f2c0 8095 	blt.w	800da70 <_printf_i+0x20c>
 800d946:	6821      	ldr	r1, [r4, #0]
 800d948:	f021 0104 	bic.w	r1, r1, #4
 800d94c:	6021      	str	r1, [r4, #0]
 800d94e:	2b00      	cmp	r3, #0
 800d950:	d13d      	bne.n	800d9ce <_printf_i+0x16a>
 800d952:	2d00      	cmp	r5, #0
 800d954:	f040 808e 	bne.w	800da74 <_printf_i+0x210>
 800d958:	4665      	mov	r5, ip
 800d95a:	2a08      	cmp	r2, #8
 800d95c:	d10b      	bne.n	800d976 <_printf_i+0x112>
 800d95e:	6823      	ldr	r3, [r4, #0]
 800d960:	07db      	lsls	r3, r3, #31
 800d962:	d508      	bpl.n	800d976 <_printf_i+0x112>
 800d964:	6923      	ldr	r3, [r4, #16]
 800d966:	6862      	ldr	r2, [r4, #4]
 800d968:	429a      	cmp	r2, r3
 800d96a:	bfde      	ittt	le
 800d96c:	2330      	movle	r3, #48	; 0x30
 800d96e:	f805 3c01 	strble.w	r3, [r5, #-1]
 800d972:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800d976:	ebac 0305 	sub.w	r3, ip, r5
 800d97a:	6123      	str	r3, [r4, #16]
 800d97c:	f8cd 8000 	str.w	r8, [sp]
 800d980:	463b      	mov	r3, r7
 800d982:	aa03      	add	r2, sp, #12
 800d984:	4621      	mov	r1, r4
 800d986:	4630      	mov	r0, r6
 800d988:	f7ff fef6 	bl	800d778 <_printf_common>
 800d98c:	3001      	adds	r0, #1
 800d98e:	d14d      	bne.n	800da2c <_printf_i+0x1c8>
 800d990:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d994:	b005      	add	sp, #20
 800d996:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d99a:	4839      	ldr	r0, [pc, #228]	; (800da80 <_printf_i+0x21c>)
 800d99c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800d9a0:	6813      	ldr	r3, [r2, #0]
 800d9a2:	6821      	ldr	r1, [r4, #0]
 800d9a4:	1d1d      	adds	r5, r3, #4
 800d9a6:	681b      	ldr	r3, [r3, #0]
 800d9a8:	6015      	str	r5, [r2, #0]
 800d9aa:	060a      	lsls	r2, r1, #24
 800d9ac:	d50b      	bpl.n	800d9c6 <_printf_i+0x162>
 800d9ae:	07ca      	lsls	r2, r1, #31
 800d9b0:	bf44      	itt	mi
 800d9b2:	f041 0120 	orrmi.w	r1, r1, #32
 800d9b6:	6021      	strmi	r1, [r4, #0]
 800d9b8:	b91b      	cbnz	r3, 800d9c2 <_printf_i+0x15e>
 800d9ba:	6822      	ldr	r2, [r4, #0]
 800d9bc:	f022 0220 	bic.w	r2, r2, #32
 800d9c0:	6022      	str	r2, [r4, #0]
 800d9c2:	2210      	movs	r2, #16
 800d9c4:	e7b7      	b.n	800d936 <_printf_i+0xd2>
 800d9c6:	064d      	lsls	r5, r1, #25
 800d9c8:	bf48      	it	mi
 800d9ca:	b29b      	uxthmi	r3, r3
 800d9cc:	e7ef      	b.n	800d9ae <_printf_i+0x14a>
 800d9ce:	4665      	mov	r5, ip
 800d9d0:	fbb3 f1f2 	udiv	r1, r3, r2
 800d9d4:	fb02 3311 	mls	r3, r2, r1, r3
 800d9d8:	5cc3      	ldrb	r3, [r0, r3]
 800d9da:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800d9de:	460b      	mov	r3, r1
 800d9e0:	2900      	cmp	r1, #0
 800d9e2:	d1f5      	bne.n	800d9d0 <_printf_i+0x16c>
 800d9e4:	e7b9      	b.n	800d95a <_printf_i+0xf6>
 800d9e6:	6813      	ldr	r3, [r2, #0]
 800d9e8:	6825      	ldr	r5, [r4, #0]
 800d9ea:	6961      	ldr	r1, [r4, #20]
 800d9ec:	1d18      	adds	r0, r3, #4
 800d9ee:	6010      	str	r0, [r2, #0]
 800d9f0:	0628      	lsls	r0, r5, #24
 800d9f2:	681b      	ldr	r3, [r3, #0]
 800d9f4:	d501      	bpl.n	800d9fa <_printf_i+0x196>
 800d9f6:	6019      	str	r1, [r3, #0]
 800d9f8:	e002      	b.n	800da00 <_printf_i+0x19c>
 800d9fa:	066a      	lsls	r2, r5, #25
 800d9fc:	d5fb      	bpl.n	800d9f6 <_printf_i+0x192>
 800d9fe:	8019      	strh	r1, [r3, #0]
 800da00:	2300      	movs	r3, #0
 800da02:	6123      	str	r3, [r4, #16]
 800da04:	4665      	mov	r5, ip
 800da06:	e7b9      	b.n	800d97c <_printf_i+0x118>
 800da08:	6813      	ldr	r3, [r2, #0]
 800da0a:	1d19      	adds	r1, r3, #4
 800da0c:	6011      	str	r1, [r2, #0]
 800da0e:	681d      	ldr	r5, [r3, #0]
 800da10:	6862      	ldr	r2, [r4, #4]
 800da12:	2100      	movs	r1, #0
 800da14:	4628      	mov	r0, r5
 800da16:	f7f2 fbe3 	bl	80001e0 <memchr>
 800da1a:	b108      	cbz	r0, 800da20 <_printf_i+0x1bc>
 800da1c:	1b40      	subs	r0, r0, r5
 800da1e:	6060      	str	r0, [r4, #4]
 800da20:	6863      	ldr	r3, [r4, #4]
 800da22:	6123      	str	r3, [r4, #16]
 800da24:	2300      	movs	r3, #0
 800da26:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800da2a:	e7a7      	b.n	800d97c <_printf_i+0x118>
 800da2c:	6923      	ldr	r3, [r4, #16]
 800da2e:	462a      	mov	r2, r5
 800da30:	4639      	mov	r1, r7
 800da32:	4630      	mov	r0, r6
 800da34:	47c0      	blx	r8
 800da36:	3001      	adds	r0, #1
 800da38:	d0aa      	beq.n	800d990 <_printf_i+0x12c>
 800da3a:	6823      	ldr	r3, [r4, #0]
 800da3c:	079b      	lsls	r3, r3, #30
 800da3e:	d413      	bmi.n	800da68 <_printf_i+0x204>
 800da40:	68e0      	ldr	r0, [r4, #12]
 800da42:	9b03      	ldr	r3, [sp, #12]
 800da44:	4298      	cmp	r0, r3
 800da46:	bfb8      	it	lt
 800da48:	4618      	movlt	r0, r3
 800da4a:	e7a3      	b.n	800d994 <_printf_i+0x130>
 800da4c:	2301      	movs	r3, #1
 800da4e:	464a      	mov	r2, r9
 800da50:	4639      	mov	r1, r7
 800da52:	4630      	mov	r0, r6
 800da54:	47c0      	blx	r8
 800da56:	3001      	adds	r0, #1
 800da58:	d09a      	beq.n	800d990 <_printf_i+0x12c>
 800da5a:	3501      	adds	r5, #1
 800da5c:	68e3      	ldr	r3, [r4, #12]
 800da5e:	9a03      	ldr	r2, [sp, #12]
 800da60:	1a9b      	subs	r3, r3, r2
 800da62:	42ab      	cmp	r3, r5
 800da64:	dcf2      	bgt.n	800da4c <_printf_i+0x1e8>
 800da66:	e7eb      	b.n	800da40 <_printf_i+0x1dc>
 800da68:	2500      	movs	r5, #0
 800da6a:	f104 0919 	add.w	r9, r4, #25
 800da6e:	e7f5      	b.n	800da5c <_printf_i+0x1f8>
 800da70:	2b00      	cmp	r3, #0
 800da72:	d1ac      	bne.n	800d9ce <_printf_i+0x16a>
 800da74:	7803      	ldrb	r3, [r0, #0]
 800da76:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800da7a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800da7e:	e76c      	b.n	800d95a <_printf_i+0xf6>
 800da80:	080100fe 	.word	0x080100fe
 800da84:	0801010f 	.word	0x0801010f

0800da88 <iprintf>:
 800da88:	b40f      	push	{r0, r1, r2, r3}
 800da8a:	4b0a      	ldr	r3, [pc, #40]	; (800dab4 <iprintf+0x2c>)
 800da8c:	b513      	push	{r0, r1, r4, lr}
 800da8e:	681c      	ldr	r4, [r3, #0]
 800da90:	b124      	cbz	r4, 800da9c <iprintf+0x14>
 800da92:	69a3      	ldr	r3, [r4, #24]
 800da94:	b913      	cbnz	r3, 800da9c <iprintf+0x14>
 800da96:	4620      	mov	r0, r4
 800da98:	f001 f886 	bl	800eba8 <__sinit>
 800da9c:	ab05      	add	r3, sp, #20
 800da9e:	9a04      	ldr	r2, [sp, #16]
 800daa0:	68a1      	ldr	r1, [r4, #8]
 800daa2:	9301      	str	r3, [sp, #4]
 800daa4:	4620      	mov	r0, r4
 800daa6:	f001 fe91 	bl	800f7cc <_vfiprintf_r>
 800daaa:	b002      	add	sp, #8
 800daac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800dab0:	b004      	add	sp, #16
 800dab2:	4770      	bx	lr
 800dab4:	20000130 	.word	0x20000130

0800dab8 <_puts_r>:
 800dab8:	b570      	push	{r4, r5, r6, lr}
 800daba:	460e      	mov	r6, r1
 800dabc:	4605      	mov	r5, r0
 800dabe:	b118      	cbz	r0, 800dac8 <_puts_r+0x10>
 800dac0:	6983      	ldr	r3, [r0, #24]
 800dac2:	b90b      	cbnz	r3, 800dac8 <_puts_r+0x10>
 800dac4:	f001 f870 	bl	800eba8 <__sinit>
 800dac8:	69ab      	ldr	r3, [r5, #24]
 800daca:	68ac      	ldr	r4, [r5, #8]
 800dacc:	b913      	cbnz	r3, 800dad4 <_puts_r+0x1c>
 800dace:	4628      	mov	r0, r5
 800dad0:	f001 f86a 	bl	800eba8 <__sinit>
 800dad4:	4b23      	ldr	r3, [pc, #140]	; (800db64 <_puts_r+0xac>)
 800dad6:	429c      	cmp	r4, r3
 800dad8:	d117      	bne.n	800db0a <_puts_r+0x52>
 800dada:	686c      	ldr	r4, [r5, #4]
 800dadc:	89a3      	ldrh	r3, [r4, #12]
 800dade:	071b      	lsls	r3, r3, #28
 800dae0:	d51d      	bpl.n	800db1e <_puts_r+0x66>
 800dae2:	6923      	ldr	r3, [r4, #16]
 800dae4:	b1db      	cbz	r3, 800db1e <_puts_r+0x66>
 800dae6:	3e01      	subs	r6, #1
 800dae8:	68a3      	ldr	r3, [r4, #8]
 800daea:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800daee:	3b01      	subs	r3, #1
 800daf0:	60a3      	str	r3, [r4, #8]
 800daf2:	b9e9      	cbnz	r1, 800db30 <_puts_r+0x78>
 800daf4:	2b00      	cmp	r3, #0
 800daf6:	da2e      	bge.n	800db56 <_puts_r+0x9e>
 800daf8:	4622      	mov	r2, r4
 800dafa:	210a      	movs	r1, #10
 800dafc:	4628      	mov	r0, r5
 800dafe:	f000 f85f 	bl	800dbc0 <__swbuf_r>
 800db02:	3001      	adds	r0, #1
 800db04:	d011      	beq.n	800db2a <_puts_r+0x72>
 800db06:	200a      	movs	r0, #10
 800db08:	e011      	b.n	800db2e <_puts_r+0x76>
 800db0a:	4b17      	ldr	r3, [pc, #92]	; (800db68 <_puts_r+0xb0>)
 800db0c:	429c      	cmp	r4, r3
 800db0e:	d101      	bne.n	800db14 <_puts_r+0x5c>
 800db10:	68ac      	ldr	r4, [r5, #8]
 800db12:	e7e3      	b.n	800dadc <_puts_r+0x24>
 800db14:	4b15      	ldr	r3, [pc, #84]	; (800db6c <_puts_r+0xb4>)
 800db16:	429c      	cmp	r4, r3
 800db18:	bf08      	it	eq
 800db1a:	68ec      	ldreq	r4, [r5, #12]
 800db1c:	e7de      	b.n	800dadc <_puts_r+0x24>
 800db1e:	4621      	mov	r1, r4
 800db20:	4628      	mov	r0, r5
 800db22:	f000 f89f 	bl	800dc64 <__swsetup_r>
 800db26:	2800      	cmp	r0, #0
 800db28:	d0dd      	beq.n	800dae6 <_puts_r+0x2e>
 800db2a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800db2e:	bd70      	pop	{r4, r5, r6, pc}
 800db30:	2b00      	cmp	r3, #0
 800db32:	da04      	bge.n	800db3e <_puts_r+0x86>
 800db34:	69a2      	ldr	r2, [r4, #24]
 800db36:	429a      	cmp	r2, r3
 800db38:	dc06      	bgt.n	800db48 <_puts_r+0x90>
 800db3a:	290a      	cmp	r1, #10
 800db3c:	d004      	beq.n	800db48 <_puts_r+0x90>
 800db3e:	6823      	ldr	r3, [r4, #0]
 800db40:	1c5a      	adds	r2, r3, #1
 800db42:	6022      	str	r2, [r4, #0]
 800db44:	7019      	strb	r1, [r3, #0]
 800db46:	e7cf      	b.n	800dae8 <_puts_r+0x30>
 800db48:	4622      	mov	r2, r4
 800db4a:	4628      	mov	r0, r5
 800db4c:	f000 f838 	bl	800dbc0 <__swbuf_r>
 800db50:	3001      	adds	r0, #1
 800db52:	d1c9      	bne.n	800dae8 <_puts_r+0x30>
 800db54:	e7e9      	b.n	800db2a <_puts_r+0x72>
 800db56:	6823      	ldr	r3, [r4, #0]
 800db58:	200a      	movs	r0, #10
 800db5a:	1c5a      	adds	r2, r3, #1
 800db5c:	6022      	str	r2, [r4, #0]
 800db5e:	7018      	strb	r0, [r3, #0]
 800db60:	e7e5      	b.n	800db2e <_puts_r+0x76>
 800db62:	bf00      	nop
 800db64:	08010150 	.word	0x08010150
 800db68:	08010170 	.word	0x08010170
 800db6c:	08010130 	.word	0x08010130

0800db70 <puts>:
 800db70:	4b02      	ldr	r3, [pc, #8]	; (800db7c <puts+0xc>)
 800db72:	4601      	mov	r1, r0
 800db74:	6818      	ldr	r0, [r3, #0]
 800db76:	f7ff bf9f 	b.w	800dab8 <_puts_r>
 800db7a:	bf00      	nop
 800db7c:	20000130 	.word	0x20000130

0800db80 <siprintf>:
 800db80:	b40e      	push	{r1, r2, r3}
 800db82:	b500      	push	{lr}
 800db84:	b09c      	sub	sp, #112	; 0x70
 800db86:	ab1d      	add	r3, sp, #116	; 0x74
 800db88:	9002      	str	r0, [sp, #8]
 800db8a:	9006      	str	r0, [sp, #24]
 800db8c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800db90:	4809      	ldr	r0, [pc, #36]	; (800dbb8 <siprintf+0x38>)
 800db92:	9107      	str	r1, [sp, #28]
 800db94:	9104      	str	r1, [sp, #16]
 800db96:	4909      	ldr	r1, [pc, #36]	; (800dbbc <siprintf+0x3c>)
 800db98:	f853 2b04 	ldr.w	r2, [r3], #4
 800db9c:	9105      	str	r1, [sp, #20]
 800db9e:	6800      	ldr	r0, [r0, #0]
 800dba0:	9301      	str	r3, [sp, #4]
 800dba2:	a902      	add	r1, sp, #8
 800dba4:	f001 fcf0 	bl	800f588 <_svfiprintf_r>
 800dba8:	9b02      	ldr	r3, [sp, #8]
 800dbaa:	2200      	movs	r2, #0
 800dbac:	701a      	strb	r2, [r3, #0]
 800dbae:	b01c      	add	sp, #112	; 0x70
 800dbb0:	f85d eb04 	ldr.w	lr, [sp], #4
 800dbb4:	b003      	add	sp, #12
 800dbb6:	4770      	bx	lr
 800dbb8:	20000130 	.word	0x20000130
 800dbbc:	ffff0208 	.word	0xffff0208

0800dbc0 <__swbuf_r>:
 800dbc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dbc2:	460e      	mov	r6, r1
 800dbc4:	4614      	mov	r4, r2
 800dbc6:	4605      	mov	r5, r0
 800dbc8:	b118      	cbz	r0, 800dbd2 <__swbuf_r+0x12>
 800dbca:	6983      	ldr	r3, [r0, #24]
 800dbcc:	b90b      	cbnz	r3, 800dbd2 <__swbuf_r+0x12>
 800dbce:	f000 ffeb 	bl	800eba8 <__sinit>
 800dbd2:	4b21      	ldr	r3, [pc, #132]	; (800dc58 <__swbuf_r+0x98>)
 800dbd4:	429c      	cmp	r4, r3
 800dbd6:	d12a      	bne.n	800dc2e <__swbuf_r+0x6e>
 800dbd8:	686c      	ldr	r4, [r5, #4]
 800dbda:	69a3      	ldr	r3, [r4, #24]
 800dbdc:	60a3      	str	r3, [r4, #8]
 800dbde:	89a3      	ldrh	r3, [r4, #12]
 800dbe0:	071a      	lsls	r2, r3, #28
 800dbe2:	d52e      	bpl.n	800dc42 <__swbuf_r+0x82>
 800dbe4:	6923      	ldr	r3, [r4, #16]
 800dbe6:	b363      	cbz	r3, 800dc42 <__swbuf_r+0x82>
 800dbe8:	6923      	ldr	r3, [r4, #16]
 800dbea:	6820      	ldr	r0, [r4, #0]
 800dbec:	1ac0      	subs	r0, r0, r3
 800dbee:	6963      	ldr	r3, [r4, #20]
 800dbf0:	b2f6      	uxtb	r6, r6
 800dbf2:	4283      	cmp	r3, r0
 800dbf4:	4637      	mov	r7, r6
 800dbf6:	dc04      	bgt.n	800dc02 <__swbuf_r+0x42>
 800dbf8:	4621      	mov	r1, r4
 800dbfa:	4628      	mov	r0, r5
 800dbfc:	f000 ff6a 	bl	800ead4 <_fflush_r>
 800dc00:	bb28      	cbnz	r0, 800dc4e <__swbuf_r+0x8e>
 800dc02:	68a3      	ldr	r3, [r4, #8]
 800dc04:	3b01      	subs	r3, #1
 800dc06:	60a3      	str	r3, [r4, #8]
 800dc08:	6823      	ldr	r3, [r4, #0]
 800dc0a:	1c5a      	adds	r2, r3, #1
 800dc0c:	6022      	str	r2, [r4, #0]
 800dc0e:	701e      	strb	r6, [r3, #0]
 800dc10:	6963      	ldr	r3, [r4, #20]
 800dc12:	3001      	adds	r0, #1
 800dc14:	4283      	cmp	r3, r0
 800dc16:	d004      	beq.n	800dc22 <__swbuf_r+0x62>
 800dc18:	89a3      	ldrh	r3, [r4, #12]
 800dc1a:	07db      	lsls	r3, r3, #31
 800dc1c:	d519      	bpl.n	800dc52 <__swbuf_r+0x92>
 800dc1e:	2e0a      	cmp	r6, #10
 800dc20:	d117      	bne.n	800dc52 <__swbuf_r+0x92>
 800dc22:	4621      	mov	r1, r4
 800dc24:	4628      	mov	r0, r5
 800dc26:	f000 ff55 	bl	800ead4 <_fflush_r>
 800dc2a:	b190      	cbz	r0, 800dc52 <__swbuf_r+0x92>
 800dc2c:	e00f      	b.n	800dc4e <__swbuf_r+0x8e>
 800dc2e:	4b0b      	ldr	r3, [pc, #44]	; (800dc5c <__swbuf_r+0x9c>)
 800dc30:	429c      	cmp	r4, r3
 800dc32:	d101      	bne.n	800dc38 <__swbuf_r+0x78>
 800dc34:	68ac      	ldr	r4, [r5, #8]
 800dc36:	e7d0      	b.n	800dbda <__swbuf_r+0x1a>
 800dc38:	4b09      	ldr	r3, [pc, #36]	; (800dc60 <__swbuf_r+0xa0>)
 800dc3a:	429c      	cmp	r4, r3
 800dc3c:	bf08      	it	eq
 800dc3e:	68ec      	ldreq	r4, [r5, #12]
 800dc40:	e7cb      	b.n	800dbda <__swbuf_r+0x1a>
 800dc42:	4621      	mov	r1, r4
 800dc44:	4628      	mov	r0, r5
 800dc46:	f000 f80d 	bl	800dc64 <__swsetup_r>
 800dc4a:	2800      	cmp	r0, #0
 800dc4c:	d0cc      	beq.n	800dbe8 <__swbuf_r+0x28>
 800dc4e:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800dc52:	4638      	mov	r0, r7
 800dc54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dc56:	bf00      	nop
 800dc58:	08010150 	.word	0x08010150
 800dc5c:	08010170 	.word	0x08010170
 800dc60:	08010130 	.word	0x08010130

0800dc64 <__swsetup_r>:
 800dc64:	4b32      	ldr	r3, [pc, #200]	; (800dd30 <__swsetup_r+0xcc>)
 800dc66:	b570      	push	{r4, r5, r6, lr}
 800dc68:	681d      	ldr	r5, [r3, #0]
 800dc6a:	4606      	mov	r6, r0
 800dc6c:	460c      	mov	r4, r1
 800dc6e:	b125      	cbz	r5, 800dc7a <__swsetup_r+0x16>
 800dc70:	69ab      	ldr	r3, [r5, #24]
 800dc72:	b913      	cbnz	r3, 800dc7a <__swsetup_r+0x16>
 800dc74:	4628      	mov	r0, r5
 800dc76:	f000 ff97 	bl	800eba8 <__sinit>
 800dc7a:	4b2e      	ldr	r3, [pc, #184]	; (800dd34 <__swsetup_r+0xd0>)
 800dc7c:	429c      	cmp	r4, r3
 800dc7e:	d10f      	bne.n	800dca0 <__swsetup_r+0x3c>
 800dc80:	686c      	ldr	r4, [r5, #4]
 800dc82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dc86:	b29a      	uxth	r2, r3
 800dc88:	0715      	lsls	r5, r2, #28
 800dc8a:	d42c      	bmi.n	800dce6 <__swsetup_r+0x82>
 800dc8c:	06d0      	lsls	r0, r2, #27
 800dc8e:	d411      	bmi.n	800dcb4 <__swsetup_r+0x50>
 800dc90:	2209      	movs	r2, #9
 800dc92:	6032      	str	r2, [r6, #0]
 800dc94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dc98:	81a3      	strh	r3, [r4, #12]
 800dc9a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800dc9e:	e03e      	b.n	800dd1e <__swsetup_r+0xba>
 800dca0:	4b25      	ldr	r3, [pc, #148]	; (800dd38 <__swsetup_r+0xd4>)
 800dca2:	429c      	cmp	r4, r3
 800dca4:	d101      	bne.n	800dcaa <__swsetup_r+0x46>
 800dca6:	68ac      	ldr	r4, [r5, #8]
 800dca8:	e7eb      	b.n	800dc82 <__swsetup_r+0x1e>
 800dcaa:	4b24      	ldr	r3, [pc, #144]	; (800dd3c <__swsetup_r+0xd8>)
 800dcac:	429c      	cmp	r4, r3
 800dcae:	bf08      	it	eq
 800dcb0:	68ec      	ldreq	r4, [r5, #12]
 800dcb2:	e7e6      	b.n	800dc82 <__swsetup_r+0x1e>
 800dcb4:	0751      	lsls	r1, r2, #29
 800dcb6:	d512      	bpl.n	800dcde <__swsetup_r+0x7a>
 800dcb8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800dcba:	b141      	cbz	r1, 800dcce <__swsetup_r+0x6a>
 800dcbc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800dcc0:	4299      	cmp	r1, r3
 800dcc2:	d002      	beq.n	800dcca <__swsetup_r+0x66>
 800dcc4:	4630      	mov	r0, r6
 800dcc6:	f001 fb5d 	bl	800f384 <_free_r>
 800dcca:	2300      	movs	r3, #0
 800dccc:	6363      	str	r3, [r4, #52]	; 0x34
 800dcce:	89a3      	ldrh	r3, [r4, #12]
 800dcd0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800dcd4:	81a3      	strh	r3, [r4, #12]
 800dcd6:	2300      	movs	r3, #0
 800dcd8:	6063      	str	r3, [r4, #4]
 800dcda:	6923      	ldr	r3, [r4, #16]
 800dcdc:	6023      	str	r3, [r4, #0]
 800dcde:	89a3      	ldrh	r3, [r4, #12]
 800dce0:	f043 0308 	orr.w	r3, r3, #8
 800dce4:	81a3      	strh	r3, [r4, #12]
 800dce6:	6923      	ldr	r3, [r4, #16]
 800dce8:	b94b      	cbnz	r3, 800dcfe <__swsetup_r+0x9a>
 800dcea:	89a3      	ldrh	r3, [r4, #12]
 800dcec:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800dcf0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800dcf4:	d003      	beq.n	800dcfe <__swsetup_r+0x9a>
 800dcf6:	4621      	mov	r1, r4
 800dcf8:	4630      	mov	r0, r6
 800dcfa:	f001 f811 	bl	800ed20 <__smakebuf_r>
 800dcfe:	89a2      	ldrh	r2, [r4, #12]
 800dd00:	f012 0301 	ands.w	r3, r2, #1
 800dd04:	d00c      	beq.n	800dd20 <__swsetup_r+0xbc>
 800dd06:	2300      	movs	r3, #0
 800dd08:	60a3      	str	r3, [r4, #8]
 800dd0a:	6963      	ldr	r3, [r4, #20]
 800dd0c:	425b      	negs	r3, r3
 800dd0e:	61a3      	str	r3, [r4, #24]
 800dd10:	6923      	ldr	r3, [r4, #16]
 800dd12:	b953      	cbnz	r3, 800dd2a <__swsetup_r+0xc6>
 800dd14:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dd18:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800dd1c:	d1ba      	bne.n	800dc94 <__swsetup_r+0x30>
 800dd1e:	bd70      	pop	{r4, r5, r6, pc}
 800dd20:	0792      	lsls	r2, r2, #30
 800dd22:	bf58      	it	pl
 800dd24:	6963      	ldrpl	r3, [r4, #20]
 800dd26:	60a3      	str	r3, [r4, #8]
 800dd28:	e7f2      	b.n	800dd10 <__swsetup_r+0xac>
 800dd2a:	2000      	movs	r0, #0
 800dd2c:	e7f7      	b.n	800dd1e <__swsetup_r+0xba>
 800dd2e:	bf00      	nop
 800dd30:	20000130 	.word	0x20000130
 800dd34:	08010150 	.word	0x08010150
 800dd38:	08010170 	.word	0x08010170
 800dd3c:	08010130 	.word	0x08010130

0800dd40 <quorem>:
 800dd40:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd44:	6903      	ldr	r3, [r0, #16]
 800dd46:	690c      	ldr	r4, [r1, #16]
 800dd48:	42a3      	cmp	r3, r4
 800dd4a:	4680      	mov	r8, r0
 800dd4c:	f2c0 8082 	blt.w	800de54 <quorem+0x114>
 800dd50:	3c01      	subs	r4, #1
 800dd52:	f101 0714 	add.w	r7, r1, #20
 800dd56:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800dd5a:	f100 0614 	add.w	r6, r0, #20
 800dd5e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800dd62:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800dd66:	eb06 030c 	add.w	r3, r6, ip
 800dd6a:	3501      	adds	r5, #1
 800dd6c:	eb07 090c 	add.w	r9, r7, ip
 800dd70:	9301      	str	r3, [sp, #4]
 800dd72:	fbb0 f5f5 	udiv	r5, r0, r5
 800dd76:	b395      	cbz	r5, 800ddde <quorem+0x9e>
 800dd78:	f04f 0a00 	mov.w	sl, #0
 800dd7c:	4638      	mov	r0, r7
 800dd7e:	46b6      	mov	lr, r6
 800dd80:	46d3      	mov	fp, sl
 800dd82:	f850 2b04 	ldr.w	r2, [r0], #4
 800dd86:	b293      	uxth	r3, r2
 800dd88:	fb05 a303 	mla	r3, r5, r3, sl
 800dd8c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800dd90:	b29b      	uxth	r3, r3
 800dd92:	ebab 0303 	sub.w	r3, fp, r3
 800dd96:	0c12      	lsrs	r2, r2, #16
 800dd98:	f8de b000 	ldr.w	fp, [lr]
 800dd9c:	fb05 a202 	mla	r2, r5, r2, sl
 800dda0:	fa13 f38b 	uxtah	r3, r3, fp
 800dda4:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800dda8:	fa1f fb82 	uxth.w	fp, r2
 800ddac:	f8de 2000 	ldr.w	r2, [lr]
 800ddb0:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800ddb4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ddb8:	b29b      	uxth	r3, r3
 800ddba:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ddbe:	4581      	cmp	r9, r0
 800ddc0:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800ddc4:	f84e 3b04 	str.w	r3, [lr], #4
 800ddc8:	d2db      	bcs.n	800dd82 <quorem+0x42>
 800ddca:	f856 300c 	ldr.w	r3, [r6, ip]
 800ddce:	b933      	cbnz	r3, 800ddde <quorem+0x9e>
 800ddd0:	9b01      	ldr	r3, [sp, #4]
 800ddd2:	3b04      	subs	r3, #4
 800ddd4:	429e      	cmp	r6, r3
 800ddd6:	461a      	mov	r2, r3
 800ddd8:	d330      	bcc.n	800de3c <quorem+0xfc>
 800ddda:	f8c8 4010 	str.w	r4, [r8, #16]
 800ddde:	4640      	mov	r0, r8
 800dde0:	f001 f9fc 	bl	800f1dc <__mcmp>
 800dde4:	2800      	cmp	r0, #0
 800dde6:	db25      	blt.n	800de34 <quorem+0xf4>
 800dde8:	3501      	adds	r5, #1
 800ddea:	4630      	mov	r0, r6
 800ddec:	f04f 0c00 	mov.w	ip, #0
 800ddf0:	f857 2b04 	ldr.w	r2, [r7], #4
 800ddf4:	f8d0 e000 	ldr.w	lr, [r0]
 800ddf8:	b293      	uxth	r3, r2
 800ddfa:	ebac 0303 	sub.w	r3, ip, r3
 800ddfe:	0c12      	lsrs	r2, r2, #16
 800de00:	fa13 f38e 	uxtah	r3, r3, lr
 800de04:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800de08:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800de0c:	b29b      	uxth	r3, r3
 800de0e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800de12:	45b9      	cmp	r9, r7
 800de14:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800de18:	f840 3b04 	str.w	r3, [r0], #4
 800de1c:	d2e8      	bcs.n	800ddf0 <quorem+0xb0>
 800de1e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800de22:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800de26:	b92a      	cbnz	r2, 800de34 <quorem+0xf4>
 800de28:	3b04      	subs	r3, #4
 800de2a:	429e      	cmp	r6, r3
 800de2c:	461a      	mov	r2, r3
 800de2e:	d30b      	bcc.n	800de48 <quorem+0x108>
 800de30:	f8c8 4010 	str.w	r4, [r8, #16]
 800de34:	4628      	mov	r0, r5
 800de36:	b003      	add	sp, #12
 800de38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de3c:	6812      	ldr	r2, [r2, #0]
 800de3e:	3b04      	subs	r3, #4
 800de40:	2a00      	cmp	r2, #0
 800de42:	d1ca      	bne.n	800ddda <quorem+0x9a>
 800de44:	3c01      	subs	r4, #1
 800de46:	e7c5      	b.n	800ddd4 <quorem+0x94>
 800de48:	6812      	ldr	r2, [r2, #0]
 800de4a:	3b04      	subs	r3, #4
 800de4c:	2a00      	cmp	r2, #0
 800de4e:	d1ef      	bne.n	800de30 <quorem+0xf0>
 800de50:	3c01      	subs	r4, #1
 800de52:	e7ea      	b.n	800de2a <quorem+0xea>
 800de54:	2000      	movs	r0, #0
 800de56:	e7ee      	b.n	800de36 <quorem+0xf6>

0800de58 <_dtoa_r>:
 800de58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de5c:	ec57 6b10 	vmov	r6, r7, d0
 800de60:	b097      	sub	sp, #92	; 0x5c
 800de62:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800de64:	9106      	str	r1, [sp, #24]
 800de66:	4604      	mov	r4, r0
 800de68:	920b      	str	r2, [sp, #44]	; 0x2c
 800de6a:	9312      	str	r3, [sp, #72]	; 0x48
 800de6c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800de70:	e9cd 6700 	strd	r6, r7, [sp]
 800de74:	b93d      	cbnz	r5, 800de86 <_dtoa_r+0x2e>
 800de76:	2010      	movs	r0, #16
 800de78:	f000 ff92 	bl	800eda0 <malloc>
 800de7c:	6260      	str	r0, [r4, #36]	; 0x24
 800de7e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800de82:	6005      	str	r5, [r0, #0]
 800de84:	60c5      	str	r5, [r0, #12]
 800de86:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800de88:	6819      	ldr	r1, [r3, #0]
 800de8a:	b151      	cbz	r1, 800dea2 <_dtoa_r+0x4a>
 800de8c:	685a      	ldr	r2, [r3, #4]
 800de8e:	604a      	str	r2, [r1, #4]
 800de90:	2301      	movs	r3, #1
 800de92:	4093      	lsls	r3, r2
 800de94:	608b      	str	r3, [r1, #8]
 800de96:	4620      	mov	r0, r4
 800de98:	f000 ffbe 	bl	800ee18 <_Bfree>
 800de9c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800de9e:	2200      	movs	r2, #0
 800dea0:	601a      	str	r2, [r3, #0]
 800dea2:	1e3b      	subs	r3, r7, #0
 800dea4:	bfbb      	ittet	lt
 800dea6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800deaa:	9301      	strlt	r3, [sp, #4]
 800deac:	2300      	movge	r3, #0
 800deae:	2201      	movlt	r2, #1
 800deb0:	bfac      	ite	ge
 800deb2:	f8c8 3000 	strge.w	r3, [r8]
 800deb6:	f8c8 2000 	strlt.w	r2, [r8]
 800deba:	4baf      	ldr	r3, [pc, #700]	; (800e178 <_dtoa_r+0x320>)
 800debc:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800dec0:	ea33 0308 	bics.w	r3, r3, r8
 800dec4:	d114      	bne.n	800def0 <_dtoa_r+0x98>
 800dec6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800dec8:	f242 730f 	movw	r3, #9999	; 0x270f
 800decc:	6013      	str	r3, [r2, #0]
 800dece:	9b00      	ldr	r3, [sp, #0]
 800ded0:	b923      	cbnz	r3, 800dedc <_dtoa_r+0x84>
 800ded2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800ded6:	2800      	cmp	r0, #0
 800ded8:	f000 8542 	beq.w	800e960 <_dtoa_r+0xb08>
 800dedc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800dede:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800e18c <_dtoa_r+0x334>
 800dee2:	2b00      	cmp	r3, #0
 800dee4:	f000 8544 	beq.w	800e970 <_dtoa_r+0xb18>
 800dee8:	f10b 0303 	add.w	r3, fp, #3
 800deec:	f000 bd3e 	b.w	800e96c <_dtoa_r+0xb14>
 800def0:	e9dd 6700 	ldrd	r6, r7, [sp]
 800def4:	2200      	movs	r2, #0
 800def6:	2300      	movs	r3, #0
 800def8:	4630      	mov	r0, r6
 800defa:	4639      	mov	r1, r7
 800defc:	f7f2 fde4 	bl	8000ac8 <__aeabi_dcmpeq>
 800df00:	4681      	mov	r9, r0
 800df02:	b168      	cbz	r0, 800df20 <_dtoa_r+0xc8>
 800df04:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800df06:	2301      	movs	r3, #1
 800df08:	6013      	str	r3, [r2, #0]
 800df0a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800df0c:	2b00      	cmp	r3, #0
 800df0e:	f000 8524 	beq.w	800e95a <_dtoa_r+0xb02>
 800df12:	4b9a      	ldr	r3, [pc, #616]	; (800e17c <_dtoa_r+0x324>)
 800df14:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800df16:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 800df1a:	6013      	str	r3, [r2, #0]
 800df1c:	f000 bd28 	b.w	800e970 <_dtoa_r+0xb18>
 800df20:	aa14      	add	r2, sp, #80	; 0x50
 800df22:	a915      	add	r1, sp, #84	; 0x54
 800df24:	ec47 6b10 	vmov	d0, r6, r7
 800df28:	4620      	mov	r0, r4
 800df2a:	f001 f9ce 	bl	800f2ca <__d2b>
 800df2e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800df32:	9004      	str	r0, [sp, #16]
 800df34:	2d00      	cmp	r5, #0
 800df36:	d07c      	beq.n	800e032 <_dtoa_r+0x1da>
 800df38:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800df3c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800df40:	46b2      	mov	sl, r6
 800df42:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800df46:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800df4a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800df4e:	2200      	movs	r2, #0
 800df50:	4b8b      	ldr	r3, [pc, #556]	; (800e180 <_dtoa_r+0x328>)
 800df52:	4650      	mov	r0, sl
 800df54:	4659      	mov	r1, fp
 800df56:	f7f2 f997 	bl	8000288 <__aeabi_dsub>
 800df5a:	a381      	add	r3, pc, #516	; (adr r3, 800e160 <_dtoa_r+0x308>)
 800df5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df60:	f7f2 fb4a 	bl	80005f8 <__aeabi_dmul>
 800df64:	a380      	add	r3, pc, #512	; (adr r3, 800e168 <_dtoa_r+0x310>)
 800df66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df6a:	f7f2 f98f 	bl	800028c <__adddf3>
 800df6e:	4606      	mov	r6, r0
 800df70:	4628      	mov	r0, r5
 800df72:	460f      	mov	r7, r1
 800df74:	f7f2 fad6 	bl	8000524 <__aeabi_i2d>
 800df78:	a37d      	add	r3, pc, #500	; (adr r3, 800e170 <_dtoa_r+0x318>)
 800df7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df7e:	f7f2 fb3b 	bl	80005f8 <__aeabi_dmul>
 800df82:	4602      	mov	r2, r0
 800df84:	460b      	mov	r3, r1
 800df86:	4630      	mov	r0, r6
 800df88:	4639      	mov	r1, r7
 800df8a:	f7f2 f97f 	bl	800028c <__adddf3>
 800df8e:	4606      	mov	r6, r0
 800df90:	460f      	mov	r7, r1
 800df92:	f7f2 fde1 	bl	8000b58 <__aeabi_d2iz>
 800df96:	2200      	movs	r2, #0
 800df98:	4682      	mov	sl, r0
 800df9a:	2300      	movs	r3, #0
 800df9c:	4630      	mov	r0, r6
 800df9e:	4639      	mov	r1, r7
 800dfa0:	f7f2 fd9c 	bl	8000adc <__aeabi_dcmplt>
 800dfa4:	b148      	cbz	r0, 800dfba <_dtoa_r+0x162>
 800dfa6:	4650      	mov	r0, sl
 800dfa8:	f7f2 fabc 	bl	8000524 <__aeabi_i2d>
 800dfac:	4632      	mov	r2, r6
 800dfae:	463b      	mov	r3, r7
 800dfb0:	f7f2 fd8a 	bl	8000ac8 <__aeabi_dcmpeq>
 800dfb4:	b908      	cbnz	r0, 800dfba <_dtoa_r+0x162>
 800dfb6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800dfba:	f1ba 0f16 	cmp.w	sl, #22
 800dfbe:	d859      	bhi.n	800e074 <_dtoa_r+0x21c>
 800dfc0:	4970      	ldr	r1, [pc, #448]	; (800e184 <_dtoa_r+0x32c>)
 800dfc2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800dfc6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dfca:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dfce:	f7f2 fda3 	bl	8000b18 <__aeabi_dcmpgt>
 800dfd2:	2800      	cmp	r0, #0
 800dfd4:	d050      	beq.n	800e078 <_dtoa_r+0x220>
 800dfd6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800dfda:	2300      	movs	r3, #0
 800dfdc:	930f      	str	r3, [sp, #60]	; 0x3c
 800dfde:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800dfe0:	1b5d      	subs	r5, r3, r5
 800dfe2:	f1b5 0801 	subs.w	r8, r5, #1
 800dfe6:	bf49      	itett	mi
 800dfe8:	f1c5 0301 	rsbmi	r3, r5, #1
 800dfec:	2300      	movpl	r3, #0
 800dfee:	9305      	strmi	r3, [sp, #20]
 800dff0:	f04f 0800 	movmi.w	r8, #0
 800dff4:	bf58      	it	pl
 800dff6:	9305      	strpl	r3, [sp, #20]
 800dff8:	f1ba 0f00 	cmp.w	sl, #0
 800dffc:	db3e      	blt.n	800e07c <_dtoa_r+0x224>
 800dffe:	2300      	movs	r3, #0
 800e000:	44d0      	add	r8, sl
 800e002:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800e006:	9307      	str	r3, [sp, #28]
 800e008:	9b06      	ldr	r3, [sp, #24]
 800e00a:	2b09      	cmp	r3, #9
 800e00c:	f200 8090 	bhi.w	800e130 <_dtoa_r+0x2d8>
 800e010:	2b05      	cmp	r3, #5
 800e012:	bfc4      	itt	gt
 800e014:	3b04      	subgt	r3, #4
 800e016:	9306      	strgt	r3, [sp, #24]
 800e018:	9b06      	ldr	r3, [sp, #24]
 800e01a:	f1a3 0302 	sub.w	r3, r3, #2
 800e01e:	bfcc      	ite	gt
 800e020:	2500      	movgt	r5, #0
 800e022:	2501      	movle	r5, #1
 800e024:	2b03      	cmp	r3, #3
 800e026:	f200 808f 	bhi.w	800e148 <_dtoa_r+0x2f0>
 800e02a:	e8df f003 	tbb	[pc, r3]
 800e02e:	7f7d      	.short	0x7f7d
 800e030:	7131      	.short	0x7131
 800e032:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800e036:	441d      	add	r5, r3
 800e038:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800e03c:	2820      	cmp	r0, #32
 800e03e:	dd13      	ble.n	800e068 <_dtoa_r+0x210>
 800e040:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800e044:	9b00      	ldr	r3, [sp, #0]
 800e046:	fa08 f800 	lsl.w	r8, r8, r0
 800e04a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800e04e:	fa23 f000 	lsr.w	r0, r3, r0
 800e052:	ea48 0000 	orr.w	r0, r8, r0
 800e056:	f7f2 fa55 	bl	8000504 <__aeabi_ui2d>
 800e05a:	2301      	movs	r3, #1
 800e05c:	4682      	mov	sl, r0
 800e05e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800e062:	3d01      	subs	r5, #1
 800e064:	9313      	str	r3, [sp, #76]	; 0x4c
 800e066:	e772      	b.n	800df4e <_dtoa_r+0xf6>
 800e068:	9b00      	ldr	r3, [sp, #0]
 800e06a:	f1c0 0020 	rsb	r0, r0, #32
 800e06e:	fa03 f000 	lsl.w	r0, r3, r0
 800e072:	e7f0      	b.n	800e056 <_dtoa_r+0x1fe>
 800e074:	2301      	movs	r3, #1
 800e076:	e7b1      	b.n	800dfdc <_dtoa_r+0x184>
 800e078:	900f      	str	r0, [sp, #60]	; 0x3c
 800e07a:	e7b0      	b.n	800dfde <_dtoa_r+0x186>
 800e07c:	9b05      	ldr	r3, [sp, #20]
 800e07e:	eba3 030a 	sub.w	r3, r3, sl
 800e082:	9305      	str	r3, [sp, #20]
 800e084:	f1ca 0300 	rsb	r3, sl, #0
 800e088:	9307      	str	r3, [sp, #28]
 800e08a:	2300      	movs	r3, #0
 800e08c:	930e      	str	r3, [sp, #56]	; 0x38
 800e08e:	e7bb      	b.n	800e008 <_dtoa_r+0x1b0>
 800e090:	2301      	movs	r3, #1
 800e092:	930a      	str	r3, [sp, #40]	; 0x28
 800e094:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e096:	2b00      	cmp	r3, #0
 800e098:	dd59      	ble.n	800e14e <_dtoa_r+0x2f6>
 800e09a:	9302      	str	r3, [sp, #8]
 800e09c:	4699      	mov	r9, r3
 800e09e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800e0a0:	2200      	movs	r2, #0
 800e0a2:	6072      	str	r2, [r6, #4]
 800e0a4:	2204      	movs	r2, #4
 800e0a6:	f102 0014 	add.w	r0, r2, #20
 800e0aa:	4298      	cmp	r0, r3
 800e0ac:	6871      	ldr	r1, [r6, #4]
 800e0ae:	d953      	bls.n	800e158 <_dtoa_r+0x300>
 800e0b0:	4620      	mov	r0, r4
 800e0b2:	f000 fe7d 	bl	800edb0 <_Balloc>
 800e0b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e0b8:	6030      	str	r0, [r6, #0]
 800e0ba:	f1b9 0f0e 	cmp.w	r9, #14
 800e0be:	f8d3 b000 	ldr.w	fp, [r3]
 800e0c2:	f200 80e6 	bhi.w	800e292 <_dtoa_r+0x43a>
 800e0c6:	2d00      	cmp	r5, #0
 800e0c8:	f000 80e3 	beq.w	800e292 <_dtoa_r+0x43a>
 800e0cc:	ed9d 7b00 	vldr	d7, [sp]
 800e0d0:	f1ba 0f00 	cmp.w	sl, #0
 800e0d4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800e0d8:	dd74      	ble.n	800e1c4 <_dtoa_r+0x36c>
 800e0da:	4a2a      	ldr	r2, [pc, #168]	; (800e184 <_dtoa_r+0x32c>)
 800e0dc:	f00a 030f 	and.w	r3, sl, #15
 800e0e0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800e0e4:	ed93 7b00 	vldr	d7, [r3]
 800e0e8:	ea4f 162a 	mov.w	r6, sl, asr #4
 800e0ec:	06f0      	lsls	r0, r6, #27
 800e0ee:	ed8d 7b08 	vstr	d7, [sp, #32]
 800e0f2:	d565      	bpl.n	800e1c0 <_dtoa_r+0x368>
 800e0f4:	4b24      	ldr	r3, [pc, #144]	; (800e188 <_dtoa_r+0x330>)
 800e0f6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800e0fa:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800e0fe:	f7f2 fba5 	bl	800084c <__aeabi_ddiv>
 800e102:	e9cd 0100 	strd	r0, r1, [sp]
 800e106:	f006 060f 	and.w	r6, r6, #15
 800e10a:	2503      	movs	r5, #3
 800e10c:	4f1e      	ldr	r7, [pc, #120]	; (800e188 <_dtoa_r+0x330>)
 800e10e:	e04c      	b.n	800e1aa <_dtoa_r+0x352>
 800e110:	2301      	movs	r3, #1
 800e112:	930a      	str	r3, [sp, #40]	; 0x28
 800e114:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e116:	4453      	add	r3, sl
 800e118:	f103 0901 	add.w	r9, r3, #1
 800e11c:	9302      	str	r3, [sp, #8]
 800e11e:	464b      	mov	r3, r9
 800e120:	2b01      	cmp	r3, #1
 800e122:	bfb8      	it	lt
 800e124:	2301      	movlt	r3, #1
 800e126:	e7ba      	b.n	800e09e <_dtoa_r+0x246>
 800e128:	2300      	movs	r3, #0
 800e12a:	e7b2      	b.n	800e092 <_dtoa_r+0x23a>
 800e12c:	2300      	movs	r3, #0
 800e12e:	e7f0      	b.n	800e112 <_dtoa_r+0x2ba>
 800e130:	2501      	movs	r5, #1
 800e132:	2300      	movs	r3, #0
 800e134:	9306      	str	r3, [sp, #24]
 800e136:	950a      	str	r5, [sp, #40]	; 0x28
 800e138:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e13c:	9302      	str	r3, [sp, #8]
 800e13e:	4699      	mov	r9, r3
 800e140:	2200      	movs	r2, #0
 800e142:	2312      	movs	r3, #18
 800e144:	920b      	str	r2, [sp, #44]	; 0x2c
 800e146:	e7aa      	b.n	800e09e <_dtoa_r+0x246>
 800e148:	2301      	movs	r3, #1
 800e14a:	930a      	str	r3, [sp, #40]	; 0x28
 800e14c:	e7f4      	b.n	800e138 <_dtoa_r+0x2e0>
 800e14e:	2301      	movs	r3, #1
 800e150:	9302      	str	r3, [sp, #8]
 800e152:	4699      	mov	r9, r3
 800e154:	461a      	mov	r2, r3
 800e156:	e7f5      	b.n	800e144 <_dtoa_r+0x2ec>
 800e158:	3101      	adds	r1, #1
 800e15a:	6071      	str	r1, [r6, #4]
 800e15c:	0052      	lsls	r2, r2, #1
 800e15e:	e7a2      	b.n	800e0a6 <_dtoa_r+0x24e>
 800e160:	636f4361 	.word	0x636f4361
 800e164:	3fd287a7 	.word	0x3fd287a7
 800e168:	8b60c8b3 	.word	0x8b60c8b3
 800e16c:	3fc68a28 	.word	0x3fc68a28
 800e170:	509f79fb 	.word	0x509f79fb
 800e174:	3fd34413 	.word	0x3fd34413
 800e178:	7ff00000 	.word	0x7ff00000
 800e17c:	080100fd 	.word	0x080100fd
 800e180:	3ff80000 	.word	0x3ff80000
 800e184:	080101b8 	.word	0x080101b8
 800e188:	08010190 	.word	0x08010190
 800e18c:	08010129 	.word	0x08010129
 800e190:	07f1      	lsls	r1, r6, #31
 800e192:	d508      	bpl.n	800e1a6 <_dtoa_r+0x34e>
 800e194:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800e198:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e19c:	f7f2 fa2c 	bl	80005f8 <__aeabi_dmul>
 800e1a0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800e1a4:	3501      	adds	r5, #1
 800e1a6:	1076      	asrs	r6, r6, #1
 800e1a8:	3708      	adds	r7, #8
 800e1aa:	2e00      	cmp	r6, #0
 800e1ac:	d1f0      	bne.n	800e190 <_dtoa_r+0x338>
 800e1ae:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800e1b2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e1b6:	f7f2 fb49 	bl	800084c <__aeabi_ddiv>
 800e1ba:	e9cd 0100 	strd	r0, r1, [sp]
 800e1be:	e01a      	b.n	800e1f6 <_dtoa_r+0x39e>
 800e1c0:	2502      	movs	r5, #2
 800e1c2:	e7a3      	b.n	800e10c <_dtoa_r+0x2b4>
 800e1c4:	f000 80a0 	beq.w	800e308 <_dtoa_r+0x4b0>
 800e1c8:	f1ca 0600 	rsb	r6, sl, #0
 800e1cc:	4b9f      	ldr	r3, [pc, #636]	; (800e44c <_dtoa_r+0x5f4>)
 800e1ce:	4fa0      	ldr	r7, [pc, #640]	; (800e450 <_dtoa_r+0x5f8>)
 800e1d0:	f006 020f 	and.w	r2, r6, #15
 800e1d4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e1d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1dc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800e1e0:	f7f2 fa0a 	bl	80005f8 <__aeabi_dmul>
 800e1e4:	e9cd 0100 	strd	r0, r1, [sp]
 800e1e8:	1136      	asrs	r6, r6, #4
 800e1ea:	2300      	movs	r3, #0
 800e1ec:	2502      	movs	r5, #2
 800e1ee:	2e00      	cmp	r6, #0
 800e1f0:	d17f      	bne.n	800e2f2 <_dtoa_r+0x49a>
 800e1f2:	2b00      	cmp	r3, #0
 800e1f4:	d1e1      	bne.n	800e1ba <_dtoa_r+0x362>
 800e1f6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e1f8:	2b00      	cmp	r3, #0
 800e1fa:	f000 8087 	beq.w	800e30c <_dtoa_r+0x4b4>
 800e1fe:	e9dd 6700 	ldrd	r6, r7, [sp]
 800e202:	2200      	movs	r2, #0
 800e204:	4b93      	ldr	r3, [pc, #588]	; (800e454 <_dtoa_r+0x5fc>)
 800e206:	4630      	mov	r0, r6
 800e208:	4639      	mov	r1, r7
 800e20a:	f7f2 fc67 	bl	8000adc <__aeabi_dcmplt>
 800e20e:	2800      	cmp	r0, #0
 800e210:	d07c      	beq.n	800e30c <_dtoa_r+0x4b4>
 800e212:	f1b9 0f00 	cmp.w	r9, #0
 800e216:	d079      	beq.n	800e30c <_dtoa_r+0x4b4>
 800e218:	9b02      	ldr	r3, [sp, #8]
 800e21a:	2b00      	cmp	r3, #0
 800e21c:	dd35      	ble.n	800e28a <_dtoa_r+0x432>
 800e21e:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800e222:	9308      	str	r3, [sp, #32]
 800e224:	4639      	mov	r1, r7
 800e226:	2200      	movs	r2, #0
 800e228:	4b8b      	ldr	r3, [pc, #556]	; (800e458 <_dtoa_r+0x600>)
 800e22a:	4630      	mov	r0, r6
 800e22c:	f7f2 f9e4 	bl	80005f8 <__aeabi_dmul>
 800e230:	e9cd 0100 	strd	r0, r1, [sp]
 800e234:	9f02      	ldr	r7, [sp, #8]
 800e236:	3501      	adds	r5, #1
 800e238:	4628      	mov	r0, r5
 800e23a:	f7f2 f973 	bl	8000524 <__aeabi_i2d>
 800e23e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e242:	f7f2 f9d9 	bl	80005f8 <__aeabi_dmul>
 800e246:	2200      	movs	r2, #0
 800e248:	4b84      	ldr	r3, [pc, #528]	; (800e45c <_dtoa_r+0x604>)
 800e24a:	f7f2 f81f 	bl	800028c <__adddf3>
 800e24e:	4605      	mov	r5, r0
 800e250:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800e254:	2f00      	cmp	r7, #0
 800e256:	d15d      	bne.n	800e314 <_dtoa_r+0x4bc>
 800e258:	2200      	movs	r2, #0
 800e25a:	4b81      	ldr	r3, [pc, #516]	; (800e460 <_dtoa_r+0x608>)
 800e25c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e260:	f7f2 f812 	bl	8000288 <__aeabi_dsub>
 800e264:	462a      	mov	r2, r5
 800e266:	4633      	mov	r3, r6
 800e268:	e9cd 0100 	strd	r0, r1, [sp]
 800e26c:	f7f2 fc54 	bl	8000b18 <__aeabi_dcmpgt>
 800e270:	2800      	cmp	r0, #0
 800e272:	f040 8288 	bne.w	800e786 <_dtoa_r+0x92e>
 800e276:	462a      	mov	r2, r5
 800e278:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800e27c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e280:	f7f2 fc2c 	bl	8000adc <__aeabi_dcmplt>
 800e284:	2800      	cmp	r0, #0
 800e286:	f040 827c 	bne.w	800e782 <_dtoa_r+0x92a>
 800e28a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800e28e:	e9cd 2300 	strd	r2, r3, [sp]
 800e292:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e294:	2b00      	cmp	r3, #0
 800e296:	f2c0 8150 	blt.w	800e53a <_dtoa_r+0x6e2>
 800e29a:	f1ba 0f0e 	cmp.w	sl, #14
 800e29e:	f300 814c 	bgt.w	800e53a <_dtoa_r+0x6e2>
 800e2a2:	4b6a      	ldr	r3, [pc, #424]	; (800e44c <_dtoa_r+0x5f4>)
 800e2a4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800e2a8:	ed93 7b00 	vldr	d7, [r3]
 800e2ac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e2ae:	2b00      	cmp	r3, #0
 800e2b0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800e2b4:	f280 80d8 	bge.w	800e468 <_dtoa_r+0x610>
 800e2b8:	f1b9 0f00 	cmp.w	r9, #0
 800e2bc:	f300 80d4 	bgt.w	800e468 <_dtoa_r+0x610>
 800e2c0:	f040 825e 	bne.w	800e780 <_dtoa_r+0x928>
 800e2c4:	2200      	movs	r2, #0
 800e2c6:	4b66      	ldr	r3, [pc, #408]	; (800e460 <_dtoa_r+0x608>)
 800e2c8:	ec51 0b17 	vmov	r0, r1, d7
 800e2cc:	f7f2 f994 	bl	80005f8 <__aeabi_dmul>
 800e2d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e2d4:	f7f2 fc16 	bl	8000b04 <__aeabi_dcmpge>
 800e2d8:	464f      	mov	r7, r9
 800e2da:	464e      	mov	r6, r9
 800e2dc:	2800      	cmp	r0, #0
 800e2de:	f040 8234 	bne.w	800e74a <_dtoa_r+0x8f2>
 800e2e2:	2331      	movs	r3, #49	; 0x31
 800e2e4:	f10b 0501 	add.w	r5, fp, #1
 800e2e8:	f88b 3000 	strb.w	r3, [fp]
 800e2ec:	f10a 0a01 	add.w	sl, sl, #1
 800e2f0:	e22f      	b.n	800e752 <_dtoa_r+0x8fa>
 800e2f2:	07f2      	lsls	r2, r6, #31
 800e2f4:	d505      	bpl.n	800e302 <_dtoa_r+0x4aa>
 800e2f6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e2fa:	f7f2 f97d 	bl	80005f8 <__aeabi_dmul>
 800e2fe:	3501      	adds	r5, #1
 800e300:	2301      	movs	r3, #1
 800e302:	1076      	asrs	r6, r6, #1
 800e304:	3708      	adds	r7, #8
 800e306:	e772      	b.n	800e1ee <_dtoa_r+0x396>
 800e308:	2502      	movs	r5, #2
 800e30a:	e774      	b.n	800e1f6 <_dtoa_r+0x39e>
 800e30c:	f8cd a020 	str.w	sl, [sp, #32]
 800e310:	464f      	mov	r7, r9
 800e312:	e791      	b.n	800e238 <_dtoa_r+0x3e0>
 800e314:	4b4d      	ldr	r3, [pc, #308]	; (800e44c <_dtoa_r+0x5f4>)
 800e316:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e31a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800e31e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e320:	2b00      	cmp	r3, #0
 800e322:	d047      	beq.n	800e3b4 <_dtoa_r+0x55c>
 800e324:	4602      	mov	r2, r0
 800e326:	460b      	mov	r3, r1
 800e328:	2000      	movs	r0, #0
 800e32a:	494e      	ldr	r1, [pc, #312]	; (800e464 <_dtoa_r+0x60c>)
 800e32c:	f7f2 fa8e 	bl	800084c <__aeabi_ddiv>
 800e330:	462a      	mov	r2, r5
 800e332:	4633      	mov	r3, r6
 800e334:	f7f1 ffa8 	bl	8000288 <__aeabi_dsub>
 800e338:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800e33c:	465d      	mov	r5, fp
 800e33e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e342:	f7f2 fc09 	bl	8000b58 <__aeabi_d2iz>
 800e346:	4606      	mov	r6, r0
 800e348:	f7f2 f8ec 	bl	8000524 <__aeabi_i2d>
 800e34c:	4602      	mov	r2, r0
 800e34e:	460b      	mov	r3, r1
 800e350:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e354:	f7f1 ff98 	bl	8000288 <__aeabi_dsub>
 800e358:	3630      	adds	r6, #48	; 0x30
 800e35a:	f805 6b01 	strb.w	r6, [r5], #1
 800e35e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800e362:	e9cd 0100 	strd	r0, r1, [sp]
 800e366:	f7f2 fbb9 	bl	8000adc <__aeabi_dcmplt>
 800e36a:	2800      	cmp	r0, #0
 800e36c:	d163      	bne.n	800e436 <_dtoa_r+0x5de>
 800e36e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e372:	2000      	movs	r0, #0
 800e374:	4937      	ldr	r1, [pc, #220]	; (800e454 <_dtoa_r+0x5fc>)
 800e376:	f7f1 ff87 	bl	8000288 <__aeabi_dsub>
 800e37a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800e37e:	f7f2 fbad 	bl	8000adc <__aeabi_dcmplt>
 800e382:	2800      	cmp	r0, #0
 800e384:	f040 80b7 	bne.w	800e4f6 <_dtoa_r+0x69e>
 800e388:	eba5 030b 	sub.w	r3, r5, fp
 800e38c:	429f      	cmp	r7, r3
 800e38e:	f77f af7c 	ble.w	800e28a <_dtoa_r+0x432>
 800e392:	2200      	movs	r2, #0
 800e394:	4b30      	ldr	r3, [pc, #192]	; (800e458 <_dtoa_r+0x600>)
 800e396:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800e39a:	f7f2 f92d 	bl	80005f8 <__aeabi_dmul>
 800e39e:	2200      	movs	r2, #0
 800e3a0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800e3a4:	4b2c      	ldr	r3, [pc, #176]	; (800e458 <_dtoa_r+0x600>)
 800e3a6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e3aa:	f7f2 f925 	bl	80005f8 <__aeabi_dmul>
 800e3ae:	e9cd 0100 	strd	r0, r1, [sp]
 800e3b2:	e7c4      	b.n	800e33e <_dtoa_r+0x4e6>
 800e3b4:	462a      	mov	r2, r5
 800e3b6:	4633      	mov	r3, r6
 800e3b8:	f7f2 f91e 	bl	80005f8 <__aeabi_dmul>
 800e3bc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800e3c0:	eb0b 0507 	add.w	r5, fp, r7
 800e3c4:	465e      	mov	r6, fp
 800e3c6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e3ca:	f7f2 fbc5 	bl	8000b58 <__aeabi_d2iz>
 800e3ce:	4607      	mov	r7, r0
 800e3d0:	f7f2 f8a8 	bl	8000524 <__aeabi_i2d>
 800e3d4:	3730      	adds	r7, #48	; 0x30
 800e3d6:	4602      	mov	r2, r0
 800e3d8:	460b      	mov	r3, r1
 800e3da:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e3de:	f7f1 ff53 	bl	8000288 <__aeabi_dsub>
 800e3e2:	f806 7b01 	strb.w	r7, [r6], #1
 800e3e6:	42ae      	cmp	r6, r5
 800e3e8:	e9cd 0100 	strd	r0, r1, [sp]
 800e3ec:	f04f 0200 	mov.w	r2, #0
 800e3f0:	d126      	bne.n	800e440 <_dtoa_r+0x5e8>
 800e3f2:	4b1c      	ldr	r3, [pc, #112]	; (800e464 <_dtoa_r+0x60c>)
 800e3f4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800e3f8:	f7f1 ff48 	bl	800028c <__adddf3>
 800e3fc:	4602      	mov	r2, r0
 800e3fe:	460b      	mov	r3, r1
 800e400:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e404:	f7f2 fb88 	bl	8000b18 <__aeabi_dcmpgt>
 800e408:	2800      	cmp	r0, #0
 800e40a:	d174      	bne.n	800e4f6 <_dtoa_r+0x69e>
 800e40c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800e410:	2000      	movs	r0, #0
 800e412:	4914      	ldr	r1, [pc, #80]	; (800e464 <_dtoa_r+0x60c>)
 800e414:	f7f1 ff38 	bl	8000288 <__aeabi_dsub>
 800e418:	4602      	mov	r2, r0
 800e41a:	460b      	mov	r3, r1
 800e41c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e420:	f7f2 fb5c 	bl	8000adc <__aeabi_dcmplt>
 800e424:	2800      	cmp	r0, #0
 800e426:	f43f af30 	beq.w	800e28a <_dtoa_r+0x432>
 800e42a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800e42e:	2b30      	cmp	r3, #48	; 0x30
 800e430:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800e434:	d002      	beq.n	800e43c <_dtoa_r+0x5e4>
 800e436:	f8dd a020 	ldr.w	sl, [sp, #32]
 800e43a:	e04a      	b.n	800e4d2 <_dtoa_r+0x67a>
 800e43c:	4615      	mov	r5, r2
 800e43e:	e7f4      	b.n	800e42a <_dtoa_r+0x5d2>
 800e440:	4b05      	ldr	r3, [pc, #20]	; (800e458 <_dtoa_r+0x600>)
 800e442:	f7f2 f8d9 	bl	80005f8 <__aeabi_dmul>
 800e446:	e9cd 0100 	strd	r0, r1, [sp]
 800e44a:	e7bc      	b.n	800e3c6 <_dtoa_r+0x56e>
 800e44c:	080101b8 	.word	0x080101b8
 800e450:	08010190 	.word	0x08010190
 800e454:	3ff00000 	.word	0x3ff00000
 800e458:	40240000 	.word	0x40240000
 800e45c:	401c0000 	.word	0x401c0000
 800e460:	40140000 	.word	0x40140000
 800e464:	3fe00000 	.word	0x3fe00000
 800e468:	e9dd 6700 	ldrd	r6, r7, [sp]
 800e46c:	465d      	mov	r5, fp
 800e46e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e472:	4630      	mov	r0, r6
 800e474:	4639      	mov	r1, r7
 800e476:	f7f2 f9e9 	bl	800084c <__aeabi_ddiv>
 800e47a:	f7f2 fb6d 	bl	8000b58 <__aeabi_d2iz>
 800e47e:	4680      	mov	r8, r0
 800e480:	f7f2 f850 	bl	8000524 <__aeabi_i2d>
 800e484:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e488:	f7f2 f8b6 	bl	80005f8 <__aeabi_dmul>
 800e48c:	4602      	mov	r2, r0
 800e48e:	460b      	mov	r3, r1
 800e490:	4630      	mov	r0, r6
 800e492:	4639      	mov	r1, r7
 800e494:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800e498:	f7f1 fef6 	bl	8000288 <__aeabi_dsub>
 800e49c:	f805 6b01 	strb.w	r6, [r5], #1
 800e4a0:	eba5 060b 	sub.w	r6, r5, fp
 800e4a4:	45b1      	cmp	r9, r6
 800e4a6:	4602      	mov	r2, r0
 800e4a8:	460b      	mov	r3, r1
 800e4aa:	d139      	bne.n	800e520 <_dtoa_r+0x6c8>
 800e4ac:	f7f1 feee 	bl	800028c <__adddf3>
 800e4b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e4b4:	4606      	mov	r6, r0
 800e4b6:	460f      	mov	r7, r1
 800e4b8:	f7f2 fb2e 	bl	8000b18 <__aeabi_dcmpgt>
 800e4bc:	b9c8      	cbnz	r0, 800e4f2 <_dtoa_r+0x69a>
 800e4be:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e4c2:	4630      	mov	r0, r6
 800e4c4:	4639      	mov	r1, r7
 800e4c6:	f7f2 faff 	bl	8000ac8 <__aeabi_dcmpeq>
 800e4ca:	b110      	cbz	r0, 800e4d2 <_dtoa_r+0x67a>
 800e4cc:	f018 0f01 	tst.w	r8, #1
 800e4d0:	d10f      	bne.n	800e4f2 <_dtoa_r+0x69a>
 800e4d2:	9904      	ldr	r1, [sp, #16]
 800e4d4:	4620      	mov	r0, r4
 800e4d6:	f000 fc9f 	bl	800ee18 <_Bfree>
 800e4da:	2300      	movs	r3, #0
 800e4dc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e4de:	702b      	strb	r3, [r5, #0]
 800e4e0:	f10a 0301 	add.w	r3, sl, #1
 800e4e4:	6013      	str	r3, [r2, #0]
 800e4e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e4e8:	2b00      	cmp	r3, #0
 800e4ea:	f000 8241 	beq.w	800e970 <_dtoa_r+0xb18>
 800e4ee:	601d      	str	r5, [r3, #0]
 800e4f0:	e23e      	b.n	800e970 <_dtoa_r+0xb18>
 800e4f2:	f8cd a020 	str.w	sl, [sp, #32]
 800e4f6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800e4fa:	2a39      	cmp	r2, #57	; 0x39
 800e4fc:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 800e500:	d108      	bne.n	800e514 <_dtoa_r+0x6bc>
 800e502:	459b      	cmp	fp, r3
 800e504:	d10a      	bne.n	800e51c <_dtoa_r+0x6c4>
 800e506:	9b08      	ldr	r3, [sp, #32]
 800e508:	3301      	adds	r3, #1
 800e50a:	9308      	str	r3, [sp, #32]
 800e50c:	2330      	movs	r3, #48	; 0x30
 800e50e:	f88b 3000 	strb.w	r3, [fp]
 800e512:	465b      	mov	r3, fp
 800e514:	781a      	ldrb	r2, [r3, #0]
 800e516:	3201      	adds	r2, #1
 800e518:	701a      	strb	r2, [r3, #0]
 800e51a:	e78c      	b.n	800e436 <_dtoa_r+0x5de>
 800e51c:	461d      	mov	r5, r3
 800e51e:	e7ea      	b.n	800e4f6 <_dtoa_r+0x69e>
 800e520:	2200      	movs	r2, #0
 800e522:	4b9b      	ldr	r3, [pc, #620]	; (800e790 <_dtoa_r+0x938>)
 800e524:	f7f2 f868 	bl	80005f8 <__aeabi_dmul>
 800e528:	2200      	movs	r2, #0
 800e52a:	2300      	movs	r3, #0
 800e52c:	4606      	mov	r6, r0
 800e52e:	460f      	mov	r7, r1
 800e530:	f7f2 faca 	bl	8000ac8 <__aeabi_dcmpeq>
 800e534:	2800      	cmp	r0, #0
 800e536:	d09a      	beq.n	800e46e <_dtoa_r+0x616>
 800e538:	e7cb      	b.n	800e4d2 <_dtoa_r+0x67a>
 800e53a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e53c:	2a00      	cmp	r2, #0
 800e53e:	f000 808b 	beq.w	800e658 <_dtoa_r+0x800>
 800e542:	9a06      	ldr	r2, [sp, #24]
 800e544:	2a01      	cmp	r2, #1
 800e546:	dc6e      	bgt.n	800e626 <_dtoa_r+0x7ce>
 800e548:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800e54a:	2a00      	cmp	r2, #0
 800e54c:	d067      	beq.n	800e61e <_dtoa_r+0x7c6>
 800e54e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800e552:	9f07      	ldr	r7, [sp, #28]
 800e554:	9d05      	ldr	r5, [sp, #20]
 800e556:	9a05      	ldr	r2, [sp, #20]
 800e558:	2101      	movs	r1, #1
 800e55a:	441a      	add	r2, r3
 800e55c:	4620      	mov	r0, r4
 800e55e:	9205      	str	r2, [sp, #20]
 800e560:	4498      	add	r8, r3
 800e562:	f000 fcf9 	bl	800ef58 <__i2b>
 800e566:	4606      	mov	r6, r0
 800e568:	2d00      	cmp	r5, #0
 800e56a:	dd0c      	ble.n	800e586 <_dtoa_r+0x72e>
 800e56c:	f1b8 0f00 	cmp.w	r8, #0
 800e570:	dd09      	ble.n	800e586 <_dtoa_r+0x72e>
 800e572:	4545      	cmp	r5, r8
 800e574:	9a05      	ldr	r2, [sp, #20]
 800e576:	462b      	mov	r3, r5
 800e578:	bfa8      	it	ge
 800e57a:	4643      	movge	r3, r8
 800e57c:	1ad2      	subs	r2, r2, r3
 800e57e:	9205      	str	r2, [sp, #20]
 800e580:	1aed      	subs	r5, r5, r3
 800e582:	eba8 0803 	sub.w	r8, r8, r3
 800e586:	9b07      	ldr	r3, [sp, #28]
 800e588:	b1eb      	cbz	r3, 800e5c6 <_dtoa_r+0x76e>
 800e58a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e58c:	2b00      	cmp	r3, #0
 800e58e:	d067      	beq.n	800e660 <_dtoa_r+0x808>
 800e590:	b18f      	cbz	r7, 800e5b6 <_dtoa_r+0x75e>
 800e592:	4631      	mov	r1, r6
 800e594:	463a      	mov	r2, r7
 800e596:	4620      	mov	r0, r4
 800e598:	f000 fd7e 	bl	800f098 <__pow5mult>
 800e59c:	9a04      	ldr	r2, [sp, #16]
 800e59e:	4601      	mov	r1, r0
 800e5a0:	4606      	mov	r6, r0
 800e5a2:	4620      	mov	r0, r4
 800e5a4:	f000 fce1 	bl	800ef6a <__multiply>
 800e5a8:	9904      	ldr	r1, [sp, #16]
 800e5aa:	9008      	str	r0, [sp, #32]
 800e5ac:	4620      	mov	r0, r4
 800e5ae:	f000 fc33 	bl	800ee18 <_Bfree>
 800e5b2:	9b08      	ldr	r3, [sp, #32]
 800e5b4:	9304      	str	r3, [sp, #16]
 800e5b6:	9b07      	ldr	r3, [sp, #28]
 800e5b8:	1bda      	subs	r2, r3, r7
 800e5ba:	d004      	beq.n	800e5c6 <_dtoa_r+0x76e>
 800e5bc:	9904      	ldr	r1, [sp, #16]
 800e5be:	4620      	mov	r0, r4
 800e5c0:	f000 fd6a 	bl	800f098 <__pow5mult>
 800e5c4:	9004      	str	r0, [sp, #16]
 800e5c6:	2101      	movs	r1, #1
 800e5c8:	4620      	mov	r0, r4
 800e5ca:	f000 fcc5 	bl	800ef58 <__i2b>
 800e5ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e5d0:	4607      	mov	r7, r0
 800e5d2:	2b00      	cmp	r3, #0
 800e5d4:	f000 81d0 	beq.w	800e978 <_dtoa_r+0xb20>
 800e5d8:	461a      	mov	r2, r3
 800e5da:	4601      	mov	r1, r0
 800e5dc:	4620      	mov	r0, r4
 800e5de:	f000 fd5b 	bl	800f098 <__pow5mult>
 800e5e2:	9b06      	ldr	r3, [sp, #24]
 800e5e4:	2b01      	cmp	r3, #1
 800e5e6:	4607      	mov	r7, r0
 800e5e8:	dc40      	bgt.n	800e66c <_dtoa_r+0x814>
 800e5ea:	9b00      	ldr	r3, [sp, #0]
 800e5ec:	2b00      	cmp	r3, #0
 800e5ee:	d139      	bne.n	800e664 <_dtoa_r+0x80c>
 800e5f0:	9b01      	ldr	r3, [sp, #4]
 800e5f2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e5f6:	2b00      	cmp	r3, #0
 800e5f8:	d136      	bne.n	800e668 <_dtoa_r+0x810>
 800e5fa:	9b01      	ldr	r3, [sp, #4]
 800e5fc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800e600:	0d1b      	lsrs	r3, r3, #20
 800e602:	051b      	lsls	r3, r3, #20
 800e604:	b12b      	cbz	r3, 800e612 <_dtoa_r+0x7ba>
 800e606:	9b05      	ldr	r3, [sp, #20]
 800e608:	3301      	adds	r3, #1
 800e60a:	9305      	str	r3, [sp, #20]
 800e60c:	f108 0801 	add.w	r8, r8, #1
 800e610:	2301      	movs	r3, #1
 800e612:	9307      	str	r3, [sp, #28]
 800e614:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e616:	2b00      	cmp	r3, #0
 800e618:	d12a      	bne.n	800e670 <_dtoa_r+0x818>
 800e61a:	2001      	movs	r0, #1
 800e61c:	e030      	b.n	800e680 <_dtoa_r+0x828>
 800e61e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e620:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800e624:	e795      	b.n	800e552 <_dtoa_r+0x6fa>
 800e626:	9b07      	ldr	r3, [sp, #28]
 800e628:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 800e62c:	42bb      	cmp	r3, r7
 800e62e:	bfbf      	itttt	lt
 800e630:	9b07      	ldrlt	r3, [sp, #28]
 800e632:	9707      	strlt	r7, [sp, #28]
 800e634:	1afa      	sublt	r2, r7, r3
 800e636:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800e638:	bfbb      	ittet	lt
 800e63a:	189b      	addlt	r3, r3, r2
 800e63c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800e63e:	1bdf      	subge	r7, r3, r7
 800e640:	2700      	movlt	r7, #0
 800e642:	f1b9 0f00 	cmp.w	r9, #0
 800e646:	bfb5      	itete	lt
 800e648:	9b05      	ldrlt	r3, [sp, #20]
 800e64a:	9d05      	ldrge	r5, [sp, #20]
 800e64c:	eba3 0509 	sublt.w	r5, r3, r9
 800e650:	464b      	movge	r3, r9
 800e652:	bfb8      	it	lt
 800e654:	2300      	movlt	r3, #0
 800e656:	e77e      	b.n	800e556 <_dtoa_r+0x6fe>
 800e658:	9f07      	ldr	r7, [sp, #28]
 800e65a:	9d05      	ldr	r5, [sp, #20]
 800e65c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800e65e:	e783      	b.n	800e568 <_dtoa_r+0x710>
 800e660:	9a07      	ldr	r2, [sp, #28]
 800e662:	e7ab      	b.n	800e5bc <_dtoa_r+0x764>
 800e664:	2300      	movs	r3, #0
 800e666:	e7d4      	b.n	800e612 <_dtoa_r+0x7ba>
 800e668:	9b00      	ldr	r3, [sp, #0]
 800e66a:	e7d2      	b.n	800e612 <_dtoa_r+0x7ba>
 800e66c:	2300      	movs	r3, #0
 800e66e:	9307      	str	r3, [sp, #28]
 800e670:	693b      	ldr	r3, [r7, #16]
 800e672:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800e676:	6918      	ldr	r0, [r3, #16]
 800e678:	f000 fc20 	bl	800eebc <__hi0bits>
 800e67c:	f1c0 0020 	rsb	r0, r0, #32
 800e680:	4440      	add	r0, r8
 800e682:	f010 001f 	ands.w	r0, r0, #31
 800e686:	d047      	beq.n	800e718 <_dtoa_r+0x8c0>
 800e688:	f1c0 0320 	rsb	r3, r0, #32
 800e68c:	2b04      	cmp	r3, #4
 800e68e:	dd3b      	ble.n	800e708 <_dtoa_r+0x8b0>
 800e690:	9b05      	ldr	r3, [sp, #20]
 800e692:	f1c0 001c 	rsb	r0, r0, #28
 800e696:	4403      	add	r3, r0
 800e698:	9305      	str	r3, [sp, #20]
 800e69a:	4405      	add	r5, r0
 800e69c:	4480      	add	r8, r0
 800e69e:	9b05      	ldr	r3, [sp, #20]
 800e6a0:	2b00      	cmp	r3, #0
 800e6a2:	dd05      	ble.n	800e6b0 <_dtoa_r+0x858>
 800e6a4:	461a      	mov	r2, r3
 800e6a6:	9904      	ldr	r1, [sp, #16]
 800e6a8:	4620      	mov	r0, r4
 800e6aa:	f000 fd43 	bl	800f134 <__lshift>
 800e6ae:	9004      	str	r0, [sp, #16]
 800e6b0:	f1b8 0f00 	cmp.w	r8, #0
 800e6b4:	dd05      	ble.n	800e6c2 <_dtoa_r+0x86a>
 800e6b6:	4639      	mov	r1, r7
 800e6b8:	4642      	mov	r2, r8
 800e6ba:	4620      	mov	r0, r4
 800e6bc:	f000 fd3a 	bl	800f134 <__lshift>
 800e6c0:	4607      	mov	r7, r0
 800e6c2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e6c4:	b353      	cbz	r3, 800e71c <_dtoa_r+0x8c4>
 800e6c6:	4639      	mov	r1, r7
 800e6c8:	9804      	ldr	r0, [sp, #16]
 800e6ca:	f000 fd87 	bl	800f1dc <__mcmp>
 800e6ce:	2800      	cmp	r0, #0
 800e6d0:	da24      	bge.n	800e71c <_dtoa_r+0x8c4>
 800e6d2:	2300      	movs	r3, #0
 800e6d4:	220a      	movs	r2, #10
 800e6d6:	9904      	ldr	r1, [sp, #16]
 800e6d8:	4620      	mov	r0, r4
 800e6da:	f000 fbb4 	bl	800ee46 <__multadd>
 800e6de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e6e0:	9004      	str	r0, [sp, #16]
 800e6e2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800e6e6:	2b00      	cmp	r3, #0
 800e6e8:	f000 814d 	beq.w	800e986 <_dtoa_r+0xb2e>
 800e6ec:	2300      	movs	r3, #0
 800e6ee:	4631      	mov	r1, r6
 800e6f0:	220a      	movs	r2, #10
 800e6f2:	4620      	mov	r0, r4
 800e6f4:	f000 fba7 	bl	800ee46 <__multadd>
 800e6f8:	9b02      	ldr	r3, [sp, #8]
 800e6fa:	2b00      	cmp	r3, #0
 800e6fc:	4606      	mov	r6, r0
 800e6fe:	dc4f      	bgt.n	800e7a0 <_dtoa_r+0x948>
 800e700:	9b06      	ldr	r3, [sp, #24]
 800e702:	2b02      	cmp	r3, #2
 800e704:	dd4c      	ble.n	800e7a0 <_dtoa_r+0x948>
 800e706:	e011      	b.n	800e72c <_dtoa_r+0x8d4>
 800e708:	d0c9      	beq.n	800e69e <_dtoa_r+0x846>
 800e70a:	9a05      	ldr	r2, [sp, #20]
 800e70c:	331c      	adds	r3, #28
 800e70e:	441a      	add	r2, r3
 800e710:	9205      	str	r2, [sp, #20]
 800e712:	441d      	add	r5, r3
 800e714:	4498      	add	r8, r3
 800e716:	e7c2      	b.n	800e69e <_dtoa_r+0x846>
 800e718:	4603      	mov	r3, r0
 800e71a:	e7f6      	b.n	800e70a <_dtoa_r+0x8b2>
 800e71c:	f1b9 0f00 	cmp.w	r9, #0
 800e720:	dc38      	bgt.n	800e794 <_dtoa_r+0x93c>
 800e722:	9b06      	ldr	r3, [sp, #24]
 800e724:	2b02      	cmp	r3, #2
 800e726:	dd35      	ble.n	800e794 <_dtoa_r+0x93c>
 800e728:	f8cd 9008 	str.w	r9, [sp, #8]
 800e72c:	9b02      	ldr	r3, [sp, #8]
 800e72e:	b963      	cbnz	r3, 800e74a <_dtoa_r+0x8f2>
 800e730:	4639      	mov	r1, r7
 800e732:	2205      	movs	r2, #5
 800e734:	4620      	mov	r0, r4
 800e736:	f000 fb86 	bl	800ee46 <__multadd>
 800e73a:	4601      	mov	r1, r0
 800e73c:	4607      	mov	r7, r0
 800e73e:	9804      	ldr	r0, [sp, #16]
 800e740:	f000 fd4c 	bl	800f1dc <__mcmp>
 800e744:	2800      	cmp	r0, #0
 800e746:	f73f adcc 	bgt.w	800e2e2 <_dtoa_r+0x48a>
 800e74a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e74c:	465d      	mov	r5, fp
 800e74e:	ea6f 0a03 	mvn.w	sl, r3
 800e752:	f04f 0900 	mov.w	r9, #0
 800e756:	4639      	mov	r1, r7
 800e758:	4620      	mov	r0, r4
 800e75a:	f000 fb5d 	bl	800ee18 <_Bfree>
 800e75e:	2e00      	cmp	r6, #0
 800e760:	f43f aeb7 	beq.w	800e4d2 <_dtoa_r+0x67a>
 800e764:	f1b9 0f00 	cmp.w	r9, #0
 800e768:	d005      	beq.n	800e776 <_dtoa_r+0x91e>
 800e76a:	45b1      	cmp	r9, r6
 800e76c:	d003      	beq.n	800e776 <_dtoa_r+0x91e>
 800e76e:	4649      	mov	r1, r9
 800e770:	4620      	mov	r0, r4
 800e772:	f000 fb51 	bl	800ee18 <_Bfree>
 800e776:	4631      	mov	r1, r6
 800e778:	4620      	mov	r0, r4
 800e77a:	f000 fb4d 	bl	800ee18 <_Bfree>
 800e77e:	e6a8      	b.n	800e4d2 <_dtoa_r+0x67a>
 800e780:	2700      	movs	r7, #0
 800e782:	463e      	mov	r6, r7
 800e784:	e7e1      	b.n	800e74a <_dtoa_r+0x8f2>
 800e786:	f8dd a020 	ldr.w	sl, [sp, #32]
 800e78a:	463e      	mov	r6, r7
 800e78c:	e5a9      	b.n	800e2e2 <_dtoa_r+0x48a>
 800e78e:	bf00      	nop
 800e790:	40240000 	.word	0x40240000
 800e794:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e796:	f8cd 9008 	str.w	r9, [sp, #8]
 800e79a:	2b00      	cmp	r3, #0
 800e79c:	f000 80fa 	beq.w	800e994 <_dtoa_r+0xb3c>
 800e7a0:	2d00      	cmp	r5, #0
 800e7a2:	dd05      	ble.n	800e7b0 <_dtoa_r+0x958>
 800e7a4:	4631      	mov	r1, r6
 800e7a6:	462a      	mov	r2, r5
 800e7a8:	4620      	mov	r0, r4
 800e7aa:	f000 fcc3 	bl	800f134 <__lshift>
 800e7ae:	4606      	mov	r6, r0
 800e7b0:	9b07      	ldr	r3, [sp, #28]
 800e7b2:	2b00      	cmp	r3, #0
 800e7b4:	d04c      	beq.n	800e850 <_dtoa_r+0x9f8>
 800e7b6:	6871      	ldr	r1, [r6, #4]
 800e7b8:	4620      	mov	r0, r4
 800e7ba:	f000 faf9 	bl	800edb0 <_Balloc>
 800e7be:	6932      	ldr	r2, [r6, #16]
 800e7c0:	3202      	adds	r2, #2
 800e7c2:	4605      	mov	r5, r0
 800e7c4:	0092      	lsls	r2, r2, #2
 800e7c6:	f106 010c 	add.w	r1, r6, #12
 800e7ca:	300c      	adds	r0, #12
 800e7cc:	f7fe fcec 	bl	800d1a8 <memcpy>
 800e7d0:	2201      	movs	r2, #1
 800e7d2:	4629      	mov	r1, r5
 800e7d4:	4620      	mov	r0, r4
 800e7d6:	f000 fcad 	bl	800f134 <__lshift>
 800e7da:	9b00      	ldr	r3, [sp, #0]
 800e7dc:	f8cd b014 	str.w	fp, [sp, #20]
 800e7e0:	f003 0301 	and.w	r3, r3, #1
 800e7e4:	46b1      	mov	r9, r6
 800e7e6:	9307      	str	r3, [sp, #28]
 800e7e8:	4606      	mov	r6, r0
 800e7ea:	4639      	mov	r1, r7
 800e7ec:	9804      	ldr	r0, [sp, #16]
 800e7ee:	f7ff faa7 	bl	800dd40 <quorem>
 800e7f2:	4649      	mov	r1, r9
 800e7f4:	4605      	mov	r5, r0
 800e7f6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800e7fa:	9804      	ldr	r0, [sp, #16]
 800e7fc:	f000 fcee 	bl	800f1dc <__mcmp>
 800e800:	4632      	mov	r2, r6
 800e802:	9000      	str	r0, [sp, #0]
 800e804:	4639      	mov	r1, r7
 800e806:	4620      	mov	r0, r4
 800e808:	f000 fd02 	bl	800f210 <__mdiff>
 800e80c:	68c3      	ldr	r3, [r0, #12]
 800e80e:	4602      	mov	r2, r0
 800e810:	bb03      	cbnz	r3, 800e854 <_dtoa_r+0x9fc>
 800e812:	4601      	mov	r1, r0
 800e814:	9008      	str	r0, [sp, #32]
 800e816:	9804      	ldr	r0, [sp, #16]
 800e818:	f000 fce0 	bl	800f1dc <__mcmp>
 800e81c:	9a08      	ldr	r2, [sp, #32]
 800e81e:	4603      	mov	r3, r0
 800e820:	4611      	mov	r1, r2
 800e822:	4620      	mov	r0, r4
 800e824:	9308      	str	r3, [sp, #32]
 800e826:	f000 faf7 	bl	800ee18 <_Bfree>
 800e82a:	9b08      	ldr	r3, [sp, #32]
 800e82c:	b9a3      	cbnz	r3, 800e858 <_dtoa_r+0xa00>
 800e82e:	9a06      	ldr	r2, [sp, #24]
 800e830:	b992      	cbnz	r2, 800e858 <_dtoa_r+0xa00>
 800e832:	9a07      	ldr	r2, [sp, #28]
 800e834:	b982      	cbnz	r2, 800e858 <_dtoa_r+0xa00>
 800e836:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800e83a:	d029      	beq.n	800e890 <_dtoa_r+0xa38>
 800e83c:	9b00      	ldr	r3, [sp, #0]
 800e83e:	2b00      	cmp	r3, #0
 800e840:	dd01      	ble.n	800e846 <_dtoa_r+0x9ee>
 800e842:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800e846:	9b05      	ldr	r3, [sp, #20]
 800e848:	1c5d      	adds	r5, r3, #1
 800e84a:	f883 8000 	strb.w	r8, [r3]
 800e84e:	e782      	b.n	800e756 <_dtoa_r+0x8fe>
 800e850:	4630      	mov	r0, r6
 800e852:	e7c2      	b.n	800e7da <_dtoa_r+0x982>
 800e854:	2301      	movs	r3, #1
 800e856:	e7e3      	b.n	800e820 <_dtoa_r+0x9c8>
 800e858:	9a00      	ldr	r2, [sp, #0]
 800e85a:	2a00      	cmp	r2, #0
 800e85c:	db04      	blt.n	800e868 <_dtoa_r+0xa10>
 800e85e:	d125      	bne.n	800e8ac <_dtoa_r+0xa54>
 800e860:	9a06      	ldr	r2, [sp, #24]
 800e862:	bb1a      	cbnz	r2, 800e8ac <_dtoa_r+0xa54>
 800e864:	9a07      	ldr	r2, [sp, #28]
 800e866:	bb0a      	cbnz	r2, 800e8ac <_dtoa_r+0xa54>
 800e868:	2b00      	cmp	r3, #0
 800e86a:	ddec      	ble.n	800e846 <_dtoa_r+0x9ee>
 800e86c:	2201      	movs	r2, #1
 800e86e:	9904      	ldr	r1, [sp, #16]
 800e870:	4620      	mov	r0, r4
 800e872:	f000 fc5f 	bl	800f134 <__lshift>
 800e876:	4639      	mov	r1, r7
 800e878:	9004      	str	r0, [sp, #16]
 800e87a:	f000 fcaf 	bl	800f1dc <__mcmp>
 800e87e:	2800      	cmp	r0, #0
 800e880:	dc03      	bgt.n	800e88a <_dtoa_r+0xa32>
 800e882:	d1e0      	bne.n	800e846 <_dtoa_r+0x9ee>
 800e884:	f018 0f01 	tst.w	r8, #1
 800e888:	d0dd      	beq.n	800e846 <_dtoa_r+0x9ee>
 800e88a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800e88e:	d1d8      	bne.n	800e842 <_dtoa_r+0x9ea>
 800e890:	9b05      	ldr	r3, [sp, #20]
 800e892:	9a05      	ldr	r2, [sp, #20]
 800e894:	1c5d      	adds	r5, r3, #1
 800e896:	2339      	movs	r3, #57	; 0x39
 800e898:	7013      	strb	r3, [r2, #0]
 800e89a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800e89e:	2b39      	cmp	r3, #57	; 0x39
 800e8a0:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800e8a4:	d04f      	beq.n	800e946 <_dtoa_r+0xaee>
 800e8a6:	3301      	adds	r3, #1
 800e8a8:	7013      	strb	r3, [r2, #0]
 800e8aa:	e754      	b.n	800e756 <_dtoa_r+0x8fe>
 800e8ac:	9a05      	ldr	r2, [sp, #20]
 800e8ae:	2b00      	cmp	r3, #0
 800e8b0:	f102 0501 	add.w	r5, r2, #1
 800e8b4:	dd06      	ble.n	800e8c4 <_dtoa_r+0xa6c>
 800e8b6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800e8ba:	d0e9      	beq.n	800e890 <_dtoa_r+0xa38>
 800e8bc:	f108 0801 	add.w	r8, r8, #1
 800e8c0:	9b05      	ldr	r3, [sp, #20]
 800e8c2:	e7c2      	b.n	800e84a <_dtoa_r+0x9f2>
 800e8c4:	9a02      	ldr	r2, [sp, #8]
 800e8c6:	f805 8c01 	strb.w	r8, [r5, #-1]
 800e8ca:	eba5 030b 	sub.w	r3, r5, fp
 800e8ce:	4293      	cmp	r3, r2
 800e8d0:	d021      	beq.n	800e916 <_dtoa_r+0xabe>
 800e8d2:	2300      	movs	r3, #0
 800e8d4:	220a      	movs	r2, #10
 800e8d6:	9904      	ldr	r1, [sp, #16]
 800e8d8:	4620      	mov	r0, r4
 800e8da:	f000 fab4 	bl	800ee46 <__multadd>
 800e8de:	45b1      	cmp	r9, r6
 800e8e0:	9004      	str	r0, [sp, #16]
 800e8e2:	f04f 0300 	mov.w	r3, #0
 800e8e6:	f04f 020a 	mov.w	r2, #10
 800e8ea:	4649      	mov	r1, r9
 800e8ec:	4620      	mov	r0, r4
 800e8ee:	d105      	bne.n	800e8fc <_dtoa_r+0xaa4>
 800e8f0:	f000 faa9 	bl	800ee46 <__multadd>
 800e8f4:	4681      	mov	r9, r0
 800e8f6:	4606      	mov	r6, r0
 800e8f8:	9505      	str	r5, [sp, #20]
 800e8fa:	e776      	b.n	800e7ea <_dtoa_r+0x992>
 800e8fc:	f000 faa3 	bl	800ee46 <__multadd>
 800e900:	4631      	mov	r1, r6
 800e902:	4681      	mov	r9, r0
 800e904:	2300      	movs	r3, #0
 800e906:	220a      	movs	r2, #10
 800e908:	4620      	mov	r0, r4
 800e90a:	f000 fa9c 	bl	800ee46 <__multadd>
 800e90e:	4606      	mov	r6, r0
 800e910:	e7f2      	b.n	800e8f8 <_dtoa_r+0xaa0>
 800e912:	f04f 0900 	mov.w	r9, #0
 800e916:	2201      	movs	r2, #1
 800e918:	9904      	ldr	r1, [sp, #16]
 800e91a:	4620      	mov	r0, r4
 800e91c:	f000 fc0a 	bl	800f134 <__lshift>
 800e920:	4639      	mov	r1, r7
 800e922:	9004      	str	r0, [sp, #16]
 800e924:	f000 fc5a 	bl	800f1dc <__mcmp>
 800e928:	2800      	cmp	r0, #0
 800e92a:	dcb6      	bgt.n	800e89a <_dtoa_r+0xa42>
 800e92c:	d102      	bne.n	800e934 <_dtoa_r+0xadc>
 800e92e:	f018 0f01 	tst.w	r8, #1
 800e932:	d1b2      	bne.n	800e89a <_dtoa_r+0xa42>
 800e934:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800e938:	2b30      	cmp	r3, #48	; 0x30
 800e93a:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800e93e:	f47f af0a 	bne.w	800e756 <_dtoa_r+0x8fe>
 800e942:	4615      	mov	r5, r2
 800e944:	e7f6      	b.n	800e934 <_dtoa_r+0xadc>
 800e946:	4593      	cmp	fp, r2
 800e948:	d105      	bne.n	800e956 <_dtoa_r+0xafe>
 800e94a:	2331      	movs	r3, #49	; 0x31
 800e94c:	f10a 0a01 	add.w	sl, sl, #1
 800e950:	f88b 3000 	strb.w	r3, [fp]
 800e954:	e6ff      	b.n	800e756 <_dtoa_r+0x8fe>
 800e956:	4615      	mov	r5, r2
 800e958:	e79f      	b.n	800e89a <_dtoa_r+0xa42>
 800e95a:	f8df b064 	ldr.w	fp, [pc, #100]	; 800e9c0 <_dtoa_r+0xb68>
 800e95e:	e007      	b.n	800e970 <_dtoa_r+0xb18>
 800e960:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e962:	f8df b060 	ldr.w	fp, [pc, #96]	; 800e9c4 <_dtoa_r+0xb6c>
 800e966:	b11b      	cbz	r3, 800e970 <_dtoa_r+0xb18>
 800e968:	f10b 0308 	add.w	r3, fp, #8
 800e96c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800e96e:	6013      	str	r3, [r2, #0]
 800e970:	4658      	mov	r0, fp
 800e972:	b017      	add	sp, #92	; 0x5c
 800e974:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e978:	9b06      	ldr	r3, [sp, #24]
 800e97a:	2b01      	cmp	r3, #1
 800e97c:	f77f ae35 	ble.w	800e5ea <_dtoa_r+0x792>
 800e980:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e982:	9307      	str	r3, [sp, #28]
 800e984:	e649      	b.n	800e61a <_dtoa_r+0x7c2>
 800e986:	9b02      	ldr	r3, [sp, #8]
 800e988:	2b00      	cmp	r3, #0
 800e98a:	dc03      	bgt.n	800e994 <_dtoa_r+0xb3c>
 800e98c:	9b06      	ldr	r3, [sp, #24]
 800e98e:	2b02      	cmp	r3, #2
 800e990:	f73f aecc 	bgt.w	800e72c <_dtoa_r+0x8d4>
 800e994:	465d      	mov	r5, fp
 800e996:	4639      	mov	r1, r7
 800e998:	9804      	ldr	r0, [sp, #16]
 800e99a:	f7ff f9d1 	bl	800dd40 <quorem>
 800e99e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800e9a2:	f805 8b01 	strb.w	r8, [r5], #1
 800e9a6:	9a02      	ldr	r2, [sp, #8]
 800e9a8:	eba5 030b 	sub.w	r3, r5, fp
 800e9ac:	429a      	cmp	r2, r3
 800e9ae:	ddb0      	ble.n	800e912 <_dtoa_r+0xaba>
 800e9b0:	2300      	movs	r3, #0
 800e9b2:	220a      	movs	r2, #10
 800e9b4:	9904      	ldr	r1, [sp, #16]
 800e9b6:	4620      	mov	r0, r4
 800e9b8:	f000 fa45 	bl	800ee46 <__multadd>
 800e9bc:	9004      	str	r0, [sp, #16]
 800e9be:	e7ea      	b.n	800e996 <_dtoa_r+0xb3e>
 800e9c0:	080100fc 	.word	0x080100fc
 800e9c4:	08010120 	.word	0x08010120

0800e9c8 <__sflush_r>:
 800e9c8:	898a      	ldrh	r2, [r1, #12]
 800e9ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e9ce:	4605      	mov	r5, r0
 800e9d0:	0710      	lsls	r0, r2, #28
 800e9d2:	460c      	mov	r4, r1
 800e9d4:	d458      	bmi.n	800ea88 <__sflush_r+0xc0>
 800e9d6:	684b      	ldr	r3, [r1, #4]
 800e9d8:	2b00      	cmp	r3, #0
 800e9da:	dc05      	bgt.n	800e9e8 <__sflush_r+0x20>
 800e9dc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800e9de:	2b00      	cmp	r3, #0
 800e9e0:	dc02      	bgt.n	800e9e8 <__sflush_r+0x20>
 800e9e2:	2000      	movs	r0, #0
 800e9e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e9e8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e9ea:	2e00      	cmp	r6, #0
 800e9ec:	d0f9      	beq.n	800e9e2 <__sflush_r+0x1a>
 800e9ee:	2300      	movs	r3, #0
 800e9f0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800e9f4:	682f      	ldr	r7, [r5, #0]
 800e9f6:	6a21      	ldr	r1, [r4, #32]
 800e9f8:	602b      	str	r3, [r5, #0]
 800e9fa:	d032      	beq.n	800ea62 <__sflush_r+0x9a>
 800e9fc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800e9fe:	89a3      	ldrh	r3, [r4, #12]
 800ea00:	075a      	lsls	r2, r3, #29
 800ea02:	d505      	bpl.n	800ea10 <__sflush_r+0x48>
 800ea04:	6863      	ldr	r3, [r4, #4]
 800ea06:	1ac0      	subs	r0, r0, r3
 800ea08:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ea0a:	b10b      	cbz	r3, 800ea10 <__sflush_r+0x48>
 800ea0c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ea0e:	1ac0      	subs	r0, r0, r3
 800ea10:	2300      	movs	r3, #0
 800ea12:	4602      	mov	r2, r0
 800ea14:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ea16:	6a21      	ldr	r1, [r4, #32]
 800ea18:	4628      	mov	r0, r5
 800ea1a:	47b0      	blx	r6
 800ea1c:	1c43      	adds	r3, r0, #1
 800ea1e:	89a3      	ldrh	r3, [r4, #12]
 800ea20:	d106      	bne.n	800ea30 <__sflush_r+0x68>
 800ea22:	6829      	ldr	r1, [r5, #0]
 800ea24:	291d      	cmp	r1, #29
 800ea26:	d848      	bhi.n	800eaba <__sflush_r+0xf2>
 800ea28:	4a29      	ldr	r2, [pc, #164]	; (800ead0 <__sflush_r+0x108>)
 800ea2a:	40ca      	lsrs	r2, r1
 800ea2c:	07d6      	lsls	r6, r2, #31
 800ea2e:	d544      	bpl.n	800eaba <__sflush_r+0xf2>
 800ea30:	2200      	movs	r2, #0
 800ea32:	6062      	str	r2, [r4, #4]
 800ea34:	04d9      	lsls	r1, r3, #19
 800ea36:	6922      	ldr	r2, [r4, #16]
 800ea38:	6022      	str	r2, [r4, #0]
 800ea3a:	d504      	bpl.n	800ea46 <__sflush_r+0x7e>
 800ea3c:	1c42      	adds	r2, r0, #1
 800ea3e:	d101      	bne.n	800ea44 <__sflush_r+0x7c>
 800ea40:	682b      	ldr	r3, [r5, #0]
 800ea42:	b903      	cbnz	r3, 800ea46 <__sflush_r+0x7e>
 800ea44:	6560      	str	r0, [r4, #84]	; 0x54
 800ea46:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ea48:	602f      	str	r7, [r5, #0]
 800ea4a:	2900      	cmp	r1, #0
 800ea4c:	d0c9      	beq.n	800e9e2 <__sflush_r+0x1a>
 800ea4e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ea52:	4299      	cmp	r1, r3
 800ea54:	d002      	beq.n	800ea5c <__sflush_r+0x94>
 800ea56:	4628      	mov	r0, r5
 800ea58:	f000 fc94 	bl	800f384 <_free_r>
 800ea5c:	2000      	movs	r0, #0
 800ea5e:	6360      	str	r0, [r4, #52]	; 0x34
 800ea60:	e7c0      	b.n	800e9e4 <__sflush_r+0x1c>
 800ea62:	2301      	movs	r3, #1
 800ea64:	4628      	mov	r0, r5
 800ea66:	47b0      	blx	r6
 800ea68:	1c41      	adds	r1, r0, #1
 800ea6a:	d1c8      	bne.n	800e9fe <__sflush_r+0x36>
 800ea6c:	682b      	ldr	r3, [r5, #0]
 800ea6e:	2b00      	cmp	r3, #0
 800ea70:	d0c5      	beq.n	800e9fe <__sflush_r+0x36>
 800ea72:	2b1d      	cmp	r3, #29
 800ea74:	d001      	beq.n	800ea7a <__sflush_r+0xb2>
 800ea76:	2b16      	cmp	r3, #22
 800ea78:	d101      	bne.n	800ea7e <__sflush_r+0xb6>
 800ea7a:	602f      	str	r7, [r5, #0]
 800ea7c:	e7b1      	b.n	800e9e2 <__sflush_r+0x1a>
 800ea7e:	89a3      	ldrh	r3, [r4, #12]
 800ea80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ea84:	81a3      	strh	r3, [r4, #12]
 800ea86:	e7ad      	b.n	800e9e4 <__sflush_r+0x1c>
 800ea88:	690f      	ldr	r7, [r1, #16]
 800ea8a:	2f00      	cmp	r7, #0
 800ea8c:	d0a9      	beq.n	800e9e2 <__sflush_r+0x1a>
 800ea8e:	0793      	lsls	r3, r2, #30
 800ea90:	680e      	ldr	r6, [r1, #0]
 800ea92:	bf08      	it	eq
 800ea94:	694b      	ldreq	r3, [r1, #20]
 800ea96:	600f      	str	r7, [r1, #0]
 800ea98:	bf18      	it	ne
 800ea9a:	2300      	movne	r3, #0
 800ea9c:	eba6 0807 	sub.w	r8, r6, r7
 800eaa0:	608b      	str	r3, [r1, #8]
 800eaa2:	f1b8 0f00 	cmp.w	r8, #0
 800eaa6:	dd9c      	ble.n	800e9e2 <__sflush_r+0x1a>
 800eaa8:	4643      	mov	r3, r8
 800eaaa:	463a      	mov	r2, r7
 800eaac:	6a21      	ldr	r1, [r4, #32]
 800eaae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800eab0:	4628      	mov	r0, r5
 800eab2:	47b0      	blx	r6
 800eab4:	2800      	cmp	r0, #0
 800eab6:	dc06      	bgt.n	800eac6 <__sflush_r+0xfe>
 800eab8:	89a3      	ldrh	r3, [r4, #12]
 800eaba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800eabe:	81a3      	strh	r3, [r4, #12]
 800eac0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800eac4:	e78e      	b.n	800e9e4 <__sflush_r+0x1c>
 800eac6:	4407      	add	r7, r0
 800eac8:	eba8 0800 	sub.w	r8, r8, r0
 800eacc:	e7e9      	b.n	800eaa2 <__sflush_r+0xda>
 800eace:	bf00      	nop
 800ead0:	20400001 	.word	0x20400001

0800ead4 <_fflush_r>:
 800ead4:	b538      	push	{r3, r4, r5, lr}
 800ead6:	690b      	ldr	r3, [r1, #16]
 800ead8:	4605      	mov	r5, r0
 800eada:	460c      	mov	r4, r1
 800eadc:	b1db      	cbz	r3, 800eb16 <_fflush_r+0x42>
 800eade:	b118      	cbz	r0, 800eae8 <_fflush_r+0x14>
 800eae0:	6983      	ldr	r3, [r0, #24]
 800eae2:	b90b      	cbnz	r3, 800eae8 <_fflush_r+0x14>
 800eae4:	f000 f860 	bl	800eba8 <__sinit>
 800eae8:	4b0c      	ldr	r3, [pc, #48]	; (800eb1c <_fflush_r+0x48>)
 800eaea:	429c      	cmp	r4, r3
 800eaec:	d109      	bne.n	800eb02 <_fflush_r+0x2e>
 800eaee:	686c      	ldr	r4, [r5, #4]
 800eaf0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eaf4:	b17b      	cbz	r3, 800eb16 <_fflush_r+0x42>
 800eaf6:	4621      	mov	r1, r4
 800eaf8:	4628      	mov	r0, r5
 800eafa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800eafe:	f7ff bf63 	b.w	800e9c8 <__sflush_r>
 800eb02:	4b07      	ldr	r3, [pc, #28]	; (800eb20 <_fflush_r+0x4c>)
 800eb04:	429c      	cmp	r4, r3
 800eb06:	d101      	bne.n	800eb0c <_fflush_r+0x38>
 800eb08:	68ac      	ldr	r4, [r5, #8]
 800eb0a:	e7f1      	b.n	800eaf0 <_fflush_r+0x1c>
 800eb0c:	4b05      	ldr	r3, [pc, #20]	; (800eb24 <_fflush_r+0x50>)
 800eb0e:	429c      	cmp	r4, r3
 800eb10:	bf08      	it	eq
 800eb12:	68ec      	ldreq	r4, [r5, #12]
 800eb14:	e7ec      	b.n	800eaf0 <_fflush_r+0x1c>
 800eb16:	2000      	movs	r0, #0
 800eb18:	bd38      	pop	{r3, r4, r5, pc}
 800eb1a:	bf00      	nop
 800eb1c:	08010150 	.word	0x08010150
 800eb20:	08010170 	.word	0x08010170
 800eb24:	08010130 	.word	0x08010130

0800eb28 <std>:
 800eb28:	2300      	movs	r3, #0
 800eb2a:	b510      	push	{r4, lr}
 800eb2c:	4604      	mov	r4, r0
 800eb2e:	e9c0 3300 	strd	r3, r3, [r0]
 800eb32:	6083      	str	r3, [r0, #8]
 800eb34:	8181      	strh	r1, [r0, #12]
 800eb36:	6643      	str	r3, [r0, #100]	; 0x64
 800eb38:	81c2      	strh	r2, [r0, #14]
 800eb3a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800eb3e:	6183      	str	r3, [r0, #24]
 800eb40:	4619      	mov	r1, r3
 800eb42:	2208      	movs	r2, #8
 800eb44:	305c      	adds	r0, #92	; 0x5c
 800eb46:	f7fe fb3a 	bl	800d1be <memset>
 800eb4a:	4b05      	ldr	r3, [pc, #20]	; (800eb60 <std+0x38>)
 800eb4c:	6263      	str	r3, [r4, #36]	; 0x24
 800eb4e:	4b05      	ldr	r3, [pc, #20]	; (800eb64 <std+0x3c>)
 800eb50:	62a3      	str	r3, [r4, #40]	; 0x28
 800eb52:	4b05      	ldr	r3, [pc, #20]	; (800eb68 <std+0x40>)
 800eb54:	62e3      	str	r3, [r4, #44]	; 0x2c
 800eb56:	4b05      	ldr	r3, [pc, #20]	; (800eb6c <std+0x44>)
 800eb58:	6224      	str	r4, [r4, #32]
 800eb5a:	6323      	str	r3, [r4, #48]	; 0x30
 800eb5c:	bd10      	pop	{r4, pc}
 800eb5e:	bf00      	nop
 800eb60:	0800fa19 	.word	0x0800fa19
 800eb64:	0800fa3b 	.word	0x0800fa3b
 800eb68:	0800fa73 	.word	0x0800fa73
 800eb6c:	0800fa97 	.word	0x0800fa97

0800eb70 <_cleanup_r>:
 800eb70:	4901      	ldr	r1, [pc, #4]	; (800eb78 <_cleanup_r+0x8>)
 800eb72:	f000 b885 	b.w	800ec80 <_fwalk_reent>
 800eb76:	bf00      	nop
 800eb78:	0800ead5 	.word	0x0800ead5

0800eb7c <__sfmoreglue>:
 800eb7c:	b570      	push	{r4, r5, r6, lr}
 800eb7e:	1e4a      	subs	r2, r1, #1
 800eb80:	2568      	movs	r5, #104	; 0x68
 800eb82:	4355      	muls	r5, r2
 800eb84:	460e      	mov	r6, r1
 800eb86:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800eb8a:	f000 fc49 	bl	800f420 <_malloc_r>
 800eb8e:	4604      	mov	r4, r0
 800eb90:	b140      	cbz	r0, 800eba4 <__sfmoreglue+0x28>
 800eb92:	2100      	movs	r1, #0
 800eb94:	e9c0 1600 	strd	r1, r6, [r0]
 800eb98:	300c      	adds	r0, #12
 800eb9a:	60a0      	str	r0, [r4, #8]
 800eb9c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800eba0:	f7fe fb0d 	bl	800d1be <memset>
 800eba4:	4620      	mov	r0, r4
 800eba6:	bd70      	pop	{r4, r5, r6, pc}

0800eba8 <__sinit>:
 800eba8:	6983      	ldr	r3, [r0, #24]
 800ebaa:	b510      	push	{r4, lr}
 800ebac:	4604      	mov	r4, r0
 800ebae:	bb33      	cbnz	r3, 800ebfe <__sinit+0x56>
 800ebb0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800ebb4:	6503      	str	r3, [r0, #80]	; 0x50
 800ebb6:	4b12      	ldr	r3, [pc, #72]	; (800ec00 <__sinit+0x58>)
 800ebb8:	4a12      	ldr	r2, [pc, #72]	; (800ec04 <__sinit+0x5c>)
 800ebba:	681b      	ldr	r3, [r3, #0]
 800ebbc:	6282      	str	r2, [r0, #40]	; 0x28
 800ebbe:	4298      	cmp	r0, r3
 800ebc0:	bf04      	itt	eq
 800ebc2:	2301      	moveq	r3, #1
 800ebc4:	6183      	streq	r3, [r0, #24]
 800ebc6:	f000 f81f 	bl	800ec08 <__sfp>
 800ebca:	6060      	str	r0, [r4, #4]
 800ebcc:	4620      	mov	r0, r4
 800ebce:	f000 f81b 	bl	800ec08 <__sfp>
 800ebd2:	60a0      	str	r0, [r4, #8]
 800ebd4:	4620      	mov	r0, r4
 800ebd6:	f000 f817 	bl	800ec08 <__sfp>
 800ebda:	2200      	movs	r2, #0
 800ebdc:	60e0      	str	r0, [r4, #12]
 800ebde:	2104      	movs	r1, #4
 800ebe0:	6860      	ldr	r0, [r4, #4]
 800ebe2:	f7ff ffa1 	bl	800eb28 <std>
 800ebe6:	2201      	movs	r2, #1
 800ebe8:	2109      	movs	r1, #9
 800ebea:	68a0      	ldr	r0, [r4, #8]
 800ebec:	f7ff ff9c 	bl	800eb28 <std>
 800ebf0:	2202      	movs	r2, #2
 800ebf2:	2112      	movs	r1, #18
 800ebf4:	68e0      	ldr	r0, [r4, #12]
 800ebf6:	f7ff ff97 	bl	800eb28 <std>
 800ebfa:	2301      	movs	r3, #1
 800ebfc:	61a3      	str	r3, [r4, #24]
 800ebfe:	bd10      	pop	{r4, pc}
 800ec00:	080100e8 	.word	0x080100e8
 800ec04:	0800eb71 	.word	0x0800eb71

0800ec08 <__sfp>:
 800ec08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ec0a:	4b1b      	ldr	r3, [pc, #108]	; (800ec78 <__sfp+0x70>)
 800ec0c:	681e      	ldr	r6, [r3, #0]
 800ec0e:	69b3      	ldr	r3, [r6, #24]
 800ec10:	4607      	mov	r7, r0
 800ec12:	b913      	cbnz	r3, 800ec1a <__sfp+0x12>
 800ec14:	4630      	mov	r0, r6
 800ec16:	f7ff ffc7 	bl	800eba8 <__sinit>
 800ec1a:	3648      	adds	r6, #72	; 0x48
 800ec1c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800ec20:	3b01      	subs	r3, #1
 800ec22:	d503      	bpl.n	800ec2c <__sfp+0x24>
 800ec24:	6833      	ldr	r3, [r6, #0]
 800ec26:	b133      	cbz	r3, 800ec36 <__sfp+0x2e>
 800ec28:	6836      	ldr	r6, [r6, #0]
 800ec2a:	e7f7      	b.n	800ec1c <__sfp+0x14>
 800ec2c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ec30:	b16d      	cbz	r5, 800ec4e <__sfp+0x46>
 800ec32:	3468      	adds	r4, #104	; 0x68
 800ec34:	e7f4      	b.n	800ec20 <__sfp+0x18>
 800ec36:	2104      	movs	r1, #4
 800ec38:	4638      	mov	r0, r7
 800ec3a:	f7ff ff9f 	bl	800eb7c <__sfmoreglue>
 800ec3e:	6030      	str	r0, [r6, #0]
 800ec40:	2800      	cmp	r0, #0
 800ec42:	d1f1      	bne.n	800ec28 <__sfp+0x20>
 800ec44:	230c      	movs	r3, #12
 800ec46:	603b      	str	r3, [r7, #0]
 800ec48:	4604      	mov	r4, r0
 800ec4a:	4620      	mov	r0, r4
 800ec4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ec4e:	4b0b      	ldr	r3, [pc, #44]	; (800ec7c <__sfp+0x74>)
 800ec50:	6665      	str	r5, [r4, #100]	; 0x64
 800ec52:	e9c4 5500 	strd	r5, r5, [r4]
 800ec56:	60a5      	str	r5, [r4, #8]
 800ec58:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800ec5c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800ec60:	2208      	movs	r2, #8
 800ec62:	4629      	mov	r1, r5
 800ec64:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ec68:	f7fe faa9 	bl	800d1be <memset>
 800ec6c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ec70:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ec74:	e7e9      	b.n	800ec4a <__sfp+0x42>
 800ec76:	bf00      	nop
 800ec78:	080100e8 	.word	0x080100e8
 800ec7c:	ffff0001 	.word	0xffff0001

0800ec80 <_fwalk_reent>:
 800ec80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ec84:	4680      	mov	r8, r0
 800ec86:	4689      	mov	r9, r1
 800ec88:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800ec8c:	2600      	movs	r6, #0
 800ec8e:	b914      	cbnz	r4, 800ec96 <_fwalk_reent+0x16>
 800ec90:	4630      	mov	r0, r6
 800ec92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ec96:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800ec9a:	3f01      	subs	r7, #1
 800ec9c:	d501      	bpl.n	800eca2 <_fwalk_reent+0x22>
 800ec9e:	6824      	ldr	r4, [r4, #0]
 800eca0:	e7f5      	b.n	800ec8e <_fwalk_reent+0xe>
 800eca2:	89ab      	ldrh	r3, [r5, #12]
 800eca4:	2b01      	cmp	r3, #1
 800eca6:	d907      	bls.n	800ecb8 <_fwalk_reent+0x38>
 800eca8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ecac:	3301      	adds	r3, #1
 800ecae:	d003      	beq.n	800ecb8 <_fwalk_reent+0x38>
 800ecb0:	4629      	mov	r1, r5
 800ecb2:	4640      	mov	r0, r8
 800ecb4:	47c8      	blx	r9
 800ecb6:	4306      	orrs	r6, r0
 800ecb8:	3568      	adds	r5, #104	; 0x68
 800ecba:	e7ee      	b.n	800ec9a <_fwalk_reent+0x1a>

0800ecbc <_localeconv_r>:
 800ecbc:	4b04      	ldr	r3, [pc, #16]	; (800ecd0 <_localeconv_r+0x14>)
 800ecbe:	681b      	ldr	r3, [r3, #0]
 800ecc0:	6a18      	ldr	r0, [r3, #32]
 800ecc2:	4b04      	ldr	r3, [pc, #16]	; (800ecd4 <_localeconv_r+0x18>)
 800ecc4:	2800      	cmp	r0, #0
 800ecc6:	bf08      	it	eq
 800ecc8:	4618      	moveq	r0, r3
 800ecca:	30f0      	adds	r0, #240	; 0xf0
 800eccc:	4770      	bx	lr
 800ecce:	bf00      	nop
 800ecd0:	20000130 	.word	0x20000130
 800ecd4:	20000194 	.word	0x20000194

0800ecd8 <__swhatbuf_r>:
 800ecd8:	b570      	push	{r4, r5, r6, lr}
 800ecda:	460e      	mov	r6, r1
 800ecdc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ece0:	2900      	cmp	r1, #0
 800ece2:	b096      	sub	sp, #88	; 0x58
 800ece4:	4614      	mov	r4, r2
 800ece6:	461d      	mov	r5, r3
 800ece8:	da07      	bge.n	800ecfa <__swhatbuf_r+0x22>
 800ecea:	2300      	movs	r3, #0
 800ecec:	602b      	str	r3, [r5, #0]
 800ecee:	89b3      	ldrh	r3, [r6, #12]
 800ecf0:	061a      	lsls	r2, r3, #24
 800ecf2:	d410      	bmi.n	800ed16 <__swhatbuf_r+0x3e>
 800ecf4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ecf8:	e00e      	b.n	800ed18 <__swhatbuf_r+0x40>
 800ecfa:	466a      	mov	r2, sp
 800ecfc:	f000 fef2 	bl	800fae4 <_fstat_r>
 800ed00:	2800      	cmp	r0, #0
 800ed02:	dbf2      	blt.n	800ecea <__swhatbuf_r+0x12>
 800ed04:	9a01      	ldr	r2, [sp, #4]
 800ed06:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ed0a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ed0e:	425a      	negs	r2, r3
 800ed10:	415a      	adcs	r2, r3
 800ed12:	602a      	str	r2, [r5, #0]
 800ed14:	e7ee      	b.n	800ecf4 <__swhatbuf_r+0x1c>
 800ed16:	2340      	movs	r3, #64	; 0x40
 800ed18:	2000      	movs	r0, #0
 800ed1a:	6023      	str	r3, [r4, #0]
 800ed1c:	b016      	add	sp, #88	; 0x58
 800ed1e:	bd70      	pop	{r4, r5, r6, pc}

0800ed20 <__smakebuf_r>:
 800ed20:	898b      	ldrh	r3, [r1, #12]
 800ed22:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ed24:	079d      	lsls	r5, r3, #30
 800ed26:	4606      	mov	r6, r0
 800ed28:	460c      	mov	r4, r1
 800ed2a:	d507      	bpl.n	800ed3c <__smakebuf_r+0x1c>
 800ed2c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ed30:	6023      	str	r3, [r4, #0]
 800ed32:	6123      	str	r3, [r4, #16]
 800ed34:	2301      	movs	r3, #1
 800ed36:	6163      	str	r3, [r4, #20]
 800ed38:	b002      	add	sp, #8
 800ed3a:	bd70      	pop	{r4, r5, r6, pc}
 800ed3c:	ab01      	add	r3, sp, #4
 800ed3e:	466a      	mov	r2, sp
 800ed40:	f7ff ffca 	bl	800ecd8 <__swhatbuf_r>
 800ed44:	9900      	ldr	r1, [sp, #0]
 800ed46:	4605      	mov	r5, r0
 800ed48:	4630      	mov	r0, r6
 800ed4a:	f000 fb69 	bl	800f420 <_malloc_r>
 800ed4e:	b948      	cbnz	r0, 800ed64 <__smakebuf_r+0x44>
 800ed50:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ed54:	059a      	lsls	r2, r3, #22
 800ed56:	d4ef      	bmi.n	800ed38 <__smakebuf_r+0x18>
 800ed58:	f023 0303 	bic.w	r3, r3, #3
 800ed5c:	f043 0302 	orr.w	r3, r3, #2
 800ed60:	81a3      	strh	r3, [r4, #12]
 800ed62:	e7e3      	b.n	800ed2c <__smakebuf_r+0xc>
 800ed64:	4b0d      	ldr	r3, [pc, #52]	; (800ed9c <__smakebuf_r+0x7c>)
 800ed66:	62b3      	str	r3, [r6, #40]	; 0x28
 800ed68:	89a3      	ldrh	r3, [r4, #12]
 800ed6a:	6020      	str	r0, [r4, #0]
 800ed6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ed70:	81a3      	strh	r3, [r4, #12]
 800ed72:	9b00      	ldr	r3, [sp, #0]
 800ed74:	6163      	str	r3, [r4, #20]
 800ed76:	9b01      	ldr	r3, [sp, #4]
 800ed78:	6120      	str	r0, [r4, #16]
 800ed7a:	b15b      	cbz	r3, 800ed94 <__smakebuf_r+0x74>
 800ed7c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ed80:	4630      	mov	r0, r6
 800ed82:	f000 fec1 	bl	800fb08 <_isatty_r>
 800ed86:	b128      	cbz	r0, 800ed94 <__smakebuf_r+0x74>
 800ed88:	89a3      	ldrh	r3, [r4, #12]
 800ed8a:	f023 0303 	bic.w	r3, r3, #3
 800ed8e:	f043 0301 	orr.w	r3, r3, #1
 800ed92:	81a3      	strh	r3, [r4, #12]
 800ed94:	89a3      	ldrh	r3, [r4, #12]
 800ed96:	431d      	orrs	r5, r3
 800ed98:	81a5      	strh	r5, [r4, #12]
 800ed9a:	e7cd      	b.n	800ed38 <__smakebuf_r+0x18>
 800ed9c:	0800eb71 	.word	0x0800eb71

0800eda0 <malloc>:
 800eda0:	4b02      	ldr	r3, [pc, #8]	; (800edac <malloc+0xc>)
 800eda2:	4601      	mov	r1, r0
 800eda4:	6818      	ldr	r0, [r3, #0]
 800eda6:	f000 bb3b 	b.w	800f420 <_malloc_r>
 800edaa:	bf00      	nop
 800edac:	20000130 	.word	0x20000130

0800edb0 <_Balloc>:
 800edb0:	b570      	push	{r4, r5, r6, lr}
 800edb2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800edb4:	4604      	mov	r4, r0
 800edb6:	460e      	mov	r6, r1
 800edb8:	b93d      	cbnz	r5, 800edca <_Balloc+0x1a>
 800edba:	2010      	movs	r0, #16
 800edbc:	f7ff fff0 	bl	800eda0 <malloc>
 800edc0:	6260      	str	r0, [r4, #36]	; 0x24
 800edc2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800edc6:	6005      	str	r5, [r0, #0]
 800edc8:	60c5      	str	r5, [r0, #12]
 800edca:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800edcc:	68eb      	ldr	r3, [r5, #12]
 800edce:	b183      	cbz	r3, 800edf2 <_Balloc+0x42>
 800edd0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800edd2:	68db      	ldr	r3, [r3, #12]
 800edd4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800edd8:	b9b8      	cbnz	r0, 800ee0a <_Balloc+0x5a>
 800edda:	2101      	movs	r1, #1
 800eddc:	fa01 f506 	lsl.w	r5, r1, r6
 800ede0:	1d6a      	adds	r2, r5, #5
 800ede2:	0092      	lsls	r2, r2, #2
 800ede4:	4620      	mov	r0, r4
 800ede6:	f000 fabf 	bl	800f368 <_calloc_r>
 800edea:	b160      	cbz	r0, 800ee06 <_Balloc+0x56>
 800edec:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800edf0:	e00e      	b.n	800ee10 <_Balloc+0x60>
 800edf2:	2221      	movs	r2, #33	; 0x21
 800edf4:	2104      	movs	r1, #4
 800edf6:	4620      	mov	r0, r4
 800edf8:	f000 fab6 	bl	800f368 <_calloc_r>
 800edfc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800edfe:	60e8      	str	r0, [r5, #12]
 800ee00:	68db      	ldr	r3, [r3, #12]
 800ee02:	2b00      	cmp	r3, #0
 800ee04:	d1e4      	bne.n	800edd0 <_Balloc+0x20>
 800ee06:	2000      	movs	r0, #0
 800ee08:	bd70      	pop	{r4, r5, r6, pc}
 800ee0a:	6802      	ldr	r2, [r0, #0]
 800ee0c:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800ee10:	2300      	movs	r3, #0
 800ee12:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ee16:	e7f7      	b.n	800ee08 <_Balloc+0x58>

0800ee18 <_Bfree>:
 800ee18:	b570      	push	{r4, r5, r6, lr}
 800ee1a:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800ee1c:	4606      	mov	r6, r0
 800ee1e:	460d      	mov	r5, r1
 800ee20:	b93c      	cbnz	r4, 800ee32 <_Bfree+0x1a>
 800ee22:	2010      	movs	r0, #16
 800ee24:	f7ff ffbc 	bl	800eda0 <malloc>
 800ee28:	6270      	str	r0, [r6, #36]	; 0x24
 800ee2a:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ee2e:	6004      	str	r4, [r0, #0]
 800ee30:	60c4      	str	r4, [r0, #12]
 800ee32:	b13d      	cbz	r5, 800ee44 <_Bfree+0x2c>
 800ee34:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800ee36:	686a      	ldr	r2, [r5, #4]
 800ee38:	68db      	ldr	r3, [r3, #12]
 800ee3a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ee3e:	6029      	str	r1, [r5, #0]
 800ee40:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800ee44:	bd70      	pop	{r4, r5, r6, pc}

0800ee46 <__multadd>:
 800ee46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ee4a:	690d      	ldr	r5, [r1, #16]
 800ee4c:	461f      	mov	r7, r3
 800ee4e:	4606      	mov	r6, r0
 800ee50:	460c      	mov	r4, r1
 800ee52:	f101 0c14 	add.w	ip, r1, #20
 800ee56:	2300      	movs	r3, #0
 800ee58:	f8dc 0000 	ldr.w	r0, [ip]
 800ee5c:	b281      	uxth	r1, r0
 800ee5e:	fb02 7101 	mla	r1, r2, r1, r7
 800ee62:	0c0f      	lsrs	r7, r1, #16
 800ee64:	0c00      	lsrs	r0, r0, #16
 800ee66:	fb02 7000 	mla	r0, r2, r0, r7
 800ee6a:	b289      	uxth	r1, r1
 800ee6c:	3301      	adds	r3, #1
 800ee6e:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800ee72:	429d      	cmp	r5, r3
 800ee74:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800ee78:	f84c 1b04 	str.w	r1, [ip], #4
 800ee7c:	dcec      	bgt.n	800ee58 <__multadd+0x12>
 800ee7e:	b1d7      	cbz	r7, 800eeb6 <__multadd+0x70>
 800ee80:	68a3      	ldr	r3, [r4, #8]
 800ee82:	42ab      	cmp	r3, r5
 800ee84:	dc12      	bgt.n	800eeac <__multadd+0x66>
 800ee86:	6861      	ldr	r1, [r4, #4]
 800ee88:	4630      	mov	r0, r6
 800ee8a:	3101      	adds	r1, #1
 800ee8c:	f7ff ff90 	bl	800edb0 <_Balloc>
 800ee90:	6922      	ldr	r2, [r4, #16]
 800ee92:	3202      	adds	r2, #2
 800ee94:	f104 010c 	add.w	r1, r4, #12
 800ee98:	4680      	mov	r8, r0
 800ee9a:	0092      	lsls	r2, r2, #2
 800ee9c:	300c      	adds	r0, #12
 800ee9e:	f7fe f983 	bl	800d1a8 <memcpy>
 800eea2:	4621      	mov	r1, r4
 800eea4:	4630      	mov	r0, r6
 800eea6:	f7ff ffb7 	bl	800ee18 <_Bfree>
 800eeaa:	4644      	mov	r4, r8
 800eeac:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800eeb0:	3501      	adds	r5, #1
 800eeb2:	615f      	str	r7, [r3, #20]
 800eeb4:	6125      	str	r5, [r4, #16]
 800eeb6:	4620      	mov	r0, r4
 800eeb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800eebc <__hi0bits>:
 800eebc:	0c02      	lsrs	r2, r0, #16
 800eebe:	0412      	lsls	r2, r2, #16
 800eec0:	4603      	mov	r3, r0
 800eec2:	b9b2      	cbnz	r2, 800eef2 <__hi0bits+0x36>
 800eec4:	0403      	lsls	r3, r0, #16
 800eec6:	2010      	movs	r0, #16
 800eec8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800eecc:	bf04      	itt	eq
 800eece:	021b      	lsleq	r3, r3, #8
 800eed0:	3008      	addeq	r0, #8
 800eed2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800eed6:	bf04      	itt	eq
 800eed8:	011b      	lsleq	r3, r3, #4
 800eeda:	3004      	addeq	r0, #4
 800eedc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800eee0:	bf04      	itt	eq
 800eee2:	009b      	lsleq	r3, r3, #2
 800eee4:	3002      	addeq	r0, #2
 800eee6:	2b00      	cmp	r3, #0
 800eee8:	db06      	blt.n	800eef8 <__hi0bits+0x3c>
 800eeea:	005b      	lsls	r3, r3, #1
 800eeec:	d503      	bpl.n	800eef6 <__hi0bits+0x3a>
 800eeee:	3001      	adds	r0, #1
 800eef0:	4770      	bx	lr
 800eef2:	2000      	movs	r0, #0
 800eef4:	e7e8      	b.n	800eec8 <__hi0bits+0xc>
 800eef6:	2020      	movs	r0, #32
 800eef8:	4770      	bx	lr

0800eefa <__lo0bits>:
 800eefa:	6803      	ldr	r3, [r0, #0]
 800eefc:	f013 0207 	ands.w	r2, r3, #7
 800ef00:	4601      	mov	r1, r0
 800ef02:	d00b      	beq.n	800ef1c <__lo0bits+0x22>
 800ef04:	07da      	lsls	r2, r3, #31
 800ef06:	d423      	bmi.n	800ef50 <__lo0bits+0x56>
 800ef08:	0798      	lsls	r0, r3, #30
 800ef0a:	bf49      	itett	mi
 800ef0c:	085b      	lsrmi	r3, r3, #1
 800ef0e:	089b      	lsrpl	r3, r3, #2
 800ef10:	2001      	movmi	r0, #1
 800ef12:	600b      	strmi	r3, [r1, #0]
 800ef14:	bf5c      	itt	pl
 800ef16:	600b      	strpl	r3, [r1, #0]
 800ef18:	2002      	movpl	r0, #2
 800ef1a:	4770      	bx	lr
 800ef1c:	b298      	uxth	r0, r3
 800ef1e:	b9a8      	cbnz	r0, 800ef4c <__lo0bits+0x52>
 800ef20:	0c1b      	lsrs	r3, r3, #16
 800ef22:	2010      	movs	r0, #16
 800ef24:	f013 0fff 	tst.w	r3, #255	; 0xff
 800ef28:	bf04      	itt	eq
 800ef2a:	0a1b      	lsreq	r3, r3, #8
 800ef2c:	3008      	addeq	r0, #8
 800ef2e:	071a      	lsls	r2, r3, #28
 800ef30:	bf04      	itt	eq
 800ef32:	091b      	lsreq	r3, r3, #4
 800ef34:	3004      	addeq	r0, #4
 800ef36:	079a      	lsls	r2, r3, #30
 800ef38:	bf04      	itt	eq
 800ef3a:	089b      	lsreq	r3, r3, #2
 800ef3c:	3002      	addeq	r0, #2
 800ef3e:	07da      	lsls	r2, r3, #31
 800ef40:	d402      	bmi.n	800ef48 <__lo0bits+0x4e>
 800ef42:	085b      	lsrs	r3, r3, #1
 800ef44:	d006      	beq.n	800ef54 <__lo0bits+0x5a>
 800ef46:	3001      	adds	r0, #1
 800ef48:	600b      	str	r3, [r1, #0]
 800ef4a:	4770      	bx	lr
 800ef4c:	4610      	mov	r0, r2
 800ef4e:	e7e9      	b.n	800ef24 <__lo0bits+0x2a>
 800ef50:	2000      	movs	r0, #0
 800ef52:	4770      	bx	lr
 800ef54:	2020      	movs	r0, #32
 800ef56:	4770      	bx	lr

0800ef58 <__i2b>:
 800ef58:	b510      	push	{r4, lr}
 800ef5a:	460c      	mov	r4, r1
 800ef5c:	2101      	movs	r1, #1
 800ef5e:	f7ff ff27 	bl	800edb0 <_Balloc>
 800ef62:	2201      	movs	r2, #1
 800ef64:	6144      	str	r4, [r0, #20]
 800ef66:	6102      	str	r2, [r0, #16]
 800ef68:	bd10      	pop	{r4, pc}

0800ef6a <__multiply>:
 800ef6a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef6e:	4614      	mov	r4, r2
 800ef70:	690a      	ldr	r2, [r1, #16]
 800ef72:	6923      	ldr	r3, [r4, #16]
 800ef74:	429a      	cmp	r2, r3
 800ef76:	bfb8      	it	lt
 800ef78:	460b      	movlt	r3, r1
 800ef7a:	4688      	mov	r8, r1
 800ef7c:	bfbc      	itt	lt
 800ef7e:	46a0      	movlt	r8, r4
 800ef80:	461c      	movlt	r4, r3
 800ef82:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800ef86:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800ef8a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ef8e:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800ef92:	eb07 0609 	add.w	r6, r7, r9
 800ef96:	42b3      	cmp	r3, r6
 800ef98:	bfb8      	it	lt
 800ef9a:	3101      	addlt	r1, #1
 800ef9c:	f7ff ff08 	bl	800edb0 <_Balloc>
 800efa0:	f100 0514 	add.w	r5, r0, #20
 800efa4:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800efa8:	462b      	mov	r3, r5
 800efaa:	2200      	movs	r2, #0
 800efac:	4573      	cmp	r3, lr
 800efae:	d316      	bcc.n	800efde <__multiply+0x74>
 800efb0:	f104 0214 	add.w	r2, r4, #20
 800efb4:	f108 0114 	add.w	r1, r8, #20
 800efb8:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800efbc:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800efc0:	9300      	str	r3, [sp, #0]
 800efc2:	9b00      	ldr	r3, [sp, #0]
 800efc4:	9201      	str	r2, [sp, #4]
 800efc6:	4293      	cmp	r3, r2
 800efc8:	d80c      	bhi.n	800efe4 <__multiply+0x7a>
 800efca:	2e00      	cmp	r6, #0
 800efcc:	dd03      	ble.n	800efd6 <__multiply+0x6c>
 800efce:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800efd2:	2b00      	cmp	r3, #0
 800efd4:	d05d      	beq.n	800f092 <__multiply+0x128>
 800efd6:	6106      	str	r6, [r0, #16]
 800efd8:	b003      	add	sp, #12
 800efda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800efde:	f843 2b04 	str.w	r2, [r3], #4
 800efe2:	e7e3      	b.n	800efac <__multiply+0x42>
 800efe4:	f8b2 b000 	ldrh.w	fp, [r2]
 800efe8:	f1bb 0f00 	cmp.w	fp, #0
 800efec:	d023      	beq.n	800f036 <__multiply+0xcc>
 800efee:	4689      	mov	r9, r1
 800eff0:	46ac      	mov	ip, r5
 800eff2:	f04f 0800 	mov.w	r8, #0
 800eff6:	f859 4b04 	ldr.w	r4, [r9], #4
 800effa:	f8dc a000 	ldr.w	sl, [ip]
 800effe:	b2a3      	uxth	r3, r4
 800f000:	fa1f fa8a 	uxth.w	sl, sl
 800f004:	fb0b a303 	mla	r3, fp, r3, sl
 800f008:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800f00c:	f8dc 4000 	ldr.w	r4, [ip]
 800f010:	4443      	add	r3, r8
 800f012:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800f016:	fb0b 840a 	mla	r4, fp, sl, r8
 800f01a:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800f01e:	46e2      	mov	sl, ip
 800f020:	b29b      	uxth	r3, r3
 800f022:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800f026:	454f      	cmp	r7, r9
 800f028:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800f02c:	f84a 3b04 	str.w	r3, [sl], #4
 800f030:	d82b      	bhi.n	800f08a <__multiply+0x120>
 800f032:	f8cc 8004 	str.w	r8, [ip, #4]
 800f036:	9b01      	ldr	r3, [sp, #4]
 800f038:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800f03c:	3204      	adds	r2, #4
 800f03e:	f1ba 0f00 	cmp.w	sl, #0
 800f042:	d020      	beq.n	800f086 <__multiply+0x11c>
 800f044:	682b      	ldr	r3, [r5, #0]
 800f046:	4689      	mov	r9, r1
 800f048:	46a8      	mov	r8, r5
 800f04a:	f04f 0b00 	mov.w	fp, #0
 800f04e:	f8b9 c000 	ldrh.w	ip, [r9]
 800f052:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800f056:	fb0a 440c 	mla	r4, sl, ip, r4
 800f05a:	445c      	add	r4, fp
 800f05c:	46c4      	mov	ip, r8
 800f05e:	b29b      	uxth	r3, r3
 800f060:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800f064:	f84c 3b04 	str.w	r3, [ip], #4
 800f068:	f859 3b04 	ldr.w	r3, [r9], #4
 800f06c:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800f070:	0c1b      	lsrs	r3, r3, #16
 800f072:	fb0a b303 	mla	r3, sl, r3, fp
 800f076:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800f07a:	454f      	cmp	r7, r9
 800f07c:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800f080:	d805      	bhi.n	800f08e <__multiply+0x124>
 800f082:	f8c8 3004 	str.w	r3, [r8, #4]
 800f086:	3504      	adds	r5, #4
 800f088:	e79b      	b.n	800efc2 <__multiply+0x58>
 800f08a:	46d4      	mov	ip, sl
 800f08c:	e7b3      	b.n	800eff6 <__multiply+0x8c>
 800f08e:	46e0      	mov	r8, ip
 800f090:	e7dd      	b.n	800f04e <__multiply+0xe4>
 800f092:	3e01      	subs	r6, #1
 800f094:	e799      	b.n	800efca <__multiply+0x60>
	...

0800f098 <__pow5mult>:
 800f098:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f09c:	4615      	mov	r5, r2
 800f09e:	f012 0203 	ands.w	r2, r2, #3
 800f0a2:	4606      	mov	r6, r0
 800f0a4:	460f      	mov	r7, r1
 800f0a6:	d007      	beq.n	800f0b8 <__pow5mult+0x20>
 800f0a8:	3a01      	subs	r2, #1
 800f0aa:	4c21      	ldr	r4, [pc, #132]	; (800f130 <__pow5mult+0x98>)
 800f0ac:	2300      	movs	r3, #0
 800f0ae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f0b2:	f7ff fec8 	bl	800ee46 <__multadd>
 800f0b6:	4607      	mov	r7, r0
 800f0b8:	10ad      	asrs	r5, r5, #2
 800f0ba:	d035      	beq.n	800f128 <__pow5mult+0x90>
 800f0bc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800f0be:	b93c      	cbnz	r4, 800f0d0 <__pow5mult+0x38>
 800f0c0:	2010      	movs	r0, #16
 800f0c2:	f7ff fe6d 	bl	800eda0 <malloc>
 800f0c6:	6270      	str	r0, [r6, #36]	; 0x24
 800f0c8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f0cc:	6004      	str	r4, [r0, #0]
 800f0ce:	60c4      	str	r4, [r0, #12]
 800f0d0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800f0d4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f0d8:	b94c      	cbnz	r4, 800f0ee <__pow5mult+0x56>
 800f0da:	f240 2171 	movw	r1, #625	; 0x271
 800f0de:	4630      	mov	r0, r6
 800f0e0:	f7ff ff3a 	bl	800ef58 <__i2b>
 800f0e4:	2300      	movs	r3, #0
 800f0e6:	f8c8 0008 	str.w	r0, [r8, #8]
 800f0ea:	4604      	mov	r4, r0
 800f0ec:	6003      	str	r3, [r0, #0]
 800f0ee:	f04f 0800 	mov.w	r8, #0
 800f0f2:	07eb      	lsls	r3, r5, #31
 800f0f4:	d50a      	bpl.n	800f10c <__pow5mult+0x74>
 800f0f6:	4639      	mov	r1, r7
 800f0f8:	4622      	mov	r2, r4
 800f0fa:	4630      	mov	r0, r6
 800f0fc:	f7ff ff35 	bl	800ef6a <__multiply>
 800f100:	4639      	mov	r1, r7
 800f102:	4681      	mov	r9, r0
 800f104:	4630      	mov	r0, r6
 800f106:	f7ff fe87 	bl	800ee18 <_Bfree>
 800f10a:	464f      	mov	r7, r9
 800f10c:	106d      	asrs	r5, r5, #1
 800f10e:	d00b      	beq.n	800f128 <__pow5mult+0x90>
 800f110:	6820      	ldr	r0, [r4, #0]
 800f112:	b938      	cbnz	r0, 800f124 <__pow5mult+0x8c>
 800f114:	4622      	mov	r2, r4
 800f116:	4621      	mov	r1, r4
 800f118:	4630      	mov	r0, r6
 800f11a:	f7ff ff26 	bl	800ef6a <__multiply>
 800f11e:	6020      	str	r0, [r4, #0]
 800f120:	f8c0 8000 	str.w	r8, [r0]
 800f124:	4604      	mov	r4, r0
 800f126:	e7e4      	b.n	800f0f2 <__pow5mult+0x5a>
 800f128:	4638      	mov	r0, r7
 800f12a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f12e:	bf00      	nop
 800f130:	08010280 	.word	0x08010280

0800f134 <__lshift>:
 800f134:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f138:	460c      	mov	r4, r1
 800f13a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f13e:	6923      	ldr	r3, [r4, #16]
 800f140:	6849      	ldr	r1, [r1, #4]
 800f142:	eb0a 0903 	add.w	r9, sl, r3
 800f146:	68a3      	ldr	r3, [r4, #8]
 800f148:	4607      	mov	r7, r0
 800f14a:	4616      	mov	r6, r2
 800f14c:	f109 0501 	add.w	r5, r9, #1
 800f150:	42ab      	cmp	r3, r5
 800f152:	db32      	blt.n	800f1ba <__lshift+0x86>
 800f154:	4638      	mov	r0, r7
 800f156:	f7ff fe2b 	bl	800edb0 <_Balloc>
 800f15a:	2300      	movs	r3, #0
 800f15c:	4680      	mov	r8, r0
 800f15e:	f100 0114 	add.w	r1, r0, #20
 800f162:	461a      	mov	r2, r3
 800f164:	4553      	cmp	r3, sl
 800f166:	db2b      	blt.n	800f1c0 <__lshift+0x8c>
 800f168:	6920      	ldr	r0, [r4, #16]
 800f16a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f16e:	f104 0314 	add.w	r3, r4, #20
 800f172:	f016 021f 	ands.w	r2, r6, #31
 800f176:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f17a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800f17e:	d025      	beq.n	800f1cc <__lshift+0x98>
 800f180:	f1c2 0e20 	rsb	lr, r2, #32
 800f184:	2000      	movs	r0, #0
 800f186:	681e      	ldr	r6, [r3, #0]
 800f188:	468a      	mov	sl, r1
 800f18a:	4096      	lsls	r6, r2
 800f18c:	4330      	orrs	r0, r6
 800f18e:	f84a 0b04 	str.w	r0, [sl], #4
 800f192:	f853 0b04 	ldr.w	r0, [r3], #4
 800f196:	459c      	cmp	ip, r3
 800f198:	fa20 f00e 	lsr.w	r0, r0, lr
 800f19c:	d814      	bhi.n	800f1c8 <__lshift+0x94>
 800f19e:	6048      	str	r0, [r1, #4]
 800f1a0:	b108      	cbz	r0, 800f1a6 <__lshift+0x72>
 800f1a2:	f109 0502 	add.w	r5, r9, #2
 800f1a6:	3d01      	subs	r5, #1
 800f1a8:	4638      	mov	r0, r7
 800f1aa:	f8c8 5010 	str.w	r5, [r8, #16]
 800f1ae:	4621      	mov	r1, r4
 800f1b0:	f7ff fe32 	bl	800ee18 <_Bfree>
 800f1b4:	4640      	mov	r0, r8
 800f1b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f1ba:	3101      	adds	r1, #1
 800f1bc:	005b      	lsls	r3, r3, #1
 800f1be:	e7c7      	b.n	800f150 <__lshift+0x1c>
 800f1c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800f1c4:	3301      	adds	r3, #1
 800f1c6:	e7cd      	b.n	800f164 <__lshift+0x30>
 800f1c8:	4651      	mov	r1, sl
 800f1ca:	e7dc      	b.n	800f186 <__lshift+0x52>
 800f1cc:	3904      	subs	r1, #4
 800f1ce:	f853 2b04 	ldr.w	r2, [r3], #4
 800f1d2:	f841 2f04 	str.w	r2, [r1, #4]!
 800f1d6:	459c      	cmp	ip, r3
 800f1d8:	d8f9      	bhi.n	800f1ce <__lshift+0x9a>
 800f1da:	e7e4      	b.n	800f1a6 <__lshift+0x72>

0800f1dc <__mcmp>:
 800f1dc:	6903      	ldr	r3, [r0, #16]
 800f1de:	690a      	ldr	r2, [r1, #16]
 800f1e0:	1a9b      	subs	r3, r3, r2
 800f1e2:	b530      	push	{r4, r5, lr}
 800f1e4:	d10c      	bne.n	800f200 <__mcmp+0x24>
 800f1e6:	0092      	lsls	r2, r2, #2
 800f1e8:	3014      	adds	r0, #20
 800f1ea:	3114      	adds	r1, #20
 800f1ec:	1884      	adds	r4, r0, r2
 800f1ee:	4411      	add	r1, r2
 800f1f0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800f1f4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800f1f8:	4295      	cmp	r5, r2
 800f1fa:	d003      	beq.n	800f204 <__mcmp+0x28>
 800f1fc:	d305      	bcc.n	800f20a <__mcmp+0x2e>
 800f1fe:	2301      	movs	r3, #1
 800f200:	4618      	mov	r0, r3
 800f202:	bd30      	pop	{r4, r5, pc}
 800f204:	42a0      	cmp	r0, r4
 800f206:	d3f3      	bcc.n	800f1f0 <__mcmp+0x14>
 800f208:	e7fa      	b.n	800f200 <__mcmp+0x24>
 800f20a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800f20e:	e7f7      	b.n	800f200 <__mcmp+0x24>

0800f210 <__mdiff>:
 800f210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f214:	460d      	mov	r5, r1
 800f216:	4607      	mov	r7, r0
 800f218:	4611      	mov	r1, r2
 800f21a:	4628      	mov	r0, r5
 800f21c:	4614      	mov	r4, r2
 800f21e:	f7ff ffdd 	bl	800f1dc <__mcmp>
 800f222:	1e06      	subs	r6, r0, #0
 800f224:	d108      	bne.n	800f238 <__mdiff+0x28>
 800f226:	4631      	mov	r1, r6
 800f228:	4638      	mov	r0, r7
 800f22a:	f7ff fdc1 	bl	800edb0 <_Balloc>
 800f22e:	2301      	movs	r3, #1
 800f230:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800f234:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f238:	bfa4      	itt	ge
 800f23a:	4623      	movge	r3, r4
 800f23c:	462c      	movge	r4, r5
 800f23e:	4638      	mov	r0, r7
 800f240:	6861      	ldr	r1, [r4, #4]
 800f242:	bfa6      	itte	ge
 800f244:	461d      	movge	r5, r3
 800f246:	2600      	movge	r6, #0
 800f248:	2601      	movlt	r6, #1
 800f24a:	f7ff fdb1 	bl	800edb0 <_Balloc>
 800f24e:	692b      	ldr	r3, [r5, #16]
 800f250:	60c6      	str	r6, [r0, #12]
 800f252:	6926      	ldr	r6, [r4, #16]
 800f254:	f105 0914 	add.w	r9, r5, #20
 800f258:	f104 0214 	add.w	r2, r4, #20
 800f25c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800f260:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800f264:	f100 0514 	add.w	r5, r0, #20
 800f268:	f04f 0e00 	mov.w	lr, #0
 800f26c:	f852 ab04 	ldr.w	sl, [r2], #4
 800f270:	f859 4b04 	ldr.w	r4, [r9], #4
 800f274:	fa1e f18a 	uxtah	r1, lr, sl
 800f278:	b2a3      	uxth	r3, r4
 800f27a:	1ac9      	subs	r1, r1, r3
 800f27c:	0c23      	lsrs	r3, r4, #16
 800f27e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800f282:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800f286:	b289      	uxth	r1, r1
 800f288:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800f28c:	45c8      	cmp	r8, r9
 800f28e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800f292:	4694      	mov	ip, r2
 800f294:	f845 3b04 	str.w	r3, [r5], #4
 800f298:	d8e8      	bhi.n	800f26c <__mdiff+0x5c>
 800f29a:	45bc      	cmp	ip, r7
 800f29c:	d304      	bcc.n	800f2a8 <__mdiff+0x98>
 800f29e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800f2a2:	b183      	cbz	r3, 800f2c6 <__mdiff+0xb6>
 800f2a4:	6106      	str	r6, [r0, #16]
 800f2a6:	e7c5      	b.n	800f234 <__mdiff+0x24>
 800f2a8:	f85c 1b04 	ldr.w	r1, [ip], #4
 800f2ac:	fa1e f381 	uxtah	r3, lr, r1
 800f2b0:	141a      	asrs	r2, r3, #16
 800f2b2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800f2b6:	b29b      	uxth	r3, r3
 800f2b8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f2bc:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800f2c0:	f845 3b04 	str.w	r3, [r5], #4
 800f2c4:	e7e9      	b.n	800f29a <__mdiff+0x8a>
 800f2c6:	3e01      	subs	r6, #1
 800f2c8:	e7e9      	b.n	800f29e <__mdiff+0x8e>

0800f2ca <__d2b>:
 800f2ca:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800f2ce:	460e      	mov	r6, r1
 800f2d0:	2101      	movs	r1, #1
 800f2d2:	ec59 8b10 	vmov	r8, r9, d0
 800f2d6:	4615      	mov	r5, r2
 800f2d8:	f7ff fd6a 	bl	800edb0 <_Balloc>
 800f2dc:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800f2e0:	4607      	mov	r7, r0
 800f2e2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800f2e6:	bb34      	cbnz	r4, 800f336 <__d2b+0x6c>
 800f2e8:	9301      	str	r3, [sp, #4]
 800f2ea:	f1b8 0300 	subs.w	r3, r8, #0
 800f2ee:	d027      	beq.n	800f340 <__d2b+0x76>
 800f2f0:	a802      	add	r0, sp, #8
 800f2f2:	f840 3d08 	str.w	r3, [r0, #-8]!
 800f2f6:	f7ff fe00 	bl	800eefa <__lo0bits>
 800f2fa:	9900      	ldr	r1, [sp, #0]
 800f2fc:	b1f0      	cbz	r0, 800f33c <__d2b+0x72>
 800f2fe:	9a01      	ldr	r2, [sp, #4]
 800f300:	f1c0 0320 	rsb	r3, r0, #32
 800f304:	fa02 f303 	lsl.w	r3, r2, r3
 800f308:	430b      	orrs	r3, r1
 800f30a:	40c2      	lsrs	r2, r0
 800f30c:	617b      	str	r3, [r7, #20]
 800f30e:	9201      	str	r2, [sp, #4]
 800f310:	9b01      	ldr	r3, [sp, #4]
 800f312:	61bb      	str	r3, [r7, #24]
 800f314:	2b00      	cmp	r3, #0
 800f316:	bf14      	ite	ne
 800f318:	2102      	movne	r1, #2
 800f31a:	2101      	moveq	r1, #1
 800f31c:	6139      	str	r1, [r7, #16]
 800f31e:	b1c4      	cbz	r4, 800f352 <__d2b+0x88>
 800f320:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800f324:	4404      	add	r4, r0
 800f326:	6034      	str	r4, [r6, #0]
 800f328:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800f32c:	6028      	str	r0, [r5, #0]
 800f32e:	4638      	mov	r0, r7
 800f330:	b003      	add	sp, #12
 800f332:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f336:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800f33a:	e7d5      	b.n	800f2e8 <__d2b+0x1e>
 800f33c:	6179      	str	r1, [r7, #20]
 800f33e:	e7e7      	b.n	800f310 <__d2b+0x46>
 800f340:	a801      	add	r0, sp, #4
 800f342:	f7ff fdda 	bl	800eefa <__lo0bits>
 800f346:	9b01      	ldr	r3, [sp, #4]
 800f348:	617b      	str	r3, [r7, #20]
 800f34a:	2101      	movs	r1, #1
 800f34c:	6139      	str	r1, [r7, #16]
 800f34e:	3020      	adds	r0, #32
 800f350:	e7e5      	b.n	800f31e <__d2b+0x54>
 800f352:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800f356:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800f35a:	6030      	str	r0, [r6, #0]
 800f35c:	6918      	ldr	r0, [r3, #16]
 800f35e:	f7ff fdad 	bl	800eebc <__hi0bits>
 800f362:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800f366:	e7e1      	b.n	800f32c <__d2b+0x62>

0800f368 <_calloc_r>:
 800f368:	b538      	push	{r3, r4, r5, lr}
 800f36a:	fb02 f401 	mul.w	r4, r2, r1
 800f36e:	4621      	mov	r1, r4
 800f370:	f000 f856 	bl	800f420 <_malloc_r>
 800f374:	4605      	mov	r5, r0
 800f376:	b118      	cbz	r0, 800f380 <_calloc_r+0x18>
 800f378:	4622      	mov	r2, r4
 800f37a:	2100      	movs	r1, #0
 800f37c:	f7fd ff1f 	bl	800d1be <memset>
 800f380:	4628      	mov	r0, r5
 800f382:	bd38      	pop	{r3, r4, r5, pc}

0800f384 <_free_r>:
 800f384:	b538      	push	{r3, r4, r5, lr}
 800f386:	4605      	mov	r5, r0
 800f388:	2900      	cmp	r1, #0
 800f38a:	d045      	beq.n	800f418 <_free_r+0x94>
 800f38c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f390:	1f0c      	subs	r4, r1, #4
 800f392:	2b00      	cmp	r3, #0
 800f394:	bfb8      	it	lt
 800f396:	18e4      	addlt	r4, r4, r3
 800f398:	f000 fc03 	bl	800fba2 <__malloc_lock>
 800f39c:	4a1f      	ldr	r2, [pc, #124]	; (800f41c <_free_r+0x98>)
 800f39e:	6813      	ldr	r3, [r2, #0]
 800f3a0:	4610      	mov	r0, r2
 800f3a2:	b933      	cbnz	r3, 800f3b2 <_free_r+0x2e>
 800f3a4:	6063      	str	r3, [r4, #4]
 800f3a6:	6014      	str	r4, [r2, #0]
 800f3a8:	4628      	mov	r0, r5
 800f3aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f3ae:	f000 bbf9 	b.w	800fba4 <__malloc_unlock>
 800f3b2:	42a3      	cmp	r3, r4
 800f3b4:	d90c      	bls.n	800f3d0 <_free_r+0x4c>
 800f3b6:	6821      	ldr	r1, [r4, #0]
 800f3b8:	1862      	adds	r2, r4, r1
 800f3ba:	4293      	cmp	r3, r2
 800f3bc:	bf04      	itt	eq
 800f3be:	681a      	ldreq	r2, [r3, #0]
 800f3c0:	685b      	ldreq	r3, [r3, #4]
 800f3c2:	6063      	str	r3, [r4, #4]
 800f3c4:	bf04      	itt	eq
 800f3c6:	1852      	addeq	r2, r2, r1
 800f3c8:	6022      	streq	r2, [r4, #0]
 800f3ca:	6004      	str	r4, [r0, #0]
 800f3cc:	e7ec      	b.n	800f3a8 <_free_r+0x24>
 800f3ce:	4613      	mov	r3, r2
 800f3d0:	685a      	ldr	r2, [r3, #4]
 800f3d2:	b10a      	cbz	r2, 800f3d8 <_free_r+0x54>
 800f3d4:	42a2      	cmp	r2, r4
 800f3d6:	d9fa      	bls.n	800f3ce <_free_r+0x4a>
 800f3d8:	6819      	ldr	r1, [r3, #0]
 800f3da:	1858      	adds	r0, r3, r1
 800f3dc:	42a0      	cmp	r0, r4
 800f3de:	d10b      	bne.n	800f3f8 <_free_r+0x74>
 800f3e0:	6820      	ldr	r0, [r4, #0]
 800f3e2:	4401      	add	r1, r0
 800f3e4:	1858      	adds	r0, r3, r1
 800f3e6:	4282      	cmp	r2, r0
 800f3e8:	6019      	str	r1, [r3, #0]
 800f3ea:	d1dd      	bne.n	800f3a8 <_free_r+0x24>
 800f3ec:	6810      	ldr	r0, [r2, #0]
 800f3ee:	6852      	ldr	r2, [r2, #4]
 800f3f0:	605a      	str	r2, [r3, #4]
 800f3f2:	4401      	add	r1, r0
 800f3f4:	6019      	str	r1, [r3, #0]
 800f3f6:	e7d7      	b.n	800f3a8 <_free_r+0x24>
 800f3f8:	d902      	bls.n	800f400 <_free_r+0x7c>
 800f3fa:	230c      	movs	r3, #12
 800f3fc:	602b      	str	r3, [r5, #0]
 800f3fe:	e7d3      	b.n	800f3a8 <_free_r+0x24>
 800f400:	6820      	ldr	r0, [r4, #0]
 800f402:	1821      	adds	r1, r4, r0
 800f404:	428a      	cmp	r2, r1
 800f406:	bf04      	itt	eq
 800f408:	6811      	ldreq	r1, [r2, #0]
 800f40a:	6852      	ldreq	r2, [r2, #4]
 800f40c:	6062      	str	r2, [r4, #4]
 800f40e:	bf04      	itt	eq
 800f410:	1809      	addeq	r1, r1, r0
 800f412:	6021      	streq	r1, [r4, #0]
 800f414:	605c      	str	r4, [r3, #4]
 800f416:	e7c7      	b.n	800f3a8 <_free_r+0x24>
 800f418:	bd38      	pop	{r3, r4, r5, pc}
 800f41a:	bf00      	nop
 800f41c:	200003ac 	.word	0x200003ac

0800f420 <_malloc_r>:
 800f420:	b570      	push	{r4, r5, r6, lr}
 800f422:	1ccd      	adds	r5, r1, #3
 800f424:	f025 0503 	bic.w	r5, r5, #3
 800f428:	3508      	adds	r5, #8
 800f42a:	2d0c      	cmp	r5, #12
 800f42c:	bf38      	it	cc
 800f42e:	250c      	movcc	r5, #12
 800f430:	2d00      	cmp	r5, #0
 800f432:	4606      	mov	r6, r0
 800f434:	db01      	blt.n	800f43a <_malloc_r+0x1a>
 800f436:	42a9      	cmp	r1, r5
 800f438:	d903      	bls.n	800f442 <_malloc_r+0x22>
 800f43a:	230c      	movs	r3, #12
 800f43c:	6033      	str	r3, [r6, #0]
 800f43e:	2000      	movs	r0, #0
 800f440:	bd70      	pop	{r4, r5, r6, pc}
 800f442:	f000 fbae 	bl	800fba2 <__malloc_lock>
 800f446:	4a21      	ldr	r2, [pc, #132]	; (800f4cc <_malloc_r+0xac>)
 800f448:	6814      	ldr	r4, [r2, #0]
 800f44a:	4621      	mov	r1, r4
 800f44c:	b991      	cbnz	r1, 800f474 <_malloc_r+0x54>
 800f44e:	4c20      	ldr	r4, [pc, #128]	; (800f4d0 <_malloc_r+0xb0>)
 800f450:	6823      	ldr	r3, [r4, #0]
 800f452:	b91b      	cbnz	r3, 800f45c <_malloc_r+0x3c>
 800f454:	4630      	mov	r0, r6
 800f456:	f000 facf 	bl	800f9f8 <_sbrk_r>
 800f45a:	6020      	str	r0, [r4, #0]
 800f45c:	4629      	mov	r1, r5
 800f45e:	4630      	mov	r0, r6
 800f460:	f000 faca 	bl	800f9f8 <_sbrk_r>
 800f464:	1c43      	adds	r3, r0, #1
 800f466:	d124      	bne.n	800f4b2 <_malloc_r+0x92>
 800f468:	230c      	movs	r3, #12
 800f46a:	6033      	str	r3, [r6, #0]
 800f46c:	4630      	mov	r0, r6
 800f46e:	f000 fb99 	bl	800fba4 <__malloc_unlock>
 800f472:	e7e4      	b.n	800f43e <_malloc_r+0x1e>
 800f474:	680b      	ldr	r3, [r1, #0]
 800f476:	1b5b      	subs	r3, r3, r5
 800f478:	d418      	bmi.n	800f4ac <_malloc_r+0x8c>
 800f47a:	2b0b      	cmp	r3, #11
 800f47c:	d90f      	bls.n	800f49e <_malloc_r+0x7e>
 800f47e:	600b      	str	r3, [r1, #0]
 800f480:	50cd      	str	r5, [r1, r3]
 800f482:	18cc      	adds	r4, r1, r3
 800f484:	4630      	mov	r0, r6
 800f486:	f000 fb8d 	bl	800fba4 <__malloc_unlock>
 800f48a:	f104 000b 	add.w	r0, r4, #11
 800f48e:	1d23      	adds	r3, r4, #4
 800f490:	f020 0007 	bic.w	r0, r0, #7
 800f494:	1ac3      	subs	r3, r0, r3
 800f496:	d0d3      	beq.n	800f440 <_malloc_r+0x20>
 800f498:	425a      	negs	r2, r3
 800f49a:	50e2      	str	r2, [r4, r3]
 800f49c:	e7d0      	b.n	800f440 <_malloc_r+0x20>
 800f49e:	428c      	cmp	r4, r1
 800f4a0:	684b      	ldr	r3, [r1, #4]
 800f4a2:	bf16      	itet	ne
 800f4a4:	6063      	strne	r3, [r4, #4]
 800f4a6:	6013      	streq	r3, [r2, #0]
 800f4a8:	460c      	movne	r4, r1
 800f4aa:	e7eb      	b.n	800f484 <_malloc_r+0x64>
 800f4ac:	460c      	mov	r4, r1
 800f4ae:	6849      	ldr	r1, [r1, #4]
 800f4b0:	e7cc      	b.n	800f44c <_malloc_r+0x2c>
 800f4b2:	1cc4      	adds	r4, r0, #3
 800f4b4:	f024 0403 	bic.w	r4, r4, #3
 800f4b8:	42a0      	cmp	r0, r4
 800f4ba:	d005      	beq.n	800f4c8 <_malloc_r+0xa8>
 800f4bc:	1a21      	subs	r1, r4, r0
 800f4be:	4630      	mov	r0, r6
 800f4c0:	f000 fa9a 	bl	800f9f8 <_sbrk_r>
 800f4c4:	3001      	adds	r0, #1
 800f4c6:	d0cf      	beq.n	800f468 <_malloc_r+0x48>
 800f4c8:	6025      	str	r5, [r4, #0]
 800f4ca:	e7db      	b.n	800f484 <_malloc_r+0x64>
 800f4cc:	200003ac 	.word	0x200003ac
 800f4d0:	200003b0 	.word	0x200003b0

0800f4d4 <__ssputs_r>:
 800f4d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f4d8:	688e      	ldr	r6, [r1, #8]
 800f4da:	429e      	cmp	r6, r3
 800f4dc:	4682      	mov	sl, r0
 800f4de:	460c      	mov	r4, r1
 800f4e0:	4690      	mov	r8, r2
 800f4e2:	4699      	mov	r9, r3
 800f4e4:	d837      	bhi.n	800f556 <__ssputs_r+0x82>
 800f4e6:	898a      	ldrh	r2, [r1, #12]
 800f4e8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800f4ec:	d031      	beq.n	800f552 <__ssputs_r+0x7e>
 800f4ee:	6825      	ldr	r5, [r4, #0]
 800f4f0:	6909      	ldr	r1, [r1, #16]
 800f4f2:	1a6f      	subs	r7, r5, r1
 800f4f4:	6965      	ldr	r5, [r4, #20]
 800f4f6:	2302      	movs	r3, #2
 800f4f8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f4fc:	fb95 f5f3 	sdiv	r5, r5, r3
 800f500:	f109 0301 	add.w	r3, r9, #1
 800f504:	443b      	add	r3, r7
 800f506:	429d      	cmp	r5, r3
 800f508:	bf38      	it	cc
 800f50a:	461d      	movcc	r5, r3
 800f50c:	0553      	lsls	r3, r2, #21
 800f50e:	d530      	bpl.n	800f572 <__ssputs_r+0x9e>
 800f510:	4629      	mov	r1, r5
 800f512:	f7ff ff85 	bl	800f420 <_malloc_r>
 800f516:	4606      	mov	r6, r0
 800f518:	b950      	cbnz	r0, 800f530 <__ssputs_r+0x5c>
 800f51a:	230c      	movs	r3, #12
 800f51c:	f8ca 3000 	str.w	r3, [sl]
 800f520:	89a3      	ldrh	r3, [r4, #12]
 800f522:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f526:	81a3      	strh	r3, [r4, #12]
 800f528:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f52c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f530:	463a      	mov	r2, r7
 800f532:	6921      	ldr	r1, [r4, #16]
 800f534:	f7fd fe38 	bl	800d1a8 <memcpy>
 800f538:	89a3      	ldrh	r3, [r4, #12]
 800f53a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800f53e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f542:	81a3      	strh	r3, [r4, #12]
 800f544:	6126      	str	r6, [r4, #16]
 800f546:	6165      	str	r5, [r4, #20]
 800f548:	443e      	add	r6, r7
 800f54a:	1bed      	subs	r5, r5, r7
 800f54c:	6026      	str	r6, [r4, #0]
 800f54e:	60a5      	str	r5, [r4, #8]
 800f550:	464e      	mov	r6, r9
 800f552:	454e      	cmp	r6, r9
 800f554:	d900      	bls.n	800f558 <__ssputs_r+0x84>
 800f556:	464e      	mov	r6, r9
 800f558:	4632      	mov	r2, r6
 800f55a:	4641      	mov	r1, r8
 800f55c:	6820      	ldr	r0, [r4, #0]
 800f55e:	f000 fb07 	bl	800fb70 <memmove>
 800f562:	68a3      	ldr	r3, [r4, #8]
 800f564:	1b9b      	subs	r3, r3, r6
 800f566:	60a3      	str	r3, [r4, #8]
 800f568:	6823      	ldr	r3, [r4, #0]
 800f56a:	441e      	add	r6, r3
 800f56c:	6026      	str	r6, [r4, #0]
 800f56e:	2000      	movs	r0, #0
 800f570:	e7dc      	b.n	800f52c <__ssputs_r+0x58>
 800f572:	462a      	mov	r2, r5
 800f574:	f000 fb17 	bl	800fba6 <_realloc_r>
 800f578:	4606      	mov	r6, r0
 800f57a:	2800      	cmp	r0, #0
 800f57c:	d1e2      	bne.n	800f544 <__ssputs_r+0x70>
 800f57e:	6921      	ldr	r1, [r4, #16]
 800f580:	4650      	mov	r0, sl
 800f582:	f7ff feff 	bl	800f384 <_free_r>
 800f586:	e7c8      	b.n	800f51a <__ssputs_r+0x46>

0800f588 <_svfiprintf_r>:
 800f588:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f58c:	461d      	mov	r5, r3
 800f58e:	898b      	ldrh	r3, [r1, #12]
 800f590:	061f      	lsls	r7, r3, #24
 800f592:	b09d      	sub	sp, #116	; 0x74
 800f594:	4680      	mov	r8, r0
 800f596:	460c      	mov	r4, r1
 800f598:	4616      	mov	r6, r2
 800f59a:	d50f      	bpl.n	800f5bc <_svfiprintf_r+0x34>
 800f59c:	690b      	ldr	r3, [r1, #16]
 800f59e:	b96b      	cbnz	r3, 800f5bc <_svfiprintf_r+0x34>
 800f5a0:	2140      	movs	r1, #64	; 0x40
 800f5a2:	f7ff ff3d 	bl	800f420 <_malloc_r>
 800f5a6:	6020      	str	r0, [r4, #0]
 800f5a8:	6120      	str	r0, [r4, #16]
 800f5aa:	b928      	cbnz	r0, 800f5b8 <_svfiprintf_r+0x30>
 800f5ac:	230c      	movs	r3, #12
 800f5ae:	f8c8 3000 	str.w	r3, [r8]
 800f5b2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f5b6:	e0c8      	b.n	800f74a <_svfiprintf_r+0x1c2>
 800f5b8:	2340      	movs	r3, #64	; 0x40
 800f5ba:	6163      	str	r3, [r4, #20]
 800f5bc:	2300      	movs	r3, #0
 800f5be:	9309      	str	r3, [sp, #36]	; 0x24
 800f5c0:	2320      	movs	r3, #32
 800f5c2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f5c6:	2330      	movs	r3, #48	; 0x30
 800f5c8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f5cc:	9503      	str	r5, [sp, #12]
 800f5ce:	f04f 0b01 	mov.w	fp, #1
 800f5d2:	4637      	mov	r7, r6
 800f5d4:	463d      	mov	r5, r7
 800f5d6:	f815 3b01 	ldrb.w	r3, [r5], #1
 800f5da:	b10b      	cbz	r3, 800f5e0 <_svfiprintf_r+0x58>
 800f5dc:	2b25      	cmp	r3, #37	; 0x25
 800f5de:	d13e      	bne.n	800f65e <_svfiprintf_r+0xd6>
 800f5e0:	ebb7 0a06 	subs.w	sl, r7, r6
 800f5e4:	d00b      	beq.n	800f5fe <_svfiprintf_r+0x76>
 800f5e6:	4653      	mov	r3, sl
 800f5e8:	4632      	mov	r2, r6
 800f5ea:	4621      	mov	r1, r4
 800f5ec:	4640      	mov	r0, r8
 800f5ee:	f7ff ff71 	bl	800f4d4 <__ssputs_r>
 800f5f2:	3001      	adds	r0, #1
 800f5f4:	f000 80a4 	beq.w	800f740 <_svfiprintf_r+0x1b8>
 800f5f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f5fa:	4453      	add	r3, sl
 800f5fc:	9309      	str	r3, [sp, #36]	; 0x24
 800f5fe:	783b      	ldrb	r3, [r7, #0]
 800f600:	2b00      	cmp	r3, #0
 800f602:	f000 809d 	beq.w	800f740 <_svfiprintf_r+0x1b8>
 800f606:	2300      	movs	r3, #0
 800f608:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f60c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f610:	9304      	str	r3, [sp, #16]
 800f612:	9307      	str	r3, [sp, #28]
 800f614:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f618:	931a      	str	r3, [sp, #104]	; 0x68
 800f61a:	462f      	mov	r7, r5
 800f61c:	2205      	movs	r2, #5
 800f61e:	f817 1b01 	ldrb.w	r1, [r7], #1
 800f622:	4850      	ldr	r0, [pc, #320]	; (800f764 <_svfiprintf_r+0x1dc>)
 800f624:	f7f0 fddc 	bl	80001e0 <memchr>
 800f628:	9b04      	ldr	r3, [sp, #16]
 800f62a:	b9d0      	cbnz	r0, 800f662 <_svfiprintf_r+0xda>
 800f62c:	06d9      	lsls	r1, r3, #27
 800f62e:	bf44      	itt	mi
 800f630:	2220      	movmi	r2, #32
 800f632:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800f636:	071a      	lsls	r2, r3, #28
 800f638:	bf44      	itt	mi
 800f63a:	222b      	movmi	r2, #43	; 0x2b
 800f63c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800f640:	782a      	ldrb	r2, [r5, #0]
 800f642:	2a2a      	cmp	r2, #42	; 0x2a
 800f644:	d015      	beq.n	800f672 <_svfiprintf_r+0xea>
 800f646:	9a07      	ldr	r2, [sp, #28]
 800f648:	462f      	mov	r7, r5
 800f64a:	2000      	movs	r0, #0
 800f64c:	250a      	movs	r5, #10
 800f64e:	4639      	mov	r1, r7
 800f650:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f654:	3b30      	subs	r3, #48	; 0x30
 800f656:	2b09      	cmp	r3, #9
 800f658:	d94d      	bls.n	800f6f6 <_svfiprintf_r+0x16e>
 800f65a:	b1b8      	cbz	r0, 800f68c <_svfiprintf_r+0x104>
 800f65c:	e00f      	b.n	800f67e <_svfiprintf_r+0xf6>
 800f65e:	462f      	mov	r7, r5
 800f660:	e7b8      	b.n	800f5d4 <_svfiprintf_r+0x4c>
 800f662:	4a40      	ldr	r2, [pc, #256]	; (800f764 <_svfiprintf_r+0x1dc>)
 800f664:	1a80      	subs	r0, r0, r2
 800f666:	fa0b f000 	lsl.w	r0, fp, r0
 800f66a:	4318      	orrs	r0, r3
 800f66c:	9004      	str	r0, [sp, #16]
 800f66e:	463d      	mov	r5, r7
 800f670:	e7d3      	b.n	800f61a <_svfiprintf_r+0x92>
 800f672:	9a03      	ldr	r2, [sp, #12]
 800f674:	1d11      	adds	r1, r2, #4
 800f676:	6812      	ldr	r2, [r2, #0]
 800f678:	9103      	str	r1, [sp, #12]
 800f67a:	2a00      	cmp	r2, #0
 800f67c:	db01      	blt.n	800f682 <_svfiprintf_r+0xfa>
 800f67e:	9207      	str	r2, [sp, #28]
 800f680:	e004      	b.n	800f68c <_svfiprintf_r+0x104>
 800f682:	4252      	negs	r2, r2
 800f684:	f043 0302 	orr.w	r3, r3, #2
 800f688:	9207      	str	r2, [sp, #28]
 800f68a:	9304      	str	r3, [sp, #16]
 800f68c:	783b      	ldrb	r3, [r7, #0]
 800f68e:	2b2e      	cmp	r3, #46	; 0x2e
 800f690:	d10c      	bne.n	800f6ac <_svfiprintf_r+0x124>
 800f692:	787b      	ldrb	r3, [r7, #1]
 800f694:	2b2a      	cmp	r3, #42	; 0x2a
 800f696:	d133      	bne.n	800f700 <_svfiprintf_r+0x178>
 800f698:	9b03      	ldr	r3, [sp, #12]
 800f69a:	1d1a      	adds	r2, r3, #4
 800f69c:	681b      	ldr	r3, [r3, #0]
 800f69e:	9203      	str	r2, [sp, #12]
 800f6a0:	2b00      	cmp	r3, #0
 800f6a2:	bfb8      	it	lt
 800f6a4:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800f6a8:	3702      	adds	r7, #2
 800f6aa:	9305      	str	r3, [sp, #20]
 800f6ac:	4d2e      	ldr	r5, [pc, #184]	; (800f768 <_svfiprintf_r+0x1e0>)
 800f6ae:	7839      	ldrb	r1, [r7, #0]
 800f6b0:	2203      	movs	r2, #3
 800f6b2:	4628      	mov	r0, r5
 800f6b4:	f7f0 fd94 	bl	80001e0 <memchr>
 800f6b8:	b138      	cbz	r0, 800f6ca <_svfiprintf_r+0x142>
 800f6ba:	2340      	movs	r3, #64	; 0x40
 800f6bc:	1b40      	subs	r0, r0, r5
 800f6be:	fa03 f000 	lsl.w	r0, r3, r0
 800f6c2:	9b04      	ldr	r3, [sp, #16]
 800f6c4:	4303      	orrs	r3, r0
 800f6c6:	3701      	adds	r7, #1
 800f6c8:	9304      	str	r3, [sp, #16]
 800f6ca:	7839      	ldrb	r1, [r7, #0]
 800f6cc:	4827      	ldr	r0, [pc, #156]	; (800f76c <_svfiprintf_r+0x1e4>)
 800f6ce:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f6d2:	2206      	movs	r2, #6
 800f6d4:	1c7e      	adds	r6, r7, #1
 800f6d6:	f7f0 fd83 	bl	80001e0 <memchr>
 800f6da:	2800      	cmp	r0, #0
 800f6dc:	d038      	beq.n	800f750 <_svfiprintf_r+0x1c8>
 800f6de:	4b24      	ldr	r3, [pc, #144]	; (800f770 <_svfiprintf_r+0x1e8>)
 800f6e0:	bb13      	cbnz	r3, 800f728 <_svfiprintf_r+0x1a0>
 800f6e2:	9b03      	ldr	r3, [sp, #12]
 800f6e4:	3307      	adds	r3, #7
 800f6e6:	f023 0307 	bic.w	r3, r3, #7
 800f6ea:	3308      	adds	r3, #8
 800f6ec:	9303      	str	r3, [sp, #12]
 800f6ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f6f0:	444b      	add	r3, r9
 800f6f2:	9309      	str	r3, [sp, #36]	; 0x24
 800f6f4:	e76d      	b.n	800f5d2 <_svfiprintf_r+0x4a>
 800f6f6:	fb05 3202 	mla	r2, r5, r2, r3
 800f6fa:	2001      	movs	r0, #1
 800f6fc:	460f      	mov	r7, r1
 800f6fe:	e7a6      	b.n	800f64e <_svfiprintf_r+0xc6>
 800f700:	2300      	movs	r3, #0
 800f702:	3701      	adds	r7, #1
 800f704:	9305      	str	r3, [sp, #20]
 800f706:	4619      	mov	r1, r3
 800f708:	250a      	movs	r5, #10
 800f70a:	4638      	mov	r0, r7
 800f70c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f710:	3a30      	subs	r2, #48	; 0x30
 800f712:	2a09      	cmp	r2, #9
 800f714:	d903      	bls.n	800f71e <_svfiprintf_r+0x196>
 800f716:	2b00      	cmp	r3, #0
 800f718:	d0c8      	beq.n	800f6ac <_svfiprintf_r+0x124>
 800f71a:	9105      	str	r1, [sp, #20]
 800f71c:	e7c6      	b.n	800f6ac <_svfiprintf_r+0x124>
 800f71e:	fb05 2101 	mla	r1, r5, r1, r2
 800f722:	2301      	movs	r3, #1
 800f724:	4607      	mov	r7, r0
 800f726:	e7f0      	b.n	800f70a <_svfiprintf_r+0x182>
 800f728:	ab03      	add	r3, sp, #12
 800f72a:	9300      	str	r3, [sp, #0]
 800f72c:	4622      	mov	r2, r4
 800f72e:	4b11      	ldr	r3, [pc, #68]	; (800f774 <_svfiprintf_r+0x1ec>)
 800f730:	a904      	add	r1, sp, #16
 800f732:	4640      	mov	r0, r8
 800f734:	f7fd fde0 	bl	800d2f8 <_printf_float>
 800f738:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800f73c:	4681      	mov	r9, r0
 800f73e:	d1d6      	bne.n	800f6ee <_svfiprintf_r+0x166>
 800f740:	89a3      	ldrh	r3, [r4, #12]
 800f742:	065b      	lsls	r3, r3, #25
 800f744:	f53f af35 	bmi.w	800f5b2 <_svfiprintf_r+0x2a>
 800f748:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f74a:	b01d      	add	sp, #116	; 0x74
 800f74c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f750:	ab03      	add	r3, sp, #12
 800f752:	9300      	str	r3, [sp, #0]
 800f754:	4622      	mov	r2, r4
 800f756:	4b07      	ldr	r3, [pc, #28]	; (800f774 <_svfiprintf_r+0x1ec>)
 800f758:	a904      	add	r1, sp, #16
 800f75a:	4640      	mov	r0, r8
 800f75c:	f7fe f882 	bl	800d864 <_printf_i>
 800f760:	e7ea      	b.n	800f738 <_svfiprintf_r+0x1b0>
 800f762:	bf00      	nop
 800f764:	0801028c 	.word	0x0801028c
 800f768:	08010292 	.word	0x08010292
 800f76c:	08010296 	.word	0x08010296
 800f770:	0800d2f9 	.word	0x0800d2f9
 800f774:	0800f4d5 	.word	0x0800f4d5

0800f778 <__sfputc_r>:
 800f778:	6893      	ldr	r3, [r2, #8]
 800f77a:	3b01      	subs	r3, #1
 800f77c:	2b00      	cmp	r3, #0
 800f77e:	b410      	push	{r4}
 800f780:	6093      	str	r3, [r2, #8]
 800f782:	da08      	bge.n	800f796 <__sfputc_r+0x1e>
 800f784:	6994      	ldr	r4, [r2, #24]
 800f786:	42a3      	cmp	r3, r4
 800f788:	db01      	blt.n	800f78e <__sfputc_r+0x16>
 800f78a:	290a      	cmp	r1, #10
 800f78c:	d103      	bne.n	800f796 <__sfputc_r+0x1e>
 800f78e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f792:	f7fe ba15 	b.w	800dbc0 <__swbuf_r>
 800f796:	6813      	ldr	r3, [r2, #0]
 800f798:	1c58      	adds	r0, r3, #1
 800f79a:	6010      	str	r0, [r2, #0]
 800f79c:	7019      	strb	r1, [r3, #0]
 800f79e:	4608      	mov	r0, r1
 800f7a0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f7a4:	4770      	bx	lr

0800f7a6 <__sfputs_r>:
 800f7a6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f7a8:	4606      	mov	r6, r0
 800f7aa:	460f      	mov	r7, r1
 800f7ac:	4614      	mov	r4, r2
 800f7ae:	18d5      	adds	r5, r2, r3
 800f7b0:	42ac      	cmp	r4, r5
 800f7b2:	d101      	bne.n	800f7b8 <__sfputs_r+0x12>
 800f7b4:	2000      	movs	r0, #0
 800f7b6:	e007      	b.n	800f7c8 <__sfputs_r+0x22>
 800f7b8:	463a      	mov	r2, r7
 800f7ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f7be:	4630      	mov	r0, r6
 800f7c0:	f7ff ffda 	bl	800f778 <__sfputc_r>
 800f7c4:	1c43      	adds	r3, r0, #1
 800f7c6:	d1f3      	bne.n	800f7b0 <__sfputs_r+0xa>
 800f7c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f7cc <_vfiprintf_r>:
 800f7cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f7d0:	460c      	mov	r4, r1
 800f7d2:	b09d      	sub	sp, #116	; 0x74
 800f7d4:	4617      	mov	r7, r2
 800f7d6:	461d      	mov	r5, r3
 800f7d8:	4606      	mov	r6, r0
 800f7da:	b118      	cbz	r0, 800f7e4 <_vfiprintf_r+0x18>
 800f7dc:	6983      	ldr	r3, [r0, #24]
 800f7de:	b90b      	cbnz	r3, 800f7e4 <_vfiprintf_r+0x18>
 800f7e0:	f7ff f9e2 	bl	800eba8 <__sinit>
 800f7e4:	4b7c      	ldr	r3, [pc, #496]	; (800f9d8 <_vfiprintf_r+0x20c>)
 800f7e6:	429c      	cmp	r4, r3
 800f7e8:	d158      	bne.n	800f89c <_vfiprintf_r+0xd0>
 800f7ea:	6874      	ldr	r4, [r6, #4]
 800f7ec:	89a3      	ldrh	r3, [r4, #12]
 800f7ee:	0718      	lsls	r0, r3, #28
 800f7f0:	d55e      	bpl.n	800f8b0 <_vfiprintf_r+0xe4>
 800f7f2:	6923      	ldr	r3, [r4, #16]
 800f7f4:	2b00      	cmp	r3, #0
 800f7f6:	d05b      	beq.n	800f8b0 <_vfiprintf_r+0xe4>
 800f7f8:	2300      	movs	r3, #0
 800f7fa:	9309      	str	r3, [sp, #36]	; 0x24
 800f7fc:	2320      	movs	r3, #32
 800f7fe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f802:	2330      	movs	r3, #48	; 0x30
 800f804:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f808:	9503      	str	r5, [sp, #12]
 800f80a:	f04f 0b01 	mov.w	fp, #1
 800f80e:	46b8      	mov	r8, r7
 800f810:	4645      	mov	r5, r8
 800f812:	f815 3b01 	ldrb.w	r3, [r5], #1
 800f816:	b10b      	cbz	r3, 800f81c <_vfiprintf_r+0x50>
 800f818:	2b25      	cmp	r3, #37	; 0x25
 800f81a:	d154      	bne.n	800f8c6 <_vfiprintf_r+0xfa>
 800f81c:	ebb8 0a07 	subs.w	sl, r8, r7
 800f820:	d00b      	beq.n	800f83a <_vfiprintf_r+0x6e>
 800f822:	4653      	mov	r3, sl
 800f824:	463a      	mov	r2, r7
 800f826:	4621      	mov	r1, r4
 800f828:	4630      	mov	r0, r6
 800f82a:	f7ff ffbc 	bl	800f7a6 <__sfputs_r>
 800f82e:	3001      	adds	r0, #1
 800f830:	f000 80c2 	beq.w	800f9b8 <_vfiprintf_r+0x1ec>
 800f834:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f836:	4453      	add	r3, sl
 800f838:	9309      	str	r3, [sp, #36]	; 0x24
 800f83a:	f898 3000 	ldrb.w	r3, [r8]
 800f83e:	2b00      	cmp	r3, #0
 800f840:	f000 80ba 	beq.w	800f9b8 <_vfiprintf_r+0x1ec>
 800f844:	2300      	movs	r3, #0
 800f846:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f84a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f84e:	9304      	str	r3, [sp, #16]
 800f850:	9307      	str	r3, [sp, #28]
 800f852:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f856:	931a      	str	r3, [sp, #104]	; 0x68
 800f858:	46a8      	mov	r8, r5
 800f85a:	2205      	movs	r2, #5
 800f85c:	f818 1b01 	ldrb.w	r1, [r8], #1
 800f860:	485e      	ldr	r0, [pc, #376]	; (800f9dc <_vfiprintf_r+0x210>)
 800f862:	f7f0 fcbd 	bl	80001e0 <memchr>
 800f866:	9b04      	ldr	r3, [sp, #16]
 800f868:	bb78      	cbnz	r0, 800f8ca <_vfiprintf_r+0xfe>
 800f86a:	06d9      	lsls	r1, r3, #27
 800f86c:	bf44      	itt	mi
 800f86e:	2220      	movmi	r2, #32
 800f870:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800f874:	071a      	lsls	r2, r3, #28
 800f876:	bf44      	itt	mi
 800f878:	222b      	movmi	r2, #43	; 0x2b
 800f87a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800f87e:	782a      	ldrb	r2, [r5, #0]
 800f880:	2a2a      	cmp	r2, #42	; 0x2a
 800f882:	d02a      	beq.n	800f8da <_vfiprintf_r+0x10e>
 800f884:	9a07      	ldr	r2, [sp, #28]
 800f886:	46a8      	mov	r8, r5
 800f888:	2000      	movs	r0, #0
 800f88a:	250a      	movs	r5, #10
 800f88c:	4641      	mov	r1, r8
 800f88e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f892:	3b30      	subs	r3, #48	; 0x30
 800f894:	2b09      	cmp	r3, #9
 800f896:	d969      	bls.n	800f96c <_vfiprintf_r+0x1a0>
 800f898:	b360      	cbz	r0, 800f8f4 <_vfiprintf_r+0x128>
 800f89a:	e024      	b.n	800f8e6 <_vfiprintf_r+0x11a>
 800f89c:	4b50      	ldr	r3, [pc, #320]	; (800f9e0 <_vfiprintf_r+0x214>)
 800f89e:	429c      	cmp	r4, r3
 800f8a0:	d101      	bne.n	800f8a6 <_vfiprintf_r+0xda>
 800f8a2:	68b4      	ldr	r4, [r6, #8]
 800f8a4:	e7a2      	b.n	800f7ec <_vfiprintf_r+0x20>
 800f8a6:	4b4f      	ldr	r3, [pc, #316]	; (800f9e4 <_vfiprintf_r+0x218>)
 800f8a8:	429c      	cmp	r4, r3
 800f8aa:	bf08      	it	eq
 800f8ac:	68f4      	ldreq	r4, [r6, #12]
 800f8ae:	e79d      	b.n	800f7ec <_vfiprintf_r+0x20>
 800f8b0:	4621      	mov	r1, r4
 800f8b2:	4630      	mov	r0, r6
 800f8b4:	f7fe f9d6 	bl	800dc64 <__swsetup_r>
 800f8b8:	2800      	cmp	r0, #0
 800f8ba:	d09d      	beq.n	800f7f8 <_vfiprintf_r+0x2c>
 800f8bc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f8c0:	b01d      	add	sp, #116	; 0x74
 800f8c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f8c6:	46a8      	mov	r8, r5
 800f8c8:	e7a2      	b.n	800f810 <_vfiprintf_r+0x44>
 800f8ca:	4a44      	ldr	r2, [pc, #272]	; (800f9dc <_vfiprintf_r+0x210>)
 800f8cc:	1a80      	subs	r0, r0, r2
 800f8ce:	fa0b f000 	lsl.w	r0, fp, r0
 800f8d2:	4318      	orrs	r0, r3
 800f8d4:	9004      	str	r0, [sp, #16]
 800f8d6:	4645      	mov	r5, r8
 800f8d8:	e7be      	b.n	800f858 <_vfiprintf_r+0x8c>
 800f8da:	9a03      	ldr	r2, [sp, #12]
 800f8dc:	1d11      	adds	r1, r2, #4
 800f8de:	6812      	ldr	r2, [r2, #0]
 800f8e0:	9103      	str	r1, [sp, #12]
 800f8e2:	2a00      	cmp	r2, #0
 800f8e4:	db01      	blt.n	800f8ea <_vfiprintf_r+0x11e>
 800f8e6:	9207      	str	r2, [sp, #28]
 800f8e8:	e004      	b.n	800f8f4 <_vfiprintf_r+0x128>
 800f8ea:	4252      	negs	r2, r2
 800f8ec:	f043 0302 	orr.w	r3, r3, #2
 800f8f0:	9207      	str	r2, [sp, #28]
 800f8f2:	9304      	str	r3, [sp, #16]
 800f8f4:	f898 3000 	ldrb.w	r3, [r8]
 800f8f8:	2b2e      	cmp	r3, #46	; 0x2e
 800f8fa:	d10e      	bne.n	800f91a <_vfiprintf_r+0x14e>
 800f8fc:	f898 3001 	ldrb.w	r3, [r8, #1]
 800f900:	2b2a      	cmp	r3, #42	; 0x2a
 800f902:	d138      	bne.n	800f976 <_vfiprintf_r+0x1aa>
 800f904:	9b03      	ldr	r3, [sp, #12]
 800f906:	1d1a      	adds	r2, r3, #4
 800f908:	681b      	ldr	r3, [r3, #0]
 800f90a:	9203      	str	r2, [sp, #12]
 800f90c:	2b00      	cmp	r3, #0
 800f90e:	bfb8      	it	lt
 800f910:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800f914:	f108 0802 	add.w	r8, r8, #2
 800f918:	9305      	str	r3, [sp, #20]
 800f91a:	4d33      	ldr	r5, [pc, #204]	; (800f9e8 <_vfiprintf_r+0x21c>)
 800f91c:	f898 1000 	ldrb.w	r1, [r8]
 800f920:	2203      	movs	r2, #3
 800f922:	4628      	mov	r0, r5
 800f924:	f7f0 fc5c 	bl	80001e0 <memchr>
 800f928:	b140      	cbz	r0, 800f93c <_vfiprintf_r+0x170>
 800f92a:	2340      	movs	r3, #64	; 0x40
 800f92c:	1b40      	subs	r0, r0, r5
 800f92e:	fa03 f000 	lsl.w	r0, r3, r0
 800f932:	9b04      	ldr	r3, [sp, #16]
 800f934:	4303      	orrs	r3, r0
 800f936:	f108 0801 	add.w	r8, r8, #1
 800f93a:	9304      	str	r3, [sp, #16]
 800f93c:	f898 1000 	ldrb.w	r1, [r8]
 800f940:	482a      	ldr	r0, [pc, #168]	; (800f9ec <_vfiprintf_r+0x220>)
 800f942:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f946:	2206      	movs	r2, #6
 800f948:	f108 0701 	add.w	r7, r8, #1
 800f94c:	f7f0 fc48 	bl	80001e0 <memchr>
 800f950:	2800      	cmp	r0, #0
 800f952:	d037      	beq.n	800f9c4 <_vfiprintf_r+0x1f8>
 800f954:	4b26      	ldr	r3, [pc, #152]	; (800f9f0 <_vfiprintf_r+0x224>)
 800f956:	bb1b      	cbnz	r3, 800f9a0 <_vfiprintf_r+0x1d4>
 800f958:	9b03      	ldr	r3, [sp, #12]
 800f95a:	3307      	adds	r3, #7
 800f95c:	f023 0307 	bic.w	r3, r3, #7
 800f960:	3308      	adds	r3, #8
 800f962:	9303      	str	r3, [sp, #12]
 800f964:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f966:	444b      	add	r3, r9
 800f968:	9309      	str	r3, [sp, #36]	; 0x24
 800f96a:	e750      	b.n	800f80e <_vfiprintf_r+0x42>
 800f96c:	fb05 3202 	mla	r2, r5, r2, r3
 800f970:	2001      	movs	r0, #1
 800f972:	4688      	mov	r8, r1
 800f974:	e78a      	b.n	800f88c <_vfiprintf_r+0xc0>
 800f976:	2300      	movs	r3, #0
 800f978:	f108 0801 	add.w	r8, r8, #1
 800f97c:	9305      	str	r3, [sp, #20]
 800f97e:	4619      	mov	r1, r3
 800f980:	250a      	movs	r5, #10
 800f982:	4640      	mov	r0, r8
 800f984:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f988:	3a30      	subs	r2, #48	; 0x30
 800f98a:	2a09      	cmp	r2, #9
 800f98c:	d903      	bls.n	800f996 <_vfiprintf_r+0x1ca>
 800f98e:	2b00      	cmp	r3, #0
 800f990:	d0c3      	beq.n	800f91a <_vfiprintf_r+0x14e>
 800f992:	9105      	str	r1, [sp, #20]
 800f994:	e7c1      	b.n	800f91a <_vfiprintf_r+0x14e>
 800f996:	fb05 2101 	mla	r1, r5, r1, r2
 800f99a:	2301      	movs	r3, #1
 800f99c:	4680      	mov	r8, r0
 800f99e:	e7f0      	b.n	800f982 <_vfiprintf_r+0x1b6>
 800f9a0:	ab03      	add	r3, sp, #12
 800f9a2:	9300      	str	r3, [sp, #0]
 800f9a4:	4622      	mov	r2, r4
 800f9a6:	4b13      	ldr	r3, [pc, #76]	; (800f9f4 <_vfiprintf_r+0x228>)
 800f9a8:	a904      	add	r1, sp, #16
 800f9aa:	4630      	mov	r0, r6
 800f9ac:	f7fd fca4 	bl	800d2f8 <_printf_float>
 800f9b0:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800f9b4:	4681      	mov	r9, r0
 800f9b6:	d1d5      	bne.n	800f964 <_vfiprintf_r+0x198>
 800f9b8:	89a3      	ldrh	r3, [r4, #12]
 800f9ba:	065b      	lsls	r3, r3, #25
 800f9bc:	f53f af7e 	bmi.w	800f8bc <_vfiprintf_r+0xf0>
 800f9c0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f9c2:	e77d      	b.n	800f8c0 <_vfiprintf_r+0xf4>
 800f9c4:	ab03      	add	r3, sp, #12
 800f9c6:	9300      	str	r3, [sp, #0]
 800f9c8:	4622      	mov	r2, r4
 800f9ca:	4b0a      	ldr	r3, [pc, #40]	; (800f9f4 <_vfiprintf_r+0x228>)
 800f9cc:	a904      	add	r1, sp, #16
 800f9ce:	4630      	mov	r0, r6
 800f9d0:	f7fd ff48 	bl	800d864 <_printf_i>
 800f9d4:	e7ec      	b.n	800f9b0 <_vfiprintf_r+0x1e4>
 800f9d6:	bf00      	nop
 800f9d8:	08010150 	.word	0x08010150
 800f9dc:	0801028c 	.word	0x0801028c
 800f9e0:	08010170 	.word	0x08010170
 800f9e4:	08010130 	.word	0x08010130
 800f9e8:	08010292 	.word	0x08010292
 800f9ec:	08010296 	.word	0x08010296
 800f9f0:	0800d2f9 	.word	0x0800d2f9
 800f9f4:	0800f7a7 	.word	0x0800f7a7

0800f9f8 <_sbrk_r>:
 800f9f8:	b538      	push	{r3, r4, r5, lr}
 800f9fa:	4c06      	ldr	r4, [pc, #24]	; (800fa14 <_sbrk_r+0x1c>)
 800f9fc:	2300      	movs	r3, #0
 800f9fe:	4605      	mov	r5, r0
 800fa00:	4608      	mov	r0, r1
 800fa02:	6023      	str	r3, [r4, #0]
 800fa04:	f7f3 f8d6 	bl	8002bb4 <_sbrk>
 800fa08:	1c43      	adds	r3, r0, #1
 800fa0a:	d102      	bne.n	800fa12 <_sbrk_r+0x1a>
 800fa0c:	6823      	ldr	r3, [r4, #0]
 800fa0e:	b103      	cbz	r3, 800fa12 <_sbrk_r+0x1a>
 800fa10:	602b      	str	r3, [r5, #0]
 800fa12:	bd38      	pop	{r3, r4, r5, pc}
 800fa14:	20005cf4 	.word	0x20005cf4

0800fa18 <__sread>:
 800fa18:	b510      	push	{r4, lr}
 800fa1a:	460c      	mov	r4, r1
 800fa1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fa20:	f000 f8e8 	bl	800fbf4 <_read_r>
 800fa24:	2800      	cmp	r0, #0
 800fa26:	bfab      	itete	ge
 800fa28:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800fa2a:	89a3      	ldrhlt	r3, [r4, #12]
 800fa2c:	181b      	addge	r3, r3, r0
 800fa2e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800fa32:	bfac      	ite	ge
 800fa34:	6563      	strge	r3, [r4, #84]	; 0x54
 800fa36:	81a3      	strhlt	r3, [r4, #12]
 800fa38:	bd10      	pop	{r4, pc}

0800fa3a <__swrite>:
 800fa3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fa3e:	461f      	mov	r7, r3
 800fa40:	898b      	ldrh	r3, [r1, #12]
 800fa42:	05db      	lsls	r3, r3, #23
 800fa44:	4605      	mov	r5, r0
 800fa46:	460c      	mov	r4, r1
 800fa48:	4616      	mov	r6, r2
 800fa4a:	d505      	bpl.n	800fa58 <__swrite+0x1e>
 800fa4c:	2302      	movs	r3, #2
 800fa4e:	2200      	movs	r2, #0
 800fa50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fa54:	f000 f868 	bl	800fb28 <_lseek_r>
 800fa58:	89a3      	ldrh	r3, [r4, #12]
 800fa5a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fa5e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800fa62:	81a3      	strh	r3, [r4, #12]
 800fa64:	4632      	mov	r2, r6
 800fa66:	463b      	mov	r3, r7
 800fa68:	4628      	mov	r0, r5
 800fa6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fa6e:	f000 b817 	b.w	800faa0 <_write_r>

0800fa72 <__sseek>:
 800fa72:	b510      	push	{r4, lr}
 800fa74:	460c      	mov	r4, r1
 800fa76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fa7a:	f000 f855 	bl	800fb28 <_lseek_r>
 800fa7e:	1c43      	adds	r3, r0, #1
 800fa80:	89a3      	ldrh	r3, [r4, #12]
 800fa82:	bf15      	itete	ne
 800fa84:	6560      	strne	r0, [r4, #84]	; 0x54
 800fa86:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800fa8a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800fa8e:	81a3      	strheq	r3, [r4, #12]
 800fa90:	bf18      	it	ne
 800fa92:	81a3      	strhne	r3, [r4, #12]
 800fa94:	bd10      	pop	{r4, pc}

0800fa96 <__sclose>:
 800fa96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fa9a:	f000 b813 	b.w	800fac4 <_close_r>
	...

0800faa0 <_write_r>:
 800faa0:	b538      	push	{r3, r4, r5, lr}
 800faa2:	4c07      	ldr	r4, [pc, #28]	; (800fac0 <_write_r+0x20>)
 800faa4:	4605      	mov	r5, r0
 800faa6:	4608      	mov	r0, r1
 800faa8:	4611      	mov	r1, r2
 800faaa:	2200      	movs	r2, #0
 800faac:	6022      	str	r2, [r4, #0]
 800faae:	461a      	mov	r2, r3
 800fab0:	f7f3 f830 	bl	8002b14 <_write>
 800fab4:	1c43      	adds	r3, r0, #1
 800fab6:	d102      	bne.n	800fabe <_write_r+0x1e>
 800fab8:	6823      	ldr	r3, [r4, #0]
 800faba:	b103      	cbz	r3, 800fabe <_write_r+0x1e>
 800fabc:	602b      	str	r3, [r5, #0]
 800fabe:	bd38      	pop	{r3, r4, r5, pc}
 800fac0:	20005cf4 	.word	0x20005cf4

0800fac4 <_close_r>:
 800fac4:	b538      	push	{r3, r4, r5, lr}
 800fac6:	4c06      	ldr	r4, [pc, #24]	; (800fae0 <_close_r+0x1c>)
 800fac8:	2300      	movs	r3, #0
 800faca:	4605      	mov	r5, r0
 800facc:	4608      	mov	r0, r1
 800face:	6023      	str	r3, [r4, #0]
 800fad0:	f7f3 f83c 	bl	8002b4c <_close>
 800fad4:	1c43      	adds	r3, r0, #1
 800fad6:	d102      	bne.n	800fade <_close_r+0x1a>
 800fad8:	6823      	ldr	r3, [r4, #0]
 800fada:	b103      	cbz	r3, 800fade <_close_r+0x1a>
 800fadc:	602b      	str	r3, [r5, #0]
 800fade:	bd38      	pop	{r3, r4, r5, pc}
 800fae0:	20005cf4 	.word	0x20005cf4

0800fae4 <_fstat_r>:
 800fae4:	b538      	push	{r3, r4, r5, lr}
 800fae6:	4c07      	ldr	r4, [pc, #28]	; (800fb04 <_fstat_r+0x20>)
 800fae8:	2300      	movs	r3, #0
 800faea:	4605      	mov	r5, r0
 800faec:	4608      	mov	r0, r1
 800faee:	4611      	mov	r1, r2
 800faf0:	6023      	str	r3, [r4, #0]
 800faf2:	f7f3 f837 	bl	8002b64 <_fstat>
 800faf6:	1c43      	adds	r3, r0, #1
 800faf8:	d102      	bne.n	800fb00 <_fstat_r+0x1c>
 800fafa:	6823      	ldr	r3, [r4, #0]
 800fafc:	b103      	cbz	r3, 800fb00 <_fstat_r+0x1c>
 800fafe:	602b      	str	r3, [r5, #0]
 800fb00:	bd38      	pop	{r3, r4, r5, pc}
 800fb02:	bf00      	nop
 800fb04:	20005cf4 	.word	0x20005cf4

0800fb08 <_isatty_r>:
 800fb08:	b538      	push	{r3, r4, r5, lr}
 800fb0a:	4c06      	ldr	r4, [pc, #24]	; (800fb24 <_isatty_r+0x1c>)
 800fb0c:	2300      	movs	r3, #0
 800fb0e:	4605      	mov	r5, r0
 800fb10:	4608      	mov	r0, r1
 800fb12:	6023      	str	r3, [r4, #0]
 800fb14:	f7f3 f836 	bl	8002b84 <_isatty>
 800fb18:	1c43      	adds	r3, r0, #1
 800fb1a:	d102      	bne.n	800fb22 <_isatty_r+0x1a>
 800fb1c:	6823      	ldr	r3, [r4, #0]
 800fb1e:	b103      	cbz	r3, 800fb22 <_isatty_r+0x1a>
 800fb20:	602b      	str	r3, [r5, #0]
 800fb22:	bd38      	pop	{r3, r4, r5, pc}
 800fb24:	20005cf4 	.word	0x20005cf4

0800fb28 <_lseek_r>:
 800fb28:	b538      	push	{r3, r4, r5, lr}
 800fb2a:	4c07      	ldr	r4, [pc, #28]	; (800fb48 <_lseek_r+0x20>)
 800fb2c:	4605      	mov	r5, r0
 800fb2e:	4608      	mov	r0, r1
 800fb30:	4611      	mov	r1, r2
 800fb32:	2200      	movs	r2, #0
 800fb34:	6022      	str	r2, [r4, #0]
 800fb36:	461a      	mov	r2, r3
 800fb38:	f7f3 f82f 	bl	8002b9a <_lseek>
 800fb3c:	1c43      	adds	r3, r0, #1
 800fb3e:	d102      	bne.n	800fb46 <_lseek_r+0x1e>
 800fb40:	6823      	ldr	r3, [r4, #0]
 800fb42:	b103      	cbz	r3, 800fb46 <_lseek_r+0x1e>
 800fb44:	602b      	str	r3, [r5, #0]
 800fb46:	bd38      	pop	{r3, r4, r5, pc}
 800fb48:	20005cf4 	.word	0x20005cf4

0800fb4c <__ascii_mbtowc>:
 800fb4c:	b082      	sub	sp, #8
 800fb4e:	b901      	cbnz	r1, 800fb52 <__ascii_mbtowc+0x6>
 800fb50:	a901      	add	r1, sp, #4
 800fb52:	b142      	cbz	r2, 800fb66 <__ascii_mbtowc+0x1a>
 800fb54:	b14b      	cbz	r3, 800fb6a <__ascii_mbtowc+0x1e>
 800fb56:	7813      	ldrb	r3, [r2, #0]
 800fb58:	600b      	str	r3, [r1, #0]
 800fb5a:	7812      	ldrb	r2, [r2, #0]
 800fb5c:	1c10      	adds	r0, r2, #0
 800fb5e:	bf18      	it	ne
 800fb60:	2001      	movne	r0, #1
 800fb62:	b002      	add	sp, #8
 800fb64:	4770      	bx	lr
 800fb66:	4610      	mov	r0, r2
 800fb68:	e7fb      	b.n	800fb62 <__ascii_mbtowc+0x16>
 800fb6a:	f06f 0001 	mvn.w	r0, #1
 800fb6e:	e7f8      	b.n	800fb62 <__ascii_mbtowc+0x16>

0800fb70 <memmove>:
 800fb70:	4288      	cmp	r0, r1
 800fb72:	b510      	push	{r4, lr}
 800fb74:	eb01 0302 	add.w	r3, r1, r2
 800fb78:	d807      	bhi.n	800fb8a <memmove+0x1a>
 800fb7a:	1e42      	subs	r2, r0, #1
 800fb7c:	4299      	cmp	r1, r3
 800fb7e:	d00a      	beq.n	800fb96 <memmove+0x26>
 800fb80:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fb84:	f802 4f01 	strb.w	r4, [r2, #1]!
 800fb88:	e7f8      	b.n	800fb7c <memmove+0xc>
 800fb8a:	4283      	cmp	r3, r0
 800fb8c:	d9f5      	bls.n	800fb7a <memmove+0xa>
 800fb8e:	1881      	adds	r1, r0, r2
 800fb90:	1ad2      	subs	r2, r2, r3
 800fb92:	42d3      	cmn	r3, r2
 800fb94:	d100      	bne.n	800fb98 <memmove+0x28>
 800fb96:	bd10      	pop	{r4, pc}
 800fb98:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800fb9c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800fba0:	e7f7      	b.n	800fb92 <memmove+0x22>

0800fba2 <__malloc_lock>:
 800fba2:	4770      	bx	lr

0800fba4 <__malloc_unlock>:
 800fba4:	4770      	bx	lr

0800fba6 <_realloc_r>:
 800fba6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fba8:	4607      	mov	r7, r0
 800fbaa:	4614      	mov	r4, r2
 800fbac:	460e      	mov	r6, r1
 800fbae:	b921      	cbnz	r1, 800fbba <_realloc_r+0x14>
 800fbb0:	4611      	mov	r1, r2
 800fbb2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800fbb6:	f7ff bc33 	b.w	800f420 <_malloc_r>
 800fbba:	b922      	cbnz	r2, 800fbc6 <_realloc_r+0x20>
 800fbbc:	f7ff fbe2 	bl	800f384 <_free_r>
 800fbc0:	4625      	mov	r5, r4
 800fbc2:	4628      	mov	r0, r5
 800fbc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fbc6:	f000 f834 	bl	800fc32 <_malloc_usable_size_r>
 800fbca:	42a0      	cmp	r0, r4
 800fbcc:	d20f      	bcs.n	800fbee <_realloc_r+0x48>
 800fbce:	4621      	mov	r1, r4
 800fbd0:	4638      	mov	r0, r7
 800fbd2:	f7ff fc25 	bl	800f420 <_malloc_r>
 800fbd6:	4605      	mov	r5, r0
 800fbd8:	2800      	cmp	r0, #0
 800fbda:	d0f2      	beq.n	800fbc2 <_realloc_r+0x1c>
 800fbdc:	4631      	mov	r1, r6
 800fbde:	4622      	mov	r2, r4
 800fbe0:	f7fd fae2 	bl	800d1a8 <memcpy>
 800fbe4:	4631      	mov	r1, r6
 800fbe6:	4638      	mov	r0, r7
 800fbe8:	f7ff fbcc 	bl	800f384 <_free_r>
 800fbec:	e7e9      	b.n	800fbc2 <_realloc_r+0x1c>
 800fbee:	4635      	mov	r5, r6
 800fbf0:	e7e7      	b.n	800fbc2 <_realloc_r+0x1c>
	...

0800fbf4 <_read_r>:
 800fbf4:	b538      	push	{r3, r4, r5, lr}
 800fbf6:	4c07      	ldr	r4, [pc, #28]	; (800fc14 <_read_r+0x20>)
 800fbf8:	4605      	mov	r5, r0
 800fbfa:	4608      	mov	r0, r1
 800fbfc:	4611      	mov	r1, r2
 800fbfe:	2200      	movs	r2, #0
 800fc00:	6022      	str	r2, [r4, #0]
 800fc02:	461a      	mov	r2, r3
 800fc04:	f7f2 ff69 	bl	8002ada <_read>
 800fc08:	1c43      	adds	r3, r0, #1
 800fc0a:	d102      	bne.n	800fc12 <_read_r+0x1e>
 800fc0c:	6823      	ldr	r3, [r4, #0]
 800fc0e:	b103      	cbz	r3, 800fc12 <_read_r+0x1e>
 800fc10:	602b      	str	r3, [r5, #0]
 800fc12:	bd38      	pop	{r3, r4, r5, pc}
 800fc14:	20005cf4 	.word	0x20005cf4

0800fc18 <__ascii_wctomb>:
 800fc18:	b149      	cbz	r1, 800fc2e <__ascii_wctomb+0x16>
 800fc1a:	2aff      	cmp	r2, #255	; 0xff
 800fc1c:	bf85      	ittet	hi
 800fc1e:	238a      	movhi	r3, #138	; 0x8a
 800fc20:	6003      	strhi	r3, [r0, #0]
 800fc22:	700a      	strbls	r2, [r1, #0]
 800fc24:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800fc28:	bf98      	it	ls
 800fc2a:	2001      	movls	r0, #1
 800fc2c:	4770      	bx	lr
 800fc2e:	4608      	mov	r0, r1
 800fc30:	4770      	bx	lr

0800fc32 <_malloc_usable_size_r>:
 800fc32:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fc36:	1f18      	subs	r0, r3, #4
 800fc38:	2b00      	cmp	r3, #0
 800fc3a:	bfbc      	itt	lt
 800fc3c:	580b      	ldrlt	r3, [r1, r0]
 800fc3e:	18c0      	addlt	r0, r0, r3
 800fc40:	4770      	bx	lr
	...

0800fc44 <_init>:
 800fc44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fc46:	bf00      	nop
 800fc48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fc4a:	bc08      	pop	{r3}
 800fc4c:	469e      	mov	lr, r3
 800fc4e:	4770      	bx	lr

0800fc50 <_fini>:
 800fc50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fc52:	bf00      	nop
 800fc54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fc56:	bc08      	pop	{r3}
 800fc58:	469e      	mov	lr, r3
 800fc5a:	4770      	bx	lr
