Timing Violation Report Min Delay Analysis

SmartTime Version v11.8
Microsemi Corporation - Microsemi Libero Software Release v11.8 (Version 11.8.0.26)
Date: Tue Jul 04 12:32:46 2017


Design: PROC_SUBSYSTEM
Family: SmartFusion2
Die: M2S150
Package: 1152 FC
Temperature Range: 0 - 85 C
Voltage Range: 1.14 - 1.26 V
Speed Grade: STD
Design State: Post-Layout
Data source: Production
Min Operating Conditions: BEST - 1.26 V - 0 C
Max Operating Conditions: WORST - 1.14 V - 85 C
Scenario for Timing Analysis: timing_analysis


Path 1
  From:                        CORERISCV_AXI4_0/debugBusRespFifo/genblk2.wrAddrGrayReg_sync[1]:CLK
  To:                          CORERISCV_AXI4_0/debugBusRespFifo/genblk2.wrAddrGrayReg_r[1]:D
  Delay (ns):                  0.312                                                                           
  Slack (ns):                  -0.420                                                                          
  Arrival (ns):                6.195                                                                           
  Required (ns):               6.615                                                                           

Path 2
  From:                        CORERISCV_AXI4_0/debugBusReqFifo/genblk2.rdAddrGrayReg_sync[0]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.rdAddrGrayReg_w[0]:D
  Delay (ns):                  0.317                                                                           
  Slack (ns):                  -0.400                                                                          
  Arrival (ns):                6.365                                                                           
  Required (ns):               6.765                                                                           

Path 3
  From:                        CORERISCV_AXI4_0/debugBusReqFifo/genblk2.rdAddrGrayReg_sync[1]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.rdAddrGrayReg_w[1]:D
  Delay (ns):                  0.311                                                                           
  Slack (ns):                  -0.394                                                                          
  Arrival (ns):                6.365                                                                           
  Required (ns):               6.759                                                                           

Path 4
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/downgradeOpReg_ret_6[0]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/downgradeOpReg_ret_3:D
  Delay (ns):                  0.373                                                                           
  Slack (ns):                  -0.352                                                                          
  Arrival (ns):                6.266                                                                           
  Required (ns):               6.618                                                                           

Path 5
  From:                        CORERISCV_AXI4_0/debugBusRespFifo/genblk2.wrAddrGrayReg_sync[0]:CLK
  To:                          CORERISCV_AXI4_0/debugBusRespFifo/genblk2.wrAddrGrayReg_r[0]:D
  Delay (ns):                  0.401                                                                           
  Slack (ns):                  -0.330                                                                          
  Arrival (ns):                6.277                                                                           
  Required (ns):               6.607                                                                           

Path 6
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_41:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[1]:D
  Delay (ns):                  0.411                                                                           
  Slack (ns):                  -0.321                                                                          
  Arrival (ns):                6.321                                                                           
  Required (ns):               6.642                                                                           

Path 7
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[25]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[24]:D
  Delay (ns):                  0.415                                                                           
  Slack (ns):                  -0.321                                                                          
  Arrival (ns):                6.296                                                                           
  Required (ns):               6.617                                                                           

Path 8
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_78[3]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[38]:D
  Delay (ns):                  0.422                                                                           
  Slack (ns):                  -0.309                                                                          
  Arrival (ns):                6.313                                                                           
  Required (ns):               6.622                                                                           

Path 9
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_78[4]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[39]:D
  Delay (ns):                  0.436                                                                           
  Slack (ns):                  -0.295                                                                          
  Arrival (ns):                6.319                                                                           
  Required (ns):               6.614                                                                           

Path 10
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[11]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][11]:D
  Delay (ns):                  0.428                                                                           
  Slack (ns):                  -0.291                                                                          
  Arrival (ns):                6.478                                                                           
  Required (ns):               6.769                                                                           

Path 11
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[23]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][23]:D
  Delay (ns):                  0.430                                                                           
  Slack (ns):                  -0.282                                                                          
  Arrival (ns):                6.484                                                                           
  Required (ns):               6.766                                                                           

Path 12
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/skipOpReg_ret_4:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/downgradeOpReg_ret_3:D
  Delay (ns):                  0.445                                                                           
  Slack (ns):                  -0.280                                                                          
  Arrival (ns):                6.338                                                                           
  Required (ns):               6.618                                                                           

Path 13
  From:                        CORERISCV_AXI4_0/debugBusRespFifo/genblk2.rdAddrReg_r[0]:CLK
  To:                          CORERISCV_AXI4_0/debugBusRespFifo/genblk2.rdAddrGrayReg_r[1]:D
  Delay (ns):                  0.459                                                                           
  Slack (ns):                  -0.279                                                                          
  Arrival (ns):                6.335                                                                           
  Required (ns):               6.614                                                                           

Path 14
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[31]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][31]:D
  Delay (ns):                  0.426                                                                           
  Slack (ns):                  -0.277                                                                          
  Arrival (ns):                6.480                                                                           
  Required (ns):               6.757                                                                           

Path 15
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_42[33]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[32]:D
  Delay (ns):                  0.455                                                                           
  Slack (ns):                  -0.276                                                                          
  Arrival (ns):                6.331                                                                           
  Required (ns):               6.607                                                                           

Path 16
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[12]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][12]:D
  Delay (ns):                  0.426                                                                           
  Slack (ns):                  -0.276                                                                          
  Arrival (ns):                6.484                                                                           
  Required (ns):               6.760                                                                           

Path 17
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[22]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][22]:D
  Delay (ns):                  0.426                                                                           
  Slack (ns):                  -0.276                                                                          
  Arrival (ns):                6.478                                                                           
  Required (ns):               6.754                                                                           

Path 18
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[15]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[14]:D
  Delay (ns):                  0.456                                                                           
  Slack (ns):                  -0.267                                                                          
  Arrival (ns):                6.341                                                                           
  Required (ns):               6.608                                                                           

Path 19
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[2]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[0]:D
  Delay (ns):                  0.464                                                                           
  Slack (ns):                  -0.265                                                                          
  Arrival (ns):                6.345                                                                           
  Required (ns):               6.610                                                                           

Path 20
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[3]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[2]:D
  Delay (ns):                  0.477                                                                           
  Slack (ns):                  -0.263                                                                          
  Arrival (ns):                6.379                                                                           
  Required (ns):               6.642                                                                           

Path 21
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[10]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][10]:D
  Delay (ns):                  0.462                                                                           
  Slack (ns):                  -0.257                                                                          
  Arrival (ns):                6.512                                                                           
  Required (ns):               6.769                                                                           

Path 22
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[6]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[5]:D
  Delay (ns):                  0.480                                                                           
  Slack (ns):                  -0.252                                                                          
  Arrival (ns):                6.371                                                                           
  Required (ns):               6.623                                                                           

Path 23
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[7]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[6]:D
  Delay (ns):                  0.491                                                                           
  Slack (ns):                  -0.246                                                                          
  Arrival (ns):                6.376                                                                           
  Required (ns):               6.622                                                                           

Path 24
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[13]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[12]:D
  Delay (ns):                  0.488                                                                           
  Slack (ns):                  -0.242                                                                          
  Arrival (ns):                6.378                                                                           
  Required (ns):               6.620                                                                           

Path 25
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[3]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[2]:D
  Delay (ns):                  0.494                                                                           
  Slack (ns):                  -0.237                                                                          
  Arrival (ns):                6.374                                                                           
  Required (ns):               6.611                                                                           

Path 26
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[5]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[4]:D
  Delay (ns):                  0.487                                                                           
  Slack (ns):                  -0.236                                                                          
  Arrival (ns):                6.379                                                                           
  Required (ns):               6.615                                                                           

Path 27
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[26]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[25]:D
  Delay (ns):                  0.496                                                                           
  Slack (ns):                  -0.234                                                                          
  Arrival (ns):                6.377                                                                           
  Required (ns):               6.611                                                                           

Path 28
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[27]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[26]:D
  Delay (ns):                  0.491                                                                           
  Slack (ns):                  -0.234                                                                          
  Arrival (ns):                6.377                                                                           
  Required (ns):               6.611                                                                           

Path 29
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[20]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[19]:D
  Delay (ns):                  0.495                                                                           
  Slack (ns):                  -0.230                                                                          
  Arrival (ns):                6.381                                                                           
  Required (ns):               6.611                                                                           

Path 30
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[3]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[1]:D
  Delay (ns):                  0.495                                                                           
  Slack (ns):                  -0.229                                                                          
  Arrival (ns):                6.375                                                                           
  Required (ns):               6.604                                                                           

Path 31
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[29]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[28]:D
  Delay (ns):                  0.495                                                                           
  Slack (ns):                  -0.228                                                                          
  Arrival (ns):                6.370                                                                           
  Required (ns):               6.598                                                                           

Path 32
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_78[2]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[37]:D
  Delay (ns):                  0.506                                                                           
  Slack (ns):                  -0.217                                                                          
  Arrival (ns):                6.397                                                                           
  Required (ns):               6.614                                                                           

Path 33
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[21]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][21]:D
  Delay (ns):                  0.507                                                                           
  Slack (ns):                  -0.212                                                                          
  Arrival (ns):                6.553                                                                           
  Required (ns):               6.765                                                                           

Path 34
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_2:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[0]:D
  Delay (ns):                  0.532                                                                           
  Slack (ns):                  -0.208                                                                          
  Arrival (ns):                6.434                                                                           
  Required (ns):               6.642                                                                           

Path 35
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[30]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[29]:D
  Delay (ns):                  0.531                                                                           
  Slack (ns):                  -0.206                                                                          
  Arrival (ns):                6.399                                                                           
  Required (ns):               6.605                                                                           

Path 36
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[12]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][12]:D
  Delay (ns):                  0.505                                                                           
  Slack (ns):                  -0.206                                                                          
  Arrival (ns):                6.563                                                                           
  Required (ns):               6.769                                                                           

Path 37
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[22]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][22]:D
  Delay (ns):                  0.506                                                                           
  Slack (ns):                  -0.205                                                                          
  Arrival (ns):                6.558                                                                           
  Required (ns):               6.763                                                                           

Path 38
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[31]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][31]:D
  Delay (ns):                  0.506                                                                           
  Slack (ns):                  -0.205                                                                          
  Arrival (ns):                6.560                                                                           
  Required (ns):               6.765                                                                           

Path 39
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[33]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][33]:D
  Delay (ns):                  0.509                                                                           
  Slack (ns):                  -0.202                                                                          
  Arrival (ns):                6.555                                                                           
  Required (ns):               6.757                                                                           

Path 40
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[33]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][33]:D
  Delay (ns):                  0.509                                                                           
  Slack (ns):                  -0.202                                                                          
  Arrival (ns):                6.555                                                                           
  Required (ns):               6.757                                                                           

Path 41
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[34]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][34]:D
  Delay (ns):                  0.509                                                                           
  Slack (ns):                  -0.201                                                                          
  Arrival (ns):                6.553                                                                           
  Required (ns):               6.754                                                                           

Path 42
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[34]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][34]:D
  Delay (ns):                  0.509                                                                           
  Slack (ns):                  -0.201                                                                          
  Arrival (ns):                6.553                                                                           
  Required (ns):               6.754                                                                           

Path 43
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[30]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][30]:D
  Delay (ns):                  0.513                                                                           
  Slack (ns):                  -0.198                                                                          
  Arrival (ns):                6.557                                                                           
  Required (ns):               6.755                                                                           

Path 44
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[32]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][32]:D
  Delay (ns):                  0.505                                                                           
  Slack (ns):                  -0.197                                                                          
  Arrival (ns):                6.557                                                                           
  Required (ns):               6.754                                                                           

Path 45
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[32]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][32]:D
  Delay (ns):                  0.505                                                                           
  Slack (ns):                  -0.197                                                                          
  Arrival (ns):                6.557                                                                           
  Required (ns):               6.754                                                                           

Path 46
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_4:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[0]:D
  Delay (ns):                  0.544                                                                           
  Slack (ns):                  -0.188                                                                          
  Arrival (ns):                6.454                                                                           
  Required (ns):               6.642                                                                           

Path 47
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[2]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[1]:D
  Delay (ns):                  0.552                                                                           
  Slack (ns):                  -0.180                                                                          
  Arrival (ns):                6.462                                                                           
  Required (ns):               6.642                                                                           

Path 48
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[1]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[2]:D
  Delay (ns):                  0.559                                                                           
  Slack (ns):                  -0.179                                                                          
  Arrival (ns):                6.432                                                                           
  Required (ns):               6.611                                                                           

Path 49
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_41:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[2]:D
  Delay (ns):                  0.556                                                                           
  Slack (ns):                  -0.176                                                                          
  Arrival (ns):                6.466                                                                           
  Required (ns):               6.642                                                                           

Path 50
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[3]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/jtagStateReg[0]:D
  Delay (ns):                  0.557                                                                           
  Slack (ns):                  -0.173                                                                          
  Arrival (ns):                6.437                                                                           
  Required (ns):               6.610                                                                           

Path 51
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[9]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[8]:D
  Delay (ns):                  0.566                                                                           
  Slack (ns):                  -0.171                                                                          
  Arrival (ns):                6.450                                                                           
  Required (ns):               6.621                                                                           

Path 52
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[18]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][18]:D
  Delay (ns):                  0.540                                                                           
  Slack (ns):                  -0.171                                                                          
  Arrival (ns):                6.592                                                                           
  Required (ns):               6.763                                                                           

Path 53
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_42[34]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[33]:D
  Delay (ns):                  0.569                                                                           
  Slack (ns):                  -0.169                                                                          
  Arrival (ns):                6.438                                                                           
  Required (ns):               6.607                                                                           

Path 54
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[10]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[9]:D
  Delay (ns):                  0.562                                                                           
  Slack (ns):                  -0.163                                                                          
  Arrival (ns):                6.452                                                                           
  Required (ns):               6.615                                                                           

Path 55
  From:                        CORERISCV_AXI4_0/debugBusRespFifo/genblk2.rdAddrGrayReg_r[1]:CLK
  To:                          CORERISCV_AXI4_0/debugBusRespFifo/genblk2.rdAddrGrayReg_r[0]:D
  Delay (ns):                  0.584                                                                           
  Slack (ns):                  -0.140                                                                          
  Arrival (ns):                6.467                                                                           
  Required (ns):               6.607                                                                           

Path 56
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[11]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][11]:D
  Delay (ns):                  0.581                                                                           
  Slack (ns):                  -0.129                                                                          
  Arrival (ns):                6.631                                                                           
  Required (ns):               6.760                                                                           

Path 57
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_42[7]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[6]:D
  Delay (ns):                  0.617                                                                           
  Slack (ns):                  -0.120                                                                          
  Arrival (ns):                6.502                                                                           
  Required (ns):               6.622                                                                           

Path 58
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[23]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][23]:D
  Delay (ns):                  0.584                                                                           
  Slack (ns):                  -0.119                                                                          
  Arrival (ns):                6.638                                                                           
  Required (ns):               6.757                                                                           

Path 59
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_42[5]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[4]:D
  Delay (ns):                  0.618                                                                           
  Slack (ns):                  -0.112                                                                          
  Arrival (ns):                6.503                                                                           
  Required (ns):               6.615                                                                           

Path 60
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/downgradeOpReg_ret_5:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/downgradeOpReg_ret_3:D
  Delay (ns):                  0.620                                                                           
  Slack (ns):                  -0.111                                                                          
  Arrival (ns):                6.507                                                                           
  Required (ns):               6.618                                                                           

Path 61
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[10]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][10]:D
  Delay (ns):                  0.615                                                                           
  Slack (ns):                  -0.095                                                                          
  Arrival (ns):                6.665                                                                           
  Required (ns):               6.760                                                                           

Path 62
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[21]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][21]:D
  Delay (ns):                  0.660                                                                           
  Slack (ns):                  -0.059                                                                          
  Arrival (ns):                6.706                                                                           
  Required (ns):               6.765                                                                           

Path 63
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[30]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][30]:D
  Delay (ns):                  0.664                                                                           
  Slack (ns):                  -0.053                                                                          
  Arrival (ns):                6.708                                                                           
  Required (ns):               6.761                                                                           

Path 64
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[18]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][18]:D
  Delay (ns):                  0.694                                                                           
  Slack (ns):                  -0.017                                                                          
  Arrival (ns):                6.746                                                                           
  Required (ns):               6.763                                                                           

Path 65
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_41:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[0]:D
  Delay (ns):                  0.722                                                                           
  Slack (ns):                  -0.010                                                                          
  Arrival (ns):                6.632                                                                           
  Required (ns):               6.642                                                                           

Path 66
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[32]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[31]:D
  Delay (ns):                  0.721                                                                           
  Slack (ns):                  -0.003                                                                          
  Arrival (ns):                6.597                                                                           
  Required (ns):               6.600                                                                           

Path 67
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_42[13]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[12]:D
  Delay (ns):                  0.751                                                                           
  Slack (ns):                  0.016                                                                           
  Arrival (ns):                6.636                                                                           
  Required (ns):               6.620                                                                           

Path 68
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_42[14]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[13]:D
  Delay (ns):                  0.754                                                                           
  Slack (ns):                  0.019                                                                           
  Arrival (ns):                6.639                                                                           
  Required (ns):               6.620                                                                           

Path 69
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[37]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][37]:D
  Delay (ns):                  0.744                                                                           
  Slack (ns):                  0.020                                                                           
  Arrival (ns):                6.777                                                                           
  Required (ns):               6.757                                                                           

Path 70
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_42[3]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[2]:D
  Delay (ns):                  0.778                                                                           
  Slack (ns):                  0.021                                                                           
  Arrival (ns):                6.663                                                                           
  Required (ns):               6.642                                                                           

Path 71
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[24]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[23]:D
  Delay (ns):                  0.742                                                                           
  Slack (ns):                  0.022                                                                           
  Arrival (ns):                6.628                                                                           
  Required (ns):               6.606                                                                           

Path 72
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_42[20]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[19]:D
  Delay (ns):                  0.772                                                                           
  Slack (ns):                  0.023                                                                           
  Arrival (ns):                6.634                                                                           
  Required (ns):               6.611                                                                           

Path 73
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[39]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][39]:D
  Delay (ns):                  0.750                                                                           
  Slack (ns):                  0.026                                                                           
  Arrival (ns):                6.783                                                                           
  Required (ns):               6.757                                                                           

Path 74
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[37]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][37]:D
  Delay (ns):                  0.744                                                                           
  Slack (ns):                  0.026                                                                           
  Arrival (ns):                6.777                                                                           
  Required (ns):               6.751                                                                           

Path 75
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_78[1]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[36]:D
  Delay (ns):                  0.730                                                                           
  Slack (ns):                  0.029                                                                           
  Arrival (ns):                6.621                                                                           
  Required (ns):               6.592                                                                           

Path 76
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[39]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][39]:D
  Delay (ns):                  0.750                                                                           
  Slack (ns):                  0.032                                                                           
  Arrival (ns):                6.783                                                                           
  Required (ns):               6.751                                                                           

Path 77
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[38]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][38]:D
  Delay (ns):                  0.755                                                                           
  Slack (ns):                  0.037                                                                           
  Arrival (ns):                6.788                                                                           
  Required (ns):               6.751                                                                           

Path 78
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[38]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][38]:D
  Delay (ns):                  0.755                                                                           
  Slack (ns):                  0.037                                                                           
  Arrival (ns):                6.788                                                                           
  Required (ns):               6.751                                                                           

Path 79
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[25]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][25]:D
  Delay (ns):                  0.757                                                                           
  Slack (ns):                  0.038                                                                           
  Arrival (ns):                6.803                                                                           
  Required (ns):               6.765                                                                           

Path 80
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[25]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][25]:D
  Delay (ns):                  0.757                                                                           
  Slack (ns):                  0.038                                                                           
  Arrival (ns):                6.803                                                                           
  Required (ns):               6.765                                                                           

Path 81
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[26]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][26]:D
  Delay (ns):                  0.771                                                                           
  Slack (ns):                  0.044                                                                           
  Arrival (ns):                6.809                                                                           
  Required (ns):               6.765                                                                           

Path 82
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[26]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][26]:D
  Delay (ns):                  0.771                                                                           
  Slack (ns):                  0.053                                                                           
  Arrival (ns):                6.809                                                                           
  Required (ns):               6.756                                                                           

Path 83
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[17]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][17]:D
  Delay (ns):                  0.767                                                                           
  Slack (ns):                  0.055                                                                           
  Arrival (ns):                6.806                                                                           
  Required (ns):               6.751                                                                           

Path 84
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[17]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][17]:D
  Delay (ns):                  0.767                                                                           
  Slack (ns):                  0.055                                                                           
  Arrival (ns):                6.806                                                                           
  Required (ns):               6.751                                                                           

Path 85
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[7]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[7]
  Delay (ns):                  0.674                                                                           
  Slack (ns):                  0.057                                                                           
  Arrival (ns):                5.045                                                                           
  Required (ns):               4.988                                                                           

Path 86
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[19]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][19]:D
  Delay (ns):                  0.780                                                                           
  Slack (ns):                  0.057                                                                           
  Arrival (ns):                6.818                                                                           
  Required (ns):               6.761                                                                           

Path 87
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[19]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][19]:D
  Delay (ns):                  0.780                                                                           
  Slack (ns):                  0.057                                                                           
  Arrival (ns):                6.818                                                                           
  Required (ns):               6.761                                                                           

Path 88
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret_40:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][11]:D
  Delay (ns):                  0.793                                                                           
  Slack (ns):                  0.062                                                                           
  Arrival (ns):                6.831                                                                           
  Required (ns):               6.769                                                                           

Path 89
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret_40:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][10]:D
  Delay (ns):                  0.794                                                                           
  Slack (ns):                  0.063                                                                           
  Arrival (ns):                6.832                                                                           
  Required (ns):               6.769                                                                           

Path 90
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[1]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[0]:D
  Delay (ns):                  0.794                                                                           
  Slack (ns):                  0.063                                                                           
  Arrival (ns):                6.705                                                                           
  Required (ns):               6.642                                                                           

Path 91
  From:                        MSS_SUBSYSTEM_sb_0/CORECONFIGP_0/paddr[3]:CLK
  To:                          MSS_SUBSYSTEM_sb_0/MSS_SUBSYSTEM_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_120_IP:MDDR_FABRIC_PADDR[3]
  Delay (ns):                  0.685                                                                           
  Slack (ns):                  0.064                                                                           
  Arrival (ns):                5.056                                                                           
  Required (ns):               4.992                                                                           

Path 92
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[23]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[22]:D
  Delay (ns):                  0.796                                                                           
  Slack (ns):                  0.067                                                                           
  Arrival (ns):                6.672                                                                           
  Required (ns):               6.605                                                                           

Path 93
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[12]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[11]:D
  Delay (ns):                  0.792                                                                           
  Slack (ns):                  0.067                                                                           
  Arrival (ns):                6.682                                                                           
  Required (ns):               6.615                                                                           

Path 94
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret_40:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][12]:D
  Delay (ns):                  0.795                                                                           
  Slack (ns):                  0.073                                                                           
  Arrival (ns):                6.833                                                                           
  Required (ns):               6.760                                                                           

Path 95
  From:                        CORERISCV_AXI4_0/debugBusReqFifo/genblk2.wrAddrReg_w[1]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.wrAddrGrayReg_w[0]:D
  Delay (ns):                  0.782                                                                           
  Slack (ns):                  0.077                                                                           
  Arrival (ns):                6.836                                                                           
  Required (ns):               6.759                                                                           

Path 96
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[35]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_0[34]:D
  Delay (ns):                  0.814                                                                           
  Slack (ns):                  0.077                                                                           
  Arrival (ns):                6.691                                                                           
  Required (ns):               6.614                                                                           

Path 97
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[40]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][40]:D
  Delay (ns):                  0.773                                                                           
  Slack (ns):                  0.079                                                                           
  Arrival (ns):                6.813                                                                           
  Required (ns):               6.734                                                                           

Path 98
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[14]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[0][14]:D
  Delay (ns):                  0.806                                                                           
  Slack (ns):                  0.082                                                                           
  Arrival (ns):                6.839                                                                           
  Required (ns):               6.757                                                                           

Path 99
  From:                        CORERISCV_AXI4_0/debugTransportModuleJtag0/dbusReg_ret[14]:CLK
  To:                          CORERISCV_AXI4_0/debugBusReqFifo/genblk2.fifoMem[1][14]:D
  Delay (ns):                  0.806                                                                           
  Slack (ns):                  0.082                                                                           
  Arrival (ns):                6.839                                                                           
  Required (ns):               6.757                                                                           

Path 100
  From:                        CORERISCV_AXI4_0/debugBusRespFifo/genblk2.rdAddrReg_r[0]:CLK
  To:                          CORERISCV_AXI4_0/debugTransportModuleJtag0/shiftReg_ret_42[32]:D
  Delay (ns):                  0.799                                                                           
  Slack (ns):                  0.083                                                                           
  Arrival (ns):                6.675                                                                           
  Required (ns):               6.592                                                                           

