git clone --depth 1 --no-tags https://github.com/dnoonan08/AIinPixel_TestBenches.git f:/verilog_sva_gh_scraper/data/full_repos/506829637
git clone --depth 1 --no-tags https://github.com/SinceNight/ICey.git f:/verilog_sva_gh_scraper/data/full_repos/504041720
git clone --depth 1 --no-tags https://github.com/retar-kamuy/uvm_verification_example.git f:/verilog_sva_gh_scraper/data/full_repos/509956338
git clone --depth 1 --no-tags https://github.com/ytken/Syntacore_RISCV_SCR1.git f:/verilog_sva_gh_scraper/data/full_repos/513426924
git clone --depth 1 --no-tags https://github.com/aastha0603/Traffic-Light-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/513185035
git clone --depth 1 --no-tags https://github.com/hmarjal/dt2_2022.git f:/verilog_sva_gh_scraper/data/full_repos/527176339
git clone --depth 1 --no-tags https://github.com/Antonios-C/Virtual-Lock-Box.git f:/verilog_sva_gh_scraper/data/full_repos/524804842
git clone --depth 1 --no-tags https://github.com/My-Lock/Test_ssh.git f:/verilog_sva_gh_scraper/data/full_repos/539498144
git clone --depth 1 --no-tags https://github.com/kanuar/systemverilog_mux4-1.git f:/verilog_sva_gh_scraper/data/full_repos/538121829
git clone --depth 1 --no-tags https://github.com/DilipKrishnappa/Data_lytes.git f:/verilog_sva_gh_scraper/data/full_repos/527543303
git clone --depth 1 --no-tags https://github.com/golanger1/Billiard_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/527317964
git clone --depth 1 --no-tags https://github.com/jkennerly/simple-processor-systemverilog.git f:/verilog_sva_gh_scraper/data/full_repos/527821276
git clone --depth 1 --no-tags https://github.com/AlexanderPasso/Digitales-2.git f:/verilog_sva_gh_scraper/data/full_repos/531734111
git clone --depth 1 --no-tags https://github.com/IvanRenison/Practico2_arquitectura_de_computadoras__processor_arm.git f:/verilog_sva_gh_scraper/data/full_repos/532547346
git clone --depth 1 --no-tags https://github.com/s-hfarooq/ece498hk-RISCV-V-Extension.git f:/verilog_sva_gh_scraper/data/full_repos/540628312
git clone --depth 1 --no-tags https://github.com/subhamprasaddash/parking_lot_occupancy_counter.git f:/verilog_sva_gh_scraper/data/full_repos/530532833
git clone --depth 1 --no-tags https://github.com/mm-mehran79/fixed-point-IIR-filter-design-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/530677149
git clone --depth 1 --no-tags https://github.com/allisonseigler/ece554_miniproject.git f:/verilog_sva_gh_scraper/data/full_repos/534403948
git clone --depth 1 --no-tags https://github.com/Kholoud-Ebrahim/System-Verilog-Tasks.git f:/verilog_sva_gh_scraper/data/full_repos/540042896
git clone --depth 1 --no-tags https://github.com/leogarcia1/minilab4.git f:/verilog_sva_gh_scraper/data/full_repos/540177268
git clone --depth 1 --no-tags https://github.com/diegogimenez04/AdC_FAMAF_Practico1.git f:/verilog_sva_gh_scraper/data/full_repos/532292210
git clone --depth 1 --no-tags https://github.com/ArnyminerZ/UPV-ISDIGI-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/536672211
git clone --depth 1 --no-tags https://github.com/karenxli/eece2323.git f:/verilog_sva_gh_scraper/data/full_repos/536278743
git clone --depth 1 --no-tags https://github.com/allisonseigler/ece554_miniproject2.git f:/verilog_sva_gh_scraper/data/full_repos/537160527
git clone --depth 1 --no-tags https://github.com/mrutunjaynalwad/linux_codes.git f:/verilog_sva_gh_scraper/data/full_repos/536878131
git clone --depth 1 --no-tags https://github.com/nduCode/ECE554_Minilab2.git f:/verilog_sva_gh_scraper/data/full_repos/537203970
git clone --depth 1 --no-tags https://github.com/AlbertAgui/sv_projects.git f:/verilog_sva_gh_scraper/data/full_repos/522207941
git clone --depth 1 --no-tags https://github.com/anmehta4/ece554_minilab2.git f:/verilog_sva_gh_scraper/data/full_repos/537176493
git clone --depth 1 --no-tags https://github.com/Narinder788/Task4.1.git f:/verilog_sva_gh_scraper/data/full_repos/537649871
git clone --depth 1 --no-tags https://github.com/djoffe/UVM-Framework.git f:/verilog_sva_gh_scraper/data/full_repos/539712106
git clone --depth 1 --no-tags https://github.com/keenstoat/jimmy-enhanced.git f:/verilog_sva_gh_scraper/data/full_repos/529699477
git clone --depth 1 --no-tags https://github.com/minecraftdixit/fifo-.git f:/verilog_sva_gh_scraper/data/full_repos/529972532
git clone --depth 1 --no-tags https://github.com/vsheung/ARC4-Cracking-Circuit.git f:/verilog_sva_gh_scraper/data/full_repos/529916455
git clone --depth 1 --no-tags https://github.com/MadejSzymon/de0nano_led_uart_rx.git f:/verilog_sva_gh_scraper/data/full_repos/531440106
git clone --depth 1 --no-tags https://github.com/TejaUpanishad/ADLV.git f:/verilog_sva_gh_scraper/data/full_repos/531415840
git clone --depth 1 --no-tags https://github.com/mackenzieg/risky.git f:/verilog_sva_gh_scraper/data/full_repos/531747185
git clone --depth 1 --no-tags https://github.com/skudlur/verif-lab.git f:/verilog_sva_gh_scraper/data/full_repos/532456112
git clone --depth 1 --no-tags https://github.com/wbv/dyse-framework.git f:/verilog_sva_gh_scraper/data/full_repos/535776257
git clone --depth 1 --no-tags https://github.com/yuyunchia/DCLAB.git f:/verilog_sva_gh_scraper/data/full_repos/536003405
git clone --depth 1 --no-tags https://github.com/bguan2022/HFT.git f:/verilog_sva_gh_scraper/data/full_repos/524567463
git clone --depth 1 --no-tags https://github.com/Mansiss/UVM_TB_FOR_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/525907518
git clone --depth 1 --no-tags https://github.com/KennethWilke/wiz-examples.git f:/verilog_sva_gh_scraper/data/full_repos/528070081
git clone --depth 1 --no-tags https://github.com/ikar298/Design-of-a-Data-path-and-its-respective-Controller-for-a-16-bit-Multiplier-using-Verilog-HDL-on-FPG.git f:/verilog_sva_gh_scraper/data/full_repos/528948126
git clone --depth 1 --no-tags https://github.com/Jellyyz/ADV-VLSI-Design-.git f:/verilog_sva_gh_scraper/data/full_repos/529030025
git clone --depth 1 --no-tags https://github.com/Musa-Azeem/CSCE611.git f:/verilog_sva_gh_scraper/data/full_repos/530482102
git clone --depth 1 --no-tags https://github.com/kanuar/systemverilog_mux8-1.git f:/verilog_sva_gh_scraper/data/full_repos/538333653
git clone --depth 1 --no-tags https://github.com/jayeshsuyal/Verification-of-I2C-.git f:/verilog_sva_gh_scraper/data/full_repos/534505916
git clone --depth 1 --no-tags https://github.com/vomar18/LAB_verificaton.git f:/verilog_sva_gh_scraper/data/full_repos/493314372
git clone --depth 1 --no-tags https://github.com/mehhdiii/RISC-V-Single-cycle.git f:/verilog_sva_gh_scraper/data/full_repos/493309812
git clone --depth 1 --no-tags https://github.com/MathieuSnd/DLX-processor.git f:/verilog_sva_gh_scraper/data/full_repos/493692067
git clone --depth 1 --no-tags https://github.com/Moebius-Klaus/YODA-2022-Group13.git f:/verilog_sva_gh_scraper/data/full_repos/495138422
git clone --depth 1 --no-tags https://github.com/Shwetapatil05/router.git f:/verilog_sva_gh_scraper/data/full_repos/495309563
git clone --depth 1 --no-tags https://github.com/e10-nguyen/FordTailLight-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/499369680
git clone --depth 1 --no-tags https://github.com/shxvxnng/morris_mano_soln_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/499290817
git clone --depth 1 --no-tags https://github.com/gaozheng2001/load_counter.git f:/verilog_sva_gh_scraper/data/full_repos/498745287
git clone --depth 1 --no-tags https://github.com/SokAnn/project-1.git f:/verilog_sva_gh_scraper/data/full_repos/498798478
git clone --depth 1 --no-tags https://github.com/Ramdoo/mySCR1.git f:/verilog_sva_gh_scraper/data/full_repos/495765256
git clone --depth 1 --no-tags https://github.com/rangicut/fpga_jtag.git f:/verilog_sva_gh_scraper/data/full_repos/491408512
git clone --depth 1 --no-tags https://github.com/RazaSaleem/Projectpart3_DVE.git f:/verilog_sva_gh_scraper/data/full_repos/519412272
git clone --depth 1 --no-tags https://github.com/Xtyll/quadrature_encoder_monitor.git f:/verilog_sva_gh_scraper/data/full_repos/508432250
git clone --depth 1 --no-tags https://github.com/lhm7198/DRAM_CACHE.git f:/verilog_sva_gh_scraper/data/full_repos/508674966
git clone --depth 1 --no-tags https://github.com/SayantanMandal2000/VerilogHDL_Udemy.git f:/verilog_sva_gh_scraper/data/full_repos/506254093
git clone --depth 1 --no-tags https://github.com/rajlrn/SV.git f:/verilog_sva_gh_scraper/data/full_repos/506249496
git clone --depth 1 --no-tags https://github.com/c28504693/HW1-Hierarchical-Design-of-3-8-decoder.git f:/verilog_sva_gh_scraper/data/full_repos/502332059
git clone --depth 1 --no-tags https://github.com/VictoriaLoseva/CSE141L.git f:/verilog_sva_gh_scraper/data/full_repos/501208790
git clone --depth 1 --no-tags https://github.com/zhangziqing/Icaurs.git f:/verilog_sva_gh_scraper/data/full_repos/503978700
git clone --depth 1 --no-tags https://github.com/anushagh/4bit-sreg.git f:/verilog_sva_gh_scraper/data/full_repos/516221993
git clone --depth 1 --no-tags https://github.com/hugo655/uvm_primer_study.git f:/verilog_sva_gh_scraper/data/full_repos/516402953
git clone --depth 1 --no-tags https://github.com/dnam98/Knights-Tour.git f:/verilog_sva_gh_scraper/data/full_repos/519925817
git clone --depth 1 --no-tags https://github.com/Jchastan/Custom-Processor-Project.git f:/verilog_sva_gh_scraper/data/full_repos/521109062
git clone --depth 1 --no-tags https://github.com/SAMSONMENG/Module-Track.git f:/verilog_sva_gh_scraper/data/full_repos/501426058
git clone --depth 1 --no-tags https://github.com/Skwoogey/SystemVerilog-GameOfLife.git f:/verilog_sva_gh_scraper/data/full_repos/512829148
git clone --depth 1 --no-tags https://github.com/LinJ0/2022CS_Digital_IC_Design.git f:/verilog_sva_gh_scraper/data/full_repos/506585626
git clone --depth 1 --no-tags https://github.com/AmanPrakash09/Bresenham-s-Algorithms.git f:/verilog_sva_gh_scraper/data/full_repos/510898783
git clone --depth 1 --no-tags https://github.com/AmanPrakash09/Encrypting-and-Decrypting-Messages-in-Memory.git f:/verilog_sva_gh_scraper/data/full_repos/510905808
git clone --depth 1 --no-tags https://github.com/krsheshu/tbarchies.git f:/verilog_sva_gh_scraper/data/full_repos/511058724
git clone --depth 1 --no-tags https://github.com/micky-bank/interview_coding_practice.git f:/verilog_sva_gh_scraper/data/full_repos/511538396
git clone --depth 1 --no-tags https://github.com/amiteshkr63/I2C_design_VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/513444076
git clone --depth 1 --no-tags https://github.com/nguyenducquang1212/sync_fifo.git f:/verilog_sva_gh_scraper/data/full_repos/512383059
git clone --depth 1 --no-tags https://github.com/benjamin051000/riscv.git f:/verilog_sva_gh_scraper/data/full_repos/514466463
git clone --depth 1 --no-tags https://github.com/WuzhuangWang/sv_string.git f:/verilog_sva_gh_scraper/data/full_repos/526837854
git clone --depth 1 --no-tags https://github.com/AlSaqr-platform/ethernet.git f:/verilog_sva_gh_scraper/data/full_repos/518787866
git clone --depth 1 --no-tags https://github.com/Frucks/PURDUE-PROJECTS.git f:/verilog_sva_gh_scraper/data/full_repos/540949243
git clone --depth 1 --no-tags https://github.com/AmiltonCabral/LOAC.git f:/verilog_sva_gh_scraper/data/full_repos/498671072
git clone --depth 1 --no-tags https://github.com/GhulamMustafa9/Cache_Controller-_Manual-transaction-testbench.git f:/verilog_sva_gh_scraper/data/full_repos/494070289
git clone --depth 1 --no-tags https://github.com/staniewskib/semihalf.git f:/verilog_sva_gh_scraper/data/full_repos/510124088
git clone --depth 1 --no-tags https://github.com/MinhTran0911/Simple_CPU_DE10.git f:/verilog_sva_gh_scraper/data/full_repos/519540384
git clone --depth 1 --no-tags https://github.com/johnnoG/Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/499200325
git clone --depth 1 --no-tags https://github.com/adwranovsky/quick_uart.git f:/verilog_sva_gh_scraper/data/full_repos/500246719
git clone --depth 1 --no-tags https://github.com/SokAnn/project-2.git f:/verilog_sva_gh_scraper/data/full_repos/509777403
git clone --depth 1 --no-tags https://github.com/puneeth714/lfsr.git f:/verilog_sva_gh_scraper/data/full_repos/517027666
git clone --depth 1 --no-tags https://github.com/ppengjiang/ppengjiang.git f:/verilog_sva_gh_scraper/data/full_repos/491735426
git clone --depth 1 --no-tags https://github.com/Emerald52/HW5.git f:/verilog_sva_gh_scraper/data/full_repos/492556767
git clone --depth 1 --no-tags https://github.com/Bianca66/Parallel2Serial.git f:/verilog_sva_gh_scraper/data/full_repos/513677942
git clone --depth 1 --no-tags https://github.com/napoleon98/Exanet-Switch-With-Virtual-Channels.git f:/verilog_sva_gh_scraper/data/full_repos/511113997
git clone --depth 1 --no-tags https://github.com/lilianabarbosa15/PRACTICA2_DIGITALES2.git f:/verilog_sva_gh_scraper/data/full_repos/510874686
git clone --depth 1 --no-tags https://github.com/alexc0888/multiFunctionBarrelShifter.git f:/verilog_sva_gh_scraper/data/full_repos/521874296
git clone --depth 1 --no-tags https://github.com/kuchisravani/RTLprojects.git f:/verilog_sva_gh_scraper/data/full_repos/513016937
git clone --depth 1 --no-tags https://github.com/Wishah-Naseer/SweRV-FPU.git f:/verilog_sva_gh_scraper/data/full_repos/513488461
git clone --depth 1 --no-tags https://github.com/crisdmej/snake-game-repo.git f:/verilog_sva_gh_scraper/data/full_repos/512920982
