cd /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c;                                                                \
questa-2023.4 vsim -c vopt_tb -t 1ns -suppress 3009 -do "run -a"                               \
+INST_HEX=stim_instr.txt                                                                    \
+DATA_HEX=stim_data.txt                                                                    \
+INST_ENTRY=0xCC000000                                                                    \
+DATA_ENTRY=0xCC010000                                                                    \
+BOOT_ADDR=0xCC000080                                                                      \
 +log_file_0=./core_0_traces.log   +log_file_1=./core_1_traces.log   +log_file_2=./core_2_traces.log   +log_file_3=./core_3_traces.log   +log_file_4=./core_4_traces.log   +log_file_5=./core_5_traces.log   +log_file_6=./core_6_traces.log   +log_file_7=./core_7_traces.log   +log_file_8=./core_8_traces.log   +log_file_9=./core_9_traces.log   +log_file_10=./core_10_traces.log   +log_file_11=./core_11_traces.log   +log_file_12=./core_12_traces.log   +log_file_13=./core_13_traces.log   +log_file_14=./core_14_traces.log   +log_file_15=./core_15_traces.log   +log_file_16=./core_16_traces.log   +log_file_17=./core_17_traces.log   +log_file_18=./core_18_traces.log   +log_file_19=./core_19_traces.log   +log_file_20=./core_20_traces.log   +log_file_21=./core_21_traces.log   +log_file_22=./core_22_traces.log   +log_file_23=./core_23_traces.log   +log_file_24=./core_24_traces.log   +log_file_25=./core_25_traces.log   +log_file_26=./core_26_traces.log   +log_file_27=./core_27_traces.log   +log_file_28=./core_28_traces.log   +log_file_29=./core_29_traces.log   +log_file_30=./core_30_traces.log   +log_file_31=./core_31_traces.log   +log_file_32=./core_32_traces.log   +log_file_33=./core_33_traces.log   +log_file_34=./core_34_traces.log   +log_file_35=./core_35_traces.log   +log_file_36=./core_36_traces.log   +log_file_37=./core_37_traces.log   +log_file_38=./core_38_traces.log   +log_file_39=./core_39_traces.log   +log_file_40=./core_40_traces.log   +log_file_41=./core_41_traces.log   +log_file_42=./core_42_traces.log   +log_file_43=./core_43_traces.log   +log_file_44=./core_44_traces.log   +log_file_45=./core_45_traces.log   +log_file_46=./core_46_traces.log   +log_file_47=./core_47_traces.log   +log_file_48=./core_48_traces.log   +log_file_49=./core_49_traces.log   +log_file_50=./core_50_traces.log   +log_file_51=./core_51_traces.log   +log_file_52=./core_52_traces.log   +log_file_53=./core_53_traces.log   +log_file_54=./core_54_traces.log   +log_file_55=./core_55_traces.log   +log_file_56=./core_56_traces.log   +log_file_57=./core_57_traces.log   +log_file_58=./core_58_traces.log   +log_file_59=./core_59_traces.log   +log_file_60=./core_60_traces.log   +log_file_61=./core_61_traces.log   +log_file_62=./core_62_traces.log   +log_file_63=./core_63_traces.log   +log_file_64=./core_64_traces.log   +log_file_65=./core_65_traces.log   +log_file_66=./core_66_traces.log   +log_file_67=./core_67_traces.log   +log_file_68=./core_68_traces.log   +log_file_69=./core_69_traces.log   +log_file_70=./core_70_traces.log   +log_file_71=./core_71_traces.log   +log_file_72=./core_72_traces.log   +log_file_73=./core_73_traces.log   +log_file_74=./core_74_traces.log   +log_file_75=./core_75_traces.log   +log_file_76=./core_76_traces.log   +log_file_77=./core_77_traces.log   +log_file_78=./core_78_traces.log   +log_file_79=./core_79_traces.log   +log_file_80=./core_80_traces.log   +log_file_81=./core_81_traces.log   +log_file_82=./core_82_traces.log   +log_file_83=./core_83_traces.log   +log_file_84=./core_84_traces.log   +log_file_85=./core_85_traces.log   +log_file_86=./core_86_traces.log   +log_file_87=./core_87_traces.log   +log_file_88=./core_88_traces.log   +log_file_89=./core_89_traces.log   +log_file_90=./core_90_traces.log   +log_file_91=./core_91_traces.log   +log_file_92=./core_92_traces.log   +log_file_93=./core_93_traces.log   +log_file_94=./core_94_traces.log   +log_file_95=./core_95_traces.log   +log_file_96=./core_96_traces.log   +log_file_97=./core_97_traces.log   +log_file_98=./core_98_traces.log   +log_file_99=./core_99_traces.log   +log_file_100=./core_100_traces.log   +log_file_101=./core_101_traces.log   +log_file_102=./core_102_traces.log   +log_file_103=./core_103_traces.log   +log_file_104=./core_104_traces.log   +log_file_105=./core_105_traces.log   +log_file_106=./core_106_traces.log   +log_file_107=./core_107_traces.log   +log_file_108=./core_108_traces.log   +log_file_109=./core_109_traces.log   +log_file_110=./core_110_traces.log   +log_file_111=./core_111_traces.log   +log_file_112=./core_112_traces.log   +log_file_113=./core_113_traces.log   +log_file_114=./core_114_traces.log   +log_file_115=./core_115_traces.log   +log_file_116=./core_116_traces.log   +log_file_117=./core_117_traces.log   +log_file_118=./core_118_traces.log   +log_file_119=./core_119_traces.log   +log_file_120=./core_120_traces.log   +log_file_121=./core_121_traces.log   +log_file_122=./core_122_traces.log   +log_file_123=./core_123_traces.log   +log_file_124=./core_124_traces.log   +log_file_125=./core_125_traces.log   +log_file_126=./core_126_traces.log   +log_file_127=./core_127_traces.log   +log_file_128=./core_128_traces.log   +log_file_129=./core_129_traces.log   +log_file_130=./core_130_traces.log   +log_file_131=./core_131_traces.log   +log_file_132=./core_132_traces.log   +log_file_133=./core_133_traces.log   +log_file_134=./core_134_traces.log   +log_file_135=./core_135_traces.log   +log_file_136=./core_136_traces.log   +log_file_137=./core_137_traces.log   +log_file_138=./core_138_traces.log   +log_file_139=./core_139_traces.log   +log_file_140=./core_140_traces.log   +log_file_141=./core_141_traces.log   +log_file_142=./core_142_traces.log   +log_file_143=./core_143_traces.log   +log_file_144=./core_144_traces.log   +log_file_145=./core_145_traces.log   +log_file_146=./core_146_traces.log   +log_file_147=./core_147_traces.log   +log_file_148=./core_148_traces.log   +log_file_149=./core_149_traces.log   +log_file_150=./core_150_traces.log   +log_file_151=./core_151_traces.log   +log_file_152=./core_152_traces.log   +log_file_153=./core_153_traces.log   +log_file_154=./core_154_traces.log   +log_file_155=./core_155_traces.log   +log_file_156=./core_156_traces.log   +log_file_157=./core_157_traces.log   +log_file_158=./core_158_traces.log   +log_file_159=./core_159_traces.log   +log_file_160=./core_160_traces.log   +log_file_161=./core_161_traces.log   +log_file_162=./core_162_traces.log   +log_file_163=./core_163_traces.log   +log_file_164=./core_164_traces.log   +log_file_165=./core_165_traces.log   +log_file_166=./core_166_traces.log   +log_file_167=./core_167_traces.log   +log_file_168=./core_168_traces.log   +log_file_169=./core_169_traces.log   +log_file_170=./core_170_traces.log   +log_file_171=./core_171_traces.log   +log_file_172=./core_172_traces.log   +log_file_173=./core_173_traces.log   +log_file_174=./core_174_traces.log   +log_file_175=./core_175_traces.log   +log_file_176=./core_176_traces.log   +log_file_177=./core_177_traces.log   +log_file_178=./core_178_traces.log   +log_file_179=./core_179_traces.log   +log_file_180=./core_180_traces.log   +log_file_181=./core_181_traces.log   +log_file_182=./core_182_traces.log   +log_file_183=./core_183_traces.log   +log_file_184=./core_184_traces.log   +log_file_185=./core_185_traces.log   +log_file_186=./core_186_traces.log   +log_file_187=./core_187_traces.log   +log_file_188=./core_188_traces.log   +log_file_189=./core_189_traces.log   +log_file_190=./core_190_traces.log   +log_file_191=./core_191_traces.log   +log_file_192=./core_192_traces.log   +log_file_193=./core_193_traces.log   +log_file_194=./core_194_traces.log   +log_file_195=./core_195_traces.log   +log_file_196=./core_196_traces.log   +log_file_197=./core_197_traces.log   +log_file_198=./core_198_traces.log   +log_file_199=./core_199_traces.log   +log_file_200=./core_200_traces.log   +log_file_201=./core_201_traces.log   +log_file_202=./core_202_traces.log   +log_file_203=./core_203_traces.log   +log_file_204=./core_204_traces.log   +log_file_205=./core_205_traces.log   +log_file_206=./core_206_traces.log   +log_file_207=./core_207_traces.log   +log_file_208=./core_208_traces.log   +log_file_209=./core_209_traces.log   +log_file_210=./core_210_traces.log   +log_file_211=./core_211_traces.log   +log_file_212=./core_212_traces.log   +log_file_213=./core_213_traces.log   +log_file_214=./core_214_traces.log   +log_file_215=./core_215_traces.log   +log_file_216=./core_216_traces.log   +log_file_217=./core_217_traces.log   +log_file_218=./core_218_traces.log   +log_file_219=./core_219_traces.log   +log_file_220=./core_220_traces.log   +log_file_221=./core_221_traces.log   +log_file_222=./core_222_traces.log   +log_file_223=./core_223_traces.log   +log_file_224=./core_224_traces.log   +log_file_225=./core_225_traces.log   +log_file_226=./core_226_traces.log   +log_file_227=./core_227_traces.log   +log_file_228=./core_228_traces.log   +log_file_229=./core_229_traces.log   +log_file_230=./core_230_traces.log   +log_file_231=./core_231_traces.log   +log_file_232=./core_232_traces.log   +log_file_233=./core_233_traces.log   +log_file_234=./core_234_traces.log   +log_file_235=./core_235_traces.log   +log_file_236=./core_236_traces.log   +log_file_237=./core_237_traces.log   +log_file_238=./core_238_traces.log   +log_file_239=./core_239_traces.log   +log_file_240=./core_240_traces.log   +log_file_241=./core_241_traces.log   +log_file_242=./core_242_traces.log   +log_file_243=./core_243_traces.log   +log_file_244=./core_244_traces.log   +log_file_245=./core_245_traces.log   +log_file_246=./core_246_traces.log   +log_file_247=./core_247_traces.log   +log_file_248=./core_248_traces.log   +log_file_249=./core_249_traces.log   +log_file_250=./core_250_traces.log   +log_file_251=./core_251_traces.log   +log_file_252=./core_252_traces.log   +log_file_253=./core_253_traces.log   +log_file_254=./core_254_traces.log   +log_file_255=./core_255_traces.log                                                                                             \
+itb_file=/scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
Reading pref.tcl

# 2023.4

# vsim -c vopt_tb -t 1ns -suppress 3009 -do "run -a" "+INST_HEX=stim_instr.txt" "+DATA_HEX=stim_data.txt" "+INST_ENTRY=0xCC000000" "+DATA_ENTRY=0xCC010000" "+BOOT_ADDR=0xCC000080" "+log_file_0=./core_0_traces.log" "+log_file_1=./core_1_traces.log" "+log_file_2=./core_2_traces.log" "+log_file_3=./core_3_traces.log" "+log_file_4=./core_4_traces.log" "+log_file_5=./core_5_traces.log" "+log_file_6=./core_6_traces.log" "+log_file_7=./core_7_traces.log" "+log_file_8=./core_8_traces.log" "+log_file_9=./core_9_traces.log" "+log_file_10=./core_10_traces.log" "+log_file_11=./core_11_traces.log" "+log_file_12=./core_12_traces.log" "+log_file_13=./core_13_traces.log" "+log_file_14=./core_14_traces.log" "+log_file_15=./core_15_traces.log" "+log_file_16=./core_16_traces.log" "+log_file_17=./core_17_traces.log" "+log_file_18=./core_18_traces.log" "+log_file_19=./core_19_traces.log" "+log_file_20=./core_20_traces.log" "+log_file_21=./core_21_traces.log" "+log_file_22=./core_22_traces.log" "+log_file_23=./core_23_traces.log" "+log_file_24=./core_24_traces.log" "+log_file_25=./core_25_traces.log" "+log_file_26=./core_26_traces.log" "+log_file_27=./core_27_traces.log" "+log_file_28=./core_28_traces.log" "+log_file_29=./core_29_traces.log" "+log_file_30=./core_30_traces.log" "+log_file_31=./core_31_traces.log" "+log_file_32=./core_32_traces.log" "+log_file_33=./core_33_traces.log" "+log_file_34=./core_34_traces.log" "+log_file_35=./core_35_traces.log" "+log_file_36=./core_36_traces.log" "+log_file_37=./core_37_traces.log" "+log_file_38=./core_38_traces.log" "+log_file_39=./core_39_traces.log" "+log_file_40=./core_40_traces.log" "+log_file_41=./core_41_traces.log" "+log_file_42=./core_42_traces.log" "+log_file_43=./core_43_traces.log" "+log_file_44=./core_44_traces.log" "+log_file_45=./core_45_traces.log" "+log_file_46=./core_46_traces.log" "+log_file_47=./core_47_traces.log" "+log_file_48=./core_48_traces.log" "+log_file_49=./core_49_traces.log" "+log_file_50=./core_50_traces.log" "+log_file_51=./core_51_traces.log" "+log_file_52=./core_52_traces.log" "+log_file_53=./core_53_traces.log" "+log_file_54=./core_54_traces.log" "+log_file_55=./core_55_traces.log" "+log_file_56=./core_56_traces.log" "+log_file_57=./core_57_traces.log" "+log_file_58=./core_58_traces.log" "+log_file_59=./core_59_traces.log" "+log_file_60=./core_60_traces.log" "+log_file_61=./core_61_traces.log" "+log_file_62=./core_62_traces.log" "+log_file_63=./core_63_traces.log" "+log_file_64=./core_64_traces.log" "+log_file_65=./core_65_traces.log" "+log_file_66=./core_66_traces.log" "+log_file_67=./core_67_traces.log" "+log_file_68=./core_68_traces.log" "+log_file_69=./core_69_traces.log" "+log_file_70=./core_70_traces.log" "+log_file_71=./core_71_traces.log" "+log_file_72=./core_72_traces.log" "+log_file_73=./core_73_traces.log" "+log_file_74=./core_74_traces.log" "+log_file_75=./core_75_traces.log" "+log_file_76=./core_76_traces.log" "+log_file_77=./core_77_traces.log" "+log_file_78=./core_78_traces.log" "+log_file_79=./core_79_traces.log" "+log_file_80=./core_80_traces.log" "+log_file_81=./core_81_traces.log" "+log_file_82=./core_82_traces.log" "+log_file_83=./core_83_traces.log" "+log_file_84=./core_84_traces.log" "+log_file_85=./core_85_traces.log" "+log_file_86=./core_86_traces.log" "+log_file_87=./core_87_traces.log" "+log_file_88=./core_88_traces.log" "+log_file_89=./core_89_traces.log" "+log_file_90=./core_90_traces.log" "+log_file_91=./core_91_traces.log" "+log_file_92=./core_92_traces.log" "+log_file_93=./core_93_traces.log" "+log_file_94=./core_94_traces.log" "+log_file_95=./core_95_traces.log" "+log_file_96=./core_96_traces.log" "+log_file_97=./core_97_traces.log" "+log_file_98=./core_98_traces.log" "+log_file_99=./core_99_traces.log" "+log_file_100=./core_100_traces.log" "+log_file_101=./core_101_traces.log" "+log_file_102=./core_102_traces.log" "+log_file_103=./core_103_traces.log" "+log_file_104=./core_104_traces.log" "+log_file_105=./core_105_traces.log" "+log_file_106=./core_106_traces.log" "+log_file_107=./core_107_traces.log" "+log_file_108=./core_108_traces.log" "+log_file_109=./core_109_traces.log" "+log_file_110=./core_110_traces.log" "+log_file_111=./core_111_traces.log" "+log_file_112=./core_112_traces.log" "+log_file_113=./core_113_traces.log" "+log_file_114=./core_114_traces.log" "+log_file_115=./core_115_traces.log" "+log_file_116=./core_116_traces.log" "+log_file_117=./core_117_traces.log" "+log_file_118=./core_118_traces.log" "+log_file_119=./core_119_traces.log" "+log_file_120=./core_120_traces.log" "+log_file_121=./core_121_traces.log" "+log_file_122=./core_122_traces.log" "+log_file_123=./core_123_traces.log" "+log_file_124=./core_124_traces.log" "+log_file_125=./core_125_traces.log" "+log_file_126=./core_126_traces.log" "+log_file_127=./core_127_traces.log" "+log_file_128=./core_128_traces.log" "+log_file_129=./core_129_traces.log" "+log_file_130=./core_130_traces.log" "+log_file_131=./core_131_traces.log" "+log_file_132=./core_132_traces.log" "+log_file_133=./core_133_traces.log" "+log_file_134=./core_134_traces.log" "+log_file_135=./core_135_traces.log" "+log_file_136=./core_136_traces.log" "+log_file_137=./core_137_traces.log" "+log_file_138=./core_138_traces.log" "+log_file_139=./core_139_traces.log" "+log_file_140=./core_140_traces.log" "+log_file_141=./core_141_traces.log" "+log_file_142=./core_142_traces.log" "+log_file_143=./core_143_traces.log" "+log_file_144=./core_144_traces.log" "+log_file_145=./core_145_traces.log" "+log_file_146=./core_146_traces.log" "+log_file_147=./core_147_traces.log" "+log_file_148=./core_148_traces.log" "+log_file_149=./core_149_traces.log" "+log_file_150=./core_150_traces.log" "+log_file_151=./core_151_traces.log" "+log_file_152=./core_152_traces.log" "+log_file_153=./core_153_traces.log" "+log_file_154=./core_154_traces.log" "+log_file_155=./core_155_traces.log" "+log_file_156=./core_156_traces.log" "+log_file_157=./core_157_traces.log" "+log_file_158=./core_158_traces.log" "+log_file_159=./core_159_traces.log" "+log_file_160=./core_160_traces.log" "+log_file_161=./core_161_traces.log" "+log_file_162=./core_162_traces.log" "+log_file_163=./core_163_traces.log" "+log_file_164=./core_164_traces.log" "+log_file_165=./core_165_traces.log" "+log_file_166=./core_166_traces.log" "+log_file_167=./core_167_traces.log" "+log_file_168=./core_168_traces.log" "+log_file_169=./core_169_traces.log" "+log_file_170=./core_170_traces.log" "+log_file_171=./core_171_traces.log" "+log_file_172=./core_172_traces.log" "+log_file_173=./core_173_traces.log" "+log_file_174=./core_174_traces.log" "+log_file_175=./core_175_traces.log" "+log_file_176=./core_176_traces.log" "+log_file_177=./core_177_traces.log" "+log_file_178=./core_178_traces.log" "+log_file_179=./core_179_traces.log" "+log_file_180=./core_180_traces.log" "+log_file_181=./core_181_traces.log" "+log_file_182=./core_182_traces.log" "+log_file_183=./core_183_traces.log" "+log_file_184=./core_184_traces.log" "+log_file_185=./core_185_traces.log" "+log_file_186=./core_186_traces.log" "+log_file_187=./core_187_traces.log" "+log_file_188=./core_188_traces.log" "+log_file_189=./core_189_traces.log" "+log_file_190=./core_190_traces.log" "+log_file_191=./core_191_traces.log" "+log_file_192=./core_192_traces.log" "+log_file_193=./core_193_traces.log" "+log_file_194=./core_194_traces.log" "+log_file_195=./core_195_traces.log" "+log_file_196=./core_196_traces.log" "+log_file_197=./core_197_traces.log" "+log_file_198=./core_198_traces.log" "+log_file_199=./core_199_traces.log" "+log_file_200=./core_200_traces.log" "+log_file_201=./core_201_traces.log" "+log_file_202=./core_202_traces.log" "+log_file_203=./core_203_traces.log" "+log_file_204=./core_204_traces.log" "+log_file_205=./core_205_traces.log" "+log_file_206=./core_206_traces.log" "+log_file_207=./core_207_traces.log" "+log_file_208=./core_208_traces.log" "+log_file_209=./core_209_traces.log" "+log_file_210=./core_210_traces.log" "+log_file_211=./core_211_traces.log" "+log_file_212=./core_212_traces.log" "+log_file_213=./core_213_traces.log" "+log_file_214=./core_214_traces.log" "+log_file_215=./core_215_traces.log" "+log_file_216=./core_216_traces.log" "+log_file_217=./core_217_traces.log" "+log_file_218=./core_218_traces.log" "+log_file_219=./core_219_traces.log" "+log_file_220=./core_220_traces.log" "+log_file_221=./core_221_traces.log" "+log_file_222=./core_222_traces.log" "+log_file_223=./core_223_traces.log" "+log_file_224=./core_224_traces.log" "+log_file_225=./core_225_traces.log" "+log_file_226=./core_226_traces.log" "+log_file_227=./core_227_traces.log" "+log_file_228=./core_228_traces.log" "+log_file_229=./core_229_traces.log" "+log_file_230=./core_230_traces.log" "+log_file_231=./core_231_traces.log" "+log_file_232=./core_232_traces.log" "+log_file_233=./core_233_traces.log" "+log_file_234=./core_234_traces.log" "+log_file_235=./core_235_traces.log" "+log_file_236=./core_236_traces.log" "+log_file_237=./core_237_traces.log" "+log_file_238=./core_238_traces.log" "+log_file_239=./core_239_traces.log" "+log_file_240=./core_240_traces.log" "+log_file_241=./core_241_traces.log" "+log_file_242=./core_242_traces.log" "+log_file_243=./core_243_traces.log" "+log_file_244=./core_244_traces.log" "+log_file_245=./core_245_traces.log" "+log_file_246=./core_246_traces.log" "+log_file_247=./core_247_traces.log" "+log_file_248=./core_248_traces.log" "+log_file_249=./core_249_traces.log" "+log_file_250=./core_250_traces.log" "+log_file_251=./core_251_traces.log" "+log_file_252=./core_252_traces.log" "+log_file_253=./core_253_traces.log" "+log_file_254=./core_254_traces.log" "+log_file_255=./core_255_traces.log" "+itb_file=/scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb" 
# Start time: 21:24:30 on Jan 17,2025
# //  Questa Sim-64
# //  Version 2023.4 linux_x86_64 Oct  9 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.axi_pkg(fast)
# Loading work.redmule_mesh_pkg(fast)
# Loading work.redmule_tile_tb_pkg(fast)
# Loading work.idma_pkg(fast)
# Loading work.cf_math_pkg(fast)
# Loading work.obi_pkg(fast)
# Loading work.redmule_tile_pkg(fast)
# Loading work.redmule_mesh_tb_pkg(fast)
# Loading work.redmule_mesh_tb(fast)
# Loading work.cv32e40x_pkg(fast)
# Loading work.fpnew_pkg(fast)
# Loading work.hwpe_stream_package(fast)
# Loading work.hci_package(fast)
# Loading work.redmule_pkg(fast)
# Loading work.redmule_tile(fast)
# Loading work.axi_to_obi(fast)
# Loading work.rr_arb_tree(fast)
# Loading work.rr_arb_tree(fast__1)
# Loading work.redmule_ctrl_sv_unit(fast)
# Loading work.redmule_castin_sv_unit(fast)
# Loading work.hci_core_fifo_sv_unit(fast)
# Loading work.redmule_castout_sv_unit(fast)
# Loading work.hci_core_assign_sv_unit(fast)
# Loading work.hwpe_stream_fifo_sv_unit(fast)
# Loading work.hwpe_stream_addressgen_v3_sv_unit(fast)
# Loading work.hci_core_sink_sv_unit(fast)
# Loading work.hwpe_ctrl_package(fast)
# Loading work.redmule_top(fast)
# Loading work.hci_core_assign(fast)
# Loading work.hci_core_mux_dynamic_sv_unit(fast)
# Loading work.hci_core_mux_dynamic(fast)
# Loading work.fpnew_cast_multi(fast)
# Loading work.hci_core_assign(fast__2)
# Loading work.hci_core_mux_dynamic(fast__1)
# Loading work.hci_core_fifo(fast)
# Loading work.hci_core_source_sv_unit(fast)
# Loading work.hci_core_source(fast)
# Loading work.hwpe_stream_assign_sv_unit(fast)
# Loading work.hwpe_stream_assign(fast)
# Loading work.redmule_row(fast)
# Loading work.cv32e40x_wrapper(fast)
# Loading work.cv32e40x_rvfi_pkg(fast)
# Loading work.cv32e40x_rvfi(fast)
# Loading work.cv32e40x_rvfi_sim_trace(fast)
# Loading work.obi_demux(fast)
# Loading work.hci_interconnect_sv_unit(fast)
# Loading work.hci_interconnect(fast)
# Loading work.hci_log_interconnect_l2_sv_unit(fast)
# Loading work.hci_log_interconnect_l2(fast)
# Loading work.hci_hwpe_interconnect(fast)
# Loading work.hci_hwpe_reorder_sv_unit(fast)
# Loading work.hci_hwpe_reorder(fast)
# Loading work.hci_shallow_interconnect_sv_unit(fast)
# Loading work.hci_shallow_interconnect(fast)
# Loading work.hci_core_assign(fast__4)
# Loading work.l1_spm(fast)
# Loading work.tc_sram(fast)
# Loading work.xif_inst_demux(fast)
# Loading work.idma_reg32_3d_reg_pkg(fast)
# Loading work.idma_ctrl(fast)
# Loading work.rr_arb_tree(fast__2)
# Loading work.idma_legalizer_page_splitter(fast)
# Loading work.riscv_instr_branch(fast)
# Loading work.snitch_icache_pkg(fast)
# Loading work.pulp_icache_wrap(fast)
# Loading work.rr_arb_tree(fast__3)
# Loading work.rr_arb_tree(fast__4)
# Loading work.tc_sram_impl(fast)
# Loading work.rr_arb_tree(fast__5)
# Loading work.axi_xbar(fast)
# Loading work.spill_register(fast__2)
# Loading work.spill_register(fast__4)
# Loading work.spill_register(fast__5)
# Loading work.spill_register(fast__6)
# Loading work.spill_register(fast__7)
# Loading work.rr_arb_tree(fast__6)
# Loading work.axi_id_prepend(fast)
# Loading work.rr_arb_tree(fast__7)
# Loading work.rr_arb_tree(fast__8)
# Loading work.fractal_sync_xif_inst_decoder(fast)
# Loading work.redmule_tile(fast__1)
# Loading work.redmule_tile(fast__2)
# Loading work.redmule_tile(fast__3)
# Loading work.redmule_tile(fast__4)
# Loading work.redmule_tile(fast__5)
# Loading work.redmule_tile(fast__6)
# Loading work.redmule_tile(fast__7)
# Loading work.redmule_tile(fast__8)
# Loading work.redmule_tile(fast__9)
# Loading work.redmule_tile(fast__10)
# Loading work.redmule_tile(fast__11)
# Loading work.redmule_tile(fast__12)
# Loading work.redmule_tile(fast__13)
# Loading work.redmule_tile(fast__14)
# Loading work.redmule_tile(fast__15)
# Loading work.redmule_tile(fast__16)
# Loading work.redmule_tile(fast__17)
# Loading work.redmule_tile(fast__18)
# Loading work.redmule_tile(fast__19)
# Loading work.redmule_tile(fast__20)
# Loading work.redmule_tile(fast__21)
# Loading work.redmule_tile(fast__22)
# Loading work.redmule_tile(fast__23)
# Loading work.redmule_tile(fast__24)
# Loading work.redmule_tile(fast__25)
# Loading work.redmule_tile(fast__26)
# Loading work.redmule_tile(fast__27)
# Loading work.redmule_tile(fast__28)
# Loading work.redmule_tile(fast__29)
# Loading work.redmule_tile(fast__30)
# Loading work.redmule_tile(fast__31)
# Loading work.redmule_tile(fast__32)
# Loading work.redmule_tile(fast__33)
# Loading work.redmule_tile(fast__34)
# Loading work.redmule_tile(fast__35)
# Loading work.redmule_tile(fast__36)
# Loading work.redmule_tile(fast__37)
# Loading work.redmule_tile(fast__38)
# Loading work.redmule_tile(fast__39)
# Loading work.redmule_tile(fast__40)
# Loading work.redmule_tile(fast__41)
# Loading work.redmule_tile(fast__42)
# Loading work.redmule_tile(fast__43)
# Loading work.redmule_tile(fast__44)
# Loading work.redmule_tile(fast__45)
# Loading work.redmule_tile(fast__46)
# Loading work.redmule_tile(fast__47)
# Loading work.redmule_tile(fast__48)
# Loading work.redmule_tile(fast__49)
# Loading work.redmule_tile(fast__50)
# Loading work.redmule_tile(fast__51)
# Loading work.redmule_tile(fast__52)
# Loading work.redmule_tile(fast__53)
# Loading work.redmule_tile(fast__54)
# Loading work.redmule_tile(fast__55)
# Loading work.redmule_tile(fast__56)
# Loading work.redmule_tile(fast__57)
# Loading work.redmule_tile(fast__58)
# Loading work.redmule_tile(fast__59)
# Loading work.redmule_tile(fast__60)
# Loading work.redmule_tile(fast__61)
# Loading work.redmule_tile(fast__62)
# Loading work.redmule_tile(fast__63)
# Loading work.redmule_tile(fast__64)
# Loading work.redmule_tile(fast__65)
# Loading work.redmule_tile(fast__66)
# Loading work.redmule_tile(fast__67)
# Loading work.redmule_tile(fast__68)
# Loading work.redmule_tile(fast__69)
# Loading work.redmule_tile(fast__70)
# Loading work.redmule_tile(fast__71)
# Loading work.redmule_tile(fast__72)
# Loading work.redmule_tile(fast__73)
# Loading work.redmule_tile(fast__74)
# Loading work.redmule_tile(fast__75)
# Loading work.redmule_tile(fast__76)
# Loading work.redmule_tile(fast__77)
# Loading work.redmule_tile(fast__78)
# Loading work.redmule_tile(fast__79)
# Loading work.redmule_tile(fast__80)
# Loading work.redmule_tile(fast__81)
# Loading work.redmule_tile(fast__82)
# Loading work.redmule_tile(fast__83)
# Loading work.redmule_tile(fast__84)
# Loading work.redmule_tile(fast__85)
# Loading work.redmule_tile(fast__86)
# Loading work.redmule_tile(fast__87)
# Loading work.redmule_tile(fast__88)
# Loading work.redmule_tile(fast__89)
# Loading work.redmule_tile(fast__90)
# Loading work.redmule_tile(fast__91)
# Loading work.redmule_tile(fast__92)
# Loading work.redmule_tile(fast__93)
# Loading work.redmule_tile(fast__94)
# Loading work.redmule_tile(fast__95)
# Loading work.redmule_tile(fast__96)
# Loading work.redmule_tile(fast__97)
# Loading work.redmule_tile(fast__98)
# Loading work.redmule_tile(fast__99)
# Loading work.redmule_tile(fast__100)
# Loading work.redmule_tile(fast__101)
# Loading work.redmule_tile(fast__102)
# Loading work.redmule_tile(fast__103)
# Loading work.redmule_tile(fast__104)
# Loading work.redmule_tile(fast__105)
# Loading work.redmule_tile(fast__106)
# Loading work.redmule_tile(fast__107)
# Loading work.redmule_tile(fast__108)
# Loading work.redmule_tile(fast__109)
# Loading work.redmule_tile(fast__110)
# Loading work.redmule_tile(fast__111)
# Loading work.redmule_tile(fast__112)
# Loading work.redmule_tile(fast__113)
# Loading work.redmule_tile(fast__114)
# Loading work.redmule_tile(fast__115)
# Loading work.redmule_tile(fast__116)
# Loading work.redmule_tile(fast__117)
# Loading work.redmule_tile(fast__118)
# Loading work.redmule_tile(fast__119)
# Loading work.redmule_tile(fast__120)
# Loading work.redmule_tile(fast__121)
# Loading work.redmule_tile(fast__122)
# Loading work.redmule_tile(fast__123)
# Loading work.redmule_tile(fast__124)
# Loading work.redmule_tile(fast__125)
# Loading work.redmule_tile(fast__126)
# Loading work.redmule_tile(fast__127)
# Loading work.redmule_tile(fast__128)
# Loading work.redmule_tile(fast__129)
# Loading work.redmule_tile(fast__130)
# Loading work.redmule_tile(fast__131)
# Loading work.redmule_tile(fast__132)
# Loading work.redmule_tile(fast__133)
# Loading work.redmule_tile(fast__134)
# Loading work.redmule_tile(fast__135)
# Loading work.redmule_tile(fast__136)
# Loading work.redmule_tile(fast__137)
# Loading work.redmule_tile(fast__138)
# Loading work.redmule_tile(fast__139)
# Loading work.redmule_tile(fast__140)
# Loading work.redmule_tile(fast__141)
# Loading work.redmule_tile(fast__142)
# Loading work.redmule_tile(fast__143)
# Loading work.redmule_tile(fast__144)
# Loading work.redmule_tile(fast__145)
# Loading work.redmule_tile(fast__146)
# Loading work.redmule_tile(fast__147)
# Loading work.redmule_tile(fast__148)
# Loading work.redmule_tile(fast__149)
# Loading work.redmule_tile(fast__150)
# Loading work.redmule_tile(fast__151)
# Loading work.redmule_tile(fast__152)
# Loading work.redmule_tile(fast__153)
# Loading work.redmule_tile(fast__154)
# Loading work.redmule_tile(fast__155)
# Loading work.redmule_tile(fast__156)
# Loading work.redmule_tile(fast__157)
# Loading work.redmule_tile(fast__158)
# Loading work.redmule_tile(fast__159)
# Loading work.redmule_tile(fast__160)
# Loading work.redmule_tile(fast__161)
# Loading work.redmule_tile(fast__162)
# Loading work.redmule_tile(fast__163)
# Loading work.redmule_tile(fast__164)
# Loading work.redmule_tile(fast__165)
# Loading work.redmule_tile(fast__166)
# Loading work.redmule_tile(fast__167)
# Loading work.redmule_tile(fast__168)
# Loading work.redmule_tile(fast__169)
# Loading work.redmule_tile(fast__170)
# Loading work.redmule_tile(fast__171)
# Loading work.redmule_tile(fast__172)
# Loading work.redmule_tile(fast__173)
# Loading work.redmule_tile(fast__174)
# Loading work.redmule_tile(fast__175)
# Loading work.redmule_tile(fast__176)
# Loading work.redmule_tile(fast__177)
# Loading work.redmule_tile(fast__178)
# Loading work.redmule_tile(fast__179)
# Loading work.redmule_tile(fast__180)
# Loading work.redmule_tile(fast__181)
# Loading work.redmule_tile(fast__182)
# Loading work.redmule_tile(fast__183)
# Loading work.redmule_tile(fast__184)
# Loading work.redmule_tile(fast__185)
# Loading work.redmule_tile(fast__186)
# Loading work.redmule_tile(fast__187)
# Loading work.redmule_tile(fast__188)
# Loading work.redmule_tile(fast__189)
# Loading work.redmule_tile(fast__190)
# Loading work.redmule_tile(fast__191)
# Loading work.redmule_tile(fast__192)
# Loading work.redmule_tile(fast__193)
# Loading work.redmule_tile(fast__194)
# Loading work.redmule_tile(fast__195)
# Loading work.redmule_tile(fast__196)
# Loading work.redmule_tile(fast__197)
# Loading work.redmule_tile(fast__198)
# Loading work.redmule_tile(fast__199)
# Loading work.redmule_tile(fast__200)
# Loading work.redmule_tile(fast__201)
# Loading work.redmule_tile(fast__202)
# Loading work.redmule_tile(fast__203)
# Loading work.redmule_tile(fast__204)
# Loading work.redmule_tile(fast__205)
# Loading work.redmule_tile(fast__206)
# Loading work.redmule_tile(fast__207)
# Loading work.redmule_tile(fast__208)
# Loading work.redmule_tile(fast__209)
# Loading work.redmule_tile(fast__210)
# Loading work.redmule_tile(fast__211)
# Loading work.redmule_tile(fast__212)
# Loading work.redmule_tile(fast__213)
# Loading work.redmule_tile(fast__214)
# Loading work.redmule_tile(fast__215)
# Loading work.redmule_tile(fast__216)
# Loading work.redmule_tile(fast__217)
# Loading work.redmule_tile(fast__218)
# Loading work.redmule_tile(fast__219)
# Loading work.redmule_tile(fast__220)
# Loading work.redmule_tile(fast__221)
# Loading work.redmule_tile(fast__222)
# Loading work.redmule_tile(fast__223)
# Loading work.redmule_tile(fast__224)
# Loading work.redmule_tile(fast__225)
# Loading work.redmule_tile(fast__226)
# Loading work.redmule_tile(fast__227)
# Loading work.redmule_tile(fast__228)
# Loading work.redmule_tile(fast__229)
# Loading work.redmule_tile(fast__230)
# Loading work.redmule_tile(fast__231)
# Loading work.redmule_tile(fast__232)
# Loading work.redmule_tile(fast__233)
# Loading work.redmule_tile(fast__234)
# Loading work.redmule_tile(fast__235)
# Loading work.redmule_tile(fast__236)
# Loading work.redmule_tile(fast__237)
# Loading work.redmule_tile(fast__238)
# Loading work.redmule_tile(fast__239)
# Loading work.redmule_tile(fast__240)
# Loading work.redmule_tile(fast__241)
# Loading work.redmule_tile(fast__242)
# Loading work.redmule_tile(fast__243)
# Loading work.redmule_tile(fast__244)
# Loading work.redmule_tile(fast__245)
# Loading work.redmule_tile(fast__246)
# Loading work.redmule_tile(fast__247)
# Loading work.redmule_tile(fast__248)
# Loading work.redmule_tile(fast__249)
# Loading work.redmule_tile(fast__250)
# Loading work.redmule_tile(fast__251)
# Loading work.redmule_tile(fast__252)
# Loading work.redmule_tile(fast__253)
# Loading work.redmule_tile(fast__254)
# Loading work.redmule_tile(fast__255)
# Loading work.floo_pkg(fast)
# Loading work.floo_axi_mesh_16x16_noc_pkg(fast)
# Loading work.redmule_mesh_vip(fast)
# Loading work.floo_axi_chimney(fast)
# Loading work.addr_decode(fast__2)
# Loading work.rr_arb_tree(fast__9)
# Loading work.floo_axi_chimney(fast__1)
# Loading work.floo_axi_router(fast)
# Loading work.rr_arb_tree(fast__10)
# Loading work.fractal_sync(fast)
# Loading work.fractal_sync(fast__1)
# Loading work.fractal_sync(fast__2)
# Loading work.fractal_sync(fast__3)
# Loading work.fractal_sync(fast__4)
# Loading work.fractal_sync(fast__5)
# Loading work.fractal_sync(fast__6)
# Loading work.fractal_sync(fast__7)
# Loading work.fractal_monitor(fast)
# Loading work.hci_core_intf(fast__10)
# Loading work.hci_mem_intf(fast__2)
# Loading work.hci_core_intf(fast__5)
# Loading work.hci_core_intf(fast__6)
# Loading work.hwpe_stream_intf_tcdm(fast__1)
# Loading work.hwpe_stream_intf_tcdm(fast__2)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[0]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[1]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[2]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[3]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[4]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[5]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[6]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[7]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[8]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[9]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[10]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[11]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[12]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[13]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[14]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[0]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[1]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[2]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[3]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[4]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[5]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[6]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[7]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[8]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[9]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[10]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[11]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[12]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[13]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[14]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (3) for port 'rf_re_id_i'. The port definition is at: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_rvfi.sv(58).
#    Time: 0 ns  Iteration: 0  Instance: /redmule_mesh_tb/fixture/gen_x_tile[15]/gen_y_tile[15]/dut/i_cv32e40x_core/rvfi_i File: /scratch/visachi/redmule_perf/redmule-mesh/.bender/git/checkouts/cv32e40x-52e515a0b3c13a0b/bhv/cv32e40x_wrapper.sv Line: 565
# run -a
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_0
# RISC-V Trace: Writing log to: ./core_0_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_1
# RISC-V Trace: Writing log to: ./core_1_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_2
# RISC-V Trace: Writing log to: ./core_2_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_3
# RISC-V Trace: Writing log to: ./core_3_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_4
# RISC-V Trace: Writing log to: ./core_4_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_5
# RISC-V Trace: Writing log to: ./core_5_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_6
# RISC-V Trace: Writing log to: ./core_6_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_7
# RISC-V Trace: Writing log to: ./core_7_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_8
# RISC-V Trace: Writing log to: ./core_8_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_9
# RISC-V Trace: Writing log to: ./core_9_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_10
# RISC-V Trace: Writing log to: ./core_10_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_11
# RISC-V Trace: Writing log to: ./core_11_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_12
# RISC-V Trace: Writing log to: ./core_12_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_13
# RISC-V Trace: Writing log to: ./core_13_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_14
# RISC-V Trace: Writing log to: ./core_14_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_15
# RISC-V Trace: Writing log to: ./core_15_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_16
# RISC-V Trace: Writing log to: ./core_16_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_17
# RISC-V Trace: Writing log to: ./core_17_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_18
# RISC-V Trace: Writing log to: ./core_18_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_19
# RISC-V Trace: Writing log to: ./core_19_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_20
# RISC-V Trace: Writing log to: ./core_20_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_21
# RISC-V Trace: Writing log to: ./core_21_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_22
# RISC-V Trace: Writing log to: ./core_22_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_23
# RISC-V Trace: Writing log to: ./core_23_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_24
# RISC-V Trace: Writing log to: ./core_24_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_25
# RISC-V Trace: Writing log to: ./core_25_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_26
# RISC-V Trace: Writing log to: ./core_26_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_27
# RISC-V Trace: Writing log to: ./core_27_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_28
# RISC-V Trace: Writing log to: ./core_28_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_29
# RISC-V Trace: Writing log to: ./core_29_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_30
# RISC-V Trace: Writing log to: ./core_30_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_31
# RISC-V Trace: Writing log to: ./core_31_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_32
# RISC-V Trace: Writing log to: ./core_32_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_33
# RISC-V Trace: Writing log to: ./core_33_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_34
# RISC-V Trace: Writing log to: ./core_34_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_35
# RISC-V Trace: Writing log to: ./core_35_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_36
# RISC-V Trace: Writing log to: ./core_36_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_37
# RISC-V Trace: Writing log to: ./core_37_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_38
# RISC-V Trace: Writing log to: ./core_38_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_39
# RISC-V Trace: Writing log to: ./core_39_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_40
# RISC-V Trace: Writing log to: ./core_40_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_41
# RISC-V Trace: Writing log to: ./core_41_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_42
# RISC-V Trace: Writing log to: ./core_42_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_43
# RISC-V Trace: Writing log to: ./core_43_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_44
# RISC-V Trace: Writing log to: ./core_44_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_45
# RISC-V Trace: Writing log to: ./core_45_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_46
# RISC-V Trace: Writing log to: ./core_46_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_47
# RISC-V Trace: Writing log to: ./core_47_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_48
# RISC-V Trace: Writing log to: ./core_48_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_49
# RISC-V Trace: Writing log to: ./core_49_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_50
# RISC-V Trace: Writing log to: ./core_50_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_51
# RISC-V Trace: Writing log to: ./core_51_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_52
# RISC-V Trace: Writing log to: ./core_52_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_53
# RISC-V Trace: Writing log to: ./core_53_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_54
# RISC-V Trace: Writing log to: ./core_54_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_55
# RISC-V Trace: Writing log to: ./core_55_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_56
# RISC-V Trace: Writing log to: ./core_56_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_57
# RISC-V Trace: Writing log to: ./core_57_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_58
# RISC-V Trace: Writing log to: ./core_58_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_59
# RISC-V Trace: Writing log to: ./core_59_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_60
# RISC-V Trace: Writing log to: ./core_60_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_61
# RISC-V Trace: Writing log to: ./core_61_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_62
# RISC-V Trace: Writing log to: ./core_62_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_63
# RISC-V Trace: Writing log to: ./core_63_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_64
# RISC-V Trace: Writing log to: ./core_64_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_65
# RISC-V Trace: Writing log to: ./core_65_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_66
# RISC-V Trace: Writing log to: ./core_66_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_67
# RISC-V Trace: Writing log to: ./core_67_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_68
# RISC-V Trace: Writing log to: ./core_68_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_69
# RISC-V Trace: Writing log to: ./core_69_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_70
# RISC-V Trace: Writing log to: ./core_70_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_71
# RISC-V Trace: Writing log to: ./core_71_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_72
# RISC-V Trace: Writing log to: ./core_72_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_73
# RISC-V Trace: Writing log to: ./core_73_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_74
# RISC-V Trace: Writing log to: ./core_74_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_75
# RISC-V Trace: Writing log to: ./core_75_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_76
# RISC-V Trace: Writing log to: ./core_76_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_77
# RISC-V Trace: Writing log to: ./core_77_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_78
# RISC-V Trace: Writing log to: ./core_78_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_79
# RISC-V Trace: Writing log to: ./core_79_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_80
# RISC-V Trace: Writing log to: ./core_80_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_81
# RISC-V Trace: Writing log to: ./core_81_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_82
# RISC-V Trace: Writing log to: ./core_82_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_83
# RISC-V Trace: Writing log to: ./core_83_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_84
# RISC-V Trace: Writing log to: ./core_84_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_85
# RISC-V Trace: Writing log to: ./core_85_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_86
# RISC-V Trace: Writing log to: ./core_86_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_87
# RISC-V Trace: Writing log to: ./core_87_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_88
# RISC-V Trace: Writing log to: ./core_88_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_89
# RISC-V Trace: Writing log to: ./core_89_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_90
# RISC-V Trace: Writing log to: ./core_90_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_91
# RISC-V Trace: Writing log to: ./core_91_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_92
# RISC-V Trace: Writing log to: ./core_92_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_93
# RISC-V Trace: Writing log to: ./core_93_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_94
# RISC-V Trace: Writing log to: ./core_94_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_95
# RISC-V Trace: Writing log to: ./core_95_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_96
# RISC-V Trace: Writing log to: ./core_96_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_97
# RISC-V Trace: Writing log to: ./core_97_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_98
# RISC-V Trace: Writing log to: ./core_98_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_99
# RISC-V Trace: Writing log to: ./core_99_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_100
# RISC-V Trace: Writing log to: ./core_100_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_101
# RISC-V Trace: Writing log to: ./core_101_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_102
# RISC-V Trace: Writing log to: ./core_102_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_103
# RISC-V Trace: Writing log to: ./core_103_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_104
# RISC-V Trace: Writing log to: ./core_104_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_105
# RISC-V Trace: Writing log to: ./core_105_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_106
# RISC-V Trace: Writing log to: ./core_106_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_107
# RISC-V Trace: Writing log to: ./core_107_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_108
# RISC-V Trace: Writing log to: ./core_108_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_109
# RISC-V Trace: Writing log to: ./core_109_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_110
# RISC-V Trace: Writing log to: ./core_110_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_111
# RISC-V Trace: Writing log to: ./core_111_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_112
# RISC-V Trace: Writing log to: ./core_112_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_113
# RISC-V Trace: Writing log to: ./core_113_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_114
# RISC-V Trace: Writing log to: ./core_114_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_115
# RISC-V Trace: Writing log to: ./core_115_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_116
# RISC-V Trace: Writing log to: ./core_116_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_117
# RISC-V Trace: Writing log to: ./core_117_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_118
# RISC-V Trace: Writing log to: ./core_118_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_119
# RISC-V Trace: Writing log to: ./core_119_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_120
# RISC-V Trace: Writing log to: ./core_120_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_121
# RISC-V Trace: Writing log to: ./core_121_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_122
# RISC-V Trace: Writing log to: ./core_122_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_123
# RISC-V Trace: Writing log to: ./core_123_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_124
# RISC-V Trace: Writing log to: ./core_124_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_125
# RISC-V Trace: Writing log to: ./core_125_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_126
# RISC-V Trace: Writing log to: ./core_126_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_127
# RISC-V Trace: Writing log to: ./core_127_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_128
# RISC-V Trace: Writing log to: ./core_128_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_129
# RISC-V Trace: Writing log to: ./core_129_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_130
# RISC-V Trace: Writing log to: ./core_130_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_131
# RISC-V Trace: Writing log to: ./core_131_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_132
# RISC-V Trace: Writing log to: ./core_132_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_133
# RISC-V Trace: Writing log to: ./core_133_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_134
# RISC-V Trace: Writing log to: ./core_134_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_135
# RISC-V Trace: Writing log to: ./core_135_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_136
# RISC-V Trace: Writing log to: ./core_136_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_137
# RISC-V Trace: Writing log to: ./core_137_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_138
# RISC-V Trace: Writing log to: ./core_138_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_139
# RISC-V Trace: Writing log to: ./core_139_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_140
# RISC-V Trace: Writing log to: ./core_140_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_141
# RISC-V Trace: Writing log to: ./core_141_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_142
# RISC-V Trace: Writing log to: ./core_142_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_143
# RISC-V Trace: Writing log to: ./core_143_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_144
# RISC-V Trace: Writing log to: ./core_144_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_145
# RISC-V Trace: Writing log to: ./core_145_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_146
# RISC-V Trace: Writing log to: ./core_146_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_147
# RISC-V Trace: Writing log to: ./core_147_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_148
# RISC-V Trace: Writing log to: ./core_148_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_149
# RISC-V Trace: Writing log to: ./core_149_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_150
# RISC-V Trace: Writing log to: ./core_150_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_151
# RISC-V Trace: Writing log to: ./core_151_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_152
# RISC-V Trace: Writing log to: ./core_152_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_153
# RISC-V Trace: Writing log to: ./core_153_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_154
# RISC-V Trace: Writing log to: ./core_154_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_155
# RISC-V Trace: Writing log to: ./core_155_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_156
# RISC-V Trace: Writing log to: ./core_156_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_157
# RISC-V Trace: Writing log to: ./core_157_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_158
# RISC-V Trace: Writing log to: ./core_158_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_159
# RISC-V Trace: Writing log to: ./core_159_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_160
# RISC-V Trace: Writing log to: ./core_160_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_161
# RISC-V Trace: Writing log to: ./core_161_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_162
# RISC-V Trace: Writing log to: ./core_162_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_163
# RISC-V Trace: Writing log to: ./core_163_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_164
# RISC-V Trace: Writing log to: ./core_164_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_165
# RISC-V Trace: Writing log to: ./core_165_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_166
# RISC-V Trace: Writing log to: ./core_166_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_167
# RISC-V Trace: Writing log to: ./core_167_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_168
# RISC-V Trace: Writing log to: ./core_168_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_169
# RISC-V Trace: Writing log to: ./core_169_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_170
# RISC-V Trace: Writing log to: ./core_170_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_171
# RISC-V Trace: Writing log to: ./core_171_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_172
# RISC-V Trace: Writing log to: ./core_172_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_173
# RISC-V Trace: Writing log to: ./core_173_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_174
# RISC-V Trace: Writing log to: ./core_174_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_175
# RISC-V Trace: Writing log to: ./core_175_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_176
# RISC-V Trace: Writing log to: ./core_176_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_177
# RISC-V Trace: Writing log to: ./core_177_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_178
# RISC-V Trace: Writing log to: ./core_178_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_179
# RISC-V Trace: Writing log to: ./core_179_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_180
# RISC-V Trace: Writing log to: ./core_180_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_181
# RISC-V Trace: Writing log to: ./core_181_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_182
# RISC-V Trace: Writing log to: ./core_182_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_183
# RISC-V Trace: Writing log to: ./core_183_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_184
# RISC-V Trace: Writing log to: ./core_184_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_185
# RISC-V Trace: Writing log to: ./core_185_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_186
# RISC-V Trace: Writing log to: ./core_186_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_187
# RISC-V Trace: Writing log to: ./core_187_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_188
# RISC-V Trace: Writing log to: ./core_188_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_189
# RISC-V Trace: Writing log to: ./core_189_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_190
# RISC-V Trace: Writing log to: ./core_190_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_191
# RISC-V Trace: Writing log to: ./core_191_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_192
# RISC-V Trace: Writing log to: ./core_192_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_193
# RISC-V Trace: Writing log to: ./core_193_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_194
# RISC-V Trace: Writing log to: ./core_194_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_195
# RISC-V Trace: Writing log to: ./core_195_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_196
# RISC-V Trace: Writing log to: ./core_196_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_197
# RISC-V Trace: Writing log to: ./core_197_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_198
# RISC-V Trace: Writing log to: ./core_198_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_199
# RISC-V Trace: Writing log to: ./core_199_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_200
# RISC-V Trace: Writing log to: ./core_200_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_201
# RISC-V Trace: Writing log to: ./core_201_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_202
# RISC-V Trace: Writing log to: ./core_202_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_203
# RISC-V Trace: Writing log to: ./core_203_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_204
# RISC-V Trace: Writing log to: ./core_204_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_205
# RISC-V Trace: Writing log to: ./core_205_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_206
# RISC-V Trace: Writing log to: ./core_206_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_207
# RISC-V Trace: Writing log to: ./core_207_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_208
# RISC-V Trace: Writing log to: ./core_208_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_209
# RISC-V Trace: Writing log to: ./core_209_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_210
# RISC-V Trace: Writing log to: ./core_210_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_211
# RISC-V Trace: Writing log to: ./core_211_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_212
# RISC-V Trace: Writing log to: ./core_212_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_213
# RISC-V Trace: Writing log to: ./core_213_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_214
# RISC-V Trace: Writing log to: ./core_214_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_215
# RISC-V Trace: Writing log to: ./core_215_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_216
# RISC-V Trace: Writing log to: ./core_216_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_217
# RISC-V Trace: Writing log to: ./core_217_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_218
# RISC-V Trace: Writing log to: ./core_218_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_219
# RISC-V Trace: Writing log to: ./core_219_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_220
# RISC-V Trace: Writing log to: ./core_220_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_221
# RISC-V Trace: Writing log to: ./core_221_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_222
# RISC-V Trace: Writing log to: ./core_222_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_223
# RISC-V Trace: Writing log to: ./core_223_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_224
# RISC-V Trace: Writing log to: ./core_224_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_225
# RISC-V Trace: Writing log to: ./core_225_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_226
# RISC-V Trace: Writing log to: ./core_226_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_227
# RISC-V Trace: Writing log to: ./core_227_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_228
# RISC-V Trace: Writing log to: ./core_228_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_229
# RISC-V Trace: Writing log to: ./core_229_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_230
# RISC-V Trace: Writing log to: ./core_230_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_231
# RISC-V Trace: Writing log to: ./core_231_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_232
# RISC-V Trace: Writing log to: ./core_232_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_233
# RISC-V Trace: Writing log to: ./core_233_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_234
# RISC-V Trace: Writing log to: ./core_234_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_235
# RISC-V Trace: Writing log to: ./core_235_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_236
# RISC-V Trace: Writing log to: ./core_236_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_237
# RISC-V Trace: Writing log to: ./core_237_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_238
# RISC-V Trace: Writing log to: ./core_238_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_239
# RISC-V Trace: Writing log to: ./core_239_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_240
# RISC-V Trace: Writing log to: ./core_240_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_241
# RISC-V Trace: Writing log to: ./core_241_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_242
# RISC-V Trace: Writing log to: ./core_242_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_243
# RISC-V Trace: Writing log to: ./core_243_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_244
# RISC-V Trace: Writing log to: ./core_244_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_245
# RISC-V Trace: Writing log to: ./core_245_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_246
# RISC-V Trace: Writing log to: ./core_246_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_247
# RISC-V Trace: Writing log to: ./core_247_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_248
# RISC-V Trace: Writing log to: ./core_248_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_249
# RISC-V Trace: Writing log to: ./core_249_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_250
# RISC-V Trace: Writing log to: ./core_250_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_251
# RISC-V Trace: Writing log to: ./core_251_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_252
# RISC-V Trace: Writing log to: ./core_252_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_253
# RISC-V Trace: Writing log to: ./core_253_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_254
# RISC-V Trace: Writing log to: ./core_254_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [cv32e40x_core]: RV32                       = RV32I
# [cv32e40x_core]: A_EXT                      = A
# [cv32e40x_core]: B_EXT                      = B_NONE
# [cv32e40x_core]: M_EXT                      = M
# [cv32e40x_core]: DEBUG                      = 1
# [cv32e40x_core]: DM_REGION_START            = 0xf0000000
# [cv32e40x_core]: DM_REGION_END              = 0xf0003fff
# [cv32e40x_core]: DBG_NUM_TRIGGERS           = 1
# [cv32e40x_core]: PMA_NUM_REGIONS            = 0 
# [cv32e40x_core]: CLIC                       = 0
# [cv32e40x_core]: CLIC_ID_WIDTH              = 1 
# [cv32e40x_core]: X_EXT                      = 1
# [cv32e40x_core]: X_NUM_RS                   = 3
# [cv32e40x_core]: X_ID_WIDTH                 = 2 
# [cv32e40x_core]: X_MEM_WIDTH                = 32 
# [cv32e40x_core]: X_RFR_WIDTH                = 32
# [cv32e40x_core]: X_RFW_WIDTH                = 32
# [cv32e40x_core]: X_MISA                     = 0x00000000
# [cv32e40x_core]: X_ECS_XS                   = 0
# [cv32e40x_core]: NUM_MHPMCOUNTERS           = 1 
# RISC-V Trace: Using log file path defined by plusarg: log_file_255
# RISC-V Trace: Writing log to: ./core_255_traces.log
# RISC-V Trace: Using itb path defined by plusarg: itb_file
# RISC-V Trace: Loading instruction table file /scratch/visachi/redmule_perf/redmule-mesh//work/sw/tests/nsync_xy_test.c/verif.itb
# RISC-V Trace: Loaded        8578 instructions.
# [mhartid 4] Starting NoC Synch test...
# [mhartid 5] Starting NoC Synch test...
# [mhartid 6] Starting NoC Synch test...
# [mhartid 7] Starting NoC Synch test...
# [mhartid 8] Starting NoC Synch test...
# [mhartid 9] Starting NoC Synch test...
# [mhartid 0] Starting NoC Synch test...
# [mhartid 1] Starting NoC Synch test...
# [mhartid 2] Starting NoC Synch test...
# [mhartid 3] Starting NoC Synch test...
# [mhartid 10] Starting NoC Synch test...
# [mhartid 11] Starting NoC Synch test...
# [mhartid 12] Starting NoC Synch test...
# [mhartid 13] Starting NoC Synch test...
# [mhartid 14] Starting NoC Synch test...
# [mhartid 15] Starting NoC Synch test...
# [mhartid 20] Starting NoC Synch test...
# [mhartid 21] Starting NoC Synch test...
# [mhartid 22] Starting NoC Synch test...
# [mhartid 23] Starting NoC Synch test...
# [mhartid 24] Starting NoC Synch test...
# [mhartid 25] Starting NoC Synch test...
# [mhartid 26] Starting NoC Synch test...
# [mhartid 27] Starting NoC Synch test...
# [mhartid 28] Starting NoC Synch test...
# [mhartid 29] Starting NoC Synch test...
# [mhartid 30] Starting NoC Synch test...
# [mhartid 31] Starting NoC Synch test...
# [mhartid 16] Starting NoC Synch test...
# [mhartid 17] Starting NoC Synch test...
# [mhartid 18] Starting NoC Synch test...
# [mhartid 19] Starting NoC Synch test...
# [mhartid 36] Starting NoC Synch test...
# [mhartid 37] Starting NoC Synch test...
# [mhartid 38] Starting NoC Synch test...
# [mhartid 39] Starting NoC Synch test...
# [mhartid 40] Starting NoC Synch test...
# [mhartid 41] Starting NoC Synch test...
# [mhartid 32] Starting NoC Synch test...
# [mhartid 33] Starting NoC Synch test...
# [mhartid 34] Starting NoC Synch test...
# [mhartid 35] Starting NoC Synch test...
# [mhartid 42] Starting NoC Synch test...
# [mhartid 43] Starting NoC Synch test...
# [mhartid 44] Starting NoC Synch test...
# [mhartid 45] Starting NoC Synch test...
# [mhartid 46] Starting NoC Synch test...
# [mhartid 47] Starting NoC Synch test...
# [mhartid 52] Starting NoC Synch test...
# [mhartid 53] Starting NoC Synch test...
# [mhartid 54] Starting NoC Synch test...
# [mhartid 55] Starting NoC Synch test...
# [mhartid 56] Starting NoC Synch test...
# [mhartid 57] Starting NoC Synch test...
# [mhartid 48] Starting NoC Synch test...
# [mhartid 49] Starting NoC Synch test...
# [mhartid 50] Starting NoC Synch test...
# [mhartid 51] Starting NoC Synch test...
# [mhartid 58] Starting NoC Synch test...
# [mhartid 59] Starting NoC Synch test...
# [mhartid 60] Starting NoC Synch test...
# [mhartid 61] Starting NoC Synch test...
# [mhartid 62] Starting NoC Synch test...
# [mhartid 63] Starting NoC Synch test...
# [mhartid 4] Running XY algorithm...
# [mhartid 5] Running XY algorithm...
# [mhartid 6] Running XY algorithm...
# [mhartid 7] Running XY algorithm...
# [mhartid 8] Running XY algorithm...
# [mhartid 9] Running XY algorithm...
# [mhartid 0] Running XY algorithm...
# [mhartid 1] Running XY algorithm...
# [mhartid 2] Running XY algorithm...
# [mhartid 3] Running XY algorithm...
# [mhartid 10] Running XY algorithm...
# [mhartid 11] Running XY algorithm...
# [mhartid 12] Running XY algorithm...
# [mhartid 13] Running XY algorithm...
# [mhartid 14] Running XY algorithm...
# [mhartid 15] Running XY algorithm...
# [mhartid 74] Starting NoC Synch test...
# [mhartid 75] Starting NoC Synch test...
# [mhartid 76] Starting NoC Synch test...
# [mhartid 77] Starting NoC Synch test...
# [mhartid 78] Starting NoC Synch test...
# [mhartid 79] Starting NoC Synch test...
# [mhartid 68] Starting NoC Synch test...
# [mhartid 69] Starting NoC Synch test...
# [mhartid 70] Starting NoC Synch test...
# [mhartid 71] Starting NoC Synch test...
# [mhartid 72] Starting NoC Synch test...
# [mhartid 73] Starting NoC Synch test...
# [mhartid 64] Starting NoC Synch test...
# [mhartid 65] Starting NoC Synch test...
# [mhartid 66] Starting NoC Synch test...
# [mhartid 67] Starting NoC Synch test...
# [mhartid 84] Starting NoC Synch test...
# [mhartid 85] Starting NoC Synch test...
# [mhartid 86] Starting NoC Synch test...
# [mhartid 87] Starting NoC Synch test...
# [mhartid 88] Starting NoC Synch test...
# [mhartid 89] Starting NoC Synch test...
# [mhartid 80] Starting NoC Synch test...
# [mhartid 81] Starting NoC Synch test...
# [mhartid 82] Starting NoC Synch test...
# [mhartid 83] Starting NoC Synch test...
# [mhartid 90] Starting NoC Synch test...
# [mhartid 91] Starting NoC Synch test...
# [mhartid 92] Starting NoC Synch test...
# [mhartid 93] Starting NoC Synch test...
# [mhartid 94] Starting NoC Synch test...
# [mhartid 95] Starting NoC Synch test...
# [mhartid 20] Running XY algorithm...
# [mhartid 21] Running XY algorithm...
# [mhartid 22] Running XY algorithm...
# [mhartid 23] Running XY algorithm...
# [mhartid 24] Running XY algorithm...
# [mhartid 25] Running XY algorithm...
# [mhartid 26] Running XY algorithm...
# [mhartid 27] Running XY algorithm...
# [mhartid 28] Running XY algorithm...
# [mhartid 29] Running XY algorithm...
# [mhartid 30] Running XY algorithm...
# [mhartid 31] Running XY algorithm...
# [mhartid 16] Running XY algorithm...
# [mhartid 17] Running XY algorithm...
# [mhartid 18] Running XY algorithm...
# [mhartid 19] Running XY algorithm...
# [mhartid 96] Starting NoC Synch test...
# [mhartid 97] Starting NoC Synch test...
# [mhartid 98] Starting NoC Synch test...
# [mhartid 99] Starting NoC Synch test...
# [mhartid 106] Starting NoC Synch test...
# [mhartid 107] Starting NoC Synch test...
# [mhartid 108] Starting NoC Synch test...
# [mhartid 109] Starting NoC Synch test...
# [mhartid 110] Starting NoC Synch test...
# [mhartid 111] Starting NoC Synch test...
# [mhartid 100] Starting NoC Synch test...
# [mhartid 101] Starting NoC Synch test...
# [mhartid 102] Starting NoC Synch test...
# [mhartid 103] Starting NoC Synch test...
# [mhartid 104] Starting NoC Synch test...
# [mhartid 105] Starting NoC Synch test...
# [mhartid 36] Running XY algorithm...
# [mhartid 37] Running XY algorithm...
# [mhartid 38] Running XY algorithm...
# [mhartid 39] Running XY algorithm...
# [mhartid 40] Running XY algorithm...
# [mhartid 41] Running XY algorithm...
# [mhartid 32] Running XY algorithm...
# [mhartid 33] Running XY algorithm...
# [mhartid 34] Running XY algorithm...
# [mhartid 35] Running XY algorithm...
# [mhartid 42] Running XY algorithm...
# [mhartid 43] Running XY algorithm...
# [mhartid 44] Running XY algorithm...
# [mhartid 45] Running XY algorithm...
# [mhartid 46] Running XY algorithm...
# [mhartid 47] Running XY algorithm...
# [mhartid 122] Starting NoC Synch test...
# [mhartid 123] Starting NoC Synch test...
# [mhartid 124] Starting NoC Synch test...
# [mhartid 125] Starting NoC Synch test...
# [mhartid 126] Starting NoC Synch test...
# [mhartid 127] Starting NoC Synch test...
# [mhartid 116] Starting NoC Synch test...
# [mhartid 117] Starting NoC Synch test...
# [mhartid 118] Starting NoC Synch test...
# [mhartid 119] Starting NoC Synch test...
# [mhartid 120] Starting NoC Synch test...
# [mhartid 121] Starting NoC Synch test...
# [mhartid 112] Starting NoC Synch test...
# [mhartid 113] Starting NoC Synch test...
# [mhartid 114] Starting NoC Synch test...
# [mhartid 115] Starting NoC Synch test...
# [mhartid 138] Starting NoC Synch test...
# [mhartid 139] Starting NoC Synch test...
# [mhartid 140] Starting NoC Synch test...
# [mhartid 141] Starting NoC Synch test...
# [mhartid 142] Starting NoC Synch test...
# [mhartid 143] Starting NoC Synch test...
# [mhartid 132] Starting NoC Synch test...
# [mhartid 133] Starting NoC Synch test...
# [mhartid 134] Starting NoC Synch test...
# [mhartid 135] Starting NoC Synch test...
# [mhartid 136] Starting NoC Synch test...
# [mhartid 137] Starting NoC Synch test...
# [mhartid 128] Starting NoC Synch test...
# [mhartid 129] Starting NoC Synch test...
# [mhartid 130] Starting NoC Synch test...
# [mhartid 131] Starting NoC Synch test...
# [mhartid 48] Running XY algorithm...
# [mhartid 49] Running XY algorithm...
# [mhartid 50] Running XY algorithm...
# [mhartid 51] Running XY algorithm...
# [mhartid 52] Running XY algorithm...
# [mhartid 53] Running XY algorithm...
# [mhartid 54] Running XY algorithm...
# [mhartid 55] Running XY algorithm...
# [mhartid 56] Running XY algorithm...
# [mhartid 57] Running XY algorithm...
# [mhartid 58] Running XY algorithm...
# [mhartid 59] Running XY algorithm...
# [mhartid 60] Running XY algorithm...
# [mhartid 61] Running XY algorithm...
# [mhartid 62] Running XY algorithm...
# [mhartid 63] Running XY algorithm...
# [mhartid 148] Starting NoC Synch test...
# [mhartid 149] Starting NoC Synch test...
# [mhartid 150] Starting NoC Synch test...
# [mhartid 151] Starting NoC Synch test...
# [mhartid 152] Starting NoC Synch test...
# [mhartid 153] Starting NoC Synch test...
# [mhartid 144] Starting NoC Synch test...
# [mhartid 145] Starting NoC Synch test...
# [mhartid 146] Starting NoC Synch test...
# [mhartid 147] Starting NoC Synch test...
# [mhartid 154] Starting NoC Synch test...
# [mhartid 155] Starting NoC Synch test...
# [mhartid 156] Starting NoC Synch test...
# [mhartid 157] Starting NoC Synch test...
# [mhartid 158] Starting NoC Synch test...
# [mhartid 159] Starting NoC Synch test...
# [mhartid 164] Starting NoC Synch test...
# [mhartid 165] Starting NoC Synch test...
# [mhartid 166] Starting NoC Synch test...
# [mhartid 167] Starting NoC Synch test...
# [mhartid 168] Starting NoC Synch test...
# [mhartid 169] Starting NoC Synch test...
# [mhartid 160] Starting NoC Synch test...
# [mhartid 161] Starting NoC Synch test...
# [mhartid 162] Starting NoC Synch test...
# [mhartid 163] Starting NoC Synch test...
# [mhartid 170] Starting NoC Synch test...
# [mhartid 171] Starting NoC Synch test...
# [mhartid 172] Starting NoC Synch test...
# [mhartid 173] Starting NoC Synch test...
# [mhartid 174] Starting NoC Synch test...
# [mhartid 175] Starting NoC Synch test...
# [mhartid 74] Running XY algorithm...
# [mhartid 75] Running XY algorithm...
# [mhartid 76] Running XY algorithm...
# [mhartid 77] Running XY algorithm...
# [mhartid 78] Running XY algorithm...
# [mhartid 79] Running XY algorithm...
# [mhartid 64] Running XY algorithm...
# [mhartid 65] Running XY algorithm...
# [mhartid 66] Running XY algorithm...
# [mhartid 67] Running XY algorithm...
# [mhartid 68] Running XY algorithm...
# [mhartid 69] Running XY algorithm...
# [mhartid 70] Running XY algorithm...
# [mhartid 71] Running XY algorithm...
# [mhartid 72] Running XY algorithm...
# [mhartid 73] Running XY algorithm...
# [mhartid 186] Starting NoC Synch test...
# [mhartid 187] Starting NoC Synch test...
# [mhartid 188] Starting NoC Synch test...
# [mhartid 189] Starting NoC Synch test...
# [mhartid 190] Starting NoC Synch test...
# [mhartid 191] Starting NoC Synch test...
# [mhartid 176] Starting NoC Synch test...
# [mhartid 177] Starting NoC Synch test...
# [mhartid 178] Starting NoC Synch test...
# [mhartid 179] Starting NoC Synch test...
# [mhartid 180] Starting NoC Synch test...
# [mhartid 181] Starting NoC Synch test...
# [mhartid 182] Starting NoC Synch test...
# [mhartid 183] Starting NoC Synch test...
# [mhartid 184] Starting NoC Synch test...
# [mhartid 185] Starting NoC Synch test...
# [mhartid 84] Running XY algorithm...
# [mhartid 85] Running XY algorithm...
# [mhartid 86] Running XY algorithm...
# [mhartid 87] Running XY algorithm...
# [mhartid 88] Running XY algorithm...
# [mhartid 89] Running XY algorithm...
# [mhartid 80] Running XY algorithm...
# [mhartid 81] Running XY algorithm...
# [mhartid 82] Running XY algorithm...
# [mhartid 83] Running XY algorithm...
# [mhartid 90] Running XY algorithm...
# [mhartid 91] Running XY algorithm...
# [mhartid 92] Running XY algorithm...
# [mhartid 93] Running XY algorithm...
# [mhartid 94] Running XY algorithm...
# [mhartid 95] Running XY algorithm...
# [mhartid 196] Starting NoC Synch test...
# [mhartid 197] Starting NoC Synch test...
# [mhartid 198] Starting NoC Synch test...
# [mhartid 199] Starting NoC Synch test...
# [mhartid 200] Starting NoC Synch test...
# [mhartid 201] Starting NoC Synch test...
# [mhartid 192] Starting NoC Synch test...
# [mhartid 193] Starting NoC Synch test...
# [mhartid 194] Starting NoC Synch test...
# [mhartid 195] Starting NoC Synch test...
# [mhartid 202] Starting NoC Synch test...
# [mhartid 203] Starting NoC Synch test...
# [mhartid 204] Starting NoC Synch test...
# [mhartid 205] Starting NoC Synch test...
# [mhartid 206] Starting NoC Synch test...
# [mhartid 207] Starting NoC Synch test...
# [mhartid 218] Starting NoC Synch test...
# [mhartid 219] Starting NoC Synch test...
# [mhartid 220] Starting NoC Synch test...
# [mhartid 221] Starting NoC Synch test...
# [mhartid 222] Starting NoC Synch test...
# [mhartid 223] Starting NoC Synch test...
# [mhartid 208] Starting NoC Synch test...
# [mhartid 209] Starting NoC Synch test...
# [mhartid 210] Starting NoC Synch test...
# [mhartid 211] Starting NoC Synch test...
# [mhartid 212] Starting NoC Synch test...
# [mhartid 213] Starting NoC Synch test...
# [mhartid 214] Starting NoC Synch test...
# [mhartid 215] Starting NoC Synch test...
# [mhartid 216] Starting NoC Synch test...
# [mhartid 217] Starting NoC Synch test...
# [mhartid 96] Running XY algorithm...
# [mhartid 97] Running XY algorithm...
# [mhartid 98] Running XY algorithm...
# [mhartid 99] Running XY algorithm...
# [mhartid 234] Starting NoC Synch test...
# [mhartid 235] Starting NoC Synch test...
# [mhartid 236] Starting NoC Synch test...
# [mhartid 237] Starting NoC Synch test...
# [mhartid 238] Starting NoC Synch test...
# [mhartid 239] Starting NoC Synch test...
# [mhartid 224] Starting NoC Synch test...
# [mhartid 225] Starting NoC Synch test...
# [mhartid 226] Starting NoC Synch test...
# [mhartid 227] Starting NoC Synch test...
# [mhartid 228] Starting NoC Synch test...
# [mhartid 229] Starting NoC Synch test...
# [mhartid 230] Starting NoC Synch test...
# [mhartid 231] Starting NoC Synch test...
# [mhartid 232] Starting NoC Synch test...
# [mhartid 233] Starting NoC Synch test...
# [mhartid 100] Running XY algorithm...
# [mhartid 101] Running XY algorithm...
# [mhartid 102] Running XY algorithm...
# [mhartid 103] Running XY algorithm...
# [mhartid 104] Running XY algorithm...
# [mhartid 105] Running XY algorithm...
# [mhartid 106] Running XY algorithm...
# [mhartid 107] Running XY algorithm...
# [mhartid 108] Running XY algorithm...
# [mhartid 109] Running XY algorithm...
# [mhartid 110] Running XY algorithm...
# [mhartid 111] Running XY algorithm...
# [mhartid 250] Starting NoC Synch test...
# [mhartid 251] Starting NoC Synch test...
# [mhartid 252] Starting NoC Synch test...
# [mhartid 253] Starting NoC Synch test...
# [mhartid 254] Starting NoC Synch test...
# [mhartid 255] Starting NoC Synch test...
# [mhartid 240] Starting NoC Synch test...
# [mhartid 241] Starting NoC Synch test...
# [mhartid 242] Starting NoC Synch test...
# [mhartid 243] Starting NoC Synch test...
# [mhartid 244] Starting NoC Synch test...
# [mhartid 245] Starting NoC Synch test...
# [mhartid 246] Starting NoC Synch test...
# [mhartid 247] Starting NoC Synch test...
# [mhartid 248] Starting NoC Synch test...
# [mhartid 249] Starting NoC Synch test...
# [mhartid 122] Running XY algorithm...
# [mhartid 123] Running XY algorithm...
# [mhartid 124] Running XY algorithm...
# [mhartid 125] Running XY algorithm...
# [mhartid 126] Running XY algorithm...
# [mhartid 127] Running XY algorithm...
# [mhartid 116] Running XY algorithm...
# [mhartid 117] Running XY algorithm...
# [mhartid 118] Running XY algorithm...
# [mhartid 119] Running XY algorithm...
# [mhartid 120] Running XY algorithm...
# [mhartid 121] Running XY algorithm...
# [mhartid 112] Running XY algorithm...
# [mhartid 113] Running XY algorithm...
# [mhartid 114] Running XY algorithm...
# [mhartid 115] Running XY algorithm...
# [mhartid 138] Running XY algorithm...
# [mhartid 139] Running XY algorithm...
# [mhartid 140] Running XY algorithm...
# [mhartid 141] Running XY algorithm...
# [mhartid 142] Running XY algorithm...
# [mhartid 143] Running XY algorithm...
# [mhartid 132] Running XY algorithm...
# [mhartid 133] Running XY algorithm...
# [mhartid 134] Running XY algorithm...
# [mhartid 135] Running XY algorithm...
# [mhartid 136] Running XY algorithm...
# [mhartid 137] Running XY algorithm...
# [mhartid 128] Running XY algorithm...
# [mhartid 129] Running XY algorithm...
# [mhartid 130] Running XY algorithm...
# [mhartid 131] Running XY algorithm...
# [mhartid 154] Running XY algorithm...
# [mhartid 155] Running XY algorithm...
# [mhartid 156] Running XY algorithm...
# [mhartid 157] Running XY algorithm...
# [mhartid 158] Running XY algorithm...
# [mhartid 159] Running XY algorithm...
# [mhartid 148] Running XY algorithm...
# [mhartid 149] Running XY algorithm...
# [mhartid 150] Running XY algorithm...
# [mhartid 151] Running XY algorithm...
# [mhartid 152] Running XY algorithm...
# [mhartid 153] Running XY algorithm...
# [mhartid 144] Running XY algorithm...
# [mhartid 145] Running XY algorithm...
# [mhartid 146] Running XY algorithm...
# [mhartid 147] Running XY algorithm...
# [mhartid 160] Running XY algorithm...
# [mhartid 161] Running XY algorithm...
# [mhartid 162] Running XY algorithm...
# [mhartid 163] Running XY algorithm...
# [mhartid 164] Running XY algorithm...
# [mhartid 165] Running XY algorithm...
# [mhartid 166] Running XY algorithm...
# [mhartid 167] Running XY algorithm...
# [mhartid 168] Running XY algorithm...
# [mhartid 169] Running XY algorithm...
# [mhartid 170] Running XY algorithm...
# [mhartid 171] Running XY algorithm...
# [mhartid 172] Running XY algorithm...
# [mhartid 173] Running XY algorithm...
# [mhartid 174] Running XY algorithm...
# [mhartid 175] Running XY algorithm...
# [mhartid 186] Running XY algorithm...
# [mhartid 187] Running XY algorithm...
# [mhartid 188] Running XY algorithm...
# [mhartid 189] Running XY algorithm...
# [mhartid 190] Running XY algorithm...
# [mhartid 191] Running XY algorithm...
# [mhartid 180] Running XY algorithm...
# [mhartid 181] Running XY algorithm...
# [mhartid 182] Running XY algorithm...
# [mhartid 183] Running XY algorithm...
# [mhartid 184] Running XY algorithm...
# [mhartid 185] Running XY algorithm...
# [mhartid 176] Running XY algorithm...
# [mhartid 177] Running XY algorithm...
# [mhartid 178] Running XY algorithm...
# [mhartid 179] Running XY algorithm...
# [mhartid 192] Running XY algorithm...
# [mhartid 193] Running XY algorithm...
# [mhartid 194] Running XY algorithm...
# [mhartid 195] Running XY algorithm...
# [mhartid 196] Running XY algorithm...
# [mhartid 197] Running XY algorithm...
# [mhartid 198] Running XY algorithm...
# [mhartid 199] Running XY algorithm...
# [mhartid 200] Running XY algorithm...
# [mhartid 201] Running XY algorithm...
# [mhartid 202] Running XY algorithm...
# [mhartid 203] Running XY algorithm...
# [mhartid 204] Running XY algorithm...
# [mhartid 205] Running XY algorithm...
# [mhartid 206] Running XY algorithm...
# [mhartid 207] Running XY algorithm...
# [mhartid 218] Running XY algorithm...
# [mhartid 219] Running XY algorithm...
# [mhartid 220] Running XY algorithm...
# [mhartid 221] Running XY algorithm...
# [mhartid 222] Running XY algorithm...
# [mhartid 223] Running XY algorithm...
# [mhartid 208] Running XY algorithm...
# [mhartid 209] Running XY algorithm...
# [mhartid 210] Running XY algorithm...
# [mhartid 211] Running XY algorithm...
# [mhartid 212] Running XY algorithm...
# [mhartid 213] Running XY algorithm...
# [mhartid 214] Running XY algorithm...
# [mhartid 215] Running XY algorithm...
# [mhartid 216] Running XY algorithm...
# [mhartid 217] Running XY algorithm...
# [mhartid 224] Running XY algorithm...
# [mhartid 225] Running XY algorithm...
# [mhartid 226] Running XY algorithm...
# [mhartid 227] Running XY algorithm...
# [mhartid 234] Running XY algorithm...
# [mhartid 235] Running XY algorithm...
# [mhartid 236] Running XY algorithm...
# [mhartid 237] Running XY algorithm...
# [mhartid 238] Running XY algorithm...
# [mhartid 239] Running XY algorithm...
# [mhartid 228] Running XY algorithm...
# [mhartid 229] Running XY algorithm...
# [mhartid 230] Running XY algorithm...
# [mhartid 231] Running XY algorithm...
# [mhartid 232] Running XY algorithm...
# [mhartid 233] Running XY algorithm...
# [mhartid 240] Running XY algorithm...
# [mhartid 241] Running XY algorithm...
# [mhartid 242] Running XY algorithm...
# [mhartid 243] Running XY algorithm...
# [mhartid 244] Running XY algorithm...
# [mhartid 245] Running XY algorithm...
# [mhartid 246] Running XY algorithm...
# [mhartid 247] Running XY algorithm...
# [mhartid 248] Running XY algorithm...
# [mhartid 249] Running XY algorithm...
# [mhartid 250] Running XY algorithm...
# [mhartid 251] Running XY algorithm...
# [mhartid 252] Running XY algorithm...
# [mhartid 253] Running XY algorithm...
# [mhartid 254] Running XY algorithm...
# [mhartid 255] Running XY algorithm...
# [TB][mhartid 36 - Tile (4, 2)] detected AMO (sync) instruction at time 358415ns
# [TB][mhartid 37 - Tile (5, 2)] detected AMO (sync) instruction at time 358415ns
# [TB][mhartid 38 - Tile (6, 2)] detected AMO (sync) instruction at time 358415ns
# [TB][mhartid 39 - Tile (7, 2)] detected AMO (sync) instruction at time 358415ns
# [TB][mhartid 40 - Tile (8, 2)] detected AMO (sync) instruction at time 358415ns
# [TB][mhartid 41 - Tile (9, 2)] detected AMO (sync) instruction at time 358415ns
# [TB][mhartid 4 - Tile (4, 0)] detected AMO (sync) instruction at time 358455ns
# [TB][mhartid 5 - Tile (5, 0)] detected AMO (sync) instruction at time 358455ns
# [TB][mhartid 6 - Tile (6, 0)] detected AMO (sync) instruction at time 358455ns
# [TB][mhartid 7 - Tile (7, 0)] detected AMO (sync) instruction at time 358455ns
# [TB][mhartid 8 - Tile (8, 0)] detected AMO (sync) instruction at time 358455ns
# [TB][mhartid 9 - Tile (9, 0)] detected AMO (sync) instruction at time 358455ns
# [TB][mhartid 84 - Tile (4, 5)] detected AMO (sync) instruction at time 358465ns
# [TB][mhartid 85 - Tile (5, 5)] detected AMO (sync) instruction at time 358465ns
# [TB][mhartid 86 - Tile (6, 5)] detected AMO (sync) instruction at time 358465ns
# [TB][mhartid 87 - Tile (7, 5)] detected AMO (sync) instruction at time 358465ns
# [TB][mhartid 88 - Tile (8, 5)] detected AMO (sync) instruction at time 358465ns
# [TB][mhartid 89 - Tile (9, 5)] detected AMO (sync) instruction at time 358465ns
# [TB][mhartid 68 - Tile (4, 4)] detected AMO (sync) instruction at time 358555ns
# [TB][mhartid 69 - Tile (5, 4)] detected AMO (sync) instruction at time 358555ns
# [TB][mhartid 70 - Tile (6, 4)] detected AMO (sync) instruction at time 358555ns
# [TB][mhartid 71 - Tile (7, 4)] detected AMO (sync) instruction at time 358555ns
# [TB][mhartid 72 - Tile (8, 4)] detected AMO (sync) instruction at time 358555ns
# [TB][mhartid 73 - Tile (9, 4)] detected AMO (sync) instruction at time 358555ns
# [TB][mhartid 100 - Tile (4, 6)] detected AMO (sync) instruction at time 358615ns
# [TB][mhartid 101 - Tile (5, 6)] detected AMO (sync) instruction at time 358615ns
# [TB][mhartid 102 - Tile (6, 6)] detected AMO (sync) instruction at time 358615ns
# [TB][mhartid 103 - Tile (7, 6)] detected AMO (sync) instruction at time 358615ns
# [TB][mhartid 104 - Tile (8, 6)] detected AMO (sync) instruction at time 358615ns
# [TB][mhartid 105 - Tile (9, 6)] detected AMO (sync) instruction at time 358615ns
# [TB][mhartid 52 - Tile (4, 3)] detected AMO (sync) instruction at time 358645ns
# [TB][mhartid 53 - Tile (5, 3)] detected AMO (sync) instruction at time 358645ns
# [TB][mhartid 54 - Tile (6, 3)] detected AMO (sync) instruction at time 358645ns
# [TB][mhartid 55 - Tile (7, 3)] detected AMO (sync) instruction at time 358645ns
# [TB][mhartid 56 - Tile (8, 3)] detected AMO (sync) instruction at time 358645ns
# [TB][mhartid 57 - Tile (9, 3)] detected AMO (sync) instruction at time 358645ns
# [TB][mhartid 20 - Tile (4, 1)] detected AMO (sync) instruction at time 358665ns
# [TB][mhartid 21 - Tile (5, 1)] detected AMO (sync) instruction at time 358665ns
# [TB][mhartid 22 - Tile (6, 1)] detected AMO (sync) instruction at time 358665ns
# [TB][mhartid 23 - Tile (7, 1)] detected AMO (sync) instruction at time 358665ns
# [TB][mhartid 24 - Tile (8, 1)] detected AMO (sync) instruction at time 358665ns
# [TB][mhartid 25 - Tile (9, 1)] detected AMO (sync) instruction at time 358665ns
# [TB][mhartid 10 - Tile (10, 0)] detected AMO (sync) instruction at time 358965ns
# [TB][mhartid 11 - Tile (11, 0)] detected AMO (sync) instruction at time 358965ns
# [TB][mhartid 12 - Tile (12, 0)] detected AMO (sync) instruction at time 358965ns
# [TB][mhartid 13 - Tile (13, 0)] detected AMO (sync) instruction at time 358965ns
# [TB][mhartid 14 - Tile (14, 0)] detected AMO (sync) instruction at time 358965ns
# [TB][mhartid 15 - Tile (15, 0)] detected AMO (sync) instruction at time 358965ns
# [TB][mhartid 42 - Tile (10, 2)] detected AMO (sync) instruction at time 358965ns
# [TB][mhartid 43 - Tile (11, 2)] detected AMO (sync) instruction at time 358965ns
# [TB][mhartid 44 - Tile (12, 2)] detected AMO (sync) instruction at time 358965ns
# [TB][mhartid 45 - Tile (13, 2)] detected AMO (sync) instruction at time 358965ns
# [TB][mhartid 46 - Tile (14, 2)] detected AMO (sync) instruction at time 358965ns
# [TB][mhartid 47 - Tile (15, 2)] detected AMO (sync) instruction at time 358965ns
# [TB][mhartid 74 - Tile (10, 4)] detected AMO (sync) instruction at time 359105ns
# [TB][mhartid 75 - Tile (11, 4)] detected AMO (sync) instruction at time 359105ns
# [TB][mhartid 76 - Tile (12, 4)] detected AMO (sync) instruction at time 359105ns
# [TB][mhartid 77 - Tile (13, 4)] detected AMO (sync) instruction at time 359105ns
# [TB][mhartid 78 - Tile (14, 4)] detected AMO (sync) instruction at time 359105ns
# [TB][mhartid 79 - Tile (15, 4)] detected AMO (sync) instruction at time 359105ns
# [TB][mhartid 58 - Tile (10, 3)] detected AMO (sync) instruction at time 359135ns
# [TB][mhartid 59 - Tile (11, 3)] detected AMO (sync) instruction at time 359135ns
# [TB][mhartid 60 - Tile (12, 3)] detected AMO (sync) instruction at time 359135ns
# [TB][mhartid 61 - Tile (13, 3)] detected AMO (sync) instruction at time 359135ns
# [TB][mhartid 62 - Tile (14, 3)] detected AMO (sync) instruction at time 359135ns
# [TB][mhartid 63 - Tile (15, 3)] detected AMO (sync) instruction at time 359135ns
# [TB][mhartid 26 - Tile (10, 1)] detected AMO (sync) instruction at time 359155ns
# [TB][mhartid 27 - Tile (11, 1)] detected AMO (sync) instruction at time 359155ns
# [TB][mhartid 28 - Tile (12, 1)] detected AMO (sync) instruction at time 359155ns
# [TB][mhartid 29 - Tile (13, 1)] detected AMO (sync) instruction at time 359155ns
# [TB][mhartid 30 - Tile (14, 1)] detected AMO (sync) instruction at time 359155ns
# [TB][mhartid 31 - Tile (15, 1)] detected AMO (sync) instruction at time 359155ns
# [TB][mhartid 90 - Tile (10, 5)] detected AMO (sync) instruction at time 359235ns
# [TB][mhartid 91 - Tile (11, 5)] detected AMO (sync) instruction at time 359235ns
# [TB][mhartid 92 - Tile (12, 5)] detected AMO (sync) instruction at time 359235ns
# [TB][mhartid 93 - Tile (13, 5)] detected AMO (sync) instruction at time 359235ns
# [TB][mhartid 94 - Tile (14, 5)] detected AMO (sync) instruction at time 359235ns
# [TB][mhartid 95 - Tile (15, 5)] detected AMO (sync) instruction at time 359235ns
# [TB][mhartid 106 - Tile (10, 6)] detected AMO (sync) instruction at time 359285ns
# [TB][mhartid 107 - Tile (11, 6)] detected AMO (sync) instruction at time 359285ns
# [TB][mhartid 108 - Tile (12, 6)] detected AMO (sync) instruction at time 359285ns
# [TB][mhartid 109 - Tile (13, 6)] detected AMO (sync) instruction at time 359285ns
# [TB][mhartid 110 - Tile (14, 6)] detected AMO (sync) instruction at time 359285ns
# [TB][mhartid 111 - Tile (15, 6)] detected AMO (sync) instruction at time 359285ns
# [TB][mhartid 64 - Tile (0, 4)] detected AMO (sync) instruction at time 360230ns
# [TB][mhartid 65 - Tile (1, 4)] detected AMO (sync) instruction at time 360230ns
# [TB][mhartid 66 - Tile (2, 4)] detected AMO (sync) instruction at time 360230ns
# [TB][mhartid 67 - Tile (3, 4)] detected AMO (sync) instruction at time 360230ns
# [TB][mhartid 16 - Tile (0, 1)] detected AMO (sync) instruction at time 360300ns
# [TB][mhartid 17 - Tile (1, 1)] detected AMO (sync) instruction at time 360300ns
# [TB][mhartid 18 - Tile (2, 1)] detected AMO (sync) instruction at time 360300ns
# [TB][mhartid 19 - Tile (3, 1)] detected AMO (sync) instruction at time 360300ns
# [TB][mhartid 48 - Tile (0, 3)] detected AMO (sync) instruction at time 360300ns
# [TB][mhartid 49 - Tile (1, 3)] detected AMO (sync) instruction at time 360300ns
# [TB][mhartid 50 - Tile (2, 3)] detected AMO (sync) instruction at time 360300ns
# [TB][mhartid 51 - Tile (3, 3)] detected AMO (sync) instruction at time 360300ns
# [TB][mhartid 0 - Tile (0, 0)] detected AMO (sync) instruction at time 360310ns
# [TB][mhartid 1 - Tile (1, 0)] detected AMO (sync) instruction at time 360310ns
# [TB][mhartid 2 - Tile (2, 0)] detected AMO (sync) instruction at time 360310ns
# [TB][mhartid 3 - Tile (3, 0)] detected AMO (sync) instruction at time 360310ns
# [TB][mhartid 96 - Tile (0, 6)] detected AMO (sync) instruction at time 360310ns
# [TB][mhartid 97 - Tile (1, 6)] detected AMO (sync) instruction at time 360310ns
# [TB][mhartid 98 - Tile (2, 6)] detected AMO (sync) instruction at time 360310ns
# [TB][mhartid 99 - Tile (3, 6)] detected AMO (sync) instruction at time 360310ns
# [TB][mhartid 80 - Tile (0, 5)] detected AMO (sync) instruction at time 360420ns
# [TB][mhartid 81 - Tile (1, 5)] detected AMO (sync) instruction at time 360420ns
# [TB][mhartid 82 - Tile (2, 5)] detected AMO (sync) instruction at time 360420ns
# [TB][mhartid 83 - Tile (3, 5)] detected AMO (sync) instruction at time 360420ns
# [TB][mhartid 32 - Tile (0, 2)] detected AMO (sync) instruction at time 360490ns
# [TB][mhartid 33 - Tile (1, 2)] detected AMO (sync) instruction at time 360490ns
# [TB][mhartid 34 - Tile (2, 2)] detected AMO (sync) instruction at time 360490ns
# [TB][mhartid 35 - Tile (3, 2)] detected AMO (sync) instruction at time 360490ns
# [TB][mhartid 138 - Tile (10, 8)] detected AMO (sync) instruction at time 380315ns
# [TB][mhartid 139 - Tile (11, 8)] detected AMO (sync) instruction at time 380315ns
# [TB][mhartid 140 - Tile (12, 8)] detected AMO (sync) instruction at time 380315ns
# [TB][mhartid 141 - Tile (13, 8)] detected AMO (sync) instruction at time 380315ns
# [TB][mhartid 142 - Tile (14, 8)] detected AMO (sync) instruction at time 380315ns
# [TB][mhartid 143 - Tile (15, 8)] detected AMO (sync) instruction at time 380315ns
# [TB][mhartid 132 - Tile (4, 8)] detected AMO (sync) instruction at time 380790ns
# [TB][mhartid 133 - Tile (5, 8)] detected AMO (sync) instruction at time 380790ns
# [TB][mhartid 134 - Tile (6, 8)] detected AMO (sync) instruction at time 380790ns
# [TB][mhartid 135 - Tile (7, 8)] detected AMO (sync) instruction at time 380790ns
# [TB][mhartid 136 - Tile (8, 8)] detected AMO (sync) instruction at time 380790ns
# [TB][mhartid 137 - Tile (9, 8)] detected AMO (sync) instruction at time 380790ns
# [TB][mhartid 128 - Tile (0, 8)] detected AMO (sync) instruction at time 381670ns
# [TB][mhartid 129 - Tile (1, 8)] detected AMO (sync) instruction at time 381670ns
# [TB][mhartid 130 - Tile (2, 8)] detected AMO (sync) instruction at time 381670ns
# [TB][mhartid 131 - Tile (3, 8)] detected AMO (sync) instruction at time 381670ns
# [TB][mhartid 144 - Tile (0, 9)] detected AMO (sync) instruction at time 401475ns
# [TB][mhartid 145 - Tile (1, 9)] detected AMO (sync) instruction at time 401475ns
# [TB][mhartid 146 - Tile (2, 9)] detected AMO (sync) instruction at time 401475ns
# [TB][mhartid 147 - Tile (3, 9)] detected AMO (sync) instruction at time 401475ns
# [TB][mhartid 148 - Tile (4, 9)] detected AMO (sync) instruction at time 402540ns
# [TB][mhartid 149 - Tile (5, 9)] detected AMO (sync) instruction at time 402540ns
# [TB][mhartid 150 - Tile (6, 9)] detected AMO (sync) instruction at time 402540ns
# [TB][mhartid 151 - Tile (7, 9)] detected AMO (sync) instruction at time 402540ns
# [TB][mhartid 152 - Tile (8, 9)] detected AMO (sync) instruction at time 402540ns
# [TB][mhartid 153 - Tile (9, 9)] detected AMO (sync) instruction at time 402540ns
# [TB][mhartid 154 - Tile (10, 9)] detected AMO (sync) instruction at time 403015ns
# [TB][mhartid 155 - Tile (11, 9)] detected AMO (sync) instruction at time 403015ns
# [TB][mhartid 156 - Tile (12, 9)] detected AMO (sync) instruction at time 403015ns
# [TB][mhartid 157 - Tile (13, 9)] detected AMO (sync) instruction at time 403015ns
# [TB][mhartid 158 - Tile (14, 9)] detected AMO (sync) instruction at time 403015ns
# [TB][mhartid 159 - Tile (15, 9)] detected AMO (sync) instruction at time 403015ns
# [TB][mhartid 160 - Tile (0, 10)] detected AMO (sync) instruction at time 421290ns
# [TB][mhartid 161 - Tile (1, 10)] detected AMO (sync) instruction at time 421290ns
# [TB][mhartid 162 - Tile (2, 10)] detected AMO (sync) instruction at time 421290ns
# [TB][mhartid 163 - Tile (3, 10)] detected AMO (sync) instruction at time 421290ns
# [TB][mhartid 164 - Tile (4, 10)] detected AMO (sync) instruction at time 422420ns
# [TB][mhartid 165 - Tile (5, 10)] detected AMO (sync) instruction at time 422420ns
# [TB][mhartid 166 - Tile (6, 10)] detected AMO (sync) instruction at time 422420ns
# [TB][mhartid 167 - Tile (7, 10)] detected AMO (sync) instruction at time 422420ns
# [TB][mhartid 168 - Tile (8, 10)] detected AMO (sync) instruction at time 422420ns
# [TB][mhartid 169 - Tile (9, 10)] detected AMO (sync) instruction at time 422420ns
# [TB][mhartid 170 - Tile (10, 10)] detected AMO (sync) instruction at time 425005ns
# [TB][mhartid 171 - Tile (11, 10)] detected AMO (sync) instruction at time 425005ns
# [TB][mhartid 172 - Tile (12, 10)] detected AMO (sync) instruction at time 425005ns
# [TB][mhartid 173 - Tile (13, 10)] detected AMO (sync) instruction at time 425005ns
# [TB][mhartid 174 - Tile (14, 10)] detected AMO (sync) instruction at time 425005ns
# [TB][mhartid 175 - Tile (15, 10)] detected AMO (sync) instruction at time 425005ns
# [TB][mhartid 186 - Tile (10, 11)] detected AMO (sync) instruction at time 441875ns
# [TB][mhartid 187 - Tile (11, 11)] detected AMO (sync) instruction at time 441875ns
# [TB][mhartid 188 - Tile (12, 11)] detected AMO (sync) instruction at time 441875ns
# [TB][mhartid 189 - Tile (13, 11)] detected AMO (sync) instruction at time 441875ns
# [TB][mhartid 190 - Tile (14, 11)] detected AMO (sync) instruction at time 441875ns
# [TB][mhartid 191 - Tile (15, 11)] detected AMO (sync) instruction at time 441875ns
# [TB][mhartid 176 - Tile (0, 11)] detected AMO (sync) instruction at time 443625ns
# [TB][mhartid 177 - Tile (1, 11)] detected AMO (sync) instruction at time 443625ns
# [TB][mhartid 178 - Tile (2, 11)] detected AMO (sync) instruction at time 443625ns
# [TB][mhartid 179 - Tile (3, 11)] detected AMO (sync) instruction at time 443625ns
# [TB][mhartid 180 - Tile (4, 11)] detected AMO (sync) instruction at time 444240ns
# [TB][mhartid 181 - Tile (5, 11)] detected AMO (sync) instruction at time 444240ns
# [TB][mhartid 182 - Tile (6, 11)] detected AMO (sync) instruction at time 444240ns
# [TB][mhartid 183 - Tile (7, 11)] detected AMO (sync) instruction at time 444240ns
# [TB][mhartid 184 - Tile (8, 11)] detected AMO (sync) instruction at time 444240ns
# [TB][mhartid 185 - Tile (9, 11)] detected AMO (sync) instruction at time 444240ns
# [TB][mhartid 202 - Tile (10, 12)] detected AMO (sync) instruction at time 462530ns
# [TB][mhartid 203 - Tile (11, 12)] detected AMO (sync) instruction at time 462530ns
# [TB][mhartid 204 - Tile (12, 12)] detected AMO (sync) instruction at time 462530ns
# [TB][mhartid 205 - Tile (13, 12)] detected AMO (sync) instruction at time 462530ns
# [TB][mhartid 206 - Tile (14, 12)] detected AMO (sync) instruction at time 462530ns
# [TB][mhartid 207 - Tile (15, 12)] detected AMO (sync) instruction at time 462530ns
# [TB][mhartid 192 - Tile (0, 12)] detected AMO (sync) instruction at time 462790ns
# [TB][mhartid 193 - Tile (1, 12)] detected AMO (sync) instruction at time 462790ns
# [TB][mhartid 194 - Tile (2, 12)] detected AMO (sync) instruction at time 462790ns
# [TB][mhartid 195 - Tile (3, 12)] detected AMO (sync) instruction at time 462790ns
# [TB][mhartid 196 - Tile (4, 12)] detected AMO (sync) instruction at time 463065ns
# [TB][mhartid 197 - Tile (5, 12)] detected AMO (sync) instruction at time 463065ns
# [TB][mhartid 198 - Tile (6, 12)] detected AMO (sync) instruction at time 463065ns
# [TB][mhartid 199 - Tile (7, 12)] detected AMO (sync) instruction at time 463065ns
# [TB][mhartid 200 - Tile (8, 12)] detected AMO (sync) instruction at time 463065ns
# [TB][mhartid 201 - Tile (9, 12)] detected AMO (sync) instruction at time 463065ns
# [TB][mhartid 218 - Tile (10, 13)] detected AMO (sync) instruction at time 481995ns
# [TB][mhartid 219 - Tile (11, 13)] detected AMO (sync) instruction at time 481995ns
# [TB][mhartid 220 - Tile (12, 13)] detected AMO (sync) instruction at time 481995ns
# [TB][mhartid 221 - Tile (13, 13)] detected AMO (sync) instruction at time 481995ns
# [TB][mhartid 222 - Tile (14, 13)] detected AMO (sync) instruction at time 481995ns
# [TB][mhartid 223 - Tile (15, 13)] detected AMO (sync) instruction at time 481995ns
# [TB][mhartid 208 - Tile (0, 13)] detected AMO (sync) instruction at time 484775ns
# [TB][mhartid 209 - Tile (1, 13)] detected AMO (sync) instruction at time 484775ns
# [TB][mhartid 210 - Tile (2, 13)] detected AMO (sync) instruction at time 484775ns
# [TB][mhartid 211 - Tile (3, 13)] detected AMO (sync) instruction at time 484775ns
# [TB][mhartid 212 - Tile (4, 13)] detected AMO (sync) instruction at time 486425ns
# [TB][mhartid 213 - Tile (5, 13)] detected AMO (sync) instruction at time 486425ns
# [TB][mhartid 214 - Tile (6, 13)] detected AMO (sync) instruction at time 486425ns
# [TB][mhartid 215 - Tile (7, 13)] detected AMO (sync) instruction at time 486425ns
# [TB][mhartid 216 - Tile (8, 13)] detected AMO (sync) instruction at time 486425ns
# [TB][mhartid 217 - Tile (9, 13)] detected AMO (sync) instruction at time 486425ns
# [TB][mhartid 234 - Tile (10, 14)] detected AMO (sync) instruction at time 496135ns
# [TB][mhartid 235 - Tile (11, 14)] detected AMO (sync) instruction at time 496135ns
# [TB][mhartid 236 - Tile (12, 14)] detected AMO (sync) instruction at time 496135ns
# [TB][mhartid 237 - Tile (13, 14)] detected AMO (sync) instruction at time 496135ns
# [TB][mhartid 238 - Tile (14, 14)] detected AMO (sync) instruction at time 496135ns
# [TB][mhartid 239 - Tile (15, 14)] detected AMO (sync) instruction at time 496135ns
# [TB][mhartid 228 - Tile (4, 14)] detected AMO (sync) instruction at time 497335ns
# [TB][mhartid 229 - Tile (5, 14)] detected AMO (sync) instruction at time 497335ns
# [TB][mhartid 230 - Tile (6, 14)] detected AMO (sync) instruction at time 497335ns
# [TB][mhartid 231 - Tile (7, 14)] detected AMO (sync) instruction at time 497335ns
# [TB][mhartid 232 - Tile (8, 14)] detected AMO (sync) instruction at time 497335ns
# [TB][mhartid 233 - Tile (9, 14)] detected AMO (sync) instruction at time 497335ns
# [TB][mhartid 224 - Tile (0, 14)] detected AMO (sync) instruction at time 497670ns
# [TB][mhartid 225 - Tile (1, 14)] detected AMO (sync) instruction at time 497670ns
# [TB][mhartid 226 - Tile (2, 14)] detected AMO (sync) instruction at time 497670ns
# [TB][mhartid 227 - Tile (3, 14)] detected AMO (sync) instruction at time 497670ns
# [TB][mhartid 240 - Tile (0, 15)] detected AMO (sync) instruction at time 522625ns
# [TB][mhartid 241 - Tile (1, 15)] detected AMO (sync) instruction at time 522625ns
# [TB][mhartid 242 - Tile (2, 15)] detected AMO (sync) instruction at time 522625ns
# [TB][mhartid 243 - Tile (3, 15)] detected AMO (sync) instruction at time 522625ns
# [TB][mhartid 244 - Tile (4, 15)] detected AMO (sync) instruction at time 523425ns
# [TB][mhartid 245 - Tile (5, 15)] detected AMO (sync) instruction at time 523425ns
# [TB][mhartid 246 - Tile (6, 15)] detected AMO (sync) instruction at time 523425ns
# [TB][mhartid 247 - Tile (7, 15)] detected AMO (sync) instruction at time 523425ns
# [TB][mhartid 248 - Tile (8, 15)] detected AMO (sync) instruction at time 523425ns
# [TB][mhartid 249 - Tile (9, 15)] detected AMO (sync) instruction at time 523425ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 524005ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 524010ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 524030ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 524050ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 524905ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 524915ns
# [TB][mhartid 250 - Tile (10, 15)] detected AMO (sync) instruction at time 524920ns
# [TB][mhartid 251 - Tile (11, 15)] detected AMO (sync) instruction at time 524920ns
# [TB][mhartid 252 - Tile (12, 15)] detected AMO (sync) instruction at time 524920ns
# [TB][mhartid 253 - Tile (13, 15)] detected AMO (sync) instruction at time 524920ns
# [TB][mhartid 254 - Tile (14, 15)] detected AMO (sync) instruction at time 524920ns
# [TB][mhartid 255 - Tile (15, 15)] detected AMO (sync) instruction at time 524920ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 524960ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 524970ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 525025ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 526270ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 526300ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 526310ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 526330ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 526350ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 526380ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 527150ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 527410ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 527640ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 527810ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 527850ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 528040ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 528095ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 528105ns
# [TB][mhartid 0 - Tile (0, 0)] detected sentinel instruction in EX stage at time 528155ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 528215ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 528290ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 528365ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 528365ns
# [TB][mhartid 1 - Tile (1, 0)] detected sentinel instruction in EX stage at time 528375ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 528390ns
# [TB][mhartid 16 - Tile (0, 1)] detected sentinel instruction in EX stage at time 528425ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 528495ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 528500ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 528535ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 528585ns
# [TB][mhartid 2 - Tile (2, 0)] detected sentinel instruction in EX stage at time 528595ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 528615ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 528650ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 528665ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 528750ns
# [TB][mhartid 17 - Tile (1, 1)] detected sentinel instruction in EX stage at time 528755ns
# [TB][mhartid 32 - Tile (0, 2)] detected sentinel instruction in EX stage at time 528755ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 528795ns
# [TB][mhartid 3 - Tile (3, 0)] detected sentinel instruction in EX stage at time 528815ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 528815ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 528835ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 528845ns
# [TB][mhartid 18 - Tile (2, 1)] detected sentinel instruction in EX stage at time 528865ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 528890ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 528905ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 528960ns
# [TB][mhartid 33 - Tile (1, 2)] detected sentinel instruction in EX stage at time 528975ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 528985ns
# [TB][mhartid 48 - Tile (0, 3)] detected sentinel instruction in EX stage at time 529015ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 529035ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 529045ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 529055ns
# [TB][mhartid 4 - Tile (4, 0)] detected sentinel instruction in EX stage at time 529070ns
# [TB][mhartid 19 - Tile (3, 1)] detected sentinel instruction in EX stage at time 529085ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 529085ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 529110ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 529175ns
# [TB][mhartid 5 - Tile (5, 0)] detected sentinel instruction in EX stage at time 529180ns
# [TB][mhartid 64 - Tile (0, 4)] detected sentinel instruction in EX stage at time 529190ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 529190ns
# [TB][mhartid 34 - Tile (2, 2)] detected sentinel instruction in EX stage at time 529195ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 529200ns
# [TB][mhartid 49 - Tile (1, 3)] detected sentinel instruction in EX stage at time 529215ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 529215ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 529255ns
# [TB][mhartid 6 - Tile (6, 0)] detected sentinel instruction in EX stage at time 529290ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 529300ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 529310ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 529315ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 529315ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 529355ns
# [TB][mhartid 20 - Tile (4, 1)] detected sentinel instruction in EX stage at time 529370ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 529380ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 529385ns
# [TB][mhartid 35 - Tile (3, 2)] detected sentinel instruction in EX stage at time 529415ns
# [TB][mhartid 80 - Tile (0, 5)] detected sentinel instruction in EX stage at time 529425ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 529445ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 529450ns
# [TB][mhartid 50 - Tile (2, 3)] detected sentinel instruction in EX stage at time 529455ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 529460ns
# [TB][mhartid 21 - Tile (5, 1)] detected sentinel instruction in EX stage at time 529480ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 529485ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 529495ns
# [TB][mhartid 8 - Tile (8, 0)] detected sentinel instruction in EX stage at time 529510ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 529515ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 529515ns
# [TB][mhartid 65 - Tile (1, 4)] detected sentinel instruction in EX stage at time 529520ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 529520ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 529550ns
# [TB][mhartid 22 - Tile (6, 1)] detected sentinel instruction in EX stage at time 529595ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 529615ns
# [TB][mhartid 96 - Tile (0, 6)] detected sentinel instruction in EX stage at time 529620ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 529620ns
# [TB][mhartid 9 - Tile (9, 0)] detected sentinel instruction in EX stage at time 529625ns
# [TB][mhartid 66 - Tile (2, 4)] detected sentinel instruction in EX stage at time 529630ns
# [TB][mhartid 36 - Tile (4, 2)] detected sentinel instruction in EX stage at time 529640ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 529650ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 529655ns
# [TB][mhartid 51 - Tile (3, 3)] detected sentinel instruction in EX stage at time 529675ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 529695ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 529700ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 529705ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 529720ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 529725ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 529740ns
# [TB][mhartid 37 - Tile (5, 2)] detected sentinel instruction in EX stage at time 529750ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 529750ns
# [TB][mhartid 81 - Tile (1, 5)] detected sentinel instruction in EX stage at time 529755ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 529755ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 529770ns
# [TB][mhartid 10 - Tile (10, 0)] detected sentinel instruction in EX stage at time 529780ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 529795ns
# [TB][mhartid 24 - Tile (8, 1)] detected sentinel instruction in EX stage at time 529810ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 529825ns
# [TB][mhartid 67 - Tile (3, 4)] detected sentinel instruction in EX stage at time 529850ns
# [TB][mhartid 97 - Tile (1, 6)] detected sentinel instruction in EX stage at time 529850ns
# [TB][mhartid 38 - Tile (6, 2)] detected sentinel instruction in EX stage at time 529865ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 529865ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 529870ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 529885ns
# [TB][mhartid 52 - Tile (4, 3)] detected sentinel instruction in EX stage at time 529890ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 529900ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 529920ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 529920ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 529935ns
# [TB][mhartid 128 - Tile (0, 8)] detected sentinel instruction in EX stage at time 529935ns
# [TB][mhartid 82 - Tile (2, 5)] detected sentinel instruction in EX stage at time 529955ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 529970ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 529975ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 529990ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 529990ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 529995ns
# [TB][mhartid 11 - Tile (11, 0)] detected sentinel instruction in EX stage at time 530000ns
# [TB][mhartid 53 - Tile (5, 3)] detected sentinel instruction in EX stage at time 530000ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 530000ns
# [TB][mhartid 26 - Tile (10, 1)] detected sentinel instruction in EX stage at time 530040ns
# [TB][mhartid 25 - Tile (9, 1)] detected sentinel instruction in EX stage at time 530045ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 530065ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 530065ns
# [TB][mhartid 98 - Tile (2, 6)] detected sentinel instruction in EX stage at time 530070ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 530075ns
# [TB][mhartid 40 - Tile (8, 2)] detected sentinel instruction in EX stage at time 530080ns
# [TB][mhartid 83 - Tile (3, 5)] detected sentinel instruction in EX stage at time 530085ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 530095ns
# [TB][mhartid 12 - Tile (12, 0)] detected sentinel instruction in EX stage at time 530110ns
# [TB][mhartid 68 - Tile (4, 4)] detected sentinel instruction in EX stage at time 530110ns
# [TB][mhartid 54 - Tile (6, 3)] detected sentinel instruction in EX stage at time 530115ns
# [TB][mhartid 129 - Tile (1, 8)] detected sentinel instruction in EX stage at time 530115ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 530120ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 530120ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 530135ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 530150ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 530160ns
# [TB][mhartid 144 - Tile (0, 9)] detected sentinel instruction in EX stage at time 530160ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 530175ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 530210ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 530215ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 530240ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 530260ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 530265ns
# [TB][mhartid 99 - Tile (3, 6)] detected sentinel instruction in EX stage at time 530280ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 530285ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 530300ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 530300ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 530310ns
# [TB][mhartid 41 - Tile (9, 2)] detected sentinel instruction in EX stage at time 530315ns
# [TB][mhartid 56 - Tile (8, 3)] detected sentinel instruction in EX stage at time 530330ns
# [TB][mhartid 69 - Tile (5, 4)] detected sentinel instruction in EX stage at time 530330ns
# [TB][mhartid 84 - Tile (4, 5)] detected sentinel instruction in EX stage at time 530330ns
# [TB][mhartid 70 - Tile (6, 4)] detected sentinel instruction in EX stage at time 530335ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 530340ns
# [TB][mhartid 145 - Tile (1, 9)] detected sentinel instruction in EX stage at time 530345ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 530355ns
# [TB][mhartid 130 - Tile (2, 8)] detected sentinel instruction in EX stage at time 530355ns
# [TB][mhartid 27 - Tile (11, 1)] detected sentinel instruction in EX stage at time 530370ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 530370ns
# [TB][mhartid 160 - Tile (0, 10)] detected sentinel instruction in EX stage at time 530370ns
# [TB][mhartid 42 - Tile (10, 2)] detected sentinel instruction in EX stage at time 530375ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 530380ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 530380ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 530380ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 530410ns
# [TB][mhartid 13 - Tile (13, 0)] detected sentinel instruction in EX stage at time 530440ns
# [TB][mhartid 85 - Tile (5, 5)] detected sentinel instruction in EX stage at time 530440ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 530455ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 530460ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 530460ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 530480ns
# [TB][mhartid 28 - Tile (12, 1)] detected sentinel instruction in EX stage at time 530485ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 530485ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 530485ns
# [TB][mhartid 100 - Tile (4, 6)] detected sentinel instruction in EX stage at time 530500ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 530500ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 530515ns
# [TB][mhartid 176 - Tile (0, 11)] detected sentinel instruction in EX stage at time 530515ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 530530ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 530540ns
# [TB][mhartid 146 - Tile (2, 9)] detected sentinel instruction in EX stage at time 530545ns
# [TB][mhartid 72 - Tile (8, 4)] detected sentinel instruction in EX stage at time 530550ns
# [TB][mhartid 86 - Tile (6, 5)] detected sentinel instruction in EX stage at time 530555ns
# [TB][mhartid 161 - Tile (1, 10)] detected sentinel instruction in EX stage at time 530555ns
# [TB][mhartid 57 - Tile (9, 3)] detected sentinel instruction in EX stage at time 530560ns
# [TB][mhartid 58 - Tile (10, 3)] detected sentinel instruction in EX stage at time 530580ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 530585ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 530585ns
# [TB][mhartid 43 - Tile (11, 2)] detected sentinel instruction in EX stage at time 530590ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 530590ns
# [TB][mhartid 131 - Tile (3, 8)] detected sentinel instruction in EX stage at time 530595ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 530620ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 530620ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 530635ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 530640ns
# [TB][mhartid 14 - Tile (14, 0)] detected sentinel instruction in EX stage at time 530660ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 530660ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 530680ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 530695ns
# [TB][mhartid 29 - Tile (13, 1)] detected sentinel instruction in EX stage at time 530700ns
# [TB][mhartid 44 - Tile (12, 2)] detected sentinel instruction in EX stage at time 530700ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 530705ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 530715ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 530720ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 530720ns
# [TB][mhartid 102 - Tile (6, 6)] detected sentinel instruction in EX stage at time 530725ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 530725ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 530745ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 530750ns
# [TB][mhartid 73 - Tile (9, 4)] detected sentinel instruction in EX stage at time 530760ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 530765ns
# [TB][mhartid 88 - Tile (8, 5)] detected sentinel instruction in EX stage at time 530770ns
# [TB][mhartid 192 - Tile (0, 12)] detected sentinel instruction in EX stage at time 530770ns
# [TB][mhartid 59 - Tile (11, 3)] detected sentinel instruction in EX stage at time 530800ns
# [TB][mhartid 101 - Tile (5, 6)] detected sentinel instruction in EX stage at time 530800ns
# [TB][mhartid 162 - Tile (2, 10)] detected sentinel instruction in EX stage at time 530800ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 530815ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 530820ns
# [TB][mhartid 132 - Tile (4, 8)] detected sentinel instruction in EX stage at time 530820ns
# [TB][mhartid 147 - Tile (3, 9)] detected sentinel instruction in EX stage at time 530820ns
# [TB][mhartid 74 - Tile (10, 4)] detected sentinel instruction in EX stage at time 530825ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 530840ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 530850ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 530875ns
# [TB][mhartid 177 - Tile (1, 11)] detected sentinel instruction in EX stage at time 530875ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 530890ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 530895ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 530900ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 530915ns
# [TB][mhartid 30 - Tile (14, 1)] detected sentinel instruction in EX stage at time 530920ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 530920ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 530925ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 530925ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 530925ns
# [TB][mhartid 104 - Tile (8, 6)] detected sentinel instruction in EX stage at time 530940ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 530945ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 530980ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 530985ns
# [TB][mhartid 148 - Tile (4, 9)] detected sentinel instruction in EX stage at time 530985ns
# [TB][mhartid 15 - Tile (15, 0)] detected sentinel instruction in EX stage at time 530990ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 530995ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 530995ns
# [TB][mhartid 133 - Tile (5, 8)] detected sentinel instruction in EX stage at time 530995ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 531000ns
# [TB][mhartid 134 - Tile (6, 8)] detected sentinel instruction in EX stage at time 531020ns
# [TB][mhartid 45 - Tile (13, 2)] detected sentinel instruction in EX stage at time 531030ns
# [TB][mhartid 89 - Tile (9, 5)] detected sentinel instruction in EX stage at time 531030ns
# [TB][mhartid 163 - Tile (3, 10)] detected sentinel instruction in EX stage at time 531030ns
# [TB][mhartid 90 - Tile (10, 5)] detected sentinel instruction in EX stage at time 531035ns
# [TB][mhartid 208 - Tile (0, 13)] detected sentinel instruction in EX stage at time 531035ns
# [TB][mhartid 60 - Tile (12, 3)] detected sentinel instruction in EX stage at time 531040ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 531050ns
# [TB][mhartid 75 - Tile (11, 4)] detected sentinel instruction in EX stage at time 531055ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 531070ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 531075ns
# [TB][mhartid 178 - Tile (2, 11)] detected sentinel instruction in EX stage at time 531075ns
# [TB][mhartid 193 - Tile (1, 12)] detected sentinel instruction in EX stage at time 531090ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 531100ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 531110ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 531120ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 531125ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 531135ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 531140ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 531145ns
# [TB][mhartid 7 - Tile (7, 0)] detected sentinel instruction in EX stage at time 531160ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 531160ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 531160ns
# [TB][mhartid 105 - Tile (9, 6)] detected sentinel instruction in EX stage at time 531175ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 531175ns
# [TB][mhartid 179 - Tile (3, 11)] detected sentinel instruction in EX stage at time 531200ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 531205ns
# [TB][mhartid 150 - Tile (6, 9)] detected sentinel instruction in EX stage at time 531210ns
# [TB][mhartid 149 - Tile (5, 9)] detected sentinel instruction in EX stage at time 531230ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 531235ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 531235ns
# [TB][mhartid 164 - Tile (4, 10)] detected sentinel instruction in EX stage at time 531235ns
# [TB][mhartid 61 - Tile (13, 3)] detected sentinel instruction in EX stage at time 531240ns
# [TB][mhartid 112 - Tile (0, 7)] detected sentinel instruction in EX stage at time 531240ns
# [TB][mhartid 46 - Tile (14, 2)] detected sentinel instruction in EX stage at time 531250ns
# [TB][mhartid 76 - Tile (12, 4)] detected sentinel instruction in EX stage at time 531250ns
# [TB][mhartid 31 - Tile (15, 1)] detected sentinel instruction in EX stage at time 531255ns
# [TB][mhartid 136 - Tile (8, 8)] detected sentinel instruction in EX stage at time 531260ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 531270ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 531270ns
# [TB][mhartid 194 - Tile (2, 12)] detected sentinel instruction in EX stage at time 531290ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 531295ns
# [TB][mhartid 106 - Tile (10, 6)] detected sentinel instruction in EX stage at time 531300ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 531320ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 531340ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 531340ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 531345ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 531355ns
# [TB][mhartid 224 - Tile (0, 14)] detected sentinel instruction in EX stage at time 531355ns
# [TB][mhartid 91 - Tile (11, 5)] detected sentinel instruction in EX stage at time 531360ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 531365ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 531375ns
# [TB][mhartid 209 - Tile (1, 13)] detected sentinel instruction in EX stage at time 531375ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 531385ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 531395ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 531400ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 531415ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 531415ns
# [TB][mhartid 165 - Tile (5, 10)] detected sentinel instruction in EX stage at time 531420ns
# [TB][mhartid 152 - Tile (8, 9)] detected sentinel instruction in EX stage at time 531425ns
# [TB][mhartid 166 - Tile (6, 10)] detected sentinel instruction in EX stage at time 531440ns
# [TB][mhartid 23 - Tile (7, 1)] detected sentinel instruction in EX stage at time 531460ns
# [TB][mhartid 62 - Tile (14, 3)] detected sentinel instruction in EX stage at time 531460ns
# [TB][mhartid 180 - Tile (4, 11)] detected sentinel instruction in EX stage at time 531460ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 531465ns
# [TB][mhartid 47 - Tile (15, 2)] detected sentinel instruction in EX stage at time 531470ns
# [TB][mhartid 137 - Tile (9, 8)] detected sentinel instruction in EX stage at time 531470ns
# [TB][mhartid 92 - Tile (12, 5)] detected sentinel instruction in EX stage at time 531475ns
# [TB][mhartid 77 - Tile (13, 4)] detected sentinel instruction in EX stage at time 531485ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 531490ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 531500ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 531505ns
# [TB][mhartid 195 - Tile (3, 12)] detected sentinel instruction in EX stage at time 531505ns
# [TB][mhartid 107 - Tile (11, 6)] detected sentinel instruction in EX stage at time 531515ns
# [TB][mhartid 113 - Tile (1, 7)] detected sentinel instruction in EX stage at time 531515ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 531540ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 531540ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 531555ns
# [TB][mhartid 138 - Tile (10, 8)] detected sentinel instruction in EX stage at time 531555ns
# [TB][mhartid 181 - Tile (5, 11)] detected sentinel instruction in EX stage at time 531565ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 531585ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 531585ns
# [TB][mhartid 210 - Tile (2, 13)] detected sentinel instruction in EX stage at time 531590ns
# [TB][mhartid 108 - Tile (12, 6)] detected sentinel instruction in EX stage at time 531605ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 531615ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 531615ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 531625ns
# [TB][mhartid 153 - Tile (9, 9)] detected sentinel instruction in EX stage at time 531640ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 531645ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 531645ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 531660ns
# [TB][mhartid 168 - Tile (8, 10)] detected sentinel instruction in EX stage at time 531675ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 531680ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 531685ns
# [TB][mhartid 93 - Tile (13, 5)] detected sentinel instruction in EX stage at time 531695ns
# [TB][mhartid 182 - Tile (6, 11)] detected sentinel instruction in EX stage at time 531695ns
# [TB][mhartid 225 - Tile (1, 14)] detected sentinel instruction in EX stage at time 531695ns
# [TB][mhartid 240 - Tile (0, 15)] detected sentinel instruction in EX stage at time 531695ns
# [TB][mhartid 78 - Tile (14, 4)] detected sentinel instruction in EX stage at time 531705ns
# [TB][mhartid 196 - Tile (4, 12)] detected sentinel instruction in EX stage at time 531705ns
# [TB][mhartid 39 - Tile (7, 2)] detected sentinel instruction in EX stage at time 531730ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 531730ns
# [TB][mhartid 114 - Tile (2, 7)] detected sentinel instruction in EX stage at time 531735ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 531735ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 531760ns
# [TB][mhartid 154 - Tile (10, 9)] detected sentinel instruction in EX stage at time 531770ns
# [TB][mhartid 139 - Tile (11, 8)] detected sentinel instruction in EX stage at time 531785ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 531800ns
# [TB][mhartid 63 - Tile (15, 3)] detected sentinel instruction in EX stage at time 531805ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 531805ns
# [TB][mhartid 169 - Tile (9, 10)] detected sentinel instruction in EX stage at time 531815ns
# [TB][mhartid 211 - Tile (3, 13)] detected sentinel instruction in EX stage at time 531815ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 531825ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 531835ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 531835ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 531845ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 531845ns
# [TB][mhartid 226 - Tile (2, 14)] detected sentinel instruction in EX stage at time 531860ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 531885ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 531895ns
# [TB][mhartid 140 - Tile (12, 8)] detected sentinel instruction in EX stage at time 531895ns
# [TB][mhartid 184 - Tile (8, 11)] detected sentinel instruction in EX stage at time 531900ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 531905ns
# [TB][mhartid 198 - Tile (6, 12)] detected sentinel instruction in EX stage at time 531910ns
# [TB][mhartid 94 - Tile (14, 5)] detected sentinel instruction in EX stage at time 531915ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 531925ns
# [TB][mhartid 115 - Tile (3, 7)] detected sentinel instruction in EX stage at time 531930ns
# [TB][mhartid 170 - Tile (10, 10)] detected sentinel instruction in EX stage at time 531940ns
# [TB][mhartid 197 - Tile (5, 12)] detected sentinel instruction in EX stage at time 531940ns
# [TB][mhartid 155 - Tile (11, 9)] detected sentinel instruction in EX stage at time 531955ns
# [TB][mhartid 109 - Tile (13, 6)] detected sentinel instruction in EX stage at time 531960ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 531975ns
# [TB][mhartid 241 - Tile (1, 15)] detected sentinel instruction in EX stage at time 531975ns
# [TB][mhartid 55 - Tile (7, 3)] detected sentinel instruction in EX stage at time 531980ns
# [TB][mhartid 212 - Tile (4, 13)] detected sentinel instruction in EX stage at time 532000ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 532005ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 532005ns
# [TB][mhartid 79 - Tile (15, 4)] detected sentinel instruction in EX stage at time 532020ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 532030ns
# [TB][mhartid 227 - Tile (3, 14)] detected sentinel instruction in EX stage at time 532035ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 532040ns
# [TB][mhartid 156 - Tile (12, 9)] detected sentinel instruction in EX stage at time 532060ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 532075ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 532075ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 532085ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 532085ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 532105ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 532125ns
# [TB][mhartid 185 - Tile (9, 11)] detected sentinel instruction in EX stage at time 532135ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 532140ns
# [TB][mhartid 200 - Tile (8, 12)] detected sentinel instruction in EX stage at time 532145ns
# [TB][mhartid 186 - Tile (10, 11)] detected sentinel instruction in EX stage at time 532150ns
# [TB][mhartid 213 - Tile (5, 13)] detected sentinel instruction in EX stage at time 532155ns
# [TB][mhartid 171 - Tile (11, 10)] detected sentinel instruction in EX stage at time 532165ns
# [TB][mhartid 116 - Tile (4, 7)] detected sentinel instruction in EX stage at time 532170ns
# [TB][mhartid 110 - Tile (14, 6)] detected sentinel instruction in EX stage at time 532180ns
# [TB][mhartid 242 - Tile (2, 15)] detected sentinel instruction in EX stage at time 532180ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 532190ns
# [TB][mhartid 71 - Tile (7, 4)] detected sentinel instruction in EX stage at time 532200ns
# [TB][mhartid 141 - Tile (13, 8)] detected sentinel instruction in EX stage at time 532215ns
# [TB][mhartid 95 - Tile (15, 5)] detected sentinel instruction in EX stage at time 532220ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 532220ns
# [TB][mhartid 214 - Tile (6, 13)] detected sentinel instruction in EX stage at time 532220ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 532225ns
# [TB][mhartid 172 - Tile (12, 10)] detected sentinel instruction in EX stage at time 532250ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 532260ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 532275ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 532275ns
# [TB][mhartid 228 - Tile (4, 14)] detected sentinel instruction in EX stage at time 532285ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 532320ns
# [TB][mhartid 117 - Tile (5, 7)] detected sentinel instruction in EX stage at time 532330ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 532335ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 532345ns
# [TB][mhartid 202 - Tile (10, 12)] detected sentinel instruction in EX stage at time 532350ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 532365ns
# [TB][mhartid 118 - Tile (6, 7)] detected sentinel instruction in EX stage at time 532370ns
# [TB][mhartid 111 - Tile (15, 6)] detected sentinel instruction in EX stage at time 532375ns
# [TB][mhartid 187 - Tile (11, 11)] detected sentinel instruction in EX stage at time 532375ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 532380ns
# [TB][mhartid 201 - Tile (9, 12)] detected sentinel instruction in EX stage at time 532380ns
# [TB][mhartid 87 - Tile (7, 5)] detected sentinel instruction in EX stage at time 532420ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 532420ns
# [TB][mhartid 229 - Tile (5, 14)] detected sentinel instruction in EX stage at time 532420ns
# [TB][mhartid 243 - Tile (3, 15)] detected sentinel instruction in EX stage at time 532420ns
# [TB][mhartid 157 - Tile (13, 9)] detected sentinel instruction in EX stage at time 532430ns
# [TB][mhartid 142 - Tile (14, 8)] detected sentinel instruction in EX stage at time 532435ns
# [TB][mhartid 216 - Tile (8, 13)] detected sentinel instruction in EX stage at time 532440ns
# [TB][mhartid 230 - Tile (6, 14)] detected sentinel instruction in EX stage at time 532445ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 532450ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 532470ns
# [TB][mhartid 188 - Tile (12, 11)] detected sentinel instruction in EX stage at time 532485ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 532495ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 532520ns
# [TB][mhartid 244 - Tile (4, 15)] detected sentinel instruction in EX stage at time 532540ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 532555ns
# [TB][mhartid 103 - Tile (7, 6)] detected sentinel instruction in EX stage at time 532590ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 532600ns
# [TB][mhartid 173 - Tile (13, 10)] detected sentinel instruction in EX stage at time 532600ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 532605ns
# [TB][mhartid 120 - Tile (8, 7)] detected sentinel instruction in EX stage at time 532610ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 532615ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 532620ns
# [TB][mhartid 158 - Tile (14, 9)] detected sentinel instruction in EX stage at time 532650ns
# [TB][mhartid 203 - Tile (11, 12)] detected sentinel instruction in EX stage at time 532660ns
# [TB][mhartid 218 - Tile (10, 13)] detected sentinel instruction in EX stage at time 532660ns
# [TB][mhartid 143 - Tile (15, 8)] detected sentinel instruction in EX stage at time 532690ns
# [TB][mhartid 217 - Tile (9, 13)] detected sentinel instruction in EX stage at time 532690ns
# [TB][mhartid 232 - Tile (8, 14)] detected sentinel instruction in EX stage at time 532725ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 532735ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 532735ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 532740ns
# [TB][mhartid 204 - Tile (12, 12)] detected sentinel instruction in EX stage at time 532765ns
# [TB][mhartid 245 - Tile (5, 15)] detected sentinel instruction in EX stage at time 532765ns
# [TB][mhartid 246 - Tile (6, 15)] detected sentinel instruction in EX stage at time 532775ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 532795ns
# [TB][mhartid 121 - Tile (9, 7)] detected sentinel instruction in EX stage at time 532800ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 532800ns
# [TB][mhartid 189 - Tile (13, 11)] detected sentinel instruction in EX stage at time 532810ns
# [TB][mhartid 174 - Tile (14, 10)] detected sentinel instruction in EX stage at time 532820ns
# [TB][mhartid 159 - Tile (15, 9)] detected sentinel instruction in EX stage at time 532825ns
# [TB][mhartid 122 - Tile (10, 7)] detected sentinel instruction in EX stage at time 532865ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 532885ns
# [TB][mhartid 233 - Tile (9, 14)] detected sentinel instruction in EX stage at time 532890ns
# [TB][mhartid 135 - Tile (7, 8)] detected sentinel instruction in EX stage at time 532910ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 532980ns
# [TB][mhartid 219 - Tile (11, 13)] detected sentinel instruction in EX stage at time 532980ns
# [TB][mhartid 234 - Tile (10, 14)] detected sentinel instruction in EX stage at time 532980ns
# [TB][mhartid 248 - Tile (8, 15)] detected sentinel instruction in EX stage at time 532980ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 532995ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 532995ns
# [TB][mhartid 205 - Tile (13, 12)] detected sentinel instruction in EX stage at time 533010ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 533015ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 533020ns
# [TB][mhartid 190 - Tile (14, 11)] detected sentinel instruction in EX stage at time 533030ns
# [TB][mhartid 151 - Tile (7, 9)] detected sentinel instruction in EX stage at time 533075ns
# [TB][mhartid 220 - Tile (12, 13)] detected sentinel instruction in EX stage at time 533085ns
# [TB][mhartid 123 - Tile (11, 7)] detected sentinel instruction in EX stage at time 533130ns
# [TB][mhartid 175 - Tile (15, 10)] detected sentinel instruction in EX stage at time 533145ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 533215ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 533240ns
# [TB][mhartid 235 - Tile (11, 14)] detected sentinel instruction in EX stage at time 533250ns
# [TB][mhartid 249 - Tile (9, 15)] detected sentinel instruction in EX stage at time 533250ns
# [TB][mhartid 124 - Tile (12, 7)] detected sentinel instruction in EX stage at time 533260ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 533260ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 533280ns
# [TB][mhartid 221 - Tile (13, 13)] detected sentinel instruction in EX stage at time 533320ns
# [TB][mhartid 167 - Tile (7, 10)] detected sentinel instruction in EX stage at time 533325ns
# [TB][mhartid 206 - Tile (14, 12)] detected sentinel instruction in EX stage at time 533335ns
# [TB][mhartid 250 - Tile (10, 15)] detected sentinel instruction in EX stage at time 533340ns
# [TB][mhartid 191 - Tile (15, 11)] detected sentinel instruction in EX stage at time 533350ns
# [TB][mhartid 236 - Tile (12, 14)] detected sentinel instruction in EX stage at time 533355ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 533455ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 533520ns
# [TB][mhartid 125 - Tile (13, 7)] detected sentinel instruction in EX stage at time 533525ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 533525ns
# [TB][mhartid 207 - Tile (15, 12)] detected sentinel instruction in EX stage at time 533540ns
# [TB][mhartid 183 - Tile (7, 11)] detected sentinel instruction in EX stage at time 533550ns
# [TB][mhartid 251 - Tile (11, 15)] detected sentinel instruction in EX stage at time 533620ns
# [TB][mhartid 222 - Tile (14, 13)] detected sentinel instruction in EX stage at time 533635ns
# [TB][mhartid 237 - Tile (13, 14)] detected sentinel instruction in EX stage at time 533640ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 533715ns
# [TB][mhartid 252 - Tile (12, 15)] detected sentinel instruction in EX stage at time 533740ns
# [TB][mhartid 126 - Tile (14, 7)] detected sentinel instruction in EX stage at time 533770ns
# [TB][mhartid 199 - Tile (7, 12)] detected sentinel instruction in EX stage at time 533795ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 533805ns
# [TB][mhartid 223 - Tile (15, 13)] detected sentinel instruction in EX stage at time 533840ns
# [TB][mhartid 238 - Tile (14, 14)] detected sentinel instruction in EX stage at time 533880ns
# [TB][mhartid 253 - Tile (13, 15)] detected sentinel instruction in EX stage at time 533975ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 533995ns
# [TB][mhartid 127 - Tile (15, 7)] detected sentinel instruction in EX stage at time 534055ns
# [TB][mhartid 215 - Tile (7, 13)] detected sentinel instruction in EX stage at time 534090ns
# [TB][mhartid 254 - Tile (14, 15)] detected sentinel instruction in EX stage at time 534190ns
# [TB][mhartid 239 - Tile (15, 14)] detected sentinel instruction in EX stage at time 534195ns
# [TB][mhartid 119 - Tile (7, 7)] detected sentinel instruction in EX stage at time 534240ns
# [TB][mhartid 231 - Tile (7, 14)] detected sentinel instruction in EX stage at time 534325ns
# [TB][mhartid 255 - Tile (15, 15)] detected sentinel instruction in EX stage at time 534495ns
# [TB][mhartid 247 - Tile (7, 15)] detected sentinel instruction in EX stage at time 534635ns
# [mhartid 0] sync_count: 1
# [mhartid 1] sync_count: 1
# [mhartid 2] sync_count: 1
# [mhartid 3] sync_count: 1
# [mhartid 4] sync_count: 1
# [mhartid 5] sync_count: 1
# [mhartid 8] sync_count: 1
# [mhartid 9] sync_count: 1
# [mhartid 6] sync_count: 1
# [mhartid 16] sync_count: 1
# [mhartid 10] sync_count: 1
# [mhartid 17] sync_count: 1
# [mhartid 11] sync_count: 1
# [mhartid 18] sync_count: 1
# [mhartid 12] sync_count: 1
# [mhartid 19] sync_count: 1
# [mhartid 13] sync_count: 1
# [mhartid 21] sync_count: 1
# [mhartid 20] sync_count: 1
# [mhartid 14] sync_count: 1
# [mhartid 7] sync_count: 1
# [mhartid 22] sync_count: 1
# [mhartid 15] sync_count: 1
# [mhartid 24] sync_count: 1
# [mhartid 32] sync_count: 1
# [mhartid 25] sync_count: 1
# [mhartid 26] sync_count: 1
# [mhartid 33] sync_count: 1
# [mhartid 34] sync_count: 1
# [mhartid 27] sync_count: 1
# [mhartid 28] sync_count: 1
# [mhartid 35] sync_count: 1
# [mhartid 29] sync_count: 1
# [mhartid 36] sync_count: 1
# [mhartid 38] sync_count: 1
# [mhartid 37] sync_count: 1
# [mhartid 30] sync_count: 1
# [mhartid 48] sync_count: 1
# [mhartid 31] sync_count: 1
# [mhartid 40] sync_count: 1
# [mhartid 49] sync_count: 1
# [mhartid 42] sync_count: 1
# [mhartid 23] sync_count: 1
# [mhartid 41] sync_count: 1
# [mhartid 50] sync_count: 1
# [mhartid 44] sync_count: 1
# [mhartid 51] sync_count: 1
# [mhartid 43] sync_count: 1
# [mhartid 45] sync_count: 1
# [mhartid 52] sync_count: 1
# [mhartid 53] sync_count: 1
# [mhartid 46] sync_count: 1
# [mhartid 64] sync_count: 1
# [mhartid 47] sync_count: 1
# [mhartid 54] sync_count: 1
# [mhartid 56] sync_count: 1
# [mhartid 58] sync_count: 1
# [mhartid 39] sync_count: 1
# [mhartid 66] sync_count: 1
# [mhartid 57] sync_count: 1
# [mhartid 65] sync_count: 1
# [mhartid 59] sync_count: 1
# [mhartid 60] sync_count: 1
# [mhartid 67] sync_count: 1
# [mhartid 68] sync_count: 1
# [mhartid 61] sync_count: 1
# [mhartid 62] sync_count: 1
# [mhartid 70] sync_count: 1
# [mhartid 72] sync_count: 1
# [mhartid 69] sync_count: 1
# [mhartid 80] sync_count: 1
# [mhartid 81] sync_count: 1
# [mhartid 74] sync_count: 1
# [mhartid 63] sync_count: 1
# [mhartid 73] sync_count: 1
# [mhartid 75] sync_count: 1
# [mhartid 55] sync_count: 1
# [mhartid 83] sync_count: 1
# [mhartid 82] sync_count: 1
# [mhartid 76] sync_count: 1
# [mhartid 84] sync_count: 1
# [mhartid 77] sync_count: 1
# [mhartid 85] sync_count: 1
# [mhartid 78] sync_count: 1
# [mhartid 86] sync_count: 1
# [mhartid 88] sync_count: 1
# [mhartid 97] sync_count: 1
# [mhartid 96] sync_count: 1
# [mhartid 90] sync_count: 1
# [mhartid 71] sync_count: 1
# [mhartid 79] sync_count: 1
# [mhartid 89] sync_count: 1
# [mhartid 98] sync_count: 1
# [mhartid 91] sync_count: 1
# [mhartid 92] sync_count: 1
# [mhartid 93] sync_count: 1
# [mhartid 99] sync_count: 1
# [mhartid 94] sync_count: 1
# [mhartid 95] sync_count: 1
# [mhartid 87] sync_count: 1
# [mhartid 100] sync_count: 1
# [mhartid 102] sync_count: 1
# [mhartid 101] sync_count: 1
# [mhartid 104] sync_count: 1
# [mhartid 106] sync_count: 1
# [mhartid 105] sync_count: 1
# [mhartid 107] sync_count: 1
# [mhartid 108] sync_count: 1
# [mhartid 109] sync_count: 1
# [mhartid 111] sync_count: 1
# [mhartid 110] sync_count: 1
# [mhartid 128] sync_count: 1
# [mhartid 129] sync_count: 1
# [mhartid 103] sync_count: 1
# [mhartid 130] sync_count: 1
# [mhartid 131] sync_count: 1
# [mhartid 112] sync_count: 17
# [mhartid 113] sync_count: 17
# [mhartid 132] sync_count: 1
# [mhartid 134] sync_count: 1
# [mhartid 133] sync_count: 1
# [mhartid 114] sync_count: 17
# [mhartid 115] sync_count: 17
# [TB][mhartid 128 - Tile (0, 8)] detected AMO (sync) instruction at time 548155ns
# [mhartid 144] sync_count: 1
# [mhartid 136] sync_count: 1
# [mhartid 145] sync_count: 1
# [TB][mhartid 80 - Tile (0, 5)] detected AMO (sync) instruction at time 548250ns
# [TB][mhartid 96 - Tile (0, 6)] detected AMO (sync) instruction at time 548250ns
# [mhartid 116] sync_count: 17
# [TB][mhartid 48 - Tile (0, 3)] detected AMO (sync) instruction at time 548315ns
# [TB][mhartid 97 - Tile (1, 6)] detected AMO (sync) instruction at time 548355ns
# [TB][mhartid 64 - Tile (0, 4)] detected AMO (sync) instruction at time 548360ns
# [TB][mhartid 0 - Tile (0, 0)] detected AMO (sync) instruction at time 548390ns
# [TB][mhartid 17 - Tile (1, 1)] detected AMO (sync) instruction at time 548395ns
# [TB][mhartid 32 - Tile (0, 2)] detected AMO (sync) instruction at time 548410ns
# [TB][mhartid 16 - Tile (0, 1)] detected AMO (sync) instruction at time 548430ns
# [TB][mhartid 129 - Tile (1, 8)] detected AMO (sync) instruction at time 548440ns
# [mhartid 137] sync_count: 1
# [TB][mhartid 81 - Tile (1, 5)] detected AMO (sync) instruction at time 548470ns
# [mhartid 118] sync_count: 17
# [TB][mhartid 49 - Tile (1, 3)] detected AMO (sync) instruction at time 548500ns
# [TB][mhartid 1 - Tile (1, 0)] detected AMO (sync) instruction at time 548510ns
# [TB][mhartid 65 - Tile (1, 4)] detected AMO (sync) instruction at time 548510ns
# [mhartid 138] sync_count: 1
# [TB][mhartid 33 - Tile (1, 2)] detected AMO (sync) instruction at time 548550ns
# [mhartid 146] sync_count: 1
# [mhartid 139] sync_count: 1
# [mhartid 117] sync_count: 17
# [TB][mhartid 130 - Tile (2, 8)] detected AMO (sync) instruction at time 548695ns
# [TB][mhartid 99 - Tile (3, 6)] detected AMO (sync) instruction at time 548715ns
# [mhartid 147] sync_count: 1
# [TB][mhartid 83 - Tile (3, 5)] detected AMO (sync) instruction at time 548750ns
# [mhartid 120] sync_count: 17
# [TB][mhartid 34 - Tile (2, 2)] detected AMO (sync) instruction at time 548770ns
# [TB][mhartid 2 - Tile (2, 0)] detected AMO (sync) instruction at time 548780ns
# [TB][mhartid 50 - Tile (2, 3)] detected AMO (sync) instruction at time 548780ns
# [TB][mhartid 82 - Tile (2, 5)] detected AMO (sync) instruction at time 548790ns
# [mhartid 140] sync_count: 1
# [TB][mhartid 131 - Tile (3, 8)] detected AMO (sync) instruction at time 548830ns
# [TB][mhartid 98 - Tile (2, 6)] detected AMO (sync) instruction at time 548860ns
# [TB][mhartid 51 - Tile (3, 3)] detected AMO (sync) instruction at time 548870ns
# [TB][mhartid 66 - Tile (2, 4)] detected AMO (sync) instruction at time 548870ns
# [TB][mhartid 67 - Tile (3, 4)] detected AMO (sync) instruction at time 548925ns
# [TB][mhartid 35 - Tile (3, 2)] detected AMO (sync) instruction at time 548935ns
# [TB][mhartid 18 - Tile (2, 1)] detected AMO (sync) instruction at time 548940ns
# [mhartid 121] sync_count: 17
# [TB][mhartid 3 - Tile (3, 0)] detected AMO (sync) instruction at time 548985ns
# [mhartid 148] sync_count: 1
# [TB][mhartid 19 - Tile (3, 1)] detected AMO (sync) instruction at time 549005ns
# [TB][mhartid 132 - Tile (4, 8)] detected AMO (sync) instruction at time 549030ns
# [mhartid 122] sync_count: 17
# [mhartid 141] sync_count: 1
# [TB][mhartid 52 - Tile (4, 3)] detected AMO (sync) instruction at time 549035ns
# [TB][mhartid 84 - Tile (4, 5)] detected AMO (sync) instruction at time 549045ns
# [TB][mhartid 20 - Tile (4, 1)] detected AMO (sync) instruction at time 549105ns
# [TB][mhartid 144 - Tile (0, 9)] detected AMO (sync) instruction at time 549105ns
# [TB][mhartid 100 - Tile (4, 6)] detected AMO (sync) instruction at time 549120ns
# [TB][mhartid 145 - Tile (1, 9)] detected AMO (sync) instruction at time 549155ns
# [TB][mhartid 68 - Tile (4, 4)] detected AMO (sync) instruction at time 549170ns
# [TB][mhartid 36 - Tile (4, 2)] detected AMO (sync) instruction at time 549180ns
# [mhartid 123] sync_count: 17
# [TB][mhartid 22 - Tile (6, 1)] detected AMO (sync) instruction at time 549275ns
# [TB][mhartid 86 - Tile (6, 5)] detected AMO (sync) instruction at time 549275ns
# [TB][mhartid 134 - Tile (6, 8)] detected AMO (sync) instruction at time 549275ns
# [TB][mhartid 102 - Tile (6, 6)] detected AMO (sync) instruction at time 549295ns
# [mhartid 142] sync_count: 1
# [mhartid 150] sync_count: 1
# [TB][mhartid 70 - Tile (6, 4)] detected AMO (sync) instruction at time 549325ns
# [mhartid 149] sync_count: 1
# [TB][mhartid 38 - Tile (6, 2)] detected AMO (sync) instruction at time 549355ns
# [TB][mhartid 4 - Tile (4, 0)] detected AMO (sync) instruction at time 549385ns
# [TB][mhartid 69 - Tile (5, 4)] detected AMO (sync) instruction at time 549385ns
# [mhartid 143] sync_count: 1
# [TB][mhartid 133 - Tile (5, 8)] detected AMO (sync) instruction at time 549395ns
# [mhartid 152] sync_count: 1
# [mhartid 124] sync_count: 17
# [TB][mhartid 54 - Tile (6, 3)] detected AMO (sync) instruction at time 549445ns
# [TB][mhartid 37 - Tile (5, 2)] detected AMO (sync) instruction at time 549450ns
# [TB][mhartid 53 - Tile (5, 3)] detected AMO (sync) instruction at time 549455ns
# [TB][mhartid 6 - Tile (6, 0)] detected AMO (sync) instruction at time 549465ns
# [TB][mhartid 136 - Tile (8, 8)] detected AMO (sync) instruction at time 549470ns
# [TB][mhartid 56 - Tile (8, 3)] detected AMO (sync) instruction at time 549475ns
# [TB][mhartid 88 - Tile (8, 5)] detected AMO (sync) instruction at time 549485ns
# [mhartid 160] sync_count: 1
# [TB][mhartid 146 - Tile (2, 9)] detected AMO (sync) instruction at time 549515ns
# [TB][mhartid 101 - Tile (5, 6)] detected AMO (sync) instruction at time 549530ns
# [TB][mhartid 24 - Tile (8, 1)] detected AMO (sync) instruction at time 549545ns
# [TB][mhartid 5 - Tile (5, 0)] detected AMO (sync) instruction at time 549555ns
# [TB][mhartid 85 - Tile (5, 5)] detected AMO (sync) instruction at time 549560ns
# [TB][mhartid 104 - Tile (8, 6)] detected AMO (sync) instruction at time 549560ns
# [mhartid 153] sync_count: 1
# [TB][mhartid 72 - Tile (8, 4)] detected AMO (sync) instruction at time 549610ns
# [TB][mhartid 40 - Tile (8, 2)] detected AMO (sync) instruction at time 549620ns
# [TB][mhartid 147 - Tile (3, 9)] detected AMO (sync) instruction at time 549645ns
# [mhartid 161] sync_count: 1
# [TB][mhartid 21 - Tile (5, 1)] detected AMO (sync) instruction at time 549660ns
# [TB][mhartid 137 - Tile (9, 8)] detected AMO (sync) instruction at time 549715ns
# [mhartid 154] sync_count: 1
# [TB][mhartid 105 - Tile (9, 6)] detected AMO (sync) instruction at time 549725ns
# [TB][mhartid 25 - Tile (9, 1)] detected AMO (sync) instruction at time 549735ns
# [TB][mhartid 90 - Tile (10, 5)] detected AMO (sync) instruction at time 549740ns
# [mhartid 135] sync_count: 1
# [TB][mhartid 138 - Tile (10, 8)] detected AMO (sync) instruction at time 549780ns
# [TB][mhartid 57 - Tile (9, 3)] detected AMO (sync) instruction at time 549790ns
# [TB][mhartid 89 - Tile (9, 5)] detected AMO (sync) instruction at time 549790ns
# [TB][mhartid 106 - Tile (10, 6)] detected AMO (sync) instruction at time 549800ns
# [mhartid 125] sync_count: 17
# [TB][mhartid 73 - Tile (9, 4)] detected AMO (sync) instruction at time 549810ns
# [TB][mhartid 58 - Tile (10, 3)] detected AMO (sync) instruction at time 549820ns
# [TB][mhartid 8 - Tile (8, 0)] detected AMO (sync) instruction at time 549825ns
# [mhartid 126] sync_count: 17
# [TB][mhartid 9 - Tile (9, 0)] detected AMO (sync) instruction at time 549860ns
# [TB][mhartid 41 - Tile (9, 2)] detected AMO (sync) instruction at time 549880ns
# [mhartid 155] sync_count: 1
# [TB][mhartid 74 - Tile (10, 4)] detected AMO (sync) instruction at time 549900ns
# [TB][mhartid 148 - Tile (4, 9)] detected AMO (sync) instruction at time 549915ns
# [TB][mhartid 10 - Tile (10, 0)] detected AMO (sync) instruction at time 549920ns
# [TB][mhartid 59 - Tile (11, 3)] detected AMO (sync) instruction at time 549945ns
# [TB][mhartid 91 - Tile (11, 5)] detected AMO (sync) instruction at time 549955ns
# [TB][mhartid 107 - Tile (11, 6)] detected AMO (sync) instruction at time 549955ns
# [TB][mhartid 26 - Tile (10, 1)] detected AMO (sync) instruction at time 550020ns
# [mhartid 162] sync_count: 1
# [TB][mhartid 42 - Tile (10, 2)] detected AMO (sync) instruction at time 550045ns
# [TB][mhartid 43 - Tile (11, 2)] detected AMO (sync) instruction at time 550045ns
# [TB][mhartid 139 - Tile (11, 8)] detected AMO (sync) instruction at time 550060ns
# [TB][mhartid 27 - Tile (11, 1)] detected AMO (sync) instruction at time 550065ns
# [mhartid 156] sync_count: 1
# [TB][mhartid 75 - Tile (11, 4)] detected AMO (sync) instruction at time 550100ns
# [TB][mhartid 60 - Tile (12, 3)] detected AMO (sync) instruction at time 550185ns
# [TB][mhartid 11 - Tile (11, 0)] detected AMO (sync) instruction at time 550190ns
# [TB][mhartid 92 - Tile (12, 5)] detected AMO (sync) instruction at time 550200ns
# [TB][mhartid 150 - Tile (6, 9)] detected AMO (sync) instruction at time 550235ns
# [mhartid 127] sync_count: 17
# [TB][mhartid 140 - Tile (12, 8)] detected AMO (sync) instruction at time 550250ns
# [mhartid 163] sync_count: 1
# [TB][mhartid 108 - Tile (12, 6)] detected AMO (sync) instruction at time 550270ns
# [TB][mhartid 149 - Tile (5, 9)] detected AMO (sync) instruction at time 550275ns
# [TB][mhartid 44 - Tile (12, 2)] detected AMO (sync) instruction at time 550280ns
# [mhartid 157] sync_count: 1
# [TB][mhartid 76 - Tile (12, 4)] detected AMO (sync) instruction at time 550355ns
# [TB][mhartid 152 - Tile (8, 9)] detected AMO (sync) instruction at time 550355ns
# [TB][mhartid 12 - Tile (12, 0)] detected AMO (sync) instruction at time 550365ns
# [mhartid 119] sync_count: 32
# [TB][mhartid 28 - Tile (12, 1)] detected AMO (sync) instruction at time 550410ns
# [mhartid 164] sync_count: 1
# [TB][mhartid 160 - Tile (0, 10)] detected AMO (sync) instruction at time 550480ns
# [TB][mhartid 153 - Tile (9, 9)] detected AMO (sync) instruction at time 550520ns
# [TB][mhartid 77 - Tile (13, 4)] detected AMO (sync) instruction at time 550535ns
# [TB][mhartid 45 - Tile (13, 2)] detected AMO (sync) instruction at time 550545ns
# [TB][mhartid 109 - Tile (13, 6)] detected AMO (sync) instruction at time 550555ns
# [TB][mhartid 142 - Tile (14, 8)] detected AMO (sync) instruction at time 550565ns
# [TB][mhartid 110 - Tile (14, 6)] detected AMO (sync) instruction at time 550575ns
# [TB][mhartid 29 - Tile (13, 1)] detected AMO (sync) instruction at time 550580ns
# [mhartid 158] sync_count: 1
# [TB][mhartid 93 - Tile (13, 5)] detected AMO (sync) instruction at time 550595ns
# [TB][mhartid 61 - Tile (13, 3)] detected AMO (sync) instruction at time 550605ns
# [TB][mhartid 13 - Tile (13, 0)] detected AMO (sync) instruction at time 550625ns
# [TB][mhartid 161 - Tile (1, 10)] detected AMO (sync) instruction at time 550630ns
# [TB][mhartid 94 - Tile (14, 5)] detected AMO (sync) instruction at time 550635ns
# [TB][mhartid 154 - Tile (10, 9)] detected AMO (sync) instruction at time 550635ns
# [TB][mhartid 46 - Tile (14, 2)] detected AMO (sync) instruction at time 550640ns
# [mhartid 166] sync_count: 1
# [TB][mhartid 30 - Tile (14, 1)] detected AMO (sync) instruction at time 550660ns
# [mhartid 165] sync_count: 1
# [TB][mhartid 141 - Tile (13, 8)] detected AMO (sync) instruction at time 550675ns
# [TB][mhartid 78 - Tile (14, 4)] detected AMO (sync) instruction at time 550725ns
# [mhartid 159] sync_count: 1
# [TB][mhartid 14 - Tile (14, 0)] detected AMO (sync) instruction at time 550800ns
# [TB][mhartid 62 - Tile (14, 3)] detected AMO (sync) instruction at time 550820ns
# [TB][mhartid 155 - Tile (11, 9)] detected AMO (sync) instruction at time 550820ns
# [mhartid 168] sync_count: 1
# [TB][mhartid 156 - Tile (12, 9)] detected AMO (sync) instruction at time 551005ns
# [mhartid 176] sync_count: 1
# [TB][mhartid 162 - Tile (2, 10)] detected AMO (sync) instruction at time 551010ns
# [TB][mhartid 63 - Tile (15, 3)] detected AMO (sync) instruction at time 551035ns
# [TB][mhartid 79 - Tile (15, 4)] detected AMO (sync) instruction at time 551045ns
# [TB][mhartid 143 - Tile (15, 8)] detected AMO (sync) instruction at time 551050ns
# [TB][mhartid 15 - Tile (15, 0)] detected AMO (sync) instruction at time 551055ns
# [mhartid 151] sync_count: 1
# [TB][mhartid 95 - Tile (15, 5)] detected AMO (sync) instruction at time 551080ns
# [TB][mhartid 87 - Tile (7, 5)] detected AMO (sync) instruction at time 551095ns
# [mhartid 170] sync_count: 1
# [TB][mhartid 111 - Tile (15, 6)] detected AMO (sync) instruction at time 551120ns
# [mhartid 169] sync_count: 1
# [TB][mhartid 55 - Tile (7, 3)] detected AMO (sync) instruction at time 551125ns
# [TB][mhartid 31 - Tile (15, 1)] detected AMO (sync) instruction at time 551150ns
# [TB][mhartid 7 - Tile (7, 0)] detected AMO (sync) instruction at time 551175ns
# [TB][mhartid 47 - Tile (15, 2)] detected AMO (sync) instruction at time 551185ns
# [TB][mhartid 135 - Tile (7, 8)] detected AMO (sync) instruction at time 551215ns
# [TB][mhartid 163 - Tile (3, 10)] detected AMO (sync) instruction at time 551225ns
# [TB][mhartid 71 - Tile (7, 4)] detected AMO (sync) instruction at time 551250ns
# [TB][mhartid 103 - Tile (7, 6)] detected AMO (sync) instruction at time 551250ns
# [TB][mhartid 157 - Tile (13, 9)] detected AMO (sync) instruction at time 551270ns
# [mhartid 177] sync_count: 1
# [mhartid 171] sync_count: 1
# [TB][mhartid 23 - Tile (7, 1)] detected AMO (sync) instruction at time 551385ns
# [TB][mhartid 39 - Tile (7, 2)] detected AMO (sync) instruction at time 551385ns
# [mhartid 172] sync_count: 1
# [TB][mhartid 164 - Tile (4, 10)] detected AMO (sync) instruction at time 551425ns
# [mhartid 178] sync_count: 1
# [TB][mhartid 158 - Tile (14, 9)] detected AMO (sync) instruction at time 551515ns
# [TB][mhartid 166 - Tile (6, 10)] detected AMO (sync) instruction at time 551630ns
# [mhartid 179] sync_count: 1
# [TB][mhartid 165 - Tile (5, 10)] detected AMO (sync) instruction at time 551655ns
# [TB][mhartid 159 - Tile (15, 9)] detected AMO (sync) instruction at time 551700ns
# [TB][mhartid 168 - Tile (8, 10)] detected AMO (sync) instruction at time 551865ns
# [mhartid 180] sync_count: 1
# [mhartid 173] sync_count: 1
# [TB][mhartid 151 - Tile (7, 9)] detected AMO (sync) instruction at time 551980ns
# [mhartid 182] sync_count: 1
# [TB][mhartid 176 - Tile (0, 11)] detected AMO (sync) instruction at time 552050ns
# [mhartid 174] sync_count: 1
# [TB][mhartid 170 - Tile (10, 10)] detected AMO (sync) instruction at time 552090ns
# [TB][mhartid 169 - Tile (9, 10)] detected AMO (sync) instruction at time 552110ns
# [mhartid 181] sync_count: 1
# [TB][mhartid 171 - Tile (11, 10)] detected AMO (sync) instruction at time 552320ns
# [mhartid 184] sync_count: 1
# [mhartid 167] sync_count: 1
# [TB][mhartid 177 - Tile (1, 11)] detected AMO (sync) instruction at time 552360ns
# [TB][mhartid 172 - Tile (12, 10)] detected AMO (sync) instruction at time 552405ns
# [mhartid 192] sync_count: 1
# [mhartid 175] sync_count: 1
# [TB][mhartid 178 - Tile (2, 11)] detected AMO (sync) instruction at time 552460ns
# [mhartid 185] sync_count: 1
# [mhartid 186] sync_count: 1
# [mhartid 193] sync_count: 1
# [TB][mhartid 179 - Tile (3, 11)] detected AMO (sync) instruction at time 552690ns
# [mhartid 187] sync_count: 1
# [mhartid 188] sync_count: 1
# [TB][mhartid 173 - Tile (13, 10)] detected AMO (sync) instruction at time 552900ns
# [TB][mhartid 180 - Tile (4, 11)] detected AMO (sync) instruction at time 552920ns
# [mhartid 194] sync_count: 1
# [TB][mhartid 174 - Tile (14, 10)] detected AMO (sync) instruction at time 553045ns
# [TB][mhartid 182 - Tile (6, 11)] detected AMO (sync) instruction at time 553070ns
# [mhartid 195] sync_count: 1
# [TB][mhartid 181 - Tile (5, 11)] detected AMO (sync) instruction at time 553195ns
# [TB][mhartid 167 - Tile (7, 10)] detected AMO (sync) instruction at time 553335ns
# [mhartid 196] sync_count: 1
# [TB][mhartid 184 - Tile (8, 11)] detected AMO (sync) instruction at time 553360ns
# [TB][mhartid 175 - Tile (15, 10)] detected AMO (sync) instruction at time 553390ns
# [mhartid 190] sync_count: 1
# [mhartid 189] sync_count: 1
# [mhartid 197] sync_count: 1
# [mhartid 198] sync_count: 1
# [TB][mhartid 192 - Tile (0, 12)] detected AMO (sync) instruction at time 553505ns
# [TB][mhartid 185 - Tile (9, 11)] detected AMO (sync) instruction at time 553585ns
# [TB][mhartid 186 - Tile (10, 11)] detected AMO (sync) instruction at time 553635ns
# [mhartid 200] sync_count: 1
# [TB][mhartid 193 - Tile (1, 12)] detected AMO (sync) instruction at time 553785ns
# [mhartid 191] sync_count: 1
# [mhartid 208] sync_count: 1
# [TB][mhartid 187 - Tile (11, 11)] detected AMO (sync) instruction at time 553855ns
# [TB][mhartid 188 - Tile (12, 11)] detected AMO (sync) instruction at time 553940ns
# [mhartid 183] sync_count: 1
# [mhartid 202] sync_count: 1
# [TB][mhartid 194 - Tile (2, 12)] detected AMO (sync) instruction at time 554045ns
# [mhartid 201] sync_count: 1
# [mhartid 209] sync_count: 1
# [TB][mhartid 195 - Tile (3, 12)] detected AMO (sync) instruction at time 554230ns
# [mhartid 203] sync_count: 1
# [TB][mhartid 196 - Tile (4, 12)] detected AMO (sync) instruction at time 554430ns
# [TB][mhartid 190 - Tile (14, 11)] detected AMO (sync) instruction at time 554440ns
# [mhartid 210] sync_count: 1
# [TB][mhartid 189 - Tile (13, 11)] detected AMO (sync) instruction at time 554470ns
# [mhartid 204] sync_count: 1
# [mhartid 211] sync_count: 1
# [TB][mhartid 198 - Tile (6, 12)] detected AMO (sync) instruction at time 554570ns
# [TB][mhartid 197 - Tile (5, 12)] detected AMO (sync) instruction at time 554590ns
# [mhartid 205] sync_count: 1
# [TB][mhartid 191 - Tile (15, 11)] detected AMO (sync) instruction at time 554835ns
# [mhartid 212] sync_count: 1
# [TB][mhartid 200 - Tile (8, 12)] detected AMO (sync) instruction at time 554870ns
# [mhartid 206] sync_count: 1
# [TB][mhartid 208 - Tile (0, 13)] detected AMO (sync) instruction at time 554955ns
# [mhartid 213] sync_count: 1
# [mhartid 214] sync_count: 1
# [TB][mhartid 183 - Tile (7, 11)] detected AMO (sync) instruction at time 555080ns
# [TB][mhartid 202 - Tile (10, 12)] detected AMO (sync) instruction at time 555140ns
# [TB][mhartid 201 - Tile (9, 12)] detected AMO (sync) instruction at time 555170ns
# [mhartid 207] sync_count: 1
# [mhartid 216] sync_count: 1
# [mhartid 224] sync_count: 1
# [mhartid 199] sync_count: 1
# [TB][mhartid 203 - Tile (11, 12)] detected AMO (sync) instruction at time 555365ns
# [TB][mhartid 209 - Tile (1, 13)] detected AMO (sync) instruction at time 555370ns
# [mhartid 218] sync_count: 1
# [TB][mhartid 204 - Tile (12, 12)] detected AMO (sync) instruction at time 555575ns
# [TB][mhartid 210 - Tile (2, 13)] detected AMO (sync) instruction at time 555605ns
# [mhartid 225] sync_count: 1
# [mhartid 217] sync_count: 1
# [TB][mhartid 211 - Tile (3, 13)] detected AMO (sync) instruction at time 555710ns
# [mhartid 219] sync_count: 1
# [TB][mhartid 205 - Tile (13, 12)] detected AMO (sync) instruction at time 555845ns
# [mhartid 220] sync_count: 1
# [mhartid 226] sync_count: 1
# [TB][mhartid 212 - Tile (4, 13)] detected AMO (sync) instruction at time 555990ns
# [mhartid 227] sync_count: 1
# [TB][mhartid 206 - Tile (14, 12)] detected AMO (sync) instruction at time 556020ns
# [mhartid 221] sync_count: 1
# [TB][mhartid 213 - Tile (5, 13)] detected AMO (sync) instruction at time 556160ns
# [TB][mhartid 214 - Tile (6, 13)] detected AMO (sync) instruction at time 556165ns
# [TB][mhartid 207 - Tile (15, 12)] detected AMO (sync) instruction at time 556345ns
# [mhartid 222] sync_count: 1
# [TB][mhartid 216 - Tile (8, 13)] detected AMO (sync) instruction at time 556430ns
# [mhartid 228] sync_count: 1
# [TB][mhartid 199 - Tile (7, 12)] detected AMO (sync) instruction at time 556450ns
# [mhartid 230] sync_count: 1
# [mhartid 229] sync_count: 1
# [TB][mhartid 224 - Tile (0, 14)] detected AMO (sync) instruction at time 556495ns
# [mhartid 223] sync_count: 1
# [TB][mhartid 218 - Tile (10, 13)] detected AMO (sync) instruction at time 556665ns
# [mhartid 240] sync_count: 1
# [TB][mhartid 217 - Tile (9, 13)] detected AMO (sync) instruction at time 556780ns
# [mhartid 215] sync_count: 1
# [TB][mhartid 225 - Tile (1, 14)] detected AMO (sync) instruction at time 556825ns
# [mhartid 233] sync_count: 1
# [mhartid 232] sync_count: 1
# [mhartid 234] sync_count: 1
# [TB][mhartid 219 - Tile (11, 13)] detected AMO (sync) instruction at time 556945ns
# [TB][mhartid 220 - Tile (12, 13)] detected AMO (sync) instruction at time 557040ns
# [TB][mhartid 226 - Tile (2, 14)] detected AMO (sync) instruction at time 557115ns
# [mhartid 241] sync_count: 1
# [TB][mhartid 227 - Tile (3, 14)] detected AMO (sync) instruction at time 557220ns
# [TB][mhartid 221 - Tile (13, 13)] detected AMO (sync) instruction at time 557305ns
# [mhartid 235] sync_count: 1
# [mhartid 236] sync_count: 1
# [mhartid 243] sync_count: 1
# [TB][mhartid 222 - Tile (14, 13)] detected AMO (sync) instruction at time 557520ns
# [mhartid 242] sync_count: 1
# [mhartid 244] sync_count: 1
# [mhartid 237] sync_count: 1
# [TB][mhartid 228 - Tile (4, 14)] detected AMO (sync) instruction at time 557665ns
# [TB][mhartid 230 - Tile (6, 14)] detected AMO (sync) instruction at time 557685ns
# [TB][mhartid 229 - Tile (5, 14)] detected AMO (sync) instruction at time 557695ns
# [TB][mhartid 223 - Tile (15, 13)] detected AMO (sync) instruction at time 557805ns
# [mhartid 245] sync_count: 1
# [mhartid 238] sync_count: 1
# [TB][mhartid 215 - Tile (7, 13)] detected AMO (sync) instruction at time 557960ns
# [TB][mhartid 240 - Tile (0, 15)] detected AMO (sync) instruction at time 558045ns
# [mhartid 248] sync_count: 1
# [TB][mhartid 233 - Tile (9, 14)] detected AMO (sync) instruction at time 558050ns
# [TB][mhartid 232 - Tile (8, 14)] detected AMO (sync) instruction at time 558105ns
# [TB][mhartid 234 - Tile (10, 14)] detected AMO (sync) instruction at time 558105ns
# [mhartid 239] sync_count: 1
# [mhartid 246] sync_count: 1
# [mhartid 231] sync_count: 1
# [mhartid 250] sync_count: 1
# [TB][mhartid 241 - Tile (1, 15)] detected AMO (sync) instruction at time 558460ns
# [TB][mhartid 235 - Tile (11, 14)] detected AMO (sync) instruction at time 558535ns
# [mhartid 249] sync_count: 1
# [TB][mhartid 236 - Tile (12, 14)] detected AMO (sync) instruction at time 558615ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 558685ns
# [TB][mhartid 243 - Tile (3, 15)] detected AMO (sync) instruction at time 558780ns
# [TB][mhartid 242 - Tile (2, 15)] detected AMO (sync) instruction at time 558800ns
# [TB][mhartid 237 - Tile (13, 14)] detected AMO (sync) instruction at time 558860ns
# [mhartid 251] sync_count: 1
# [TB][mhartid 244 - Tile (4, 15)] detected AMO (sync) instruction at time 558890ns
# [mhartid 253] sync_count: 1
# [mhartid 252] sync_count: 1
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 559075ns
# [TB][mhartid 245 - Tile (5, 15)] detected AMO (sync) instruction at time 559150ns
# [TB][mhartid 238 - Tile (14, 14)] detected AMO (sync) instruction at time 559160ns
# [mhartid 254] sync_count: 1
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 559320ns
# [TB][mhartid 248 - Tile (8, 15)] detected AMO (sync) instruction at time 559330ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 559340ns
# [TB][mhartid 239 - Tile (15, 14)] detected AMO (sync) instruction at time 559385ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 559390ns
# [TB][mhartid 246 - Tile (6, 15)] detected AMO (sync) instruction at time 559455ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 559625ns
# [mhartid 255] sync_count: 1
# [mhartid 247] sync_count: 1
# [TB][mhartid 250 - Tile (10, 15)] detected AMO (sync) instruction at time 559665ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 559795ns
# [TB][mhartid 231 - Tile (7, 14)] detected AMO (sync) instruction at time 559850ns
# [TB][mhartid 249 - Tile (9, 15)] detected AMO (sync) instruction at time 559855ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 559950ns
# [TB][mhartid 251 - Tile (11, 15)] detected AMO (sync) instruction at time 560140ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 560215ns
# [TB][mhartid 253 - Tile (13, 15)] detected AMO (sync) instruction at time 560235ns
# [TB][mhartid 252 - Tile (12, 15)] detected AMO (sync) instruction at time 560255ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 560335ns
# [TB][mhartid 254 - Tile (14, 15)] detected AMO (sync) instruction at time 560505ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 560720ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 560850ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 560850ns
# [TB][mhartid 255 - Tile (15, 15)] detected AMO (sync) instruction at time 560920ns
# [TB][mhartid 247 - Tile (7, 15)] detected AMO (sync) instruction at time 560935ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 561120ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 561520ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 561795ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 562045ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 562065ns
# [TB][mhartid 0 - Tile (0, 0)] detected sentinel instruction in EX stage at time 562275ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 562275ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 562315ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 562345ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 562485ns
# [TB][mhartid 1 - Tile (1, 0)] detected sentinel instruction in EX stage at time 562560ns
# [TB][mhartid 16 - Tile (0, 1)] detected sentinel instruction in EX stage at time 562560ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 562570ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 562595ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 562605ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 562675ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 562740ns
# [TB][mhartid 17 - Tile (1, 1)] detected sentinel instruction in EX stage at time 562840ns
# [TB][mhartid 32 - Tile (0, 2)] detected sentinel instruction in EX stage at time 562840ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 562845ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 562850ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 562850ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 562860ns
# [TB][mhartid 2 - Tile (2, 0)] detected sentinel instruction in EX stage at time 562865ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 562910ns
# [TB][mhartid 3 - Tile (3, 0)] detected sentinel instruction in EX stage at time 562980ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 562995ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 563020ns
# [TB][mhartid 18 - Tile (2, 1)] detected sentinel instruction in EX stage at time 563075ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 563080ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 563110ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 563110ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 563115ns
# [TB][mhartid 33 - Tile (1, 2)] detected sentinel instruction in EX stage at time 563125ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 563125ns
# [TB][mhartid 48 - Tile (0, 3)] detected sentinel instruction in EX stage at time 563130ns
# [TB][mhartid 4 - Tile (4, 0)] detected sentinel instruction in EX stage at time 563160ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 563165ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 563190ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 563205ns
# [TB][mhartid 19 - Tile (3, 1)] detected sentinel instruction in EX stage at time 563225ns
# [TB][mhartid 64 - Tile (0, 4)] detected sentinel instruction in EX stage at time 563265ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 563280ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 563280ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 563295ns
# [TB][mhartid 34 - Tile (2, 2)] detected sentinel instruction in EX stage at time 563310ns
# [TB][mhartid 49 - Tile (1, 3)] detected sentinel instruction in EX stage at time 563335ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 563335ns
# [TB][mhartid 5 - Tile (5, 0)] detected sentinel instruction in EX stage at time 563345ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 563350ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 563375ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 563395ns
# [TB][mhartid 20 - Tile (4, 1)] detected sentinel instruction in EX stage at time 563435ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 563445ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 563455ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 563460ns
# [TB][mhartid 6 - Tile (6, 0)] detected sentinel instruction in EX stage at time 563480ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 563485ns
# [TB][mhartid 80 - Tile (0, 5)] detected sentinel instruction in EX stage at time 563500ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 563500ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 563520ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 563545ns
# [TB][mhartid 35 - Tile (3, 2)] detected sentinel instruction in EX stage at time 563555ns
# [TB][mhartid 50 - Tile (2, 3)] detected sentinel instruction in EX stage at time 563555ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 563570ns
# [TB][mhartid 65 - Tile (1, 4)] detected sentinel instruction in EX stage at time 563580ns
# [TB][mhartid 8 - Tile (8, 0)] detected sentinel instruction in EX stage at time 563600ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 563620ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 563625ns
# [TB][mhartid 21 - Tile (5, 1)] detected sentinel instruction in EX stage at time 563645ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 563655ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 563665ns
# [TB][mhartid 96 - Tile (0, 6)] detected sentinel instruction in EX stage at time 563675ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 563690ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 563695ns
# [TB][mhartid 51 - Tile (3, 3)] detected sentinel instruction in EX stage at time 563700ns
# [TB][mhartid 81 - Tile (1, 5)] detected sentinel instruction in EX stage at time 563720ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 563725ns
# [TB][mhartid 36 - Tile (4, 2)] detected sentinel instruction in EX stage at time 563730ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 563735ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 563740ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 563755ns
# [TB][mhartid 22 - Tile (6, 1)] detected sentinel instruction in EX stage at time 563760ns
# [TB][mhartid 9 - Tile (9, 0)] detected sentinel instruction in EX stage at time 563770ns
# [TB][mhartid 66 - Tile (2, 4)] detected sentinel instruction in EX stage at time 563770ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 563770ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 563780ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 563820ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 563850ns
# [TB][mhartid 24 - Tile (8, 1)] detected sentinel instruction in EX stage at time 563875ns
# [TB][mhartid 37 - Tile (5, 2)] detected sentinel instruction in EX stage at time 563875ns
# [TB][mhartid 97 - Tile (1, 6)] detected sentinel instruction in EX stage at time 563880ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 563885ns
# [TB][mhartid 52 - Tile (4, 3)] detected sentinel instruction in EX stage at time 563895ns
# [TB][mhartid 128 - Tile (0, 8)] detected sentinel instruction in EX stage at time 563900ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 563905ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 563915ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 563915ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 563920ns
# [TB][mhartid 67 - Tile (3, 4)] detected sentinel instruction in EX stage at time 563940ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 563940ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 563955ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 563960ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 564000ns
# [TB][mhartid 82 - Tile (2, 5)] detected sentinel instruction in EX stage at time 564005ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 564015ns
# [TB][mhartid 10 - Tile (10, 0)] detected sentinel instruction in EX stage at time 564030ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 564030ns
# [TB][mhartid 38 - Tile (6, 2)] detected sentinel instruction in EX stage at time 564040ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 564040ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 564045ns
# [TB][mhartid 25 - Tile (9, 1)] detected sentinel instruction in EX stage at time 564050ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 564070ns
# [TB][mhartid 68 - Tile (4, 4)] detected sentinel instruction in EX stage at time 564110ns
# [TB][mhartid 144 - Tile (0, 9)] detected sentinel instruction in EX stage at time 564110ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 564115ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 564115ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 564120ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 564125ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 564135ns
# [TB][mhartid 98 - Tile (2, 6)] detected sentinel instruction in EX stage at time 564155ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 564155ns
# [TB][mhartid 53 - Tile (5, 3)] detected sentinel instruction in EX stage at time 564160ns
# [TB][mhartid 40 - Tile (8, 2)] detected sentinel instruction in EX stage at time 564165ns
# [TB][mhartid 54 - Tile (6, 3)] detected sentinel instruction in EX stage at time 564185ns
# [TB][mhartid 11 - Tile (11, 0)] detected sentinel instruction in EX stage at time 564190ns
# [TB][mhartid 83 - Tile (3, 5)] detected sentinel instruction in EX stage at time 564190ns
# [TB][mhartid 129 - Tile (1, 8)] detected sentinel instruction in EX stage at time 564190ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 564195ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 564200ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 564220ns
# [TB][mhartid 26 - Tile (10, 1)] detected sentinel instruction in EX stage at time 564225ns
# [TB][mhartid 41 - Tile (9, 2)] detected sentinel instruction in EX stage at time 564235ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 564240ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 564265ns
# [TB][mhartid 84 - Tile (4, 5)] detected sentinel instruction in EX stage at time 564275ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 564275ns
# [TB][mhartid 145 - Tile (1, 9)] detected sentinel instruction in EX stage at time 564275ns
# [TB][mhartid 12 - Tile (12, 0)] detected sentinel instruction in EX stage at time 564280ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 564285ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 564285ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 564295ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 564295ns
# [TB][mhartid 160 - Tile (0, 10)] detected sentinel instruction in EX stage at time 564295ns
# [TB][mhartid 69 - Tile (5, 4)] detected sentinel instruction in EX stage at time 564315ns
# [TB][mhartid 56 - Tile (8, 3)] detected sentinel instruction in EX stage at time 564335ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 564335ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 564345ns
# [TB][mhartid 130 - Tile (2, 8)] detected sentinel instruction in EX stage at time 564345ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 564350ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 564355ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 564355ns
# [TB][mhartid 99 - Tile (3, 6)] detected sentinel instruction in EX stage at time 564365ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 564375ns
# [TB][mhartid 27 - Tile (11, 1)] detected sentinel instruction in EX stage at time 564405ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 564420ns
# [TB][mhartid 70 - Tile (6, 4)] detected sentinel instruction in EX stage at time 564425ns
# [TB][mhartid 176 - Tile (0, 11)] detected sentinel instruction in EX stage at time 564445ns
# [TB][mhartid 100 - Tile (4, 6)] detected sentinel instruction in EX stage at time 564450ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 564455ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 564460ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 564460ns
# [TB][mhartid 42 - Tile (10, 2)] detected sentinel instruction in EX stage at time 564470ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 564495ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 564505ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 564515ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 564515ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 564515ns
# [TB][mhartid 146 - Tile (2, 9)] detected sentinel instruction in EX stage at time 564515ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 564525ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 564525ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 564535ns
# [TB][mhartid 57 - Tile (9, 3)] detected sentinel instruction in EX stage at time 564550ns
# [TB][mhartid 72 - Tile (8, 4)] detected sentinel instruction in EX stage at time 564550ns
# [TB][mhartid 161 - Tile (1, 10)] detected sentinel instruction in EX stage at time 564550ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 564575ns
# [TB][mhartid 85 - Tile (5, 5)] detected sentinel instruction in EX stage at time 564580ns
# [TB][mhartid 131 - Tile (3, 8)] detected sentinel instruction in EX stage at time 564580ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 564605ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 564610ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 564610ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 564625ns
# [TB][mhartid 86 - Tile (6, 5)] detected sentinel instruction in EX stage at time 564630ns
# [TB][mhartid 28 - Tile (12, 1)] detected sentinel instruction in EX stage at time 564635ns
# [TB][mhartid 13 - Tile (13, 0)] detected sentinel instruction in EX stage at time 564640ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 564675ns
# [TB][mhartid 73 - Tile (9, 4)] detected sentinel instruction in EX stage at time 564685ns
# [TB][mhartid 43 - Tile (11, 2)] detected sentinel instruction in EX stage at time 564690ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 564695ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 564700ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 564700ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 564705ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 564710ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 564715ns
# [TB][mhartid 162 - Tile (2, 10)] detected sentinel instruction in EX stage at time 564715ns
# [TB][mhartid 192 - Tile (0, 12)] detected sentinel instruction in EX stage at time 564715ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 564735ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 564740ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 564745ns
# [TB][mhartid 101 - Tile (5, 6)] detected sentinel instruction in EX stage at time 564755ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 564755ns
# [TB][mhartid 147 - Tile (3, 9)] detected sentinel instruction in EX stage at time 564755ns
# [TB][mhartid 177 - Tile (1, 11)] detected sentinel instruction in EX stage at time 564760ns
# [TB][mhartid 58 - Tile (10, 3)] detected sentinel instruction in EX stage at time 564765ns
# [TB][mhartid 102 - Tile (6, 6)] detected sentinel instruction in EX stage at time 564765ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 564770ns
# [TB][mhartid 132 - Tile (4, 8)] detected sentinel instruction in EX stage at time 564775ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 564800ns
# [TB][mhartid 14 - Tile (14, 0)] detected sentinel instruction in EX stage at time 564820ns
# [TB][mhartid 88 - Tile (8, 5)] detected sentinel instruction in EX stage at time 564820ns
# [TB][mhartid 44 - Tile (12, 2)] detected sentinel instruction in EX stage at time 564835ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 564840ns
# [TB][mhartid 29 - Tile (13, 1)] detected sentinel instruction in EX stage at time 564850ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 564850ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 564860ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 564875ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 564885ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 564885ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 564885ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 564905ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 564915ns
# [TB][mhartid 148 - Tile (4, 9)] detected sentinel instruction in EX stage at time 564915ns
# [TB][mhartid 74 - Tile (10, 4)] detected sentinel instruction in EX stage at time 564920ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 564920ns
# [TB][mhartid 133 - Tile (5, 8)] detected sentinel instruction in EX stage at time 564920ns
# [TB][mhartid 89 - Tile (9, 5)] detected sentinel instruction in EX stage at time 564925ns
# [TB][mhartid 163 - Tile (3, 10)] detected sentinel instruction in EX stage at time 564925ns
# [TB][mhartid 59 - Tile (11, 3)] detected sentinel instruction in EX stage at time 564930ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 564930ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 564940ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 564955ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 564965ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 564965ns
# [TB][mhartid 178 - Tile (2, 11)] detected sentinel instruction in EX stage at time 564965ns
# [TB][mhartid 208 - Tile (0, 13)] detected sentinel instruction in EX stage at time 564970ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 564990ns
# [TB][mhartid 193 - Tile (1, 12)] detected sentinel instruction in EX stage at time 564995ns
# [TB][mhartid 104 - Tile (8, 6)] detected sentinel instruction in EX stage at time 565000ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 565000ns
# [TB][mhartid 15 - Tile (15, 0)] detected sentinel instruction in EX stage at time 565020ns
# [TB][mhartid 134 - Tile (6, 8)] detected sentinel instruction in EX stage at time 565025ns
# [TB][mhartid 60 - Tile (12, 3)] detected sentinel instruction in EX stage at time 565040ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 565045ns
# [TB][mhartid 105 - Tile (9, 6)] detected sentinel instruction in EX stage at time 565055ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 565070ns
# [TB][mhartid 7 - Tile (7, 0)] detected sentinel instruction in EX stage at time 565075ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 565080ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 565085ns
# [TB][mhartid 30 - Tile (14, 1)] detected sentinel instruction in EX stage at time 565090ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 565090ns
# [TB][mhartid 45 - Tile (13, 2)] detected sentinel instruction in EX stage at time 565095ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 565115ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 565120ns
# [TB][mhartid 164 - Tile (4, 10)] detected sentinel instruction in EX stage at time 565120ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 565125ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 565130ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 565140ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 565145ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 565145ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 565160ns
# [TB][mhartid 149 - Tile (5, 9)] detected sentinel instruction in EX stage at time 565160ns
# [TB][mhartid 209 - Tile (1, 13)] detected sentinel instruction in EX stage at time 565165ns
# [TB][mhartid 75 - Tile (11, 4)] detected sentinel instruction in EX stage at time 565185ns
# [TB][mhartid 90 - Tile (10, 5)] detected sentinel instruction in EX stage at time 565185ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 565190ns
# [TB][mhartid 179 - Tile (3, 11)] detected sentinel instruction in EX stage at time 565195ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 565210ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 565215ns
# [TB][mhartid 136 - Tile (8, 8)] detected sentinel instruction in EX stage at time 565215ns
# [TB][mhartid 224 - Tile (0, 14)] detected sentinel instruction in EX stage at time 565220ns
# [TB][mhartid 150 - Tile (6, 9)] detected sentinel instruction in EX stage at time 565235ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 565250ns
# [TB][mhartid 194 - Tile (2, 12)] detected sentinel instruction in EX stage at time 565250ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 565280ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 565280ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 565280ns
# [TB][mhartid 76 - Tile (12, 4)] detected sentinel instruction in EX stage at time 565290ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 565290ns
# [TB][mhartid 31 - Tile (15, 1)] detected sentinel instruction in EX stage at time 565305ns
# [TB][mhartid 61 - Tile (13, 3)] detected sentinel instruction in EX stage at time 565305ns
# [TB][mhartid 91 - Tile (11, 5)] detected sentinel instruction in EX stage at time 565305ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 565310ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 565315ns
# [TB][mhartid 180 - Tile (4, 11)] detected sentinel instruction in EX stage at time 565315ns
# [TB][mhartid 195 - Tile (3, 12)] detected sentinel instruction in EX stage at time 565335ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 565340ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 565340ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 565345ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 565350ns
# [TB][mhartid 152 - Tile (8, 9)] detected sentinel instruction in EX stage at time 565350ns
# [TB][mhartid 165 - Tile (5, 10)] detected sentinel instruction in EX stage at time 565350ns
# [TB][mhartid 106 - Tile (10, 6)] detected sentinel instruction in EX stage at time 565355ns
# [TB][mhartid 137 - Tile (9, 8)] detected sentinel instruction in EX stage at time 565360ns
# [TB][mhartid 46 - Tile (14, 2)] detected sentinel instruction in EX stage at time 565375ns
# [TB][mhartid 23 - Tile (7, 1)] detected sentinel instruction in EX stage at time 565385ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 565385ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 565385ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 565400ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 565405ns
# [TB][mhartid 210 - Tile (2, 13)] detected sentinel instruction in EX stage at time 565410ns
# [TB][mhartid 225 - Tile (1, 14)] detected sentinel instruction in EX stage at time 565430ns
# [TB][mhartid 166 - Tile (6, 10)] detected sentinel instruction in EX stage at time 565435ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 565460ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 565460ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 565470ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 565470ns
# [TB][mhartid 107 - Tile (11, 6)] detected sentinel instruction in EX stage at time 565480ns
# [TB][mhartid 181 - Tile (5, 11)] detected sentinel instruction in EX stage at time 565485ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 565495ns
# [TB][mhartid 112 - Tile (0, 7)] detected sentinel instruction in EX stage at time 565505ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 565510ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 565510ns
# [TB][mhartid 92 - Tile (12, 5)] detected sentinel instruction in EX stage at time 565525ns
# [TB][mhartid 153 - Tile (9, 9)] detected sentinel instruction in EX stage at time 565525ns
# [TB][mhartid 196 - Tile (4, 12)] detected sentinel instruction in EX stage at time 565525ns
# [TB][mhartid 138 - Tile (10, 8)] detected sentinel instruction in EX stage at time 565535ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 565540ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 565545ns
# [TB][mhartid 47 - Tile (15, 2)] detected sentinel instruction in EX stage at time 565550ns
# [TB][mhartid 77 - Tile (13, 4)] detected sentinel instruction in EX stage at time 565550ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 565550ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 565555ns
# [TB][mhartid 168 - Tile (8, 10)] detected sentinel instruction in EX stage at time 565560ns
# [TB][mhartid 240 - Tile (0, 15)] detected sentinel instruction in EX stage at time 565570ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 565580ns
# [TB][mhartid 182 - Tile (6, 11)] detected sentinel instruction in EX stage at time 565585ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 565610ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 565620ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 565620ns
# [TB][mhartid 211 - Tile (3, 13)] detected sentinel instruction in EX stage at time 565620ns
# [TB][mhartid 62 - Tile (14, 3)] detected sentinel instruction in EX stage at time 565635ns
# [TB][mhartid 108 - Tile (12, 6)] detected sentinel instruction in EX stage at time 565640ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 565645ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 565655ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 565665ns
# [TB][mhartid 39 - Tile (7, 2)] detected sentinel instruction in EX stage at time 565670ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 565690ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 565690ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 565700ns
# [TB][mhartid 169 - Tile (9, 10)] detected sentinel instruction in EX stage at time 565700ns
# [TB][mhartid 139 - Tile (11, 8)] detected sentinel instruction in EX stage at time 565705ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 565725ns
# [TB][mhartid 226 - Tile (2, 14)] detected sentinel instruction in EX stage at time 565725ns
# [TB][mhartid 113 - Tile (1, 7)] detected sentinel instruction in EX stage at time 565750ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 565755ns
# [TB][mhartid 154 - Tile (10, 9)] detected sentinel instruction in EX stage at time 565755ns
# [TB][mhartid 184 - Tile (8, 11)] detected sentinel instruction in EX stage at time 565755ns
# [TB][mhartid 63 - Tile (15, 3)] detected sentinel instruction in EX stage at time 565760ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 565760ns
# [TB][mhartid 93 - Tile (13, 5)] detected sentinel instruction in EX stage at time 565765ns
# [TB][mhartid 241 - Tile (1, 15)] detected sentinel instruction in EX stage at time 565765ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 565770ns
# [TB][mhartid 212 - Tile (4, 13)] detected sentinel instruction in EX stage at time 565790ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 565800ns
# [TB][mhartid 197 - Tile (5, 12)] detected sentinel instruction in EX stage at time 565800ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 565815ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 565815ns
# [TB][mhartid 55 - Tile (7, 3)] detected sentinel instruction in EX stage at time 565835ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 565850ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 565870ns
# [TB][mhartid 185 - Tile (9, 11)] detected sentinel instruction in EX stage at time 565870ns
# [TB][mhartid 78 - Tile (14, 4)] detected sentinel instruction in EX stage at time 565875ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 565875ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 565885ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 565885ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 565885ns
# [TB][mhartid 198 - Tile (6, 12)] detected sentinel instruction in EX stage at time 565885ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 565890ns
# [TB][mhartid 170 - Tile (10, 10)] detected sentinel instruction in EX stage at time 565895ns
# [TB][mhartid 109 - Tile (13, 6)] detected sentinel instruction in EX stage at time 565900ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 565925ns
# [TB][mhartid 140 - Tile (12, 8)] detected sentinel instruction in EX stage at time 565925ns
# [TB][mhartid 155 - Tile (11, 9)] detected sentinel instruction in EX stage at time 565930ns
# [TB][mhartid 227 - Tile (3, 14)] detected sentinel instruction in EX stage at time 565945ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 565955ns
# [TB][mhartid 213 - Tile (5, 13)] detected sentinel instruction in EX stage at time 565960ns
# [TB][mhartid 200 - Tile (8, 12)] detected sentinel instruction in EX stage at time 565965ns
# [TB][mhartid 242 - Tile (2, 15)] detected sentinel instruction in EX stage at time 565995ns
# [TB][mhartid 114 - Tile (2, 7)] detected sentinel instruction in EX stage at time 566000ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 566000ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 566000ns
# [TB][mhartid 79 - Tile (15, 4)] detected sentinel instruction in EX stage at time 566010ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 566010ns
# [TB][mhartid 156 - Tile (12, 9)] detected sentinel instruction in EX stage at time 566015ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 566020ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 566030ns
# [TB][mhartid 228 - Tile (4, 14)] detected sentinel instruction in EX stage at time 566050ns
# [TB][mhartid 94 - Tile (14, 5)] detected sentinel instruction in EX stage at time 566070ns
# [TB][mhartid 214 - Tile (6, 13)] detected sentinel instruction in EX stage at time 566070ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 566075ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 566090ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 566095ns
# [TB][mhartid 71 - Tile (7, 4)] detected sentinel instruction in EX stage at time 566105ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 566115ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 566115ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 566125ns
# [TB][mhartid 171 - Tile (11, 10)] detected sentinel instruction in EX stage at time 566125ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 566130ns
# [TB][mhartid 186 - Tile (10, 11)] detected sentinel instruction in EX stage at time 566140ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 566160ns
# [TB][mhartid 201 - Tile (9, 12)] detected sentinel instruction in EX stage at time 566160ns
# [TB][mhartid 115 - Tile (3, 7)] detected sentinel instruction in EX stage at time 566180ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 566185ns
# [TB][mhartid 141 - Tile (13, 8)] detected sentinel instruction in EX stage at time 566190ns
# [TB][mhartid 243 - Tile (3, 15)] detected sentinel instruction in EX stage at time 566195ns
# [TB][mhartid 172 - Tile (12, 10)] detected sentinel instruction in EX stage at time 566215ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 566230ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 566230ns
# [TB][mhartid 216 - Tile (8, 13)] detected sentinel instruction in EX stage at time 566230ns
# [TB][mhartid 110 - Tile (14, 6)] detected sentinel instruction in EX stage at time 566235ns
# [TB][mhartid 95 - Tile (15, 5)] detected sentinel instruction in EX stage at time 566255ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 566265ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 566270ns
# [TB][mhartid 157 - Tile (13, 9)] detected sentinel instruction in EX stage at time 566275ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 566295ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 566300ns
# [TB][mhartid 87 - Tile (7, 5)] detected sentinel instruction in EX stage at time 566310ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 566310ns
# [mhartid 0] sync_count: 1
# [TB][mhartid 229 - Tile (5, 14)] detected sentinel instruction in EX stage at time 566315ns
# [TB][mhartid 202 - Tile (10, 12)] detected sentinel instruction in EX stage at time 566345ns
# [TB][mhartid 116 - Tile (4, 7)] detected sentinel instruction in EX stage at time 566350ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 566350ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 566355ns
# [TB][mhartid 187 - Tile (11, 11)] detected sentinel instruction in EX stage at time 566360ns
# [TB][mhartid 217 - Tile (9, 13)] detected sentinel instruction in EX stage at time 566365ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 566385ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 566390ns
# [TB][mhartid 230 - Tile (6, 14)] detected sentinel instruction in EX stage at time 566400ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 566410ns
# [TB][mhartid 244 - Tile (4, 15)] detected sentinel instruction in EX stage at time 566415ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 566420ns
# [TB][mhartid 142 - Tile (14, 8)] detected sentinel instruction in EX stage at time 566420ns
# [TB][mhartid 111 - Tile (15, 6)] detected sentinel instruction in EX stage at time 566430ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 566435ns
# [TB][mhartid 188 - Tile (12, 11)] detected sentinel instruction in EX stage at time 566445ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 566450ns
# [TB][mhartid 103 - Tile (7, 6)] detected sentinel instruction in EX stage at time 566490ns
# [TB][mhartid 232 - Tile (8, 14)] detected sentinel instruction in EX stage at time 566490ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 566495ns
# [TB][mhartid 173 - Tile (13, 10)] detected sentinel instruction in EX stage at time 566495ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 566505ns
# [TB][mhartid 117 - Tile (5, 7)] detected sentinel instruction in EX stage at time 566550ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 566550ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 566555ns
# [TB][mhartid 245 - Tile (5, 15)] detected sentinel instruction in EX stage at time 566565ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 566570ns
# [TB][mhartid 203 - Tile (11, 12)] detected sentinel instruction in EX stage at time 566570ns
# [TB][mhartid 218 - Tile (10, 13)] detected sentinel instruction in EX stage at time 566570ns
# [TB][mhartid 143 - Tile (15, 8)] detected sentinel instruction in EX stage at time 566575ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 566580ns
# [mhartid 1] sync_count: 1
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 566615ns
# [TB][mhartid 158 - Tile (14, 9)] detected sentinel instruction in EX stage at time 566640ns
# [TB][mhartid 246 - Tile (6, 15)] detected sentinel instruction in EX stage at time 566650ns
# [TB][mhartid 118 - Tile (6, 7)] detected sentinel instruction in EX stage at time 566655ns
# [TB][mhartid 233 - Tile (9, 14)] detected sentinel instruction in EX stage at time 566655ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 566665ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 566665ns
# [TB][mhartid 204 - Tile (12, 12)] detected sentinel instruction in EX stage at time 566675ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 566690ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 566715ns
# [TB][mhartid 135 - Tile (7, 8)] detected sentinel instruction in EX stage at time 566740ns
# [TB][mhartid 174 - Tile (14, 10)] detected sentinel instruction in EX stage at time 566740ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 566760ns
# [TB][mhartid 189 - Tile (13, 11)] detected sentinel instruction in EX stage at time 566760ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 566770ns
# [TB][mhartid 120 - Tile (8, 7)] detected sentinel instruction in EX stage at time 566795ns
# [TB][mhartid 159 - Tile (15, 9)] detected sentinel instruction in EX stage at time 566805ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 566820ns
# [TB][mhartid 234 - Tile (10, 14)] detected sentinel instruction in EX stage at time 566835ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 566845ns
# [TB][mhartid 219 - Tile (11, 13)] detected sentinel instruction in EX stage at time 566850ns
# [TB][mhartid 248 - Tile (8, 15)] detected sentinel instruction in EX stage at time 566855ns
# [TB][mhartid 151 - Tile (7, 9)] detected sentinel instruction in EX stage at time 566865ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 566895ns
# [mhartid 2] sync_count: 1
# [TB][mhartid 121 - Tile (9, 7)] detected sentinel instruction in EX stage at time 566910ns
# [TB][mhartid 205 - Tile (13, 12)] detected sentinel instruction in EX stage at time 566940ns
# [TB][mhartid 249 - Tile (9, 15)] detected sentinel instruction in EX stage at time 566945ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 566950ns
# [TB][mhartid 190 - Tile (14, 11)] detected sentinel instruction in EX stage at time 566950ns
# [TB][mhartid 220 - Tile (12, 13)] detected sentinel instruction in EX stage at time 566950ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 566955ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 566970ns
# [TB][mhartid 175 - Tile (15, 10)] detected sentinel instruction in EX stage at time 566980ns
# [mhartid 3] sync_count: 1
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 566990ns
# [TB][mhartid 167 - Tile (7, 10)] detected sentinel instruction in EX stage at time 567030ns
# [TB][mhartid 235 - Tile (11, 14)] detected sentinel instruction in EX stage at time 567030ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 567045ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 567100ns
# [TB][mhartid 122 - Tile (10, 7)] detected sentinel instruction in EX stage at time 567150ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 567190ns
# [TB][mhartid 250 - Tile (10, 15)] detected sentinel instruction in EX stage at time 567190ns
# [mhartid 4] sync_count: 1
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 567215ns
# [TB][mhartid 221 - Tile (13, 13)] detected sentinel instruction in EX stage at time 567215ns
# [TB][mhartid 236 - Tile (12, 14)] detected sentinel instruction in EX stage at time 567220ns
# [TB][mhartid 206 - Tile (14, 12)] detected sentinel instruction in EX stage at time 567225ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 567230ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 567235ns
# [TB][mhartid 191 - Tile (15, 11)] detected sentinel instruction in EX stage at time 567235ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 567265ns
# [TB][mhartid 183 - Tile (7, 11)] detected sentinel instruction in EX stage at time 567265ns
# [TB][mhartid 251 - Tile (11, 15)] detected sentinel instruction in EX stage at time 567340ns
# [TB][mhartid 123 - Tile (11, 7)] detected sentinel instruction in EX stage at time 567345ns
# [mhartid 5] sync_count: 1
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 567430ns
# [TB][mhartid 222 - Tile (14, 13)] detected sentinel instruction in EX stage at time 567435ns
# [TB][mhartid 207 - Tile (15, 12)] detected sentinel instruction in EX stage at time 567445ns
# [TB][mhartid 252 - Tile (12, 15)] detected sentinel instruction in EX stage at time 567450ns
# [TB][mhartid 237 - Tile (13, 14)] detected sentinel instruction in EX stage at time 567465ns
# [TB][mhartid 124 - Tile (12, 7)] detected sentinel instruction in EX stage at time 567475ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 567495ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 567495ns
# [mhartid 6] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 567505ns
# [TB][mhartid 199 - Tile (7, 12)] detected sentinel instruction in EX stage at time 567545ns
# [mhartid 8] sync_count: 1
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 567690ns
# [TB][mhartid 223 - Tile (15, 13)] detected sentinel instruction in EX stage at time 567715ns
# [TB][mhartid 125 - Tile (13, 7)] detected sentinel instruction in EX stage at time 567745ns
# [TB][mhartid 253 - Tile (13, 15)] detected sentinel instruction in EX stage at time 567760ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 567765ns
# [TB][mhartid 215 - Tile (7, 13)] detected sentinel instruction in EX stage at time 567765ns
# [TB][mhartid 238 - Tile (14, 14)] detected sentinel instruction in EX stage at time 567765ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 567775ns
# [mhartid 9] sync_count: 1
# [mhartid 16] sync_count: 1
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 567970ns
# [TB][mhartid 239 - Tile (15, 14)] detected sentinel instruction in EX stage at time 567990ns
# [TB][mhartid 231 - Tile (7, 14)] detected sentinel instruction in EX stage at time 568015ns
# [TB][mhartid 126 - Tile (14, 7)] detected sentinel instruction in EX stage at time 568020ns
# [TB][mhartid 254 - Tile (14, 15)] detected sentinel instruction in EX stage at time 568030ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 568045ns
# [TB][mhartid 127 - Tile (15, 7)] detected sentinel instruction in EX stage at time 568215ns
# [TB][mhartid 255 - Tile (15, 15)] detected sentinel instruction in EX stage at time 568225ns
# [TB][mhartid 119 - Tile (7, 7)] detected sentinel instruction in EX stage at time 568295ns
# [mhartid 17] sync_count: 1
# [TB][mhartid 247 - Tile (7, 15)] detected sentinel instruction in EX stage at time 568360ns
# [mhartid 18] sync_count: 1
# [mhartid 10] sync_count: 1
# [mhartid 19] sync_count: 1
# [mhartid 11] sync_count: 1
# [mhartid 12] sync_count: 1
# [mhartid 20] sync_count: 1
# [mhartid 32] sync_count: 1
# [mhartid 21] sync_count: 1
# [mhartid 7] sync_count: 1
# [mhartid 22] sync_count: 1
# [mhartid 13] sync_count: 1
# [mhartid 24] sync_count: 1
# [mhartid 14] sync_count: 1
# [mhartid 33] sync_count: 1
# [mhartid 25] sync_count: 1
# [mhartid 15] sync_count: 1
# [mhartid 26] sync_count: 1
# [mhartid 34] sync_count: 1
# [mhartid 27] sync_count: 1
# [mhartid 35] sync_count: 1
# [mhartid 36] sync_count: 1
# [mhartid 28] sync_count: 1
# [mhartid 37] sync_count: 1
# [mhartid 48] sync_count: 1
# [mhartid 29] sync_count: 1
# [mhartid 38] sync_count: 1
# [mhartid 40] sync_count: 1
# [mhartid 49] sync_count: 1
# [mhartid 30] sync_count: 1
# [mhartid 41] sync_count: 1
# [mhartid 50] sync_count: 1
# [mhartid 31] sync_count: 1
# [mhartid 42] sync_count: 1
# [mhartid 51] sync_count: 1
# [mhartid 23] sync_count: 1
# [mhartid 43] sync_count: 1
# [mhartid 52] sync_count: 1
# [mhartid 44] sync_count: 1
# [mhartid 64] sync_count: 1
# [mhartid 54] sync_count: 1
# [mhartid 53] sync_count: 1
# [mhartid 45] sync_count: 1
# [mhartid 56] sync_count: 1
# [mhartid 65] sync_count: 1
# [mhartid 57] sync_count: 1
# [mhartid 46] sync_count: 1
# [mhartid 66] sync_count: 1
# [mhartid 47] sync_count: 1
# [mhartid 58] sync_count: 1
# [mhartid 67] sync_count: 1
# [mhartid 59] sync_count: 1
# [mhartid 39] sync_count: 1
# [mhartid 68] sync_count: 1
# [mhartid 60] sync_count: 1
# [mhartid 80] sync_count: 1
# [mhartid 69] sync_count: 1
# [mhartid 61] sync_count: 1
# [mhartid 70] sync_count: 1
# [mhartid 81] sync_count: 1
# [mhartid 72] sync_count: 1
# [mhartid 73] sync_count: 1
# [mhartid 62] sync_count: 1
# [mhartid 82] sync_count: 1
# [mhartid 74] sync_count: 1
# [mhartid 63] sync_count: 1
# [mhartid 83] sync_count: 1
# [mhartid 55] sync_count: 1
# [mhartid 84] sync_count: 1
# [mhartid 75] sync_count: 1
# [mhartid 76] sync_count: 1
# [mhartid 96] sync_count: 1
# [mhartid 85] sync_count: 1
# [mhartid 86] sync_count: 1
# [mhartid 97] sync_count: 1
# [mhartid 77] sync_count: 1
# [mhartid 88] sync_count: 1
# [mhartid 98] sync_count: 1
# [mhartid 89] sync_count: 1
# [mhartid 78] sync_count: 1
# [mhartid 90] sync_count: 1
# [mhartid 99] sync_count: 1
# [mhartid 79] sync_count: 1
# [mhartid 91] sync_count: 1
# [mhartid 71] sync_count: 1
# [mhartid 92] sync_count: 1
# [mhartid 93] sync_count: 1
# [mhartid 100] sync_count: 1
# [mhartid 94] sync_count: 1
# [mhartid 87] sync_count: 1
# [mhartid 95] sync_count: 1
# [mhartid 101] sync_count: 1
# [mhartid 102] sync_count: 1
# [mhartid 104] sync_count: 1
# [mhartid 105] sync_count: 1
# [mhartid 106] sync_count: 1
# [mhartid 107] sync_count: 1
# [mhartid 128] sync_count: 1
# [mhartid 108] sync_count: 1
# [mhartid 109] sync_count: 1
# [mhartid 129] sync_count: 1
# [mhartid 130] sync_count: 1
# [mhartid 110] sync_count: 1
# [mhartid 131] sync_count: 1
# [mhartid 111] sync_count: 1
# [mhartid 103] sync_count: 1
# [mhartid 132] sync_count: 1
# [mhartid 133] sync_count: 1
# [mhartid 134] sync_count: 1
# [mhartid 144] sync_count: 1
# [mhartid 145] sync_count: 1
# [mhartid 136] sync_count: 1
# [mhartid 137] sync_count: 1
# [mhartid 146] sync_count: 1
# [mhartid 112] sync_count: 17
# [mhartid 138] sync_count: 1
# [mhartid 147] sync_count: 1
# [mhartid 139] sync_count: 1
# [mhartid 113] sync_count: 17
# [mhartid 148] sync_count: 1
# [mhartid 140] sync_count: 1
# [mhartid 114] sync_count: 17
# [mhartid 149] sync_count: 1
# [TB][mhartid 128 - Tile (0, 8)] detected AMO (sync) instruction at time 578130ns
# [mhartid 160] sync_count: 1
# [TB][mhartid 64 - Tile (0, 4)] detected AMO (sync) instruction at time 578140ns
# [TB][mhartid 144 - Tile (0, 9)] detected AMO (sync) instruction at time 578150ns
# [mhartid 150] sync_count: 1
# [TB][mhartid 96 - Tile (0, 6)] detected AMO (sync) instruction at time 578160ns
# [TB][mhartid 48 - Tile (0, 3)] detected AMO (sync) instruction at time 578200ns
# [TB][mhartid 80 - Tile (0, 5)] detected AMO (sync) instruction at time 578220ns
# [mhartid 115] sync_count: 17
# [TB][mhartid 32 - Tile (0, 2)] detected AMO (sync) instruction at time 578240ns
# [TB][mhartid 0 - Tile (0, 0)] detected AMO (sync) instruction at time 578250ns
# [TB][mhartid 16 - Tile (0, 1)] detected AMO (sync) instruction at time 578270ns
# [mhartid 141] sync_count: 1
# [mhartid 152] sync_count: 1
# [TB][mhartid 129 - Tile (1, 8)] detected AMO (sync) instruction at time 578295ns
# [TB][mhartid 145 - Tile (1, 9)] detected AMO (sync) instruction at time 578295ns
# [TB][mhartid 17 - Tile (1, 1)] detected AMO (sync) instruction at time 578325ns
# [mhartid 161] sync_count: 1
# [TB][mhartid 81 - Tile (1, 5)] detected AMO (sync) instruction at time 578405ns
# [TB][mhartid 97 - Tile (1, 6)] detected AMO (sync) instruction at time 578405ns
# [mhartid 116] sync_count: 17
# [TB][mhartid 49 - Tile (1, 3)] detected AMO (sync) instruction at time 578455ns
# [TB][mhartid 65 - Tile (1, 4)] detected AMO (sync) instruction at time 578455ns
# [mhartid 142] sync_count: 1
# [TB][mhartid 1 - Tile (1, 0)] detected AMO (sync) instruction at time 578515ns
# [mhartid 153] sync_count: 1
# [TB][mhartid 82 - Tile (2, 5)] detected AMO (sync) instruction at time 578530ns
# [TB][mhartid 2 - Tile (2, 0)] detected AMO (sync) instruction at time 578540ns
# [mhartid 162] sync_count: 1
# [TB][mhartid 33 - Tile (1, 2)] detected AMO (sync) instruction at time 578570ns
# [TB][mhartid 146 - Tile (2, 9)] detected AMO (sync) instruction at time 578580ns
# [mhartid 117] sync_count: 17
# [TB][mhartid 18 - Tile (2, 1)] detected AMO (sync) instruction at time 578590ns
# [TB][mhartid 130 - Tile (2, 8)] detected AMO (sync) instruction at time 578610ns
# [TB][mhartid 98 - Tile (2, 6)] detected AMO (sync) instruction at time 578620ns
# [TB][mhartid 66 - Tile (2, 4)] detected AMO (sync) instruction at time 578655ns
# [mhartid 143] sync_count: 1
# [mhartid 154] sync_count: 1
# [TB][mhartid 50 - Tile (2, 3)] detected AMO (sync) instruction at time 578675ns
# [TB][mhartid 83 - Tile (3, 5)] detected AMO (sync) instruction at time 578695ns
# [TB][mhartid 51 - Tile (3, 3)] detected AMO (sync) instruction at time 578725ns
# [TB][mhartid 147 - Tile (3, 9)] detected AMO (sync) instruction at time 578730ns
# [mhartid 118] sync_count: 17
# [TB][mhartid 34 - Tile (2, 2)] detected AMO (sync) instruction at time 578745ns
# [mhartid 163] sync_count: 1
# [TB][mhartid 160 - Tile (0, 10)] detected AMO (sync) instruction at time 578795ns
# [mhartid 120] sync_count: 17
# [TB][mhartid 67 - Tile (3, 4)] detected AMO (sync) instruction at time 578825ns
# [mhartid 135] sync_count: 1
# [mhartid 155] sync_count: 1
# [TB][mhartid 99 - Tile (3, 6)] detected AMO (sync) instruction at time 578855ns
# [mhartid 164] sync_count: 1
# [TB][mhartid 131 - Tile (3, 8)] detected AMO (sync) instruction at time 578880ns
# [TB][mhartid 36 - Tile (4, 2)] detected AMO (sync) instruction at time 578890ns
# [TB][mhartid 3 - Tile (3, 0)] detected AMO (sync) instruction at time 578905ns
# [TB][mhartid 100 - Tile (4, 6)] detected AMO (sync) instruction at time 578905ns
# [TB][mhartid 20 - Tile (4, 1)] detected AMO (sync) instruction at time 578910ns
# [TB][mhartid 148 - Tile (4, 9)] detected AMO (sync) instruction at time 578925ns
# [TB][mhartid 35 - Tile (3, 2)] detected AMO (sync) instruction at time 578950ns
# [mhartid 121] sync_count: 17
# [mhartid 156] sync_count: 1
# [TB][mhartid 19 - Tile (3, 1)] detected AMO (sync) instruction at time 578980ns
# [TB][mhartid 84 - Tile (4, 5)] detected AMO (sync) instruction at time 578990ns
# [TB][mhartid 161 - Tile (1, 10)] detected AMO (sync) instruction at time 579025ns
# [TB][mhartid 68 - Tile (4, 4)] detected AMO (sync) instruction at time 579030ns
# [TB][mhartid 132 - Tile (4, 8)] detected AMO (sync) instruction at time 579030ns
# [TB][mhartid 85 - Tile (5, 5)] detected AMO (sync) instruction at time 579050ns
# [TB][mhartid 52 - Tile (4, 3)] detected AMO (sync) instruction at time 579090ns
# [TB][mhartid 4 - Tile (4, 0)] detected AMO (sync) instruction at time 579100ns
# [TB][mhartid 21 - Tile (5, 1)] detected AMO (sync) instruction at time 579100ns
# [mhartid 176] sync_count: 1
# [TB][mhartid 149 - Tile (5, 9)] detected AMO (sync) instruction at time 579130ns
# [mhartid 165] sync_count: 1
# [TB][mhartid 102 - Tile (6, 6)] detected AMO (sync) instruction at time 579185ns
# [TB][mhartid 133 - Tile (5, 8)] detected AMO (sync) instruction at time 579195ns
# [mhartid 122] sync_count: 17
# [mhartid 157] sync_count: 1
# [TB][mhartid 101 - Tile (5, 6)] detected AMO (sync) instruction at time 579210ns
# [TB][mhartid 162 - Tile (2, 10)] detected AMO (sync) instruction at time 579210ns
# [mhartid 166] sync_count: 1
# [TB][mhartid 150 - Tile (6, 9)] detected AMO (sync) instruction at time 579215ns
# [TB][mhartid 69 - Tile (5, 4)] detected AMO (sync) instruction at time 579240ns
# [TB][mhartid 22 - Tile (6, 1)] detected AMO (sync) instruction at time 579245ns
# [TB][mhartid 104 - Tile (8, 6)] detected AMO (sync) instruction at time 579260ns
# [TB][mhartid 53 - Tile (5, 3)] detected AMO (sync) instruction at time 579270ns
# [TB][mhartid 136 - Tile (8, 8)] detected AMO (sync) instruction at time 579280ns
# [TB][mhartid 70 - Tile (6, 4)] detected AMO (sync) instruction at time 579295ns
# [TB][mhartid 134 - Tile (6, 8)] detected AMO (sync) instruction at time 579305ns
# [TB][mhartid 5 - Tile (5, 0)] detected AMO (sync) instruction at time 579310ns
# [TB][mhartid 37 - Tile (5, 2)] detected AMO (sync) instruction at time 579320ns
# [TB][mhartid 88 - Tile (8, 5)] detected AMO (sync) instruction at time 579320ns
# [TB][mhartid 54 - Tile (6, 3)] detected AMO (sync) instruction at time 579325ns
# [TB][mhartid 86 - Tile (6, 5)] detected AMO (sync) instruction at time 579325ns
# [TB][mhartid 152 - Tile (8, 9)] detected AMO (sync) instruction at time 579335ns
# [TB][mhartid 24 - Tile (8, 1)] detected AMO (sync) instruction at time 579340ns
# [TB][mhartid 38 - Tile (6, 2)] detected AMO (sync) instruction at time 579380ns
# [mhartid 123] sync_count: 17
# [mhartid 177] sync_count: 1
# [TB][mhartid 163 - Tile (3, 10)] detected AMO (sync) instruction at time 579410ns
# [mhartid 168] sync_count: 1
# [TB][mhartid 6 - Tile (6, 0)] detected AMO (sync) instruction at time 579430ns
# [TB][mhartid 72 - Tile (8, 4)] detected AMO (sync) instruction at time 579440ns
# [TB][mhartid 56 - Tile (8, 3)] detected AMO (sync) instruction at time 579460ns
# [TB][mhartid 137 - Tile (9, 8)] detected AMO (sync) instruction at time 579460ns
# [TB][mhartid 8 - Tile (8, 0)] detected AMO (sync) instruction at time 579510ns
# [TB][mhartid 89 - Tile (9, 5)] detected AMO (sync) instruction at time 579510ns
# [TB][mhartid 105 - Tile (9, 6)] detected AMO (sync) instruction at time 579520ns
# [mhartid 169] sync_count: 1
# [TB][mhartid 164 - Tile (4, 10)] detected AMO (sync) instruction at time 579530ns
# [TB][mhartid 25 - Tile (9, 1)] detected AMO (sync) instruction at time 579540ns
# [mhartid 124] sync_count: 17
# [TB][mhartid 40 - Tile (8, 2)] detected AMO (sync) instruction at time 579555ns
# [mhartid 158] sync_count: 1
# [TB][mhartid 73 - Tile (9, 4)] detected AMO (sync) instruction at time 579600ns
# [TB][mhartid 57 - Tile (9, 3)] detected AMO (sync) instruction at time 579620ns
# [TB][mhartid 153 - Tile (9, 9)] detected AMO (sync) instruction at time 579620ns
# [mhartid 178] sync_count: 1
# [TB][mhartid 90 - Tile (10, 5)] detected AMO (sync) instruction at time 579660ns
# [TB][mhartid 9 - Tile (9, 0)] detected AMO (sync) instruction at time 579680ns
# [TB][mhartid 41 - Tile (9, 2)] detected AMO (sync) instruction at time 579680ns
# [mhartid 170] sync_count: 1
# [TB][mhartid 154 - Tile (10, 9)] detected AMO (sync) instruction at time 579710ns
# [mhartid 125] sync_count: 17
# [TB][mhartid 138 - Tile (10, 8)] detected AMO (sync) instruction at time 579805ns
# [TB][mhartid 176 - Tile (0, 11)] detected AMO (sync) instruction at time 579805ns
# [mhartid 159] sync_count: 1
# [TB][mhartid 74 - Tile (10, 4)] detected AMO (sync) instruction at time 579815ns
# [TB][mhartid 165 - Tile (5, 10)] detected AMO (sync) instruction at time 579815ns
# [mhartid 151] sync_count: 1
# [TB][mhartid 107 - Tile (11, 6)] detected AMO (sync) instruction at time 579850ns
# [TB][mhartid 106 - Tile (10, 6)] detected AMO (sync) instruction at time 579865ns
# [TB][mhartid 166 - Tile (6, 10)] detected AMO (sync) instruction at time 579865ns
# [TB][mhartid 10 - Tile (10, 0)] detected AMO (sync) instruction at time 579875ns
# [TB][mhartid 42 - Tile (10, 2)] detected AMO (sync) instruction at time 579875ns
# [TB][mhartid 58 - Tile (10, 3)] detected AMO (sync) instruction at time 579875ns
# [TB][mhartid 155 - Tile (11, 9)] detected AMO (sync) instruction at time 579890ns
# [mhartid 179] sync_count: 1
# [TB][mhartid 139 - Tile (11, 8)] detected AMO (sync) instruction at time 579940ns
# [TB][mhartid 26 - Tile (10, 1)] detected AMO (sync) instruction at time 579945ns
# [mhartid 171] sync_count: 1
# [TB][mhartid 59 - Tile (11, 3)] detected AMO (sync) instruction at time 579980ns
# [mhartid 180] sync_count: 1
# [TB][mhartid 91 - Tile (11, 5)] detected AMO (sync) instruction at time 579990ns
# [TB][mhartid 140 - Tile (12, 8)] detected AMO (sync) instruction at time 579995ns
# [TB][mhartid 43 - Tile (11, 2)] detected AMO (sync) instruction at time 580000ns
# [mhartid 172] sync_count: 1
# [TB][mhartid 156 - Tile (12, 9)] detected AMO (sync) instruction at time 580020ns
# [TB][mhartid 75 - Tile (11, 4)] detected AMO (sync) instruction at time 580025ns
# [TB][mhartid 11 - Tile (11, 0)] detected AMO (sync) instruction at time 580030ns
# [mhartid 126] sync_count: 17
# [TB][mhartid 60 - Tile (12, 3)] detected AMO (sync) instruction at time 580050ns
# [TB][mhartid 92 - Tile (12, 5)] detected AMO (sync) instruction at time 580050ns
# [TB][mhartid 168 - Tile (8, 10)] detected AMO (sync) instruction at time 580075ns
# [TB][mhartid 27 - Tile (11, 1)] detected AMO (sync) instruction at time 580080ns
# [TB][mhartid 108 - Tile (12, 6)] detected AMO (sync) instruction at time 580080ns
# [TB][mhartid 28 - Tile (12, 1)] detected AMO (sync) instruction at time 580100ns
# [TB][mhartid 177 - Tile (1, 11)] detected AMO (sync) instruction at time 580105ns
# [mhartid 181] sync_count: 1
# [TB][mhartid 12 - Tile (12, 0)] detected AMO (sync) instruction at time 580155ns
# [TB][mhartid 169 - Tile (9, 10)] detected AMO (sync) instruction at time 580180ns
# [TB][mhartid 76 - Tile (12, 4)] detected AMO (sync) instruction at time 580200ns
# [mhartid 127] sync_count: 17
# [mhartid 182] sync_count: 1
# [TB][mhartid 45 - Tile (13, 2)] detected AMO (sync) instruction at time 580245ns
# [TB][mhartid 141 - Tile (13, 8)] detected AMO (sync) instruction at time 580265ns
# [TB][mhartid 157 - Tile (13, 9)] detected AMO (sync) instruction at time 580265ns
# [TB][mhartid 29 - Tile (13, 1)] detected AMO (sync) instruction at time 580285ns
# [TB][mhartid 44 - Tile (12, 2)] detected AMO (sync) instruction at time 580285ns
# [TB][mhartid 93 - Tile (13, 5)] detected AMO (sync) instruction at time 580285ns
# [mhartid 192] sync_count: 1
# [TB][mhartid 109 - Tile (13, 6)] detected AMO (sync) instruction at time 580320ns
# [mhartid 173] sync_count: 1
# [mhartid 119] sync_count: 32
# [TB][mhartid 170 - Tile (10, 10)] detected AMO (sync) instruction at time 580345ns
# [TB][mhartid 178 - Tile (2, 11)] detected AMO (sync) instruction at time 580355ns
# [TB][mhartid 61 - Tile (13, 3)] detected AMO (sync) instruction at time 580360ns
# [TB][mhartid 77 - Tile (13, 4)] detected AMO (sync) instruction at time 580405ns
# [TB][mhartid 13 - Tile (13, 0)] detected AMO (sync) instruction at time 580500ns
# [mhartid 184] sync_count: 1
# [mhartid 174] sync_count: 1
# [TB][mhartid 30 - Tile (14, 1)] detected AMO (sync) instruction at time 580555ns
# [mhartid 185] sync_count: 1
# [mhartid 193] sync_count: 1
# [TB][mhartid 94 - Tile (14, 5)] detected AMO (sync) instruction at time 580590ns
# [TB][mhartid 179 - Tile (3, 11)] detected AMO (sync) instruction at time 580610ns
# [TB][mhartid 110 - Tile (14, 6)] detected AMO (sync) instruction at time 580620ns
# [TB][mhartid 171 - Tile (11, 10)] detected AMO (sync) instruction at time 580625ns
# [TB][mhartid 142 - Tile (14, 8)] detected AMO (sync) instruction at time 580640ns
# [TB][mhartid 158 - Tile (14, 9)] detected AMO (sync) instruction at time 580645ns
# [TB][mhartid 143 - Tile (15, 8)] detected AMO (sync) instruction at time 580660ns
# [TB][mhartid 172 - Tile (12, 10)] detected AMO (sync) instruction at time 580675ns
# [TB][mhartid 180 - Tile (4, 11)] detected AMO (sync) instruction at time 580690ns
# [TB][mhartid 14 - Tile (14, 0)] detected AMO (sync) instruction at time 580710ns
# [TB][mhartid 111 - Tile (15, 6)] detected AMO (sync) instruction at time 580710ns
# [TB][mhartid 31 - Tile (15, 1)] detected AMO (sync) instruction at time 580730ns
# [TB][mhartid 46 - Tile (14, 2)] detected AMO (sync) instruction at time 580735ns
# [TB][mhartid 62 - Tile (14, 3)] detected AMO (sync) instruction at time 580735ns
# [TB][mhartid 78 - Tile (14, 4)] detected AMO (sync) instruction at time 580745ns
# [TB][mhartid 95 - Tile (15, 5)] detected AMO (sync) instruction at time 580805ns
# [mhartid 175] sync_count: 1
# [TB][mhartid 135 - Tile (7, 8)] detected AMO (sync) instruction at time 580815ns
# [mhartid 186] sync_count: 1
# [TB][mhartid 181 - Tile (5, 11)] detected AMO (sync) instruction at time 580820ns
# [mhartid 167] sync_count: 1
# [TB][mhartid 87 - Tile (7, 5)] detected AMO (sync) instruction at time 580835ns
# [mhartid 194] sync_count: 1
# [TB][mhartid 63 - Tile (15, 3)] detected AMO (sync) instruction at time 580875ns
# [TB][mhartid 151 - Tile (7, 9)] detected AMO (sync) instruction at time 580875ns
# [TB][mhartid 15 - Tile (15, 0)] detected AMO (sync) instruction at time 580880ns
# [TB][mhartid 159 - Tile (15, 9)] detected AMO (sync) instruction at time 580885ns
# [TB][mhartid 79 - Tile (15, 4)] detected AMO (sync) instruction at time 580905ns
# [mhartid 195] sync_count: 1
# [TB][mhartid 103 - Tile (7, 6)] detected AMO (sync) instruction at time 580920ns
# [TB][mhartid 182 - Tile (6, 11)] detected AMO (sync) instruction at time 580925ns
# [TB][mhartid 47 - Tile (15, 2)] detected AMO (sync) instruction at time 580945ns
# [TB][mhartid 55 - Tile (7, 3)] detected AMO (sync) instruction at time 580980ns
# [TB][mhartid 173 - Tile (13, 10)] detected AMO (sync) instruction at time 580980ns
# [TB][mhartid 71 - Tile (7, 4)] detected AMO (sync) instruction at time 581000ns
# [TB][mhartid 192 - Tile (0, 12)] detected AMO (sync) instruction at time 581020ns
# [TB][mhartid 7 - Tile (7, 0)] detected AMO (sync) instruction at time 581030ns
# [mhartid 187] sync_count: 1
# [TB][mhartid 39 - Tile (7, 2)] detected AMO (sync) instruction at time 581110ns
# [mhartid 196] sync_count: 1
# [mhartid 188] sync_count: 1
# [TB][mhartid 23 - Tile (7, 1)] detected AMO (sync) instruction at time 581150ns
# [TB][mhartid 184 - Tile (8, 11)] detected AMO (sync) instruction at time 581200ns
# [TB][mhartid 174 - Tile (14, 10)] detected AMO (sync) instruction at time 581205ns
# [TB][mhartid 185 - Tile (9, 11)] detected AMO (sync) instruction at time 581285ns
# [TB][mhartid 193 - Tile (1, 12)] detected AMO (sync) instruction at time 581315ns
# [mhartid 197] sync_count: 1
# [mhartid 208] sync_count: 1
# [mhartid 198] sync_count: 1
# [TB][mhartid 175 - Tile (15, 10)] detected AMO (sync) instruction at time 581465ns
# [mhartid 189] sync_count: 1
# [TB][mhartid 167 - Tile (7, 10)] detected AMO (sync) instruction at time 581485ns
# [TB][mhartid 186 - Tile (10, 11)] detected AMO (sync) instruction at time 581510ns
# [mhartid 200] sync_count: 1
# [mhartid 209] sync_count: 1
# [TB][mhartid 194 - Tile (2, 12)] detected AMO (sync) instruction at time 581585ns
# [mhartid 190] sync_count: 1
# [TB][mhartid 195 - Tile (3, 12)] detected AMO (sync) instruction at time 581640ns
# [mhartid 201] sync_count: 1
# [TB][mhartid 187 - Tile (11, 11)] detected AMO (sync) instruction at time 581745ns
# [mhartid 210] sync_count: 1
# [TB][mhartid 188 - Tile (12, 11)] detected AMO (sync) instruction at time 581840ns
# [TB][mhartid 196 - Tile (4, 12)] detected AMO (sync) instruction at time 581855ns
# [mhartid 191] sync_count: 1
# [mhartid 183] sync_count: 1
# [mhartid 202] sync_count: 1
# [mhartid 211] sync_count: 1
# [mhartid 203] sync_count: 1
# [TB][mhartid 197 - Tile (5, 12)] detected AMO (sync) instruction at time 582120ns
# [TB][mhartid 198 - Tile (6, 12)] detected AMO (sync) instruction at time 582170ns
# [TB][mhartid 189 - Tile (13, 11)] detected AMO (sync) instruction at time 582175ns
# [TB][mhartid 208 - Tile (0, 13)] detected AMO (sync) instruction at time 582180ns
# [mhartid 212] sync_count: 1
# [mhartid 204] sync_count: 1
# [TB][mhartid 200 - Tile (8, 12)] detected AMO (sync) instruction at time 582285ns
# [TB][mhartid 190 - Tile (14, 11)] detected AMO (sync) instruction at time 582320ns
# [TB][mhartid 209 - Tile (1, 13)] detected AMO (sync) instruction at time 582330ns
# [mhartid 213] sync_count: 1
# [TB][mhartid 201 - Tile (9, 12)] detected AMO (sync) instruction at time 582455ns
# [mhartid 214] sync_count: 1
# [mhartid 224] sync_count: 1
# [mhartid 205] sync_count: 1
# [TB][mhartid 210 - Tile (2, 13)] detected AMO (sync) instruction at time 582595ns
# [TB][mhartid 191 - Tile (15, 11)] detected AMO (sync) instruction at time 582610ns
# [TB][mhartid 183 - Tile (7, 11)] detected AMO (sync) instruction at time 582645ns
# [mhartid 216] sync_count: 1
# [TB][mhartid 202 - Tile (10, 12)] detected AMO (sync) instruction at time 582680ns
# [mhartid 225] sync_count: 1
# [mhartid 206] sync_count: 1
# [TB][mhartid 211 - Tile (3, 13)] detected AMO (sync) instruction at time 582835ns
# [TB][mhartid 203 - Tile (11, 12)] detected AMO (sync) instruction at time 582850ns
# [mhartid 217] sync_count: 1
# [TB][mhartid 204 - Tile (12, 12)] detected AMO (sync) instruction at time 582985ns
# [mhartid 226] sync_count: 1
# [TB][mhartid 212 - Tile (4, 13)] detected AMO (sync) instruction at time 583000ns
# [mhartid 218] sync_count: 1
# [mhartid 207] sync_count: 1
# [mhartid 199] sync_count: 1
# [TB][mhartid 213 - Tile (5, 13)] detected AMO (sync) instruction at time 583185ns
# [TB][mhartid 214 - Tile (6, 13)] detected AMO (sync) instruction at time 583235ns
# [TB][mhartid 205 - Tile (13, 12)] detected AMO (sync) instruction at time 583265ns
# [mhartid 219] sync_count: 1
# [mhartid 227] sync_count: 1
# [TB][mhartid 224 - Tile (0, 14)] detected AMO (sync) instruction at time 583330ns
# [mhartid 220] sync_count: 1
# [mhartid 228] sync_count: 1
# [TB][mhartid 216 - Tile (8, 13)] detected AMO (sync) instruction at time 583450ns
# [TB][mhartid 206 - Tile (14, 12)] detected AMO (sync) instruction at time 583515ns
# [TB][mhartid 225 - Tile (1, 14)] detected AMO (sync) instruction at time 583520ns
# [mhartid 229] sync_count: 1
# [mhartid 221] sync_count: 1
# [TB][mhartid 217 - Tile (9, 13)] detected AMO (sync) instruction at time 583640ns
# [mhartid 230] sync_count: 1
# [mhartid 240] sync_count: 1
# [TB][mhartid 218 - Tile (10, 13)] detected AMO (sync) instruction at time 583785ns
# [TB][mhartid 207 - Tile (15, 12)] detected AMO (sync) instruction at time 583795ns
# [mhartid 232] sync_count: 1
# [TB][mhartid 226 - Tile (2, 14)] detected AMO (sync) instruction at time 583810ns
# [mhartid 222] sync_count: 1
# [TB][mhartid 199 - Tile (7, 12)] detected AMO (sync) instruction at time 583915ns
# [mhartid 241] sync_count: 1
# [mhartid 233] sync_count: 1
# [TB][mhartid 219 - Tile (11, 13)] detected AMO (sync) instruction at time 584040ns
# [TB][mhartid 227 - Tile (3, 14)] detected AMO (sync) instruction at time 584135ns
# [TB][mhartid 220 - Tile (12, 13)] detected AMO (sync) instruction at time 584145ns
# [mhartid 234] sync_count: 1
# [mhartid 223] sync_count: 1
# [mhartid 215] sync_count: 1
# [mhartid 242] sync_count: 1
# [TB][mhartid 228 - Tile (4, 14)] detected AMO (sync) instruction at time 584185ns
# [mhartid 235] sync_count: 1
# [TB][mhartid 221 - Tile (13, 13)] detected AMO (sync) instruction at time 584410ns
# [mhartid 243] sync_count: 1
# [TB][mhartid 229 - Tile (5, 14)] detected AMO (sync) instruction at time 584435ns
# [TB][mhartid 230 - Tile (6, 14)] detected AMO (sync) instruction at time 584485ns
# [mhartid 236] sync_count: 1
# [mhartid 244] sync_count: 1
# [TB][mhartid 240 - Tile (0, 15)] detected AMO (sync) instruction at time 584600ns
# [TB][mhartid 222 - Tile (14, 13)] detected AMO (sync) instruction at time 584615ns
# [TB][mhartid 232 - Tile (8, 14)] detected AMO (sync) instruction at time 584620ns
# [mhartid 245] sync_count: 1
# [TB][mhartid 233 - Tile (9, 14)] detected AMO (sync) instruction at time 584765ns
# [mhartid 237] sync_count: 1
# [TB][mhartid 241 - Tile (1, 15)] detected AMO (sync) instruction at time 584795ns
# [mhartid 246] sync_count: 1
# [TB][mhartid 223 - Tile (15, 13)] detected AMO (sync) instruction at time 584935ns
# [TB][mhartid 215 - Tile (7, 13)] detected AMO (sync) instruction at time 584950ns
# [TB][mhartid 234 - Tile (10, 14)] detected AMO (sync) instruction at time 584960ns
# [TB][mhartid 242 - Tile (2, 15)] detected AMO (sync) instruction at time 585035ns
# [mhartid 248] sync_count: 1
# [mhartid 238] sync_count: 1
# [TB][mhartid 235 - Tile (11, 14)] detected AMO (sync) instruction at time 585130ns
# [mhartid 249] sync_count: 1
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 585175ns
# [TB][mhartid 243 - Tile (3, 15)] detected AMO (sync) instruction at time 585265ns
# [mhartid 231] sync_count: 1
# [mhartid 239] sync_count: 1
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 585350ns
# [TB][mhartid 236 - Tile (12, 14)] detected AMO (sync) instruction at time 585360ns
# [mhartid 250] sync_count: 1
# [TB][mhartid 244 - Tile (4, 15)] detected AMO (sync) instruction at time 585460ns
# [mhartid 251] sync_count: 1
# [TB][mhartid 245 - Tile (5, 15)] detected AMO (sync) instruction at time 585570ns
# [TB][mhartid 237 - Tile (13, 14)] detected AMO (sync) instruction at time 585580ns
# [mhartid 252] sync_count: 1
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 585665ns
# [TB][mhartid 246 - Tile (6, 15)] detected AMO (sync) instruction at time 585675ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 585870ns
# [TB][mhartid 238 - Tile (14, 14)] detected AMO (sync) instruction at time 585920ns
# [TB][mhartid 248 - Tile (8, 15)] detected AMO (sync) instruction at time 585945ns
# [mhartid 253] sync_count: 1
# [TB][mhartid 249 - Tile (9, 15)] detected AMO (sync) instruction at time 585990ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 586010ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 586045ns
# [TB][mhartid 231 - Tile (7, 14)] detected AMO (sync) instruction at time 586125ns
# [TB][mhartid 239 - Tile (15, 14)] detected AMO (sync) instruction at time 586150ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 586185ns
# [TB][mhartid 250 - Tile (10, 15)] detected AMO (sync) instruction at time 586225ns
# [mhartid 254] sync_count: 1
# [TB][mhartid 251 - Tile (11, 15)] detected AMO (sync) instruction at time 586360ns
# [mhartid 255] sync_count: 1
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 586480ns
# [TB][mhartid 252 - Tile (12, 15)] detected AMO (sync) instruction at time 586500ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 586545ns
# [mhartid 247] sync_count: 1
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 586800ns
# [TB][mhartid 253 - Tile (13, 15)] detected AMO (sync) instruction at time 586805ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 586875ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 587070ns
# [TB][mhartid 254 - Tile (14, 15)] detected AMO (sync) instruction at time 587090ns
# [TB][mhartid 255 - Tile (15, 15)] detected AMO (sync) instruction at time 587265ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 587395ns
# [TB][mhartid 247 - Tile (7, 15)] detected AMO (sync) instruction at time 587400ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 587735ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 587915ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 588185ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 588435ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 588445ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 588665ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 588700ns
# [TB][mhartid 0 - Tile (0, 0)] detected sentinel instruction in EX stage at time 588705ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 588735ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 588880ns
# [TB][mhartid 16 - Tile (0, 1)] detected sentinel instruction in EX stage at time 588950ns
# [TB][mhartid 1 - Tile (1, 0)] detected sentinel instruction in EX stage at time 588985ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 588990ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 588995ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 588995ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 589070ns
# [TB][mhartid 32 - Tile (0, 2)] detected sentinel instruction in EX stage at time 589190ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 589190ns
# [TB][mhartid 17 - Tile (1, 1)] detected sentinel instruction in EX stage at time 589210ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 589235ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 589240ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 589250ns
# [TB][mhartid 2 - Tile (2, 0)] detected sentinel instruction in EX stage at time 589265ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 589275ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 589300ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 589400ns
# [TB][mhartid 33 - Tile (1, 2)] detected sentinel instruction in EX stage at time 589440ns
# [TB][mhartid 48 - Tile (0, 3)] detected sentinel instruction in EX stage at time 589440ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 589455ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 589470ns
# [TB][mhartid 18 - Tile (2, 1)] detected sentinel instruction in EX stage at time 589480ns
# [TB][mhartid 3 - Tile (3, 0)] detected sentinel instruction in EX stage at time 589485ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 589490ns
# [TB][mhartid 4 - Tile (4, 0)] detected sentinel instruction in EX stage at time 589510ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 589530ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 589535ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 589545ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 589570ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 589580ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 589655ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 589655ns
# [TB][mhartid 19 - Tile (3, 1)] detected sentinel instruction in EX stage at time 589670ns
# [TB][mhartid 49 - Tile (1, 3)] detected sentinel instruction in EX stage at time 589680ns
# [TB][mhartid 64 - Tile (0, 4)] detected sentinel instruction in EX stage at time 589685ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 589710ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 589710ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 589730ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 589775ns
# [TB][mhartid 34 - Tile (2, 2)] detected sentinel instruction in EX stage at time 589810ns
# [TB][mhartid 5 - Tile (5, 0)] detected sentinel instruction in EX stage at time 589820ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 589825ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 589835ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 589840ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 589850ns
# [TB][mhartid 20 - Tile (4, 1)] detected sentinel instruction in EX stage at time 589855ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 589860ns
# [TB][mhartid 80 - Tile (0, 5)] detected sentinel instruction in EX stage at time 589900ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 589910ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 589925ns
# [TB][mhartid 6 - Tile (6, 0)] detected sentinel instruction in EX stage at time 589940ns
# [TB][mhartid 35 - Tile (3, 2)] detected sentinel instruction in EX stage at time 589940ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 589945ns
# [TB][mhartid 65 - Tile (1, 4)] detected sentinel instruction in EX stage at time 589965ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 589970ns
# [TB][mhartid 50 - Tile (2, 3)] detected sentinel instruction in EX stage at time 589980ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 589995ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 589995ns
# [TB][mhartid 21 - Tile (5, 1)] detected sentinel instruction in EX stage at time 590025ns
# [TB][mhartid 96 - Tile (0, 6)] detected sentinel instruction in EX stage at time 590025ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 590030ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 590065ns
# [TB][mhartid 8 - Tile (8, 0)] detected sentinel instruction in EX stage at time 590085ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 590085ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 590090ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 590090ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 590090ns
# [TB][mhartid 36 - Tile (4, 2)] detected sentinel instruction in EX stage at time 590100ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 590120ns
# [TB][mhartid 81 - Tile (1, 5)] detected sentinel instruction in EX stage at time 590130ns
# [TB][mhartid 22 - Tile (6, 1)] detected sentinel instruction in EX stage at time 590145ns
# [TB][mhartid 51 - Tile (3, 3)] detected sentinel instruction in EX stage at time 590150ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 590190ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 590195ns
# [TB][mhartid 9 - Tile (9, 0)] detected sentinel instruction in EX stage at time 590200ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 590205ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 590205ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 590220ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 590225ns
# [TB][mhartid 128 - Tile (0, 8)] detected sentinel instruction in EX stage at time 590240ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 590250ns
# [TB][mhartid 66 - Tile (2, 4)] detected sentinel instruction in EX stage at time 590255ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 590295ns
# [TB][mhartid 10 - Tile (10, 0)] detected sentinel instruction in EX stage at time 590300ns
# [TB][mhartid 97 - Tile (1, 6)] detected sentinel instruction in EX stage at time 590305ns
# [TB][mhartid 37 - Tile (5, 2)] detected sentinel instruction in EX stage at time 590315ns
# [TB][mhartid 52 - Tile (4, 3)] detected sentinel instruction in EX stage at time 590315ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 590315ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 590320ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 590325ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 590370ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 590375ns
# [TB][mhartid 24 - Tile (8, 1)] detected sentinel instruction in EX stage at time 590380ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 590380ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 590395ns
# [TB][mhartid 144 - Tile (0, 9)] detected sentinel instruction in EX stage at time 590395ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 590405ns
# [TB][mhartid 38 - Tile (6, 2)] detected sentinel instruction in EX stage at time 590425ns
# [TB][mhartid 67 - Tile (3, 4)] detected sentinel instruction in EX stage at time 590430ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 590430ns
# [TB][mhartid 25 - Tile (9, 1)] detected sentinel instruction in EX stage at time 590435ns
# [TB][mhartid 82 - Tile (2, 5)] detected sentinel instruction in EX stage at time 590440ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 590445ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 590465ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 590480ns
# [TB][mhartid 68 - Tile (4, 4)] detected sentinel instruction in EX stage at time 590490ns
# [TB][mhartid 129 - Tile (1, 8)] detected sentinel instruction in EX stage at time 590510ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 590515ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 590515ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 590535ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 590545ns
# [TB][mhartid 98 - Tile (2, 6)] detected sentinel instruction in EX stage at time 590560ns
# [TB][mhartid 11 - Tile (11, 0)] detected sentinel instruction in EX stage at time 590565ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 590575ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 590585ns
# [TB][mhartid 53 - Tile (5, 3)] detected sentinel instruction in EX stage at time 590590ns
# [TB][mhartid 83 - Tile (3, 5)] detected sentinel instruction in EX stage at time 590605ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 590605ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 590605ns
# [TB][mhartid 160 - Tile (0, 10)] detected sentinel instruction in EX stage at time 590610ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 590620ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 590630ns
# [TB][mhartid 26 - Tile (10, 1)] detected sentinel instruction in EX stage at time 590655ns
# [TB][mhartid 40 - Tile (8, 2)] detected sentinel instruction in EX stage at time 590660ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 590660ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 590665ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 590665ns
# [TB][mhartid 145 - Tile (1, 9)] detected sentinel instruction in EX stage at time 590665ns
# [TB][mhartid 41 - Tile (9, 2)] detected sentinel instruction in EX stage at time 590695ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 590695ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 590705ns
# [TB][mhartid 54 - Tile (6, 3)] detected sentinel instruction in EX stage at time 590710ns
# [TB][mhartid 84 - Tile (4, 5)] detected sentinel instruction in EX stage at time 590735ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 590745ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 590745ns
# [TB][mhartid 12 - Tile (12, 0)] detected sentinel instruction in EX stage at time 590755ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 590755ns
# [TB][mhartid 69 - Tile (5, 4)] detected sentinel instruction in EX stage at time 590765ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 590770ns
# [TB][mhartid 99 - Tile (3, 6)] detected sentinel instruction in EX stage at time 590775ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 590795ns
# [TB][mhartid 27 - Tile (11, 1)] detected sentinel instruction in EX stage at time 590810ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 590815ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 590825ns
# [TB][mhartid 130 - Tile (2, 8)] detected sentinel instruction in EX stage at time 590825ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 590835ns
# [TB][mhartid 70 - Tile (6, 4)] detected sentinel instruction in EX stage at time 590840ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 590850ns
# [TB][mhartid 161 - Tile (1, 10)] detected sentinel instruction in EX stage at time 590850ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 590855ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 590860ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 590865ns
# [TB][mhartid 176 - Tile (0, 11)] detected sentinel instruction in EX stage at time 590870ns
# [TB][mhartid 56 - Tile (8, 3)] detected sentinel instruction in EX stage at time 590875ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 590880ns
# [TB][mhartid 42 - Tile (10, 2)] detected sentinel instruction in EX stage at time 590895ns
# [TB][mhartid 100 - Tile (4, 6)] detected sentinel instruction in EX stage at time 590905ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 590915ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 590925ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 590925ns
# [TB][mhartid 146 - Tile (2, 9)] detected sentinel instruction in EX stage at time 590930ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 590935ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 590950ns
# [TB][mhartid 57 - Tile (9, 3)] detected sentinel instruction in EX stage at time 590970ns
# [TB][mhartid 13 - Tile (13, 0)] detected sentinel instruction in EX stage at time 590975ns
# [TB][mhartid 85 - Tile (5, 5)] detected sentinel instruction in EX stage at time 590975ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 590985ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 591005ns
# [TB][mhartid 192 - Tile (0, 12)] detected sentinel instruction in EX stage at time 591015ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 591025ns
# [TB][mhartid 28 - Tile (12, 1)] detected sentinel instruction in EX stage at time 591030ns
# [TB][mhartid 72 - Tile (8, 4)] detected sentinel instruction in EX stage at time 591040ns
# [TB][mhartid 131 - Tile (3, 8)] detected sentinel instruction in EX stage at time 591040ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 591050ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 591050ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 591055ns
# [TB][mhartid 177 - Tile (1, 11)] detected sentinel instruction in EX stage at time 591060ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 591065ns
# [TB][mhartid 58 - Tile (10, 3)] detected sentinel instruction in EX stage at time 591070ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 591080ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 591085ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 591085ns
# [TB][mhartid 86 - Tile (6, 5)] detected sentinel instruction in EX stage at time 591095ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 591095ns
# [TB][mhartid 132 - Tile (4, 8)] detected sentinel instruction in EX stage at time 591095ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 591100ns
# [TB][mhartid 73 - Tile (9, 4)] detected sentinel instruction in EX stage at time 591110ns
# [TB][mhartid 43 - Tile (11, 2)] detected sentinel instruction in EX stage at time 591125ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 591125ns
# [TB][mhartid 162 - Tile (2, 10)] detected sentinel instruction in EX stage at time 591135ns
# [TB][mhartid 101 - Tile (5, 6)] detected sentinel instruction in EX stage at time 591150ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 591150ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 591165ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 591175ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 591195ns
# [TB][mhartid 147 - Tile (3, 9)] detected sentinel instruction in EX stage at time 591195ns
# [TB][mhartid 102 - Tile (6, 6)] detected sentinel instruction in EX stage at time 591200ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 591210ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 591230ns
# [TB][mhartid 88 - Tile (8, 5)] detected sentinel instruction in EX stage at time 591245ns
# [TB][mhartid 44 - Tile (12, 2)] detected sentinel instruction in EX stage at time 591260ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 591260ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 591275ns
# [TB][mhartid 14 - Tile (14, 0)] detected sentinel instruction in EX stage at time 591280ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 591280ns
# [TB][mhartid 29 - Tile (13, 1)] detected sentinel instruction in EX stage at time 591285ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 591285ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 591285ns
# [TB][mhartid 59 - Tile (11, 3)] detected sentinel instruction in EX stage at time 591290ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 591295ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 591300ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 591305ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 591305ns
# [TB][mhartid 208 - Tile (0, 13)] detected sentinel instruction in EX stage at time 591305ns
# [TB][mhartid 74 - Tile (10, 4)] detected sentinel instruction in EX stage at time 591310ns
# [TB][mhartid 193 - Tile (1, 12)] detected sentinel instruction in EX stage at time 591310ns
# [TB][mhartid 89 - Tile (9, 5)] detected sentinel instruction in EX stage at time 591315ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 591320ns
# [TB][mhartid 148 - Tile (4, 9)] detected sentinel instruction in EX stage at time 591320ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 591325ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 591325ns
# [TB][mhartid 133 - Tile (5, 8)] detected sentinel instruction in EX stage at time 591325ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 591370ns
# [TB][mhartid 104 - Tile (8, 6)] detected sentinel instruction in EX stage at time 591380ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 591385ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 591390ns
# [TB][mhartid 178 - Tile (2, 11)] detected sentinel instruction in EX stage at time 591420ns
# [TB][mhartid 15 - Tile (15, 0)] detected sentinel instruction in EX stage at time 591425ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 591440ns
# [TB][mhartid 134 - Tile (6, 8)] detected sentinel instruction in EX stage at time 591445ns
# [TB][mhartid 163 - Tile (3, 10)] detected sentinel instruction in EX stage at time 591445ns
# [TB][mhartid 105 - Tile (9, 6)] detected sentinel instruction in EX stage at time 591455ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 591460ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 591465ns
# [TB][mhartid 164 - Tile (4, 10)] detected sentinel instruction in EX stage at time 591465ns
# [TB][mhartid 90 - Tile (10, 5)] detected sentinel instruction in EX stage at time 591470ns
# [TB][mhartid 75 - Tile (11, 4)] detected sentinel instruction in EX stage at time 591475ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 591475ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 591475ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 591480ns
# [TB][mhartid 30 - Tile (14, 1)] detected sentinel instruction in EX stage at time 591485ns
# [TB][mhartid 45 - Tile (13, 2)] detected sentinel instruction in EX stage at time 591490ns
# [TB][mhartid 60 - Tile (12, 3)] detected sentinel instruction in EX stage at time 591490ns
# [TB][mhartid 7 - Tile (7, 0)] detected sentinel instruction in EX stage at time 591495ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 591505ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 591515ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 591515ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 591525ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 591535ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 591540ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 591545ns
# [TB][mhartid 179 - Tile (3, 11)] detected sentinel instruction in EX stage at time 591570ns
# [TB][mhartid 194 - Tile (2, 12)] detected sentinel instruction in EX stage at time 591570ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 591580ns
# [TB][mhartid 209 - Tile (1, 13)] detected sentinel instruction in EX stage at time 591580ns
# [TB][mhartid 149 - Tile (5, 9)] detected sentinel instruction in EX stage at time 591585ns
# [TB][mhartid 224 - Tile (0, 14)] detected sentinel instruction in EX stage at time 591595ns
# [TB][mhartid 112 - Tile (0, 7)] detected AMO (sync) instruction at time 591605ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 591605ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 591610ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 591620ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 591620ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 591640ns
# [TB][mhartid 136 - Tile (8, 8)] detected sentinel instruction in EX stage at time 591640ns
# [TB][mhartid 106 - Tile (10, 6)] detected sentinel instruction in EX stage at time 591665ns
# [TB][mhartid 91 - Tile (11, 5)] detected sentinel instruction in EX stage at time 591675ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 591685ns
# [TB][mhartid 150 - Tile (6, 9)] detected sentinel instruction in EX stage at time 591685ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 591705ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 591705ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 591710ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 591715ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 591715ns
# [TB][mhartid 31 - Tile (15, 1)] detected sentinel instruction in EX stage at time 591725ns
# [TB][mhartid 46 - Tile (14, 2)] detected sentinel instruction in EX stage at time 591735ns
# [TB][mhartid 61 - Tile (13, 3)] detected sentinel instruction in EX stage at time 591735ns
# [TB][mhartid 76 - Tile (12, 4)] detected sentinel instruction in EX stage at time 591745ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 591745ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 591745ns
# [TB][mhartid 165 - Tile (5, 10)] detected sentinel instruction in EX stage at time 591745ns
# [TB][mhartid 180 - Tile (4, 11)] detected sentinel instruction in EX stage at time 591755ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 591785ns
# [TB][mhartid 137 - Tile (9, 8)] detected sentinel instruction in EX stage at time 591785ns
# [TB][mhartid 166 - Tile (6, 10)] detected sentinel instruction in EX stage at time 591790ns
# [TB][mhartid 225 - Tile (1, 14)] detected sentinel instruction in EX stage at time 591790ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 591800ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 591810ns
# [TB][mhartid 23 - Tile (7, 1)] detected sentinel instruction in EX stage at time 591815ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 591820ns
# [TB][mhartid 210 - Tile (2, 13)] detected sentinel instruction in EX stage at time 591830ns
# [TB][mhartid 152 - Tile (8, 9)] detected sentinel instruction in EX stage at time 591840ns
# [TB][mhartid 107 - Tile (11, 6)] detected sentinel instruction in EX stage at time 591845ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 591845ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 591845ns
# [TB][mhartid 112 - Tile (0, 7)] detected sentinel instruction in EX stage at time 591855ns
# [TB][mhartid 195 - Tile (3, 12)] detected sentinel instruction in EX stage at time 591855ns
# [TB][mhartid 113 - Tile (1, 7)] detected AMO (sync) instruction at time 591860ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 591870ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 591870ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 591885ns
# [TB][mhartid 240 - Tile (0, 15)] detected sentinel instruction in EX stage at time 591895ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 591905ns
# [TB][mhartid 153 - Tile (9, 9)] detected sentinel instruction in EX stage at time 591905ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 591915ns
# [TB][mhartid 138 - Tile (10, 8)] detected sentinel instruction in EX stage at time 591920ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 591945ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 591945ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 591950ns
# [TB][mhartid 196 - Tile (4, 12)] detected sentinel instruction in EX stage at time 591955ns
# [TB][mhartid 92 - Tile (12, 5)] detected sentinel instruction in EX stage at time 591975ns
# [TB][mhartid 77 - Tile (13, 4)] detected sentinel instruction in EX stage at time 591985ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 591985ns
# [TB][mhartid 47 - Tile (15, 2)] detected sentinel instruction in EX stage at time 591995ns
# [TB][mhartid 181 - Tile (5, 11)] detected sentinel instruction in EX stage at time 591995ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 592000ns
# [TB][mhartid 168 - Tile (8, 10)] detected sentinel instruction in EX stage at time 592000ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 592005ns
# [TB][mhartid 62 - Tile (14, 3)] detected sentinel instruction in EX stage at time 592050ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 592050ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 592050ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 592050ns
# [TB][mhartid 154 - Tile (10, 9)] detected sentinel instruction in EX stage at time 592055ns
# [TB][mhartid 211 - Tile (3, 13)] detected sentinel instruction in EX stage at time 592070ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 592075ns
# [TB][mhartid 39 - Tile (7, 2)] detected sentinel instruction in EX stage at time 592085ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 592085ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 592085ns
# [TB][mhartid 226 - Tile (2, 14)] detected sentinel instruction in EX stage at time 592085ns
# [TB][mhartid 241 - Tile (1, 15)] detected sentinel instruction in EX stage at time 592090ns
# [TB][mhartid 182 - Tile (6, 11)] detected sentinel instruction in EX stage at time 592100ns
# [TB][mhartid 113 - Tile (1, 7)] detected sentinel instruction in EX stage at time 592105ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 592105ns
# [TB][mhartid 169 - Tile (9, 10)] detected sentinel instruction in EX stage at time 592115ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 592135ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 592145ns
# [TB][mhartid 114 - Tile (2, 7)] detected AMO (sync) instruction at time 592150ns
# [TB][mhartid 93 - Tile (13, 5)] detected sentinel instruction in EX stage at time 592155ns
# [TB][mhartid 108 - Tile (12, 6)] detected sentinel instruction in EX stage at time 592155ns
# [TB][mhartid 139 - Tile (11, 8)] detected sentinel instruction in EX stage at time 592165ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 592185ns
# [TB][mhartid 63 - Tile (15, 3)] detected sentinel instruction in EX stage at time 592195ns
# [TB][mhartid 78 - Tile (14, 4)] detected sentinel instruction in EX stage at time 592195ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 592205ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 592205ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 592205ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 592220ns
# [TB][mhartid 197 - Tile (5, 12)] detected sentinel instruction in EX stage at time 592220ns
# [TB][mhartid 212 - Tile (4, 13)] detected sentinel instruction in EX stage at time 592235ns
# [TB][mhartid 155 - Tile (11, 9)] detected sentinel instruction in EX stage at time 592245ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 592260ns
# [TB][mhartid 55 - Tile (7, 3)] detected sentinel instruction in EX stage at time 592265ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 592265ns
# [TB][mhartid 198 - Tile (6, 12)] detected sentinel instruction in EX stage at time 592265ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 592270ns
# [TB][mhartid 170 - Tile (10, 10)] detected sentinel instruction in EX stage at time 592270ns
# [TB][mhartid 184 - Tile (8, 11)] detected sentinel instruction in EX stage at time 592270ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 592290ns
# [TB][mhartid 109 - Tile (13, 6)] detected sentinel instruction in EX stage at time 592295ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 592295ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 592305ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 592305ns
# [TB][mhartid 140 - Tile (12, 8)] detected sentinel instruction in EX stage at time 592325ns
# [TB][mhartid 185 - Tile (9, 11)] detected sentinel instruction in EX stage at time 592350ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 592365ns
# [TB][mhartid 94 - Tile (14, 5)] detected sentinel instruction in EX stage at time 592385ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 592385ns
# [TB][mhartid 115 - Tile (3, 7)] detected AMO (sync) instruction at time 592390ns
# [TB][mhartid 114 - Tile (2, 7)] detected sentinel instruction in EX stage at time 592395ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 592405ns
# [TB][mhartid 227 - Tile (3, 14)] detected sentinel instruction in EX stage at time 592410ns
# [TB][mhartid 213 - Tile (5, 13)] detected sentinel instruction in EX stage at time 592425ns
# [TB][mhartid 79 - Tile (15, 4)] detected sentinel instruction in EX stage at time 592440ns
# [TB][mhartid 171 - Tile (11, 10)] detected sentinel instruction in EX stage at time 592440ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 592445ns
# [TB][mhartid 228 - Tile (4, 14)] detected sentinel instruction in EX stage at time 592450ns
# [TB][mhartid 242 - Tile (2, 15)] detected sentinel instruction in EX stage at time 592455ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 592460ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 592465ns
# [TB][mhartid 186 - Tile (10, 11)] detected sentinel instruction in EX stage at time 592465ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 592475ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 592480ns
# [TB][mhartid 116 - Tile (4, 7)] detected AMO (sync) instruction at time 592485ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 592485ns
# [TB][mhartid 156 - Tile (12, 9)] detected sentinel instruction in EX stage at time 592490ns
# [TB][mhartid 200 - Tile (8, 12)] detected sentinel instruction in EX stage at time 592495ns
# [TB][mhartid 71 - Tile (7, 4)] detected sentinel instruction in EX stage at time 592510ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 592535ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 592545ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 592545ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 592555ns
# [TB][mhartid 201 - Tile (9, 12)] detected sentinel instruction in EX stage at time 592555ns
# [TB][mhartid 110 - Tile (14, 6)] detected sentinel instruction in EX stage at time 592565ns
# [TB][mhartid 214 - Tile (6, 13)] detected sentinel instruction in EX stage at time 592585ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 592590ns
# [TB][mhartid 141 - Tile (13, 8)] detected sentinel instruction in EX stage at time 592590ns
# [TB][mhartid 95 - Tile (15, 5)] detected sentinel instruction in EX stage at time 592610ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 592615ns
# [TB][mhartid 87 - Tile (7, 5)] detected sentinel instruction in EX stage at time 592635ns
# [TB][mhartid 115 - Tile (3, 7)] detected sentinel instruction in EX stage at time 592635ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 592655ns
# [TB][mhartid 202 - Tile (10, 12)] detected sentinel instruction in EX stage at time 592670ns
# [TB][mhartid 243 - Tile (3, 15)] detected sentinel instruction in EX stage at time 592670ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 592685ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 592685ns
# [TB][mhartid 216 - Tile (8, 13)] detected sentinel instruction in EX stage at time 592695ns
# [TB][mhartid 187 - Tile (11, 11)] detected sentinel instruction in EX stage at time 592705ns
# [TB][mhartid 172 - Tile (12, 10)] detected sentinel instruction in EX stage at time 592715ns
# [TB][mhartid 229 - Tile (5, 14)] detected sentinel instruction in EX stage at time 592715ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 592720ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 592720ns
# [TB][mhartid 117 - Tile (5, 7)] detected AMO (sync) instruction at time 592725ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 592725ns
# [mhartid 0] sync_count: 1
# [TB][mhartid 116 - Tile (4, 7)] detected sentinel instruction in EX stage at time 592740ns
# [TB][mhartid 157 - Tile (13, 9)] detected sentinel instruction in EX stage at time 592745ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 592750ns
# [TB][mhartid 244 - Tile (4, 15)] detected sentinel instruction in EX stage at time 592755ns
# [TB][mhartid 217 - Tile (9, 13)] detected sentinel instruction in EX stage at time 592765ns
# [TB][mhartid 230 - Tile (6, 14)] detected sentinel instruction in EX stage at time 592765ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 592775ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 592805ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 592815ns
# [TB][mhartid 103 - Tile (7, 6)] detected sentinel instruction in EX stage at time 592820ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 592820ns
# [TB][mhartid 111 - Tile (15, 6)] detected sentinel instruction in EX stage at time 592830ns
# [TB][mhartid 142 - Tile (14, 8)] detected sentinel instruction in EX stage at time 592830ns
# [TB][mhartid 118 - Tile (6, 7)] detected AMO (sync) instruction at time 592835ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 592885ns
# [TB][mhartid 173 - Tile (13, 10)] detected sentinel instruction in EX stage at time 592905ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 592910ns
# [TB][mhartid 188 - Tile (12, 11)] detected sentinel instruction in EX stage at time 592910ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 592925ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 592935ns
# [TB][mhartid 203 - Tile (11, 12)] detected sentinel instruction in EX stage at time 592950ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 592965ns
# [TB][mhartid 117 - Tile (5, 7)] detected sentinel instruction in EX stage at time 592970ns
# [TB][mhartid 245 - Tile (5, 15)] detected sentinel instruction in EX stage at time 592975ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 592980ns
# [TB][mhartid 158 - Tile (14, 9)] detected sentinel instruction in EX stage at time 592985ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 592990ns
# [TB][mhartid 143 - Tile (15, 8)] detected sentinel instruction in EX stage at time 592990ns
# [TB][mhartid 232 - Tile (8, 14)] detected sentinel instruction in EX stage at time 593005ns
# [TB][mhartid 120 - Tile (8, 7)] detected AMO (sync) instruction at time 593010ns
# [TB][mhartid 218 - Tile (10, 13)] detected sentinel instruction in EX stage at time 593020ns
# [TB][mhartid 135 - Tile (7, 8)] detected sentinel instruction in EX stage at time 593035ns
# [TB][mhartid 233 - Tile (9, 14)] detected sentinel instruction in EX stage at time 593040ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 593045ns
# [mhartid 1] sync_count: 1
# [TB][mhartid 118 - Tile (6, 7)] detected sentinel instruction in EX stage at time 593080ns
# [TB][mhartid 246 - Tile (6, 15)] detected sentinel instruction in EX stage at time 593080ns
# [TB][mhartid 121 - Tile (9, 7)] detected AMO (sync) instruction at time 593085ns
# [TB][mhartid 189 - Tile (13, 11)] detected sentinel instruction in EX stage at time 593130ns
# [TB][mhartid 174 - Tile (14, 10)] detected sentinel instruction in EX stage at time 593135ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 593145ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 593150ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 593165ns
# [TB][mhartid 219 - Tile (11, 13)] detected sentinel instruction in EX stage at time 593165ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 593170ns
# [TB][mhartid 204 - Tile (12, 12)] detected sentinel instruction in EX stage at time 593190ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 593195ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 593225ns
# [TB][mhartid 151 - Tile (7, 9)] detected sentinel instruction in EX stage at time 593235ns
# [TB][mhartid 234 - Tile (10, 14)] detected sentinel instruction in EX stage at time 593235ns
# [TB][mhartid 159 - Tile (15, 9)] detected sentinel instruction in EX stage at time 593240ns
# [TB][mhartid 248 - Tile (8, 15)] detected sentinel instruction in EX stage at time 593240ns
# [TB][mhartid 120 - Tile (8, 7)] detected sentinel instruction in EX stage at time 593255ns
# [TB][mhartid 122 - Tile (10, 7)] detected AMO (sync) instruction at time 593270ns
# [mhartid 2] sync_count: 1
# [TB][mhartid 121 - Tile (9, 7)] detected sentinel instruction in EX stage at time 593330ns
# [TB][mhartid 205 - Tile (13, 12)] detected sentinel instruction in EX stage at time 593360ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 593380ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 593385ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 593385ns
# [TB][mhartid 190 - Tile (14, 11)] detected sentinel instruction in EX stage at time 593385ns
# [TB][mhartid 175 - Tile (15, 10)] detected sentinel instruction in EX stage at time 593390ns
# [TB][mhartid 220 - Tile (12, 13)] detected sentinel instruction in EX stage at time 593390ns
# [TB][mhartid 249 - Tile (9, 15)] detected sentinel instruction in EX stage at time 593395ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 593410ns
# [TB][mhartid 167 - Tile (7, 10)] detected sentinel instruction in EX stage at time 593410ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 593425ns
# [TB][mhartid 123 - Tile (11, 7)] detected AMO (sync) instruction at time 593485ns
# [mhartid 3] sync_count: 1
# [TB][mhartid 235 - Tile (11, 14)] detected sentinel instruction in EX stage at time 593505ns
# [mhartid 4] sync_count: 1
# [TB][mhartid 122 - Tile (10, 7)] detected sentinel instruction in EX stage at time 593515ns
# [TB][mhartid 250 - Tile (10, 15)] detected sentinel instruction in EX stage at time 593520ns
# [TB][mhartid 191 - Tile (15, 11)] detected sentinel instruction in EX stage at time 593570ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 593600ns
# [TB][mhartid 183 - Tile (7, 11)] detected sentinel instruction in EX stage at time 593605ns
# [TB][mhartid 206 - Tile (14, 12)] detected sentinel instruction in EX stage at time 593610ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 593625ns
# [TB][mhartid 236 - Tile (12, 14)] detected sentinel instruction in EX stage at time 593630ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 593645ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 593645ns
# [TB][mhartid 221 - Tile (13, 13)] detected sentinel instruction in EX stage at time 593645ns
# [TB][mhartid 124 - Tile (12, 7)] detected AMO (sync) instruction at time 593690ns
# [TB][mhartid 123 - Tile (11, 7)] detected sentinel instruction in EX stage at time 593730ns
# [TB][mhartid 251 - Tile (11, 15)] detected sentinel instruction in EX stage at time 593765ns
# [TB][mhartid 207 - Tile (15, 12)] detected sentinel instruction in EX stage at time 593790ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 593840ns
# [TB][mhartid 222 - Tile (14, 13)] detected sentinel instruction in EX stage at time 593850ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 593885ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 593890ns
# [TB][mhartid 199 - Tile (7, 12)] detected sentinel instruction in EX stage at time 593905ns
# [mhartid 5] sync_count: 1
# [TB][mhartid 252 - Tile (12, 15)] detected sentinel instruction in EX stage at time 593910ns
# [TB][mhartid 124 - Tile (12, 7)] detected sentinel instruction in EX stage at time 593935ns
# [TB][mhartid 125 - Tile (13, 7)] detected AMO (sync) instruction at time 593935ns
# [TB][mhartid 237 - Tile (13, 14)] detected sentinel instruction in EX stage at time 593955ns
# [mhartid 6] sync_count: 1
# [TB][mhartid 223 - Tile (15, 13)] detected sentinel instruction in EX stage at time 594070ns
# [TB][mhartid 215 - Tile (7, 13)] detected sentinel instruction in EX stage at time 594090ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 594100ns
# [mhartid 8] sync_count: 1
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 594150ns
# [TB][mhartid 126 - Tile (14, 7)] detected AMO (sync) instruction at time 594165ns
# [TB][mhartid 125 - Tile (13, 7)] detected sentinel instruction in EX stage at time 594180ns
# [TB][mhartid 238 - Tile (14, 14)] detected sentinel instruction in EX stage at time 594185ns
# [TB][mhartid 253 - Tile (13, 15)] detected sentinel instruction in EX stage at time 594215ns
# [mhartid 9] sync_count: 1
# [TB][mhartid 239 - Tile (15, 14)] detected sentinel instruction in EX stage at time 594310ns
# [TB][mhartid 127 - Tile (15, 7)] detected AMO (sync) instruction at time 594380ns
# [TB][mhartid 254 - Tile (14, 15)] detected sentinel instruction in EX stage at time 594385ns
# [mhartid 16] sync_count: 1
# [TB][mhartid 126 - Tile (14, 7)] detected sentinel instruction in EX stage at time 594410ns
# [TB][mhartid 231 - Tile (7, 14)] detected sentinel instruction in EX stage at time 594425ns
# [TB][mhartid 119 - Tile (7, 7)] detected AMO (sync) instruction at time 594430ns
# [TB][mhartid 127 - Tile (15, 7)] detected sentinel instruction in EX stage at time 594630ns
# [mhartid 17] sync_count: 1
# [TB][mhartid 255 - Tile (15, 15)] detected sentinel instruction in EX stage at time 594670ns
# [TB][mhartid 119 - Tile (7, 7)] detected sentinel instruction in EX stage at time 594675ns
# [TB][mhartid 247 - Tile (7, 15)] detected sentinel instruction in EX stage at time 594710ns
# [mhartid 10] sync_count: 1
# [mhartid 18] sync_count: 1
# [mhartid 19] sync_count: 1
# [mhartid 11] sync_count: 1
# [mhartid 12] sync_count: 1
# [mhartid 20] sync_count: 1
# [mhartid 7] sync_count: 1
# [mhartid 21] sync_count: 1
# [mhartid 32] sync_count: 1
# [mhartid 13] sync_count: 1
# [mhartid 22] sync_count: 1
# [mhartid 33] sync_count: 1
# [mhartid 24] sync_count: 1
# [mhartid 14] sync_count: 1
# [mhartid 25] sync_count: 1
# [mhartid 15] sync_count: 1
# [mhartid 26] sync_count: 1
# [mhartid 34] sync_count: 1
# [mhartid 35] sync_count: 1
# [mhartid 27] sync_count: 1
# [mhartid 28] sync_count: 1
# [mhartid 36] sync_count: 1
# [mhartid 48] sync_count: 1
# [mhartid 37] sync_count: 1
# [mhartid 38] sync_count: 1
# [mhartid 29] sync_count: 1
# [mhartid 49] sync_count: 1
# [mhartid 30] sync_count: 1
# [mhartid 41] sync_count: 1
# [mhartid 40] sync_count: 1
# [mhartid 50] sync_count: 1
# [mhartid 31] sync_count: 1
# [mhartid 23] sync_count: 1
# [mhartid 42] sync_count: 1
# [mhartid 51] sync_count: 1
# [mhartid 43] sync_count: 1
# [mhartid 52] sync_count: 1
# [mhartid 44] sync_count: 1
# [mhartid 53] sync_count: 1
# [mhartid 64] sync_count: 1
# [mhartid 45] sync_count: 1
# [mhartid 54] sync_count: 1
# [mhartid 65] sync_count: 1
# [mhartid 56] sync_count: 1
# [mhartid 46] sync_count: 1
# [mhartid 0] NoC Synch test finished...
# [mhartid 57] sync_count: 1
# [mhartid 58] sync_count: 1
# [mhartid 47] sync_count: 1
# [mhartid 66] sync_count: 1
# [mhartid 1] NoC Synch test finished...
# [mhartid 39] sync_count: 1
# [mhartid 59] sync_count: 1
# [mhartid 67] sync_count: 1
# [mhartid 68] sync_count: 1
# [mhartid 2] NoC Synch test finished...
# [mhartid 60] sync_count: 1
# [mhartid 80] sync_count: 1
# [mhartid 3] NoC Synch test finished...
# [mhartid 69] sync_count: 1
# [mhartid 70] sync_count: 1
# [mhartid 4] NoC Synch test finished...
# [mhartid 61] sync_count: 1
# [mhartid 81] sync_count: 1
# [mhartid 72] sync_count: 1
# [mhartid 5] NoC Synch test finished...
# [mhartid 73] sync_count: 1
# [mhartid 82] sync_count: 1
# [mhartid 62] sync_count: 1
# [mhartid 6] NoC Synch test finished...
# [mhartid 8] NoC Synch test finished...
# [mhartid 63] sync_count: 1
# [mhartid 74] sync_count: 1
# [mhartid 83] sync_count: 1
# [mhartid 55] sync_count: 1
# [mhartid 75] sync_count: 1
# [mhartid 9] NoC Synch test finished...
# [mhartid 84] sync_count: 1
# [mhartid 96] sync_count: 1
# [mhartid 76] sync_count: 1
# [mhartid 85] sync_count: 1
# [mhartid 86] sync_count: 1
# [mhartid 77] sync_count: 1
# [mhartid 88] sync_count: 1
# [mhartid 97] sync_count: 1
# [mhartid 89] sync_count: 1
# [mhartid 78] sync_count: 1
# [mhartid 90] sync_count: 1
# [mhartid 98] sync_count: 1
# [mhartid 71] sync_count: 1
# [mhartid 99] sync_count: 1
# [mhartid 79] sync_count: 1
# [mhartid 91] sync_count: 1
# [mhartid 10] NoC Synch test finished...
# [mhartid 92] sync_count: 1
# [mhartid 7] NoC Synch test finished...
# [mhartid 11] NoC Synch test finished...
# [mhartid 93] sync_count: 1
# [mhartid 12] NoC Synch test finished...
# [mhartid 94] sync_count: 1
# [mhartid 100] sync_count: 1
# [mhartid 13] NoC Synch test finished...
# [mhartid 87] sync_count: 1
# [mhartid 95] sync_count: 1
# [mhartid 101] sync_count: 1
# [mhartid 102] sync_count: 1
# [mhartid 16] NoC Synch test finished...
# [mhartid 15] NoC Synch test finished...
# [mhartid 14] NoC Synch test finished...
# [mhartid 17] NoC Synch test finished...
# [mhartid 104] sync_count: 1
# [mhartid 105] sync_count: 1
# [mhartid 106] sync_count: 1
# [mhartid 18] NoC Synch test finished...
# [mhartid 107] sync_count: 1
# [mhartid 19] NoC Synch test finished...
# [mhartid 128] sync_count: 1
# [mhartid 20] NoC Synch test finished...
# [mhartid 108] sync_count: 1
# [mhartid 129] sync_count: 1
# [mhartid 109] sync_count: 1
# [mhartid 21] NoC Synch test finished...
# [mhartid 22] NoC Synch test finished...
# [mhartid 130] sync_count: 1
# [mhartid 24] NoC Synch test finished...
# [mhartid 110] sync_count: 1
# [mhartid 25] NoC Synch test finished...
# [mhartid 132] sync_count: 1
# [mhartid 103] sync_count: 1
# [mhartid 111] sync_count: 1
# [mhartid 26] NoC Synch test finished...
# [mhartid 131] sync_count: 1
# [mhartid 144] sync_count: 1
# [mhartid 133] sync_count: 1
# [mhartid 27] NoC Synch test finished...
# [mhartid 134] sync_count: 1
# [mhartid 145] sync_count: 1
# [mhartid 28] NoC Synch test finished...
# [mhartid 136] sync_count: 1
# [mhartid 137] sync_count: 1
# [mhartid 146] sync_count: 1
# [mhartid 112] sync_count: 17
# [mhartid 29] NoC Synch test finished...
# [mhartid 32] NoC Synch test finished...
# [mhartid 30] NoC Synch test finished...
# [mhartid 138] sync_count: 1
# [mhartid 147] sync_count: 1
# [mhartid 33] NoC Synch test finished...
# [mhartid 113] sync_count: 17
# [mhartid 148] sync_count: 1
# [mhartid 23] NoC Synch test finished...
# [mhartid 139] sync_count: 1
# [mhartid 160] sync_count: 1
# [mhartid 31] NoC Synch test finished...
# [mhartid 114] sync_count: 17
# [mhartid 140] sync_count: 1
# [mhartid 149] sync_count: 1
# [mhartid 34] NoC Synch test finished...
# [mhartid 150] sync_count: 1
# [mhartid 116] sync_count: 17
# [mhartid 161] sync_count: 1
# [mhartid 141] sync_count: 1
# [mhartid 35] NoC Synch test finished...
# [mhartid 152] sync_count: 1
# [mhartid 115] sync_count: 17
# [mhartid 153] sync_count: 1
# [mhartid 142] sync_count: 1
# [mhartid 162] sync_count: 1
# [mhartid 154] sync_count: 1
# [mhartid 117] sync_count: 17
# [mhartid 36] NoC Synch test finished...
# [mhartid 135] sync_count: 1
# [mhartid 118] sync_count: 17
# [mhartid 37] NoC Synch test finished...
# [mhartid 143] sync_count: 1
# [mhartid 164] sync_count: 1
# [mhartid 155] sync_count: 1
# [mhartid 163] sync_count: 1
# [mhartid 38] NoC Synch test finished...
# [mhartid 120] sync_count: 17
# [mhartid 121] sync_count: 17
# [mhartid 156] sync_count: 1
# [mhartid 40] NoC Synch test finished...
# [mhartid 41] NoC Synch test finished...
# [mhartid 176] sync_count: 1
# [mhartid 165] sync_count: 1
# [mhartid 166] sync_count: 1
# [mhartid 122] sync_count: 17
# [mhartid 168] sync_count: 1
# [mhartid 42] NoC Synch test finished...
# [mhartid 123] sync_count: 17
# [mhartid 157] sync_count: 1
# [mhartid 177] sync_count: 1
# [mhartid 158] sync_count: 1
# [mhartid 43] NoC Synch test finished...
# [mhartid 124] sync_count: 17
# [mhartid 169] sync_count: 1
# [mhartid 44] NoC Synch test finished...
# [mhartid 178] sync_count: 1
# [mhartid 170] sync_count: 1
# [mhartid 151] sync_count: 1
# [mhartid 159] sync_count: 1
# [mhartid 179] sync_count: 1
# [mhartid 125] sync_count: 17
# [mhartid 171] sync_count: 1
# [mhartid 45] NoC Synch test finished...
# [mhartid 126] sync_count: 17
# [mhartid 48] NoC Synch test finished...
# [mhartid 180] sync_count: 1
# [mhartid 172] sync_count: 1
# [mhartid 46] NoC Synch test finished...
# [mhartid 192] sync_count: 1
# [mhartid 119] sync_count: 32
# [mhartid 127] sync_count: 17
# [mhartid 49] NoC Synch test finished...
# [mhartid 47] NoC Synch test finished...
# [mhartid 182] sync_count: 1
# [mhartid 173] sync_count: 1
# [mhartid 181] sync_count: 1
# [mhartid 39] NoC Synch test finished...
# [mhartid 174] sync_count: 1
# [mhartid 184] sync_count: 1
# [mhartid 193] sync_count: 1
# [mhartid 185] sync_count: 1
# [mhartid 50] NoC Synch test finished...
# [mhartid 186] sync_count: 1
# [mhartid 167] sync_count: 1
# [mhartid 51] NoC Synch test finished...
# [mhartid 194] sync_count: 1
# [mhartid 175] sync_count: 1
# [mhartid 195] sync_count: 1
# [mhartid 187] sync_count: 1
# [mhartid 52] NoC Synch test finished...
# [mhartid 53] NoC Synch test finished...
# [mhartid 196] sync_count: 1
# [mhartid 188] sync_count: 1
# [mhartid 54] NoC Synch test finished...
# [mhartid 197] sync_count: 1
# [mhartid 208] sync_count: 1
# [mhartid 198] sync_count: 1
# [mhartid 56] NoC Synch test finished...
# [mhartid 57] NoC Synch test finished...
# [mhartid 209] sync_count: 1
# [mhartid 189] sync_count: 1
# [mhartid 200] sync_count: 1
# [mhartid 190] sync_count: 1
# [mhartid 201] sync_count: 1
# [mhartid 58] NoC Synch test finished...
# [mhartid 210] sync_count: 1
# [mhartid 202] sync_count: 1
# [mhartid 59] NoC Synch test finished...
# [mhartid 183] sync_count: 1
# [mhartid 191] sync_count: 1
# [mhartid 211] sync_count: 1
# [mhartid 60] NoC Synch test finished...
# [mhartid 203] sync_count: 1
# [mhartid 212] sync_count: 1
# [mhartid 204] sync_count: 1
# [mhartid 61] NoC Synch test finished...
# [mhartid 213] sync_count: 1
# [mhartid 224] sync_count: 1
# [mhartid 64] NoC Synch test finished...
# [mhartid 214] sync_count: 1
# [mhartid 205] sync_count: 1
# [mhartid 62] NoC Synch test finished...
# [mhartid 225] sync_count: 1
# [mhartid 216] sync_count: 1
# [mhartid 65] NoC Synch test finished...
# [mhartid 206] sync_count: 1
# [mhartid 217] sync_count: 1
# [mhartid 63] NoC Synch test finished...
# [mhartid 55] NoC Synch test finished...
# [mhartid 226] sync_count: 1
# [mhartid 207] sync_count: 1
# [mhartid 218] sync_count: 1
# [mhartid 199] sync_count: 1
# [mhartid 66] NoC Synch test finished...
# [mhartid 219] sync_count: 1
# [mhartid 227] sync_count: 1
# [mhartid 67] NoC Synch test finished...
# [mhartid 228] sync_count: 1
# [mhartid 68] NoC Synch test finished...
# [mhartid 220] sync_count: 1
# [mhartid 69] NoC Synch test finished...
# [mhartid 229] sync_count: 1
# [mhartid 230] sync_count: 1
# [mhartid 240] sync_count: 1
# [mhartid 70] NoC Synch test finished...
# [mhartid 221] sync_count: 1
# [mhartid 222] sync_count: 1
# [mhartid 241] sync_count: 1
# [mhartid 72] NoC Synch test finished...
# [mhartid 232] sync_count: 1
# [mhartid 73] NoC Synch test finished...
# [mhartid 233] sync_count: 1
# [mhartid 215] sync_count: 1
# [mhartid 234] sync_count: 1
# [mhartid 223] sync_count: 1
# [mhartid 74] NoC Synch test finished...
# [mhartid 242] sync_count: 1
# [mhartid 75] NoC Synch test finished...
# [mhartid 235] sync_count: 1
# [mhartid 243] sync_count: 1
# [mhartid 236] sync_count: 1
# [mhartid 244] sync_count: 1
# [mhartid 76] NoC Synch test finished...
# [mhartid 245] sync_count: 1
# [mhartid 246] sync_count: 1
# [mhartid 80] NoC Synch test finished...
# [mhartid 77] NoC Synch test finished...
# [mhartid 237] sync_count: 1
# [mhartid 248] sync_count: 1
# [mhartid 78] NoC Synch test finished...
# [mhartid 238] sync_count: 1
# [mhartid 81] NoC Synch test finished...
# [mhartid 249] sync_count: 1
# [mhartid 239] sync_count: 1
# [mhartid 71] NoC Synch test finished...
# [mhartid 231] sync_count: 1
# [mhartid 250] sync_count: 1
# [mhartid 79] NoC Synch test finished...
# [mhartid 82] NoC Synch test finished...
# [mhartid 251] sync_count: 1
# [mhartid 83] NoC Synch test finished...
# [mhartid 252] sync_count: 1
# [mhartid 84] NoC Synch test finished...
# [mhartid 85] NoC Synch test finished...
# [mhartid 253] sync_count: 1
# [mhartid 86] NoC Synch test finished...
# [mhartid 254] sync_count: 1
# [mhartid 88] NoC Synch test finished...
# [mhartid 89] NoC Synch test finished...
# [mhartid 90] NoC Synch test finished...
# [mhartid 255] sync_count: 1
# [mhartid 247] sync_count: 1
# [mhartid 91] NoC Synch test finished...
# [mhartid 92] NoC Synch test finished...
# [mhartid 93] NoC Synch test finished...
# [mhartid 96] NoC Synch test finished...
# [mhartid 94] NoC Synch test finished...
# [mhartid 97] NoC Synch test finished...
# [mhartid 87] NoC Synch test finished...
# [mhartid 95] NoC Synch test finished...
# [mhartid 98] NoC Synch test finished...
# [mhartid 99] NoC Synch test finished...
# [mhartid 100] NoC Synch test finished...
# [mhartid 102] NoC Synch test finished...
# [mhartid 101] NoC Synch test finished...
# [mhartid 104] NoC Synch test finished...
# [mhartid 105] NoC Synch test finished...
# [mhartid 106] NoC Synch test finished...
# [mhartid 107] NoC Synch test finished...
# [mhartid 108] NoC Synch test finished...
# [mhartid 109] NoC Synch test finished...
# [mhartid 110] NoC Synch test finished...
# [mhartid 111] NoC Synch test finished...
# [mhartid 103] NoC Synch test finished...
# [mhartid 128] NoC Synch test finished...
# [mhartid 112] NoC Synch test finished...
# [mhartid 129] NoC Synch test finished...
# [mhartid 113] NoC Synch test finished...
# [mhartid 130] NoC Synch test finished...
# [mhartid 114] NoC Synch test finished...
# [mhartid 132] NoC Synch test finished...
# [mhartid 131] NoC Synch test finished...
# [mhartid 116] NoC Synch test finished...
# [mhartid 115] NoC Synch test finished...
# [mhartid 133] NoC Synch test finished...
# [mhartid 117] NoC Synch test finished...
# [mhartid 134] NoC Synch test finished...
# [mhartid 118] NoC Synch test finished...
# [mhartid 136] NoC Synch test finished...
# [mhartid 137] NoC Synch test finished...
# [mhartid 121] NoC Synch test finished...
# [mhartid 120] NoC Synch test finished...
# [mhartid 138] NoC Synch test finished...
# [mhartid 122] NoC Synch test finished...
# [mhartid 123] NoC Synch test finished...
# [mhartid 139] NoC Synch test finished...
# [mhartid 140] NoC Synch test finished...
# [mhartid 124] NoC Synch test finished...
# [mhartid 125] NoC Synch test finished...
# [mhartid 141] NoC Synch test finished...
# [mhartid 144] NoC Synch test finished...
# [mhartid 142] NoC Synch test finished...
# [mhartid 126] NoC Synch test finished...
# [mhartid 145] NoC Synch test finished...
# [mhartid 135] NoC Synch test finished...
# [mhartid 143] NoC Synch test finished...
# [mhartid 127] NoC Synch test finished...
# [mhartid 119] NoC Synch test finished...
# [mhartid 146] NoC Synch test finished...
# [mhartid 147] NoC Synch test finished...
# [mhartid 148] NoC Synch test finished...
# [mhartid 149] NoC Synch test finished...
# [mhartid 150] NoC Synch test finished...
# [mhartid 152] NoC Synch test finished...
# [mhartid 153] NoC Synch test finished...
# [mhartid 154] NoC Synch test finished...
# [mhartid 155] NoC Synch test finished...
# [mhartid 156] NoC Synch test finished...
# [mhartid 160] NoC Synch test finished...
# [mhartid 157] NoC Synch test finished...
# [mhartid 158] NoC Synch test finished...
# [mhartid 151] NoC Synch test finished...
# [mhartid 161] NoC Synch test finished...
# [mhartid 159] NoC Synch test finished...
# [mhartid 162] NoC Synch test finished...
# [mhartid 164] NoC Synch test finished...
# [mhartid 163] NoC Synch test finished...
# [mhartid 165] NoC Synch test finished...
# [mhartid 166] NoC Synch test finished...
# [mhartid 168] NoC Synch test finished...
# [mhartid 169] NoC Synch test finished...
# [mhartid 170] NoC Synch test finished...
# [mhartid 171] NoC Synch test finished...
# [mhartid 172] NoC Synch test finished...
# [mhartid 173] NoC Synch test finished...
# [mhartid 174] NoC Synch test finished...
# [mhartid 176] NoC Synch test finished...
# [mhartid 167] NoC Synch test finished...
# [mhartid 175] NoC Synch test finished...
# [mhartid 177] NoC Synch test finished...
# [mhartid 178] NoC Synch test finished...
# [mhartid 179] NoC Synch test finished...
# [mhartid 180] NoC Synch test finished...
# [mhartid 182] NoC Synch test finished...
# [mhartid 181] NoC Synch test finished...
# [mhartid 184] NoC Synch test finished...
# [mhartid 185] NoC Synch test finished...
# [mhartid 186] NoC Synch test finished...
# [mhartid 187] NoC Synch test finished...
# [mhartid 188] NoC Synch test finished...
# [mhartid 189] NoC Synch test finished...
# [mhartid 192] NoC Synch test finished...
# [mhartid 190] NoC Synch test finished...
# [mhartid 191] NoC Synch test finished...
# [mhartid 193] NoC Synch test finished...
# [mhartid 183] NoC Synch test finished...
# [mhartid 194] NoC Synch test finished...
# [mhartid 195] NoC Synch test finished...
# [mhartid 196] NoC Synch test finished...
# [mhartid 197] NoC Synch test finished...
# [mhartid 198] NoC Synch test finished...
# [mhartid 200] NoC Synch test finished...
# [mhartid 201] NoC Synch test finished...
# [mhartid 202] NoC Synch test finished...
# [mhartid 203] NoC Synch test finished...
# [mhartid 204] NoC Synch test finished...
# [mhartid 205] NoC Synch test finished...
# [mhartid 206] NoC Synch test finished...
# [mhartid 208] NoC Synch test finished...
# [mhartid 207] NoC Synch test finished...
# [mhartid 209] NoC Synch test finished...
# [mhartid 199] NoC Synch test finished...
# [mhartid 210] NoC Synch test finished...
# [mhartid 211] NoC Synch test finished...
# [mhartid 212] NoC Synch test finished...
# [mhartid 213] NoC Synch test finished...
# [mhartid 214] NoC Synch test finished...
# [mhartid 216] NoC Synch test finished...
# [mhartid 217] NoC Synch test finished...
# [mhartid 218] NoC Synch test finished...
# [mhartid 219] NoC Synch test finished...
# [mhartid 220] NoC Synch test finished...
# [mhartid 221] NoC Synch test finished...
# [mhartid 222] NoC Synch test finished...
# [mhartid 224] NoC Synch test finished...
# [mhartid 225] NoC Synch test finished...
# [mhartid 215] NoC Synch test finished...
# [mhartid 223] NoC Synch test finished...
# [mhartid 226] NoC Synch test finished...
# [mhartid 227] NoC Synch test finished...
# [mhartid 228] NoC Synch test finished...
# [mhartid 229] NoC Synch test finished...
# [mhartid 230] NoC Synch test finished...
# [mhartid 232] NoC Synch test finished...
# [mhartid 233] NoC Synch test finished...
# [mhartid 234] NoC Synch test finished...
# [mhartid 235] NoC Synch test finished...
# [mhartid 236] NoC Synch test finished...
# [mhartid 237] NoC Synch test finished...
# [mhartid 238] NoC Synch test finished...
# [mhartid 240] NoC Synch test finished...
# [mhartid 239] NoC Synch test finished...
# [mhartid 241] NoC Synch test finished...
# [mhartid 231] NoC Synch test finished...
# [mhartid 242] NoC Synch test finished...
# [mhartid 243] NoC Synch test finished...
# [mhartid 244] NoC Synch test finished...
# [mhartid 245] NoC Synch test finished...
# [mhartid 246] NoC Synch test finished...
# [mhartid 248] NoC Synch test finished...
# [mhartid 249] NoC Synch test finished...
# [mhartid 250] NoC Synch test finished...
# [mhartid 251] NoC Synch test finished...
# [mhartid 252] NoC Synch test finished...
# [mhartid 253] NoC Synch test finished...
# [mhartid 254] NoC Synch test finished...
# [mhartid 255] NoC Synch test finished...
# [mhartid 247] NoC Synch test finished...
# SIMULATION FINISHED WITH EXIT CODE: 7cdede7d7ddede7e7edede7f7fdede8080dede8181dede8282dede8383dede8484dede8585dede8686dede8787dede8888dede8989dede8a8adede8b8bdede8c8cdede8d8ddede8e8edede8f8fdede9090dede9191dede9292dede9393dede9494dede9595dede9696dede9797dede9898dede9999dede9a9adede9b9bdede9c9cdede9d9ddede9e9edede9f9fdedea0a0dedea1a1dedea2a2dedea3a3dedea4a4dedea5a5dedea6a6dedea7a7dedea8a8dedea9a9dedeaaaadedeababdedeacacdedeadaddedeaeaededeafafdedeb0b0dedeb1b1dedeb2b2dedeb3b3dedeb4b4dedeb5b5dedeb6b6dedeb7b7dedeb8b8dedeb9b9dedebabadedebbbbdedebcbcdedebdbddedebebededebfbfdedec0c0dedec1c1dedec2c2dedec3c3dedec4c4dedec5c5dedec6c6dedec7c7dedec8c8dedec9c9dedecacadedecbcbdedeccccdedecdcddedececededecfcfdeded0d0deded1d1deded2d2deded3d3deded4d4deded5d5deded6d6deded7d7deded8d8deded9d9dededadadededbdbdededcdcdededddddededededededfdfdedee0e0dedee1e1dedee2e2dedee3e3dedee4e4dedee5e5dedee6e6dedee7e7dedee8e8dedee9e9dedeeaeadedeebebdedeececdedeededdedeeeeededeefefdedef0f0dedef1f1dedef2f2dedef3f3dedef4f4dedef5f5dedef6f6dedef7f7dedef8f8dedef9f9dedefafadedefbfbdedefc
# 
# ** Note: $finish    : /scratch/visachi/redmule_perf/redmule-mesh/target/src/mesh/redmule_mesh_tb.sv(51)
#    Time: 642030 ns  Iteration: 0  Instance: /redmule_mesh_tb
# End time: 23:17:48 on Jan 17,2025, Elapsed time: 1:53:18
# Errors: 0, Warnings: 256
