$date
	Sun May  5 18:08:49 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 3 ! o [2:0] $end
$var reg 3 " a [2:0] $end
$var reg 3 # b [2:0] $end
$var reg 3 $ c [2:0] $end
$var reg 2 % sel [1:0] $end
$scope module Mux $end
$var wire 3 & data0_i [2:0] $end
$var wire 3 ' data1_i [2:0] $end
$var wire 3 ( data2_i [2:0] $end
$var wire 2 ) select_i [1:0] $end
$var wire 3 * data_o [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 *
b0 )
b110 (
b101 '
b100 &
b0 %
b110 $
b101 #
b100 "
b100 !
$end
#10
b101 !
b101 *
b1 %
b1 )
#20
b110 !
b110 *
b10 %
b10 )
#50
