> Lab 0: AND gate

> Lab 1: Half / Full adder

> Lab 2: 4 bits adder, 4x4 multiplier

> Lab 3:  2 bits adder, 4x4 multiplier, cf. Lab2

> Lab 4: 7 segment display

> Lab 5: Button counter (0-9), Auto counter (00-99). Auto counter WIP: 00-11-22-33...99

> Lab 6: 24h clock. reset: 23:45:59. sw 0/1: 1Hz (normal) / 10 kHz


[Reference](https://github.com/gerardofisch/Verilog-HDL/tree/main/Labs)
