#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Sep  8 21:26:31 2021
# Process ID: 21731
# Current directory: /home/jdalvarado/sum4b/sum4b.runs/synth_1
# Command line: vivado -log sum4b.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sum4b.tcl
# Log file: /home/jdalvarado/sum4b/sum4b.runs/synth_1/sum4b.vds
# Journal file: /home/jdalvarado/sum4b/sum4b.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source sum4b.tcl -notrace
Command: synth_design -top sum4b -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21765 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1720.453 ; gain = 215.586 ; free physical = 1569 ; free virtual = 6177
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sum4b' [/home/jdalvarado/sum4b/sum4b.srcs/sources_1/new/sum4b.vhd:42]
INFO: [Synth 8-3491] module 'add_bit' declared at '/home/jdalvarado/sum4b/sum4b.srcs/sources_1/imports/new/add_bit.vhd:34' bound to instance 'sum_bit0' of component 'add_bit' [/home/jdalvarado/sum4b/sum4b.srcs/sources_1/new/sum4b.vhd:56]
INFO: [Synth 8-638] synthesizing module 'add_bit' [/home/jdalvarado/sum4b/sum4b.srcs/sources_1/imports/new/add_bit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'add_bit' (1#1) [/home/jdalvarado/sum4b/sum4b.srcs/sources_1/imports/new/add_bit.vhd:42]
INFO: [Synth 8-3491] module 'add_bit' declared at '/home/jdalvarado/sum4b/sum4b.srcs/sources_1/imports/new/add_bit.vhd:34' bound to instance 'sum_bit1' of component 'add_bit' [/home/jdalvarado/sum4b/sum4b.srcs/sources_1/new/sum4b.vhd:64]
INFO: [Synth 8-3491] module 'add_bit' declared at '/home/jdalvarado/sum4b/sum4b.srcs/sources_1/imports/new/add_bit.vhd:34' bound to instance 'sum_bit2' of component 'add_bit' [/home/jdalvarado/sum4b/sum4b.srcs/sources_1/new/sum4b.vhd:72]
INFO: [Synth 8-3491] module 'add_bit' declared at '/home/jdalvarado/sum4b/sum4b.srcs/sources_1/imports/new/add_bit.vhd:34' bound to instance 'sum_bit3' of component 'add_bit' [/home/jdalvarado/sum4b/sum4b.srcs/sources_1/new/sum4b.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'sum4b' (2#1) [/home/jdalvarado/sum4b/sum4b.srcs/sources_1/new/sum4b.vhd:42]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1782.203 ; gain = 277.336 ; free physical = 1602 ; free virtual = 6211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1785.172 ; gain = 280.305 ; free physical = 1599 ; free virtual = 6208
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1793.176 ; gain = 288.309 ; free physical = 1599 ; free virtual = 6208
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1802.082 ; gain = 297.215 ; free physical = 1597 ; free virtual = 6206
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module add_bit 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1939.496 ; gain = 434.629 ; free physical = 1390 ; free virtual = 5986
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1939.496 ; gain = 434.629 ; free physical = 1388 ; free virtual = 5984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1939.496 ; gain = 434.629 ; free physical = 1388 ; free virtual = 5984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1939.496 ; gain = 434.629 ; free physical = 1407 ; free virtual = 6005
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1939.496 ; gain = 434.629 ; free physical = 1407 ; free virtual = 6005
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1939.496 ; gain = 434.629 ; free physical = 1407 ; free virtual = 6005
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1939.496 ; gain = 434.629 ; free physical = 1407 ; free virtual = 6005
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1939.496 ; gain = 434.629 ; free physical = 1407 ; free virtual = 6005
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1939.496 ; gain = 434.629 ; free physical = 1407 ; free virtual = 6005
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     2|
|2     |LUT5 |     4|
|3     |IBUF |     9|
|4     |OBUF |     5|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    20|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1939.496 ; gain = 434.629 ; free physical = 1407 ; free virtual = 6005
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1939.496 ; gain = 434.629 ; free physical = 1409 ; free virtual = 6007
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1939.504 ; gain = 434.629 ; free physical = 1409 ; free virtual = 6007
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1945.434 ; gain = 0.000 ; free physical = 1471 ; free virtual = 6070
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2078.117 ; gain = 0.000 ; free physical = 1388 ; free virtual = 5987
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2078.117 ; gain = 577.320 ; free physical = 1515 ; free virtual = 6114
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2078.117 ; gain = 0.000 ; free physical = 1515 ; free virtual = 6114
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/jdalvarado/sum4b/sum4b.runs/synth_1/sum4b.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sum4b_utilization_synth.rpt -pb sum4b_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep  8 21:27:09 2021...
