{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1641277698206 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641277698215 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 04 14:28:18 2022 " "Processing started: Tue Jan 04 14:28:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641277698215 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277698215 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277698215 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1641277699632 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1641277699632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "music.sv 1 1 " "Found 1 design units, including 1 entities, in source file music.sv" { { "Info" "ISGN_ENTITY_NAME" "1 music " "Found entity 1: music" {  } { { "music.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/music.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277708357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file audio_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audio_interface-Behavorial " "Found design unit 1: audio_interface-Behavorial" {  } { { "audio_interface.vhd" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/audio_interface.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708710 ""} { "Info" "ISGN_ENTITY_NAME" "1 audio_interface " "Found entity 1: audio_interface" {  } { { "audio_interface.vhd" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/audio_interface.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277708710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio.sv 1 1 " "Found 1 design units, including 1 entities, in source file audio.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio " "Found entity 1: audio" {  } { { "audio.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/audio.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277708717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpi_io_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpi_io_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hpi_io_intf " "Found entity 1: hpi_io_intf" {  } { { "hpi_io_intf.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/hpi_io_intf.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277708722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277708731 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "lab8.sv(274) " "Verilog HDL Module Instantiation warning at lab8.sv(274): ignored dangling comma in List of Port Connections" {  } { { "lab8.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 274 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1641277708735 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "lab8.sv(281) " "Verilog HDL Module Instantiation warning at lab8.sv(281): ignored dangling comma in List of Port Connections" {  } { { "lab8.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 281 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1641277708736 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 lab8.sv(371) " "Verilog HDL Expression warning at lab8.sv(371): truncated literal to match 4 bits" {  } { { "lab8.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 371 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1641277708736 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDR ledr lab8.sv(5) " "Verilog HDL Declaration information at lab8.sv(5): object \"LEDR\" differs only in case from object \"ledr\" in the same scope" {  } { { "lab8.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641277708736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8 " "Found entity 1: lab8" {  } { { "lab8.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277708738 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1641277708742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277708744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/Color_Mapper.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277708750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk " "Found entity 1: vga_clk" {  } { { "vga_clk.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/vga_clk.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277708756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/lab7_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/lab7_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc " "Found entity 1: lab7_soc" {  } { { "lab7_soc/synthesis/lab7_soc.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/lab7_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277708762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab7_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277708766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab7_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277708771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_irq_mapper " "Found entity 1: lab7_soc_irq_mapper" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_irq_mapper.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277708775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0 " "Found entity 1: lab7_soc_mm_interconnect_0" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277708788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab7_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277708793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277708797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277708802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "lab7_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277708807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "lab7_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277708811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "lab7_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277708815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: lab7_soc_mm_interconnect_0_rsp_mux_001" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277708820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708825 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277708825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_rsp_mux " "Found entity 1: lab7_soc_mm_interconnect_0_rsp_mux" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277708830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_rsp_demux_001 " "Found entity 1: lab7_soc_mm_interconnect_0_rsp_demux_001" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux_001.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277708835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_rsp_demux " "Found entity 1: lab7_soc_mm_interconnect_0_rsp_demux" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277708840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_cmd_mux_001 " "Found entity 1: lab7_soc_mm_interconnect_0_cmd_mux_001" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277708844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_cmd_mux " "Found entity 1: lab7_soc_mm_interconnect_0_cmd_mux" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277708849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: lab7_soc_mm_interconnect_0_cmd_demux_001" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277708853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_cmd_demux " "Found entity 1: lab7_soc_mm_interconnect_0_cmd_demux" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277708859 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab7_soc_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641277708862 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab7_soc_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641277708862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_router_003_default_decode " "Found entity 1: lab7_soc_mm_interconnect_0_router_003_default_decode" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708864 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab7_soc_mm_interconnect_0_router_003 " "Found entity 2: lab7_soc_mm_interconnect_0_router_003" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277708864 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab7_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641277708867 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab7_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641277708868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab7_soc_mm_interconnect_0_router_002_default_decode" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708871 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab7_soc_mm_interconnect_0_router_002 " "Found entity 2: lab7_soc_mm_interconnect_0_router_002" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277708871 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab7_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641277708874 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab7_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641277708874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: lab7_soc_mm_interconnect_0_router_001_default_decode" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708876 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab7_soc_mm_interconnect_0_router_001 " "Found entity 2: lab7_soc_mm_interconnect_0_router_001" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277708876 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab7_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641277708879 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab7_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab7_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641277708880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_router_default_decode " "Found entity 1: lab7_soc_mm_interconnect_0_router_default_decode" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708882 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab7_soc_mm_interconnect_0_router " "Found entity 2: lab7_soc_mm_interconnect_0_router" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277708882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277708889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab7_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277708894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab7_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277708900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab7_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277708905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab7_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277708910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab7_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277708915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_sysid_qsys_0 " "Found entity 1: lab7_soc_sysid_qsys_0" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sysid_qsys_0.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277708921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_sdram_pll_dffpipe_l2c " "Found entity 1: lab7_soc_sdram_pll_dffpipe_l2c" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708930 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab7_soc_sdram_pll_stdsync_sv6 " "Found entity 2: lab7_soc_sdram_pll_stdsync_sv6" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708930 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab7_soc_sdram_pll_altpll_lqa2 " "Found entity 3: lab7_soc_sdram_pll_altpll_lqa2" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708930 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab7_soc_sdram_pll " "Found entity 4: lab7_soc_sdram_pll" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277708930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_sdram_input_efifo_module " "Found entity 1: lab7_soc_sdram_input_efifo_module" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708939 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab7_soc_sdram " "Found entity 2: lab7_soc_sdram" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277708939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_otg_hpi_data.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_otg_hpi_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_otg_hpi_data " "Found entity 1: lab7_soc_otg_hpi_data" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_otg_hpi_data.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_otg_hpi_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277708945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_otg_hpi_cs.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_otg_hpi_cs.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_otg_hpi_cs " "Found entity 1: lab7_soc_otg_hpi_cs" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_otg_hpi_cs.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_otg_hpi_cs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277708952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_otg_hpi_address.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_otg_hpi_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_otg_hpi_address " "Found entity 1: lab7_soc_otg_hpi_address" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_otg_hpi_address.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_otg_hpi_address.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277708958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_onchip_memory2_0 " "Found entity 1: lab7_soc_onchip_memory2_0" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277708966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_nios2_gen2_0 " "Found entity 1: lab7_soc_nios2_gen2_0" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277708971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277708971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: lab7_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709013 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab7_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: lab7_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709013 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709013 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab7_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: lab7_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709013 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab7_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: lab7_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709013 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709013 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab7_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: lab7_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709013 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab7_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: lab7_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709013 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709013 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab7_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab7_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709013 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709013 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709013 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709013 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab7_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: lab7_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709013 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab7_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: lab7_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709013 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab7_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: lab7_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709013 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709013 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709013 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab7_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: lab7_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709013 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab7_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: lab7_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709013 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab7_soc_nios2_gen2_0_cpu " "Found entity 21: lab7_soc_nios2_gen2_0_cpu" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277709013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277709020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: lab7_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277709027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277709034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: lab7_soc_nios2_gen2_0_cpu_test_bench" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277709041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_keycode " "Found entity 1: lab7_soc_keycode" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_keycode.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277709049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: lab7_soc_jtag_uart_0_sim_scfifo_w" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709063 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab7_soc_jtag_uart_0_scfifo_w " "Found entity 2: lab7_soc_jtag_uart_0_scfifo_w" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709063 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab7_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: lab7_soc_jtag_uart_0_sim_scfifo_r" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709063 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab7_soc_jtag_uart_0_scfifo_r " "Found entity 4: lab7_soc_jtag_uart_0_scfifo_r" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709063 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab7_soc_jtag_uart_0 " "Found entity 5: lab7_soc_jtag_uart_0" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277709063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trees.sv 2 2 " "Found 2 design units, including 2 entities, in source file trees.sv" { { "Info" "ISGN_ENTITY_NAME" "1 treeAddress " "Found entity 1: treeAddress" {  } { { "trees.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/trees.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709074 ""} { "Info" "ISGN_ENTITY_NAME" "2 treeRAM " "Found entity 2: treeRAM" {  } { { "trees.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/trees.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277709074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mountains.sv 2 2 " "Found 2 design units, including 2 entities, in source file mountains.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mountainAddress " "Found entity 1: mountainAddress" {  } { { "mountains.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/mountains.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709086 ""} { "Info" "ISGN_ENTITY_NAME" "2 mountainRAM " "Found entity 2: mountainRAM" {  } { { "mountains.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/mountains.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277709086 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DistX distX characters.sv(487) " "Verilog HDL Declaration information at characters.sv(487): object \"DistX\" differs only in case from object \"distX\" in the same scope" {  } { { "characters.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/characters.sv" 487 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641277709091 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DistY distY characters.sv(487) " "Verilog HDL Declaration information at characters.sv(487): object \"DistY\" differs only in case from object \"distY\" in the same scope" {  } { { "characters.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/characters.sv" 487 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1641277709092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "characters.sv 3 3 " "Found 3 design units, including 3 entities, in source file characters.sv" { { "Info" "ISGN_ENTITY_NAME" "1 characterAddress " "Found entity 1: characterAddress" {  } { { "characters.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/characters.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709103 ""} { "Info" "ISGN_ENTITY_NAME" "2 characterRAM " "Found entity 2: characterRAM" {  } { { "characters.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/characters.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709103 ""} { "Info" "ISGN_ENTITY_NAME" "3 character " "Found entity 3: character" {  } { { "characters.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/characters.sv" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277709103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cursor.sv 3 3 " "Found 3 design units, including 3 entities, in source file cursor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cursorAddress " "Found entity 1: cursorAddress" {  } { { "cursor.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/cursor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709118 ""} { "Info" "ISGN_ENTITY_NAME" "2 cursorRAM " "Found entity 2: cursorRAM" {  } { { "cursor.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/cursor.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709118 ""} { "Info" "ISGN_ENTITY_NAME" "3 cursor " "Found entity 3: cursor" {  } { { "cursor.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/cursor.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277709118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocks.sv 5 5 " "Found 5 design units, including 5 entities, in source file blocks.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockAddress " "Found entity 1: blockAddress" {  } { { "blocks.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/blocks.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709140 ""} { "Info" "ISGN_ENTITY_NAME" "2 blockRAM " "Found entity 2: blockRAM" {  } { { "blocks.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/blocks.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709140 ""} { "Info" "ISGN_ENTITY_NAME" "3 blockRegAddress " "Found entity 3: blockRegAddress" {  } { { "blocks.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/blocks.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709140 ""} { "Info" "ISGN_ENTITY_NAME" "4 blockReg " "Found entity 4: blockReg" {  } { { "blocks.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/blocks.sv" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709140 ""} { "Info" "ISGN_ENTITY_NAME" "5 block " "Found entity 5: block" {  } { { "blocks.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/blocks.sv" 247 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277709140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "judge.sv 1 1 " "Found 1 design units, including 1 entities, in source file judge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 judge " "Found entity 1: judge" {  } { { "judge.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/judge.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277709148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cover.sv 3 3 " "Found 3 design units, including 3 entities, in source file cover.sv" { { "Info" "ISGN_ENTITY_NAME" "1 coverAddress " "Found entity 1: coverAddress" {  } { { "cover.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/cover.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709162 ""} { "Info" "ISGN_ENTITY_NAME" "2 coverRAM " "Found entity 2: coverRAM" {  } { { "cover.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/cover.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709162 ""} { "Info" "ISGN_ENTITY_NAME" "3 coverpage " "Found entity 3: coverpage" {  } { { "cover.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/cover.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277709162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clouds.sv 2 2 " "Found 2 design units, including 2 entities, in source file clouds.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cloudAddress " "Found entity 1: cloudAddress" {  } { { "clouds.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/clouds.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709173 ""} { "Info" "ISGN_ENTITY_NAME" "2 cloudRAM " "Found entity 2: cloudRAM" {  } { { "clouds.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/clouds.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277709173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bar.sv 5 5 " "Found 5 design units, including 5 entities, in source file bar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bar " "Found entity 1: bar" {  } { { "bar.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/bar.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709195 ""} { "Info" "ISGN_ENTITY_NAME" "2 barAddress " "Found entity 2: barAddress" {  } { { "bar.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/bar.sv" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709195 ""} { "Info" "ISGN_ENTITY_NAME" "3 barRAM " "Found entity 3: barRAM" {  } { { "bar.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/bar.sv" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709195 ""} { "Info" "ISGN_ENTITY_NAME" "4 itembar0 " "Found entity 4: itembar0" {  } { { "bar.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/bar.sv" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709195 ""} { "Info" "ISGN_ENTITY_NAME" "5 itembar1 " "Found entity 5: itembar1" {  } { { "bar.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/bar.sv" 175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277709195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dirt.sv 3 3 " "Found 3 design units, including 3 entities, in source file dirt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dirtAddress " "Found entity 1: dirtAddress" {  } { { "dirt.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/dirt.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709209 ""} { "Info" "ISGN_ENTITY_NAME" "2 dirtRAM " "Found entity 2: dirtRAM" {  } { { "dirt.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/dirt.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709209 ""} { "Info" "ISGN_ENTITY_NAME" "3 dirt " "Found entity 3: dirt" {  } { { "dirt.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/dirt.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277709209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stone.sv 3 3 " "Found 3 design units, including 3 entities, in source file stone.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stoneAddress " "Found entity 1: stoneAddress" {  } { { "stone.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/stone.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709224 ""} { "Info" "ISGN_ENTITY_NAME" "2 stoneRAM " "Found entity 2: stoneRAM" {  } { { "stone.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/stone.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709224 ""} { "Info" "ISGN_ENTITY_NAME" "3 stone " "Found entity 3: stone" {  } { { "stone.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/stone.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277709224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277709224 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab7_soc_sdram.v(318) " "Verilog HDL or VHDL warning at lab7_soc_sdram.v(318): conditional expression evaluates to a constant" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1641277709253 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab7_soc_sdram.v(328) " "Verilog HDL or VHDL warning at lab7_soc_sdram.v(328): conditional expression evaluates to a constant" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1641277709253 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab7_soc_sdram.v(338) " "Verilog HDL or VHDL warning at lab7_soc_sdram.v(338): conditional expression evaluates to a constant" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1641277709253 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab7_soc_sdram.v(682) " "Verilog HDL or VHDL warning at lab7_soc_sdram.v(682): conditional expression evaluates to a constant" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1641277709254 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab8 " "Elaborating entity \"lab8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1641277709762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hpi_io_intf hpi_io_intf:hpi_io_inst " "Elaborating entity \"hpi_io_intf\" for hierarchy \"hpi_io_intf:hpi_io_inst\"" {  } { { "lab8.sv" "hpi_io_inst" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277709842 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "from_sw_data_out_buffer hpi_io_intf.sv(14) " "Verilog HDL or VHDL warning at hpi_io_intf.sv(14): object \"from_sw_data_out_buffer\" assigned a value but never read" {  } { { "hpi_io_intf.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/hpi_io_intf.sv" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1641277709842 "|lab8|hpi_io_intf:hpi_io_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc lab7_soc:nios_system " "Elaborating entity \"lab7_soc\" for hierarchy \"lab7_soc:nios_system\"" {  } { { "lab8.sv" "nios_system" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277709852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_jtag_uart_0 lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"lab7_soc_jtag_uart_0\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\"" {  } { { "lab7_soc/synthesis/lab7_soc.v" "jtag_uart_0" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/lab7_soc.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277709888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_jtag_uart_0_scfifo_w lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w " "Elaborating entity \"lab7_soc_jtag_uart_0_scfifo_w\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "the_lab7_soc_jtag_uart_0_scfifo_w" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277709903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "wfifo" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277710162 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277710169 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277710169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277710169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277710169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277710169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277710169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277710169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277710169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277710169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277710169 ""}  } { { "lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641277710169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277710242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277710242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277710247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277710286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277710286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/intelFPGA_lite/final/zt/Feppagia/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277710293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277710330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277710330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/intelFPGA_lite/final/zt/Feppagia/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277710340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277710401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277710401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/intelFPGA_lite/final/zt/Feppagia/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277710414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277710482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277710482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/intelFPGA_lite/final/zt/Feppagia/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277710492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277710556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277710556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_w:the_lab7_soc_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/intelFPGA_lite/final/zt/Feppagia/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277710565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_jtag_uart_0_scfifo_r lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_r:the_lab7_soc_jtag_uart_0_scfifo_r " "Elaborating entity \"lab7_soc_jtag_uart_0_scfifo_r\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|lab7_soc_jtag_uart_0_scfifo_r:the_lab7_soc_jtag_uart_0_scfifo_r\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "the_lab7_soc_jtag_uart_0_scfifo_r" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277710614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "lab7_soc_jtag_uart_0_alt_jtag_atlantic" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277710971 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277711003 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277711003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277711003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277711003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277711003 ""}  } { { "lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641277711003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/intelfpga_lite/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277711125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lab7_soc_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277711269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_keycode lab7_soc:nios_system\|lab7_soc_keycode:keycode " "Elaborating entity \"lab7_soc_keycode\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_keycode:keycode\"" {  } { { "lab7_soc/synthesis/lab7_soc.v" "keycode" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/lab7_soc.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277711317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0 lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"lab7_soc_nios2_gen2_0\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\"" {  } { { "lab7_soc/synthesis/lab7_soc.v" "nios2_gen2_0" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/lab7_soc.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277711336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0.v" "cpu" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277711350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_test_bench lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_test_bench:the_lab7_soc_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_test_bench\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_test_bench:the_lab7_soc_nios2_gen2_0_cpu_test_bench\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_test_bench" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 3546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277711433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_register_bank_a_module lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "lab7_soc_nios2_gen2_0_cpu_register_bank_a" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 4063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277711451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277711620 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277711632 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277711632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277711632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277711632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277711632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277711632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277711632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277711632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277711632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277711632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277711632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277711632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277711632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277711632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277711632 ""}  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641277711632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277711718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277711718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277711722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_register_bank_b_module lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "lab7_soc_nios2_gen2_0_cpu_register_bank_b" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 4081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277711778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_oci" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 4577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277711842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277711868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277711928 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277711935 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277711936 ""}  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641277711936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_break lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277711947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_xbrk lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_xbrk:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277711988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277712000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_itrace lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_itrace:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277712013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277712025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_td_mode lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab7_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_dtrace\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_td_mode:lab7_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277712069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277712081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277712111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277712123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277712133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_pib lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_pib:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_pib" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277712145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_oci_im lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_oci_im:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_im" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277712156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277712171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_nios2_ocimem lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277712185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277712220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277712240 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277712250 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277712250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277712250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277712250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277712250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277712250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277712250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277712250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277712250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277712250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277712250 ""}  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641277712250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277712340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277712340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem\|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277712345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277712394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_debug_slave_tck lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277712408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277712462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "lab7_soc_nios2_gen2_0_cpu_debug_slave_phy" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277712564 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277712572 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277712572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277712572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277712572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277712572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277712572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277712572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277712572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277712572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277712572 ""}  } { { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641277712572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/intelfpga_lite/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277712583 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/intelfpga_lite/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277712593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/intelfpga_lite/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277712608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_nios2_gen2_0:nios2_gen2_0\|lab7_soc_nios2_gen2_0_cpu:cpu\|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci\|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab7_soc_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277712634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_onchip_memory2_0 lab7_soc:nios_system\|lab7_soc_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"lab7_soc_onchip_memory2_0\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_onchip_memory2_0:onchip_memory2_0\"" {  } { { "lab7_soc/synthesis/lab7_soc.v" "onchip_memory2_0" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/lab7_soc.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277712666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab7_soc:nios_system\|lab7_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v" "the_altsyncram" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277712686 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab7_soc:nios_system\|lab7_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab7_soc:nios_system\|lab7_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277712697 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab7_soc:nios_system\|lab7_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab7_soc:nios_system\|lab7_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277712697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab7_soc_onchip_memory2_0.hex " "Parameter \"init_file\" = \"lab7_soc_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277712697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277712697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277712697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277712697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277712697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277712697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277712697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277712697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277712697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277712697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277712697 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277712697 ""}  } { { "lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641277712697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rqg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rqg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rqg1 " "Found entity 1: altsyncram_rqg1" {  } { { "db/altsyncram_rqg1.tdf" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/db/altsyncram_rqg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277712786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277712786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rqg1 lab7_soc:nios_system\|lab7_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_rqg1:auto_generated " "Elaborating entity \"altsyncram_rqg1\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_rqg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277712791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_otg_hpi_address lab7_soc:nios_system\|lab7_soc_otg_hpi_address:otg_hpi_address " "Elaborating entity \"lab7_soc_otg_hpi_address\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_otg_hpi_address:otg_hpi_address\"" {  } { { "lab7_soc/synthesis/lab7_soc.v" "otg_hpi_address" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/lab7_soc.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277713194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_otg_hpi_cs lab7_soc:nios_system\|lab7_soc_otg_hpi_cs:otg_hpi_cs " "Elaborating entity \"lab7_soc_otg_hpi_cs\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_otg_hpi_cs:otg_hpi_cs\"" {  } { { "lab7_soc/synthesis/lab7_soc.v" "otg_hpi_cs" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/lab7_soc.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277713215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_otg_hpi_data lab7_soc:nios_system\|lab7_soc_otg_hpi_data:otg_hpi_data " "Elaborating entity \"lab7_soc_otg_hpi_data\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_otg_hpi_data:otg_hpi_data\"" {  } { { "lab7_soc/synthesis/lab7_soc.v" "otg_hpi_data" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/lab7_soc.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277713227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_sdram lab7_soc:nios_system\|lab7_soc_sdram:sdram " "Elaborating entity \"lab7_soc_sdram\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_sdram:sdram\"" {  } { { "lab7_soc/synthesis/lab7_soc.v" "sdram" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/lab7_soc.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277713256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_sdram_input_efifo_module lab7_soc:nios_system\|lab7_soc_sdram:sdram\|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module " "Elaborating entity \"lab7_soc_sdram_input_efifo_module\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_sdram:sdram\|lab7_soc_sdram_input_efifo_module:the_lab7_soc_sdram_input_efifo_module\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram.v" "the_lab7_soc_sdram_input_efifo_module" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277713333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_sdram_pll lab7_soc:nios_system\|lab7_soc_sdram_pll:sdram_pll " "Elaborating entity \"lab7_soc_sdram_pll\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_sdram_pll:sdram_pll\"" {  } { { "lab7_soc/synthesis/lab7_soc.v" "sdram_pll" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/lab7_soc.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277713354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_sdram_pll_stdsync_sv6 lab7_soc:nios_system\|lab7_soc_sdram_pll:sdram_pll\|lab7_soc_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"lab7_soc_sdram_pll_stdsync_sv6\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_sdram_pll:sdram_pll\|lab7_soc_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" "stdsync2" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277713368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_sdram_pll_dffpipe_l2c lab7_soc:nios_system\|lab7_soc_sdram_pll:sdram_pll\|lab7_soc_sdram_pll_stdsync_sv6:stdsync2\|lab7_soc_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"lab7_soc_sdram_pll_dffpipe_l2c\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_sdram_pll:sdram_pll\|lab7_soc_sdram_pll_stdsync_sv6:stdsync2\|lab7_soc_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" "dffpipe3" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277713379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_sdram_pll_altpll_lqa2 lab7_soc:nios_system\|lab7_soc_sdram_pll:sdram_pll\|lab7_soc_sdram_pll_altpll_lqa2:sd1 " "Elaborating entity \"lab7_soc_sdram_pll_altpll_lqa2\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_sdram_pll:sdram_pll\|lab7_soc_sdram_pll_altpll_lqa2:sd1\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" "sd1" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277713392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_sysid_qsys_0 lab7_soc:nios_system\|lab7_soc_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"lab7_soc_sysid_qsys_0\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_sysid_qsys_0:sysid_qsys_0\"" {  } { { "lab7_soc/synthesis/lab7_soc.v" "sysid_qsys_0" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/lab7_soc.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277713405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0 lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab7_soc_mm_interconnect_0\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\"" {  } { { "lab7_soc/synthesis/lab7_soc.v" "mm_interconnect_0" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/lab7_soc.v" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277713417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 1107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277713767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 1167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277713784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 1231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277713805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 1295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277713824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 1359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277713843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 1423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277713861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 1487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277713880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "sdram_s1_translator" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 1551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277713898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "keycode_s1_translator" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 1615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277713916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 2144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277713974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 2225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277713992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 2309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277714007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab7_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277714027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 2350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277714046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 2975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277714150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 3016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277714228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_router lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router:router " "Elaborating entity \"lab7_soc_mm_interconnect_0_router\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router:router\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "router" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 4032 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277714374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_router_default_decode lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router:router\|lab7_soc_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lab7_soc_mm_interconnect_0_router_default_decode\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router:router\|lab7_soc_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277714405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_router_001 lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"lab7_soc_mm_interconnect_0_router_001\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router_001:router_001\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "router_001" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 4048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277714417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_router_001_default_decode lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router_001:router_001\|lab7_soc_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"lab7_soc_mm_interconnect_0_router_001_default_decode\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router_001:router_001\|lab7_soc_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_001.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277714443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_router_002 lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lab7_soc_mm_interconnect_0_router_002\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router_002:router_002\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "router_002" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 4064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277714455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_router_002_default_decode lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router_002:router_002\|lab7_soc_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lab7_soc_mm_interconnect_0_router_002_default_decode\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router_002:router_002\|lab7_soc_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277714470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_router_003 lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"lab7_soc_mm_interconnect_0_router_003\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router_003:router_003\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "router_003" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 4080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277714481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_router_003_default_decode lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router_003:router_003\|lab7_soc_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"lab7_soc_mm_interconnect_0_router_003_default_decode\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_router_003:router_003\|lab7_soc_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277714495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_cmd_demux lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lab7_soc_mm_interconnect_0_cmd_demux\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "cmd_demux" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 4367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277714621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_cmd_demux_001 lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"lab7_soc_mm_interconnect_0_cmd_demux_001\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 4408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277714649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_cmd_mux lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lab7_soc_mm_interconnect_0_cmd_mux\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "cmd_mux" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 4425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277714665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_cmd_mux_001 lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"lab7_soc_mm_interconnect_0_cmd_mux_001\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 4448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277714676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277714693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277714704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_rsp_demux lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lab7_soc_mm_interconnect_0_rsp_demux\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "rsp_demux" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 4693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277714815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_rsp_demux_001 lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"lab7_soc_mm_interconnect_0_rsp_demux_001\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "rsp_demux_001" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 4716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277714829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_rsp_mux lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lab7_soc_mm_interconnect_0_rsp_mux\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "rsp_mux" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 5039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277714898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277714953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277714964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_rsp_mux_001 lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"lab7_soc_mm_interconnect_0_rsp_mux_001\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 5080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277714976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux_001.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277715003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277715012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "crosser" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 5114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277715023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277715038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "lab7_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277715081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_avalon_st_adapter lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lab7_soc_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 5245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277715153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|lab7_soc_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277715164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab7_soc_irq_mapper lab7_soc:nios_system\|lab7_soc_irq_mapper:irq_mapper " "Elaborating entity \"lab7_soc_irq_mapper\" for hierarchy \"lab7_soc:nios_system\|lab7_soc_irq_mapper:irq_mapper\"" {  } { { "lab7_soc/synthesis/lab7_soc.v" "irq_mapper" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/lab7_soc.v" 431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277715283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab7_soc:nios_system\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab7_soc:nios_system\|altera_reset_controller:rst_controller\"" {  } { { "lab7_soc/synthesis/lab7_soc.v" "rst_controller" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/lab7_soc.v" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277715292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab7_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab7_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "lab7_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277715304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab7_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab7_soc:nios_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "lab7_soc/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277715313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab7_soc:nios_system\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab7_soc:nios_system\|altera_reset_controller:rst_controller_001\"" {  } { { "lab7_soc/synthesis/lab7_soc.v" "rst_controller_001" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/lab7_soc.v" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277715322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab7_soc:nios_system\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab7_soc:nios_system\|altera_reset_controller:rst_controller_002\"" {  } { { "lab7_soc/synthesis/lab7_soc.v" "rst_controller_002" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/lab7_soc.v" 620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277715342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk vga_clk:vga_clk_instance " "Elaborating entity \"vga_clk\" for hierarchy \"vga_clk:vga_clk_instance\"" {  } { { "lab8.sv" "vga_clk_instance" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277715363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "vga_clk.v" "altpll_component" { Text "D:/intelFPGA_lite/final/zt/Feppagia/vga_clk.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277715483 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "vga_clk.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/vga_clk.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277715495 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_clk:vga_clk_instance\|altpll:altpll_component " "Instantiated megafunction \"vga_clk:vga_clk_instance\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277715495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277715495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277715495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277715495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277715495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277715495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277715495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277715495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277715495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277715495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277715495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277715495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277715495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277715495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277715495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277715495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277715495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277715495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277715495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277715495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277715495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277715495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277715495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277715495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277715495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277715495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277715495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277715495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277715495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277715495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277715495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277715495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277715495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277715495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277715495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277715495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277715495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277715495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277715495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277715495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277715495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277715495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277715495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277715495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277715495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277715495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277715495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277715495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277715495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277715495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277715495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277715495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277715495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641277715495 ""}  } { { "vga_clk.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/vga_clk.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641277715495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk_altpll " "Found entity 1: vga_clk_altpll" {  } { { "db/vga_clk_altpll.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/db/vga_clk_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277715577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277715577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk_altpll vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated " "Elaborating entity \"vga_clk_altpll\" for hierarchy \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277715582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:vga_controller_instance " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:vga_controller_instance\"" {  } { { "lab8.sv" "vga_controller_instance" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277715612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "character character:character_instance " "Elaborating entity \"character\" for hierarchy \"character:character_instance\"" {  } { { "lab8.sv" "character_instance" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277715621 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 characters.sv(419) " "Verilog HDL assignment warning at characters.sv(419): truncated value with size 32 to match size of target (10)" {  } { { "characters.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/characters.sv" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641277715625 "|lab8|character:character_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 characters.sv(425) " "Verilog HDL assignment warning at characters.sv(425): truncated value with size 32 to match size of target (10)" {  } { { "characters.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/characters.sv" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641277715626 "|lab8|character:character_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 characters.sv(431) " "Verilog HDL assignment warning at characters.sv(431): truncated value with size 32 to match size of target (10)" {  } { { "characters.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/characters.sv" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641277715626 "|lab8|character:character_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 characters.sv(437) " "Verilog HDL assignment warning at characters.sv(437): truncated value with size 32 to match size of target (10)" {  } { { "characters.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/characters.sv" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641277715626 "|lab8|character:character_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 characters.sv(450) " "Verilog HDL assignment warning at characters.sv(450): truncated value with size 32 to match size of target (10)" {  } { { "characters.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/characters.sv" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641277715627 "|lab8|character:character_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 characters.sv(460) " "Verilog HDL assignment warning at characters.sv(460): truncated value with size 32 to match size of target (10)" {  } { { "characters.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/characters.sv" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641277715627 "|lab8|character:character_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 characters.sv(470) " "Verilog HDL assignment warning at characters.sv(470): truncated value with size 32 to match size of target (10)" {  } { { "characters.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/characters.sv" 470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641277715627 "|lab8|character:character_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 characters.sv(480) " "Verilog HDL assignment warning at characters.sv(480): truncated value with size 32 to match size of target (10)" {  } { { "characters.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/characters.sv" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641277715628 "|lab8|character:character_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "characterAddress character:character_instance\|characterAddress:character_address " "Elaborating entity \"characterAddress\" for hierarchy \"character:character_instance\|characterAddress:character_address\"" {  } { { "characters.sv" "character_address" { Text "D:/intelFPGA_lite/final/zt/Feppagia/characters.sv" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277715671 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 characters.sv(7) " "Verilog HDL assignment warning at characters.sv(7): truncated value with size 32 to match size of target (15)" {  } { { "characters.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/characters.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641277715671 "|lab8|character:character_instance|characterAddress:character_address"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "characterRAM character:character_instance\|characterRAM:character_ram " "Elaborating entity \"characterRAM\" for hierarchy \"character:character_instance\|characterRAM:character_ram\"" {  } { { "characters.sv" "character_ram" { Text "D:/intelFPGA_lite/final/zt/Feppagia/characters.sv" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277715703 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "characters.sv(53) " "Verilog HDL Case Statement warning at characters.sv(53): can't check case statement for completeness because the case expression has too many possible states" {  } { { "characters.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/characters.sv" 53 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1641277715765 "|lab8|character:character_instance|characterRAM:character_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_left_still.data_a 0 characters.sv(34) " "Net \"mem_left_still.data_a\" at characters.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "characters.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/characters.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277715782 "|lab8|character:character_instance|characterRAM:character_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_left_still.waddr_a 0 characters.sv(34) " "Net \"mem_left_still.waddr_a\" at characters.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "characters.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/characters.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277715782 "|lab8|character:character_instance|characterRAM:character_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_left_1.data_a 0 characters.sv(35) " "Net \"mem_left_1.data_a\" at characters.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "characters.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/characters.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277715782 "|lab8|character:character_instance|characterRAM:character_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_left_1.waddr_a 0 characters.sv(35) " "Net \"mem_left_1.waddr_a\" at characters.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "characters.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/characters.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277715782 "|lab8|character:character_instance|characterRAM:character_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_left_2.data_a 0 characters.sv(36) " "Net \"mem_left_2.data_a\" at characters.sv(36) has no driver or initial value, using a default initial value '0'" {  } { { "characters.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/characters.sv" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277715782 "|lab8|character:character_instance|characterRAM:character_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_left_2.waddr_a 0 characters.sv(36) " "Net \"mem_left_2.waddr_a\" at characters.sv(36) has no driver or initial value, using a default initial value '0'" {  } { { "characters.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/characters.sv" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277715782 "|lab8|character:character_instance|characterRAM:character_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_right_still.data_a 0 characters.sv(37) " "Net \"mem_right_still.data_a\" at characters.sv(37) has no driver or initial value, using a default initial value '0'" {  } { { "characters.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/characters.sv" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277715783 "|lab8|character:character_instance|characterRAM:character_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_right_still.waddr_a 0 characters.sv(37) " "Net \"mem_right_still.waddr_a\" at characters.sv(37) has no driver or initial value, using a default initial value '0'" {  } { { "characters.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/characters.sv" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277715783 "|lab8|character:character_instance|characterRAM:character_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_right_1.data_a 0 characters.sv(38) " "Net \"mem_right_1.data_a\" at characters.sv(38) has no driver or initial value, using a default initial value '0'" {  } { { "characters.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/characters.sv" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277715783 "|lab8|character:character_instance|characterRAM:character_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_right_1.waddr_a 0 characters.sv(38) " "Net \"mem_right_1.waddr_a\" at characters.sv(38) has no driver or initial value, using a default initial value '0'" {  } { { "characters.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/characters.sv" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277715783 "|lab8|character:character_instance|characterRAM:character_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_right_2.data_a 0 characters.sv(39) " "Net \"mem_right_2.data_a\" at characters.sv(39) has no driver or initial value, using a default initial value '0'" {  } { { "characters.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/characters.sv" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277715783 "|lab8|character:character_instance|characterRAM:character_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_right_2.waddr_a 0 characters.sv(39) " "Net \"mem_right_2.waddr_a\" at characters.sv(39) has no driver or initial value, using a default initial value '0'" {  } { { "characters.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/characters.sv" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277715783 "|lab8|character:character_instance|characterRAM:character_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_left_still.we_a 0 characters.sv(34) " "Net \"mem_left_still.we_a\" at characters.sv(34) has no driver or initial value, using a default initial value '0'" {  } { { "characters.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/characters.sv" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277715783 "|lab8|character:character_instance|characterRAM:character_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_left_1.we_a 0 characters.sv(35) " "Net \"mem_left_1.we_a\" at characters.sv(35) has no driver or initial value, using a default initial value '0'" {  } { { "characters.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/characters.sv" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277715783 "|lab8|character:character_instance|characterRAM:character_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_left_2.we_a 0 characters.sv(36) " "Net \"mem_left_2.we_a\" at characters.sv(36) has no driver or initial value, using a default initial value '0'" {  } { { "characters.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/characters.sv" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277715783 "|lab8|character:character_instance|characterRAM:character_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_right_still.we_a 0 characters.sv(37) " "Net \"mem_right_still.we_a\" at characters.sv(37) has no driver or initial value, using a default initial value '0'" {  } { { "characters.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/characters.sv" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277715783 "|lab8|character:character_instance|characterRAM:character_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_right_1.we_a 0 characters.sv(38) " "Net \"mem_right_1.we_a\" at characters.sv(38) has no driver or initial value, using a default initial value '0'" {  } { { "characters.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/characters.sv" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277715783 "|lab8|character:character_instance|characterRAM:character_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_right_2.we_a 0 characters.sv(39) " "Net \"mem_right_2.we_a\" at characters.sv(39) has no driver or initial value, using a default initial value '0'" {  } { { "characters.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/characters.sv" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277715783 "|lab8|character:character_instance|characterRAM:character_ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cursor cursor:cursor_instance " "Elaborating entity \"cursor\" for hierarchy \"cursor:cursor_instance\"" {  } { { "lab8.sv" "cursor_instance" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277715850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cursorAddress cursor:cursor_instance\|cursorAddress:cursor_address " "Elaborating entity \"cursorAddress\" for hierarchy \"cursor:cursor_instance\|cursorAddress:cursor_address\"" {  } { { "cursor.sv" "cursor_address" { Text "D:/intelFPGA_lite/final/zt/Feppagia/cursor.sv" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277715869 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 cursor.sv(6) " "Verilog HDL assignment warning at cursor.sv(6): truncated value with size 32 to match size of target (15)" {  } { { "cursor.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/cursor.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641277715869 "|lab8|cursor:cursor_instance|cursorAddress:cursor_address"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cursorRAM cursor:cursor_instance\|cursorRAM:cursor_ram " "Elaborating entity \"cursorRAM\" for hierarchy \"cursor:cursor_instance\|cursorRAM:cursor_ram\"" {  } { { "cursor.sv" "cursor_ram" { Text "D:/intelFPGA_lite/final/zt/Feppagia/cursor.sv" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277715883 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "colors\[15..4\] 0 cursor.sv(14) " "Net \"colors\[15..4\]\" at cursor.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "cursor.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/cursor.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277715886 "|lab8|cursor:cursor_instance|cursorRAM:cursor_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cursor.data_a 0 cursor.sv(21) " "Net \"cursor.data_a\" at cursor.sv(21) has no driver or initial value, using a default initial value '0'" {  } { { "cursor.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/cursor.sv" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277715886 "|lab8|cursor:cursor_instance|cursorRAM:cursor_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cursor.waddr_a 0 cursor.sv(21) " "Net \"cursor.waddr_a\" at cursor.sv(21) has no driver or initial value, using a default initial value '0'" {  } { { "cursor.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/cursor.sv" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277715886 "|lab8|cursor:cursor_instance|cursorRAM:cursor_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cursor.we_a 0 cursor.sv(21) " "Net \"cursor.we_a\" at cursor.sv(21) has no driver or initial value, using a default initial value '0'" {  } { { "cursor.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/cursor.sv" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277715886 "|lab8|cursor:cursor_instance|cursorRAM:cursor_ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block block:block_instance " "Elaborating entity \"block\" for hierarchy \"block:block_instance\"" {  } { { "lab8.sv" "block_instance" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277715904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockRegAddress block:block_instance\|blockRegAddress:blockregaddress1 " "Elaborating entity \"blockRegAddress\" for hierarchy \"block:block_instance\|blockRegAddress:blockregaddress1\"" {  } { { "blocks.sv" "blockregaddress1" { Text "D:/intelFPGA_lite/final/zt/Feppagia/blocks.sv" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277715922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockReg block:block_instance\|blockReg:block_reg " "Elaborating entity \"blockReg\" for hierarchy \"block:block_instance\|blockReg:block_reg\"" {  } { { "blocks.sv" "block_reg" { Text "D:/intelFPGA_lite/final/zt/Feppagia/blocks.sv" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277715954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockAddress block:block_instance\|blockAddress:block_address " "Elaborating entity \"blockAddress\" for hierarchy \"block:block_instance\|blockAddress:block_address\"" {  } { { "blocks.sv" "block_address" { Text "D:/intelFPGA_lite/final/zt/Feppagia/blocks.sv" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277716801 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 blocks.sv(6) " "Verilog HDL assignment warning at blocks.sv(6): truncated value with size 32 to match size of target (15)" {  } { { "blocks.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/blocks.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641277716802 "|lab8|block:block_instance|blockAddress:block_address"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blockRAM block:block_instance\|blockRAM:block_ram " "Elaborating entity \"blockRAM\" for hierarchy \"block:block_instance\|blockRAM:block_ram\"" {  } { { "blocks.sv" "block_ram" { Text "D:/intelFPGA_lite/final/zt/Feppagia/blocks.sv" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277716823 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dirt_colors\[15..5\] 0 blocks.sv(16) " "Net \"dirt_colors\[15..5\]\" at blocks.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "blocks.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/blocks.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277716832 "|lab8|block:block_instance|blockRAM:block_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grass_colors\[15..6\] 0 blocks.sv(23) " "Net \"grass_colors\[15..6\]\" at blocks.sv(23) has no driver or initial value, using a default initial value '0'" {  } { { "blocks.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/blocks.sv" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277716833 "|lab8|block:block_instance|blockRAM:block_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "stone_colors\[15..6\] 0 blocks.sv(31) " "Net \"stone_colors\[15..6\]\" at blocks.sv(31) has no driver or initial value, using a default initial value '0'" {  } { { "blocks.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/blocks.sv" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277716833 "|lab8|block:block_instance|blockRAM:block_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dirt.data_a 0 blocks.sv(39) " "Net \"dirt.data_a\" at blocks.sv(39) has no driver or initial value, using a default initial value '0'" {  } { { "blocks.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/blocks.sv" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277716833 "|lab8|block:block_instance|blockRAM:block_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dirt.waddr_a 0 blocks.sv(39) " "Net \"dirt.waddr_a\" at blocks.sv(39) has no driver or initial value, using a default initial value '0'" {  } { { "blocks.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/blocks.sv" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277716833 "|lab8|block:block_instance|blockRAM:block_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grass.data_a 0 blocks.sv(40) " "Net \"grass.data_a\" at blocks.sv(40) has no driver or initial value, using a default initial value '0'" {  } { { "blocks.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/blocks.sv" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277716833 "|lab8|block:block_instance|blockRAM:block_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grass.waddr_a 0 blocks.sv(40) " "Net \"grass.waddr_a\" at blocks.sv(40) has no driver or initial value, using a default initial value '0'" {  } { { "blocks.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/blocks.sv" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277716833 "|lab8|block:block_instance|blockRAM:block_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "stone.data_a 0 blocks.sv(41) " "Net \"stone.data_a\" at blocks.sv(41) has no driver or initial value, using a default initial value '0'" {  } { { "blocks.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/blocks.sv" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277716833 "|lab8|block:block_instance|blockRAM:block_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "stone.waddr_a 0 blocks.sv(41) " "Net \"stone.waddr_a\" at blocks.sv(41) has no driver or initial value, using a default initial value '0'" {  } { { "blocks.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/blocks.sv" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277716833 "|lab8|block:block_instance|blockRAM:block_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dirt.we_a 0 blocks.sv(39) " "Net \"dirt.we_a\" at blocks.sv(39) has no driver or initial value, using a default initial value '0'" {  } { { "blocks.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/blocks.sv" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277716833 "|lab8|block:block_instance|blockRAM:block_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grass.we_a 0 blocks.sv(40) " "Net \"grass.we_a\" at blocks.sv(40) has no driver or initial value, using a default initial value '0'" {  } { { "blocks.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/blocks.sv" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277716833 "|lab8|block:block_instance|blockRAM:block_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "stone.we_a 0 blocks.sv(41) " "Net \"stone.we_a\" at blocks.sv(41) has no driver or initial value, using a default initial value '0'" {  } { { "blocks.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/blocks.sv" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277716833 "|lab8|block:block_instance|blockRAM:block_ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bar bar:bar_instance " "Elaborating entity \"bar\" for hierarchy \"bar:bar_instance\"" {  } { { "lab8.sv" "bar_instance" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277716868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "itembar0 itembar0:bar0 " "Elaborating entity \"itembar0\" for hierarchy \"itembar0:bar0\"" {  } { { "lab8.sv" "bar0" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277716887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barAddress itembar0:bar0\|barAddress:bar_address " "Elaborating entity \"barAddress\" for hierarchy \"itembar0:bar0\|barAddress:bar_address\"" {  } { { "bar.sv" "bar_address" { Text "D:/intelFPGA_lite/final/zt/Feppagia/bar.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277716900 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 bar.sv(88) " "Verilog HDL assignment warning at bar.sv(88): truncated value with size 32 to match size of target (15)" {  } { { "bar.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/bar.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641277716901 "|lab8|itembar0:bar0|barAddress:bar_address"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barRAM itembar0:bar0\|barRAM:bar_ram " "Elaborating entity \"barRAM\" for hierarchy \"itembar0:bar0\|barRAM:bar_ram\"" {  } { { "bar.sv" "bar_ram" { Text "D:/intelFPGA_lite/final/zt/Feppagia/bar.sv" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277716919 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bar0_colors\[15..2\] 0 bar.sv(98) " "Net \"bar0_colors\[15..2\]\" at bar.sv(98) has no driver or initial value, using a default initial value '0'" {  } { { "bar.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/bar.sv" 98 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277716928 "|lab8|itembar0:bar0|barRAM:bar_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bar1_colors\[15..7\] 0 bar.sv(102) " "Net \"bar1_colors\[15..7\]\" at bar.sv(102) has no driver or initial value, using a default initial value '0'" {  } { { "bar.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/bar.sv" 102 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277716928 "|lab8|itembar0:bar0|barRAM:bar_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bar0.data_a 0 bar.sv(112) " "Net \"bar0.data_a\" at bar.sv(112) has no driver or initial value, using a default initial value '0'" {  } { { "bar.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/bar.sv" 112 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277716928 "|lab8|itembar0:bar0|barRAM:bar_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bar0.waddr_a 0 bar.sv(112) " "Net \"bar0.waddr_a\" at bar.sv(112) has no driver or initial value, using a default initial value '0'" {  } { { "bar.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/bar.sv" 112 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277716928 "|lab8|itembar0:bar0|barRAM:bar_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bar1.data_a 0 bar.sv(113) " "Net \"bar1.data_a\" at bar.sv(113) has no driver or initial value, using a default initial value '0'" {  } { { "bar.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/bar.sv" 113 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277716928 "|lab8|itembar0:bar0|barRAM:bar_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bar1.waddr_a 0 bar.sv(113) " "Net \"bar1.waddr_a\" at bar.sv(113) has no driver or initial value, using a default initial value '0'" {  } { { "bar.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/bar.sv" 113 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277716928 "|lab8|itembar0:bar0|barRAM:bar_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bar0.we_a 0 bar.sv(112) " "Net \"bar0.we_a\" at bar.sv(112) has no driver or initial value, using a default initial value '0'" {  } { { "bar.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/bar.sv" 112 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277716928 "|lab8|itembar0:bar0|barRAM:bar_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bar1.we_a 0 bar.sv(113) " "Net \"bar1.we_a\" at bar.sv(113) has no driver or initial value, using a default initial value '0'" {  } { { "bar.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/bar.sv" 113 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277716928 "|lab8|itembar0:bar0|barRAM:bar_ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "itembar1 itembar1:bar1 " "Elaborating entity \"itembar1\" for hierarchy \"itembar1:bar1\"" {  } { { "lab8.sv" "bar1" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277716956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dirt dirt:dirt_instance " "Elaborating entity \"dirt\" for hierarchy \"dirt:dirt_instance\"" {  } { { "lab8.sv" "dirt_instance" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277716991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dirtAddress dirt:dirt_instance\|dirtAddress:dirt_address " "Elaborating entity \"dirtAddress\" for hierarchy \"dirt:dirt_instance\|dirtAddress:dirt_address\"" {  } { { "dirt.sv" "dirt_address" { Text "D:/intelFPGA_lite/final/zt/Feppagia/dirt.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277717005 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 dirt.sv(6) " "Verilog HDL assignment warning at dirt.sv(6): truncated value with size 32 to match size of target (15)" {  } { { "dirt.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/dirt.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641277717005 "|lab8|dirt:dirt_instance|dirtAddress:dirt_address"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dirtRAM dirt:dirt_instance\|dirtRAM:dirt_ram " "Elaborating entity \"dirtRAM\" for hierarchy \"dirt:dirt_instance\|dirtRAM:dirt_ram\"" {  } { { "dirt.sv" "dirt_ram" { Text "D:/intelFPGA_lite/final/zt/Feppagia/dirt.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277717018 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "256 0 575 dirt.sv(28) " "Verilog HDL warning at dirt.sv(28): number of words (256) in memory file does not match the number of elements in the address range \[0:575\]" {  } { { "dirt.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/dirt.sv" 28 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1641277717020 "|lab8|dirt:dirt_instance|dirtRAM:dirt_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dirt_colors\[15..5\] 0 dirt.sv(16) " "Net \"dirt_colors\[15..5\]\" at dirt.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "dirt.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/dirt.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277717023 "|lab8|dirt:dirt_instance|dirtRAM:dirt_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dirt.data_a 0 dirt.sv(24) " "Net \"dirt.data_a\" at dirt.sv(24) has no driver or initial value, using a default initial value '0'" {  } { { "dirt.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/dirt.sv" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277717023 "|lab8|dirt:dirt_instance|dirtRAM:dirt_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dirt.waddr_a 0 dirt.sv(24) " "Net \"dirt.waddr_a\" at dirt.sv(24) has no driver or initial value, using a default initial value '0'" {  } { { "dirt.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/dirt.sv" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277717023 "|lab8|dirt:dirt_instance|dirtRAM:dirt_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dirt.we_a 0 dirt.sv(24) " "Net \"dirt.we_a\" at dirt.sv(24) has no driver or initial value, using a default initial value '0'" {  } { { "dirt.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/dirt.sv" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277717023 "|lab8|dirt:dirt_instance|dirtRAM:dirt_ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stone stone:stone_instance " "Elaborating entity \"stone\" for hierarchy \"stone:stone_instance\"" {  } { { "lab8.sv" "stone_instance" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277717041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stoneAddress stone:stone_instance\|stoneAddress:stone_address " "Elaborating entity \"stoneAddress\" for hierarchy \"stone:stone_instance\|stoneAddress:stone_address\"" {  } { { "stone.sv" "stone_address" { Text "D:/intelFPGA_lite/final/zt/Feppagia/stone.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277717054 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 stone.sv(6) " "Verilog HDL assignment warning at stone.sv(6): truncated value with size 32 to match size of target (15)" {  } { { "stone.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/stone.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641277717054 "|lab8|stone:stone_instance|stoneAddress:stone_address"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stoneRAM stone:stone_instance\|stoneRAM:stone_ram " "Elaborating entity \"stoneRAM\" for hierarchy \"stone:stone_instance\|stoneRAM:stone_ram\"" {  } { { "stone.sv" "stone_ram" { Text "D:/intelFPGA_lite/final/zt/Feppagia/stone.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277717067 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "256 0 575 stone.sv(28) " "Verilog HDL warning at stone.sv(28): number of words (256) in memory file does not match the number of elements in the address range \[0:575\]" {  } { { "stone.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/stone.sv" 28 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1641277717069 "|lab8|stone:stone_instance|stoneRAM:stone_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "stone_colors\[15..5\] 0 stone.sv(16) " "Net \"stone_colors\[15..5\]\" at stone.sv(16) has no driver or initial value, using a default initial value '0'" {  } { { "stone.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/stone.sv" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277717071 "|lab8|stone:stone_instance|stoneRAM:stone_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "stone.data_a 0 stone.sv(24) " "Net \"stone.data_a\" at stone.sv(24) has no driver or initial value, using a default initial value '0'" {  } { { "stone.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/stone.sv" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277717072 "|lab8|stone:stone_instance|stoneRAM:stone_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "stone.waddr_a 0 stone.sv(24) " "Net \"stone.waddr_a\" at stone.sv(24) has no driver or initial value, using a default initial value '0'" {  } { { "stone.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/stone.sv" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277717072 "|lab8|stone:stone_instance|stoneRAM:stone_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "stone.we_a 0 stone.sv(24) " "Net \"stone.we_a\" at stone.sv(24) has no driver or initial value, using a default initial value '0'" {  } { { "stone.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/stone.sv" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277717072 "|lab8|stone:stone_instance|stoneRAM:stone_ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "judge judge:judge_instance " "Elaborating entity \"judge\" for hierarchy \"judge:judge_instance\"" {  } { { "lab8.sv" "judge_instance" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277717090 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 judge.sv(17) " "Verilog HDL assignment warning at judge.sv(17): truncated value with size 32 to match size of target (10)" {  } { { "judge.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/judge.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641277717091 "|lab8|judge:judge_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 judge.sv(18) " "Verilog HDL assignment warning at judge.sv(18): truncated value with size 32 to match size of target (10)" {  } { { "judge.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/judge.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641277717091 "|lab8|judge:judge_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 judge.sv(19) " "Verilog HDL assignment warning at judge.sv(19): truncated value with size 32 to match size of target (10)" {  } { { "judge.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/judge.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641277717091 "|lab8|judge:judge_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 judge.sv(20) " "Verilog HDL assignment warning at judge.sv(20): truncated value with size 32 to match size of target (10)" {  } { { "judge.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/judge.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641277717091 "|lab8|judge:judge_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "treeAddress treeAddress:tree_address " "Elaborating entity \"treeAddress\" for hierarchy \"treeAddress:tree_address\"" {  } { { "lab8.sv" "tree_address" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277717100 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 trees.sv(4) " "Verilog HDL assignment warning at trees.sv(4): truncated value with size 32 to match size of target (15)" {  } { { "trees.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/trees.sv" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641277717101 "|lab8|treeAddress:tree_address"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "treeRAM treeRAM:tree_ram " "Elaborating entity \"treeRAM\" for hierarchy \"treeRAM:tree_ram\"" {  } { { "lab8.sv" "tree_ram" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277717113 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 trees.sv(13) " "Net \"mem.data_a\" at trees.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "trees.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/trees.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277717930 "|lab8|treeRAM:tree_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 trees.sv(13) " "Net \"mem.waddr_a\" at trees.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "trees.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/trees.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277717930 "|lab8|treeRAM:tree_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 trees.sv(13) " "Net \"mem.we_a\" at trees.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "trees.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/trees.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277717931 "|lab8|treeRAM:tree_ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mountainAddress mountainAddress:mountain_address " "Elaborating entity \"mountainAddress\" for hierarchy \"mountainAddress:mountain_address\"" {  } { { "lab8.sv" "mountain_address" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277717959 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 mountains.sv(5) " "Verilog HDL assignment warning at mountains.sv(5): truncated value with size 32 to match size of target (15)" {  } { { "mountains.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/mountains.sv" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641277717960 "|lab8|mountainAddress:mountain_address"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mountainRAM mountainRAM:mountain_ram " "Elaborating entity \"mountainRAM\" for hierarchy \"mountainRAM:mountain_ram\"" {  } { { "lab8.sv" "mountain_ram" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277717974 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 mountains.sv(18) " "Net \"mem.data_a\" at mountains.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "mountains.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/mountains.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277718787 "|lab8|mountainRAM:mountain_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 mountains.sv(18) " "Net \"mem.waddr_a\" at mountains.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "mountains.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/mountains.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277718787 "|lab8|mountainRAM:mountain_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "colors\[12\] 0 mountains.sv(19) " "Net \"colors\[12\]\" at mountains.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "mountains.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/mountains.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277718787 "|lab8|mountainRAM:mountain_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 mountains.sv(18) " "Net \"mem.we_a\" at mountains.sv(18) has no driver or initial value, using a default initial value '0'" {  } { { "mountains.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/mountains.sv" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277718788 "|lab8|mountainRAM:mountain_ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cloudAddress cloudAddress:cloud_address " "Elaborating entity \"cloudAddress\" for hierarchy \"cloudAddress:cloud_address\"" {  } { { "lab8.sv" "cloud_address" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277718816 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 clouds.sv(4) " "Verilog HDL assignment warning at clouds.sv(4): truncated value with size 32 to match size of target (15)" {  } { { "clouds.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/clouds.sv" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641277718817 "|lab8|cloudAddress:cloud_address"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cloudRAM cloudRAM:cloud_ram " "Elaborating entity \"cloudRAM\" for hierarchy \"cloudRAM:cloud_ram\"" {  } { { "lab8.sv" "cloud_ram" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277718830 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 clouds.sv(13) " "Net \"mem.data_a\" at clouds.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "clouds.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/clouds.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277719183 "|lab8|cloudRAM:cloud_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 clouds.sv(13) " "Net \"mem.waddr_a\" at clouds.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "clouds.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/clouds.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277719183 "|lab8|cloudRAM:cloud_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 clouds.sv(13) " "Net \"mem.we_a\" at clouds.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "clouds.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/clouds.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277719183 "|lab8|cloudRAM:cloud_ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coverpage coverpage:cover_page " "Elaborating entity \"coverpage\" for hierarchy \"coverpage:cover_page\"" {  } { { "lab8.sv" "cover_page" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277719210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coverAddress coverpage:cover_page\|coverAddress:cover_address " "Elaborating entity \"coverAddress\" for hierarchy \"coverpage:cover_page\|coverAddress:cover_address\"" {  } { { "cover.sv" "cover_address" { Text "D:/intelFPGA_lite/final/zt/Feppagia/cover.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277719220 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 cover.sv(3) " "Verilog HDL assignment warning at cover.sv(3): truncated value with size 32 to match size of target (15)" {  } { { "cover.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/cover.sv" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1641277719221 "|lab8|coverpage:cover_page|coverAddress:cover_address"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coverRAM coverpage:cover_page\|coverRAM:cover_ram " "Elaborating entity \"coverRAM\" for hierarchy \"coverpage:cover_page\|coverRAM:cover_ram\"" {  } { { "cover.sv" "cover_ram" { Text "D:/intelFPGA_lite/final/zt/Feppagia/cover.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277719233 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 cover.sv(11) " "Net \"mem.data_a\" at cover.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "cover.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/cover.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277719592 "|lab8|coverpage:cover_page|coverRAM:cover_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 cover.sv(11) " "Net \"mem.waddr_a\" at cover.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "cover.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/cover.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277719592 "|lab8|coverpage:cover_page|coverRAM:cover_ram"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 cover.sv(11) " "Net \"mem.we_a\" at cover.sv(11) has no driver or initial value, using a default initial value '0'" {  } { { "cover.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/cover.sv" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277719592 "|lab8|coverpage:cover_page|coverRAM:cover_ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:color_instance " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:color_instance\"" {  } { { "lab8.sv" "color_instance" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277719611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_interface audio_interface:audiointerface " "Elaborating entity \"audio_interface\" for hierarchy \"audio_interface:audiointerface\"" {  } { { "lab8.sv" "audiointerface" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277719622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "music music:musicmodule " "Elaborating entity \"music\" for hierarchy \"music:musicmodule\"" {  } { { "lab8.sv" "musicmodule" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277719646 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "music_memory.data_a 0 music.sv(22) " "Net \"music_memory.data_a\" at music.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "music.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/music.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277914173 "|lab8|music:musicmodule"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "music_memory.waddr_a 0 music.sv(22) " "Net \"music_memory.waddr_a\" at music.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "music.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/music.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277914174 "|lab8|music:musicmodule"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "music_memory.we_a 0 music.sv(22) " "Net \"music_memory.we_a\" at music.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "music.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/music.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1641277914179 "|lab8|music:musicmodule"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio audio:audiomodule " "Elaborating entity \"audio\" for hierarchy \"audio:audiomodule\"" {  } { { "lab8.sv" "audiomodule" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277914281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_inst_0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_inst_0\"" {  } { { "lab8.sv" "hex_inst_0" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641277914289 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1641277916108 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.01.04.14:31:59 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl " "2022.01.04.14:31:59 Progress: Loading sld2dead247/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277919665 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277923514 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277923622 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277931809 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277931882 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277931956 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277932051 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277932056 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277932056 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1641277932751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld2dead247/alt_sld_fab.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/db/ip/sld2dead247/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277932983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277932983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277933072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277933072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277933086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277933086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277933144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277933144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277933216 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277933216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277933216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/db/ip/sld2dead247/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641277933276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641277933276 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "16 " "Found 16 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mountainRAM:mountain_ram\|mem " "RAM logic \"mountainRAM:mountain_ram\|mem\" is uninferred due to asynchronous read logic" {  } { { "mountains.sv" "mem" { Text "D:/intelFPGA_lite/final/zt/Feppagia/mountains.sv" 18 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1641277942812 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "cloudRAM:cloud_ram\|mem " "RAM logic \"cloudRAM:cloud_ram\|mem\" is uninferred due to asynchronous read logic" {  } { { "clouds.sv" "mem" { Text "D:/intelFPGA_lite/final/zt/Feppagia/clouds.sv" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1641277942812 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "treeRAM:tree_ram\|mem " "RAM logic \"treeRAM:tree_ram\|mem\" is uninferred due to asynchronous read logic" {  } { { "trees.sv" "mem" { Text "D:/intelFPGA_lite/final/zt/Feppagia/trees.sv" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1641277942812 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "character:character_instance\|characterRAM:character_ram\|mem_left_still " "RAM logic \"character:character_instance\|characterRAM:character_ram\|mem_left_still\" is uninferred due to asynchronous read logic" {  } { { "characters.sv" "mem_left_still" { Text "D:/intelFPGA_lite/final/zt/Feppagia/characters.sv" 34 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1641277942812 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "character:character_instance\|characterRAM:character_ram\|mem_right_1 " "RAM logic \"character:character_instance\|characterRAM:character_ram\|mem_right_1\" is uninferred due to asynchronous read logic" {  } { { "characters.sv" "mem_right_1" { Text "D:/intelFPGA_lite/final/zt/Feppagia/characters.sv" 38 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1641277942812 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "character:character_instance\|characterRAM:character_ram\|mem_left_2 " "RAM logic \"character:character_instance\|characterRAM:character_ram\|mem_left_2\" is uninferred due to asynchronous read logic" {  } { { "characters.sv" "mem_left_2" { Text "D:/intelFPGA_lite/final/zt/Feppagia/characters.sv" 36 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1641277942812 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "character:character_instance\|characterRAM:character_ram\|mem_left_1 " "RAM logic \"character:character_instance\|characterRAM:character_ram\|mem_left_1\" is uninferred due to asynchronous read logic" {  } { { "characters.sv" "mem_left_1" { Text "D:/intelFPGA_lite/final/zt/Feppagia/characters.sv" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1641277942812 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "character:character_instance\|characterRAM:character_ram\|mem_right_2 " "RAM logic \"character:character_instance\|characterRAM:character_ram\|mem_right_2\" is uninferred due to asynchronous read logic" {  } { { "characters.sv" "mem_right_2" { Text "D:/intelFPGA_lite/final/zt/Feppagia/characters.sv" 39 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1641277942812 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "character:character_instance\|characterRAM:character_ram\|mem_right_still " "RAM logic \"character:character_instance\|characterRAM:character_ram\|mem_right_still\" is uninferred due to asynchronous read logic" {  } { { "characters.sv" "mem_right_still" { Text "D:/intelFPGA_lite/final/zt/Feppagia/characters.sv" 37 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1641277942812 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "itembar1:bar1\|barRAM:bar_ram\|bar1 " "RAM logic \"itembar1:bar1\|barRAM:bar_ram\|bar1\" is uninferred due to asynchronous read logic" {  } { { "bar.sv" "bar1" { Text "D:/intelFPGA_lite/final/zt/Feppagia/bar.sv" 113 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1641277942812 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "itembar1:bar1\|barRAM:bar_ram\|bar0 " "RAM logic \"itembar1:bar1\|barRAM:bar_ram\|bar0\" is uninferred due to asynchronous read logic" {  } { { "bar.sv" "bar0" { Text "D:/intelFPGA_lite/final/zt/Feppagia/bar.sv" 112 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1641277942812 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "itembar0:bar0\|barRAM:bar_ram\|bar1 " "RAM logic \"itembar0:bar0\|barRAM:bar_ram\|bar1\" is uninferred due to asynchronous read logic" {  } { { "bar.sv" "bar1" { Text "D:/intelFPGA_lite/final/zt/Feppagia/bar.sv" 113 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1641277942812 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "itembar0:bar0\|barRAM:bar_ram\|bar0 " "RAM logic \"itembar0:bar0\|barRAM:bar_ram\|bar0\" is uninferred due to asynchronous read logic" {  } { { "bar.sv" "bar0" { Text "D:/intelFPGA_lite/final/zt/Feppagia/bar.sv" 112 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1641277942812 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "cursor:cursor_instance\|cursorRAM:cursor_ram\|cursor " "RAM logic \"cursor:cursor_instance\|cursorRAM:cursor_ram\|cursor\" is uninferred due to asynchronous read logic" {  } { { "cursor.sv" "cursor" { Text "D:/intelFPGA_lite/final/zt/Feppagia/cursor.sv" 21 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1641277942812 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "coverpage:cover_page\|coverRAM:cover_ram\|mem " "RAM logic \"coverpage:cover_page\|coverRAM:cover_ram\|mem\" is uninferred due to asynchronous read logic" {  } { { "cover.sv" "mem" { Text "D:/intelFPGA_lite/final/zt/Feppagia/cover.sv" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1641277942812 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"lab7_soc:nios_system\|lab7_soc_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1641277942812 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1641277942812 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32768 30000 D:/intelFPGA_lite/final/zt/Feppagia/db/lab8.ram0_mountainRAM_75986e89.hdl.mif " "Memory depth (32768) in the design file differs from memory depth (30000) in the Memory Initialization File \"D:/intelFPGA_lite/final/zt/Feppagia/db/lab8.ram0_mountainRAM_75986e89.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1641277942896 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32768 19200 D:/intelFPGA_lite/final/zt/Feppagia/db/lab8.ram0_cloudRAM_255ef953.hdl.mif " "Memory depth (32768) in the design file differs from memory depth (19200) in the Memory Initialization File \"D:/intelFPGA_lite/final/zt/Feppagia/db/lab8.ram0_cloudRAM_255ef953.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1641277942958 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32768 30000 D:/intelFPGA_lite/final/zt/Feppagia/db/lab8.ram0_treeRAM_7dd362c5.hdl.mif " "Memory depth (32768) in the design file differs from memory depth (30000) in the Memory Initialization File \"D:/intelFPGA_lite/final/zt/Feppagia/db/lab8.ram0_treeRAM_7dd362c5.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1641277943047 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4096 2352 D:/intelFPGA_lite/final/zt/Feppagia/db/lab8.ram0_characterRAM_8cbe2849.hdl.mif " "Memory depth (4096) in the design file differs from memory depth (2352) in the Memory Initialization File \"D:/intelFPGA_lite/final/zt/Feppagia/db/lab8.ram0_characterRAM_8cbe2849.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1641277943073 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4096 2352 D:/intelFPGA_lite/final/zt/Feppagia/db/lab8.ram4_characterRAM_8cbe2849.hdl.mif " "Memory depth (4096) in the design file differs from memory depth (2352) in the Memory Initialization File \"D:/intelFPGA_lite/final/zt/Feppagia/db/lab8.ram4_characterRAM_8cbe2849.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1641277943082 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4096 2352 D:/intelFPGA_lite/final/zt/Feppagia/db/lab8.ram2_characterRAM_8cbe2849.hdl.mif " "Memory depth (4096) in the design file differs from memory depth (2352) in the Memory Initialization File \"D:/intelFPGA_lite/final/zt/Feppagia/db/lab8.ram2_characterRAM_8cbe2849.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1641277943090 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4096 2352 D:/intelFPGA_lite/final/zt/Feppagia/db/lab8.ram1_characterRAM_8cbe2849.hdl.mif " "Memory depth (4096) in the design file differs from memory depth (2352) in the Memory Initialization File \"D:/intelFPGA_lite/final/zt/Feppagia/db/lab8.ram1_characterRAM_8cbe2849.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1641277943098 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4096 2352 D:/intelFPGA_lite/final/zt/Feppagia/db/lab8.ram5_characterRAM_8cbe2849.hdl.mif " "Memory depth (4096) in the design file differs from memory depth (2352) in the Memory Initialization File \"D:/intelFPGA_lite/final/zt/Feppagia/db/lab8.ram5_characterRAM_8cbe2849.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1641277943106 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4096 2352 D:/intelFPGA_lite/final/zt/Feppagia/db/lab8.ram3_characterRAM_8cbe2849.hdl.mif " "Memory depth (4096) in the design file differs from memory depth (2352) in the Memory Initialization File \"D:/intelFPGA_lite/final/zt/Feppagia/db/lab8.ram3_characterRAM_8cbe2849.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1641277943114 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 576 D:/intelFPGA_lite/final/zt/Feppagia/db/lab8.ram0_stoneRAM_33bad910.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (576) in the Memory Initialization File \"D:/intelFPGA_lite/final/zt/Feppagia/db/lab8.ram0_stoneRAM_33bad910.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1641277943118 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/intelFPGA_lite/final/zt/Feppagia/db/lab8.ram0_stoneRAM_33bad910.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/intelFPGA_lite/final/zt/Feppagia/db/lab8.ram0_stoneRAM_33bad910.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1641277943118 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 576 D:/intelFPGA_lite/final/zt/Feppagia/db/lab8.ram0_dirtRAM_fc6465a0.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (576) in the Memory Initialization File \"D:/intelFPGA_lite/final/zt/Feppagia/db/lab8.ram0_dirtRAM_fc6465a0.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1641277943121 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/intelFPGA_lite/final/zt/Feppagia/db/lab8.ram0_dirtRAM_fc6465a0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/intelFPGA_lite/final/zt/Feppagia/db/lab8.ram0_dirtRAM_fc6465a0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1641277943121 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 576 D:/intelFPGA_lite/final/zt/Feppagia/db/lab8.ram1_barRAM_cc73d084.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (576) in the Memory Initialization File \"D:/intelFPGA_lite/final/zt/Feppagia/db/lab8.ram1_barRAM_cc73d084.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1641277943123 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 576 D:/intelFPGA_lite/final/zt/Feppagia/db/lab8.ram0_barRAM_cc73d084.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (576) in the Memory Initialization File \"D:/intelFPGA_lite/final/zt/Feppagia/db/lab8.ram0_barRAM_cc73d084.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1641277943125 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 196 D:/intelFPGA_lite/final/zt/Feppagia/db/lab8.ram0_cursorRAM_24f9b6f3.hdl.mif " "Memory depth (256) in the design file differs from memory depth (196) in the Memory Initialization File \"D:/intelFPGA_lite/final/zt/Feppagia/db/lab8.ram0_cursorRAM_24f9b6f3.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1641277943128 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32768 19200 D:/intelFPGA_lite/final/zt/Feppagia/db/lab8.ram0_coverRAM_531def25.hdl.mif " "Memory depth (32768) in the design file differs from memory depth (19200) in the Memory Initialization File \"D:/intelFPGA_lite/final/zt/Feppagia/db/lab8.ram0_coverRAM_531def25.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1641277943180 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "music:musicmodule\|music_memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"music:musicmodule\|music_memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641278002208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 17 " "Parameter WIDTH_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641278002208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 17 " "Parameter WIDTHAD_A set to 17" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641278002208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 109800 " "Parameter NUMWORDS_A set to 109800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641278002208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641278002208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641278002208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641278002208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641278002208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641278002208 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab8.ram0_music_7054c3e.hdl.mif " "Parameter INIT_FILE set to db/lab8.ram0_music_7054c3e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1641278002208 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1641278002208 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1641278002208 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "character:character_instance\|characterAddress:character_address\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"character:character_instance\|characterAddress:character_address\|Mult0\"" {  } { { "characters.sv" "Mult0" { Text "D:/intelFPGA_lite/final/zt/Feppagia/characters.sv" 7 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641278002211 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mountainAddress:mountain_address\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mountainAddress:mountain_address\|Mult0\"" {  } { { "mountains.sv" "Mult0" { Text "D:/intelFPGA_lite/final/zt/Feppagia/mountains.sv" 5 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641278002211 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "itembar1:bar1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"itembar1:bar1\|Div0\"" {  } { { "bar.sv" "Div0" { Text "D:/intelFPGA_lite/final/zt/Feppagia/bar.sv" 195 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641278002211 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "treeAddress:tree_address\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"treeAddress:tree_address\|Mult0\"" {  } { { "trees.sv" "Mult0" { Text "D:/intelFPGA_lite/final/zt/Feppagia/trees.sv" 4 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641278002211 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "itembar1:bar1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"itembar1:bar1\|Div1\"" {  } { { "bar.sv" "Div1" { Text "D:/intelFPGA_lite/final/zt/Feppagia/bar.sv" 196 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1641278002211 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1641278002211 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "music:musicmodule\|altsyncram:music_memory_rtl_0 " "Elaborated megafunction instantiation \"music:musicmodule\|altsyncram:music_memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641278002264 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "music:musicmodule\|altsyncram:music_memory_rtl_0 " "Instantiated megafunction \"music:musicmodule\|altsyncram:music_memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641278002264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 17 " "Parameter \"WIDTH_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641278002264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641278002264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 109800 " "Parameter \"NUMWORDS_A\" = \"109800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641278002264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641278002264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641278002264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641278002264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641278002264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641278002264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab8.ram0_music_7054c3e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab8.ram0_music_7054c3e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641278002264 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641278002264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eg61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eg61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eg61 " "Found entity 1: altsyncram_eg61" {  } { { "db/altsyncram_eg61.tdf" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/db/altsyncram_eg61.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641278002370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641278002370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_2aa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_2aa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_2aa " "Found entity 1: decode_2aa" {  } { { "db/decode_2aa.tdf" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/db/decode_2aa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641278004466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641278004466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9qb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9qb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9qb " "Found entity 1: mux_9qb" {  } { { "db/mux_9qb.tdf" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/db/mux_9qb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641278004542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641278004542 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "character:character_instance\|characterAddress:character_address\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"character:character_instance\|characterAddress:character_address\|lpm_mult:Mult0\"" {  } { { "characters.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/characters.sv" 7 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641278004710 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "character:character_instance\|characterAddress:character_address\|lpm_mult:Mult0 " "Instantiated megafunction \"character:character_instance\|characterAddress:character_address\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641278004710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641278004710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641278004710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641278004710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641278004710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641278004710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641278004710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641278004710 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641278004710 ""}  } { { "characters.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/characters.sv" 7 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641278004710 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "character:character_instance\|characterAddress:character_address\|lpm_mult:Mult0\|multcore:mult_core character:character_instance\|characterAddress:character_address\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"character:character_instance\|characterAddress:character_address\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"character:character_instance\|characterAddress:character_address\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "characters.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/characters.sv" 7 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641278004968 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "character:character_instance\|characterAddress:character_address\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder character:character_instance\|characterAddress:character_address\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"character:character_instance\|characterAddress:character_address\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"character:character_instance\|characterAddress:character_address\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga_lite/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "characters.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/characters.sv" 7 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641278005098 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "character:character_instance\|characterAddress:character_address\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] character:character_instance\|characterAddress:character_address\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"character:character_instance\|characterAddress:character_address\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"character:character_instance\|characterAddress:character_address\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "characters.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/characters.sv" 7 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641278005281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_h9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h9h " "Found entity 1: add_sub_h9h" {  } { { "db/add_sub_h9h.tdf" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/db/add_sub_h9h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641278005365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641278005365 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "character:character_instance\|characterAddress:character_address\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add character:character_instance\|characterAddress:character_address\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"character:character_instance\|characterAddress:character_address\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"character:character_instance\|characterAddress:character_address\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "characters.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/characters.sv" 7 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641278005414 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "character:character_instance\|characterAddress:character_address\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] character:character_instance\|characterAddress:character_address\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"character:character_instance\|characterAddress:character_address\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"character:character_instance\|characterAddress:character_address\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "characters.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/characters.sv" 7 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641278005461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fkh " "Found entity 1: add_sub_fkh" {  } { { "db/add_sub_fkh.tdf" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/db/add_sub_fkh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641278005545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641278005545 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "character:character_instance\|characterAddress:character_address\|lpm_mult:Mult0\|altshift:external_latency_ffs character:character_instance\|characterAddress:character_address\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"character:character_instance\|characterAddress:character_address\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"character:character_instance\|characterAddress:character_address\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "characters.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/characters.sv" 7 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641278005626 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mountainAddress:mountain_address\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mountainAddress:mountain_address\|lpm_mult:Mult0\"" {  } { { "mountains.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/mountains.sv" 5 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641278005659 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mountainAddress:mountain_address\|lpm_mult:Mult0 " "Instantiated megafunction \"mountainAddress:mountain_address\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641278005659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641278005659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641278005659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641278005659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641278005659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641278005659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641278005659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641278005659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641278005659 ""}  } { { "mountains.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/mountains.sv" 5 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641278005659 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mountainAddress:mountain_address\|lpm_mult:Mult0\|multcore:mult_core mountainAddress:mountain_address\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mountainAddress:mountain_address\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"mountainAddress:mountain_address\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "mountains.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/mountains.sv" 5 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641278005703 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mountainAddress:mountain_address\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder mountainAddress:mountain_address\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mountainAddress:mountain_address\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"mountainAddress:mountain_address\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga_lite/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "mountains.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/mountains.sv" 5 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641278005767 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mountainAddress:mountain_address\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] mountainAddress:mountain_address\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mountainAddress:mountain_address\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"mountainAddress:mountain_address\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "mountains.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/mountains.sv" 5 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641278005812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lgh " "Found entity 1: add_sub_lgh" {  } { { "db/add_sub_lgh.tdf" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/db/add_sub_lgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641278005898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641278005898 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mountainAddress:mountain_address\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add mountainAddress:mountain_address\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mountainAddress:mountain_address\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"mountainAddress:mountain_address\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "mountains.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/mountains.sv" 5 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641278005948 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mountainAddress:mountain_address\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] mountainAddress:mountain_address\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mountainAddress:mountain_address\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"mountainAddress:mountain_address\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "mountains.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/mountains.sv" 5 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641278005993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pgh " "Found entity 1: add_sub_pgh" {  } { { "db/add_sub_pgh.tdf" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/db/add_sub_pgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641278006079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641278006079 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "mountainAddress:mountain_address\|lpm_mult:Mult0\|altshift:external_latency_ffs mountainAddress:mountain_address\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mountainAddress:mountain_address\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"mountainAddress:mountain_address\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "mountains.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/mountains.sv" 5 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641278006123 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "itembar1:bar1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"itembar1:bar1\|lpm_divide:Div0\"" {  } { { "bar.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/bar.sv" 195 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641278006239 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "itembar1:bar1\|lpm_divide:Div0 " "Instantiated megafunction \"itembar1:bar1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641278006239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641278006239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641278006239 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641278006239 ""}  } { { "bar.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/bar.sv" 195 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641278006239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tim " "Found entity 1: lpm_divide_tim" {  } { { "db/lpm_divide_tim.tdf" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/db/lpm_divide_tim.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641278006315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641278006315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/db/sign_div_unsign_llh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641278006364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641278006364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u6f " "Found entity 1: alt_u_div_u6f" {  } { { "db/alt_u_div_u6f.tdf" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/db/alt_u_div_u6f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641278006424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641278006424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641278006510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641278006510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641278006595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641278006595 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "itembar1:bar1\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"itembar1:bar1\|lpm_divide:Div1\"" {  } { { "bar.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/bar.sv" 196 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641278006961 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "itembar1:bar1\|lpm_divide:Div1 " "Instantiated megafunction \"itembar1:bar1\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641278006961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641278006961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641278006961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1641278006961 ""}  } { { "bar.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/bar.sv" 196 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1641278006961 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "music:musicmodule\|altsyncram:music_memory_rtl_0\|altsyncram_eg61:auto_generated\|ram_block1a16 " "Synthesized away node \"music:musicmodule\|altsyncram:music_memory_rtl_0\|altsyncram_eg61:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_eg61.tdf" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/db/altsyncram_eg61.tdf" 377 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab8.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 354 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641278007216 "|lab8|music:musicmodule|altsyncram:music_memory_rtl_0|altsyncram_eg61:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "music:musicmodule\|altsyncram:music_memory_rtl_0\|altsyncram_eg61:auto_generated\|ram_block1a33 " "Synthesized away node \"music:musicmodule\|altsyncram:music_memory_rtl_0\|altsyncram_eg61:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_eg61.tdf" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/db/altsyncram_eg61.tdf" 734 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab8.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 354 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641278007216 "|lab8|music:musicmodule|altsyncram:music_memory_rtl_0|altsyncram_eg61:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "music:musicmodule\|altsyncram:music_memory_rtl_0\|altsyncram_eg61:auto_generated\|ram_block1a50 " "Synthesized away node \"music:musicmodule\|altsyncram:music_memory_rtl_0\|altsyncram_eg61:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_eg61.tdf" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/db/altsyncram_eg61.tdf" 1091 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab8.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 354 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641278007216 "|lab8|music:musicmodule|altsyncram:music_memory_rtl_0|altsyncram_eg61:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "music:musicmodule\|altsyncram:music_memory_rtl_0\|altsyncram_eg61:auto_generated\|ram_block1a67 " "Synthesized away node \"music:musicmodule\|altsyncram:music_memory_rtl_0\|altsyncram_eg61:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_eg61.tdf" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/db/altsyncram_eg61.tdf" 1448 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab8.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 354 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641278007216 "|lab8|music:musicmodule|altsyncram:music_memory_rtl_0|altsyncram_eg61:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "music:musicmodule\|altsyncram:music_memory_rtl_0\|altsyncram_eg61:auto_generated\|ram_block1a84 " "Synthesized away node \"music:musicmodule\|altsyncram:music_memory_rtl_0\|altsyncram_eg61:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_eg61.tdf" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/db/altsyncram_eg61.tdf" 1805 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab8.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 354 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641278007216 "|lab8|music:musicmodule|altsyncram:music_memory_rtl_0|altsyncram_eg61:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "music:musicmodule\|altsyncram:music_memory_rtl_0\|altsyncram_eg61:auto_generated\|ram_block1a101 " "Synthesized away node \"music:musicmodule\|altsyncram:music_memory_rtl_0\|altsyncram_eg61:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_eg61.tdf" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/db/altsyncram_eg61.tdf" 2162 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab8.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 354 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641278007216 "|lab8|music:musicmodule|altsyncram:music_memory_rtl_0|altsyncram_eg61:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "music:musicmodule\|altsyncram:music_memory_rtl_0\|altsyncram_eg61:auto_generated\|ram_block1a118 " "Synthesized away node \"music:musicmodule\|altsyncram:music_memory_rtl_0\|altsyncram_eg61:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_eg61.tdf" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/db/altsyncram_eg61.tdf" 2519 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab8.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 354 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641278007216 "|lab8|music:musicmodule|altsyncram:music_memory_rtl_0|altsyncram_eg61:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "music:musicmodule\|altsyncram:music_memory_rtl_0\|altsyncram_eg61:auto_generated\|ram_block1a135 " "Synthesized away node \"music:musicmodule\|altsyncram:music_memory_rtl_0\|altsyncram_eg61:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_eg61.tdf" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/db/altsyncram_eg61.tdf" 2876 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab8.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 354 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641278007216 "|lab8|music:musicmodule|altsyncram:music_memory_rtl_0|altsyncram_eg61:auto_generated|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "music:musicmodule\|altsyncram:music_memory_rtl_0\|altsyncram_eg61:auto_generated\|ram_block1a152 " "Synthesized away node \"music:musicmodule\|altsyncram:music_memory_rtl_0\|altsyncram_eg61:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_eg61.tdf" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/db/altsyncram_eg61.tdf" 3233 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab8.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 354 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641278007216 "|lab8|music:musicmodule|altsyncram:music_memory_rtl_0|altsyncram_eg61:auto_generated|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "music:musicmodule\|altsyncram:music_memory_rtl_0\|altsyncram_eg61:auto_generated\|ram_block1a169 " "Synthesized away node \"music:musicmodule\|altsyncram:music_memory_rtl_0\|altsyncram_eg61:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_eg61.tdf" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/db/altsyncram_eg61.tdf" 3590 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab8.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 354 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641278007216 "|lab8|music:musicmodule|altsyncram:music_memory_rtl_0|altsyncram_eg61:auto_generated|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "music:musicmodule\|altsyncram:music_memory_rtl_0\|altsyncram_eg61:auto_generated\|ram_block1a186 " "Synthesized away node \"music:musicmodule\|altsyncram:music_memory_rtl_0\|altsyncram_eg61:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_eg61.tdf" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/db/altsyncram_eg61.tdf" 3947 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab8.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 354 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641278007216 "|lab8|music:musicmodule|altsyncram:music_memory_rtl_0|altsyncram_eg61:auto_generated|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "music:musicmodule\|altsyncram:music_memory_rtl_0\|altsyncram_eg61:auto_generated\|ram_block1a203 " "Synthesized away node \"music:musicmodule\|altsyncram:music_memory_rtl_0\|altsyncram_eg61:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_eg61.tdf" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/db/altsyncram_eg61.tdf" 4304 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab8.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 354 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641278007216 "|lab8|music:musicmodule|altsyncram:music_memory_rtl_0|altsyncram_eg61:auto_generated|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "music:musicmodule\|altsyncram:music_memory_rtl_0\|altsyncram_eg61:auto_generated\|ram_block1a220 " "Synthesized away node \"music:musicmodule\|altsyncram:music_memory_rtl_0\|altsyncram_eg61:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_eg61.tdf" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/db/altsyncram_eg61.tdf" 4661 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab8.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 354 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641278007216 "|lab8|music:musicmodule|altsyncram:music_memory_rtl_0|altsyncram_eg61:auto_generated|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "music:musicmodule\|altsyncram:music_memory_rtl_0\|altsyncram_eg61:auto_generated\|ram_block1a237 " "Synthesized away node \"music:musicmodule\|altsyncram:music_memory_rtl_0\|altsyncram_eg61:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_eg61.tdf" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/db/altsyncram_eg61.tdf" 5018 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "lab8.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 354 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1641278007216 "|lab8|music:musicmodule|altsyncram:music_memory_rtl_0|altsyncram_eg61:auto_generated|ram_block1a237"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1641278007216 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1641278007216 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1641278010883 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lab7_soc/synthesis/submodules/lab7_soc_sdram.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" 442 -1 0 } } { "lab7_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "lab7_soc/synthesis/submodules/lab7_soc_sdram.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" 356 -1 0 } } { "lab7_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 352 -1 0 } } { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 3879 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga_lite/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "lab7_soc/synthesis/submodules/lab7_soc_sdram.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga_lite/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 3501 -1 0 } } { "lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_jtag_uart_0.v" 398 -1 0 } } { "lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/lab7_soc_sdram_pll.v" 266 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga_lite/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab7_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1641278011279 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1641278011279 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641278028317 "|lab8|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641278028317 "|lab8|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641278028317 "|lab8|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641278028317 "|lab8|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641278028317 "|lab8|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641278028317 "|lab8|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641278028317 "|lab8|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641278028317 "|lab8|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641278028317 "|lab8|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641278028317 "|lab8|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641278028317 "|lab8|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "lab8.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641278028317 "|lab8|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "lab8.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641278028317 "|lab8|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "lab8.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641278028317 "|lab8|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1641278028317 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641278029105 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "audio_interface:audiointerface\|Bcount\[1\] High " "Register audio_interface:audiointerface\|Bcount\[1\] will power up to High" {  } { { "audio_interface.vhd" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/audio_interface.vhd" 102 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1641278029736 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "audio_interface:audiointerface\|Bcount\[0\] High " "Register audio_interface:audiointerface\|Bcount\[0\] will power up to High" {  } { { "audio_interface.vhd" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/audio_interface.vhd" 102 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1641278029736 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "audio_interface:audiointerface\|Bcount\[3\] High " "Register audio_interface:audiointerface\|Bcount\[3\] will power up to High" {  } { { "audio_interface.vhd" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/audio_interface.vhd" 102 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1641278029736 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "audio_interface:audiointerface\|Bcount\[2\] High " "Register audio_interface:audiointerface\|Bcount\[2\] will power up to High" {  } { { "audio_interface.vhd" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/audio_interface.vhd" 102 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1641278029736 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1641278029736 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "107 " "107 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1641278090717 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE2_115_Default 27 " "Ignored 27 assignments for entity \"DE2_115_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641278091178 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641278091178 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641278091178 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641278091178 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641278091178 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641278091178 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641278091178 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641278091178 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641278091178 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641278091178 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641278091178 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641278091178 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641278091178 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641278091178 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641278091178 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641278091178 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641278091178 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641278091178 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641278091178 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641278091178 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641278091178 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641278091178 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641278091178 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641278091178 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641278091178 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641278091178 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1641278091178 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1641278091178 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/final/zt/Feppagia/lab8.map.smsg " "Generated suppressed messages file D:/intelFPGA_lite/final/zt/Feppagia/lab8.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641278091987 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1641278095827 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641278095827 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "lab8.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641278097146 "|lab8|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "lab8.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641278097146 "|lab8|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "lab8.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641278097146 "|lab8|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT " "No output dependent on input pin \"OTG_INT\"" {  } { { "lab8.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641278097146 "|lab8|OTG_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "lab8.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641278097146 "|lab8|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCLRCK " "No output dependent on input pin \"AUD_ADCLRCK\"" {  } { { "lab8.sv" "" { Text "D:/intelFPGA_lite/final/zt/Feppagia/lab8.sv" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641278097146 "|lab8|AUD_ADCLRCK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1641278097146 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33262 " "Implemented 33262 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1641278097146 ""} { "Info" "ICUT_CUT_TM_OPINS" "119 " "Implemented 119 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1641278097146 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "48 " "Implemented 48 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1641278097146 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32711 " "Implemented 32711 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1641278097146 ""} { "Info" "ICUT_CUT_TM_RAMS" "368 " "Implemented 368 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1641278097146 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1641278097146 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1641278097146 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 189 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 189 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5367 " "Peak virtual memory: 5367 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641278097245 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 04 14:34:57 2022 " "Processing ended: Tue Jan 04 14:34:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641278097245 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:39 " "Elapsed time: 00:06:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641278097245 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:47 " "Total CPU time (on all processors): 00:06:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641278097245 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1641278097245 ""}
