#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed May 22 15:28:11 2024
# Process ID: 23248
# Current directory: D:/B.Tech/RTL resources/verilog FPGA course Projects/seq_components/seq_components.sim/sim_1/behav/xsim
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17952 D:\B.Tech\RTL resources\verilog FPGA course Projects\seq_components\seq_components.sim\sim_1\behav\xsim\basic_counter_behav.wdb
# Log file: D:/B.Tech/RTL resources/verilog FPGA course Projects/seq_components/seq_components.sim/sim_1/behav/xsim/vivado.log
# Journal file: D:/B.Tech/RTL resources/verilog FPGA course Projects/seq_components/seq_components.sim/sim_1/behav/xsim\vivado.jou
#-----------------------------------------------------------
start_gui
open_wave_database {D:\B.Tech\RTL resources\verilog FPGA course Projects\seq_components\seq_components.sim\sim_1\behav\xsim\basic_counter_behav.wdb}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 22 15:28:39 2024...
