
STM32F446_TP_Reseaux.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d524  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007c8  0800d6f8  0800d6f8  0000e6f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dec0  0800dec0  0000f540  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800dec0  0800dec0  0000eec0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dec8  0800dec8  0000f540  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dec8  0800dec8  0000eec8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800decc  0800decc  0000eecc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000540  20000000  0800ded0  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000042f0  20000540  0800e410  0000f540  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004830  0800e410  0000f830  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f540  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d849  00000000  00000000  0000f570  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004a3c  00000000  00000000  0002cdb9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001958  00000000  00000000  000317f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000013a7  00000000  00000000  00033150  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027204  00000000  00000000  000344f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020baf  00000000  00000000  0005b6fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e1a9f  00000000  00000000  0007c2aa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015dd49  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007f74  00000000  00000000  0015dd8c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  00165d00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000540 	.word	0x20000540
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800d6dc 	.word	0x0800d6dc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000544 	.word	0x20000544
 800020c:	0800d6dc 	.word	0x0800d6dc

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_frsub>:
 8000cc8:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000ccc:	e002      	b.n	8000cd4 <__addsf3>
 8000cce:	bf00      	nop

08000cd0 <__aeabi_fsub>:
 8000cd0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000cd4 <__addsf3>:
 8000cd4:	0042      	lsls	r2, r0, #1
 8000cd6:	bf1f      	itttt	ne
 8000cd8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000cdc:	ea92 0f03 	teqne	r2, r3
 8000ce0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ce4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ce8:	d06a      	beq.n	8000dc0 <__addsf3+0xec>
 8000cea:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000cee:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000cf2:	bfc1      	itttt	gt
 8000cf4:	18d2      	addgt	r2, r2, r3
 8000cf6:	4041      	eorgt	r1, r0
 8000cf8:	4048      	eorgt	r0, r1
 8000cfa:	4041      	eorgt	r1, r0
 8000cfc:	bfb8      	it	lt
 8000cfe:	425b      	neglt	r3, r3
 8000d00:	2b19      	cmp	r3, #25
 8000d02:	bf88      	it	hi
 8000d04:	4770      	bxhi	lr
 8000d06:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000d0a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d0e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000d12:	bf18      	it	ne
 8000d14:	4240      	negne	r0, r0
 8000d16:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000d1a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000d1e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000d22:	bf18      	it	ne
 8000d24:	4249      	negne	r1, r1
 8000d26:	ea92 0f03 	teq	r2, r3
 8000d2a:	d03f      	beq.n	8000dac <__addsf3+0xd8>
 8000d2c:	f1a2 0201 	sub.w	r2, r2, #1
 8000d30:	fa41 fc03 	asr.w	ip, r1, r3
 8000d34:	eb10 000c 	adds.w	r0, r0, ip
 8000d38:	f1c3 0320 	rsb	r3, r3, #32
 8000d3c:	fa01 f103 	lsl.w	r1, r1, r3
 8000d40:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d44:	d502      	bpl.n	8000d4c <__addsf3+0x78>
 8000d46:	4249      	negs	r1, r1
 8000d48:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d4c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000d50:	d313      	bcc.n	8000d7a <__addsf3+0xa6>
 8000d52:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000d56:	d306      	bcc.n	8000d66 <__addsf3+0x92>
 8000d58:	0840      	lsrs	r0, r0, #1
 8000d5a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d5e:	f102 0201 	add.w	r2, r2, #1
 8000d62:	2afe      	cmp	r2, #254	@ 0xfe
 8000d64:	d251      	bcs.n	8000e0a <__addsf3+0x136>
 8000d66:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000d6a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d6e:	bf08      	it	eq
 8000d70:	f020 0001 	biceq.w	r0, r0, #1
 8000d74:	ea40 0003 	orr.w	r0, r0, r3
 8000d78:	4770      	bx	lr
 8000d7a:	0049      	lsls	r1, r1, #1
 8000d7c:	eb40 0000 	adc.w	r0, r0, r0
 8000d80:	3a01      	subs	r2, #1
 8000d82:	bf28      	it	cs
 8000d84:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000d88:	d2ed      	bcs.n	8000d66 <__addsf3+0x92>
 8000d8a:	fab0 fc80 	clz	ip, r0
 8000d8e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d92:	ebb2 020c 	subs.w	r2, r2, ip
 8000d96:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d9a:	bfaa      	itet	ge
 8000d9c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000da0:	4252      	neglt	r2, r2
 8000da2:	4318      	orrge	r0, r3
 8000da4:	bfbc      	itt	lt
 8000da6:	40d0      	lsrlt	r0, r2
 8000da8:	4318      	orrlt	r0, r3
 8000daa:	4770      	bx	lr
 8000dac:	f092 0f00 	teq	r2, #0
 8000db0:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000db4:	bf06      	itte	eq
 8000db6:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000dba:	3201      	addeq	r2, #1
 8000dbc:	3b01      	subne	r3, #1
 8000dbe:	e7b5      	b.n	8000d2c <__addsf3+0x58>
 8000dc0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000dc4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000dc8:	bf18      	it	ne
 8000dca:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000dce:	d021      	beq.n	8000e14 <__addsf3+0x140>
 8000dd0:	ea92 0f03 	teq	r2, r3
 8000dd4:	d004      	beq.n	8000de0 <__addsf3+0x10c>
 8000dd6:	f092 0f00 	teq	r2, #0
 8000dda:	bf08      	it	eq
 8000ddc:	4608      	moveq	r0, r1
 8000dde:	4770      	bx	lr
 8000de0:	ea90 0f01 	teq	r0, r1
 8000de4:	bf1c      	itt	ne
 8000de6:	2000      	movne	r0, #0
 8000de8:	4770      	bxne	lr
 8000dea:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000dee:	d104      	bne.n	8000dfa <__addsf3+0x126>
 8000df0:	0040      	lsls	r0, r0, #1
 8000df2:	bf28      	it	cs
 8000df4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000df8:	4770      	bx	lr
 8000dfa:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000dfe:	bf3c      	itt	cc
 8000e00:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000e04:	4770      	bxcc	lr
 8000e06:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000e0a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000e0e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e12:	4770      	bx	lr
 8000e14:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000e18:	bf16      	itet	ne
 8000e1a:	4608      	movne	r0, r1
 8000e1c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000e20:	4601      	movne	r1, r0
 8000e22:	0242      	lsls	r2, r0, #9
 8000e24:	bf06      	itte	eq
 8000e26:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000e2a:	ea90 0f01 	teqeq	r0, r1
 8000e2e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000e32:	4770      	bx	lr

08000e34 <__aeabi_ui2f>:
 8000e34:	f04f 0300 	mov.w	r3, #0
 8000e38:	e004      	b.n	8000e44 <__aeabi_i2f+0x8>
 8000e3a:	bf00      	nop

08000e3c <__aeabi_i2f>:
 8000e3c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000e40:	bf48      	it	mi
 8000e42:	4240      	negmi	r0, r0
 8000e44:	ea5f 0c00 	movs.w	ip, r0
 8000e48:	bf08      	it	eq
 8000e4a:	4770      	bxeq	lr
 8000e4c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000e50:	4601      	mov	r1, r0
 8000e52:	f04f 0000 	mov.w	r0, #0
 8000e56:	e01c      	b.n	8000e92 <__aeabi_l2f+0x2a>

08000e58 <__aeabi_ul2f>:
 8000e58:	ea50 0201 	orrs.w	r2, r0, r1
 8000e5c:	bf08      	it	eq
 8000e5e:	4770      	bxeq	lr
 8000e60:	f04f 0300 	mov.w	r3, #0
 8000e64:	e00a      	b.n	8000e7c <__aeabi_l2f+0x14>
 8000e66:	bf00      	nop

08000e68 <__aeabi_l2f>:
 8000e68:	ea50 0201 	orrs.w	r2, r0, r1
 8000e6c:	bf08      	it	eq
 8000e6e:	4770      	bxeq	lr
 8000e70:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000e74:	d502      	bpl.n	8000e7c <__aeabi_l2f+0x14>
 8000e76:	4240      	negs	r0, r0
 8000e78:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e7c:	ea5f 0c01 	movs.w	ip, r1
 8000e80:	bf02      	ittt	eq
 8000e82:	4684      	moveq	ip, r0
 8000e84:	4601      	moveq	r1, r0
 8000e86:	2000      	moveq	r0, #0
 8000e88:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000e8c:	bf08      	it	eq
 8000e8e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000e92:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000e96:	fabc f28c 	clz	r2, ip
 8000e9a:	3a08      	subs	r2, #8
 8000e9c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000ea0:	db10      	blt.n	8000ec4 <__aeabi_l2f+0x5c>
 8000ea2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ea6:	4463      	add	r3, ip
 8000ea8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000eac:	f1c2 0220 	rsb	r2, r2, #32
 8000eb0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000eb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000eb8:	eb43 0002 	adc.w	r0, r3, r2
 8000ebc:	bf08      	it	eq
 8000ebe:	f020 0001 	biceq.w	r0, r0, #1
 8000ec2:	4770      	bx	lr
 8000ec4:	f102 0220 	add.w	r2, r2, #32
 8000ec8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ecc:	f1c2 0220 	rsb	r2, r2, #32
 8000ed0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ed4:	fa21 f202 	lsr.w	r2, r1, r2
 8000ed8:	eb43 0002 	adc.w	r0, r3, r2
 8000edc:	bf08      	it	eq
 8000ede:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ee2:	4770      	bx	lr

08000ee4 <__aeabi_ldivmod>:
 8000ee4:	b97b      	cbnz	r3, 8000f06 <__aeabi_ldivmod+0x22>
 8000ee6:	b972      	cbnz	r2, 8000f06 <__aeabi_ldivmod+0x22>
 8000ee8:	2900      	cmp	r1, #0
 8000eea:	bfbe      	ittt	lt
 8000eec:	2000      	movlt	r0, #0
 8000eee:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000ef2:	e006      	blt.n	8000f02 <__aeabi_ldivmod+0x1e>
 8000ef4:	bf08      	it	eq
 8000ef6:	2800      	cmpeq	r0, #0
 8000ef8:	bf1c      	itt	ne
 8000efa:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000efe:	f04f 30ff 	movne.w	r0, #4294967295
 8000f02:	f000 ba09 	b.w	8001318 <__aeabi_idiv0>
 8000f06:	f1ad 0c08 	sub.w	ip, sp, #8
 8000f0a:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000f0e:	2900      	cmp	r1, #0
 8000f10:	db09      	blt.n	8000f26 <__aeabi_ldivmod+0x42>
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	db1a      	blt.n	8000f4c <__aeabi_ldivmod+0x68>
 8000f16:	f000 f883 	bl	8001020 <__udivmoddi4>
 8000f1a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f1e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f22:	b004      	add	sp, #16
 8000f24:	4770      	bx	lr
 8000f26:	4240      	negs	r0, r0
 8000f28:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	db1b      	blt.n	8000f68 <__aeabi_ldivmod+0x84>
 8000f30:	f000 f876 	bl	8001020 <__udivmoddi4>
 8000f34:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f38:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f3c:	b004      	add	sp, #16
 8000f3e:	4240      	negs	r0, r0
 8000f40:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f44:	4252      	negs	r2, r2
 8000f46:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f4a:	4770      	bx	lr
 8000f4c:	4252      	negs	r2, r2
 8000f4e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f52:	f000 f865 	bl	8001020 <__udivmoddi4>
 8000f56:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f5a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f5e:	b004      	add	sp, #16
 8000f60:	4240      	negs	r0, r0
 8000f62:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f66:	4770      	bx	lr
 8000f68:	4252      	negs	r2, r2
 8000f6a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f6e:	f000 f857 	bl	8001020 <__udivmoddi4>
 8000f72:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f76:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f7a:	b004      	add	sp, #16
 8000f7c:	4252      	negs	r2, r2
 8000f7e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000f82:	4770      	bx	lr

08000f84 <__aeabi_uldivmod>:
 8000f84:	b953      	cbnz	r3, 8000f9c <__aeabi_uldivmod+0x18>
 8000f86:	b94a      	cbnz	r2, 8000f9c <__aeabi_uldivmod+0x18>
 8000f88:	2900      	cmp	r1, #0
 8000f8a:	bf08      	it	eq
 8000f8c:	2800      	cmpeq	r0, #0
 8000f8e:	bf1c      	itt	ne
 8000f90:	f04f 31ff 	movne.w	r1, #4294967295
 8000f94:	f04f 30ff 	movne.w	r0, #4294967295
 8000f98:	f000 b9be 	b.w	8001318 <__aeabi_idiv0>
 8000f9c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000fa0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000fa4:	f000 f83c 	bl	8001020 <__udivmoddi4>
 8000fa8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000fac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000fb0:	b004      	add	sp, #16
 8000fb2:	4770      	bx	lr

08000fb4 <__aeabi_d2lz>:
 8000fb4:	b538      	push	{r3, r4, r5, lr}
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	2300      	movs	r3, #0
 8000fba:	4604      	mov	r4, r0
 8000fbc:	460d      	mov	r5, r1
 8000fbe:	f7ff fdad 	bl	8000b1c <__aeabi_dcmplt>
 8000fc2:	b928      	cbnz	r0, 8000fd0 <__aeabi_d2lz+0x1c>
 8000fc4:	4620      	mov	r0, r4
 8000fc6:	4629      	mov	r1, r5
 8000fc8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000fcc:	f000 b80a 	b.w	8000fe4 <__aeabi_d2ulz>
 8000fd0:	4620      	mov	r0, r4
 8000fd2:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000fd6:	f000 f805 	bl	8000fe4 <__aeabi_d2ulz>
 8000fda:	4240      	negs	r0, r0
 8000fdc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000fe0:	bd38      	pop	{r3, r4, r5, pc}
 8000fe2:	bf00      	nop

08000fe4 <__aeabi_d2ulz>:
 8000fe4:	b5d0      	push	{r4, r6, r7, lr}
 8000fe6:	4b0c      	ldr	r3, [pc, #48]	@ (8001018 <__aeabi_d2ulz+0x34>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	4606      	mov	r6, r0
 8000fec:	460f      	mov	r7, r1
 8000fee:	f7ff fb23 	bl	8000638 <__aeabi_dmul>
 8000ff2:	f7ff fdf9 	bl	8000be8 <__aeabi_d2uiz>
 8000ff6:	4604      	mov	r4, r0
 8000ff8:	f7ff faa4 	bl	8000544 <__aeabi_ui2d>
 8000ffc:	4b07      	ldr	r3, [pc, #28]	@ (800101c <__aeabi_d2ulz+0x38>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	f7ff fb1a 	bl	8000638 <__aeabi_dmul>
 8001004:	4602      	mov	r2, r0
 8001006:	460b      	mov	r3, r1
 8001008:	4630      	mov	r0, r6
 800100a:	4639      	mov	r1, r7
 800100c:	f7ff f95c 	bl	80002c8 <__aeabi_dsub>
 8001010:	f7ff fdea 	bl	8000be8 <__aeabi_d2uiz>
 8001014:	4621      	mov	r1, r4
 8001016:	bdd0      	pop	{r4, r6, r7, pc}
 8001018:	3df00000 	.word	0x3df00000
 800101c:	41f00000 	.word	0x41f00000

08001020 <__udivmoddi4>:
 8001020:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001024:	9d08      	ldr	r5, [sp, #32]
 8001026:	468e      	mov	lr, r1
 8001028:	4604      	mov	r4, r0
 800102a:	4688      	mov	r8, r1
 800102c:	2b00      	cmp	r3, #0
 800102e:	d14a      	bne.n	80010c6 <__udivmoddi4+0xa6>
 8001030:	428a      	cmp	r2, r1
 8001032:	4617      	mov	r7, r2
 8001034:	d962      	bls.n	80010fc <__udivmoddi4+0xdc>
 8001036:	fab2 f682 	clz	r6, r2
 800103a:	b14e      	cbz	r6, 8001050 <__udivmoddi4+0x30>
 800103c:	f1c6 0320 	rsb	r3, r6, #32
 8001040:	fa01 f806 	lsl.w	r8, r1, r6
 8001044:	fa20 f303 	lsr.w	r3, r0, r3
 8001048:	40b7      	lsls	r7, r6
 800104a:	ea43 0808 	orr.w	r8, r3, r8
 800104e:	40b4      	lsls	r4, r6
 8001050:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001054:	fa1f fc87 	uxth.w	ip, r7
 8001058:	fbb8 f1fe 	udiv	r1, r8, lr
 800105c:	0c23      	lsrs	r3, r4, #16
 800105e:	fb0e 8811 	mls	r8, lr, r1, r8
 8001062:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8001066:	fb01 f20c 	mul.w	r2, r1, ip
 800106a:	429a      	cmp	r2, r3
 800106c:	d909      	bls.n	8001082 <__udivmoddi4+0x62>
 800106e:	18fb      	adds	r3, r7, r3
 8001070:	f101 30ff 	add.w	r0, r1, #4294967295
 8001074:	f080 80ea 	bcs.w	800124c <__udivmoddi4+0x22c>
 8001078:	429a      	cmp	r2, r3
 800107a:	f240 80e7 	bls.w	800124c <__udivmoddi4+0x22c>
 800107e:	3902      	subs	r1, #2
 8001080:	443b      	add	r3, r7
 8001082:	1a9a      	subs	r2, r3, r2
 8001084:	b2a3      	uxth	r3, r4
 8001086:	fbb2 f0fe 	udiv	r0, r2, lr
 800108a:	fb0e 2210 	mls	r2, lr, r0, r2
 800108e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001092:	fb00 fc0c 	mul.w	ip, r0, ip
 8001096:	459c      	cmp	ip, r3
 8001098:	d909      	bls.n	80010ae <__udivmoddi4+0x8e>
 800109a:	18fb      	adds	r3, r7, r3
 800109c:	f100 32ff 	add.w	r2, r0, #4294967295
 80010a0:	f080 80d6 	bcs.w	8001250 <__udivmoddi4+0x230>
 80010a4:	459c      	cmp	ip, r3
 80010a6:	f240 80d3 	bls.w	8001250 <__udivmoddi4+0x230>
 80010aa:	443b      	add	r3, r7
 80010ac:	3802      	subs	r0, #2
 80010ae:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80010b2:	eba3 030c 	sub.w	r3, r3, ip
 80010b6:	2100      	movs	r1, #0
 80010b8:	b11d      	cbz	r5, 80010c2 <__udivmoddi4+0xa2>
 80010ba:	40f3      	lsrs	r3, r6
 80010bc:	2200      	movs	r2, #0
 80010be:	e9c5 3200 	strd	r3, r2, [r5]
 80010c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80010c6:	428b      	cmp	r3, r1
 80010c8:	d905      	bls.n	80010d6 <__udivmoddi4+0xb6>
 80010ca:	b10d      	cbz	r5, 80010d0 <__udivmoddi4+0xb0>
 80010cc:	e9c5 0100 	strd	r0, r1, [r5]
 80010d0:	2100      	movs	r1, #0
 80010d2:	4608      	mov	r0, r1
 80010d4:	e7f5      	b.n	80010c2 <__udivmoddi4+0xa2>
 80010d6:	fab3 f183 	clz	r1, r3
 80010da:	2900      	cmp	r1, #0
 80010dc:	d146      	bne.n	800116c <__udivmoddi4+0x14c>
 80010de:	4573      	cmp	r3, lr
 80010e0:	d302      	bcc.n	80010e8 <__udivmoddi4+0xc8>
 80010e2:	4282      	cmp	r2, r0
 80010e4:	f200 8105 	bhi.w	80012f2 <__udivmoddi4+0x2d2>
 80010e8:	1a84      	subs	r4, r0, r2
 80010ea:	eb6e 0203 	sbc.w	r2, lr, r3
 80010ee:	2001      	movs	r0, #1
 80010f0:	4690      	mov	r8, r2
 80010f2:	2d00      	cmp	r5, #0
 80010f4:	d0e5      	beq.n	80010c2 <__udivmoddi4+0xa2>
 80010f6:	e9c5 4800 	strd	r4, r8, [r5]
 80010fa:	e7e2      	b.n	80010c2 <__udivmoddi4+0xa2>
 80010fc:	2a00      	cmp	r2, #0
 80010fe:	f000 8090 	beq.w	8001222 <__udivmoddi4+0x202>
 8001102:	fab2 f682 	clz	r6, r2
 8001106:	2e00      	cmp	r6, #0
 8001108:	f040 80a4 	bne.w	8001254 <__udivmoddi4+0x234>
 800110c:	1a8a      	subs	r2, r1, r2
 800110e:	0c03      	lsrs	r3, r0, #16
 8001110:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001114:	b280      	uxth	r0, r0
 8001116:	b2bc      	uxth	r4, r7
 8001118:	2101      	movs	r1, #1
 800111a:	fbb2 fcfe 	udiv	ip, r2, lr
 800111e:	fb0e 221c 	mls	r2, lr, ip, r2
 8001122:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001126:	fb04 f20c 	mul.w	r2, r4, ip
 800112a:	429a      	cmp	r2, r3
 800112c:	d907      	bls.n	800113e <__udivmoddi4+0x11e>
 800112e:	18fb      	adds	r3, r7, r3
 8001130:	f10c 38ff 	add.w	r8, ip, #4294967295
 8001134:	d202      	bcs.n	800113c <__udivmoddi4+0x11c>
 8001136:	429a      	cmp	r2, r3
 8001138:	f200 80e0 	bhi.w	80012fc <__udivmoddi4+0x2dc>
 800113c:	46c4      	mov	ip, r8
 800113e:	1a9b      	subs	r3, r3, r2
 8001140:	fbb3 f2fe 	udiv	r2, r3, lr
 8001144:	fb0e 3312 	mls	r3, lr, r2, r3
 8001148:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800114c:	fb02 f404 	mul.w	r4, r2, r4
 8001150:	429c      	cmp	r4, r3
 8001152:	d907      	bls.n	8001164 <__udivmoddi4+0x144>
 8001154:	18fb      	adds	r3, r7, r3
 8001156:	f102 30ff 	add.w	r0, r2, #4294967295
 800115a:	d202      	bcs.n	8001162 <__udivmoddi4+0x142>
 800115c:	429c      	cmp	r4, r3
 800115e:	f200 80ca 	bhi.w	80012f6 <__udivmoddi4+0x2d6>
 8001162:	4602      	mov	r2, r0
 8001164:	1b1b      	subs	r3, r3, r4
 8001166:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800116a:	e7a5      	b.n	80010b8 <__udivmoddi4+0x98>
 800116c:	f1c1 0620 	rsb	r6, r1, #32
 8001170:	408b      	lsls	r3, r1
 8001172:	fa22 f706 	lsr.w	r7, r2, r6
 8001176:	431f      	orrs	r7, r3
 8001178:	fa0e f401 	lsl.w	r4, lr, r1
 800117c:	fa20 f306 	lsr.w	r3, r0, r6
 8001180:	fa2e fe06 	lsr.w	lr, lr, r6
 8001184:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8001188:	4323      	orrs	r3, r4
 800118a:	fa00 f801 	lsl.w	r8, r0, r1
 800118e:	fa1f fc87 	uxth.w	ip, r7
 8001192:	fbbe f0f9 	udiv	r0, lr, r9
 8001196:	0c1c      	lsrs	r4, r3, #16
 8001198:	fb09 ee10 	mls	lr, r9, r0, lr
 800119c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80011a0:	fb00 fe0c 	mul.w	lr, r0, ip
 80011a4:	45a6      	cmp	lr, r4
 80011a6:	fa02 f201 	lsl.w	r2, r2, r1
 80011aa:	d909      	bls.n	80011c0 <__udivmoddi4+0x1a0>
 80011ac:	193c      	adds	r4, r7, r4
 80011ae:	f100 3aff 	add.w	sl, r0, #4294967295
 80011b2:	f080 809c 	bcs.w	80012ee <__udivmoddi4+0x2ce>
 80011b6:	45a6      	cmp	lr, r4
 80011b8:	f240 8099 	bls.w	80012ee <__udivmoddi4+0x2ce>
 80011bc:	3802      	subs	r0, #2
 80011be:	443c      	add	r4, r7
 80011c0:	eba4 040e 	sub.w	r4, r4, lr
 80011c4:	fa1f fe83 	uxth.w	lr, r3
 80011c8:	fbb4 f3f9 	udiv	r3, r4, r9
 80011cc:	fb09 4413 	mls	r4, r9, r3, r4
 80011d0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80011d4:	fb03 fc0c 	mul.w	ip, r3, ip
 80011d8:	45a4      	cmp	ip, r4
 80011da:	d908      	bls.n	80011ee <__udivmoddi4+0x1ce>
 80011dc:	193c      	adds	r4, r7, r4
 80011de:	f103 3eff 	add.w	lr, r3, #4294967295
 80011e2:	f080 8082 	bcs.w	80012ea <__udivmoddi4+0x2ca>
 80011e6:	45a4      	cmp	ip, r4
 80011e8:	d97f      	bls.n	80012ea <__udivmoddi4+0x2ca>
 80011ea:	3b02      	subs	r3, #2
 80011ec:	443c      	add	r4, r7
 80011ee:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80011f2:	eba4 040c 	sub.w	r4, r4, ip
 80011f6:	fba0 ec02 	umull	lr, ip, r0, r2
 80011fa:	4564      	cmp	r4, ip
 80011fc:	4673      	mov	r3, lr
 80011fe:	46e1      	mov	r9, ip
 8001200:	d362      	bcc.n	80012c8 <__udivmoddi4+0x2a8>
 8001202:	d05f      	beq.n	80012c4 <__udivmoddi4+0x2a4>
 8001204:	b15d      	cbz	r5, 800121e <__udivmoddi4+0x1fe>
 8001206:	ebb8 0203 	subs.w	r2, r8, r3
 800120a:	eb64 0409 	sbc.w	r4, r4, r9
 800120e:	fa04 f606 	lsl.w	r6, r4, r6
 8001212:	fa22 f301 	lsr.w	r3, r2, r1
 8001216:	431e      	orrs	r6, r3
 8001218:	40cc      	lsrs	r4, r1
 800121a:	e9c5 6400 	strd	r6, r4, [r5]
 800121e:	2100      	movs	r1, #0
 8001220:	e74f      	b.n	80010c2 <__udivmoddi4+0xa2>
 8001222:	fbb1 fcf2 	udiv	ip, r1, r2
 8001226:	0c01      	lsrs	r1, r0, #16
 8001228:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800122c:	b280      	uxth	r0, r0
 800122e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8001232:	463b      	mov	r3, r7
 8001234:	4638      	mov	r0, r7
 8001236:	463c      	mov	r4, r7
 8001238:	46b8      	mov	r8, r7
 800123a:	46be      	mov	lr, r7
 800123c:	2620      	movs	r6, #32
 800123e:	fbb1 f1f7 	udiv	r1, r1, r7
 8001242:	eba2 0208 	sub.w	r2, r2, r8
 8001246:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800124a:	e766      	b.n	800111a <__udivmoddi4+0xfa>
 800124c:	4601      	mov	r1, r0
 800124e:	e718      	b.n	8001082 <__udivmoddi4+0x62>
 8001250:	4610      	mov	r0, r2
 8001252:	e72c      	b.n	80010ae <__udivmoddi4+0x8e>
 8001254:	f1c6 0220 	rsb	r2, r6, #32
 8001258:	fa2e f302 	lsr.w	r3, lr, r2
 800125c:	40b7      	lsls	r7, r6
 800125e:	40b1      	lsls	r1, r6
 8001260:	fa20 f202 	lsr.w	r2, r0, r2
 8001264:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001268:	430a      	orrs	r2, r1
 800126a:	fbb3 f8fe 	udiv	r8, r3, lr
 800126e:	b2bc      	uxth	r4, r7
 8001270:	fb0e 3318 	mls	r3, lr, r8, r3
 8001274:	0c11      	lsrs	r1, r2, #16
 8001276:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800127a:	fb08 f904 	mul.w	r9, r8, r4
 800127e:	40b0      	lsls	r0, r6
 8001280:	4589      	cmp	r9, r1
 8001282:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8001286:	b280      	uxth	r0, r0
 8001288:	d93e      	bls.n	8001308 <__udivmoddi4+0x2e8>
 800128a:	1879      	adds	r1, r7, r1
 800128c:	f108 3cff 	add.w	ip, r8, #4294967295
 8001290:	d201      	bcs.n	8001296 <__udivmoddi4+0x276>
 8001292:	4589      	cmp	r9, r1
 8001294:	d81f      	bhi.n	80012d6 <__udivmoddi4+0x2b6>
 8001296:	eba1 0109 	sub.w	r1, r1, r9
 800129a:	fbb1 f9fe 	udiv	r9, r1, lr
 800129e:	fb09 f804 	mul.w	r8, r9, r4
 80012a2:	fb0e 1119 	mls	r1, lr, r9, r1
 80012a6:	b292      	uxth	r2, r2
 80012a8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80012ac:	4542      	cmp	r2, r8
 80012ae:	d229      	bcs.n	8001304 <__udivmoddi4+0x2e4>
 80012b0:	18ba      	adds	r2, r7, r2
 80012b2:	f109 31ff 	add.w	r1, r9, #4294967295
 80012b6:	d2c4      	bcs.n	8001242 <__udivmoddi4+0x222>
 80012b8:	4542      	cmp	r2, r8
 80012ba:	d2c2      	bcs.n	8001242 <__udivmoddi4+0x222>
 80012bc:	f1a9 0102 	sub.w	r1, r9, #2
 80012c0:	443a      	add	r2, r7
 80012c2:	e7be      	b.n	8001242 <__udivmoddi4+0x222>
 80012c4:	45f0      	cmp	r8, lr
 80012c6:	d29d      	bcs.n	8001204 <__udivmoddi4+0x1e4>
 80012c8:	ebbe 0302 	subs.w	r3, lr, r2
 80012cc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80012d0:	3801      	subs	r0, #1
 80012d2:	46e1      	mov	r9, ip
 80012d4:	e796      	b.n	8001204 <__udivmoddi4+0x1e4>
 80012d6:	eba7 0909 	sub.w	r9, r7, r9
 80012da:	4449      	add	r1, r9
 80012dc:	f1a8 0c02 	sub.w	ip, r8, #2
 80012e0:	fbb1 f9fe 	udiv	r9, r1, lr
 80012e4:	fb09 f804 	mul.w	r8, r9, r4
 80012e8:	e7db      	b.n	80012a2 <__udivmoddi4+0x282>
 80012ea:	4673      	mov	r3, lr
 80012ec:	e77f      	b.n	80011ee <__udivmoddi4+0x1ce>
 80012ee:	4650      	mov	r0, sl
 80012f0:	e766      	b.n	80011c0 <__udivmoddi4+0x1a0>
 80012f2:	4608      	mov	r0, r1
 80012f4:	e6fd      	b.n	80010f2 <__udivmoddi4+0xd2>
 80012f6:	443b      	add	r3, r7
 80012f8:	3a02      	subs	r2, #2
 80012fa:	e733      	b.n	8001164 <__udivmoddi4+0x144>
 80012fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8001300:	443b      	add	r3, r7
 8001302:	e71c      	b.n	800113e <__udivmoddi4+0x11e>
 8001304:	4649      	mov	r1, r9
 8001306:	e79c      	b.n	8001242 <__udivmoddi4+0x222>
 8001308:	eba1 0109 	sub.w	r1, r1, r9
 800130c:	46c4      	mov	ip, r8
 800130e:	fbb1 f9fe 	udiv	r9, r1, lr
 8001312:	fb09 f804 	mul.w	r8, r9, r4
 8001316:	e7c4      	b.n	80012a2 <__udivmoddi4+0x282>

08001318 <__aeabi_idiv0>:
 8001318:	4770      	bx	lr
 800131a:	bf00      	nop

0800131c <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001320:	4b17      	ldr	r3, [pc, #92]	@ (8001380 <MX_CAN1_Init+0x64>)
 8001322:	4a18      	ldr	r2, [pc, #96]	@ (8001384 <MX_CAN1_Init+0x68>)
 8001324:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 5;
 8001326:	4b16      	ldr	r3, [pc, #88]	@ (8001380 <MX_CAN1_Init+0x64>)
 8001328:	2205      	movs	r2, #5
 800132a:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800132c:	4b14      	ldr	r3, [pc, #80]	@ (8001380 <MX_CAN1_Init+0x64>)
 800132e:	2200      	movs	r2, #0
 8001330:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001332:	4b13      	ldr	r3, [pc, #76]	@ (8001380 <MX_CAN1_Init+0x64>)
 8001334:	2200      	movs	r2, #0
 8001336:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_15TQ;
 8001338:	4b11      	ldr	r3, [pc, #68]	@ (8001380 <MX_CAN1_Init+0x64>)
 800133a:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 800133e:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001340:	4b0f      	ldr	r3, [pc, #60]	@ (8001380 <MX_CAN1_Init+0x64>)
 8001342:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001346:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001348:	4b0d      	ldr	r3, [pc, #52]	@ (8001380 <MX_CAN1_Init+0x64>)
 800134a:	2200      	movs	r2, #0
 800134c:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800134e:	4b0c      	ldr	r3, [pc, #48]	@ (8001380 <MX_CAN1_Init+0x64>)
 8001350:	2200      	movs	r2, #0
 8001352:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001354:	4b0a      	ldr	r3, [pc, #40]	@ (8001380 <MX_CAN1_Init+0x64>)
 8001356:	2200      	movs	r2, #0
 8001358:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800135a:	4b09      	ldr	r3, [pc, #36]	@ (8001380 <MX_CAN1_Init+0x64>)
 800135c:	2200      	movs	r2, #0
 800135e:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001360:	4b07      	ldr	r3, [pc, #28]	@ (8001380 <MX_CAN1_Init+0x64>)
 8001362:	2200      	movs	r2, #0
 8001364:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001366:	4b06      	ldr	r3, [pc, #24]	@ (8001380 <MX_CAN1_Init+0x64>)
 8001368:	2200      	movs	r2, #0
 800136a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800136c:	4804      	ldr	r0, [pc, #16]	@ (8001380 <MX_CAN1_Init+0x64>)
 800136e:	f000 ff39 	bl	80021e4 <HAL_CAN_Init>
 8001372:	4603      	mov	r3, r0
 8001374:	2b00      	cmp	r3, #0
 8001376:	d001      	beq.n	800137c <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8001378:	f000 fc16 	bl	8001ba8 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 800137c:	bf00      	nop
 800137e:	bd80      	pop	{r7, pc}
 8001380:	2000055c 	.word	0x2000055c
 8001384:	40006400 	.word	0x40006400

08001388 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b08a      	sub	sp, #40	@ 0x28
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001390:	f107 0314 	add.w	r3, r7, #20
 8001394:	2200      	movs	r2, #0
 8001396:	601a      	str	r2, [r3, #0]
 8001398:	605a      	str	r2, [r3, #4]
 800139a:	609a      	str	r2, [r3, #8]
 800139c:	60da      	str	r2, [r3, #12]
 800139e:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	4a19      	ldr	r2, [pc, #100]	@ (800140c <HAL_CAN_MspInit+0x84>)
 80013a6:	4293      	cmp	r3, r2
 80013a8:	d12c      	bne.n	8001404 <HAL_CAN_MspInit+0x7c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80013aa:	2300      	movs	r3, #0
 80013ac:	613b      	str	r3, [r7, #16]
 80013ae:	4b18      	ldr	r3, [pc, #96]	@ (8001410 <HAL_CAN_MspInit+0x88>)
 80013b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013b2:	4a17      	ldr	r2, [pc, #92]	@ (8001410 <HAL_CAN_MspInit+0x88>)
 80013b4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80013b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80013ba:	4b15      	ldr	r3, [pc, #84]	@ (8001410 <HAL_CAN_MspInit+0x88>)
 80013bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80013c2:	613b      	str	r3, [r7, #16]
 80013c4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013c6:	2300      	movs	r3, #0
 80013c8:	60fb      	str	r3, [r7, #12]
 80013ca:	4b11      	ldr	r3, [pc, #68]	@ (8001410 <HAL_CAN_MspInit+0x88>)
 80013cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ce:	4a10      	ldr	r2, [pc, #64]	@ (8001410 <HAL_CAN_MspInit+0x88>)
 80013d0:	f043 0302 	orr.w	r3, r3, #2
 80013d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80013d6:	4b0e      	ldr	r3, [pc, #56]	@ (8001410 <HAL_CAN_MspInit+0x88>)
 80013d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013da:	f003 0302 	and.w	r3, r3, #2
 80013de:	60fb      	str	r3, [r7, #12]
 80013e0:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80013e2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80013e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013e8:	2302      	movs	r3, #2
 80013ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ec:	2300      	movs	r3, #0
 80013ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013f0:	2303      	movs	r3, #3
 80013f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80013f4:	2309      	movs	r3, #9
 80013f6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013f8:	f107 0314 	add.w	r3, r7, #20
 80013fc:	4619      	mov	r1, r3
 80013fe:	4805      	ldr	r0, [pc, #20]	@ (8001414 <HAL_CAN_MspInit+0x8c>)
 8001400:	f001 fa74 	bl	80028ec <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8001404:	bf00      	nop
 8001406:	3728      	adds	r7, #40	@ 0x28
 8001408:	46bd      	mov	sp, r7
 800140a:	bd80      	pop	{r7, pc}
 800140c:	40006400 	.word	0x40006400
 8001410:	40023800 	.word	0x40023800
 8001414:	40020400 	.word	0x40020400

08001418 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001418:	b480      	push	{r7}
 800141a:	b085      	sub	sp, #20
 800141c:	af00      	add	r7, sp, #0
 800141e:	60f8      	str	r0, [r7, #12]
 8001420:	60b9      	str	r1, [r7, #8]
 8001422:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	4a07      	ldr	r2, [pc, #28]	@ (8001444 <vApplicationGetIdleTaskMemory+0x2c>)
 8001428:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800142a:	68bb      	ldr	r3, [r7, #8]
 800142c:	4a06      	ldr	r2, [pc, #24]	@ (8001448 <vApplicationGetIdleTaskMemory+0x30>)
 800142e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	2280      	movs	r2, #128	@ 0x80
 8001434:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001436:	bf00      	nop
 8001438:	3714      	adds	r7, #20
 800143a:	46bd      	mov	sp, r7
 800143c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001440:	4770      	bx	lr
 8001442:	bf00      	nop
 8001444:	20000588 	.word	0x20000588
 8001448:	20000628 	.word	0x20000628

0800144c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800144c:	b5b0      	push	{r4, r5, r7, lr}
 800144e:	b088      	sub	sp, #32
 8001450:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8001452:	4b0a      	ldr	r3, [pc, #40]	@ (800147c <MX_FREERTOS_Init+0x30>)
 8001454:	1d3c      	adds	r4, r7, #4
 8001456:	461d      	mov	r5, r3
 8001458:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800145a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800145c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001460:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001464:	1d3b      	adds	r3, r7, #4
 8001466:	2100      	movs	r1, #0
 8001468:	4618      	mov	r0, r3
 800146a:	f005 fbfc 	bl	8006c66 <osThreadCreate>
 800146e:	4603      	mov	r3, r0
 8001470:	4a03      	ldr	r2, [pc, #12]	@ (8001480 <MX_FREERTOS_Init+0x34>)
 8001472:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8001474:	bf00      	nop
 8001476:	3720      	adds	r7, #32
 8001478:	46bd      	mov	sp, r7
 800147a:	bdb0      	pop	{r4, r5, r7, pc}
 800147c:	0800d704 	.word	0x0800d704
 8001480:	20000584 	.word	0x20000584

08001484 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b082      	sub	sp, #8
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800148c:	2001      	movs	r0, #1
 800148e:	f005 fc36 	bl	8006cfe <osDelay>
 8001492:	e7fb      	b.n	800148c <StartDefaultTask+0x8>

08001494 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b08a      	sub	sp, #40	@ 0x28
 8001498:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800149a:	f107 0314 	add.w	r3, r7, #20
 800149e:	2200      	movs	r2, #0
 80014a0:	601a      	str	r2, [r3, #0]
 80014a2:	605a      	str	r2, [r3, #4]
 80014a4:	609a      	str	r2, [r3, #8]
 80014a6:	60da      	str	r2, [r3, #12]
 80014a8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014aa:	2300      	movs	r3, #0
 80014ac:	613b      	str	r3, [r7, #16]
 80014ae:	4b2d      	ldr	r3, [pc, #180]	@ (8001564 <MX_GPIO_Init+0xd0>)
 80014b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014b2:	4a2c      	ldr	r2, [pc, #176]	@ (8001564 <MX_GPIO_Init+0xd0>)
 80014b4:	f043 0304 	orr.w	r3, r3, #4
 80014b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ba:	4b2a      	ldr	r3, [pc, #168]	@ (8001564 <MX_GPIO_Init+0xd0>)
 80014bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014be:	f003 0304 	and.w	r3, r3, #4
 80014c2:	613b      	str	r3, [r7, #16]
 80014c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014c6:	2300      	movs	r3, #0
 80014c8:	60fb      	str	r3, [r7, #12]
 80014ca:	4b26      	ldr	r3, [pc, #152]	@ (8001564 <MX_GPIO_Init+0xd0>)
 80014cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ce:	4a25      	ldr	r2, [pc, #148]	@ (8001564 <MX_GPIO_Init+0xd0>)
 80014d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80014d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80014d6:	4b23      	ldr	r3, [pc, #140]	@ (8001564 <MX_GPIO_Init+0xd0>)
 80014d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80014de:	60fb      	str	r3, [r7, #12]
 80014e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014e2:	2300      	movs	r3, #0
 80014e4:	60bb      	str	r3, [r7, #8]
 80014e6:	4b1f      	ldr	r3, [pc, #124]	@ (8001564 <MX_GPIO_Init+0xd0>)
 80014e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ea:	4a1e      	ldr	r2, [pc, #120]	@ (8001564 <MX_GPIO_Init+0xd0>)
 80014ec:	f043 0301 	orr.w	r3, r3, #1
 80014f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80014f2:	4b1c      	ldr	r3, [pc, #112]	@ (8001564 <MX_GPIO_Init+0xd0>)
 80014f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014f6:	f003 0301 	and.w	r3, r3, #1
 80014fa:	60bb      	str	r3, [r7, #8]
 80014fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014fe:	2300      	movs	r3, #0
 8001500:	607b      	str	r3, [r7, #4]
 8001502:	4b18      	ldr	r3, [pc, #96]	@ (8001564 <MX_GPIO_Init+0xd0>)
 8001504:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001506:	4a17      	ldr	r2, [pc, #92]	@ (8001564 <MX_GPIO_Init+0xd0>)
 8001508:	f043 0302 	orr.w	r3, r3, #2
 800150c:	6313      	str	r3, [r2, #48]	@ 0x30
 800150e:	4b15      	ldr	r3, [pc, #84]	@ (8001564 <MX_GPIO_Init+0xd0>)
 8001510:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001512:	f003 0302 	and.w	r3, r3, #2
 8001516:	607b      	str	r3, [r7, #4]
 8001518:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800151a:	2200      	movs	r2, #0
 800151c:	2120      	movs	r1, #32
 800151e:	4812      	ldr	r0, [pc, #72]	@ (8001568 <MX_GPIO_Init+0xd4>)
 8001520:	f001 fb78 	bl	8002c14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001524:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001528:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800152a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800152e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001530:	2300      	movs	r3, #0
 8001532:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001534:	f107 0314 	add.w	r3, r7, #20
 8001538:	4619      	mov	r1, r3
 800153a:	480c      	ldr	r0, [pc, #48]	@ (800156c <MX_GPIO_Init+0xd8>)
 800153c:	f001 f9d6 	bl	80028ec <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001540:	2320      	movs	r3, #32
 8001542:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001544:	2301      	movs	r3, #1
 8001546:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001548:	2300      	movs	r3, #0
 800154a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800154c:	2300      	movs	r3, #0
 800154e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001550:	f107 0314 	add.w	r3, r7, #20
 8001554:	4619      	mov	r1, r3
 8001556:	4804      	ldr	r0, [pc, #16]	@ (8001568 <MX_GPIO_Init+0xd4>)
 8001558:	f001 f9c8 	bl	80028ec <HAL_GPIO_Init>

}
 800155c:	bf00      	nop
 800155e:	3728      	adds	r7, #40	@ 0x28
 8001560:	46bd      	mov	sp, r7
 8001562:	bd80      	pop	{r7, pc}
 8001564:	40023800 	.word	0x40023800
 8001568:	40020000 	.word	0x40020000
 800156c:	40020800 	.word	0x40020800

08001570 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001574:	4b12      	ldr	r3, [pc, #72]	@ (80015c0 <MX_I2C1_Init+0x50>)
 8001576:	4a13      	ldr	r2, [pc, #76]	@ (80015c4 <MX_I2C1_Init+0x54>)
 8001578:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800157a:	4b11      	ldr	r3, [pc, #68]	@ (80015c0 <MX_I2C1_Init+0x50>)
 800157c:	4a12      	ldr	r2, [pc, #72]	@ (80015c8 <MX_I2C1_Init+0x58>)
 800157e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001580:	4b0f      	ldr	r3, [pc, #60]	@ (80015c0 <MX_I2C1_Init+0x50>)
 8001582:	2200      	movs	r2, #0
 8001584:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001586:	4b0e      	ldr	r3, [pc, #56]	@ (80015c0 <MX_I2C1_Init+0x50>)
 8001588:	2200      	movs	r2, #0
 800158a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800158c:	4b0c      	ldr	r3, [pc, #48]	@ (80015c0 <MX_I2C1_Init+0x50>)
 800158e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001592:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001594:	4b0a      	ldr	r3, [pc, #40]	@ (80015c0 <MX_I2C1_Init+0x50>)
 8001596:	2200      	movs	r2, #0
 8001598:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800159a:	4b09      	ldr	r3, [pc, #36]	@ (80015c0 <MX_I2C1_Init+0x50>)
 800159c:	2200      	movs	r2, #0
 800159e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80015a0:	4b07      	ldr	r3, [pc, #28]	@ (80015c0 <MX_I2C1_Init+0x50>)
 80015a2:	2200      	movs	r2, #0
 80015a4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80015a6:	4b06      	ldr	r3, [pc, #24]	@ (80015c0 <MX_I2C1_Init+0x50>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80015ac:	4804      	ldr	r0, [pc, #16]	@ (80015c0 <MX_I2C1_Init+0x50>)
 80015ae:	f001 fb4b 	bl	8002c48 <HAL_I2C_Init>
 80015b2:	4603      	mov	r3, r0
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d001      	beq.n	80015bc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80015b8:	f000 faf6 	bl	8001ba8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80015bc:	bf00      	nop
 80015be:	bd80      	pop	{r7, pc}
 80015c0:	20000828 	.word	0x20000828
 80015c4:	40005400 	.word	0x40005400
 80015c8:	000186a0 	.word	0x000186a0

080015cc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b08a      	sub	sp, #40	@ 0x28
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015d4:	f107 0314 	add.w	r3, r7, #20
 80015d8:	2200      	movs	r2, #0
 80015da:	601a      	str	r2, [r3, #0]
 80015dc:	605a      	str	r2, [r3, #4]
 80015de:	609a      	str	r2, [r3, #8]
 80015e0:	60da      	str	r2, [r3, #12]
 80015e2:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	4a19      	ldr	r2, [pc, #100]	@ (8001650 <HAL_I2C_MspInit+0x84>)
 80015ea:	4293      	cmp	r3, r2
 80015ec:	d12b      	bne.n	8001646 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015ee:	2300      	movs	r3, #0
 80015f0:	613b      	str	r3, [r7, #16]
 80015f2:	4b18      	ldr	r3, [pc, #96]	@ (8001654 <HAL_I2C_MspInit+0x88>)
 80015f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015f6:	4a17      	ldr	r2, [pc, #92]	@ (8001654 <HAL_I2C_MspInit+0x88>)
 80015f8:	f043 0302 	orr.w	r3, r3, #2
 80015fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80015fe:	4b15      	ldr	r3, [pc, #84]	@ (8001654 <HAL_I2C_MspInit+0x88>)
 8001600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001602:	f003 0302 	and.w	r3, r3, #2
 8001606:	613b      	str	r3, [r7, #16]
 8001608:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800160a:	23c0      	movs	r3, #192	@ 0xc0
 800160c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800160e:	2312      	movs	r3, #18
 8001610:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001612:	2300      	movs	r3, #0
 8001614:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001616:	2303      	movs	r3, #3
 8001618:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800161a:	2304      	movs	r3, #4
 800161c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800161e:	f107 0314 	add.w	r3, r7, #20
 8001622:	4619      	mov	r1, r3
 8001624:	480c      	ldr	r0, [pc, #48]	@ (8001658 <HAL_I2C_MspInit+0x8c>)
 8001626:	f001 f961 	bl	80028ec <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800162a:	2300      	movs	r3, #0
 800162c:	60fb      	str	r3, [r7, #12]
 800162e:	4b09      	ldr	r3, [pc, #36]	@ (8001654 <HAL_I2C_MspInit+0x88>)
 8001630:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001632:	4a08      	ldr	r2, [pc, #32]	@ (8001654 <HAL_I2C_MspInit+0x88>)
 8001634:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001638:	6413      	str	r3, [r2, #64]	@ 0x40
 800163a:	4b06      	ldr	r3, [pc, #24]	@ (8001654 <HAL_I2C_MspInit+0x88>)
 800163c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800163e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001642:	60fb      	str	r3, [r7, #12]
 8001644:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001646:	bf00      	nop
 8001648:	3728      	adds	r7, #40	@ 0x28
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	40005400 	.word	0x40005400
 8001654:	40023800 	.word	0x40023800
 8001658:	40020400 	.word	0x40020400

0800165c <__io_putchar>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


int __io_putchar(int ch)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b082      	sub	sp, #8
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8001664:	1d39      	adds	r1, r7, #4
 8001666:	f04f 33ff 	mov.w	r3, #4294967295
 800166a:	2201      	movs	r2, #1
 800166c:	4807      	ldr	r0, [pc, #28]	@ (800168c <__io_putchar+0x30>)
 800166e:	f004 f8e5 	bl	800583c <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8001672:	1d39      	adds	r1, r7, #4
 8001674:	f04f 33ff 	mov.w	r3, #4294967295
 8001678:	2201      	movs	r2, #1
 800167a:	4805      	ldr	r0, [pc, #20]	@ (8001690 <__io_putchar+0x34>)
 800167c:	f004 f8de 	bl	800583c <HAL_UART_Transmit>
	return ch;
 8001680:	687b      	ldr	r3, [r7, #4]
}
 8001682:	4618      	mov	r0, r3
 8001684:	3708      	adds	r7, #8
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	200008e0 	.word	0x200008e0
 8001690:	20000928 	.word	0x20000928

08001694 <addition>:

int addition(int argc, char ** argv,h_shell_t *h_shell){
 8001694:	b580      	push	{r7, lr}
 8001696:	b086      	sub	sp, #24
 8001698:	af00      	add	r7, sp, #0
 800169a:	60f8      	str	r0, [r7, #12]
 800169c:	60b9      	str	r1, [r7, #8]
 800169e:	607a      	str	r2, [r7, #4]
	int sum=0;
 80016a0:	2300      	movs	r3, #0
 80016a2:	617b      	str	r3, [r7, #20]
	for(int i=1;i<argc;i++){
 80016a4:	2301      	movs	r3, #1
 80016a6:	613b      	str	r3, [r7, #16]
 80016a8:	e00e      	b.n	80016c8 <addition+0x34>
		sum+=atoi(argv[i]);
 80016aa:	693b      	ldr	r3, [r7, #16]
 80016ac:	009b      	lsls	r3, r3, #2
 80016ae:	68ba      	ldr	r2, [r7, #8]
 80016b0:	4413      	add	r3, r2
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	4618      	mov	r0, r3
 80016b6:	f007 fdc2 	bl	800923e <atoi>
 80016ba:	4602      	mov	r2, r0
 80016bc:	697b      	ldr	r3, [r7, #20]
 80016be:	4413      	add	r3, r2
 80016c0:	617b      	str	r3, [r7, #20]
	for(int i=1;i<argc;i++){
 80016c2:	693b      	ldr	r3, [r7, #16]
 80016c4:	3301      	adds	r3, #1
 80016c6:	613b      	str	r3, [r7, #16]
 80016c8:	693a      	ldr	r2, [r7, #16]
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	429a      	cmp	r2, r3
 80016ce:	dbec      	blt.n	80016aa <addition+0x16>
	}
	printf("\r\nsum=%d\r\n",sum);
 80016d0:	6979      	ldr	r1, [r7, #20]
 80016d2:	4804      	ldr	r0, [pc, #16]	@ (80016e4 <addition+0x50>)
 80016d4:	f009 fa20 	bl	800ab18 <iprintf>
	return sum;
 80016d8:	697b      	ldr	r3, [r7, #20]
}
 80016da:	4618      	mov	r0, r3
 80016dc:	3718      	adds	r7, #24
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	0800d720 	.word	0x0800d720

080016e8 <drv_uart_receive>:

uint8_t drv_uart_receive(char * pData, uint16_t size){
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b082      	sub	sp, #8
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
 80016f0:	460b      	mov	r3, r1
 80016f2:	807b      	strh	r3, [r7, #2]
	HAL_UART_Receive(&huart1, (uint8_t*)pData, size, HAL_MAX_DELAY);
 80016f4:	887a      	ldrh	r2, [r7, #2]
 80016f6:	f04f 33ff 	mov.w	r3, #4294967295
 80016fa:	6879      	ldr	r1, [r7, #4]
 80016fc:	4803      	ldr	r0, [pc, #12]	@ (800170c <drv_uart_receive+0x24>)
 80016fe:	f004 f928 	bl	8005952 <HAL_UART_Receive>
	return 0;
 8001702:	2300      	movs	r3, #0
}
 8001704:	4618      	mov	r0, r3
 8001706:	3708      	adds	r7, #8
 8001708:	46bd      	mov	sp, r7
 800170a:	bd80      	pop	{r7, pc}
 800170c:	200008e0 	.word	0x200008e0

08001710 <drv_uart_transmit>:


uint8_t drv_uart_transmit(char * pData, uint16_t size){
 8001710:	b580      	push	{r7, lr}
 8001712:	b082      	sub	sp, #8
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
 8001718:	460b      	mov	r3, r1
 800171a:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart1, (uint8_t*)pData, size, HAL_MAX_DELAY);
 800171c:	887a      	ldrh	r2, [r7, #2]
 800171e:	f04f 33ff 	mov.w	r3, #4294967295
 8001722:	6879      	ldr	r1, [r7, #4]
 8001724:	4803      	ldr	r0, [pc, #12]	@ (8001734 <drv_uart_transmit+0x24>)
 8001726:	f004 f889 	bl	800583c <HAL_UART_Transmit>
	return 0;
 800172a:	2300      	movs	r3, #0
}
 800172c:	4618      	mov	r0, r3
 800172e:	3708      	adds	r7, #8
 8001730:	46bd      	mov	sp, r7
 8001732:	bd80      	pop	{r7, pc}
 8001734:	200008e0 	.word	0x200008e0

08001738 <GET_T>:
				.drv_shell_transmit = drv_uart_transmit
		}

};

int GET_T(int argc, char ** argv,h_shell_t *h_shell){
 8001738:	b580      	push	{r7, lr}
 800173a:	b086      	sub	sp, #24
 800173c:	af00      	add	r7, sp, #0
 800173e:	60f8      	str	r0, [r7, #12]
 8001740:	60b9      	str	r1, [r7, #8]
 8001742:	607a      	str	r2, [r7, #4]
	float temperature;
	BMP280_Read_Data(&temperature, NULL);
 8001744:	f107 0314 	add.w	r3, r7, #20
 8001748:	2100      	movs	r1, #0
 800174a:	4618      	mov	r0, r3
 800174c:	f006 ffc8 	bl	80086e0 <BMP280_Read_Data>
	printf("Temprature compense sur 10 caractres %f\r\n", temperature);
 8001750:	697b      	ldr	r3, [r7, #20]
 8001752:	4618      	mov	r0, r3
 8001754:	f7fe ff18 	bl	8000588 <__aeabi_f2d>
 8001758:	4602      	mov	r2, r0
 800175a:	460b      	mov	r3, r1
 800175c:	4803      	ldr	r0, [pc, #12]	@ (800176c <GET_T+0x34>)
 800175e:	f009 f9db 	bl	800ab18 <iprintf>
	return 0;
 8001762:	2300      	movs	r3, #0
}
 8001764:	4618      	mov	r0, r3
 8001766:	3718      	adds	r7, #24
 8001768:	46bd      	mov	sp, r7
 800176a:	bd80      	pop	{r7, pc}
 800176c:	0800d72c 	.word	0x0800d72c

08001770 <GET_P>:

int GET_P(int argc, char ** argv,h_shell_t *h_shell){
 8001770:	b580      	push	{r7, lr}
 8001772:	b086      	sub	sp, #24
 8001774:	af00      	add	r7, sp, #0
 8001776:	60f8      	str	r0, [r7, #12]
 8001778:	60b9      	str	r1, [r7, #8]
 800177a:	607a      	str	r2, [r7, #4]
	float pression;
	BMP280_Read_Data(NULL, &pression);
 800177c:	f107 0314 	add.w	r3, r7, #20
 8001780:	4619      	mov	r1, r3
 8001782:	2000      	movs	r0, #0
 8001784:	f006 ffac 	bl	80086e0 <BMP280_Read_Data>
	printf("Pression compense sur 10 caractres %.3f \r\n",pression);
 8001788:	697b      	ldr	r3, [r7, #20]
 800178a:	4618      	mov	r0, r3
 800178c:	f7fe fefc 	bl	8000588 <__aeabi_f2d>
 8001790:	4602      	mov	r2, r0
 8001792:	460b      	mov	r3, r1
 8001794:	4803      	ldr	r0, [pc, #12]	@ (80017a4 <GET_P+0x34>)
 8001796:	f009 f9bf 	bl	800ab18 <iprintf>
	return 0;
 800179a:	2300      	movs	r3, #0
}
 800179c:	4618      	mov	r0, r3
 800179e:	3718      	adds	r7, #24
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	0800d75c 	.word	0x0800d75c

080017a8 <SET_K>:

int SET_K(int argc, char ** argv, h_shell_t *h_shell){
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b084      	sub	sp, #16
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	60f8      	str	r0, [r7, #12]
 80017b0:	60b9      	str	r1, [r7, #8]
 80017b2:	607a      	str	r2, [r7, #4]
	if(argc < 2){
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	2b01      	cmp	r3, #1
 80017b8:	dc04      	bgt.n	80017c4 <SET_K+0x1c>
		printf("Usage : SET_K <value>\r\n");
 80017ba:	4811      	ldr	r0, [pc, #68]	@ (8001800 <SET_K+0x58>)
 80017bc:	f009 fa14 	bl	800abe8 <puts>
		return 1;
 80017c0:	2301      	movs	r3, #1
 80017c2:	e019      	b.n	80017f8 <SET_K+0x50>
	}

	K = atof(argv[1]);  // conversion ASCII  float
 80017c4:	68bb      	ldr	r3, [r7, #8]
 80017c6:	3304      	adds	r3, #4
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	4618      	mov	r0, r3
 80017cc:	f007 fd34 	bl	8009238 <atof>
 80017d0:	ec53 2b10 	vmov	r2, r3, d0
 80017d4:	4610      	mov	r0, r2
 80017d6:	4619      	mov	r1, r3
 80017d8:	f7ff fa26 	bl	8000c28 <__aeabi_d2f>
 80017dc:	4603      	mov	r3, r0
 80017de:	4a09      	ldr	r2, [pc, #36]	@ (8001804 <SET_K+0x5c>)
 80017e0:	6013      	str	r3, [r2, #0]
	printf("Coefficient K mis  jour : %.3f\r\n", K);
 80017e2:	4b08      	ldr	r3, [pc, #32]	@ (8001804 <SET_K+0x5c>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	4618      	mov	r0, r3
 80017e8:	f7fe fece 	bl	8000588 <__aeabi_f2d>
 80017ec:	4602      	mov	r2, r0
 80017ee:	460b      	mov	r3, r1
 80017f0:	4805      	ldr	r0, [pc, #20]	@ (8001808 <SET_K+0x60>)
 80017f2:	f009 f991 	bl	800ab18 <iprintf>
	return 0;
 80017f6:	2300      	movs	r3, #0
}
 80017f8:	4618      	mov	r0, r3
 80017fa:	3710      	adds	r7, #16
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bd80      	pop	{r7, pc}
 8001800:	0800d78c 	.word	0x0800d78c
 8001804:	20000000 	.word	0x20000000
 8001808:	0800d7a4 	.word	0x0800d7a4

0800180c <GET_K>:

int GET_K(int argc, char ** argv, h_shell_t *h_shell){
 800180c:	b580      	push	{r7, lr}
 800180e:	b084      	sub	sp, #16
 8001810:	af00      	add	r7, sp, #0
 8001812:	60f8      	str	r0, [r7, #12]
 8001814:	60b9      	str	r1, [r7, #8]
 8001816:	607a      	str	r2, [r7, #4]
	printf("Coefficient K : %.3f\r\n", K);
 8001818:	4b07      	ldr	r3, [pc, #28]	@ (8001838 <GET_K+0x2c>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4618      	mov	r0, r3
 800181e:	f7fe feb3 	bl	8000588 <__aeabi_f2d>
 8001822:	4602      	mov	r2, r0
 8001824:	460b      	mov	r3, r1
 8001826:	4805      	ldr	r0, [pc, #20]	@ (800183c <GET_K+0x30>)
 8001828:	f009 f976 	bl	800ab18 <iprintf>
	return 0;
 800182c:	2300      	movs	r3, #0
}
 800182e:	4618      	mov	r0, r3
 8001830:	3710      	adds	r7, #16
 8001832:	46bd      	mov	sp, r7
 8001834:	bd80      	pop	{r7, pc}
 8001836:	bf00      	nop
 8001838:	20000000 	.word	0x20000000
 800183c:	0800d7c8 	.word	0x0800d7c8

08001840 <GET_A>:

int GET_A(int argc, char ** argv, h_shell_t *h_shell){
 8001840:	b480      	push	{r7}
 8001842:	b085      	sub	sp, #20
 8001844:	af00      	add	r7, sp, #0
 8001846:	60f8      	str	r0, [r7, #12]
 8001848:	60b9      	str	r1, [r7, #8]
 800184a:	607a      	str	r2, [r7, #4]
	return 0;
 800184c:	2300      	movs	r3, #0
}
 800184e:	4618      	mov	r0, r3
 8001850:	3714      	adds	r7, #20
 8001852:	46bd      	mov	sp, r7
 8001854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001858:	4770      	bx	lr

0800185a <GET_Rotations>:

int GET_Rotations(int argc, char ** argv, h_shell_t *h_shell){
 800185a:	b580      	push	{r7, lr}
 800185c:	b08a      	sub	sp, #40	@ 0x28
 800185e:	af00      	add	r7, sp, #0
 8001860:	60f8      	str	r0, [r7, #12]
 8001862:	60b9      	str	r1, [r7, #8]
 8001864:	607a      	str	r2, [r7, #4]
	mpu9250_data_t data;
	MPU9250_ReadAll(&data);
 8001866:	f107 0310 	add.w	r3, r7, #16
 800186a:	4618      	mov	r0, r3
 800186c:	f005 f8ac 	bl	80069c8 <MPU9250_ReadAll>
	MPU9250_PrintData(&data);
 8001870:	f107 0310 	add.w	r3, r7, #16
 8001874:	4618      	mov	r0, r3
 8001876:	f005 f97d 	bl	8006b74 <MPU9250_PrintData>
	return 0;
 800187a:	2300      	movs	r3, #0
}
 800187c:	4618      	mov	r0, r3
 800187e:	3728      	adds	r7, #40	@ 0x28
 8001880:	46bd      	mov	sp, r7
 8001882:	bd80      	pop	{r7, pc}

08001884 <taskShell>:

void taskShell(void *unused)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b082      	sub	sp, #8
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
	shell_init(&h_shell);
 800188c:	4819      	ldr	r0, [pc, #100]	@ (80018f4 <taskShell+0x70>)
 800188e:	f007 fb55 	bl	8008f3c <shell_init>
	shell_add('a', addition, "Ma super addition", &h_shell);
 8001892:	4b18      	ldr	r3, [pc, #96]	@ (80018f4 <taskShell+0x70>)
 8001894:	4a18      	ldr	r2, [pc, #96]	@ (80018f8 <taskShell+0x74>)
 8001896:	4919      	ldr	r1, [pc, #100]	@ (80018fc <taskShell+0x78>)
 8001898:	2061      	movs	r0, #97	@ 0x61
 800189a:	f007 fb83 	bl	8008fa4 <shell_add>
	shell_add('t', GET_T, "Temprature compense", &h_shell);
 800189e:	4b15      	ldr	r3, [pc, #84]	@ (80018f4 <taskShell+0x70>)
 80018a0:	4a17      	ldr	r2, [pc, #92]	@ (8001900 <taskShell+0x7c>)
 80018a2:	4918      	ldr	r1, [pc, #96]	@ (8001904 <taskShell+0x80>)
 80018a4:	2074      	movs	r0, #116	@ 0x74
 80018a6:	f007 fb7d 	bl	8008fa4 <shell_add>
	shell_add('p', GET_P, "Pression compense", &h_shell);
 80018aa:	4b12      	ldr	r3, [pc, #72]	@ (80018f4 <taskShell+0x70>)
 80018ac:	4a16      	ldr	r2, [pc, #88]	@ (8001908 <taskShell+0x84>)
 80018ae:	4917      	ldr	r1, [pc, #92]	@ (800190c <taskShell+0x88>)
 80018b0:	2070      	movs	r0, #112	@ 0x70
 80018b2:	f007 fb77 	bl	8008fa4 <shell_add>
	shell_add('k', SET_K, "Fixe le coefficient K", &h_shell);
 80018b6:	4b0f      	ldr	r3, [pc, #60]	@ (80018f4 <taskShell+0x70>)
 80018b8:	4a15      	ldr	r2, [pc, #84]	@ (8001910 <taskShell+0x8c>)
 80018ba:	4916      	ldr	r1, [pc, #88]	@ (8001914 <taskShell+0x90>)
 80018bc:	206b      	movs	r0, #107	@ 0x6b
 80018be:	f007 fb71 	bl	8008fa4 <shell_add>
	shell_add('K', GET_K, "Affiche K", &h_shell);
 80018c2:	4b0c      	ldr	r3, [pc, #48]	@ (80018f4 <taskShell+0x70>)
 80018c4:	4a14      	ldr	r2, [pc, #80]	@ (8001918 <taskShell+0x94>)
 80018c6:	4915      	ldr	r1, [pc, #84]	@ (800191c <taskShell+0x98>)
 80018c8:	204b      	movs	r0, #75	@ 0x4b
 80018ca:	f007 fb6b 	bl	8008fa4 <shell_add>
	shell_add('A', GET_A, "Affiche l'angle", &h_shell);
 80018ce:	4b09      	ldr	r3, [pc, #36]	@ (80018f4 <taskShell+0x70>)
 80018d0:	4a13      	ldr	r2, [pc, #76]	@ (8001920 <taskShell+0x9c>)
 80018d2:	4914      	ldr	r1, [pc, #80]	@ (8001924 <taskShell+0xa0>)
 80018d4:	2041      	movs	r0, #65	@ 0x41
 80018d6:	f007 fb65 	bl	8008fa4 <shell_add>
	shell_add('r', GET_Rotations, "Affiche les donnes accelromtre", &h_shell);
 80018da:	4b06      	ldr	r3, [pc, #24]	@ (80018f4 <taskShell+0x70>)
 80018dc:	4a12      	ldr	r2, [pc, #72]	@ (8001928 <taskShell+0xa4>)
 80018de:	4913      	ldr	r1, [pc, #76]	@ (800192c <taskShell+0xa8>)
 80018e0:	2072      	movs	r0, #114	@ 0x72
 80018e2:	f007 fb5f 	bl	8008fa4 <shell_add>
	shell_run(&h_shell);//shell_run contient une boucle infinie donc on ne retournera jamais de cette fonction
 80018e6:	4803      	ldr	r0, [pc, #12]	@ (80018f4 <taskShell+0x70>)
 80018e8:	f007 fc24 	bl	8009134 <shell_run>
}
 80018ec:	bf00      	nop
 80018ee:	3708      	adds	r7, #8
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bd80      	pop	{r7, pc}
 80018f4:	20000004 	.word	0x20000004
 80018f8:	0800d7e0 	.word	0x0800d7e0
 80018fc:	08001695 	.word	0x08001695
 8001900:	0800d7f4 	.word	0x0800d7f4
 8001904:	08001739 	.word	0x08001739
 8001908:	0800d80c 	.word	0x0800d80c
 800190c:	08001771 	.word	0x08001771
 8001910:	0800d820 	.word	0x0800d820
 8001914:	080017a9 	.word	0x080017a9
 8001918:	0800d838 	.word	0x0800d838
 800191c:	0800180d 	.word	0x0800180d
 8001920:	0800d844 	.word	0x0800d844
 8001924:	08001841 	.word	0x08001841
 8001928:	0800d854 	.word	0x0800d854
 800192c:	0800185b 	.word	0x0800185b

08001930 <taskCANMotor>:


void taskCANMotor(void *unused)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b086      	sub	sp, #24
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
	uint8_t TxData[2];
	uint32_t TxMailbox;
	float savedTemp = 25.0;
 8001938:	4b1c      	ldr	r3, [pc, #112]	@ (80019ac <taskCANMotor+0x7c>)
 800193a:	60fb      	str	r3, [r7, #12]
	/* Header configuration */
	header.StdId = 0x61;
 800193c:	4b1c      	ldr	r3, [pc, #112]	@ (80019b0 <taskCANMotor+0x80>)
 800193e:	2261      	movs	r2, #97	@ 0x61
 8001940:	601a      	str	r2, [r3, #0]
	header.IDE = CAN_ID_STD;
 8001942:	4b1b      	ldr	r3, [pc, #108]	@ (80019b0 <taskCANMotor+0x80>)
 8001944:	2200      	movs	r2, #0
 8001946:	609a      	str	r2, [r3, #8]
	header.RTR = CAN_RTR_DATA;
 8001948:	4b19      	ldr	r3, [pc, #100]	@ (80019b0 <taskCANMotor+0x80>)
 800194a:	2200      	movs	r2, #0
 800194c:	60da      	str	r2, [r3, #12]
	header.DLC = 3;
 800194e:	4b18      	ldr	r3, [pc, #96]	@ (80019b0 <taskCANMotor+0x80>)
 8001950:	2203      	movs	r2, #3
 8001952:	611a      	str	r2, [r3, #16]
	header.TransmitGlobalTime=DISABLE;
 8001954:	4b16      	ldr	r3, [pc, #88]	@ (80019b0 <taskCANMotor+0x80>)
 8001956:	2200      	movs	r2, #0
 8001958:	751a      	strb	r2, [r3, #20]

	for (;;){
		BMP280_Read_Data(&savedTemp, NULL);
 800195a:	f107 030c 	add.w	r3, r7, #12
 800195e:	2100      	movs	r1, #0
 8001960:	4618      	mov	r0, r3
 8001962:	f006 febd 	bl	80086e0 <BMP280_Read_Data>
		/* Data */
		TxData[0] = (uint8_t) (25+K*savedTemp);
 8001966:	4b13      	ldr	r3, [pc, #76]	@ (80019b4 <taskCANMotor+0x84>)
 8001968:	ed93 7a00 	vldr	s14, [r3]
 800196c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001970:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001974:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 8001978:	ee77 7a87 	vadd.f32	s15, s15, s14
 800197c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001980:	edc7 7a00 	vstr	s15, [r7]
 8001984:	783b      	ldrb	r3, [r7, #0]
 8001986:	b2db      	uxtb	r3, r3
 8001988:	753b      	strb	r3, [r7, #20]
		TxData[1] = 0x01;      // Clockwise
 800198a:	2301      	movs	r3, #1
 800198c:	757b      	strb	r3, [r7, #21]
		//TxData[2] = 10;       // speed = 10 ms

		HAL_CAN_AddTxMessage(&hcan1, &header,TxData, &TxMailbox);
 800198e:	f107 0310 	add.w	r3, r7, #16
 8001992:	f107 0214 	add.w	r2, r7, #20
 8001996:	4906      	ldr	r1, [pc, #24]	@ (80019b0 <taskCANMotor+0x80>)
 8001998:	4807      	ldr	r0, [pc, #28]	@ (80019b8 <taskCANMotor+0x88>)
 800199a:	f000 fd62 	bl	8002462 <HAL_CAN_AddTxMessage>

		vTaskDelay(1000);
 800199e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80019a2:	f005 fd79 	bl	8007498 <vTaskDelay>
		BMP280_Read_Data(&savedTemp, NULL);
 80019a6:	bf00      	nop
 80019a8:	e7d7      	b.n	800195a <taskCANMotor+0x2a>
 80019aa:	bf00      	nop
 80019ac:	41c80000 	.word	0x41c80000
 80019b0:	2000087c 	.word	0x2000087c
 80019b4:	20000000 	.word	0x20000000
 80019b8:	2000055c 	.word	0x2000055c

080019bc <HAL_UART_RxCpltCallback>:
	}
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b082      	sub	sp, #8
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]

	if (huart->Instance==USART1){
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4a04      	ldr	r2, [pc, #16]	@ (80019dc <HAL_UART_RxCpltCallback+0x20>)
 80019ca:	4293      	cmp	r3, r2
 80019cc:	d102      	bne.n	80019d4 <HAL_UART_RxCpltCallback+0x18>
		shell_uart_rx_callback(&h_shell);
 80019ce:	4804      	ldr	r0, [pc, #16]	@ (80019e0 <HAL_UART_RxCpltCallback+0x24>)
 80019d0:	f007 fb22 	bl	8009018 <shell_uart_rx_callback>
	}
}
 80019d4:	bf00      	nop
 80019d6:	3708      	adds	r7, #8
 80019d8:	46bd      	mov	sp, r7
 80019da:	bd80      	pop	{r7, pc}
 80019dc:	40011000 	.word	0x40011000
 80019e0:	20000004 	.word	0x20000004

080019e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b082      	sub	sp, #8
 80019e8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80019ea:	f000 fb95 	bl	8002118 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80019ee:	f000 f857 	bl	8001aa0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80019f2:	f7ff fd4f 	bl	8001494 <MX_GPIO_Init>
  MX_I2C1_Init();
 80019f6:	f7ff fdbb 	bl	8001570 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 80019fa:	f000 fab5 	bl	8001f68 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 80019fe:	f000 fa89 	bl	8001f14 <MX_USART1_UART_Init>
  MX_CAN1_Init();
 8001a02:	f7ff fc8b 	bl	800131c <MX_CAN1_Init>
  /* USER CODE BEGIN 2 */
	printf("=========== STM32 5.0 CAN =========== \r\n");
 8001a06:	481d      	ldr	r0, [pc, #116]	@ (8001a7c <main+0x98>)
 8001a08:	f009 f8ee 	bl	800abe8 <puts>
	HAL_CAN_Start (&hcan1);
 8001a0c:	481c      	ldr	r0, [pc, #112]	@ (8001a80 <main+0x9c>)
 8001a0e:	f000 fce4 	bl	80023da <HAL_CAN_Start>

	printf("=========== STM32 Capteur =========== \r\n");
 8001a12:	481c      	ldr	r0, [pc, #112]	@ (8001a84 <main+0xa0>)
 8001a14:	f009 f8e8 	bl	800abe8 <puts>
	BMP280_Init_complete();
 8001a18:	f006 fd8e 	bl	8008538 <BMP280_Init_complete>
	MPU9250_Init();
 8001a1c:	f004 ff9a 	bl	8006954 <MPU9250_Init>

	if (xTaskCreate(
 8001a20:	2300      	movs	r3, #0
 8001a22:	9301      	str	r3, [sp, #4]
 8001a24:	2301      	movs	r3, #1
 8001a26:	9300      	str	r3, [sp, #0]
 8001a28:	2300      	movs	r3, #0
 8001a2a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a2e:	4916      	ldr	r1, [pc, #88]	@ (8001a88 <main+0xa4>)
 8001a30:	4816      	ldr	r0, [pc, #88]	@ (8001a8c <main+0xa8>)
 8001a32:	f005 fbe1 	bl	80071f8 <xTaskCreate>
 8001a36:	4603      	mov	r3, r0
 8001a38:	2b01      	cmp	r3, #1
 8001a3a:	d004      	beq.n	8001a46 <main+0x62>
			512,                  // stack (en mots, pas en octets)
			NULL,                 // paramtre
			1, // priorit
			NULL                  // handle (optionnel)
	)!=pdPASS){
		printf("Error creating task shell\r\n");
 8001a3c:	4814      	ldr	r0, [pc, #80]	@ (8001a90 <main+0xac>)
 8001a3e:	f009 f8d3 	bl	800abe8 <puts>
		Error_Handler();
 8001a42:	f000 f8b1 	bl	8001ba8 <Error_Handler>
	}

	if (xTaskCreate(
 8001a46:	2300      	movs	r3, #0
 8001a48:	9301      	str	r3, [sp, #4]
 8001a4a:	2302      	movs	r3, #2
 8001a4c:	9300      	str	r3, [sp, #0]
 8001a4e:	2300      	movs	r3, #0
 8001a50:	2280      	movs	r2, #128	@ 0x80
 8001a52:	4910      	ldr	r1, [pc, #64]	@ (8001a94 <main+0xb0>)
 8001a54:	4810      	ldr	r0, [pc, #64]	@ (8001a98 <main+0xb4>)
 8001a56:	f005 fbcf 	bl	80071f8 <xTaskCreate>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	2b01      	cmp	r3, #1
 8001a5e:	d004      	beq.n	8001a6a <main+0x86>
			128,                  // stack (en mots, pas en octets)
			NULL,                 // paramtre
			2, // priorit
			NULL                  // handle (optionnel)
	)!=pdPASS){
		printf("Error creating task motor\r\n");
 8001a60:	480e      	ldr	r0, [pc, #56]	@ (8001a9c <main+0xb8>)
 8001a62:	f009 f8c1 	bl	800abe8 <puts>
		Error_Handler();
 8001a66:	f000 f89f 	bl	8001ba8 <Error_Handler>
	}


	vTaskStartScheduler();
 8001a6a:	f005 fd4b 	bl	8007504 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8001a6e:	f7ff fced 	bl	800144c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001a72:	f005 f8f1 	bl	8006c58 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
 8001a76:	bf00      	nop
 8001a78:	e7fd      	b.n	8001a76 <main+0x92>
 8001a7a:	bf00      	nop
 8001a7c:	0800d87c 	.word	0x0800d87c
 8001a80:	2000055c 	.word	0x2000055c
 8001a84:	0800d8a4 	.word	0x0800d8a4
 8001a88:	0800d8cc 	.word	0x0800d8cc
 8001a8c:	08001885 	.word	0x08001885
 8001a90:	0800d8d4 	.word	0x0800d8d4
 8001a94:	0800d8f0 	.word	0x0800d8f0
 8001a98:	08001931 	.word	0x08001931
 8001a9c:	0800d8fc 	.word	0x0800d8fc

08001aa0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b094      	sub	sp, #80	@ 0x50
 8001aa4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001aa6:	f107 031c 	add.w	r3, r7, #28
 8001aaa:	2234      	movs	r2, #52	@ 0x34
 8001aac:	2100      	movs	r1, #0
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f009 f9b0 	bl	800ae14 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ab4:	f107 0308 	add.w	r3, r7, #8
 8001ab8:	2200      	movs	r2, #0
 8001aba:	601a      	str	r2, [r3, #0]
 8001abc:	605a      	str	r2, [r3, #4]
 8001abe:	609a      	str	r2, [r3, #8]
 8001ac0:	60da      	str	r2, [r3, #12]
 8001ac2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	607b      	str	r3, [r7, #4]
 8001ac8:	4b2c      	ldr	r3, [pc, #176]	@ (8001b7c <SystemClock_Config+0xdc>)
 8001aca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001acc:	4a2b      	ldr	r2, [pc, #172]	@ (8001b7c <SystemClock_Config+0xdc>)
 8001ace:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ad2:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ad4:	4b29      	ldr	r3, [pc, #164]	@ (8001b7c <SystemClock_Config+0xdc>)
 8001ad6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ad8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001adc:	607b      	str	r3, [r7, #4]
 8001ade:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	603b      	str	r3, [r7, #0]
 8001ae4:	4b26      	ldr	r3, [pc, #152]	@ (8001b80 <SystemClock_Config+0xe0>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4a25      	ldr	r2, [pc, #148]	@ (8001b80 <SystemClock_Config+0xe0>)
 8001aea:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001aee:	6013      	str	r3, [r2, #0]
 8001af0:	4b23      	ldr	r3, [pc, #140]	@ (8001b80 <SystemClock_Config+0xe0>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001af8:	603b      	str	r3, [r7, #0]
 8001afa:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001afc:	2302      	movs	r3, #2
 8001afe:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001b00:	2301      	movs	r3, #1
 8001b02:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001b04:	2310      	movs	r3, #16
 8001b06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b08:	2302      	movs	r3, #2
 8001b0a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001b10:	2308      	movs	r3, #8
 8001b12:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001b14:	23b4      	movs	r3, #180	@ 0xb4
 8001b16:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001b18:	2302      	movs	r3, #2
 8001b1a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001b1c:	2302      	movs	r3, #2
 8001b1e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001b20:	2302      	movs	r3, #2
 8001b22:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b24:	f107 031c 	add.w	r3, r7, #28
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f003 f8fd 	bl	8004d28 <HAL_RCC_OscConfig>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d001      	beq.n	8001b38 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001b34:	f000 f838 	bl	8001ba8 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001b38:	f002 fd2a 	bl	8004590 <HAL_PWREx_EnableOverDrive>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d001      	beq.n	8001b46 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001b42:	f000 f831 	bl	8001ba8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b46:	230f      	movs	r3, #15
 8001b48:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b4a:	2302      	movs	r3, #2
 8001b4c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001b52:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001b56:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001b58:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b5c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001b5e:	f107 0308 	add.w	r3, r7, #8
 8001b62:	2105      	movs	r1, #5
 8001b64:	4618      	mov	r0, r3
 8001b66:	f002 fd63 	bl	8004630 <HAL_RCC_ClockConfig>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d001      	beq.n	8001b74 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001b70:	f000 f81a 	bl	8001ba8 <Error_Handler>
  }
}
 8001b74:	bf00      	nop
 8001b76:	3750      	adds	r7, #80	@ 0x50
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bd80      	pop	{r7, pc}
 8001b7c:	40023800 	.word	0x40023800
 8001b80:	40007000 	.word	0x40007000

08001b84 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b082      	sub	sp, #8
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4a04      	ldr	r2, [pc, #16]	@ (8001ba4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001b92:	4293      	cmp	r3, r2
 8001b94:	d101      	bne.n	8001b9a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001b96:	f000 fae1 	bl	800215c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001b9a:	bf00      	nop
 8001b9c:	3708      	adds	r7, #8
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bd80      	pop	{r7, pc}
 8001ba2:	bf00      	nop
 8001ba4:	40001000 	.word	0x40001000

08001ba8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001bac:	b672      	cpsid	i
}
 8001bae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001bb0:	bf00      	nop
 8001bb2:	e7fd      	b.n	8001bb0 <Error_Handler+0x8>

08001bb4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b082      	sub	sp, #8
 8001bb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bba:	2300      	movs	r3, #0
 8001bbc:	607b      	str	r3, [r7, #4]
 8001bbe:	4b12      	ldr	r3, [pc, #72]	@ (8001c08 <HAL_MspInit+0x54>)
 8001bc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bc2:	4a11      	ldr	r2, [pc, #68]	@ (8001c08 <HAL_MspInit+0x54>)
 8001bc4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001bc8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001bca:	4b0f      	ldr	r3, [pc, #60]	@ (8001c08 <HAL_MspInit+0x54>)
 8001bcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001bd2:	607b      	str	r3, [r7, #4]
 8001bd4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	603b      	str	r3, [r7, #0]
 8001bda:	4b0b      	ldr	r3, [pc, #44]	@ (8001c08 <HAL_MspInit+0x54>)
 8001bdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bde:	4a0a      	ldr	r2, [pc, #40]	@ (8001c08 <HAL_MspInit+0x54>)
 8001be0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001be4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001be6:	4b08      	ldr	r3, [pc, #32]	@ (8001c08 <HAL_MspInit+0x54>)
 8001be8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001bee:	603b      	str	r3, [r7, #0]
 8001bf0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	210f      	movs	r1, #15
 8001bf6:	f06f 0001 	mvn.w	r0, #1
 8001bfa:	f000 fdbb 	bl	8002774 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bfe:	bf00      	nop
 8001c00:	3708      	adds	r7, #8
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	40023800 	.word	0x40023800

08001c0c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b08e      	sub	sp, #56	@ 0x38
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001c14:	2300      	movs	r3, #0
 8001c16:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	60fb      	str	r3, [r7, #12]
 8001c20:	4b33      	ldr	r3, [pc, #204]	@ (8001cf0 <HAL_InitTick+0xe4>)
 8001c22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c24:	4a32      	ldr	r2, [pc, #200]	@ (8001cf0 <HAL_InitTick+0xe4>)
 8001c26:	f043 0310 	orr.w	r3, r3, #16
 8001c2a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c2c:	4b30      	ldr	r3, [pc, #192]	@ (8001cf0 <HAL_InitTick+0xe4>)
 8001c2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c30:	f003 0310 	and.w	r3, r3, #16
 8001c34:	60fb      	str	r3, [r7, #12]
 8001c36:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001c38:	f107 0210 	add.w	r2, r7, #16
 8001c3c:	f107 0314 	add.w	r3, r7, #20
 8001c40:	4611      	mov	r1, r2
 8001c42:	4618      	mov	r0, r3
 8001c44:	f002 fe0e 	bl	8004864 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001c48:	6a3b      	ldr	r3, [r7, #32]
 8001c4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001c4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d103      	bne.n	8001c5a <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001c52:	f002 fddf 	bl	8004814 <HAL_RCC_GetPCLK1Freq>
 8001c56:	6378      	str	r0, [r7, #52]	@ 0x34
 8001c58:	e004      	b.n	8001c64 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001c5a:	f002 fddb 	bl	8004814 <HAL_RCC_GetPCLK1Freq>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	005b      	lsls	r3, r3, #1
 8001c62:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001c64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c66:	4a23      	ldr	r2, [pc, #140]	@ (8001cf4 <HAL_InitTick+0xe8>)
 8001c68:	fba2 2303 	umull	r2, r3, r2, r3
 8001c6c:	0c9b      	lsrs	r3, r3, #18
 8001c6e:	3b01      	subs	r3, #1
 8001c70:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001c72:	4b21      	ldr	r3, [pc, #132]	@ (8001cf8 <HAL_InitTick+0xec>)
 8001c74:	4a21      	ldr	r2, [pc, #132]	@ (8001cfc <HAL_InitTick+0xf0>)
 8001c76:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001c78:	4b1f      	ldr	r3, [pc, #124]	@ (8001cf8 <HAL_InitTick+0xec>)
 8001c7a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001c7e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001c80:	4a1d      	ldr	r2, [pc, #116]	@ (8001cf8 <HAL_InitTick+0xec>)
 8001c82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c84:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001c86:	4b1c      	ldr	r3, [pc, #112]	@ (8001cf8 <HAL_InitTick+0xec>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c8c:	4b1a      	ldr	r3, [pc, #104]	@ (8001cf8 <HAL_InitTick+0xec>)
 8001c8e:	2200      	movs	r2, #0
 8001c90:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c92:	4b19      	ldr	r3, [pc, #100]	@ (8001cf8 <HAL_InitTick+0xec>)
 8001c94:	2200      	movs	r2, #0
 8001c96:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001c98:	4817      	ldr	r0, [pc, #92]	@ (8001cf8 <HAL_InitTick+0xec>)
 8001c9a:	f003 fae3 	bl	8005264 <HAL_TIM_Base_Init>
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001ca4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d11b      	bne.n	8001ce4 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001cac:	4812      	ldr	r0, [pc, #72]	@ (8001cf8 <HAL_InitTick+0xec>)
 8001cae:	f003 fb33 	bl	8005318 <HAL_TIM_Base_Start_IT>
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001cb8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d111      	bne.n	8001ce4 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001cc0:	2036      	movs	r0, #54	@ 0x36
 8001cc2:	f000 fd73 	bl	80027ac <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	2b0f      	cmp	r3, #15
 8001cca:	d808      	bhi.n	8001cde <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001ccc:	2200      	movs	r2, #0
 8001cce:	6879      	ldr	r1, [r7, #4]
 8001cd0:	2036      	movs	r0, #54	@ 0x36
 8001cd2:	f000 fd4f 	bl	8002774 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001cd6:	4a0a      	ldr	r2, [pc, #40]	@ (8001d00 <HAL_InitTick+0xf4>)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	6013      	str	r3, [r2, #0]
 8001cdc:	e002      	b.n	8001ce4 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001ce4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001ce8:	4618      	mov	r0, r3
 8001cea:	3738      	adds	r7, #56	@ 0x38
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}
 8001cf0:	40023800 	.word	0x40023800
 8001cf4:	431bde83 	.word	0x431bde83
 8001cf8:	20000894 	.word	0x20000894
 8001cfc:	40001000 	.word	0x40001000
 8001d00:	2000036c 	.word	0x2000036c

08001d04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d04:	b480      	push	{r7}
 8001d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d08:	bf00      	nop
 8001d0a:	e7fd      	b.n	8001d08 <NMI_Handler+0x4>

08001d0c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d10:	bf00      	nop
 8001d12:	e7fd      	b.n	8001d10 <HardFault_Handler+0x4>

08001d14 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d14:	b480      	push	{r7}
 8001d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d18:	bf00      	nop
 8001d1a:	e7fd      	b.n	8001d18 <MemManage_Handler+0x4>

08001d1c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d20:	bf00      	nop
 8001d22:	e7fd      	b.n	8001d20 <BusFault_Handler+0x4>

08001d24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d24:	b480      	push	{r7}
 8001d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d28:	bf00      	nop
 8001d2a:	e7fd      	b.n	8001d28 <UsageFault_Handler+0x4>

08001d2c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d30:	bf00      	nop
 8001d32:	46bd      	mov	sp, r7
 8001d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d38:	4770      	bx	lr
	...

08001d3c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001d40:	4802      	ldr	r0, [pc, #8]	@ (8001d4c <USART1_IRQHandler+0x10>)
 8001d42:	f003 fe9d 	bl	8005a80 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001d46:	bf00      	nop
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	200008e0 	.word	0x200008e0

08001d50 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001d54:	4802      	ldr	r0, [pc, #8]	@ (8001d60 <TIM6_DAC_IRQHandler+0x10>)
 8001d56:	f003 fb4f 	bl	80053f8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001d5a:	bf00      	nop
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	20000894 	.word	0x20000894

08001d64 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d64:	b480      	push	{r7}
 8001d66:	af00      	add	r7, sp, #0
  return 1;
 8001d68:	2301      	movs	r3, #1
}
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d72:	4770      	bx	lr

08001d74 <_kill>:

int _kill(int pid, int sig)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b082      	sub	sp, #8
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
 8001d7c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001d7e:	f009 f91b 	bl	800afb8 <__errno>
 8001d82:	4603      	mov	r3, r0
 8001d84:	2216      	movs	r2, #22
 8001d86:	601a      	str	r2, [r3, #0]
  return -1;
 8001d88:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	3708      	adds	r7, #8
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bd80      	pop	{r7, pc}

08001d94 <_exit>:

void _exit (int status)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b082      	sub	sp, #8
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001d9c:	f04f 31ff 	mov.w	r1, #4294967295
 8001da0:	6878      	ldr	r0, [r7, #4]
 8001da2:	f7ff ffe7 	bl	8001d74 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001da6:	bf00      	nop
 8001da8:	e7fd      	b.n	8001da6 <_exit+0x12>

08001daa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001daa:	b580      	push	{r7, lr}
 8001dac:	b086      	sub	sp, #24
 8001dae:	af00      	add	r7, sp, #0
 8001db0:	60f8      	str	r0, [r7, #12]
 8001db2:	60b9      	str	r1, [r7, #8]
 8001db4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001db6:	2300      	movs	r3, #0
 8001db8:	617b      	str	r3, [r7, #20]
 8001dba:	e00a      	b.n	8001dd2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001dbc:	f3af 8000 	nop.w
 8001dc0:	4601      	mov	r1, r0
 8001dc2:	68bb      	ldr	r3, [r7, #8]
 8001dc4:	1c5a      	adds	r2, r3, #1
 8001dc6:	60ba      	str	r2, [r7, #8]
 8001dc8:	b2ca      	uxtb	r2, r1
 8001dca:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dcc:	697b      	ldr	r3, [r7, #20]
 8001dce:	3301      	adds	r3, #1
 8001dd0:	617b      	str	r3, [r7, #20]
 8001dd2:	697a      	ldr	r2, [r7, #20]
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	429a      	cmp	r2, r3
 8001dd8:	dbf0      	blt.n	8001dbc <_read+0x12>
  }

  return len;
 8001dda:	687b      	ldr	r3, [r7, #4]
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	3718      	adds	r7, #24
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}

08001de4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b086      	sub	sp, #24
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	60f8      	str	r0, [r7, #12]
 8001dec:	60b9      	str	r1, [r7, #8]
 8001dee:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001df0:	2300      	movs	r3, #0
 8001df2:	617b      	str	r3, [r7, #20]
 8001df4:	e009      	b.n	8001e0a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001df6:	68bb      	ldr	r3, [r7, #8]
 8001df8:	1c5a      	adds	r2, r3, #1
 8001dfa:	60ba      	str	r2, [r7, #8]
 8001dfc:	781b      	ldrb	r3, [r3, #0]
 8001dfe:	4618      	mov	r0, r3
 8001e00:	f7ff fc2c 	bl	800165c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	3301      	adds	r3, #1
 8001e08:	617b      	str	r3, [r7, #20]
 8001e0a:	697a      	ldr	r2, [r7, #20]
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	429a      	cmp	r2, r3
 8001e10:	dbf1      	blt.n	8001df6 <_write+0x12>
  }
  return len;
 8001e12:	687b      	ldr	r3, [r7, #4]
}
 8001e14:	4618      	mov	r0, r3
 8001e16:	3718      	adds	r7, #24
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bd80      	pop	{r7, pc}

08001e1c <_close>:

int _close(int file)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b083      	sub	sp, #12
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001e24:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	370c      	adds	r7, #12
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e32:	4770      	bx	lr

08001e34 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b083      	sub	sp, #12
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
 8001e3c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001e44:	605a      	str	r2, [r3, #4]
  return 0;
 8001e46:	2300      	movs	r3, #0
}
 8001e48:	4618      	mov	r0, r3
 8001e4a:	370c      	adds	r7, #12
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e52:	4770      	bx	lr

08001e54 <_isatty>:

int _isatty(int file)
{
 8001e54:	b480      	push	{r7}
 8001e56:	b083      	sub	sp, #12
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e5c:	2301      	movs	r3, #1
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	370c      	adds	r7, #12
 8001e62:	46bd      	mov	sp, r7
 8001e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e68:	4770      	bx	lr

08001e6a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e6a:	b480      	push	{r7}
 8001e6c:	b085      	sub	sp, #20
 8001e6e:	af00      	add	r7, sp, #0
 8001e70:	60f8      	str	r0, [r7, #12]
 8001e72:	60b9      	str	r1, [r7, #8]
 8001e74:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001e76:	2300      	movs	r3, #0
}
 8001e78:	4618      	mov	r0, r3
 8001e7a:	3714      	adds	r7, #20
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e82:	4770      	bx	lr

08001e84 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b086      	sub	sp, #24
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e8c:	4a14      	ldr	r2, [pc, #80]	@ (8001ee0 <_sbrk+0x5c>)
 8001e8e:	4b15      	ldr	r3, [pc, #84]	@ (8001ee4 <_sbrk+0x60>)
 8001e90:	1ad3      	subs	r3, r2, r3
 8001e92:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e94:	697b      	ldr	r3, [r7, #20]
 8001e96:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e98:	4b13      	ldr	r3, [pc, #76]	@ (8001ee8 <_sbrk+0x64>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d102      	bne.n	8001ea6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ea0:	4b11      	ldr	r3, [pc, #68]	@ (8001ee8 <_sbrk+0x64>)
 8001ea2:	4a12      	ldr	r2, [pc, #72]	@ (8001eec <_sbrk+0x68>)
 8001ea4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ea6:	4b10      	ldr	r3, [pc, #64]	@ (8001ee8 <_sbrk+0x64>)
 8001ea8:	681a      	ldr	r2, [r3, #0]
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	4413      	add	r3, r2
 8001eae:	693a      	ldr	r2, [r7, #16]
 8001eb0:	429a      	cmp	r2, r3
 8001eb2:	d207      	bcs.n	8001ec4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001eb4:	f009 f880 	bl	800afb8 <__errno>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	220c      	movs	r2, #12
 8001ebc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ebe:	f04f 33ff 	mov.w	r3, #4294967295
 8001ec2:	e009      	b.n	8001ed8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ec4:	4b08      	ldr	r3, [pc, #32]	@ (8001ee8 <_sbrk+0x64>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001eca:	4b07      	ldr	r3, [pc, #28]	@ (8001ee8 <_sbrk+0x64>)
 8001ecc:	681a      	ldr	r2, [r3, #0]
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	4413      	add	r3, r2
 8001ed2:	4a05      	ldr	r2, [pc, #20]	@ (8001ee8 <_sbrk+0x64>)
 8001ed4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ed6:	68fb      	ldr	r3, [r7, #12]
}
 8001ed8:	4618      	mov	r0, r3
 8001eda:	3718      	adds	r7, #24
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bd80      	pop	{r7, pc}
 8001ee0:	20020000 	.word	0x20020000
 8001ee4:	00000400 	.word	0x00000400
 8001ee8:	200008dc 	.word	0x200008dc
 8001eec:	20004830 	.word	0x20004830

08001ef0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ef4:	4b06      	ldr	r3, [pc, #24]	@ (8001f10 <SystemInit+0x20>)
 8001ef6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001efa:	4a05      	ldr	r2, [pc, #20]	@ (8001f10 <SystemInit+0x20>)
 8001efc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001f00:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f04:	bf00      	nop
 8001f06:	46bd      	mov	sp, r7
 8001f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0c:	4770      	bx	lr
 8001f0e:	bf00      	nop
 8001f10:	e000ed00 	.word	0xe000ed00

08001f14 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001f18:	4b11      	ldr	r3, [pc, #68]	@ (8001f60 <MX_USART1_UART_Init+0x4c>)
 8001f1a:	4a12      	ldr	r2, [pc, #72]	@ (8001f64 <MX_USART1_UART_Init+0x50>)
 8001f1c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001f1e:	4b10      	ldr	r3, [pc, #64]	@ (8001f60 <MX_USART1_UART_Init+0x4c>)
 8001f20:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001f24:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001f26:	4b0e      	ldr	r3, [pc, #56]	@ (8001f60 <MX_USART1_UART_Init+0x4c>)
 8001f28:	2200      	movs	r2, #0
 8001f2a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001f2c:	4b0c      	ldr	r3, [pc, #48]	@ (8001f60 <MX_USART1_UART_Init+0x4c>)
 8001f2e:	2200      	movs	r2, #0
 8001f30:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001f32:	4b0b      	ldr	r3, [pc, #44]	@ (8001f60 <MX_USART1_UART_Init+0x4c>)
 8001f34:	2200      	movs	r2, #0
 8001f36:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001f38:	4b09      	ldr	r3, [pc, #36]	@ (8001f60 <MX_USART1_UART_Init+0x4c>)
 8001f3a:	220c      	movs	r2, #12
 8001f3c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f3e:	4b08      	ldr	r3, [pc, #32]	@ (8001f60 <MX_USART1_UART_Init+0x4c>)
 8001f40:	2200      	movs	r2, #0
 8001f42:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f44:	4b06      	ldr	r3, [pc, #24]	@ (8001f60 <MX_USART1_UART_Init+0x4c>)
 8001f46:	2200      	movs	r2, #0
 8001f48:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001f4a:	4805      	ldr	r0, [pc, #20]	@ (8001f60 <MX_USART1_UART_Init+0x4c>)
 8001f4c:	f003 fc26 	bl	800579c <HAL_UART_Init>
 8001f50:	4603      	mov	r3, r0
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d001      	beq.n	8001f5a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001f56:	f7ff fe27 	bl	8001ba8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001f5a:	bf00      	nop
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	200008e0 	.word	0x200008e0
 8001f64:	40011000 	.word	0x40011000

08001f68 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001f6c:	4b11      	ldr	r3, [pc, #68]	@ (8001fb4 <MX_USART2_UART_Init+0x4c>)
 8001f6e:	4a12      	ldr	r2, [pc, #72]	@ (8001fb8 <MX_USART2_UART_Init+0x50>)
 8001f70:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001f72:	4b10      	ldr	r3, [pc, #64]	@ (8001fb4 <MX_USART2_UART_Init+0x4c>)
 8001f74:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001f78:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001f7a:	4b0e      	ldr	r3, [pc, #56]	@ (8001fb4 <MX_USART2_UART_Init+0x4c>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001f80:	4b0c      	ldr	r3, [pc, #48]	@ (8001fb4 <MX_USART2_UART_Init+0x4c>)
 8001f82:	2200      	movs	r2, #0
 8001f84:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001f86:	4b0b      	ldr	r3, [pc, #44]	@ (8001fb4 <MX_USART2_UART_Init+0x4c>)
 8001f88:	2200      	movs	r2, #0
 8001f8a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001f8c:	4b09      	ldr	r3, [pc, #36]	@ (8001fb4 <MX_USART2_UART_Init+0x4c>)
 8001f8e:	220c      	movs	r2, #12
 8001f90:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f92:	4b08      	ldr	r3, [pc, #32]	@ (8001fb4 <MX_USART2_UART_Init+0x4c>)
 8001f94:	2200      	movs	r2, #0
 8001f96:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f98:	4b06      	ldr	r3, [pc, #24]	@ (8001fb4 <MX_USART2_UART_Init+0x4c>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001f9e:	4805      	ldr	r0, [pc, #20]	@ (8001fb4 <MX_USART2_UART_Init+0x4c>)
 8001fa0:	f003 fbfc 	bl	800579c <HAL_UART_Init>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d001      	beq.n	8001fae <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001faa:	f7ff fdfd 	bl	8001ba8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001fae:	bf00      	nop
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	20000928 	.word	0x20000928
 8001fb8:	40004400 	.word	0x40004400

08001fbc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b08c      	sub	sp, #48	@ 0x30
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fc4:	f107 031c 	add.w	r3, r7, #28
 8001fc8:	2200      	movs	r2, #0
 8001fca:	601a      	str	r2, [r3, #0]
 8001fcc:	605a      	str	r2, [r3, #4]
 8001fce:	609a      	str	r2, [r3, #8]
 8001fd0:	60da      	str	r2, [r3, #12]
 8001fd2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	4a36      	ldr	r2, [pc, #216]	@ (80020b4 <HAL_UART_MspInit+0xf8>)
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d135      	bne.n	800204a <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001fde:	2300      	movs	r3, #0
 8001fe0:	61bb      	str	r3, [r7, #24]
 8001fe2:	4b35      	ldr	r3, [pc, #212]	@ (80020b8 <HAL_UART_MspInit+0xfc>)
 8001fe4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fe6:	4a34      	ldr	r2, [pc, #208]	@ (80020b8 <HAL_UART_MspInit+0xfc>)
 8001fe8:	f043 0310 	orr.w	r3, r3, #16
 8001fec:	6453      	str	r3, [r2, #68]	@ 0x44
 8001fee:	4b32      	ldr	r3, [pc, #200]	@ (80020b8 <HAL_UART_MspInit+0xfc>)
 8001ff0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ff2:	f003 0310 	and.w	r3, r3, #16
 8001ff6:	61bb      	str	r3, [r7, #24]
 8001ff8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	617b      	str	r3, [r7, #20]
 8001ffe:	4b2e      	ldr	r3, [pc, #184]	@ (80020b8 <HAL_UART_MspInit+0xfc>)
 8002000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002002:	4a2d      	ldr	r2, [pc, #180]	@ (80020b8 <HAL_UART_MspInit+0xfc>)
 8002004:	f043 0301 	orr.w	r3, r3, #1
 8002008:	6313      	str	r3, [r2, #48]	@ 0x30
 800200a:	4b2b      	ldr	r3, [pc, #172]	@ (80020b8 <HAL_UART_MspInit+0xfc>)
 800200c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800200e:	f003 0301 	and.w	r3, r3, #1
 8002012:	617b      	str	r3, [r7, #20]
 8002014:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002016:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800201a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800201c:	2302      	movs	r3, #2
 800201e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002020:	2300      	movs	r3, #0
 8002022:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002024:	2303      	movs	r3, #3
 8002026:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002028:	2307      	movs	r3, #7
 800202a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800202c:	f107 031c 	add.w	r3, r7, #28
 8002030:	4619      	mov	r1, r3
 8002032:	4822      	ldr	r0, [pc, #136]	@ (80020bc <HAL_UART_MspInit+0x100>)
 8002034:	f000 fc5a 	bl	80028ec <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8002038:	2200      	movs	r2, #0
 800203a:	2105      	movs	r1, #5
 800203c:	2025      	movs	r0, #37	@ 0x25
 800203e:	f000 fb99 	bl	8002774 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002042:	2025      	movs	r0, #37	@ 0x25
 8002044:	f000 fbb2 	bl	80027ac <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002048:	e030      	b.n	80020ac <HAL_UART_MspInit+0xf0>
  else if(uartHandle->Instance==USART2)
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	4a1c      	ldr	r2, [pc, #112]	@ (80020c0 <HAL_UART_MspInit+0x104>)
 8002050:	4293      	cmp	r3, r2
 8002052:	d12b      	bne.n	80020ac <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002054:	2300      	movs	r3, #0
 8002056:	613b      	str	r3, [r7, #16]
 8002058:	4b17      	ldr	r3, [pc, #92]	@ (80020b8 <HAL_UART_MspInit+0xfc>)
 800205a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800205c:	4a16      	ldr	r2, [pc, #88]	@ (80020b8 <HAL_UART_MspInit+0xfc>)
 800205e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002062:	6413      	str	r3, [r2, #64]	@ 0x40
 8002064:	4b14      	ldr	r3, [pc, #80]	@ (80020b8 <HAL_UART_MspInit+0xfc>)
 8002066:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002068:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800206c:	613b      	str	r3, [r7, #16]
 800206e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002070:	2300      	movs	r3, #0
 8002072:	60fb      	str	r3, [r7, #12]
 8002074:	4b10      	ldr	r3, [pc, #64]	@ (80020b8 <HAL_UART_MspInit+0xfc>)
 8002076:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002078:	4a0f      	ldr	r2, [pc, #60]	@ (80020b8 <HAL_UART_MspInit+0xfc>)
 800207a:	f043 0301 	orr.w	r3, r3, #1
 800207e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002080:	4b0d      	ldr	r3, [pc, #52]	@ (80020b8 <HAL_UART_MspInit+0xfc>)
 8002082:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002084:	f003 0301 	and.w	r3, r3, #1
 8002088:	60fb      	str	r3, [r7, #12]
 800208a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800208c:	230c      	movs	r3, #12
 800208e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002090:	2302      	movs	r3, #2
 8002092:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002094:	2300      	movs	r3, #0
 8002096:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002098:	2303      	movs	r3, #3
 800209a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800209c:	2307      	movs	r3, #7
 800209e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020a0:	f107 031c 	add.w	r3, r7, #28
 80020a4:	4619      	mov	r1, r3
 80020a6:	4805      	ldr	r0, [pc, #20]	@ (80020bc <HAL_UART_MspInit+0x100>)
 80020a8:	f000 fc20 	bl	80028ec <HAL_GPIO_Init>
}
 80020ac:	bf00      	nop
 80020ae:	3730      	adds	r7, #48	@ 0x30
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd80      	pop	{r7, pc}
 80020b4:	40011000 	.word	0x40011000
 80020b8:	40023800 	.word	0x40023800
 80020bc:	40020000 	.word	0x40020000
 80020c0:	40004400 	.word	0x40004400

080020c4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80020c4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80020fc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80020c8:	f7ff ff12 	bl	8001ef0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80020cc:	480c      	ldr	r0, [pc, #48]	@ (8002100 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80020ce:	490d      	ldr	r1, [pc, #52]	@ (8002104 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80020d0:	4a0d      	ldr	r2, [pc, #52]	@ (8002108 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80020d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80020d4:	e002      	b.n	80020dc <LoopCopyDataInit>

080020d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020da:	3304      	adds	r3, #4

080020dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020e0:	d3f9      	bcc.n	80020d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020e2:	4a0a      	ldr	r2, [pc, #40]	@ (800210c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80020e4:	4c0a      	ldr	r4, [pc, #40]	@ (8002110 <LoopFillZerobss+0x22>)
  movs r3, #0
 80020e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020e8:	e001      	b.n	80020ee <LoopFillZerobss>

080020ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020ec:	3204      	adds	r2, #4

080020ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80020f0:	d3fb      	bcc.n	80020ea <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80020f2:	f008 ff67 	bl	800afc4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80020f6:	f7ff fc75 	bl	80019e4 <main>
  bx  lr    
 80020fa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80020fc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002100:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002104:	20000540 	.word	0x20000540
  ldr r2, =_sidata
 8002108:	0800ded0 	.word	0x0800ded0
  ldr r2, =_sbss
 800210c:	20000540 	.word	0x20000540
  ldr r4, =_ebss
 8002110:	20004830 	.word	0x20004830

08002114 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002114:	e7fe      	b.n	8002114 <ADC_IRQHandler>
	...

08002118 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800211c:	4b0e      	ldr	r3, [pc, #56]	@ (8002158 <HAL_Init+0x40>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	4a0d      	ldr	r2, [pc, #52]	@ (8002158 <HAL_Init+0x40>)
 8002122:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002126:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002128:	4b0b      	ldr	r3, [pc, #44]	@ (8002158 <HAL_Init+0x40>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4a0a      	ldr	r2, [pc, #40]	@ (8002158 <HAL_Init+0x40>)
 800212e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002132:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002134:	4b08      	ldr	r3, [pc, #32]	@ (8002158 <HAL_Init+0x40>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	4a07      	ldr	r2, [pc, #28]	@ (8002158 <HAL_Init+0x40>)
 800213a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800213e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002140:	2003      	movs	r0, #3
 8002142:	f000 fb0c 	bl	800275e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002146:	200f      	movs	r0, #15
 8002148:	f7ff fd60 	bl	8001c0c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800214c:	f7ff fd32 	bl	8001bb4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002150:	2300      	movs	r3, #0
}
 8002152:	4618      	mov	r0, r3
 8002154:	bd80      	pop	{r7, pc}
 8002156:	bf00      	nop
 8002158:	40023c00 	.word	0x40023c00

0800215c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800215c:	b480      	push	{r7}
 800215e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002160:	4b06      	ldr	r3, [pc, #24]	@ (800217c <HAL_IncTick+0x20>)
 8002162:	781b      	ldrb	r3, [r3, #0]
 8002164:	461a      	mov	r2, r3
 8002166:	4b06      	ldr	r3, [pc, #24]	@ (8002180 <HAL_IncTick+0x24>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	4413      	add	r3, r2
 800216c:	4a04      	ldr	r2, [pc, #16]	@ (8002180 <HAL_IncTick+0x24>)
 800216e:	6013      	str	r3, [r2, #0]
}
 8002170:	bf00      	nop
 8002172:	46bd      	mov	sp, r7
 8002174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002178:	4770      	bx	lr
 800217a:	bf00      	nop
 800217c:	20000370 	.word	0x20000370
 8002180:	20000970 	.word	0x20000970

08002184 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002184:	b480      	push	{r7}
 8002186:	af00      	add	r7, sp, #0
  return uwTick;
 8002188:	4b03      	ldr	r3, [pc, #12]	@ (8002198 <HAL_GetTick+0x14>)
 800218a:	681b      	ldr	r3, [r3, #0]
}
 800218c:	4618      	mov	r0, r3
 800218e:	46bd      	mov	sp, r7
 8002190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002194:	4770      	bx	lr
 8002196:	bf00      	nop
 8002198:	20000970 	.word	0x20000970

0800219c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b084      	sub	sp, #16
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80021a4:	f7ff ffee 	bl	8002184 <HAL_GetTick>
 80021a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021b4:	d005      	beq.n	80021c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80021b6:	4b0a      	ldr	r3, [pc, #40]	@ (80021e0 <HAL_Delay+0x44>)
 80021b8:	781b      	ldrb	r3, [r3, #0]
 80021ba:	461a      	mov	r2, r3
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	4413      	add	r3, r2
 80021c0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80021c2:	bf00      	nop
 80021c4:	f7ff ffde 	bl	8002184 <HAL_GetTick>
 80021c8:	4602      	mov	r2, r0
 80021ca:	68bb      	ldr	r3, [r7, #8]
 80021cc:	1ad3      	subs	r3, r2, r3
 80021ce:	68fa      	ldr	r2, [r7, #12]
 80021d0:	429a      	cmp	r2, r3
 80021d2:	d8f7      	bhi.n	80021c4 <HAL_Delay+0x28>
  {
  }
}
 80021d4:	bf00      	nop
 80021d6:	bf00      	nop
 80021d8:	3710      	adds	r7, #16
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}
 80021de:	bf00      	nop
 80021e0:	20000370 	.word	0x20000370

080021e4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b084      	sub	sp, #16
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d101      	bne.n	80021f6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80021f2:	2301      	movs	r3, #1
 80021f4:	e0ed      	b.n	80023d2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80021fc:	b2db      	uxtb	r3, r3
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d102      	bne.n	8002208 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002202:	6878      	ldr	r0, [r7, #4]
 8002204:	f7ff f8c0 	bl	8001388 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	681a      	ldr	r2, [r3, #0]
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f042 0201 	orr.w	r2, r2, #1
 8002216:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002218:	f7ff ffb4 	bl	8002184 <HAL_GetTick>
 800221c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800221e:	e012      	b.n	8002246 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002220:	f7ff ffb0 	bl	8002184 <HAL_GetTick>
 8002224:	4602      	mov	r2, r0
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	1ad3      	subs	r3, r2, r3
 800222a:	2b0a      	cmp	r3, #10
 800222c:	d90b      	bls.n	8002246 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002232:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	2205      	movs	r2, #5
 800223e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002242:	2301      	movs	r3, #1
 8002244:	e0c5      	b.n	80023d2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	f003 0301 	and.w	r3, r3, #1
 8002250:	2b00      	cmp	r3, #0
 8002252:	d0e5      	beq.n	8002220 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	681a      	ldr	r2, [r3, #0]
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f022 0202 	bic.w	r2, r2, #2
 8002262:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002264:	f7ff ff8e 	bl	8002184 <HAL_GetTick>
 8002268:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800226a:	e012      	b.n	8002292 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800226c:	f7ff ff8a 	bl	8002184 <HAL_GetTick>
 8002270:	4602      	mov	r2, r0
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	1ad3      	subs	r3, r2, r3
 8002276:	2b0a      	cmp	r3, #10
 8002278:	d90b      	bls.n	8002292 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800227e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	2205      	movs	r2, #5
 800228a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800228e:	2301      	movs	r3, #1
 8002290:	e09f      	b.n	80023d2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	f003 0302 	and.w	r3, r3, #2
 800229c:	2b00      	cmp	r3, #0
 800229e:	d1e5      	bne.n	800226c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	7e1b      	ldrb	r3, [r3, #24]
 80022a4:	2b01      	cmp	r3, #1
 80022a6:	d108      	bne.n	80022ba <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	681a      	ldr	r2, [r3, #0]
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80022b6:	601a      	str	r2, [r3, #0]
 80022b8:	e007      	b.n	80022ca <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	681a      	ldr	r2, [r3, #0]
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80022c8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	7e5b      	ldrb	r3, [r3, #25]
 80022ce:	2b01      	cmp	r3, #1
 80022d0:	d108      	bne.n	80022e4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	681a      	ldr	r2, [r3, #0]
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80022e0:	601a      	str	r2, [r3, #0]
 80022e2:	e007      	b.n	80022f4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	681a      	ldr	r2, [r3, #0]
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80022f2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	7e9b      	ldrb	r3, [r3, #26]
 80022f8:	2b01      	cmp	r3, #1
 80022fa:	d108      	bne.n	800230e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	681a      	ldr	r2, [r3, #0]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f042 0220 	orr.w	r2, r2, #32
 800230a:	601a      	str	r2, [r3, #0]
 800230c:	e007      	b.n	800231e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	681a      	ldr	r2, [r3, #0]
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f022 0220 	bic.w	r2, r2, #32
 800231c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	7edb      	ldrb	r3, [r3, #27]
 8002322:	2b01      	cmp	r3, #1
 8002324:	d108      	bne.n	8002338 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	681a      	ldr	r2, [r3, #0]
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f022 0210 	bic.w	r2, r2, #16
 8002334:	601a      	str	r2, [r3, #0]
 8002336:	e007      	b.n	8002348 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	681a      	ldr	r2, [r3, #0]
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f042 0210 	orr.w	r2, r2, #16
 8002346:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	7f1b      	ldrb	r3, [r3, #28]
 800234c:	2b01      	cmp	r3, #1
 800234e:	d108      	bne.n	8002362 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	681a      	ldr	r2, [r3, #0]
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f042 0208 	orr.w	r2, r2, #8
 800235e:	601a      	str	r2, [r3, #0]
 8002360:	e007      	b.n	8002372 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	681a      	ldr	r2, [r3, #0]
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f022 0208 	bic.w	r2, r2, #8
 8002370:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	7f5b      	ldrb	r3, [r3, #29]
 8002376:	2b01      	cmp	r3, #1
 8002378:	d108      	bne.n	800238c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	681a      	ldr	r2, [r3, #0]
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f042 0204 	orr.w	r2, r2, #4
 8002388:	601a      	str	r2, [r3, #0]
 800238a:	e007      	b.n	800239c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	681a      	ldr	r2, [r3, #0]
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f022 0204 	bic.w	r2, r2, #4
 800239a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	689a      	ldr	r2, [r3, #8]
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	68db      	ldr	r3, [r3, #12]
 80023a4:	431a      	orrs	r2, r3
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	691b      	ldr	r3, [r3, #16]
 80023aa:	431a      	orrs	r2, r3
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	695b      	ldr	r3, [r3, #20]
 80023b0:	ea42 0103 	orr.w	r1, r2, r3
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	1e5a      	subs	r2, r3, #1
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	430a      	orrs	r2, r1
 80023c0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	2200      	movs	r2, #0
 80023c6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	2201      	movs	r2, #1
 80023cc:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80023d0:	2300      	movs	r3, #0
}
 80023d2:	4618      	mov	r0, r3
 80023d4:	3710      	adds	r7, #16
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}

080023da <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80023da:	b580      	push	{r7, lr}
 80023dc:	b084      	sub	sp, #16
 80023de:	af00      	add	r7, sp, #0
 80023e0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80023e8:	b2db      	uxtb	r3, r3
 80023ea:	2b01      	cmp	r3, #1
 80023ec:	d12e      	bne.n	800244c <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	2202      	movs	r2, #2
 80023f2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	681a      	ldr	r2, [r3, #0]
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f022 0201 	bic.w	r2, r2, #1
 8002404:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002406:	f7ff febd 	bl	8002184 <HAL_GetTick>
 800240a:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800240c:	e012      	b.n	8002434 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800240e:	f7ff feb9 	bl	8002184 <HAL_GetTick>
 8002412:	4602      	mov	r2, r0
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	1ad3      	subs	r3, r2, r3
 8002418:	2b0a      	cmp	r3, #10
 800241a:	d90b      	bls.n	8002434 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002420:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	2205      	movs	r2, #5
 800242c:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002430:	2301      	movs	r3, #1
 8002432:	e012      	b.n	800245a <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	685b      	ldr	r3, [r3, #4]
 800243a:	f003 0301 	and.w	r3, r3, #1
 800243e:	2b00      	cmp	r3, #0
 8002440:	d1e5      	bne.n	800240e <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	2200      	movs	r2, #0
 8002446:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8002448:	2300      	movs	r3, #0
 800244a:	e006      	b.n	800245a <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002450:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002458:	2301      	movs	r3, #1
  }
}
 800245a:	4618      	mov	r0, r3
 800245c:	3710      	adds	r7, #16
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}

08002462 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8002462:	b480      	push	{r7}
 8002464:	b089      	sub	sp, #36	@ 0x24
 8002466:	af00      	add	r7, sp, #0
 8002468:	60f8      	str	r0, [r7, #12]
 800246a:	60b9      	str	r1, [r7, #8]
 800246c:	607a      	str	r2, [r7, #4]
 800246e:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002476:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	689b      	ldr	r3, [r3, #8]
 800247e:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002480:	7ffb      	ldrb	r3, [r7, #31]
 8002482:	2b01      	cmp	r3, #1
 8002484:	d003      	beq.n	800248e <HAL_CAN_AddTxMessage+0x2c>
 8002486:	7ffb      	ldrb	r3, [r7, #31]
 8002488:	2b02      	cmp	r3, #2
 800248a:	f040 80ad 	bne.w	80025e8 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800248e:	69bb      	ldr	r3, [r7, #24]
 8002490:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002494:	2b00      	cmp	r3, #0
 8002496:	d10a      	bne.n	80024ae <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002498:	69bb      	ldr	r3, [r7, #24]
 800249a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d105      	bne.n	80024ae <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80024a2:	69bb      	ldr	r3, [r7, #24]
 80024a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	f000 8095 	beq.w	80025d8 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80024ae:	69bb      	ldr	r3, [r7, #24]
 80024b0:	0e1b      	lsrs	r3, r3, #24
 80024b2:	f003 0303 	and.w	r3, r3, #3
 80024b6:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80024b8:	2201      	movs	r2, #1
 80024ba:	697b      	ldr	r3, [r7, #20]
 80024bc:	409a      	lsls	r2, r3
 80024be:	683b      	ldr	r3, [r7, #0]
 80024c0:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80024c2:	68bb      	ldr	r3, [r7, #8]
 80024c4:	689b      	ldr	r3, [r3, #8]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d10d      	bne.n	80024e6 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80024ca:	68bb      	ldr	r3, [r7, #8]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80024d0:	68bb      	ldr	r3, [r7, #8]
 80024d2:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80024d4:	68f9      	ldr	r1, [r7, #12]
 80024d6:	6809      	ldr	r1, [r1, #0]
 80024d8:	431a      	orrs	r2, r3
 80024da:	697b      	ldr	r3, [r7, #20]
 80024dc:	3318      	adds	r3, #24
 80024de:	011b      	lsls	r3, r3, #4
 80024e0:	440b      	add	r3, r1
 80024e2:	601a      	str	r2, [r3, #0]
 80024e4:	e00f      	b.n	8002506 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80024e6:	68bb      	ldr	r3, [r7, #8]
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80024ec:	68bb      	ldr	r3, [r7, #8]
 80024ee:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80024f0:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80024f2:	68bb      	ldr	r3, [r7, #8]
 80024f4:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80024f6:	68f9      	ldr	r1, [r7, #12]
 80024f8:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80024fa:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80024fc:	697b      	ldr	r3, [r7, #20]
 80024fe:	3318      	adds	r3, #24
 8002500:	011b      	lsls	r3, r3, #4
 8002502:	440b      	add	r3, r1
 8002504:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	6819      	ldr	r1, [r3, #0]
 800250a:	68bb      	ldr	r3, [r7, #8]
 800250c:	691a      	ldr	r2, [r3, #16]
 800250e:	697b      	ldr	r3, [r7, #20]
 8002510:	3318      	adds	r3, #24
 8002512:	011b      	lsls	r3, r3, #4
 8002514:	440b      	add	r3, r1
 8002516:	3304      	adds	r3, #4
 8002518:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800251a:	68bb      	ldr	r3, [r7, #8]
 800251c:	7d1b      	ldrb	r3, [r3, #20]
 800251e:	2b01      	cmp	r3, #1
 8002520:	d111      	bne.n	8002546 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	681a      	ldr	r2, [r3, #0]
 8002526:	697b      	ldr	r3, [r7, #20]
 8002528:	3318      	adds	r3, #24
 800252a:	011b      	lsls	r3, r3, #4
 800252c:	4413      	add	r3, r2
 800252e:	3304      	adds	r3, #4
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	68fa      	ldr	r2, [r7, #12]
 8002534:	6811      	ldr	r1, [r2, #0]
 8002536:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800253a:	697b      	ldr	r3, [r7, #20]
 800253c:	3318      	adds	r3, #24
 800253e:	011b      	lsls	r3, r3, #4
 8002540:	440b      	add	r3, r1
 8002542:	3304      	adds	r3, #4
 8002544:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	3307      	adds	r3, #7
 800254a:	781b      	ldrb	r3, [r3, #0]
 800254c:	061a      	lsls	r2, r3, #24
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	3306      	adds	r3, #6
 8002552:	781b      	ldrb	r3, [r3, #0]
 8002554:	041b      	lsls	r3, r3, #16
 8002556:	431a      	orrs	r2, r3
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	3305      	adds	r3, #5
 800255c:	781b      	ldrb	r3, [r3, #0]
 800255e:	021b      	lsls	r3, r3, #8
 8002560:	4313      	orrs	r3, r2
 8002562:	687a      	ldr	r2, [r7, #4]
 8002564:	3204      	adds	r2, #4
 8002566:	7812      	ldrb	r2, [r2, #0]
 8002568:	4610      	mov	r0, r2
 800256a:	68fa      	ldr	r2, [r7, #12]
 800256c:	6811      	ldr	r1, [r2, #0]
 800256e:	ea43 0200 	orr.w	r2, r3, r0
 8002572:	697b      	ldr	r3, [r7, #20]
 8002574:	011b      	lsls	r3, r3, #4
 8002576:	440b      	add	r3, r1
 8002578:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 800257c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	3303      	adds	r3, #3
 8002582:	781b      	ldrb	r3, [r3, #0]
 8002584:	061a      	lsls	r2, r3, #24
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	3302      	adds	r3, #2
 800258a:	781b      	ldrb	r3, [r3, #0]
 800258c:	041b      	lsls	r3, r3, #16
 800258e:	431a      	orrs	r2, r3
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	3301      	adds	r3, #1
 8002594:	781b      	ldrb	r3, [r3, #0]
 8002596:	021b      	lsls	r3, r3, #8
 8002598:	4313      	orrs	r3, r2
 800259a:	687a      	ldr	r2, [r7, #4]
 800259c:	7812      	ldrb	r2, [r2, #0]
 800259e:	4610      	mov	r0, r2
 80025a0:	68fa      	ldr	r2, [r7, #12]
 80025a2:	6811      	ldr	r1, [r2, #0]
 80025a4:	ea43 0200 	orr.w	r2, r3, r0
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	011b      	lsls	r3, r3, #4
 80025ac:	440b      	add	r3, r1
 80025ae:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 80025b2:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	681a      	ldr	r2, [r3, #0]
 80025b8:	697b      	ldr	r3, [r7, #20]
 80025ba:	3318      	adds	r3, #24
 80025bc:	011b      	lsls	r3, r3, #4
 80025be:	4413      	add	r3, r2
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	68fa      	ldr	r2, [r7, #12]
 80025c4:	6811      	ldr	r1, [r2, #0]
 80025c6:	f043 0201 	orr.w	r2, r3, #1
 80025ca:	697b      	ldr	r3, [r7, #20]
 80025cc:	3318      	adds	r3, #24
 80025ce:	011b      	lsls	r3, r3, #4
 80025d0:	440b      	add	r3, r1
 80025d2:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80025d4:	2300      	movs	r3, #0
 80025d6:	e00e      	b.n	80025f6 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025dc:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 80025e4:	2301      	movs	r3, #1
 80025e6:	e006      	b.n	80025f6 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025ec:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80025f4:	2301      	movs	r3, #1
  }
}
 80025f6:	4618      	mov	r0, r3
 80025f8:	3724      	adds	r7, #36	@ 0x24
 80025fa:	46bd      	mov	sp, r7
 80025fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002600:	4770      	bx	lr
	...

08002604 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002604:	b480      	push	{r7}
 8002606:	b085      	sub	sp, #20
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	f003 0307 	and.w	r3, r3, #7
 8002612:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002614:	4b0c      	ldr	r3, [pc, #48]	@ (8002648 <__NVIC_SetPriorityGrouping+0x44>)
 8002616:	68db      	ldr	r3, [r3, #12]
 8002618:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800261a:	68ba      	ldr	r2, [r7, #8]
 800261c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002620:	4013      	ands	r3, r2
 8002622:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002628:	68bb      	ldr	r3, [r7, #8]
 800262a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800262c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002630:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002634:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002636:	4a04      	ldr	r2, [pc, #16]	@ (8002648 <__NVIC_SetPriorityGrouping+0x44>)
 8002638:	68bb      	ldr	r3, [r7, #8]
 800263a:	60d3      	str	r3, [r2, #12]
}
 800263c:	bf00      	nop
 800263e:	3714      	adds	r7, #20
 8002640:	46bd      	mov	sp, r7
 8002642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002646:	4770      	bx	lr
 8002648:	e000ed00 	.word	0xe000ed00

0800264c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800264c:	b480      	push	{r7}
 800264e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002650:	4b04      	ldr	r3, [pc, #16]	@ (8002664 <__NVIC_GetPriorityGrouping+0x18>)
 8002652:	68db      	ldr	r3, [r3, #12]
 8002654:	0a1b      	lsrs	r3, r3, #8
 8002656:	f003 0307 	and.w	r3, r3, #7
}
 800265a:	4618      	mov	r0, r3
 800265c:	46bd      	mov	sp, r7
 800265e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002662:	4770      	bx	lr
 8002664:	e000ed00 	.word	0xe000ed00

08002668 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002668:	b480      	push	{r7}
 800266a:	b083      	sub	sp, #12
 800266c:	af00      	add	r7, sp, #0
 800266e:	4603      	mov	r3, r0
 8002670:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002672:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002676:	2b00      	cmp	r3, #0
 8002678:	db0b      	blt.n	8002692 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800267a:	79fb      	ldrb	r3, [r7, #7]
 800267c:	f003 021f 	and.w	r2, r3, #31
 8002680:	4907      	ldr	r1, [pc, #28]	@ (80026a0 <__NVIC_EnableIRQ+0x38>)
 8002682:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002686:	095b      	lsrs	r3, r3, #5
 8002688:	2001      	movs	r0, #1
 800268a:	fa00 f202 	lsl.w	r2, r0, r2
 800268e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002692:	bf00      	nop
 8002694:	370c      	adds	r7, #12
 8002696:	46bd      	mov	sp, r7
 8002698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269c:	4770      	bx	lr
 800269e:	bf00      	nop
 80026a0:	e000e100 	.word	0xe000e100

080026a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026a4:	b480      	push	{r7}
 80026a6:	b083      	sub	sp, #12
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	4603      	mov	r3, r0
 80026ac:	6039      	str	r1, [r7, #0]
 80026ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	db0a      	blt.n	80026ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	b2da      	uxtb	r2, r3
 80026bc:	490c      	ldr	r1, [pc, #48]	@ (80026f0 <__NVIC_SetPriority+0x4c>)
 80026be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026c2:	0112      	lsls	r2, r2, #4
 80026c4:	b2d2      	uxtb	r2, r2
 80026c6:	440b      	add	r3, r1
 80026c8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026cc:	e00a      	b.n	80026e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	b2da      	uxtb	r2, r3
 80026d2:	4908      	ldr	r1, [pc, #32]	@ (80026f4 <__NVIC_SetPriority+0x50>)
 80026d4:	79fb      	ldrb	r3, [r7, #7]
 80026d6:	f003 030f 	and.w	r3, r3, #15
 80026da:	3b04      	subs	r3, #4
 80026dc:	0112      	lsls	r2, r2, #4
 80026de:	b2d2      	uxtb	r2, r2
 80026e0:	440b      	add	r3, r1
 80026e2:	761a      	strb	r2, [r3, #24]
}
 80026e4:	bf00      	nop
 80026e6:	370c      	adds	r7, #12
 80026e8:	46bd      	mov	sp, r7
 80026ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ee:	4770      	bx	lr
 80026f0:	e000e100 	.word	0xe000e100
 80026f4:	e000ed00 	.word	0xe000ed00

080026f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026f8:	b480      	push	{r7}
 80026fa:	b089      	sub	sp, #36	@ 0x24
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	60f8      	str	r0, [r7, #12]
 8002700:	60b9      	str	r1, [r7, #8]
 8002702:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	f003 0307 	and.w	r3, r3, #7
 800270a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800270c:	69fb      	ldr	r3, [r7, #28]
 800270e:	f1c3 0307 	rsb	r3, r3, #7
 8002712:	2b04      	cmp	r3, #4
 8002714:	bf28      	it	cs
 8002716:	2304      	movcs	r3, #4
 8002718:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800271a:	69fb      	ldr	r3, [r7, #28]
 800271c:	3304      	adds	r3, #4
 800271e:	2b06      	cmp	r3, #6
 8002720:	d902      	bls.n	8002728 <NVIC_EncodePriority+0x30>
 8002722:	69fb      	ldr	r3, [r7, #28]
 8002724:	3b03      	subs	r3, #3
 8002726:	e000      	b.n	800272a <NVIC_EncodePriority+0x32>
 8002728:	2300      	movs	r3, #0
 800272a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800272c:	f04f 32ff 	mov.w	r2, #4294967295
 8002730:	69bb      	ldr	r3, [r7, #24]
 8002732:	fa02 f303 	lsl.w	r3, r2, r3
 8002736:	43da      	mvns	r2, r3
 8002738:	68bb      	ldr	r3, [r7, #8]
 800273a:	401a      	ands	r2, r3
 800273c:	697b      	ldr	r3, [r7, #20]
 800273e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002740:	f04f 31ff 	mov.w	r1, #4294967295
 8002744:	697b      	ldr	r3, [r7, #20]
 8002746:	fa01 f303 	lsl.w	r3, r1, r3
 800274a:	43d9      	mvns	r1, r3
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002750:	4313      	orrs	r3, r2
         );
}
 8002752:	4618      	mov	r0, r3
 8002754:	3724      	adds	r7, #36	@ 0x24
 8002756:	46bd      	mov	sp, r7
 8002758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275c:	4770      	bx	lr

0800275e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800275e:	b580      	push	{r7, lr}
 8002760:	b082      	sub	sp, #8
 8002762:	af00      	add	r7, sp, #0
 8002764:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002766:	6878      	ldr	r0, [r7, #4]
 8002768:	f7ff ff4c 	bl	8002604 <__NVIC_SetPriorityGrouping>
}
 800276c:	bf00      	nop
 800276e:	3708      	adds	r7, #8
 8002770:	46bd      	mov	sp, r7
 8002772:	bd80      	pop	{r7, pc}

08002774 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002774:	b580      	push	{r7, lr}
 8002776:	b086      	sub	sp, #24
 8002778:	af00      	add	r7, sp, #0
 800277a:	4603      	mov	r3, r0
 800277c:	60b9      	str	r1, [r7, #8]
 800277e:	607a      	str	r2, [r7, #4]
 8002780:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002782:	2300      	movs	r3, #0
 8002784:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002786:	f7ff ff61 	bl	800264c <__NVIC_GetPriorityGrouping>
 800278a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800278c:	687a      	ldr	r2, [r7, #4]
 800278e:	68b9      	ldr	r1, [r7, #8]
 8002790:	6978      	ldr	r0, [r7, #20]
 8002792:	f7ff ffb1 	bl	80026f8 <NVIC_EncodePriority>
 8002796:	4602      	mov	r2, r0
 8002798:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800279c:	4611      	mov	r1, r2
 800279e:	4618      	mov	r0, r3
 80027a0:	f7ff ff80 	bl	80026a4 <__NVIC_SetPriority>
}
 80027a4:	bf00      	nop
 80027a6:	3718      	adds	r7, #24
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bd80      	pop	{r7, pc}

080027ac <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b082      	sub	sp, #8
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	4603      	mov	r3, r0
 80027b4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027ba:	4618      	mov	r0, r3
 80027bc:	f7ff ff54 	bl	8002668 <__NVIC_EnableIRQ>
}
 80027c0:	bf00      	nop
 80027c2:	3708      	adds	r7, #8
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bd80      	pop	{r7, pc}

080027c8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b084      	sub	sp, #16
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027d4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80027d6:	f7ff fcd5 	bl	8002184 <HAL_GetTick>
 80027da:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80027e2:	b2db      	uxtb	r3, r3
 80027e4:	2b02      	cmp	r3, #2
 80027e6:	d008      	beq.n	80027fa <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2280      	movs	r2, #128	@ 0x80
 80027ec:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2200      	movs	r2, #0
 80027f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80027f6:	2301      	movs	r3, #1
 80027f8:	e052      	b.n	80028a0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	681a      	ldr	r2, [r3, #0]
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f022 0216 	bic.w	r2, r2, #22
 8002808:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	695a      	ldr	r2, [r3, #20]
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002818:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800281e:	2b00      	cmp	r3, #0
 8002820:	d103      	bne.n	800282a <HAL_DMA_Abort+0x62>
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002826:	2b00      	cmp	r3, #0
 8002828:	d007      	beq.n	800283a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	681a      	ldr	r2, [r3, #0]
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f022 0208 	bic.w	r2, r2, #8
 8002838:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	681a      	ldr	r2, [r3, #0]
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f022 0201 	bic.w	r2, r2, #1
 8002848:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800284a:	e013      	b.n	8002874 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800284c:	f7ff fc9a 	bl	8002184 <HAL_GetTick>
 8002850:	4602      	mov	r2, r0
 8002852:	68bb      	ldr	r3, [r7, #8]
 8002854:	1ad3      	subs	r3, r2, r3
 8002856:	2b05      	cmp	r3, #5
 8002858:	d90c      	bls.n	8002874 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	2220      	movs	r2, #32
 800285e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2203      	movs	r2, #3
 8002864:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2200      	movs	r2, #0
 800286c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002870:	2303      	movs	r3, #3
 8002872:	e015      	b.n	80028a0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f003 0301 	and.w	r3, r3, #1
 800287e:	2b00      	cmp	r3, #0
 8002880:	d1e4      	bne.n	800284c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002886:	223f      	movs	r2, #63	@ 0x3f
 8002888:	409a      	lsls	r2, r3
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	2201      	movs	r2, #1
 8002892:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	2200      	movs	r2, #0
 800289a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800289e:	2300      	movs	r3, #0
}
 80028a0:	4618      	mov	r0, r3
 80028a2:	3710      	adds	r7, #16
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bd80      	pop	{r7, pc}

080028a8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80028a8:	b480      	push	{r7}
 80028aa:	b083      	sub	sp, #12
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80028b6:	b2db      	uxtb	r3, r3
 80028b8:	2b02      	cmp	r3, #2
 80028ba:	d004      	beq.n	80028c6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2280      	movs	r2, #128	@ 0x80
 80028c0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80028c2:	2301      	movs	r3, #1
 80028c4:	e00c      	b.n	80028e0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2205      	movs	r2, #5
 80028ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	681a      	ldr	r2, [r3, #0]
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f022 0201 	bic.w	r2, r2, #1
 80028dc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80028de:	2300      	movs	r3, #0
}
 80028e0:	4618      	mov	r0, r3
 80028e2:	370c      	adds	r7, #12
 80028e4:	46bd      	mov	sp, r7
 80028e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ea:	4770      	bx	lr

080028ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028ec:	b480      	push	{r7}
 80028ee:	b089      	sub	sp, #36	@ 0x24
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
 80028f4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80028f6:	2300      	movs	r3, #0
 80028f8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80028fa:	2300      	movs	r3, #0
 80028fc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80028fe:	2300      	movs	r3, #0
 8002900:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002902:	2300      	movs	r3, #0
 8002904:	61fb      	str	r3, [r7, #28]
 8002906:	e165      	b.n	8002bd4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002908:	2201      	movs	r2, #1
 800290a:	69fb      	ldr	r3, [r7, #28]
 800290c:	fa02 f303 	lsl.w	r3, r2, r3
 8002910:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	697a      	ldr	r2, [r7, #20]
 8002918:	4013      	ands	r3, r2
 800291a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800291c:	693a      	ldr	r2, [r7, #16]
 800291e:	697b      	ldr	r3, [r7, #20]
 8002920:	429a      	cmp	r2, r3
 8002922:	f040 8154 	bne.w	8002bce <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	f003 0303 	and.w	r3, r3, #3
 800292e:	2b01      	cmp	r3, #1
 8002930:	d005      	beq.n	800293e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	685b      	ldr	r3, [r3, #4]
 8002936:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800293a:	2b02      	cmp	r3, #2
 800293c:	d130      	bne.n	80029a0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	689b      	ldr	r3, [r3, #8]
 8002942:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002944:	69fb      	ldr	r3, [r7, #28]
 8002946:	005b      	lsls	r3, r3, #1
 8002948:	2203      	movs	r2, #3
 800294a:	fa02 f303 	lsl.w	r3, r2, r3
 800294e:	43db      	mvns	r3, r3
 8002950:	69ba      	ldr	r2, [r7, #24]
 8002952:	4013      	ands	r3, r2
 8002954:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	68da      	ldr	r2, [r3, #12]
 800295a:	69fb      	ldr	r3, [r7, #28]
 800295c:	005b      	lsls	r3, r3, #1
 800295e:	fa02 f303 	lsl.w	r3, r2, r3
 8002962:	69ba      	ldr	r2, [r7, #24]
 8002964:	4313      	orrs	r3, r2
 8002966:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	69ba      	ldr	r2, [r7, #24]
 800296c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002974:	2201      	movs	r2, #1
 8002976:	69fb      	ldr	r3, [r7, #28]
 8002978:	fa02 f303 	lsl.w	r3, r2, r3
 800297c:	43db      	mvns	r3, r3
 800297e:	69ba      	ldr	r2, [r7, #24]
 8002980:	4013      	ands	r3, r2
 8002982:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	091b      	lsrs	r3, r3, #4
 800298a:	f003 0201 	and.w	r2, r3, #1
 800298e:	69fb      	ldr	r3, [r7, #28]
 8002990:	fa02 f303 	lsl.w	r3, r2, r3
 8002994:	69ba      	ldr	r2, [r7, #24]
 8002996:	4313      	orrs	r3, r2
 8002998:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	69ba      	ldr	r2, [r7, #24]
 800299e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	685b      	ldr	r3, [r3, #4]
 80029a4:	f003 0303 	and.w	r3, r3, #3
 80029a8:	2b03      	cmp	r3, #3
 80029aa:	d017      	beq.n	80029dc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	68db      	ldr	r3, [r3, #12]
 80029b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80029b2:	69fb      	ldr	r3, [r7, #28]
 80029b4:	005b      	lsls	r3, r3, #1
 80029b6:	2203      	movs	r2, #3
 80029b8:	fa02 f303 	lsl.w	r3, r2, r3
 80029bc:	43db      	mvns	r3, r3
 80029be:	69ba      	ldr	r2, [r7, #24]
 80029c0:	4013      	ands	r3, r2
 80029c2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	689a      	ldr	r2, [r3, #8]
 80029c8:	69fb      	ldr	r3, [r7, #28]
 80029ca:	005b      	lsls	r3, r3, #1
 80029cc:	fa02 f303 	lsl.w	r3, r2, r3
 80029d0:	69ba      	ldr	r2, [r7, #24]
 80029d2:	4313      	orrs	r3, r2
 80029d4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	69ba      	ldr	r2, [r7, #24]
 80029da:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	685b      	ldr	r3, [r3, #4]
 80029e0:	f003 0303 	and.w	r3, r3, #3
 80029e4:	2b02      	cmp	r3, #2
 80029e6:	d123      	bne.n	8002a30 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80029e8:	69fb      	ldr	r3, [r7, #28]
 80029ea:	08da      	lsrs	r2, r3, #3
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	3208      	adds	r2, #8
 80029f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80029f6:	69fb      	ldr	r3, [r7, #28]
 80029f8:	f003 0307 	and.w	r3, r3, #7
 80029fc:	009b      	lsls	r3, r3, #2
 80029fe:	220f      	movs	r2, #15
 8002a00:	fa02 f303 	lsl.w	r3, r2, r3
 8002a04:	43db      	mvns	r3, r3
 8002a06:	69ba      	ldr	r2, [r7, #24]
 8002a08:	4013      	ands	r3, r2
 8002a0a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	691a      	ldr	r2, [r3, #16]
 8002a10:	69fb      	ldr	r3, [r7, #28]
 8002a12:	f003 0307 	and.w	r3, r3, #7
 8002a16:	009b      	lsls	r3, r3, #2
 8002a18:	fa02 f303 	lsl.w	r3, r2, r3
 8002a1c:	69ba      	ldr	r2, [r7, #24]
 8002a1e:	4313      	orrs	r3, r2
 8002a20:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002a22:	69fb      	ldr	r3, [r7, #28]
 8002a24:	08da      	lsrs	r2, r3, #3
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	3208      	adds	r2, #8
 8002a2a:	69b9      	ldr	r1, [r7, #24]
 8002a2c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002a36:	69fb      	ldr	r3, [r7, #28]
 8002a38:	005b      	lsls	r3, r3, #1
 8002a3a:	2203      	movs	r2, #3
 8002a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a40:	43db      	mvns	r3, r3
 8002a42:	69ba      	ldr	r2, [r7, #24]
 8002a44:	4013      	ands	r3, r2
 8002a46:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	685b      	ldr	r3, [r3, #4]
 8002a4c:	f003 0203 	and.w	r2, r3, #3
 8002a50:	69fb      	ldr	r3, [r7, #28]
 8002a52:	005b      	lsls	r3, r3, #1
 8002a54:	fa02 f303 	lsl.w	r3, r2, r3
 8002a58:	69ba      	ldr	r2, [r7, #24]
 8002a5a:	4313      	orrs	r3, r2
 8002a5c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	69ba      	ldr	r2, [r7, #24]
 8002a62:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	685b      	ldr	r3, [r3, #4]
 8002a68:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	f000 80ae 	beq.w	8002bce <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a72:	2300      	movs	r3, #0
 8002a74:	60fb      	str	r3, [r7, #12]
 8002a76:	4b5d      	ldr	r3, [pc, #372]	@ (8002bec <HAL_GPIO_Init+0x300>)
 8002a78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a7a:	4a5c      	ldr	r2, [pc, #368]	@ (8002bec <HAL_GPIO_Init+0x300>)
 8002a7c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a80:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a82:	4b5a      	ldr	r3, [pc, #360]	@ (8002bec <HAL_GPIO_Init+0x300>)
 8002a84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a86:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a8a:	60fb      	str	r3, [r7, #12]
 8002a8c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002a8e:	4a58      	ldr	r2, [pc, #352]	@ (8002bf0 <HAL_GPIO_Init+0x304>)
 8002a90:	69fb      	ldr	r3, [r7, #28]
 8002a92:	089b      	lsrs	r3, r3, #2
 8002a94:	3302      	adds	r3, #2
 8002a96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002a9c:	69fb      	ldr	r3, [r7, #28]
 8002a9e:	f003 0303 	and.w	r3, r3, #3
 8002aa2:	009b      	lsls	r3, r3, #2
 8002aa4:	220f      	movs	r2, #15
 8002aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8002aaa:	43db      	mvns	r3, r3
 8002aac:	69ba      	ldr	r2, [r7, #24]
 8002aae:	4013      	ands	r3, r2
 8002ab0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	4a4f      	ldr	r2, [pc, #316]	@ (8002bf4 <HAL_GPIO_Init+0x308>)
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	d025      	beq.n	8002b06 <HAL_GPIO_Init+0x21a>
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	4a4e      	ldr	r2, [pc, #312]	@ (8002bf8 <HAL_GPIO_Init+0x30c>)
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d01f      	beq.n	8002b02 <HAL_GPIO_Init+0x216>
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	4a4d      	ldr	r2, [pc, #308]	@ (8002bfc <HAL_GPIO_Init+0x310>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d019      	beq.n	8002afe <HAL_GPIO_Init+0x212>
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	4a4c      	ldr	r2, [pc, #304]	@ (8002c00 <HAL_GPIO_Init+0x314>)
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d013      	beq.n	8002afa <HAL_GPIO_Init+0x20e>
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	4a4b      	ldr	r2, [pc, #300]	@ (8002c04 <HAL_GPIO_Init+0x318>)
 8002ad6:	4293      	cmp	r3, r2
 8002ad8:	d00d      	beq.n	8002af6 <HAL_GPIO_Init+0x20a>
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	4a4a      	ldr	r2, [pc, #296]	@ (8002c08 <HAL_GPIO_Init+0x31c>)
 8002ade:	4293      	cmp	r3, r2
 8002ae0:	d007      	beq.n	8002af2 <HAL_GPIO_Init+0x206>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	4a49      	ldr	r2, [pc, #292]	@ (8002c0c <HAL_GPIO_Init+0x320>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d101      	bne.n	8002aee <HAL_GPIO_Init+0x202>
 8002aea:	2306      	movs	r3, #6
 8002aec:	e00c      	b.n	8002b08 <HAL_GPIO_Init+0x21c>
 8002aee:	2307      	movs	r3, #7
 8002af0:	e00a      	b.n	8002b08 <HAL_GPIO_Init+0x21c>
 8002af2:	2305      	movs	r3, #5
 8002af4:	e008      	b.n	8002b08 <HAL_GPIO_Init+0x21c>
 8002af6:	2304      	movs	r3, #4
 8002af8:	e006      	b.n	8002b08 <HAL_GPIO_Init+0x21c>
 8002afa:	2303      	movs	r3, #3
 8002afc:	e004      	b.n	8002b08 <HAL_GPIO_Init+0x21c>
 8002afe:	2302      	movs	r3, #2
 8002b00:	e002      	b.n	8002b08 <HAL_GPIO_Init+0x21c>
 8002b02:	2301      	movs	r3, #1
 8002b04:	e000      	b.n	8002b08 <HAL_GPIO_Init+0x21c>
 8002b06:	2300      	movs	r3, #0
 8002b08:	69fa      	ldr	r2, [r7, #28]
 8002b0a:	f002 0203 	and.w	r2, r2, #3
 8002b0e:	0092      	lsls	r2, r2, #2
 8002b10:	4093      	lsls	r3, r2
 8002b12:	69ba      	ldr	r2, [r7, #24]
 8002b14:	4313      	orrs	r3, r2
 8002b16:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002b18:	4935      	ldr	r1, [pc, #212]	@ (8002bf0 <HAL_GPIO_Init+0x304>)
 8002b1a:	69fb      	ldr	r3, [r7, #28]
 8002b1c:	089b      	lsrs	r3, r3, #2
 8002b1e:	3302      	adds	r3, #2
 8002b20:	69ba      	ldr	r2, [r7, #24]
 8002b22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002b26:	4b3a      	ldr	r3, [pc, #232]	@ (8002c10 <HAL_GPIO_Init+0x324>)
 8002b28:	689b      	ldr	r3, [r3, #8]
 8002b2a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b2c:	693b      	ldr	r3, [r7, #16]
 8002b2e:	43db      	mvns	r3, r3
 8002b30:	69ba      	ldr	r2, [r7, #24]
 8002b32:	4013      	ands	r3, r2
 8002b34:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002b36:	683b      	ldr	r3, [r7, #0]
 8002b38:	685b      	ldr	r3, [r3, #4]
 8002b3a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d003      	beq.n	8002b4a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002b42:	69ba      	ldr	r2, [r7, #24]
 8002b44:	693b      	ldr	r3, [r7, #16]
 8002b46:	4313      	orrs	r3, r2
 8002b48:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002b4a:	4a31      	ldr	r2, [pc, #196]	@ (8002c10 <HAL_GPIO_Init+0x324>)
 8002b4c:	69bb      	ldr	r3, [r7, #24]
 8002b4e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002b50:	4b2f      	ldr	r3, [pc, #188]	@ (8002c10 <HAL_GPIO_Init+0x324>)
 8002b52:	68db      	ldr	r3, [r3, #12]
 8002b54:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b56:	693b      	ldr	r3, [r7, #16]
 8002b58:	43db      	mvns	r3, r3
 8002b5a:	69ba      	ldr	r2, [r7, #24]
 8002b5c:	4013      	ands	r3, r2
 8002b5e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d003      	beq.n	8002b74 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002b6c:	69ba      	ldr	r2, [r7, #24]
 8002b6e:	693b      	ldr	r3, [r7, #16]
 8002b70:	4313      	orrs	r3, r2
 8002b72:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002b74:	4a26      	ldr	r2, [pc, #152]	@ (8002c10 <HAL_GPIO_Init+0x324>)
 8002b76:	69bb      	ldr	r3, [r7, #24]
 8002b78:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002b7a:	4b25      	ldr	r3, [pc, #148]	@ (8002c10 <HAL_GPIO_Init+0x324>)
 8002b7c:	685b      	ldr	r3, [r3, #4]
 8002b7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b80:	693b      	ldr	r3, [r7, #16]
 8002b82:	43db      	mvns	r3, r3
 8002b84:	69ba      	ldr	r2, [r7, #24]
 8002b86:	4013      	ands	r3, r2
 8002b88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d003      	beq.n	8002b9e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002b96:	69ba      	ldr	r2, [r7, #24]
 8002b98:	693b      	ldr	r3, [r7, #16]
 8002b9a:	4313      	orrs	r3, r2
 8002b9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002b9e:	4a1c      	ldr	r2, [pc, #112]	@ (8002c10 <HAL_GPIO_Init+0x324>)
 8002ba0:	69bb      	ldr	r3, [r7, #24]
 8002ba2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002ba4:	4b1a      	ldr	r3, [pc, #104]	@ (8002c10 <HAL_GPIO_Init+0x324>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002baa:	693b      	ldr	r3, [r7, #16]
 8002bac:	43db      	mvns	r3, r3
 8002bae:	69ba      	ldr	r2, [r7, #24]
 8002bb0:	4013      	ands	r3, r2
 8002bb2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d003      	beq.n	8002bc8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002bc0:	69ba      	ldr	r2, [r7, #24]
 8002bc2:	693b      	ldr	r3, [r7, #16]
 8002bc4:	4313      	orrs	r3, r2
 8002bc6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002bc8:	4a11      	ldr	r2, [pc, #68]	@ (8002c10 <HAL_GPIO_Init+0x324>)
 8002bca:	69bb      	ldr	r3, [r7, #24]
 8002bcc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002bce:	69fb      	ldr	r3, [r7, #28]
 8002bd0:	3301      	adds	r3, #1
 8002bd2:	61fb      	str	r3, [r7, #28]
 8002bd4:	69fb      	ldr	r3, [r7, #28]
 8002bd6:	2b0f      	cmp	r3, #15
 8002bd8:	f67f ae96 	bls.w	8002908 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002bdc:	bf00      	nop
 8002bde:	bf00      	nop
 8002be0:	3724      	adds	r7, #36	@ 0x24
 8002be2:	46bd      	mov	sp, r7
 8002be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be8:	4770      	bx	lr
 8002bea:	bf00      	nop
 8002bec:	40023800 	.word	0x40023800
 8002bf0:	40013800 	.word	0x40013800
 8002bf4:	40020000 	.word	0x40020000
 8002bf8:	40020400 	.word	0x40020400
 8002bfc:	40020800 	.word	0x40020800
 8002c00:	40020c00 	.word	0x40020c00
 8002c04:	40021000 	.word	0x40021000
 8002c08:	40021400 	.word	0x40021400
 8002c0c:	40021800 	.word	0x40021800
 8002c10:	40013c00 	.word	0x40013c00

08002c14 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c14:	b480      	push	{r7}
 8002c16:	b083      	sub	sp, #12
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
 8002c1c:	460b      	mov	r3, r1
 8002c1e:	807b      	strh	r3, [r7, #2]
 8002c20:	4613      	mov	r3, r2
 8002c22:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c24:	787b      	ldrb	r3, [r7, #1]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d003      	beq.n	8002c32 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c2a:	887a      	ldrh	r2, [r7, #2]
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002c30:	e003      	b.n	8002c3a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002c32:	887b      	ldrh	r3, [r7, #2]
 8002c34:	041a      	lsls	r2, r3, #16
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	619a      	str	r2, [r3, #24]
}
 8002c3a:	bf00      	nop
 8002c3c:	370c      	adds	r7, #12
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c44:	4770      	bx	lr
	...

08002c48 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b084      	sub	sp, #16
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d101      	bne.n	8002c5a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002c56:	2301      	movs	r3, #1
 8002c58:	e12b      	b.n	8002eb2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c60:	b2db      	uxtb	r3, r3
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d106      	bne.n	8002c74 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2200      	movs	r2, #0
 8002c6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002c6e:	6878      	ldr	r0, [r7, #4]
 8002c70:	f7fe fcac 	bl	80015cc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2224      	movs	r2, #36	@ 0x24
 8002c78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	681a      	ldr	r2, [r3, #0]
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f022 0201 	bic.w	r2, r2, #1
 8002c8a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	681a      	ldr	r2, [r3, #0]
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002c9a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	681a      	ldr	r2, [r3, #0]
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002caa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002cac:	f001 fdb2 	bl	8004814 <HAL_RCC_GetPCLK1Freq>
 8002cb0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	685b      	ldr	r3, [r3, #4]
 8002cb6:	4a81      	ldr	r2, [pc, #516]	@ (8002ebc <HAL_I2C_Init+0x274>)
 8002cb8:	4293      	cmp	r3, r2
 8002cba:	d807      	bhi.n	8002ccc <HAL_I2C_Init+0x84>
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	4a80      	ldr	r2, [pc, #512]	@ (8002ec0 <HAL_I2C_Init+0x278>)
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	bf94      	ite	ls
 8002cc4:	2301      	movls	r3, #1
 8002cc6:	2300      	movhi	r3, #0
 8002cc8:	b2db      	uxtb	r3, r3
 8002cca:	e006      	b.n	8002cda <HAL_I2C_Init+0x92>
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	4a7d      	ldr	r2, [pc, #500]	@ (8002ec4 <HAL_I2C_Init+0x27c>)
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	bf94      	ite	ls
 8002cd4:	2301      	movls	r3, #1
 8002cd6:	2300      	movhi	r3, #0
 8002cd8:	b2db      	uxtb	r3, r3
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d001      	beq.n	8002ce2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002cde:	2301      	movs	r3, #1
 8002ce0:	e0e7      	b.n	8002eb2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	4a78      	ldr	r2, [pc, #480]	@ (8002ec8 <HAL_I2C_Init+0x280>)
 8002ce6:	fba2 2303 	umull	r2, r3, r2, r3
 8002cea:	0c9b      	lsrs	r3, r3, #18
 8002cec:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	685b      	ldr	r3, [r3, #4]
 8002cf4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	68ba      	ldr	r2, [r7, #8]
 8002cfe:	430a      	orrs	r2, r1
 8002d00:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	6a1b      	ldr	r3, [r3, #32]
 8002d08:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	4a6a      	ldr	r2, [pc, #424]	@ (8002ebc <HAL_I2C_Init+0x274>)
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d802      	bhi.n	8002d1c <HAL_I2C_Init+0xd4>
 8002d16:	68bb      	ldr	r3, [r7, #8]
 8002d18:	3301      	adds	r3, #1
 8002d1a:	e009      	b.n	8002d30 <HAL_I2C_Init+0xe8>
 8002d1c:	68bb      	ldr	r3, [r7, #8]
 8002d1e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002d22:	fb02 f303 	mul.w	r3, r2, r3
 8002d26:	4a69      	ldr	r2, [pc, #420]	@ (8002ecc <HAL_I2C_Init+0x284>)
 8002d28:	fba2 2303 	umull	r2, r3, r2, r3
 8002d2c:	099b      	lsrs	r3, r3, #6
 8002d2e:	3301      	adds	r3, #1
 8002d30:	687a      	ldr	r2, [r7, #4]
 8002d32:	6812      	ldr	r2, [r2, #0]
 8002d34:	430b      	orrs	r3, r1
 8002d36:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	69db      	ldr	r3, [r3, #28]
 8002d3e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002d42:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	685b      	ldr	r3, [r3, #4]
 8002d4a:	495c      	ldr	r1, [pc, #368]	@ (8002ebc <HAL_I2C_Init+0x274>)
 8002d4c:	428b      	cmp	r3, r1
 8002d4e:	d819      	bhi.n	8002d84 <HAL_I2C_Init+0x13c>
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	1e59      	subs	r1, r3, #1
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	005b      	lsls	r3, r3, #1
 8002d5a:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d5e:	1c59      	adds	r1, r3, #1
 8002d60:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002d64:	400b      	ands	r3, r1
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d00a      	beq.n	8002d80 <HAL_I2C_Init+0x138>
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	1e59      	subs	r1, r3, #1
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	685b      	ldr	r3, [r3, #4]
 8002d72:	005b      	lsls	r3, r3, #1
 8002d74:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d78:	3301      	adds	r3, #1
 8002d7a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d7e:	e051      	b.n	8002e24 <HAL_I2C_Init+0x1dc>
 8002d80:	2304      	movs	r3, #4
 8002d82:	e04f      	b.n	8002e24 <HAL_I2C_Init+0x1dc>
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	689b      	ldr	r3, [r3, #8]
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d111      	bne.n	8002db0 <HAL_I2C_Init+0x168>
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	1e58      	subs	r0, r3, #1
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6859      	ldr	r1, [r3, #4]
 8002d94:	460b      	mov	r3, r1
 8002d96:	005b      	lsls	r3, r3, #1
 8002d98:	440b      	add	r3, r1
 8002d9a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d9e:	3301      	adds	r3, #1
 8002da0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	bf0c      	ite	eq
 8002da8:	2301      	moveq	r3, #1
 8002daa:	2300      	movne	r3, #0
 8002dac:	b2db      	uxtb	r3, r3
 8002dae:	e012      	b.n	8002dd6 <HAL_I2C_Init+0x18e>
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	1e58      	subs	r0, r3, #1
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6859      	ldr	r1, [r3, #4]
 8002db8:	460b      	mov	r3, r1
 8002dba:	009b      	lsls	r3, r3, #2
 8002dbc:	440b      	add	r3, r1
 8002dbe:	0099      	lsls	r1, r3, #2
 8002dc0:	440b      	add	r3, r1
 8002dc2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002dc6:	3301      	adds	r3, #1
 8002dc8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	bf0c      	ite	eq
 8002dd0:	2301      	moveq	r3, #1
 8002dd2:	2300      	movne	r3, #0
 8002dd4:	b2db      	uxtb	r3, r3
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d001      	beq.n	8002dde <HAL_I2C_Init+0x196>
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e022      	b.n	8002e24 <HAL_I2C_Init+0x1dc>
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	689b      	ldr	r3, [r3, #8]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d10e      	bne.n	8002e04 <HAL_I2C_Init+0x1bc>
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	1e58      	subs	r0, r3, #1
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6859      	ldr	r1, [r3, #4]
 8002dee:	460b      	mov	r3, r1
 8002df0:	005b      	lsls	r3, r3, #1
 8002df2:	440b      	add	r3, r1
 8002df4:	fbb0 f3f3 	udiv	r3, r0, r3
 8002df8:	3301      	adds	r3, #1
 8002dfa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002dfe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002e02:	e00f      	b.n	8002e24 <HAL_I2C_Init+0x1dc>
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	1e58      	subs	r0, r3, #1
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6859      	ldr	r1, [r3, #4]
 8002e0c:	460b      	mov	r3, r1
 8002e0e:	009b      	lsls	r3, r3, #2
 8002e10:	440b      	add	r3, r1
 8002e12:	0099      	lsls	r1, r3, #2
 8002e14:	440b      	add	r3, r1
 8002e16:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e1a:	3301      	adds	r3, #1
 8002e1c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e20:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002e24:	6879      	ldr	r1, [r7, #4]
 8002e26:	6809      	ldr	r1, [r1, #0]
 8002e28:	4313      	orrs	r3, r2
 8002e2a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	69da      	ldr	r2, [r3, #28]
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6a1b      	ldr	r3, [r3, #32]
 8002e3e:	431a      	orrs	r2, r3
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	430a      	orrs	r2, r1
 8002e46:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	689b      	ldr	r3, [r3, #8]
 8002e4e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002e52:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002e56:	687a      	ldr	r2, [r7, #4]
 8002e58:	6911      	ldr	r1, [r2, #16]
 8002e5a:	687a      	ldr	r2, [r7, #4]
 8002e5c:	68d2      	ldr	r2, [r2, #12]
 8002e5e:	4311      	orrs	r1, r2
 8002e60:	687a      	ldr	r2, [r7, #4]
 8002e62:	6812      	ldr	r2, [r2, #0]
 8002e64:	430b      	orrs	r3, r1
 8002e66:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	68db      	ldr	r3, [r3, #12]
 8002e6e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	695a      	ldr	r2, [r3, #20]
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	699b      	ldr	r3, [r3, #24]
 8002e7a:	431a      	orrs	r2, r3
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	430a      	orrs	r2, r1
 8002e82:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	681a      	ldr	r2, [r3, #0]
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f042 0201 	orr.w	r2, r2, #1
 8002e92:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2200      	movs	r2, #0
 8002e98:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	2220      	movs	r2, #32
 8002e9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2200      	movs	r2, #0
 8002eac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002eb0:	2300      	movs	r3, #0
}
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	3710      	adds	r7, #16
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bd80      	pop	{r7, pc}
 8002eba:	bf00      	nop
 8002ebc:	000186a0 	.word	0x000186a0
 8002ec0:	001e847f 	.word	0x001e847f
 8002ec4:	003d08ff 	.word	0x003d08ff
 8002ec8:	431bde83 	.word	0x431bde83
 8002ecc:	10624dd3 	.word	0x10624dd3

08002ed0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b088      	sub	sp, #32
 8002ed4:	af02      	add	r7, sp, #8
 8002ed6:	60f8      	str	r0, [r7, #12]
 8002ed8:	607a      	str	r2, [r7, #4]
 8002eda:	461a      	mov	r2, r3
 8002edc:	460b      	mov	r3, r1
 8002ede:	817b      	strh	r3, [r7, #10]
 8002ee0:	4613      	mov	r3, r2
 8002ee2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002ee4:	f7ff f94e 	bl	8002184 <HAL_GetTick>
 8002ee8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ef0:	b2db      	uxtb	r3, r3
 8002ef2:	2b20      	cmp	r3, #32
 8002ef4:	f040 80e0 	bne.w	80030b8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002ef8:	697b      	ldr	r3, [r7, #20]
 8002efa:	9300      	str	r3, [sp, #0]
 8002efc:	2319      	movs	r3, #25
 8002efe:	2201      	movs	r2, #1
 8002f00:	4970      	ldr	r1, [pc, #448]	@ (80030c4 <HAL_I2C_Master_Transmit+0x1f4>)
 8002f02:	68f8      	ldr	r0, [r7, #12]
 8002f04:	f001 f90e 	bl	8004124 <I2C_WaitOnFlagUntilTimeout>
 8002f08:	4603      	mov	r3, r0
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d001      	beq.n	8002f12 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002f0e:	2302      	movs	r3, #2
 8002f10:	e0d3      	b.n	80030ba <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002f18:	2b01      	cmp	r3, #1
 8002f1a:	d101      	bne.n	8002f20 <HAL_I2C_Master_Transmit+0x50>
 8002f1c:	2302      	movs	r3, #2
 8002f1e:	e0cc      	b.n	80030ba <HAL_I2C_Master_Transmit+0x1ea>
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	2201      	movs	r2, #1
 8002f24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f003 0301 	and.w	r3, r3, #1
 8002f32:	2b01      	cmp	r3, #1
 8002f34:	d007      	beq.n	8002f46 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	681a      	ldr	r2, [r3, #0]
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f042 0201 	orr.w	r2, r2, #1
 8002f44:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	681a      	ldr	r2, [r3, #0]
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002f54:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	2221      	movs	r2, #33	@ 0x21
 8002f5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	2210      	movs	r2, #16
 8002f62:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	2200      	movs	r2, #0
 8002f6a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	687a      	ldr	r2, [r7, #4]
 8002f70:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	893a      	ldrh	r2, [r7, #8]
 8002f76:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f7c:	b29a      	uxth	r2, r3
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	4a50      	ldr	r2, [pc, #320]	@ (80030c8 <HAL_I2C_Master_Transmit+0x1f8>)
 8002f86:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002f88:	8979      	ldrh	r1, [r7, #10]
 8002f8a:	697b      	ldr	r3, [r7, #20]
 8002f8c:	6a3a      	ldr	r2, [r7, #32]
 8002f8e:	68f8      	ldr	r0, [r7, #12]
 8002f90:	f000 fdfa 	bl	8003b88 <I2C_MasterRequestWrite>
 8002f94:	4603      	mov	r3, r0
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d001      	beq.n	8002f9e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	e08d      	b.n	80030ba <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	613b      	str	r3, [r7, #16]
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	695b      	ldr	r3, [r3, #20]
 8002fa8:	613b      	str	r3, [r7, #16]
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	699b      	ldr	r3, [r3, #24]
 8002fb0:	613b      	str	r3, [r7, #16]
 8002fb2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002fb4:	e066      	b.n	8003084 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fb6:	697a      	ldr	r2, [r7, #20]
 8002fb8:	6a39      	ldr	r1, [r7, #32]
 8002fba:	68f8      	ldr	r0, [r7, #12]
 8002fbc:	f001 f9cc 	bl	8004358 <I2C_WaitOnTXEFlagUntilTimeout>
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d00d      	beq.n	8002fe2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fca:	2b04      	cmp	r3, #4
 8002fcc:	d107      	bne.n	8002fde <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	681a      	ldr	r2, [r3, #0]
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002fdc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002fde:	2301      	movs	r3, #1
 8002fe0:	e06b      	b.n	80030ba <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fe6:	781a      	ldrb	r2, [r3, #0]
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ff2:	1c5a      	adds	r2, r3, #1
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ffc:	b29b      	uxth	r3, r3
 8002ffe:	3b01      	subs	r3, #1
 8003000:	b29a      	uxth	r2, r3
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800300a:	3b01      	subs	r3, #1
 800300c:	b29a      	uxth	r2, r3
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	695b      	ldr	r3, [r3, #20]
 8003018:	f003 0304 	and.w	r3, r3, #4
 800301c:	2b04      	cmp	r3, #4
 800301e:	d11b      	bne.n	8003058 <HAL_I2C_Master_Transmit+0x188>
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003024:	2b00      	cmp	r3, #0
 8003026:	d017      	beq.n	8003058 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800302c:	781a      	ldrb	r2, [r3, #0]
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003038:	1c5a      	adds	r2, r3, #1
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003042:	b29b      	uxth	r3, r3
 8003044:	3b01      	subs	r3, #1
 8003046:	b29a      	uxth	r2, r3
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003050:	3b01      	subs	r3, #1
 8003052:	b29a      	uxth	r2, r3
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003058:	697a      	ldr	r2, [r7, #20]
 800305a:	6a39      	ldr	r1, [r7, #32]
 800305c:	68f8      	ldr	r0, [r7, #12]
 800305e:	f001 f9c3 	bl	80043e8 <I2C_WaitOnBTFFlagUntilTimeout>
 8003062:	4603      	mov	r3, r0
 8003064:	2b00      	cmp	r3, #0
 8003066:	d00d      	beq.n	8003084 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800306c:	2b04      	cmp	r3, #4
 800306e:	d107      	bne.n	8003080 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	681a      	ldr	r2, [r3, #0]
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800307e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003080:	2301      	movs	r3, #1
 8003082:	e01a      	b.n	80030ba <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003088:	2b00      	cmp	r3, #0
 800308a:	d194      	bne.n	8002fb6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	681a      	ldr	r2, [r3, #0]
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800309a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	2220      	movs	r2, #32
 80030a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	2200      	movs	r2, #0
 80030a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	2200      	movs	r2, #0
 80030b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80030b4:	2300      	movs	r3, #0
 80030b6:	e000      	b.n	80030ba <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80030b8:	2302      	movs	r3, #2
  }
}
 80030ba:	4618      	mov	r0, r3
 80030bc:	3718      	adds	r7, #24
 80030be:	46bd      	mov	sp, r7
 80030c0:	bd80      	pop	{r7, pc}
 80030c2:	bf00      	nop
 80030c4:	00100002 	.word	0x00100002
 80030c8:	ffff0000 	.word	0xffff0000

080030cc <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b08c      	sub	sp, #48	@ 0x30
 80030d0:	af02      	add	r7, sp, #8
 80030d2:	60f8      	str	r0, [r7, #12]
 80030d4:	607a      	str	r2, [r7, #4]
 80030d6:	461a      	mov	r2, r3
 80030d8:	460b      	mov	r3, r1
 80030da:	817b      	strh	r3, [r7, #10]
 80030dc:	4613      	mov	r3, r2
 80030de:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80030e0:	f7ff f850 	bl	8002184 <HAL_GetTick>
 80030e4:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80030ec:	b2db      	uxtb	r3, r3
 80030ee:	2b20      	cmp	r3, #32
 80030f0:	f040 8217 	bne.w	8003522 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80030f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030f6:	9300      	str	r3, [sp, #0]
 80030f8:	2319      	movs	r3, #25
 80030fa:	2201      	movs	r2, #1
 80030fc:	497c      	ldr	r1, [pc, #496]	@ (80032f0 <HAL_I2C_Master_Receive+0x224>)
 80030fe:	68f8      	ldr	r0, [r7, #12]
 8003100:	f001 f810 	bl	8004124 <I2C_WaitOnFlagUntilTimeout>
 8003104:	4603      	mov	r3, r0
 8003106:	2b00      	cmp	r3, #0
 8003108:	d001      	beq.n	800310e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800310a:	2302      	movs	r3, #2
 800310c:	e20a      	b.n	8003524 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003114:	2b01      	cmp	r3, #1
 8003116:	d101      	bne.n	800311c <HAL_I2C_Master_Receive+0x50>
 8003118:	2302      	movs	r3, #2
 800311a:	e203      	b.n	8003524 <HAL_I2C_Master_Receive+0x458>
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	2201      	movs	r2, #1
 8003120:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f003 0301 	and.w	r3, r3, #1
 800312e:	2b01      	cmp	r3, #1
 8003130:	d007      	beq.n	8003142 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	681a      	ldr	r2, [r3, #0]
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f042 0201 	orr.w	r2, r2, #1
 8003140:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	681a      	ldr	r2, [r3, #0]
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003150:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	2222      	movs	r2, #34	@ 0x22
 8003156:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	2210      	movs	r2, #16
 800315e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	2200      	movs	r2, #0
 8003166:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	687a      	ldr	r2, [r7, #4]
 800316c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	893a      	ldrh	r2, [r7, #8]
 8003172:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003178:	b29a      	uxth	r2, r3
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	4a5c      	ldr	r2, [pc, #368]	@ (80032f4 <HAL_I2C_Master_Receive+0x228>)
 8003182:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003184:	8979      	ldrh	r1, [r7, #10]
 8003186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003188:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800318a:	68f8      	ldr	r0, [r7, #12]
 800318c:	f000 fd7e 	bl	8003c8c <I2C_MasterRequestRead>
 8003190:	4603      	mov	r3, r0
 8003192:	2b00      	cmp	r3, #0
 8003194:	d001      	beq.n	800319a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8003196:	2301      	movs	r3, #1
 8003198:	e1c4      	b.n	8003524 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d113      	bne.n	80031ca <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80031a2:	2300      	movs	r3, #0
 80031a4:	623b      	str	r3, [r7, #32]
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	695b      	ldr	r3, [r3, #20]
 80031ac:	623b      	str	r3, [r7, #32]
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	699b      	ldr	r3, [r3, #24]
 80031b4:	623b      	str	r3, [r7, #32]
 80031b6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	681a      	ldr	r2, [r3, #0]
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031c6:	601a      	str	r2, [r3, #0]
 80031c8:	e198      	b.n	80034fc <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031ce:	2b01      	cmp	r3, #1
 80031d0:	d11b      	bne.n	800320a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	681a      	ldr	r2, [r3, #0]
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80031e0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80031e2:	2300      	movs	r3, #0
 80031e4:	61fb      	str	r3, [r7, #28]
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	695b      	ldr	r3, [r3, #20]
 80031ec:	61fb      	str	r3, [r7, #28]
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	699b      	ldr	r3, [r3, #24]
 80031f4:	61fb      	str	r3, [r7, #28]
 80031f6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	681a      	ldr	r2, [r3, #0]
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003206:	601a      	str	r2, [r3, #0]
 8003208:	e178      	b.n	80034fc <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800320e:	2b02      	cmp	r3, #2
 8003210:	d11b      	bne.n	800324a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	681a      	ldr	r2, [r3, #0]
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003220:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	681a      	ldr	r2, [r3, #0]
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003230:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003232:	2300      	movs	r3, #0
 8003234:	61bb      	str	r3, [r7, #24]
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	695b      	ldr	r3, [r3, #20]
 800323c:	61bb      	str	r3, [r7, #24]
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	699b      	ldr	r3, [r3, #24]
 8003244:	61bb      	str	r3, [r7, #24]
 8003246:	69bb      	ldr	r3, [r7, #24]
 8003248:	e158      	b.n	80034fc <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	681a      	ldr	r2, [r3, #0]
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003258:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800325a:	2300      	movs	r3, #0
 800325c:	617b      	str	r3, [r7, #20]
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	695b      	ldr	r3, [r3, #20]
 8003264:	617b      	str	r3, [r7, #20]
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	699b      	ldr	r3, [r3, #24]
 800326c:	617b      	str	r3, [r7, #20]
 800326e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003270:	e144      	b.n	80034fc <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003276:	2b03      	cmp	r3, #3
 8003278:	f200 80f1 	bhi.w	800345e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003280:	2b01      	cmp	r3, #1
 8003282:	d123      	bne.n	80032cc <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003284:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003286:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003288:	68f8      	ldr	r0, [r7, #12]
 800328a:	f001 f8f5 	bl	8004478 <I2C_WaitOnRXNEFlagUntilTimeout>
 800328e:	4603      	mov	r3, r0
 8003290:	2b00      	cmp	r3, #0
 8003292:	d001      	beq.n	8003298 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8003294:	2301      	movs	r3, #1
 8003296:	e145      	b.n	8003524 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	691a      	ldr	r2, [r3, #16]
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032a2:	b2d2      	uxtb	r2, r2
 80032a4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032aa:	1c5a      	adds	r2, r3, #1
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032b4:	3b01      	subs	r3, #1
 80032b6:	b29a      	uxth	r2, r3
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032c0:	b29b      	uxth	r3, r3
 80032c2:	3b01      	subs	r3, #1
 80032c4:	b29a      	uxth	r2, r3
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80032ca:	e117      	b.n	80034fc <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032d0:	2b02      	cmp	r3, #2
 80032d2:	d14e      	bne.n	8003372 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80032d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032d6:	9300      	str	r3, [sp, #0]
 80032d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032da:	2200      	movs	r2, #0
 80032dc:	4906      	ldr	r1, [pc, #24]	@ (80032f8 <HAL_I2C_Master_Receive+0x22c>)
 80032de:	68f8      	ldr	r0, [r7, #12]
 80032e0:	f000 ff20 	bl	8004124 <I2C_WaitOnFlagUntilTimeout>
 80032e4:	4603      	mov	r3, r0
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d008      	beq.n	80032fc <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80032ea:	2301      	movs	r3, #1
 80032ec:	e11a      	b.n	8003524 <HAL_I2C_Master_Receive+0x458>
 80032ee:	bf00      	nop
 80032f0:	00100002 	.word	0x00100002
 80032f4:	ffff0000 	.word	0xffff0000
 80032f8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	681a      	ldr	r2, [r3, #0]
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800330a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	691a      	ldr	r2, [r3, #16]
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003316:	b2d2      	uxtb	r2, r2
 8003318:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800331e:	1c5a      	adds	r2, r3, #1
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003328:	3b01      	subs	r3, #1
 800332a:	b29a      	uxth	r2, r3
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003334:	b29b      	uxth	r3, r3
 8003336:	3b01      	subs	r3, #1
 8003338:	b29a      	uxth	r2, r3
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	691a      	ldr	r2, [r3, #16]
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003348:	b2d2      	uxtb	r2, r2
 800334a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003350:	1c5a      	adds	r2, r3, #1
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800335a:	3b01      	subs	r3, #1
 800335c:	b29a      	uxth	r2, r3
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003366:	b29b      	uxth	r3, r3
 8003368:	3b01      	subs	r3, #1
 800336a:	b29a      	uxth	r2, r3
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003370:	e0c4      	b.n	80034fc <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003374:	9300      	str	r3, [sp, #0]
 8003376:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003378:	2200      	movs	r2, #0
 800337a:	496c      	ldr	r1, [pc, #432]	@ (800352c <HAL_I2C_Master_Receive+0x460>)
 800337c:	68f8      	ldr	r0, [r7, #12]
 800337e:	f000 fed1 	bl	8004124 <I2C_WaitOnFlagUntilTimeout>
 8003382:	4603      	mov	r3, r0
 8003384:	2b00      	cmp	r3, #0
 8003386:	d001      	beq.n	800338c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8003388:	2301      	movs	r3, #1
 800338a:	e0cb      	b.n	8003524 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	681a      	ldr	r2, [r3, #0]
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800339a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	691a      	ldr	r2, [r3, #16]
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033a6:	b2d2      	uxtb	r2, r2
 80033a8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033ae:	1c5a      	adds	r2, r3, #1
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033b8:	3b01      	subs	r3, #1
 80033ba:	b29a      	uxth	r2, r3
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033c4:	b29b      	uxth	r3, r3
 80033c6:	3b01      	subs	r3, #1
 80033c8:	b29a      	uxth	r2, r3
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80033ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033d0:	9300      	str	r3, [sp, #0]
 80033d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033d4:	2200      	movs	r2, #0
 80033d6:	4955      	ldr	r1, [pc, #340]	@ (800352c <HAL_I2C_Master_Receive+0x460>)
 80033d8:	68f8      	ldr	r0, [r7, #12]
 80033da:	f000 fea3 	bl	8004124 <I2C_WaitOnFlagUntilTimeout>
 80033de:	4603      	mov	r3, r0
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d001      	beq.n	80033e8 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80033e4:	2301      	movs	r3, #1
 80033e6:	e09d      	b.n	8003524 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	681a      	ldr	r2, [r3, #0]
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80033f6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	691a      	ldr	r2, [r3, #16]
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003402:	b2d2      	uxtb	r2, r2
 8003404:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800340a:	1c5a      	adds	r2, r3, #1
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003414:	3b01      	subs	r3, #1
 8003416:	b29a      	uxth	r2, r3
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003420:	b29b      	uxth	r3, r3
 8003422:	3b01      	subs	r3, #1
 8003424:	b29a      	uxth	r2, r3
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	691a      	ldr	r2, [r3, #16]
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003434:	b2d2      	uxtb	r2, r2
 8003436:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800343c:	1c5a      	adds	r2, r3, #1
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003446:	3b01      	subs	r3, #1
 8003448:	b29a      	uxth	r2, r3
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003452:	b29b      	uxth	r3, r3
 8003454:	3b01      	subs	r3, #1
 8003456:	b29a      	uxth	r2, r3
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800345c:	e04e      	b.n	80034fc <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800345e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003460:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003462:	68f8      	ldr	r0, [r7, #12]
 8003464:	f001 f808 	bl	8004478 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003468:	4603      	mov	r3, r0
 800346a:	2b00      	cmp	r3, #0
 800346c:	d001      	beq.n	8003472 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800346e:	2301      	movs	r3, #1
 8003470:	e058      	b.n	8003524 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	691a      	ldr	r2, [r3, #16]
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800347c:	b2d2      	uxtb	r2, r2
 800347e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003484:	1c5a      	adds	r2, r3, #1
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800348e:	3b01      	subs	r3, #1
 8003490:	b29a      	uxth	r2, r3
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800349a:	b29b      	uxth	r3, r3
 800349c:	3b01      	subs	r3, #1
 800349e:	b29a      	uxth	r2, r3
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	695b      	ldr	r3, [r3, #20]
 80034aa:	f003 0304 	and.w	r3, r3, #4
 80034ae:	2b04      	cmp	r3, #4
 80034b0:	d124      	bne.n	80034fc <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034b6:	2b03      	cmp	r3, #3
 80034b8:	d107      	bne.n	80034ca <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	681a      	ldr	r2, [r3, #0]
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80034c8:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	691a      	ldr	r2, [r3, #16]
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034d4:	b2d2      	uxtb	r2, r2
 80034d6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034dc:	1c5a      	adds	r2, r3, #1
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034e6:	3b01      	subs	r3, #1
 80034e8:	b29a      	uxth	r2, r3
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034f2:	b29b      	uxth	r3, r3
 80034f4:	3b01      	subs	r3, #1
 80034f6:	b29a      	uxth	r2, r3
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003500:	2b00      	cmp	r3, #0
 8003502:	f47f aeb6 	bne.w	8003272 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	2220      	movs	r2, #32
 800350a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	2200      	movs	r2, #0
 8003512:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	2200      	movs	r2, #0
 800351a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800351e:	2300      	movs	r3, #0
 8003520:	e000      	b.n	8003524 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003522:	2302      	movs	r3, #2
  }
}
 8003524:	4618      	mov	r0, r3
 8003526:	3728      	adds	r7, #40	@ 0x28
 8003528:	46bd      	mov	sp, r7
 800352a:	bd80      	pop	{r7, pc}
 800352c:	00010004 	.word	0x00010004

08003530 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b088      	sub	sp, #32
 8003534:	af02      	add	r7, sp, #8
 8003536:	60f8      	str	r0, [r7, #12]
 8003538:	4608      	mov	r0, r1
 800353a:	4611      	mov	r1, r2
 800353c:	461a      	mov	r2, r3
 800353e:	4603      	mov	r3, r0
 8003540:	817b      	strh	r3, [r7, #10]
 8003542:	460b      	mov	r3, r1
 8003544:	813b      	strh	r3, [r7, #8]
 8003546:	4613      	mov	r3, r2
 8003548:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800354a:	f7fe fe1b 	bl	8002184 <HAL_GetTick>
 800354e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003556:	b2db      	uxtb	r3, r3
 8003558:	2b20      	cmp	r3, #32
 800355a:	f040 80d9 	bne.w	8003710 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800355e:	697b      	ldr	r3, [r7, #20]
 8003560:	9300      	str	r3, [sp, #0]
 8003562:	2319      	movs	r3, #25
 8003564:	2201      	movs	r2, #1
 8003566:	496d      	ldr	r1, [pc, #436]	@ (800371c <HAL_I2C_Mem_Write+0x1ec>)
 8003568:	68f8      	ldr	r0, [r7, #12]
 800356a:	f000 fddb 	bl	8004124 <I2C_WaitOnFlagUntilTimeout>
 800356e:	4603      	mov	r3, r0
 8003570:	2b00      	cmp	r3, #0
 8003572:	d001      	beq.n	8003578 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003574:	2302      	movs	r3, #2
 8003576:	e0cc      	b.n	8003712 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800357e:	2b01      	cmp	r3, #1
 8003580:	d101      	bne.n	8003586 <HAL_I2C_Mem_Write+0x56>
 8003582:	2302      	movs	r3, #2
 8003584:	e0c5      	b.n	8003712 <HAL_I2C_Mem_Write+0x1e2>
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	2201      	movs	r2, #1
 800358a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f003 0301 	and.w	r3, r3, #1
 8003598:	2b01      	cmp	r3, #1
 800359a:	d007      	beq.n	80035ac <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	681a      	ldr	r2, [r3, #0]
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f042 0201 	orr.w	r2, r2, #1
 80035aa:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	681a      	ldr	r2, [r3, #0]
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80035ba:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	2221      	movs	r2, #33	@ 0x21
 80035c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	2240      	movs	r2, #64	@ 0x40
 80035c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	2200      	movs	r2, #0
 80035d0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	6a3a      	ldr	r2, [r7, #32]
 80035d6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80035dc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035e2:	b29a      	uxth	r2, r3
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	4a4d      	ldr	r2, [pc, #308]	@ (8003720 <HAL_I2C_Mem_Write+0x1f0>)
 80035ec:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80035ee:	88f8      	ldrh	r0, [r7, #6]
 80035f0:	893a      	ldrh	r2, [r7, #8]
 80035f2:	8979      	ldrh	r1, [r7, #10]
 80035f4:	697b      	ldr	r3, [r7, #20]
 80035f6:	9301      	str	r3, [sp, #4]
 80035f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035fa:	9300      	str	r3, [sp, #0]
 80035fc:	4603      	mov	r3, r0
 80035fe:	68f8      	ldr	r0, [r7, #12]
 8003600:	f000 fc12 	bl	8003e28 <I2C_RequestMemoryWrite>
 8003604:	4603      	mov	r3, r0
 8003606:	2b00      	cmp	r3, #0
 8003608:	d052      	beq.n	80036b0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800360a:	2301      	movs	r3, #1
 800360c:	e081      	b.n	8003712 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800360e:	697a      	ldr	r2, [r7, #20]
 8003610:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003612:	68f8      	ldr	r0, [r7, #12]
 8003614:	f000 fea0 	bl	8004358 <I2C_WaitOnTXEFlagUntilTimeout>
 8003618:	4603      	mov	r3, r0
 800361a:	2b00      	cmp	r3, #0
 800361c:	d00d      	beq.n	800363a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003622:	2b04      	cmp	r3, #4
 8003624:	d107      	bne.n	8003636 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	681a      	ldr	r2, [r3, #0]
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003634:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003636:	2301      	movs	r3, #1
 8003638:	e06b      	b.n	8003712 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800363e:	781a      	ldrb	r2, [r3, #0]
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800364a:	1c5a      	adds	r2, r3, #1
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003654:	3b01      	subs	r3, #1
 8003656:	b29a      	uxth	r2, r3
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003660:	b29b      	uxth	r3, r3
 8003662:	3b01      	subs	r3, #1
 8003664:	b29a      	uxth	r2, r3
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	695b      	ldr	r3, [r3, #20]
 8003670:	f003 0304 	and.w	r3, r3, #4
 8003674:	2b04      	cmp	r3, #4
 8003676:	d11b      	bne.n	80036b0 <HAL_I2C_Mem_Write+0x180>
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800367c:	2b00      	cmp	r3, #0
 800367e:	d017      	beq.n	80036b0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003684:	781a      	ldrb	r2, [r3, #0]
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003690:	1c5a      	adds	r2, r3, #1
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800369a:	3b01      	subs	r3, #1
 800369c:	b29a      	uxth	r2, r3
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036a6:	b29b      	uxth	r3, r3
 80036a8:	3b01      	subs	r3, #1
 80036aa:	b29a      	uxth	r2, r3
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d1aa      	bne.n	800360e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80036b8:	697a      	ldr	r2, [r7, #20]
 80036ba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80036bc:	68f8      	ldr	r0, [r7, #12]
 80036be:	f000 fe93 	bl	80043e8 <I2C_WaitOnBTFFlagUntilTimeout>
 80036c2:	4603      	mov	r3, r0
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d00d      	beq.n	80036e4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036cc:	2b04      	cmp	r3, #4
 80036ce:	d107      	bne.n	80036e0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	681a      	ldr	r2, [r3, #0]
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036de:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80036e0:	2301      	movs	r3, #1
 80036e2:	e016      	b.n	8003712 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	681a      	ldr	r2, [r3, #0]
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036f2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	2220      	movs	r2, #32
 80036f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	2200      	movs	r2, #0
 8003700:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	2200      	movs	r2, #0
 8003708:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800370c:	2300      	movs	r3, #0
 800370e:	e000      	b.n	8003712 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003710:	2302      	movs	r3, #2
  }
}
 8003712:	4618      	mov	r0, r3
 8003714:	3718      	adds	r7, #24
 8003716:	46bd      	mov	sp, r7
 8003718:	bd80      	pop	{r7, pc}
 800371a:	bf00      	nop
 800371c:	00100002 	.word	0x00100002
 8003720:	ffff0000 	.word	0xffff0000

08003724 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b08c      	sub	sp, #48	@ 0x30
 8003728:	af02      	add	r7, sp, #8
 800372a:	60f8      	str	r0, [r7, #12]
 800372c:	4608      	mov	r0, r1
 800372e:	4611      	mov	r1, r2
 8003730:	461a      	mov	r2, r3
 8003732:	4603      	mov	r3, r0
 8003734:	817b      	strh	r3, [r7, #10]
 8003736:	460b      	mov	r3, r1
 8003738:	813b      	strh	r3, [r7, #8]
 800373a:	4613      	mov	r3, r2
 800373c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800373e:	f7fe fd21 	bl	8002184 <HAL_GetTick>
 8003742:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800374a:	b2db      	uxtb	r3, r3
 800374c:	2b20      	cmp	r3, #32
 800374e:	f040 8214 	bne.w	8003b7a <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003754:	9300      	str	r3, [sp, #0]
 8003756:	2319      	movs	r3, #25
 8003758:	2201      	movs	r2, #1
 800375a:	497b      	ldr	r1, [pc, #492]	@ (8003948 <HAL_I2C_Mem_Read+0x224>)
 800375c:	68f8      	ldr	r0, [r7, #12]
 800375e:	f000 fce1 	bl	8004124 <I2C_WaitOnFlagUntilTimeout>
 8003762:	4603      	mov	r3, r0
 8003764:	2b00      	cmp	r3, #0
 8003766:	d001      	beq.n	800376c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003768:	2302      	movs	r3, #2
 800376a:	e207      	b.n	8003b7c <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003772:	2b01      	cmp	r3, #1
 8003774:	d101      	bne.n	800377a <HAL_I2C_Mem_Read+0x56>
 8003776:	2302      	movs	r3, #2
 8003778:	e200      	b.n	8003b7c <HAL_I2C_Mem_Read+0x458>
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	2201      	movs	r2, #1
 800377e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f003 0301 	and.w	r3, r3, #1
 800378c:	2b01      	cmp	r3, #1
 800378e:	d007      	beq.n	80037a0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	681a      	ldr	r2, [r3, #0]
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f042 0201 	orr.w	r2, r2, #1
 800379e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	681a      	ldr	r2, [r3, #0]
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80037ae:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	2222      	movs	r2, #34	@ 0x22
 80037b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	2240      	movs	r2, #64	@ 0x40
 80037bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	2200      	movs	r2, #0
 80037c4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80037ca:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80037d0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037d6:	b29a      	uxth	r2, r3
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	4a5b      	ldr	r2, [pc, #364]	@ (800394c <HAL_I2C_Mem_Read+0x228>)
 80037e0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80037e2:	88f8      	ldrh	r0, [r7, #6]
 80037e4:	893a      	ldrh	r2, [r7, #8]
 80037e6:	8979      	ldrh	r1, [r7, #10]
 80037e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037ea:	9301      	str	r3, [sp, #4]
 80037ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80037ee:	9300      	str	r3, [sp, #0]
 80037f0:	4603      	mov	r3, r0
 80037f2:	68f8      	ldr	r0, [r7, #12]
 80037f4:	f000 fbae 	bl	8003f54 <I2C_RequestMemoryRead>
 80037f8:	4603      	mov	r3, r0
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d001      	beq.n	8003802 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80037fe:	2301      	movs	r3, #1
 8003800:	e1bc      	b.n	8003b7c <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003806:	2b00      	cmp	r3, #0
 8003808:	d113      	bne.n	8003832 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800380a:	2300      	movs	r3, #0
 800380c:	623b      	str	r3, [r7, #32]
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	695b      	ldr	r3, [r3, #20]
 8003814:	623b      	str	r3, [r7, #32]
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	699b      	ldr	r3, [r3, #24]
 800381c:	623b      	str	r3, [r7, #32]
 800381e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	681a      	ldr	r2, [r3, #0]
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800382e:	601a      	str	r2, [r3, #0]
 8003830:	e190      	b.n	8003b54 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003836:	2b01      	cmp	r3, #1
 8003838:	d11b      	bne.n	8003872 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	681a      	ldr	r2, [r3, #0]
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003848:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800384a:	2300      	movs	r3, #0
 800384c:	61fb      	str	r3, [r7, #28]
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	695b      	ldr	r3, [r3, #20]
 8003854:	61fb      	str	r3, [r7, #28]
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	699b      	ldr	r3, [r3, #24]
 800385c:	61fb      	str	r3, [r7, #28]
 800385e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	681a      	ldr	r2, [r3, #0]
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800386e:	601a      	str	r2, [r3, #0]
 8003870:	e170      	b.n	8003b54 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003876:	2b02      	cmp	r3, #2
 8003878:	d11b      	bne.n	80038b2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	681a      	ldr	r2, [r3, #0]
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003888:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	681a      	ldr	r2, [r3, #0]
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003898:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800389a:	2300      	movs	r3, #0
 800389c:	61bb      	str	r3, [r7, #24]
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	695b      	ldr	r3, [r3, #20]
 80038a4:	61bb      	str	r3, [r7, #24]
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	699b      	ldr	r3, [r3, #24]
 80038ac:	61bb      	str	r3, [r7, #24]
 80038ae:	69bb      	ldr	r3, [r7, #24]
 80038b0:	e150      	b.n	8003b54 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038b2:	2300      	movs	r3, #0
 80038b4:	617b      	str	r3, [r7, #20]
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	695b      	ldr	r3, [r3, #20]
 80038bc:	617b      	str	r3, [r7, #20]
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	699b      	ldr	r3, [r3, #24]
 80038c4:	617b      	str	r3, [r7, #20]
 80038c6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80038c8:	e144      	b.n	8003b54 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038ce:	2b03      	cmp	r3, #3
 80038d0:	f200 80f1 	bhi.w	8003ab6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038d8:	2b01      	cmp	r3, #1
 80038da:	d123      	bne.n	8003924 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038de:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80038e0:	68f8      	ldr	r0, [r7, #12]
 80038e2:	f000 fdc9 	bl	8004478 <I2C_WaitOnRXNEFlagUntilTimeout>
 80038e6:	4603      	mov	r3, r0
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d001      	beq.n	80038f0 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80038ec:	2301      	movs	r3, #1
 80038ee:	e145      	b.n	8003b7c <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	691a      	ldr	r2, [r3, #16]
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038fa:	b2d2      	uxtb	r2, r2
 80038fc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003902:	1c5a      	adds	r2, r3, #1
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800390c:	3b01      	subs	r3, #1
 800390e:	b29a      	uxth	r2, r3
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003918:	b29b      	uxth	r3, r3
 800391a:	3b01      	subs	r3, #1
 800391c:	b29a      	uxth	r2, r3
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003922:	e117      	b.n	8003b54 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003928:	2b02      	cmp	r3, #2
 800392a:	d14e      	bne.n	80039ca <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800392c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800392e:	9300      	str	r3, [sp, #0]
 8003930:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003932:	2200      	movs	r2, #0
 8003934:	4906      	ldr	r1, [pc, #24]	@ (8003950 <HAL_I2C_Mem_Read+0x22c>)
 8003936:	68f8      	ldr	r0, [r7, #12]
 8003938:	f000 fbf4 	bl	8004124 <I2C_WaitOnFlagUntilTimeout>
 800393c:	4603      	mov	r3, r0
 800393e:	2b00      	cmp	r3, #0
 8003940:	d008      	beq.n	8003954 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003942:	2301      	movs	r3, #1
 8003944:	e11a      	b.n	8003b7c <HAL_I2C_Mem_Read+0x458>
 8003946:	bf00      	nop
 8003948:	00100002 	.word	0x00100002
 800394c:	ffff0000 	.word	0xffff0000
 8003950:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	681a      	ldr	r2, [r3, #0]
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003962:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	691a      	ldr	r2, [r3, #16]
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800396e:	b2d2      	uxtb	r2, r2
 8003970:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003976:	1c5a      	adds	r2, r3, #1
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003980:	3b01      	subs	r3, #1
 8003982:	b29a      	uxth	r2, r3
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800398c:	b29b      	uxth	r3, r3
 800398e:	3b01      	subs	r3, #1
 8003990:	b29a      	uxth	r2, r3
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	691a      	ldr	r2, [r3, #16]
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039a0:	b2d2      	uxtb	r2, r2
 80039a2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039a8:	1c5a      	adds	r2, r3, #1
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039b2:	3b01      	subs	r3, #1
 80039b4:	b29a      	uxth	r2, r3
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039be:	b29b      	uxth	r3, r3
 80039c0:	3b01      	subs	r3, #1
 80039c2:	b29a      	uxth	r2, r3
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80039c8:	e0c4      	b.n	8003b54 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80039ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039cc:	9300      	str	r3, [sp, #0]
 80039ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80039d0:	2200      	movs	r2, #0
 80039d2:	496c      	ldr	r1, [pc, #432]	@ (8003b84 <HAL_I2C_Mem_Read+0x460>)
 80039d4:	68f8      	ldr	r0, [r7, #12]
 80039d6:	f000 fba5 	bl	8004124 <I2C_WaitOnFlagUntilTimeout>
 80039da:	4603      	mov	r3, r0
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d001      	beq.n	80039e4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80039e0:	2301      	movs	r3, #1
 80039e2:	e0cb      	b.n	8003b7c <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	681a      	ldr	r2, [r3, #0]
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80039f2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	691a      	ldr	r2, [r3, #16]
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039fe:	b2d2      	uxtb	r2, r2
 8003a00:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a06:	1c5a      	adds	r2, r3, #1
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a10:	3b01      	subs	r3, #1
 8003a12:	b29a      	uxth	r2, r3
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a1c:	b29b      	uxth	r3, r3
 8003a1e:	3b01      	subs	r3, #1
 8003a20:	b29a      	uxth	r2, r3
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a28:	9300      	str	r3, [sp, #0]
 8003a2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	4955      	ldr	r1, [pc, #340]	@ (8003b84 <HAL_I2C_Mem_Read+0x460>)
 8003a30:	68f8      	ldr	r0, [r7, #12]
 8003a32:	f000 fb77 	bl	8004124 <I2C_WaitOnFlagUntilTimeout>
 8003a36:	4603      	mov	r3, r0
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d001      	beq.n	8003a40 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003a3c:	2301      	movs	r3, #1
 8003a3e:	e09d      	b.n	8003b7c <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	681a      	ldr	r2, [r3, #0]
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a4e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	691a      	ldr	r2, [r3, #16]
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a5a:	b2d2      	uxtb	r2, r2
 8003a5c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a62:	1c5a      	adds	r2, r3, #1
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a6c:	3b01      	subs	r3, #1
 8003a6e:	b29a      	uxth	r2, r3
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a78:	b29b      	uxth	r3, r3
 8003a7a:	3b01      	subs	r3, #1
 8003a7c:	b29a      	uxth	r2, r3
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	691a      	ldr	r2, [r3, #16]
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a8c:	b2d2      	uxtb	r2, r2
 8003a8e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a94:	1c5a      	adds	r2, r3, #1
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a9e:	3b01      	subs	r3, #1
 8003aa0:	b29a      	uxth	r2, r3
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003aaa:	b29b      	uxth	r3, r3
 8003aac:	3b01      	subs	r3, #1
 8003aae:	b29a      	uxth	r2, r3
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003ab4:	e04e      	b.n	8003b54 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ab6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ab8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003aba:	68f8      	ldr	r0, [r7, #12]
 8003abc:	f000 fcdc 	bl	8004478 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d001      	beq.n	8003aca <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	e058      	b.n	8003b7c <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	691a      	ldr	r2, [r3, #16]
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ad4:	b2d2      	uxtb	r2, r2
 8003ad6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003adc:	1c5a      	adds	r2, r3, #1
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ae6:	3b01      	subs	r3, #1
 8003ae8:	b29a      	uxth	r2, r3
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003af2:	b29b      	uxth	r3, r3
 8003af4:	3b01      	subs	r3, #1
 8003af6:	b29a      	uxth	r2, r3
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	695b      	ldr	r3, [r3, #20]
 8003b02:	f003 0304 	and.w	r3, r3, #4
 8003b06:	2b04      	cmp	r3, #4
 8003b08:	d124      	bne.n	8003b54 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b0e:	2b03      	cmp	r3, #3
 8003b10:	d107      	bne.n	8003b22 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	681a      	ldr	r2, [r3, #0]
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b20:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	691a      	ldr	r2, [r3, #16]
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b2c:	b2d2      	uxtb	r2, r2
 8003b2e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b34:	1c5a      	adds	r2, r3, #1
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b3e:	3b01      	subs	r3, #1
 8003b40:	b29a      	uxth	r2, r3
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b4a:	b29b      	uxth	r3, r3
 8003b4c:	3b01      	subs	r3, #1
 8003b4e:	b29a      	uxth	r2, r3
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	f47f aeb6 	bne.w	80038ca <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	2220      	movs	r2, #32
 8003b62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	2200      	movs	r2, #0
 8003b6a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	2200      	movs	r2, #0
 8003b72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003b76:	2300      	movs	r3, #0
 8003b78:	e000      	b.n	8003b7c <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003b7a:	2302      	movs	r3, #2
  }
}
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	3728      	adds	r7, #40	@ 0x28
 8003b80:	46bd      	mov	sp, r7
 8003b82:	bd80      	pop	{r7, pc}
 8003b84:	00010004 	.word	0x00010004

08003b88 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b088      	sub	sp, #32
 8003b8c:	af02      	add	r7, sp, #8
 8003b8e:	60f8      	str	r0, [r7, #12]
 8003b90:	607a      	str	r2, [r7, #4]
 8003b92:	603b      	str	r3, [r7, #0]
 8003b94:	460b      	mov	r3, r1
 8003b96:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b9c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003b9e:	697b      	ldr	r3, [r7, #20]
 8003ba0:	2b08      	cmp	r3, #8
 8003ba2:	d006      	beq.n	8003bb2 <I2C_MasterRequestWrite+0x2a>
 8003ba4:	697b      	ldr	r3, [r7, #20]
 8003ba6:	2b01      	cmp	r3, #1
 8003ba8:	d003      	beq.n	8003bb2 <I2C_MasterRequestWrite+0x2a>
 8003baa:	697b      	ldr	r3, [r7, #20]
 8003bac:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003bb0:	d108      	bne.n	8003bc4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	681a      	ldr	r2, [r3, #0]
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003bc0:	601a      	str	r2, [r3, #0]
 8003bc2:	e00b      	b.n	8003bdc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bc8:	2b12      	cmp	r3, #18
 8003bca:	d107      	bne.n	8003bdc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	681a      	ldr	r2, [r3, #0]
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003bda:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	9300      	str	r3, [sp, #0]
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2200      	movs	r2, #0
 8003be4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003be8:	68f8      	ldr	r0, [r7, #12]
 8003bea:	f000 fa9b 	bl	8004124 <I2C_WaitOnFlagUntilTimeout>
 8003bee:	4603      	mov	r3, r0
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d00d      	beq.n	8003c10 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bfe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c02:	d103      	bne.n	8003c0c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003c0a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003c0c:	2303      	movs	r3, #3
 8003c0e:	e035      	b.n	8003c7c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	691b      	ldr	r3, [r3, #16]
 8003c14:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003c18:	d108      	bne.n	8003c2c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003c1a:	897b      	ldrh	r3, [r7, #10]
 8003c1c:	b2db      	uxtb	r3, r3
 8003c1e:	461a      	mov	r2, r3
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003c28:	611a      	str	r2, [r3, #16]
 8003c2a:	e01b      	b.n	8003c64 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003c2c:	897b      	ldrh	r3, [r7, #10]
 8003c2e:	11db      	asrs	r3, r3, #7
 8003c30:	b2db      	uxtb	r3, r3
 8003c32:	f003 0306 	and.w	r3, r3, #6
 8003c36:	b2db      	uxtb	r3, r3
 8003c38:	f063 030f 	orn	r3, r3, #15
 8003c3c:	b2da      	uxtb	r2, r3
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003c44:	683b      	ldr	r3, [r7, #0]
 8003c46:	687a      	ldr	r2, [r7, #4]
 8003c48:	490e      	ldr	r1, [pc, #56]	@ (8003c84 <I2C_MasterRequestWrite+0xfc>)
 8003c4a:	68f8      	ldr	r0, [r7, #12]
 8003c4c:	f000 fae4 	bl	8004218 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c50:	4603      	mov	r3, r0
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d001      	beq.n	8003c5a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003c56:	2301      	movs	r3, #1
 8003c58:	e010      	b.n	8003c7c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003c5a:	897b      	ldrh	r3, [r7, #10]
 8003c5c:	b2da      	uxtb	r2, r3
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	687a      	ldr	r2, [r7, #4]
 8003c68:	4907      	ldr	r1, [pc, #28]	@ (8003c88 <I2C_MasterRequestWrite+0x100>)
 8003c6a:	68f8      	ldr	r0, [r7, #12]
 8003c6c:	f000 fad4 	bl	8004218 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c70:	4603      	mov	r3, r0
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d001      	beq.n	8003c7a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003c76:	2301      	movs	r3, #1
 8003c78:	e000      	b.n	8003c7c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003c7a:	2300      	movs	r3, #0
}
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	3718      	adds	r7, #24
 8003c80:	46bd      	mov	sp, r7
 8003c82:	bd80      	pop	{r7, pc}
 8003c84:	00010008 	.word	0x00010008
 8003c88:	00010002 	.word	0x00010002

08003c8c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	b088      	sub	sp, #32
 8003c90:	af02      	add	r7, sp, #8
 8003c92:	60f8      	str	r0, [r7, #12]
 8003c94:	607a      	str	r2, [r7, #4]
 8003c96:	603b      	str	r3, [r7, #0]
 8003c98:	460b      	mov	r3, r1
 8003c9a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ca0:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	681a      	ldr	r2, [r3, #0]
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003cb0:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003cb2:	697b      	ldr	r3, [r7, #20]
 8003cb4:	2b08      	cmp	r3, #8
 8003cb6:	d006      	beq.n	8003cc6 <I2C_MasterRequestRead+0x3a>
 8003cb8:	697b      	ldr	r3, [r7, #20]
 8003cba:	2b01      	cmp	r3, #1
 8003cbc:	d003      	beq.n	8003cc6 <I2C_MasterRequestRead+0x3a>
 8003cbe:	697b      	ldr	r3, [r7, #20]
 8003cc0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003cc4:	d108      	bne.n	8003cd8 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	681a      	ldr	r2, [r3, #0]
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003cd4:	601a      	str	r2, [r3, #0]
 8003cd6:	e00b      	b.n	8003cf0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cdc:	2b11      	cmp	r3, #17
 8003cde:	d107      	bne.n	8003cf0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	681a      	ldr	r2, [r3, #0]
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003cee:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	9300      	str	r3, [sp, #0]
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003cfc:	68f8      	ldr	r0, [r7, #12]
 8003cfe:	f000 fa11 	bl	8004124 <I2C_WaitOnFlagUntilTimeout>
 8003d02:	4603      	mov	r3, r0
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d00d      	beq.n	8003d24 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d12:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d16:	d103      	bne.n	8003d20 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003d1e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003d20:	2303      	movs	r3, #3
 8003d22:	e079      	b.n	8003e18 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	691b      	ldr	r3, [r3, #16]
 8003d28:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003d2c:	d108      	bne.n	8003d40 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003d2e:	897b      	ldrh	r3, [r7, #10]
 8003d30:	b2db      	uxtb	r3, r3
 8003d32:	f043 0301 	orr.w	r3, r3, #1
 8003d36:	b2da      	uxtb	r2, r3
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	611a      	str	r2, [r3, #16]
 8003d3e:	e05f      	b.n	8003e00 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003d40:	897b      	ldrh	r3, [r7, #10]
 8003d42:	11db      	asrs	r3, r3, #7
 8003d44:	b2db      	uxtb	r3, r3
 8003d46:	f003 0306 	and.w	r3, r3, #6
 8003d4a:	b2db      	uxtb	r3, r3
 8003d4c:	f063 030f 	orn	r3, r3, #15
 8003d50:	b2da      	uxtb	r2, r3
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	687a      	ldr	r2, [r7, #4]
 8003d5c:	4930      	ldr	r1, [pc, #192]	@ (8003e20 <I2C_MasterRequestRead+0x194>)
 8003d5e:	68f8      	ldr	r0, [r7, #12]
 8003d60:	f000 fa5a 	bl	8004218 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003d64:	4603      	mov	r3, r0
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d001      	beq.n	8003d6e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8003d6a:	2301      	movs	r3, #1
 8003d6c:	e054      	b.n	8003e18 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003d6e:	897b      	ldrh	r3, [r7, #10]
 8003d70:	b2da      	uxtb	r2, r3
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	687a      	ldr	r2, [r7, #4]
 8003d7c:	4929      	ldr	r1, [pc, #164]	@ (8003e24 <I2C_MasterRequestRead+0x198>)
 8003d7e:	68f8      	ldr	r0, [r7, #12]
 8003d80:	f000 fa4a 	bl	8004218 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003d84:	4603      	mov	r3, r0
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d001      	beq.n	8003d8e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8003d8a:	2301      	movs	r3, #1
 8003d8c:	e044      	b.n	8003e18 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d8e:	2300      	movs	r3, #0
 8003d90:	613b      	str	r3, [r7, #16]
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	695b      	ldr	r3, [r3, #20]
 8003d98:	613b      	str	r3, [r7, #16]
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	699b      	ldr	r3, [r3, #24]
 8003da0:	613b      	str	r3, [r7, #16]
 8003da2:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	681a      	ldr	r2, [r3, #0]
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003db2:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	9300      	str	r3, [sp, #0]
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2200      	movs	r2, #0
 8003dbc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003dc0:	68f8      	ldr	r0, [r7, #12]
 8003dc2:	f000 f9af 	bl	8004124 <I2C_WaitOnFlagUntilTimeout>
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d00d      	beq.n	8003de8 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dd6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003dda:	d103      	bne.n	8003de4 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003de2:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8003de4:	2303      	movs	r3, #3
 8003de6:	e017      	b.n	8003e18 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003de8:	897b      	ldrh	r3, [r7, #10]
 8003dea:	11db      	asrs	r3, r3, #7
 8003dec:	b2db      	uxtb	r3, r3
 8003dee:	f003 0306 	and.w	r3, r3, #6
 8003df2:	b2db      	uxtb	r3, r3
 8003df4:	f063 030e 	orn	r3, r3, #14
 8003df8:	b2da      	uxtb	r2, r3
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	687a      	ldr	r2, [r7, #4]
 8003e04:	4907      	ldr	r1, [pc, #28]	@ (8003e24 <I2C_MasterRequestRead+0x198>)
 8003e06:	68f8      	ldr	r0, [r7, #12]
 8003e08:	f000 fa06 	bl	8004218 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003e0c:	4603      	mov	r3, r0
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d001      	beq.n	8003e16 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8003e12:	2301      	movs	r3, #1
 8003e14:	e000      	b.n	8003e18 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8003e16:	2300      	movs	r3, #0
}
 8003e18:	4618      	mov	r0, r3
 8003e1a:	3718      	adds	r7, #24
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	bd80      	pop	{r7, pc}
 8003e20:	00010008 	.word	0x00010008
 8003e24:	00010002 	.word	0x00010002

08003e28 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b088      	sub	sp, #32
 8003e2c:	af02      	add	r7, sp, #8
 8003e2e:	60f8      	str	r0, [r7, #12]
 8003e30:	4608      	mov	r0, r1
 8003e32:	4611      	mov	r1, r2
 8003e34:	461a      	mov	r2, r3
 8003e36:	4603      	mov	r3, r0
 8003e38:	817b      	strh	r3, [r7, #10]
 8003e3a:	460b      	mov	r3, r1
 8003e3c:	813b      	strh	r3, [r7, #8]
 8003e3e:	4613      	mov	r3, r2
 8003e40:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	681a      	ldr	r2, [r3, #0]
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003e50:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003e52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e54:	9300      	str	r3, [sp, #0]
 8003e56:	6a3b      	ldr	r3, [r7, #32]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003e5e:	68f8      	ldr	r0, [r7, #12]
 8003e60:	f000 f960 	bl	8004124 <I2C_WaitOnFlagUntilTimeout>
 8003e64:	4603      	mov	r3, r0
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d00d      	beq.n	8003e86 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e74:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e78:	d103      	bne.n	8003e82 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003e80:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003e82:	2303      	movs	r3, #3
 8003e84:	e05f      	b.n	8003f46 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003e86:	897b      	ldrh	r3, [r7, #10]
 8003e88:	b2db      	uxtb	r3, r3
 8003e8a:	461a      	mov	r2, r3
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003e94:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e98:	6a3a      	ldr	r2, [r7, #32]
 8003e9a:	492d      	ldr	r1, [pc, #180]	@ (8003f50 <I2C_RequestMemoryWrite+0x128>)
 8003e9c:	68f8      	ldr	r0, [r7, #12]
 8003e9e:	f000 f9bb 	bl	8004218 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003ea2:	4603      	mov	r3, r0
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d001      	beq.n	8003eac <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	e04c      	b.n	8003f46 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003eac:	2300      	movs	r3, #0
 8003eae:	617b      	str	r3, [r7, #20]
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	695b      	ldr	r3, [r3, #20]
 8003eb6:	617b      	str	r3, [r7, #20]
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	699b      	ldr	r3, [r3, #24]
 8003ebe:	617b      	str	r3, [r7, #20]
 8003ec0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ec2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ec4:	6a39      	ldr	r1, [r7, #32]
 8003ec6:	68f8      	ldr	r0, [r7, #12]
 8003ec8:	f000 fa46 	bl	8004358 <I2C_WaitOnTXEFlagUntilTimeout>
 8003ecc:	4603      	mov	r3, r0
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d00d      	beq.n	8003eee <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ed6:	2b04      	cmp	r3, #4
 8003ed8:	d107      	bne.n	8003eea <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	681a      	ldr	r2, [r3, #0]
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ee8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003eea:	2301      	movs	r3, #1
 8003eec:	e02b      	b.n	8003f46 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003eee:	88fb      	ldrh	r3, [r7, #6]
 8003ef0:	2b01      	cmp	r3, #1
 8003ef2:	d105      	bne.n	8003f00 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003ef4:	893b      	ldrh	r3, [r7, #8]
 8003ef6:	b2da      	uxtb	r2, r3
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	611a      	str	r2, [r3, #16]
 8003efe:	e021      	b.n	8003f44 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003f00:	893b      	ldrh	r3, [r7, #8]
 8003f02:	0a1b      	lsrs	r3, r3, #8
 8003f04:	b29b      	uxth	r3, r3
 8003f06:	b2da      	uxtb	r2, r3
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f10:	6a39      	ldr	r1, [r7, #32]
 8003f12:	68f8      	ldr	r0, [r7, #12]
 8003f14:	f000 fa20 	bl	8004358 <I2C_WaitOnTXEFlagUntilTimeout>
 8003f18:	4603      	mov	r3, r0
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d00d      	beq.n	8003f3a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f22:	2b04      	cmp	r3, #4
 8003f24:	d107      	bne.n	8003f36 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	681a      	ldr	r2, [r3, #0]
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f34:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003f36:	2301      	movs	r3, #1
 8003f38:	e005      	b.n	8003f46 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003f3a:	893b      	ldrh	r3, [r7, #8]
 8003f3c:	b2da      	uxtb	r2, r3
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003f44:	2300      	movs	r3, #0
}
 8003f46:	4618      	mov	r0, r3
 8003f48:	3718      	adds	r7, #24
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	bd80      	pop	{r7, pc}
 8003f4e:	bf00      	nop
 8003f50:	00010002 	.word	0x00010002

08003f54 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b088      	sub	sp, #32
 8003f58:	af02      	add	r7, sp, #8
 8003f5a:	60f8      	str	r0, [r7, #12]
 8003f5c:	4608      	mov	r0, r1
 8003f5e:	4611      	mov	r1, r2
 8003f60:	461a      	mov	r2, r3
 8003f62:	4603      	mov	r3, r0
 8003f64:	817b      	strh	r3, [r7, #10]
 8003f66:	460b      	mov	r3, r1
 8003f68:	813b      	strh	r3, [r7, #8]
 8003f6a:	4613      	mov	r3, r2
 8003f6c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	681a      	ldr	r2, [r3, #0]
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003f7c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	681a      	ldr	r2, [r3, #0]
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003f8c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f90:	9300      	str	r3, [sp, #0]
 8003f92:	6a3b      	ldr	r3, [r7, #32]
 8003f94:	2200      	movs	r2, #0
 8003f96:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003f9a:	68f8      	ldr	r0, [r7, #12]
 8003f9c:	f000 f8c2 	bl	8004124 <I2C_WaitOnFlagUntilTimeout>
 8003fa0:	4603      	mov	r3, r0
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d00d      	beq.n	8003fc2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003fb0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003fb4:	d103      	bne.n	8003fbe <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003fbc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003fbe:	2303      	movs	r3, #3
 8003fc0:	e0aa      	b.n	8004118 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003fc2:	897b      	ldrh	r3, [r7, #10]
 8003fc4:	b2db      	uxtb	r3, r3
 8003fc6:	461a      	mov	r2, r3
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003fd0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fd4:	6a3a      	ldr	r2, [r7, #32]
 8003fd6:	4952      	ldr	r1, [pc, #328]	@ (8004120 <I2C_RequestMemoryRead+0x1cc>)
 8003fd8:	68f8      	ldr	r0, [r7, #12]
 8003fda:	f000 f91d 	bl	8004218 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003fde:	4603      	mov	r3, r0
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d001      	beq.n	8003fe8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	e097      	b.n	8004118 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003fe8:	2300      	movs	r3, #0
 8003fea:	617b      	str	r3, [r7, #20]
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	695b      	ldr	r3, [r3, #20]
 8003ff2:	617b      	str	r3, [r7, #20]
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	699b      	ldr	r3, [r3, #24]
 8003ffa:	617b      	str	r3, [r7, #20]
 8003ffc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ffe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004000:	6a39      	ldr	r1, [r7, #32]
 8004002:	68f8      	ldr	r0, [r7, #12]
 8004004:	f000 f9a8 	bl	8004358 <I2C_WaitOnTXEFlagUntilTimeout>
 8004008:	4603      	mov	r3, r0
 800400a:	2b00      	cmp	r3, #0
 800400c:	d00d      	beq.n	800402a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004012:	2b04      	cmp	r3, #4
 8004014:	d107      	bne.n	8004026 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	681a      	ldr	r2, [r3, #0]
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004024:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004026:	2301      	movs	r3, #1
 8004028:	e076      	b.n	8004118 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800402a:	88fb      	ldrh	r3, [r7, #6]
 800402c:	2b01      	cmp	r3, #1
 800402e:	d105      	bne.n	800403c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004030:	893b      	ldrh	r3, [r7, #8]
 8004032:	b2da      	uxtb	r2, r3
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	611a      	str	r2, [r3, #16]
 800403a:	e021      	b.n	8004080 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800403c:	893b      	ldrh	r3, [r7, #8]
 800403e:	0a1b      	lsrs	r3, r3, #8
 8004040:	b29b      	uxth	r3, r3
 8004042:	b2da      	uxtb	r2, r3
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800404a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800404c:	6a39      	ldr	r1, [r7, #32]
 800404e:	68f8      	ldr	r0, [r7, #12]
 8004050:	f000 f982 	bl	8004358 <I2C_WaitOnTXEFlagUntilTimeout>
 8004054:	4603      	mov	r3, r0
 8004056:	2b00      	cmp	r3, #0
 8004058:	d00d      	beq.n	8004076 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800405e:	2b04      	cmp	r3, #4
 8004060:	d107      	bne.n	8004072 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	681a      	ldr	r2, [r3, #0]
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004070:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004072:	2301      	movs	r3, #1
 8004074:	e050      	b.n	8004118 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004076:	893b      	ldrh	r3, [r7, #8]
 8004078:	b2da      	uxtb	r2, r3
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004080:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004082:	6a39      	ldr	r1, [r7, #32]
 8004084:	68f8      	ldr	r0, [r7, #12]
 8004086:	f000 f967 	bl	8004358 <I2C_WaitOnTXEFlagUntilTimeout>
 800408a:	4603      	mov	r3, r0
 800408c:	2b00      	cmp	r3, #0
 800408e:	d00d      	beq.n	80040ac <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004094:	2b04      	cmp	r3, #4
 8004096:	d107      	bne.n	80040a8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	681a      	ldr	r2, [r3, #0]
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040a6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80040a8:	2301      	movs	r3, #1
 80040aa:	e035      	b.n	8004118 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	681a      	ldr	r2, [r3, #0]
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80040ba:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80040bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040be:	9300      	str	r3, [sp, #0]
 80040c0:	6a3b      	ldr	r3, [r7, #32]
 80040c2:	2200      	movs	r2, #0
 80040c4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80040c8:	68f8      	ldr	r0, [r7, #12]
 80040ca:	f000 f82b 	bl	8004124 <I2C_WaitOnFlagUntilTimeout>
 80040ce:	4603      	mov	r3, r0
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d00d      	beq.n	80040f0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80040e2:	d103      	bne.n	80040ec <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80040ea:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80040ec:	2303      	movs	r3, #3
 80040ee:	e013      	b.n	8004118 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80040f0:	897b      	ldrh	r3, [r7, #10]
 80040f2:	b2db      	uxtb	r3, r3
 80040f4:	f043 0301 	orr.w	r3, r3, #1
 80040f8:	b2da      	uxtb	r2, r3
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004100:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004102:	6a3a      	ldr	r2, [r7, #32]
 8004104:	4906      	ldr	r1, [pc, #24]	@ (8004120 <I2C_RequestMemoryRead+0x1cc>)
 8004106:	68f8      	ldr	r0, [r7, #12]
 8004108:	f000 f886 	bl	8004218 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800410c:	4603      	mov	r3, r0
 800410e:	2b00      	cmp	r3, #0
 8004110:	d001      	beq.n	8004116 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004112:	2301      	movs	r3, #1
 8004114:	e000      	b.n	8004118 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004116:	2300      	movs	r3, #0
}
 8004118:	4618      	mov	r0, r3
 800411a:	3718      	adds	r7, #24
 800411c:	46bd      	mov	sp, r7
 800411e:	bd80      	pop	{r7, pc}
 8004120:	00010002 	.word	0x00010002

08004124 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b084      	sub	sp, #16
 8004128:	af00      	add	r7, sp, #0
 800412a:	60f8      	str	r0, [r7, #12]
 800412c:	60b9      	str	r1, [r7, #8]
 800412e:	603b      	str	r3, [r7, #0]
 8004130:	4613      	mov	r3, r2
 8004132:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004134:	e048      	b.n	80041c8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	f1b3 3fff 	cmp.w	r3, #4294967295
 800413c:	d044      	beq.n	80041c8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800413e:	f7fe f821 	bl	8002184 <HAL_GetTick>
 8004142:	4602      	mov	r2, r0
 8004144:	69bb      	ldr	r3, [r7, #24]
 8004146:	1ad3      	subs	r3, r2, r3
 8004148:	683a      	ldr	r2, [r7, #0]
 800414a:	429a      	cmp	r2, r3
 800414c:	d302      	bcc.n	8004154 <I2C_WaitOnFlagUntilTimeout+0x30>
 800414e:	683b      	ldr	r3, [r7, #0]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d139      	bne.n	80041c8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004154:	68bb      	ldr	r3, [r7, #8]
 8004156:	0c1b      	lsrs	r3, r3, #16
 8004158:	b2db      	uxtb	r3, r3
 800415a:	2b01      	cmp	r3, #1
 800415c:	d10d      	bne.n	800417a <I2C_WaitOnFlagUntilTimeout+0x56>
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	695b      	ldr	r3, [r3, #20]
 8004164:	43da      	mvns	r2, r3
 8004166:	68bb      	ldr	r3, [r7, #8]
 8004168:	4013      	ands	r3, r2
 800416a:	b29b      	uxth	r3, r3
 800416c:	2b00      	cmp	r3, #0
 800416e:	bf0c      	ite	eq
 8004170:	2301      	moveq	r3, #1
 8004172:	2300      	movne	r3, #0
 8004174:	b2db      	uxtb	r3, r3
 8004176:	461a      	mov	r2, r3
 8004178:	e00c      	b.n	8004194 <I2C_WaitOnFlagUntilTimeout+0x70>
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	699b      	ldr	r3, [r3, #24]
 8004180:	43da      	mvns	r2, r3
 8004182:	68bb      	ldr	r3, [r7, #8]
 8004184:	4013      	ands	r3, r2
 8004186:	b29b      	uxth	r3, r3
 8004188:	2b00      	cmp	r3, #0
 800418a:	bf0c      	ite	eq
 800418c:	2301      	moveq	r3, #1
 800418e:	2300      	movne	r3, #0
 8004190:	b2db      	uxtb	r3, r3
 8004192:	461a      	mov	r2, r3
 8004194:	79fb      	ldrb	r3, [r7, #7]
 8004196:	429a      	cmp	r2, r3
 8004198:	d116      	bne.n	80041c8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	2200      	movs	r2, #0
 800419e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	2220      	movs	r2, #32
 80041a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	2200      	movs	r2, #0
 80041ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041b4:	f043 0220 	orr.w	r2, r3, #32
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	2200      	movs	r2, #0
 80041c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80041c4:	2301      	movs	r3, #1
 80041c6:	e023      	b.n	8004210 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80041c8:	68bb      	ldr	r3, [r7, #8]
 80041ca:	0c1b      	lsrs	r3, r3, #16
 80041cc:	b2db      	uxtb	r3, r3
 80041ce:	2b01      	cmp	r3, #1
 80041d0:	d10d      	bne.n	80041ee <I2C_WaitOnFlagUntilTimeout+0xca>
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	695b      	ldr	r3, [r3, #20]
 80041d8:	43da      	mvns	r2, r3
 80041da:	68bb      	ldr	r3, [r7, #8]
 80041dc:	4013      	ands	r3, r2
 80041de:	b29b      	uxth	r3, r3
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	bf0c      	ite	eq
 80041e4:	2301      	moveq	r3, #1
 80041e6:	2300      	movne	r3, #0
 80041e8:	b2db      	uxtb	r3, r3
 80041ea:	461a      	mov	r2, r3
 80041ec:	e00c      	b.n	8004208 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	699b      	ldr	r3, [r3, #24]
 80041f4:	43da      	mvns	r2, r3
 80041f6:	68bb      	ldr	r3, [r7, #8]
 80041f8:	4013      	ands	r3, r2
 80041fa:	b29b      	uxth	r3, r3
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	bf0c      	ite	eq
 8004200:	2301      	moveq	r3, #1
 8004202:	2300      	movne	r3, #0
 8004204:	b2db      	uxtb	r3, r3
 8004206:	461a      	mov	r2, r3
 8004208:	79fb      	ldrb	r3, [r7, #7]
 800420a:	429a      	cmp	r2, r3
 800420c:	d093      	beq.n	8004136 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800420e:	2300      	movs	r3, #0
}
 8004210:	4618      	mov	r0, r3
 8004212:	3710      	adds	r7, #16
 8004214:	46bd      	mov	sp, r7
 8004216:	bd80      	pop	{r7, pc}

08004218 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004218:	b580      	push	{r7, lr}
 800421a:	b084      	sub	sp, #16
 800421c:	af00      	add	r7, sp, #0
 800421e:	60f8      	str	r0, [r7, #12]
 8004220:	60b9      	str	r1, [r7, #8]
 8004222:	607a      	str	r2, [r7, #4]
 8004224:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004226:	e071      	b.n	800430c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	695b      	ldr	r3, [r3, #20]
 800422e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004232:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004236:	d123      	bne.n	8004280 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	681a      	ldr	r2, [r3, #0]
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004246:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004250:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	2200      	movs	r2, #0
 8004256:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	2220      	movs	r2, #32
 800425c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	2200      	movs	r2, #0
 8004264:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800426c:	f043 0204 	orr.w	r2, r3, #4
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	2200      	movs	r2, #0
 8004278:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800427c:	2301      	movs	r3, #1
 800427e:	e067      	b.n	8004350 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004286:	d041      	beq.n	800430c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004288:	f7fd ff7c 	bl	8002184 <HAL_GetTick>
 800428c:	4602      	mov	r2, r0
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	1ad3      	subs	r3, r2, r3
 8004292:	687a      	ldr	r2, [r7, #4]
 8004294:	429a      	cmp	r2, r3
 8004296:	d302      	bcc.n	800429e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d136      	bne.n	800430c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800429e:	68bb      	ldr	r3, [r7, #8]
 80042a0:	0c1b      	lsrs	r3, r3, #16
 80042a2:	b2db      	uxtb	r3, r3
 80042a4:	2b01      	cmp	r3, #1
 80042a6:	d10c      	bne.n	80042c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	695b      	ldr	r3, [r3, #20]
 80042ae:	43da      	mvns	r2, r3
 80042b0:	68bb      	ldr	r3, [r7, #8]
 80042b2:	4013      	ands	r3, r2
 80042b4:	b29b      	uxth	r3, r3
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	bf14      	ite	ne
 80042ba:	2301      	movne	r3, #1
 80042bc:	2300      	moveq	r3, #0
 80042be:	b2db      	uxtb	r3, r3
 80042c0:	e00b      	b.n	80042da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	699b      	ldr	r3, [r3, #24]
 80042c8:	43da      	mvns	r2, r3
 80042ca:	68bb      	ldr	r3, [r7, #8]
 80042cc:	4013      	ands	r3, r2
 80042ce:	b29b      	uxth	r3, r3
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	bf14      	ite	ne
 80042d4:	2301      	movne	r3, #1
 80042d6:	2300      	moveq	r3, #0
 80042d8:	b2db      	uxtb	r3, r3
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d016      	beq.n	800430c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	2200      	movs	r2, #0
 80042e2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	2220      	movs	r2, #32
 80042e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	2200      	movs	r2, #0
 80042f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042f8:	f043 0220 	orr.w	r2, r3, #32
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	2200      	movs	r2, #0
 8004304:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004308:	2301      	movs	r3, #1
 800430a:	e021      	b.n	8004350 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800430c:	68bb      	ldr	r3, [r7, #8]
 800430e:	0c1b      	lsrs	r3, r3, #16
 8004310:	b2db      	uxtb	r3, r3
 8004312:	2b01      	cmp	r3, #1
 8004314:	d10c      	bne.n	8004330 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	695b      	ldr	r3, [r3, #20]
 800431c:	43da      	mvns	r2, r3
 800431e:	68bb      	ldr	r3, [r7, #8]
 8004320:	4013      	ands	r3, r2
 8004322:	b29b      	uxth	r3, r3
 8004324:	2b00      	cmp	r3, #0
 8004326:	bf14      	ite	ne
 8004328:	2301      	movne	r3, #1
 800432a:	2300      	moveq	r3, #0
 800432c:	b2db      	uxtb	r3, r3
 800432e:	e00b      	b.n	8004348 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	699b      	ldr	r3, [r3, #24]
 8004336:	43da      	mvns	r2, r3
 8004338:	68bb      	ldr	r3, [r7, #8]
 800433a:	4013      	ands	r3, r2
 800433c:	b29b      	uxth	r3, r3
 800433e:	2b00      	cmp	r3, #0
 8004340:	bf14      	ite	ne
 8004342:	2301      	movne	r3, #1
 8004344:	2300      	moveq	r3, #0
 8004346:	b2db      	uxtb	r3, r3
 8004348:	2b00      	cmp	r3, #0
 800434a:	f47f af6d 	bne.w	8004228 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800434e:	2300      	movs	r3, #0
}
 8004350:	4618      	mov	r0, r3
 8004352:	3710      	adds	r7, #16
 8004354:	46bd      	mov	sp, r7
 8004356:	bd80      	pop	{r7, pc}

08004358 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b084      	sub	sp, #16
 800435c:	af00      	add	r7, sp, #0
 800435e:	60f8      	str	r0, [r7, #12]
 8004360:	60b9      	str	r1, [r7, #8]
 8004362:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004364:	e034      	b.n	80043d0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004366:	68f8      	ldr	r0, [r7, #12]
 8004368:	f000 f8e3 	bl	8004532 <I2C_IsAcknowledgeFailed>
 800436c:	4603      	mov	r3, r0
 800436e:	2b00      	cmp	r3, #0
 8004370:	d001      	beq.n	8004376 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004372:	2301      	movs	r3, #1
 8004374:	e034      	b.n	80043e0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004376:	68bb      	ldr	r3, [r7, #8]
 8004378:	f1b3 3fff 	cmp.w	r3, #4294967295
 800437c:	d028      	beq.n	80043d0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800437e:	f7fd ff01 	bl	8002184 <HAL_GetTick>
 8004382:	4602      	mov	r2, r0
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	1ad3      	subs	r3, r2, r3
 8004388:	68ba      	ldr	r2, [r7, #8]
 800438a:	429a      	cmp	r2, r3
 800438c:	d302      	bcc.n	8004394 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800438e:	68bb      	ldr	r3, [r7, #8]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d11d      	bne.n	80043d0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	695b      	ldr	r3, [r3, #20]
 800439a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800439e:	2b80      	cmp	r3, #128	@ 0x80
 80043a0:	d016      	beq.n	80043d0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	2200      	movs	r2, #0
 80043a6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	2220      	movs	r2, #32
 80043ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	2200      	movs	r2, #0
 80043b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043bc:	f043 0220 	orr.w	r2, r3, #32
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	2200      	movs	r2, #0
 80043c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80043cc:	2301      	movs	r3, #1
 80043ce:	e007      	b.n	80043e0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	695b      	ldr	r3, [r3, #20]
 80043d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043da:	2b80      	cmp	r3, #128	@ 0x80
 80043dc:	d1c3      	bne.n	8004366 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80043de:	2300      	movs	r3, #0
}
 80043e0:	4618      	mov	r0, r3
 80043e2:	3710      	adds	r7, #16
 80043e4:	46bd      	mov	sp, r7
 80043e6:	bd80      	pop	{r7, pc}

080043e8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b084      	sub	sp, #16
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	60f8      	str	r0, [r7, #12]
 80043f0:	60b9      	str	r1, [r7, #8]
 80043f2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80043f4:	e034      	b.n	8004460 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80043f6:	68f8      	ldr	r0, [r7, #12]
 80043f8:	f000 f89b 	bl	8004532 <I2C_IsAcknowledgeFailed>
 80043fc:	4603      	mov	r3, r0
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d001      	beq.n	8004406 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004402:	2301      	movs	r3, #1
 8004404:	e034      	b.n	8004470 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004406:	68bb      	ldr	r3, [r7, #8]
 8004408:	f1b3 3fff 	cmp.w	r3, #4294967295
 800440c:	d028      	beq.n	8004460 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800440e:	f7fd feb9 	bl	8002184 <HAL_GetTick>
 8004412:	4602      	mov	r2, r0
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	1ad3      	subs	r3, r2, r3
 8004418:	68ba      	ldr	r2, [r7, #8]
 800441a:	429a      	cmp	r2, r3
 800441c:	d302      	bcc.n	8004424 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800441e:	68bb      	ldr	r3, [r7, #8]
 8004420:	2b00      	cmp	r3, #0
 8004422:	d11d      	bne.n	8004460 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	695b      	ldr	r3, [r3, #20]
 800442a:	f003 0304 	and.w	r3, r3, #4
 800442e:	2b04      	cmp	r3, #4
 8004430:	d016      	beq.n	8004460 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	2200      	movs	r2, #0
 8004436:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	2220      	movs	r2, #32
 800443c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	2200      	movs	r2, #0
 8004444:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800444c:	f043 0220 	orr.w	r2, r3, #32
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	2200      	movs	r2, #0
 8004458:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800445c:	2301      	movs	r3, #1
 800445e:	e007      	b.n	8004470 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	695b      	ldr	r3, [r3, #20]
 8004466:	f003 0304 	and.w	r3, r3, #4
 800446a:	2b04      	cmp	r3, #4
 800446c:	d1c3      	bne.n	80043f6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800446e:	2300      	movs	r3, #0
}
 8004470:	4618      	mov	r0, r3
 8004472:	3710      	adds	r7, #16
 8004474:	46bd      	mov	sp, r7
 8004476:	bd80      	pop	{r7, pc}

08004478 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004478:	b580      	push	{r7, lr}
 800447a:	b084      	sub	sp, #16
 800447c:	af00      	add	r7, sp, #0
 800447e:	60f8      	str	r0, [r7, #12]
 8004480:	60b9      	str	r1, [r7, #8]
 8004482:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004484:	e049      	b.n	800451a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	695b      	ldr	r3, [r3, #20]
 800448c:	f003 0310 	and.w	r3, r3, #16
 8004490:	2b10      	cmp	r3, #16
 8004492:	d119      	bne.n	80044c8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f06f 0210 	mvn.w	r2, #16
 800449c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	2200      	movs	r2, #0
 80044a2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	2220      	movs	r2, #32
 80044a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	2200      	movs	r2, #0
 80044b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	2200      	movs	r2, #0
 80044c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80044c4:	2301      	movs	r3, #1
 80044c6:	e030      	b.n	800452a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044c8:	f7fd fe5c 	bl	8002184 <HAL_GetTick>
 80044cc:	4602      	mov	r2, r0
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	1ad3      	subs	r3, r2, r3
 80044d2:	68ba      	ldr	r2, [r7, #8]
 80044d4:	429a      	cmp	r2, r3
 80044d6:	d302      	bcc.n	80044de <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80044d8:	68bb      	ldr	r3, [r7, #8]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d11d      	bne.n	800451a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	695b      	ldr	r3, [r3, #20]
 80044e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044e8:	2b40      	cmp	r3, #64	@ 0x40
 80044ea:	d016      	beq.n	800451a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	2200      	movs	r2, #0
 80044f0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	2220      	movs	r2, #32
 80044f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	2200      	movs	r2, #0
 80044fe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004506:	f043 0220 	orr.w	r2, r3, #32
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	2200      	movs	r2, #0
 8004512:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004516:	2301      	movs	r3, #1
 8004518:	e007      	b.n	800452a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	695b      	ldr	r3, [r3, #20]
 8004520:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004524:	2b40      	cmp	r3, #64	@ 0x40
 8004526:	d1ae      	bne.n	8004486 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004528:	2300      	movs	r3, #0
}
 800452a:	4618      	mov	r0, r3
 800452c:	3710      	adds	r7, #16
 800452e:	46bd      	mov	sp, r7
 8004530:	bd80      	pop	{r7, pc}

08004532 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004532:	b480      	push	{r7}
 8004534:	b083      	sub	sp, #12
 8004536:	af00      	add	r7, sp, #0
 8004538:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	695b      	ldr	r3, [r3, #20]
 8004540:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004544:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004548:	d11b      	bne.n	8004582 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004552:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2200      	movs	r2, #0
 8004558:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2220      	movs	r2, #32
 800455e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2200      	movs	r2, #0
 8004566:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800456e:	f043 0204 	orr.w	r2, r3, #4
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2200      	movs	r2, #0
 800457a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800457e:	2301      	movs	r3, #1
 8004580:	e000      	b.n	8004584 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004582:	2300      	movs	r3, #0
}
 8004584:	4618      	mov	r0, r3
 8004586:	370c      	adds	r7, #12
 8004588:	46bd      	mov	sp, r7
 800458a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458e:	4770      	bx	lr

08004590 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b082      	sub	sp, #8
 8004594:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8004596:	2300      	movs	r3, #0
 8004598:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800459a:	2300      	movs	r3, #0
 800459c:	603b      	str	r3, [r7, #0]
 800459e:	4b20      	ldr	r3, [pc, #128]	@ (8004620 <HAL_PWREx_EnableOverDrive+0x90>)
 80045a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045a2:	4a1f      	ldr	r2, [pc, #124]	@ (8004620 <HAL_PWREx_EnableOverDrive+0x90>)
 80045a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80045a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80045aa:	4b1d      	ldr	r3, [pc, #116]	@ (8004620 <HAL_PWREx_EnableOverDrive+0x90>)
 80045ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045b2:	603b      	str	r3, [r7, #0]
 80045b4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80045b6:	4b1b      	ldr	r3, [pc, #108]	@ (8004624 <HAL_PWREx_EnableOverDrive+0x94>)
 80045b8:	2201      	movs	r2, #1
 80045ba:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80045bc:	f7fd fde2 	bl	8002184 <HAL_GetTick>
 80045c0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80045c2:	e009      	b.n	80045d8 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80045c4:	f7fd fdde 	bl	8002184 <HAL_GetTick>
 80045c8:	4602      	mov	r2, r0
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	1ad3      	subs	r3, r2, r3
 80045ce:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80045d2:	d901      	bls.n	80045d8 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80045d4:	2303      	movs	r3, #3
 80045d6:	e01f      	b.n	8004618 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80045d8:	4b13      	ldr	r3, [pc, #76]	@ (8004628 <HAL_PWREx_EnableOverDrive+0x98>)
 80045da:	685b      	ldr	r3, [r3, #4]
 80045dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80045e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80045e4:	d1ee      	bne.n	80045c4 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80045e6:	4b11      	ldr	r3, [pc, #68]	@ (800462c <HAL_PWREx_EnableOverDrive+0x9c>)
 80045e8:	2201      	movs	r2, #1
 80045ea:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80045ec:	f7fd fdca 	bl	8002184 <HAL_GetTick>
 80045f0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80045f2:	e009      	b.n	8004608 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80045f4:	f7fd fdc6 	bl	8002184 <HAL_GetTick>
 80045f8:	4602      	mov	r2, r0
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	1ad3      	subs	r3, r2, r3
 80045fe:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004602:	d901      	bls.n	8004608 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8004604:	2303      	movs	r3, #3
 8004606:	e007      	b.n	8004618 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004608:	4b07      	ldr	r3, [pc, #28]	@ (8004628 <HAL_PWREx_EnableOverDrive+0x98>)
 800460a:	685b      	ldr	r3, [r3, #4]
 800460c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004610:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004614:	d1ee      	bne.n	80045f4 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8004616:	2300      	movs	r3, #0
}
 8004618:	4618      	mov	r0, r3
 800461a:	3708      	adds	r7, #8
 800461c:	46bd      	mov	sp, r7
 800461e:	bd80      	pop	{r7, pc}
 8004620:	40023800 	.word	0x40023800
 8004624:	420e0040 	.word	0x420e0040
 8004628:	40007000 	.word	0x40007000
 800462c:	420e0044 	.word	0x420e0044

08004630 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	b084      	sub	sp, #16
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
 8004638:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2b00      	cmp	r3, #0
 800463e:	d101      	bne.n	8004644 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004640:	2301      	movs	r3, #1
 8004642:	e0cc      	b.n	80047de <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004644:	4b68      	ldr	r3, [pc, #416]	@ (80047e8 <HAL_RCC_ClockConfig+0x1b8>)
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f003 030f 	and.w	r3, r3, #15
 800464c:	683a      	ldr	r2, [r7, #0]
 800464e:	429a      	cmp	r2, r3
 8004650:	d90c      	bls.n	800466c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004652:	4b65      	ldr	r3, [pc, #404]	@ (80047e8 <HAL_RCC_ClockConfig+0x1b8>)
 8004654:	683a      	ldr	r2, [r7, #0]
 8004656:	b2d2      	uxtb	r2, r2
 8004658:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800465a:	4b63      	ldr	r3, [pc, #396]	@ (80047e8 <HAL_RCC_ClockConfig+0x1b8>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f003 030f 	and.w	r3, r3, #15
 8004662:	683a      	ldr	r2, [r7, #0]
 8004664:	429a      	cmp	r2, r3
 8004666:	d001      	beq.n	800466c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004668:	2301      	movs	r3, #1
 800466a:	e0b8      	b.n	80047de <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f003 0302 	and.w	r3, r3, #2
 8004674:	2b00      	cmp	r3, #0
 8004676:	d020      	beq.n	80046ba <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f003 0304 	and.w	r3, r3, #4
 8004680:	2b00      	cmp	r3, #0
 8004682:	d005      	beq.n	8004690 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004684:	4b59      	ldr	r3, [pc, #356]	@ (80047ec <HAL_RCC_ClockConfig+0x1bc>)
 8004686:	689b      	ldr	r3, [r3, #8]
 8004688:	4a58      	ldr	r2, [pc, #352]	@ (80047ec <HAL_RCC_ClockConfig+0x1bc>)
 800468a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800468e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f003 0308 	and.w	r3, r3, #8
 8004698:	2b00      	cmp	r3, #0
 800469a:	d005      	beq.n	80046a8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800469c:	4b53      	ldr	r3, [pc, #332]	@ (80047ec <HAL_RCC_ClockConfig+0x1bc>)
 800469e:	689b      	ldr	r3, [r3, #8]
 80046a0:	4a52      	ldr	r2, [pc, #328]	@ (80047ec <HAL_RCC_ClockConfig+0x1bc>)
 80046a2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80046a6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80046a8:	4b50      	ldr	r3, [pc, #320]	@ (80047ec <HAL_RCC_ClockConfig+0x1bc>)
 80046aa:	689b      	ldr	r3, [r3, #8]
 80046ac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	689b      	ldr	r3, [r3, #8]
 80046b4:	494d      	ldr	r1, [pc, #308]	@ (80047ec <HAL_RCC_ClockConfig+0x1bc>)
 80046b6:	4313      	orrs	r3, r2
 80046b8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f003 0301 	and.w	r3, r3, #1
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d044      	beq.n	8004750 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	685b      	ldr	r3, [r3, #4]
 80046ca:	2b01      	cmp	r3, #1
 80046cc:	d107      	bne.n	80046de <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046ce:	4b47      	ldr	r3, [pc, #284]	@ (80047ec <HAL_RCC_ClockConfig+0x1bc>)
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d119      	bne.n	800470e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80046da:	2301      	movs	r3, #1
 80046dc:	e07f      	b.n	80047de <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	685b      	ldr	r3, [r3, #4]
 80046e2:	2b02      	cmp	r3, #2
 80046e4:	d003      	beq.n	80046ee <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80046ea:	2b03      	cmp	r3, #3
 80046ec:	d107      	bne.n	80046fe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046ee:	4b3f      	ldr	r3, [pc, #252]	@ (80047ec <HAL_RCC_ClockConfig+0x1bc>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d109      	bne.n	800470e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80046fa:	2301      	movs	r3, #1
 80046fc:	e06f      	b.n	80047de <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80046fe:	4b3b      	ldr	r3, [pc, #236]	@ (80047ec <HAL_RCC_ClockConfig+0x1bc>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f003 0302 	and.w	r3, r3, #2
 8004706:	2b00      	cmp	r3, #0
 8004708:	d101      	bne.n	800470e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800470a:	2301      	movs	r3, #1
 800470c:	e067      	b.n	80047de <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800470e:	4b37      	ldr	r3, [pc, #220]	@ (80047ec <HAL_RCC_ClockConfig+0x1bc>)
 8004710:	689b      	ldr	r3, [r3, #8]
 8004712:	f023 0203 	bic.w	r2, r3, #3
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	685b      	ldr	r3, [r3, #4]
 800471a:	4934      	ldr	r1, [pc, #208]	@ (80047ec <HAL_RCC_ClockConfig+0x1bc>)
 800471c:	4313      	orrs	r3, r2
 800471e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004720:	f7fd fd30 	bl	8002184 <HAL_GetTick>
 8004724:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004726:	e00a      	b.n	800473e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004728:	f7fd fd2c 	bl	8002184 <HAL_GetTick>
 800472c:	4602      	mov	r2, r0
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	1ad3      	subs	r3, r2, r3
 8004732:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004736:	4293      	cmp	r3, r2
 8004738:	d901      	bls.n	800473e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800473a:	2303      	movs	r3, #3
 800473c:	e04f      	b.n	80047de <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800473e:	4b2b      	ldr	r3, [pc, #172]	@ (80047ec <HAL_RCC_ClockConfig+0x1bc>)
 8004740:	689b      	ldr	r3, [r3, #8]
 8004742:	f003 020c 	and.w	r2, r3, #12
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	685b      	ldr	r3, [r3, #4]
 800474a:	009b      	lsls	r3, r3, #2
 800474c:	429a      	cmp	r2, r3
 800474e:	d1eb      	bne.n	8004728 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004750:	4b25      	ldr	r3, [pc, #148]	@ (80047e8 <HAL_RCC_ClockConfig+0x1b8>)
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f003 030f 	and.w	r3, r3, #15
 8004758:	683a      	ldr	r2, [r7, #0]
 800475a:	429a      	cmp	r2, r3
 800475c:	d20c      	bcs.n	8004778 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800475e:	4b22      	ldr	r3, [pc, #136]	@ (80047e8 <HAL_RCC_ClockConfig+0x1b8>)
 8004760:	683a      	ldr	r2, [r7, #0]
 8004762:	b2d2      	uxtb	r2, r2
 8004764:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004766:	4b20      	ldr	r3, [pc, #128]	@ (80047e8 <HAL_RCC_ClockConfig+0x1b8>)
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f003 030f 	and.w	r3, r3, #15
 800476e:	683a      	ldr	r2, [r7, #0]
 8004770:	429a      	cmp	r2, r3
 8004772:	d001      	beq.n	8004778 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004774:	2301      	movs	r3, #1
 8004776:	e032      	b.n	80047de <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f003 0304 	and.w	r3, r3, #4
 8004780:	2b00      	cmp	r3, #0
 8004782:	d008      	beq.n	8004796 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004784:	4b19      	ldr	r3, [pc, #100]	@ (80047ec <HAL_RCC_ClockConfig+0x1bc>)
 8004786:	689b      	ldr	r3, [r3, #8]
 8004788:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	68db      	ldr	r3, [r3, #12]
 8004790:	4916      	ldr	r1, [pc, #88]	@ (80047ec <HAL_RCC_ClockConfig+0x1bc>)
 8004792:	4313      	orrs	r3, r2
 8004794:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f003 0308 	and.w	r3, r3, #8
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d009      	beq.n	80047b6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80047a2:	4b12      	ldr	r3, [pc, #72]	@ (80047ec <HAL_RCC_ClockConfig+0x1bc>)
 80047a4:	689b      	ldr	r3, [r3, #8]
 80047a6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	691b      	ldr	r3, [r3, #16]
 80047ae:	00db      	lsls	r3, r3, #3
 80047b0:	490e      	ldr	r1, [pc, #56]	@ (80047ec <HAL_RCC_ClockConfig+0x1bc>)
 80047b2:	4313      	orrs	r3, r2
 80047b4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80047b6:	f000 f887 	bl	80048c8 <HAL_RCC_GetSysClockFreq>
 80047ba:	4602      	mov	r2, r0
 80047bc:	4b0b      	ldr	r3, [pc, #44]	@ (80047ec <HAL_RCC_ClockConfig+0x1bc>)
 80047be:	689b      	ldr	r3, [r3, #8]
 80047c0:	091b      	lsrs	r3, r3, #4
 80047c2:	f003 030f 	and.w	r3, r3, #15
 80047c6:	490a      	ldr	r1, [pc, #40]	@ (80047f0 <HAL_RCC_ClockConfig+0x1c0>)
 80047c8:	5ccb      	ldrb	r3, [r1, r3]
 80047ca:	fa22 f303 	lsr.w	r3, r2, r3
 80047ce:	4a09      	ldr	r2, [pc, #36]	@ (80047f4 <HAL_RCC_ClockConfig+0x1c4>)
 80047d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80047d2:	4b09      	ldr	r3, [pc, #36]	@ (80047f8 <HAL_RCC_ClockConfig+0x1c8>)
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	4618      	mov	r0, r3
 80047d8:	f7fd fa18 	bl	8001c0c <HAL_InitTick>

  return HAL_OK;
 80047dc:	2300      	movs	r3, #0
}
 80047de:	4618      	mov	r0, r3
 80047e0:	3710      	adds	r7, #16
 80047e2:	46bd      	mov	sp, r7
 80047e4:	bd80      	pop	{r7, pc}
 80047e6:	bf00      	nop
 80047e8:	40023c00 	.word	0x40023c00
 80047ec:	40023800 	.word	0x40023800
 80047f0:	0800da84 	.word	0x0800da84
 80047f4:	20000368 	.word	0x20000368
 80047f8:	2000036c 	.word	0x2000036c

080047fc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80047fc:	b480      	push	{r7}
 80047fe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004800:	4b03      	ldr	r3, [pc, #12]	@ (8004810 <HAL_RCC_GetHCLKFreq+0x14>)
 8004802:	681b      	ldr	r3, [r3, #0]
}
 8004804:	4618      	mov	r0, r3
 8004806:	46bd      	mov	sp, r7
 8004808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480c:	4770      	bx	lr
 800480e:	bf00      	nop
 8004810:	20000368 	.word	0x20000368

08004814 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004814:	b580      	push	{r7, lr}
 8004816:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004818:	f7ff fff0 	bl	80047fc <HAL_RCC_GetHCLKFreq>
 800481c:	4602      	mov	r2, r0
 800481e:	4b05      	ldr	r3, [pc, #20]	@ (8004834 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004820:	689b      	ldr	r3, [r3, #8]
 8004822:	0a9b      	lsrs	r3, r3, #10
 8004824:	f003 0307 	and.w	r3, r3, #7
 8004828:	4903      	ldr	r1, [pc, #12]	@ (8004838 <HAL_RCC_GetPCLK1Freq+0x24>)
 800482a:	5ccb      	ldrb	r3, [r1, r3]
 800482c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004830:	4618      	mov	r0, r3
 8004832:	bd80      	pop	{r7, pc}
 8004834:	40023800 	.word	0x40023800
 8004838:	0800da94 	.word	0x0800da94

0800483c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004840:	f7ff ffdc 	bl	80047fc <HAL_RCC_GetHCLKFreq>
 8004844:	4602      	mov	r2, r0
 8004846:	4b05      	ldr	r3, [pc, #20]	@ (800485c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004848:	689b      	ldr	r3, [r3, #8]
 800484a:	0b5b      	lsrs	r3, r3, #13
 800484c:	f003 0307 	and.w	r3, r3, #7
 8004850:	4903      	ldr	r1, [pc, #12]	@ (8004860 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004852:	5ccb      	ldrb	r3, [r1, r3]
 8004854:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004858:	4618      	mov	r0, r3
 800485a:	bd80      	pop	{r7, pc}
 800485c:	40023800 	.word	0x40023800
 8004860:	0800da94 	.word	0x0800da94

08004864 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004864:	b480      	push	{r7}
 8004866:	b083      	sub	sp, #12
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
 800486c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	220f      	movs	r2, #15
 8004872:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004874:	4b12      	ldr	r3, [pc, #72]	@ (80048c0 <HAL_RCC_GetClockConfig+0x5c>)
 8004876:	689b      	ldr	r3, [r3, #8]
 8004878:	f003 0203 	and.w	r2, r3, #3
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004880:	4b0f      	ldr	r3, [pc, #60]	@ (80048c0 <HAL_RCC_GetClockConfig+0x5c>)
 8004882:	689b      	ldr	r3, [r3, #8]
 8004884:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800488c:	4b0c      	ldr	r3, [pc, #48]	@ (80048c0 <HAL_RCC_GetClockConfig+0x5c>)
 800488e:	689b      	ldr	r3, [r3, #8]
 8004890:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004898:	4b09      	ldr	r3, [pc, #36]	@ (80048c0 <HAL_RCC_GetClockConfig+0x5c>)
 800489a:	689b      	ldr	r3, [r3, #8]
 800489c:	08db      	lsrs	r3, r3, #3
 800489e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80048a6:	4b07      	ldr	r3, [pc, #28]	@ (80048c4 <HAL_RCC_GetClockConfig+0x60>)
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f003 020f 	and.w	r2, r3, #15
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	601a      	str	r2, [r3, #0]
}
 80048b2:	bf00      	nop
 80048b4:	370c      	adds	r7, #12
 80048b6:	46bd      	mov	sp, r7
 80048b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048bc:	4770      	bx	lr
 80048be:	bf00      	nop
 80048c0:	40023800 	.word	0x40023800
 80048c4:	40023c00 	.word	0x40023c00

080048c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80048c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80048cc:	b0ae      	sub	sp, #184	@ 0xb8
 80048ce:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80048d0:	2300      	movs	r3, #0
 80048d2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 80048d6:	2300      	movs	r3, #0
 80048d8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 80048dc:	2300      	movs	r3, #0
 80048de:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 80048e2:	2300      	movs	r3, #0
 80048e4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 80048e8:	2300      	movs	r3, #0
 80048ea:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80048ee:	4bcb      	ldr	r3, [pc, #812]	@ (8004c1c <HAL_RCC_GetSysClockFreq+0x354>)
 80048f0:	689b      	ldr	r3, [r3, #8]
 80048f2:	f003 030c 	and.w	r3, r3, #12
 80048f6:	2b0c      	cmp	r3, #12
 80048f8:	f200 8206 	bhi.w	8004d08 <HAL_RCC_GetSysClockFreq+0x440>
 80048fc:	a201      	add	r2, pc, #4	@ (adr r2, 8004904 <HAL_RCC_GetSysClockFreq+0x3c>)
 80048fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004902:	bf00      	nop
 8004904:	08004939 	.word	0x08004939
 8004908:	08004d09 	.word	0x08004d09
 800490c:	08004d09 	.word	0x08004d09
 8004910:	08004d09 	.word	0x08004d09
 8004914:	08004941 	.word	0x08004941
 8004918:	08004d09 	.word	0x08004d09
 800491c:	08004d09 	.word	0x08004d09
 8004920:	08004d09 	.word	0x08004d09
 8004924:	08004949 	.word	0x08004949
 8004928:	08004d09 	.word	0x08004d09
 800492c:	08004d09 	.word	0x08004d09
 8004930:	08004d09 	.word	0x08004d09
 8004934:	08004b39 	.word	0x08004b39
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004938:	4bb9      	ldr	r3, [pc, #740]	@ (8004c20 <HAL_RCC_GetSysClockFreq+0x358>)
 800493a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800493e:	e1e7      	b.n	8004d10 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004940:	4bb8      	ldr	r3, [pc, #736]	@ (8004c24 <HAL_RCC_GetSysClockFreq+0x35c>)
 8004942:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004946:	e1e3      	b.n	8004d10 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004948:	4bb4      	ldr	r3, [pc, #720]	@ (8004c1c <HAL_RCC_GetSysClockFreq+0x354>)
 800494a:	685b      	ldr	r3, [r3, #4]
 800494c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004950:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004954:	4bb1      	ldr	r3, [pc, #708]	@ (8004c1c <HAL_RCC_GetSysClockFreq+0x354>)
 8004956:	685b      	ldr	r3, [r3, #4]
 8004958:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800495c:	2b00      	cmp	r3, #0
 800495e:	d071      	beq.n	8004a44 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004960:	4bae      	ldr	r3, [pc, #696]	@ (8004c1c <HAL_RCC_GetSysClockFreq+0x354>)
 8004962:	685b      	ldr	r3, [r3, #4]
 8004964:	099b      	lsrs	r3, r3, #6
 8004966:	2200      	movs	r2, #0
 8004968:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800496c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8004970:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004974:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004978:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800497c:	2300      	movs	r3, #0
 800497e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004982:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004986:	4622      	mov	r2, r4
 8004988:	462b      	mov	r3, r5
 800498a:	f04f 0000 	mov.w	r0, #0
 800498e:	f04f 0100 	mov.w	r1, #0
 8004992:	0159      	lsls	r1, r3, #5
 8004994:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004998:	0150      	lsls	r0, r2, #5
 800499a:	4602      	mov	r2, r0
 800499c:	460b      	mov	r3, r1
 800499e:	4621      	mov	r1, r4
 80049a0:	1a51      	subs	r1, r2, r1
 80049a2:	6439      	str	r1, [r7, #64]	@ 0x40
 80049a4:	4629      	mov	r1, r5
 80049a6:	eb63 0301 	sbc.w	r3, r3, r1
 80049aa:	647b      	str	r3, [r7, #68]	@ 0x44
 80049ac:	f04f 0200 	mov.w	r2, #0
 80049b0:	f04f 0300 	mov.w	r3, #0
 80049b4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80049b8:	4649      	mov	r1, r9
 80049ba:	018b      	lsls	r3, r1, #6
 80049bc:	4641      	mov	r1, r8
 80049be:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80049c2:	4641      	mov	r1, r8
 80049c4:	018a      	lsls	r2, r1, #6
 80049c6:	4641      	mov	r1, r8
 80049c8:	1a51      	subs	r1, r2, r1
 80049ca:	63b9      	str	r1, [r7, #56]	@ 0x38
 80049cc:	4649      	mov	r1, r9
 80049ce:	eb63 0301 	sbc.w	r3, r3, r1
 80049d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80049d4:	f04f 0200 	mov.w	r2, #0
 80049d8:	f04f 0300 	mov.w	r3, #0
 80049dc:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80049e0:	4649      	mov	r1, r9
 80049e2:	00cb      	lsls	r3, r1, #3
 80049e4:	4641      	mov	r1, r8
 80049e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80049ea:	4641      	mov	r1, r8
 80049ec:	00ca      	lsls	r2, r1, #3
 80049ee:	4610      	mov	r0, r2
 80049f0:	4619      	mov	r1, r3
 80049f2:	4603      	mov	r3, r0
 80049f4:	4622      	mov	r2, r4
 80049f6:	189b      	adds	r3, r3, r2
 80049f8:	633b      	str	r3, [r7, #48]	@ 0x30
 80049fa:	462b      	mov	r3, r5
 80049fc:	460a      	mov	r2, r1
 80049fe:	eb42 0303 	adc.w	r3, r2, r3
 8004a02:	637b      	str	r3, [r7, #52]	@ 0x34
 8004a04:	f04f 0200 	mov.w	r2, #0
 8004a08:	f04f 0300 	mov.w	r3, #0
 8004a0c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004a10:	4629      	mov	r1, r5
 8004a12:	024b      	lsls	r3, r1, #9
 8004a14:	4621      	mov	r1, r4
 8004a16:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004a1a:	4621      	mov	r1, r4
 8004a1c:	024a      	lsls	r2, r1, #9
 8004a1e:	4610      	mov	r0, r2
 8004a20:	4619      	mov	r1, r3
 8004a22:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004a26:	2200      	movs	r2, #0
 8004a28:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004a2c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004a30:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8004a34:	f7fc faa6 	bl	8000f84 <__aeabi_uldivmod>
 8004a38:	4602      	mov	r2, r0
 8004a3a:	460b      	mov	r3, r1
 8004a3c:	4613      	mov	r3, r2
 8004a3e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004a42:	e067      	b.n	8004b14 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a44:	4b75      	ldr	r3, [pc, #468]	@ (8004c1c <HAL_RCC_GetSysClockFreq+0x354>)
 8004a46:	685b      	ldr	r3, [r3, #4]
 8004a48:	099b      	lsrs	r3, r3, #6
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004a50:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8004a54:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004a58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a5c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004a5e:	2300      	movs	r3, #0
 8004a60:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004a62:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8004a66:	4622      	mov	r2, r4
 8004a68:	462b      	mov	r3, r5
 8004a6a:	f04f 0000 	mov.w	r0, #0
 8004a6e:	f04f 0100 	mov.w	r1, #0
 8004a72:	0159      	lsls	r1, r3, #5
 8004a74:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004a78:	0150      	lsls	r0, r2, #5
 8004a7a:	4602      	mov	r2, r0
 8004a7c:	460b      	mov	r3, r1
 8004a7e:	4621      	mov	r1, r4
 8004a80:	1a51      	subs	r1, r2, r1
 8004a82:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004a84:	4629      	mov	r1, r5
 8004a86:	eb63 0301 	sbc.w	r3, r3, r1
 8004a8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a8c:	f04f 0200 	mov.w	r2, #0
 8004a90:	f04f 0300 	mov.w	r3, #0
 8004a94:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8004a98:	4649      	mov	r1, r9
 8004a9a:	018b      	lsls	r3, r1, #6
 8004a9c:	4641      	mov	r1, r8
 8004a9e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004aa2:	4641      	mov	r1, r8
 8004aa4:	018a      	lsls	r2, r1, #6
 8004aa6:	4641      	mov	r1, r8
 8004aa8:	ebb2 0a01 	subs.w	sl, r2, r1
 8004aac:	4649      	mov	r1, r9
 8004aae:	eb63 0b01 	sbc.w	fp, r3, r1
 8004ab2:	f04f 0200 	mov.w	r2, #0
 8004ab6:	f04f 0300 	mov.w	r3, #0
 8004aba:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004abe:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004ac2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004ac6:	4692      	mov	sl, r2
 8004ac8:	469b      	mov	fp, r3
 8004aca:	4623      	mov	r3, r4
 8004acc:	eb1a 0303 	adds.w	r3, sl, r3
 8004ad0:	623b      	str	r3, [r7, #32]
 8004ad2:	462b      	mov	r3, r5
 8004ad4:	eb4b 0303 	adc.w	r3, fp, r3
 8004ad8:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ada:	f04f 0200 	mov.w	r2, #0
 8004ade:	f04f 0300 	mov.w	r3, #0
 8004ae2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8004ae6:	4629      	mov	r1, r5
 8004ae8:	028b      	lsls	r3, r1, #10
 8004aea:	4621      	mov	r1, r4
 8004aec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004af0:	4621      	mov	r1, r4
 8004af2:	028a      	lsls	r2, r1, #10
 8004af4:	4610      	mov	r0, r2
 8004af6:	4619      	mov	r1, r3
 8004af8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004afc:	2200      	movs	r2, #0
 8004afe:	673b      	str	r3, [r7, #112]	@ 0x70
 8004b00:	677a      	str	r2, [r7, #116]	@ 0x74
 8004b02:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8004b06:	f7fc fa3d 	bl	8000f84 <__aeabi_uldivmod>
 8004b0a:	4602      	mov	r2, r0
 8004b0c:	460b      	mov	r3, r1
 8004b0e:	4613      	mov	r3, r2
 8004b10:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004b14:	4b41      	ldr	r3, [pc, #260]	@ (8004c1c <HAL_RCC_GetSysClockFreq+0x354>)
 8004b16:	685b      	ldr	r3, [r3, #4]
 8004b18:	0c1b      	lsrs	r3, r3, #16
 8004b1a:	f003 0303 	and.w	r3, r3, #3
 8004b1e:	3301      	adds	r3, #1
 8004b20:	005b      	lsls	r3, r3, #1
 8004b22:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8004b26:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004b2a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004b2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b32:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004b36:	e0eb      	b.n	8004d10 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004b38:	4b38      	ldr	r3, [pc, #224]	@ (8004c1c <HAL_RCC_GetSysClockFreq+0x354>)
 8004b3a:	685b      	ldr	r3, [r3, #4]
 8004b3c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004b40:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004b44:	4b35      	ldr	r3, [pc, #212]	@ (8004c1c <HAL_RCC_GetSysClockFreq+0x354>)
 8004b46:	685b      	ldr	r3, [r3, #4]
 8004b48:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d06b      	beq.n	8004c28 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b50:	4b32      	ldr	r3, [pc, #200]	@ (8004c1c <HAL_RCC_GetSysClockFreq+0x354>)
 8004b52:	685b      	ldr	r3, [r3, #4]
 8004b54:	099b      	lsrs	r3, r3, #6
 8004b56:	2200      	movs	r2, #0
 8004b58:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004b5a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004b5c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004b5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b62:	663b      	str	r3, [r7, #96]	@ 0x60
 8004b64:	2300      	movs	r3, #0
 8004b66:	667b      	str	r3, [r7, #100]	@ 0x64
 8004b68:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8004b6c:	4622      	mov	r2, r4
 8004b6e:	462b      	mov	r3, r5
 8004b70:	f04f 0000 	mov.w	r0, #0
 8004b74:	f04f 0100 	mov.w	r1, #0
 8004b78:	0159      	lsls	r1, r3, #5
 8004b7a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b7e:	0150      	lsls	r0, r2, #5
 8004b80:	4602      	mov	r2, r0
 8004b82:	460b      	mov	r3, r1
 8004b84:	4621      	mov	r1, r4
 8004b86:	1a51      	subs	r1, r2, r1
 8004b88:	61b9      	str	r1, [r7, #24]
 8004b8a:	4629      	mov	r1, r5
 8004b8c:	eb63 0301 	sbc.w	r3, r3, r1
 8004b90:	61fb      	str	r3, [r7, #28]
 8004b92:	f04f 0200 	mov.w	r2, #0
 8004b96:	f04f 0300 	mov.w	r3, #0
 8004b9a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8004b9e:	4659      	mov	r1, fp
 8004ba0:	018b      	lsls	r3, r1, #6
 8004ba2:	4651      	mov	r1, sl
 8004ba4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004ba8:	4651      	mov	r1, sl
 8004baa:	018a      	lsls	r2, r1, #6
 8004bac:	4651      	mov	r1, sl
 8004bae:	ebb2 0801 	subs.w	r8, r2, r1
 8004bb2:	4659      	mov	r1, fp
 8004bb4:	eb63 0901 	sbc.w	r9, r3, r1
 8004bb8:	f04f 0200 	mov.w	r2, #0
 8004bbc:	f04f 0300 	mov.w	r3, #0
 8004bc0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004bc4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004bc8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004bcc:	4690      	mov	r8, r2
 8004bce:	4699      	mov	r9, r3
 8004bd0:	4623      	mov	r3, r4
 8004bd2:	eb18 0303 	adds.w	r3, r8, r3
 8004bd6:	613b      	str	r3, [r7, #16]
 8004bd8:	462b      	mov	r3, r5
 8004bda:	eb49 0303 	adc.w	r3, r9, r3
 8004bde:	617b      	str	r3, [r7, #20]
 8004be0:	f04f 0200 	mov.w	r2, #0
 8004be4:	f04f 0300 	mov.w	r3, #0
 8004be8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8004bec:	4629      	mov	r1, r5
 8004bee:	024b      	lsls	r3, r1, #9
 8004bf0:	4621      	mov	r1, r4
 8004bf2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004bf6:	4621      	mov	r1, r4
 8004bf8:	024a      	lsls	r2, r1, #9
 8004bfa:	4610      	mov	r0, r2
 8004bfc:	4619      	mov	r1, r3
 8004bfe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004c02:	2200      	movs	r2, #0
 8004c04:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004c06:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8004c08:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004c0c:	f7fc f9ba 	bl	8000f84 <__aeabi_uldivmod>
 8004c10:	4602      	mov	r2, r0
 8004c12:	460b      	mov	r3, r1
 8004c14:	4613      	mov	r3, r2
 8004c16:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004c1a:	e065      	b.n	8004ce8 <HAL_RCC_GetSysClockFreq+0x420>
 8004c1c:	40023800 	.word	0x40023800
 8004c20:	00f42400 	.word	0x00f42400
 8004c24:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c28:	4b3d      	ldr	r3, [pc, #244]	@ (8004d20 <HAL_RCC_GetSysClockFreq+0x458>)
 8004c2a:	685b      	ldr	r3, [r3, #4]
 8004c2c:	099b      	lsrs	r3, r3, #6
 8004c2e:	2200      	movs	r2, #0
 8004c30:	4618      	mov	r0, r3
 8004c32:	4611      	mov	r1, r2
 8004c34:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004c38:	653b      	str	r3, [r7, #80]	@ 0x50
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	657b      	str	r3, [r7, #84]	@ 0x54
 8004c3e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8004c42:	4642      	mov	r2, r8
 8004c44:	464b      	mov	r3, r9
 8004c46:	f04f 0000 	mov.w	r0, #0
 8004c4a:	f04f 0100 	mov.w	r1, #0
 8004c4e:	0159      	lsls	r1, r3, #5
 8004c50:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c54:	0150      	lsls	r0, r2, #5
 8004c56:	4602      	mov	r2, r0
 8004c58:	460b      	mov	r3, r1
 8004c5a:	4641      	mov	r1, r8
 8004c5c:	1a51      	subs	r1, r2, r1
 8004c5e:	60b9      	str	r1, [r7, #8]
 8004c60:	4649      	mov	r1, r9
 8004c62:	eb63 0301 	sbc.w	r3, r3, r1
 8004c66:	60fb      	str	r3, [r7, #12]
 8004c68:	f04f 0200 	mov.w	r2, #0
 8004c6c:	f04f 0300 	mov.w	r3, #0
 8004c70:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8004c74:	4659      	mov	r1, fp
 8004c76:	018b      	lsls	r3, r1, #6
 8004c78:	4651      	mov	r1, sl
 8004c7a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004c7e:	4651      	mov	r1, sl
 8004c80:	018a      	lsls	r2, r1, #6
 8004c82:	4651      	mov	r1, sl
 8004c84:	1a54      	subs	r4, r2, r1
 8004c86:	4659      	mov	r1, fp
 8004c88:	eb63 0501 	sbc.w	r5, r3, r1
 8004c8c:	f04f 0200 	mov.w	r2, #0
 8004c90:	f04f 0300 	mov.w	r3, #0
 8004c94:	00eb      	lsls	r3, r5, #3
 8004c96:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004c9a:	00e2      	lsls	r2, r4, #3
 8004c9c:	4614      	mov	r4, r2
 8004c9e:	461d      	mov	r5, r3
 8004ca0:	4643      	mov	r3, r8
 8004ca2:	18e3      	adds	r3, r4, r3
 8004ca4:	603b      	str	r3, [r7, #0]
 8004ca6:	464b      	mov	r3, r9
 8004ca8:	eb45 0303 	adc.w	r3, r5, r3
 8004cac:	607b      	str	r3, [r7, #4]
 8004cae:	f04f 0200 	mov.w	r2, #0
 8004cb2:	f04f 0300 	mov.w	r3, #0
 8004cb6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004cba:	4629      	mov	r1, r5
 8004cbc:	028b      	lsls	r3, r1, #10
 8004cbe:	4621      	mov	r1, r4
 8004cc0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004cc4:	4621      	mov	r1, r4
 8004cc6:	028a      	lsls	r2, r1, #10
 8004cc8:	4610      	mov	r0, r2
 8004cca:	4619      	mov	r1, r3
 8004ccc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004cd0:	2200      	movs	r2, #0
 8004cd2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004cd4:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8004cd6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004cda:	f7fc f953 	bl	8000f84 <__aeabi_uldivmod>
 8004cde:	4602      	mov	r2, r0
 8004ce0:	460b      	mov	r3, r1
 8004ce2:	4613      	mov	r3, r2
 8004ce4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8004ce8:	4b0d      	ldr	r3, [pc, #52]	@ (8004d20 <HAL_RCC_GetSysClockFreq+0x458>)
 8004cea:	685b      	ldr	r3, [r3, #4]
 8004cec:	0f1b      	lsrs	r3, r3, #28
 8004cee:	f003 0307 	and.w	r3, r3, #7
 8004cf2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8004cf6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004cfa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004cfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d02:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004d06:	e003      	b.n	8004d10 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004d08:	4b06      	ldr	r3, [pc, #24]	@ (8004d24 <HAL_RCC_GetSysClockFreq+0x45c>)
 8004d0a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8004d0e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d10:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8004d14:	4618      	mov	r0, r3
 8004d16:	37b8      	adds	r7, #184	@ 0xb8
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004d1e:	bf00      	nop
 8004d20:	40023800 	.word	0x40023800
 8004d24:	00f42400 	.word	0x00f42400

08004d28 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b086      	sub	sp, #24
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d101      	bne.n	8004d3a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004d36:	2301      	movs	r3, #1
 8004d38:	e28d      	b.n	8005256 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f003 0301 	and.w	r3, r3, #1
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	f000 8083 	beq.w	8004e4e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004d48:	4b94      	ldr	r3, [pc, #592]	@ (8004f9c <HAL_RCC_OscConfig+0x274>)
 8004d4a:	689b      	ldr	r3, [r3, #8]
 8004d4c:	f003 030c 	and.w	r3, r3, #12
 8004d50:	2b04      	cmp	r3, #4
 8004d52:	d019      	beq.n	8004d88 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004d54:	4b91      	ldr	r3, [pc, #580]	@ (8004f9c <HAL_RCC_OscConfig+0x274>)
 8004d56:	689b      	ldr	r3, [r3, #8]
 8004d58:	f003 030c 	and.w	r3, r3, #12
        || \
 8004d5c:	2b08      	cmp	r3, #8
 8004d5e:	d106      	bne.n	8004d6e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004d60:	4b8e      	ldr	r3, [pc, #568]	@ (8004f9c <HAL_RCC_OscConfig+0x274>)
 8004d62:	685b      	ldr	r3, [r3, #4]
 8004d64:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d68:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004d6c:	d00c      	beq.n	8004d88 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004d6e:	4b8b      	ldr	r3, [pc, #556]	@ (8004f9c <HAL_RCC_OscConfig+0x274>)
 8004d70:	689b      	ldr	r3, [r3, #8]
 8004d72:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8004d76:	2b0c      	cmp	r3, #12
 8004d78:	d112      	bne.n	8004da0 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004d7a:	4b88      	ldr	r3, [pc, #544]	@ (8004f9c <HAL_RCC_OscConfig+0x274>)
 8004d7c:	685b      	ldr	r3, [r3, #4]
 8004d7e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d82:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004d86:	d10b      	bne.n	8004da0 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d88:	4b84      	ldr	r3, [pc, #528]	@ (8004f9c <HAL_RCC_OscConfig+0x274>)
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d05b      	beq.n	8004e4c <HAL_RCC_OscConfig+0x124>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	685b      	ldr	r3, [r3, #4]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d157      	bne.n	8004e4c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004d9c:	2301      	movs	r3, #1
 8004d9e:	e25a      	b.n	8005256 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	685b      	ldr	r3, [r3, #4]
 8004da4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004da8:	d106      	bne.n	8004db8 <HAL_RCC_OscConfig+0x90>
 8004daa:	4b7c      	ldr	r3, [pc, #496]	@ (8004f9c <HAL_RCC_OscConfig+0x274>)
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	4a7b      	ldr	r2, [pc, #492]	@ (8004f9c <HAL_RCC_OscConfig+0x274>)
 8004db0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004db4:	6013      	str	r3, [r2, #0]
 8004db6:	e01d      	b.n	8004df4 <HAL_RCC_OscConfig+0xcc>
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	685b      	ldr	r3, [r3, #4]
 8004dbc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004dc0:	d10c      	bne.n	8004ddc <HAL_RCC_OscConfig+0xb4>
 8004dc2:	4b76      	ldr	r3, [pc, #472]	@ (8004f9c <HAL_RCC_OscConfig+0x274>)
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	4a75      	ldr	r2, [pc, #468]	@ (8004f9c <HAL_RCC_OscConfig+0x274>)
 8004dc8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004dcc:	6013      	str	r3, [r2, #0]
 8004dce:	4b73      	ldr	r3, [pc, #460]	@ (8004f9c <HAL_RCC_OscConfig+0x274>)
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	4a72      	ldr	r2, [pc, #456]	@ (8004f9c <HAL_RCC_OscConfig+0x274>)
 8004dd4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004dd8:	6013      	str	r3, [r2, #0]
 8004dda:	e00b      	b.n	8004df4 <HAL_RCC_OscConfig+0xcc>
 8004ddc:	4b6f      	ldr	r3, [pc, #444]	@ (8004f9c <HAL_RCC_OscConfig+0x274>)
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	4a6e      	ldr	r2, [pc, #440]	@ (8004f9c <HAL_RCC_OscConfig+0x274>)
 8004de2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004de6:	6013      	str	r3, [r2, #0]
 8004de8:	4b6c      	ldr	r3, [pc, #432]	@ (8004f9c <HAL_RCC_OscConfig+0x274>)
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	4a6b      	ldr	r2, [pc, #428]	@ (8004f9c <HAL_RCC_OscConfig+0x274>)
 8004dee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004df2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	685b      	ldr	r3, [r3, #4]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d013      	beq.n	8004e24 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004dfc:	f7fd f9c2 	bl	8002184 <HAL_GetTick>
 8004e00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e02:	e008      	b.n	8004e16 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e04:	f7fd f9be 	bl	8002184 <HAL_GetTick>
 8004e08:	4602      	mov	r2, r0
 8004e0a:	693b      	ldr	r3, [r7, #16]
 8004e0c:	1ad3      	subs	r3, r2, r3
 8004e0e:	2b64      	cmp	r3, #100	@ 0x64
 8004e10:	d901      	bls.n	8004e16 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8004e12:	2303      	movs	r3, #3
 8004e14:	e21f      	b.n	8005256 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e16:	4b61      	ldr	r3, [pc, #388]	@ (8004f9c <HAL_RCC_OscConfig+0x274>)
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d0f0      	beq.n	8004e04 <HAL_RCC_OscConfig+0xdc>
 8004e22:	e014      	b.n	8004e4e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e24:	f7fd f9ae 	bl	8002184 <HAL_GetTick>
 8004e28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e2a:	e008      	b.n	8004e3e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e2c:	f7fd f9aa 	bl	8002184 <HAL_GetTick>
 8004e30:	4602      	mov	r2, r0
 8004e32:	693b      	ldr	r3, [r7, #16]
 8004e34:	1ad3      	subs	r3, r2, r3
 8004e36:	2b64      	cmp	r3, #100	@ 0x64
 8004e38:	d901      	bls.n	8004e3e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8004e3a:	2303      	movs	r3, #3
 8004e3c:	e20b      	b.n	8005256 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e3e:	4b57      	ldr	r3, [pc, #348]	@ (8004f9c <HAL_RCC_OscConfig+0x274>)
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d1f0      	bne.n	8004e2c <HAL_RCC_OscConfig+0x104>
 8004e4a:	e000      	b.n	8004e4e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f003 0302 	and.w	r3, r3, #2
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d06f      	beq.n	8004f3a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004e5a:	4b50      	ldr	r3, [pc, #320]	@ (8004f9c <HAL_RCC_OscConfig+0x274>)
 8004e5c:	689b      	ldr	r3, [r3, #8]
 8004e5e:	f003 030c 	and.w	r3, r3, #12
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d017      	beq.n	8004e96 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004e66:	4b4d      	ldr	r3, [pc, #308]	@ (8004f9c <HAL_RCC_OscConfig+0x274>)
 8004e68:	689b      	ldr	r3, [r3, #8]
 8004e6a:	f003 030c 	and.w	r3, r3, #12
        || \
 8004e6e:	2b08      	cmp	r3, #8
 8004e70:	d105      	bne.n	8004e7e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004e72:	4b4a      	ldr	r3, [pc, #296]	@ (8004f9c <HAL_RCC_OscConfig+0x274>)
 8004e74:	685b      	ldr	r3, [r3, #4]
 8004e76:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d00b      	beq.n	8004e96 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004e7e:	4b47      	ldr	r3, [pc, #284]	@ (8004f9c <HAL_RCC_OscConfig+0x274>)
 8004e80:	689b      	ldr	r3, [r3, #8]
 8004e82:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8004e86:	2b0c      	cmp	r3, #12
 8004e88:	d11c      	bne.n	8004ec4 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004e8a:	4b44      	ldr	r3, [pc, #272]	@ (8004f9c <HAL_RCC_OscConfig+0x274>)
 8004e8c:	685b      	ldr	r3, [r3, #4]
 8004e8e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d116      	bne.n	8004ec4 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e96:	4b41      	ldr	r3, [pc, #260]	@ (8004f9c <HAL_RCC_OscConfig+0x274>)
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f003 0302 	and.w	r3, r3, #2
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d005      	beq.n	8004eae <HAL_RCC_OscConfig+0x186>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	68db      	ldr	r3, [r3, #12]
 8004ea6:	2b01      	cmp	r3, #1
 8004ea8:	d001      	beq.n	8004eae <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004eaa:	2301      	movs	r3, #1
 8004eac:	e1d3      	b.n	8005256 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004eae:	4b3b      	ldr	r3, [pc, #236]	@ (8004f9c <HAL_RCC_OscConfig+0x274>)
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	691b      	ldr	r3, [r3, #16]
 8004eba:	00db      	lsls	r3, r3, #3
 8004ebc:	4937      	ldr	r1, [pc, #220]	@ (8004f9c <HAL_RCC_OscConfig+0x274>)
 8004ebe:	4313      	orrs	r3, r2
 8004ec0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004ec2:	e03a      	b.n	8004f3a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	68db      	ldr	r3, [r3, #12]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d020      	beq.n	8004f0e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004ecc:	4b34      	ldr	r3, [pc, #208]	@ (8004fa0 <HAL_RCC_OscConfig+0x278>)
 8004ece:	2201      	movs	r2, #1
 8004ed0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ed2:	f7fd f957 	bl	8002184 <HAL_GetTick>
 8004ed6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ed8:	e008      	b.n	8004eec <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004eda:	f7fd f953 	bl	8002184 <HAL_GetTick>
 8004ede:	4602      	mov	r2, r0
 8004ee0:	693b      	ldr	r3, [r7, #16]
 8004ee2:	1ad3      	subs	r3, r2, r3
 8004ee4:	2b02      	cmp	r3, #2
 8004ee6:	d901      	bls.n	8004eec <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8004ee8:	2303      	movs	r3, #3
 8004eea:	e1b4      	b.n	8005256 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004eec:	4b2b      	ldr	r3, [pc, #172]	@ (8004f9c <HAL_RCC_OscConfig+0x274>)
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f003 0302 	and.w	r3, r3, #2
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d0f0      	beq.n	8004eda <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ef8:	4b28      	ldr	r3, [pc, #160]	@ (8004f9c <HAL_RCC_OscConfig+0x274>)
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	691b      	ldr	r3, [r3, #16]
 8004f04:	00db      	lsls	r3, r3, #3
 8004f06:	4925      	ldr	r1, [pc, #148]	@ (8004f9c <HAL_RCC_OscConfig+0x274>)
 8004f08:	4313      	orrs	r3, r2
 8004f0a:	600b      	str	r3, [r1, #0]
 8004f0c:	e015      	b.n	8004f3a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004f0e:	4b24      	ldr	r3, [pc, #144]	@ (8004fa0 <HAL_RCC_OscConfig+0x278>)
 8004f10:	2200      	movs	r2, #0
 8004f12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f14:	f7fd f936 	bl	8002184 <HAL_GetTick>
 8004f18:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f1a:	e008      	b.n	8004f2e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f1c:	f7fd f932 	bl	8002184 <HAL_GetTick>
 8004f20:	4602      	mov	r2, r0
 8004f22:	693b      	ldr	r3, [r7, #16]
 8004f24:	1ad3      	subs	r3, r2, r3
 8004f26:	2b02      	cmp	r3, #2
 8004f28:	d901      	bls.n	8004f2e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004f2a:	2303      	movs	r3, #3
 8004f2c:	e193      	b.n	8005256 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f2e:	4b1b      	ldr	r3, [pc, #108]	@ (8004f9c <HAL_RCC_OscConfig+0x274>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f003 0302 	and.w	r3, r3, #2
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d1f0      	bne.n	8004f1c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f003 0308 	and.w	r3, r3, #8
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d036      	beq.n	8004fb4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	695b      	ldr	r3, [r3, #20]
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d016      	beq.n	8004f7c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004f4e:	4b15      	ldr	r3, [pc, #84]	@ (8004fa4 <HAL_RCC_OscConfig+0x27c>)
 8004f50:	2201      	movs	r2, #1
 8004f52:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f54:	f7fd f916 	bl	8002184 <HAL_GetTick>
 8004f58:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f5a:	e008      	b.n	8004f6e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f5c:	f7fd f912 	bl	8002184 <HAL_GetTick>
 8004f60:	4602      	mov	r2, r0
 8004f62:	693b      	ldr	r3, [r7, #16]
 8004f64:	1ad3      	subs	r3, r2, r3
 8004f66:	2b02      	cmp	r3, #2
 8004f68:	d901      	bls.n	8004f6e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8004f6a:	2303      	movs	r3, #3
 8004f6c:	e173      	b.n	8005256 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f6e:	4b0b      	ldr	r3, [pc, #44]	@ (8004f9c <HAL_RCC_OscConfig+0x274>)
 8004f70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f72:	f003 0302 	and.w	r3, r3, #2
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d0f0      	beq.n	8004f5c <HAL_RCC_OscConfig+0x234>
 8004f7a:	e01b      	b.n	8004fb4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004f7c:	4b09      	ldr	r3, [pc, #36]	@ (8004fa4 <HAL_RCC_OscConfig+0x27c>)
 8004f7e:	2200      	movs	r2, #0
 8004f80:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f82:	f7fd f8ff 	bl	8002184 <HAL_GetTick>
 8004f86:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f88:	e00e      	b.n	8004fa8 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f8a:	f7fd f8fb 	bl	8002184 <HAL_GetTick>
 8004f8e:	4602      	mov	r2, r0
 8004f90:	693b      	ldr	r3, [r7, #16]
 8004f92:	1ad3      	subs	r3, r2, r3
 8004f94:	2b02      	cmp	r3, #2
 8004f96:	d907      	bls.n	8004fa8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004f98:	2303      	movs	r3, #3
 8004f9a:	e15c      	b.n	8005256 <HAL_RCC_OscConfig+0x52e>
 8004f9c:	40023800 	.word	0x40023800
 8004fa0:	42470000 	.word	0x42470000
 8004fa4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004fa8:	4b8a      	ldr	r3, [pc, #552]	@ (80051d4 <HAL_RCC_OscConfig+0x4ac>)
 8004faa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004fac:	f003 0302 	and.w	r3, r3, #2
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d1ea      	bne.n	8004f8a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f003 0304 	and.w	r3, r3, #4
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	f000 8097 	beq.w	80050f0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004fc2:	2300      	movs	r3, #0
 8004fc4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004fc6:	4b83      	ldr	r3, [pc, #524]	@ (80051d4 <HAL_RCC_OscConfig+0x4ac>)
 8004fc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d10f      	bne.n	8004ff2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	60bb      	str	r3, [r7, #8]
 8004fd6:	4b7f      	ldr	r3, [pc, #508]	@ (80051d4 <HAL_RCC_OscConfig+0x4ac>)
 8004fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fda:	4a7e      	ldr	r2, [pc, #504]	@ (80051d4 <HAL_RCC_OscConfig+0x4ac>)
 8004fdc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004fe0:	6413      	str	r3, [r2, #64]	@ 0x40
 8004fe2:	4b7c      	ldr	r3, [pc, #496]	@ (80051d4 <HAL_RCC_OscConfig+0x4ac>)
 8004fe4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fe6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004fea:	60bb      	str	r3, [r7, #8]
 8004fec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004fee:	2301      	movs	r3, #1
 8004ff0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ff2:	4b79      	ldr	r3, [pc, #484]	@ (80051d8 <HAL_RCC_OscConfig+0x4b0>)
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d118      	bne.n	8005030 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004ffe:	4b76      	ldr	r3, [pc, #472]	@ (80051d8 <HAL_RCC_OscConfig+0x4b0>)
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	4a75      	ldr	r2, [pc, #468]	@ (80051d8 <HAL_RCC_OscConfig+0x4b0>)
 8005004:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005008:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800500a:	f7fd f8bb 	bl	8002184 <HAL_GetTick>
 800500e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005010:	e008      	b.n	8005024 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005012:	f7fd f8b7 	bl	8002184 <HAL_GetTick>
 8005016:	4602      	mov	r2, r0
 8005018:	693b      	ldr	r3, [r7, #16]
 800501a:	1ad3      	subs	r3, r2, r3
 800501c:	2b02      	cmp	r3, #2
 800501e:	d901      	bls.n	8005024 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8005020:	2303      	movs	r3, #3
 8005022:	e118      	b.n	8005256 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005024:	4b6c      	ldr	r3, [pc, #432]	@ (80051d8 <HAL_RCC_OscConfig+0x4b0>)
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800502c:	2b00      	cmp	r3, #0
 800502e:	d0f0      	beq.n	8005012 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	689b      	ldr	r3, [r3, #8]
 8005034:	2b01      	cmp	r3, #1
 8005036:	d106      	bne.n	8005046 <HAL_RCC_OscConfig+0x31e>
 8005038:	4b66      	ldr	r3, [pc, #408]	@ (80051d4 <HAL_RCC_OscConfig+0x4ac>)
 800503a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800503c:	4a65      	ldr	r2, [pc, #404]	@ (80051d4 <HAL_RCC_OscConfig+0x4ac>)
 800503e:	f043 0301 	orr.w	r3, r3, #1
 8005042:	6713      	str	r3, [r2, #112]	@ 0x70
 8005044:	e01c      	b.n	8005080 <HAL_RCC_OscConfig+0x358>
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	689b      	ldr	r3, [r3, #8]
 800504a:	2b05      	cmp	r3, #5
 800504c:	d10c      	bne.n	8005068 <HAL_RCC_OscConfig+0x340>
 800504e:	4b61      	ldr	r3, [pc, #388]	@ (80051d4 <HAL_RCC_OscConfig+0x4ac>)
 8005050:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005052:	4a60      	ldr	r2, [pc, #384]	@ (80051d4 <HAL_RCC_OscConfig+0x4ac>)
 8005054:	f043 0304 	orr.w	r3, r3, #4
 8005058:	6713      	str	r3, [r2, #112]	@ 0x70
 800505a:	4b5e      	ldr	r3, [pc, #376]	@ (80051d4 <HAL_RCC_OscConfig+0x4ac>)
 800505c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800505e:	4a5d      	ldr	r2, [pc, #372]	@ (80051d4 <HAL_RCC_OscConfig+0x4ac>)
 8005060:	f043 0301 	orr.w	r3, r3, #1
 8005064:	6713      	str	r3, [r2, #112]	@ 0x70
 8005066:	e00b      	b.n	8005080 <HAL_RCC_OscConfig+0x358>
 8005068:	4b5a      	ldr	r3, [pc, #360]	@ (80051d4 <HAL_RCC_OscConfig+0x4ac>)
 800506a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800506c:	4a59      	ldr	r2, [pc, #356]	@ (80051d4 <HAL_RCC_OscConfig+0x4ac>)
 800506e:	f023 0301 	bic.w	r3, r3, #1
 8005072:	6713      	str	r3, [r2, #112]	@ 0x70
 8005074:	4b57      	ldr	r3, [pc, #348]	@ (80051d4 <HAL_RCC_OscConfig+0x4ac>)
 8005076:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005078:	4a56      	ldr	r2, [pc, #344]	@ (80051d4 <HAL_RCC_OscConfig+0x4ac>)
 800507a:	f023 0304 	bic.w	r3, r3, #4
 800507e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	689b      	ldr	r3, [r3, #8]
 8005084:	2b00      	cmp	r3, #0
 8005086:	d015      	beq.n	80050b4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005088:	f7fd f87c 	bl	8002184 <HAL_GetTick>
 800508c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800508e:	e00a      	b.n	80050a6 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005090:	f7fd f878 	bl	8002184 <HAL_GetTick>
 8005094:	4602      	mov	r2, r0
 8005096:	693b      	ldr	r3, [r7, #16]
 8005098:	1ad3      	subs	r3, r2, r3
 800509a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800509e:	4293      	cmp	r3, r2
 80050a0:	d901      	bls.n	80050a6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80050a2:	2303      	movs	r3, #3
 80050a4:	e0d7      	b.n	8005256 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050a6:	4b4b      	ldr	r3, [pc, #300]	@ (80051d4 <HAL_RCC_OscConfig+0x4ac>)
 80050a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050aa:	f003 0302 	and.w	r3, r3, #2
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d0ee      	beq.n	8005090 <HAL_RCC_OscConfig+0x368>
 80050b2:	e014      	b.n	80050de <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050b4:	f7fd f866 	bl	8002184 <HAL_GetTick>
 80050b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80050ba:	e00a      	b.n	80050d2 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050bc:	f7fd f862 	bl	8002184 <HAL_GetTick>
 80050c0:	4602      	mov	r2, r0
 80050c2:	693b      	ldr	r3, [r7, #16]
 80050c4:	1ad3      	subs	r3, r2, r3
 80050c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050ca:	4293      	cmp	r3, r2
 80050cc:	d901      	bls.n	80050d2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80050ce:	2303      	movs	r3, #3
 80050d0:	e0c1      	b.n	8005256 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80050d2:	4b40      	ldr	r3, [pc, #256]	@ (80051d4 <HAL_RCC_OscConfig+0x4ac>)
 80050d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050d6:	f003 0302 	and.w	r3, r3, #2
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d1ee      	bne.n	80050bc <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80050de:	7dfb      	ldrb	r3, [r7, #23]
 80050e0:	2b01      	cmp	r3, #1
 80050e2:	d105      	bne.n	80050f0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80050e4:	4b3b      	ldr	r3, [pc, #236]	@ (80051d4 <HAL_RCC_OscConfig+0x4ac>)
 80050e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050e8:	4a3a      	ldr	r2, [pc, #232]	@ (80051d4 <HAL_RCC_OscConfig+0x4ac>)
 80050ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80050ee:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	699b      	ldr	r3, [r3, #24]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	f000 80ad 	beq.w	8005254 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80050fa:	4b36      	ldr	r3, [pc, #216]	@ (80051d4 <HAL_RCC_OscConfig+0x4ac>)
 80050fc:	689b      	ldr	r3, [r3, #8]
 80050fe:	f003 030c 	and.w	r3, r3, #12
 8005102:	2b08      	cmp	r3, #8
 8005104:	d060      	beq.n	80051c8 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	699b      	ldr	r3, [r3, #24]
 800510a:	2b02      	cmp	r3, #2
 800510c:	d145      	bne.n	800519a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800510e:	4b33      	ldr	r3, [pc, #204]	@ (80051dc <HAL_RCC_OscConfig+0x4b4>)
 8005110:	2200      	movs	r2, #0
 8005112:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005114:	f7fd f836 	bl	8002184 <HAL_GetTick>
 8005118:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800511a:	e008      	b.n	800512e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800511c:	f7fd f832 	bl	8002184 <HAL_GetTick>
 8005120:	4602      	mov	r2, r0
 8005122:	693b      	ldr	r3, [r7, #16]
 8005124:	1ad3      	subs	r3, r2, r3
 8005126:	2b02      	cmp	r3, #2
 8005128:	d901      	bls.n	800512e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800512a:	2303      	movs	r3, #3
 800512c:	e093      	b.n	8005256 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800512e:	4b29      	ldr	r3, [pc, #164]	@ (80051d4 <HAL_RCC_OscConfig+0x4ac>)
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005136:	2b00      	cmp	r3, #0
 8005138:	d1f0      	bne.n	800511c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	69da      	ldr	r2, [r3, #28]
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6a1b      	ldr	r3, [r3, #32]
 8005142:	431a      	orrs	r2, r3
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005148:	019b      	lsls	r3, r3, #6
 800514a:	431a      	orrs	r2, r3
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005150:	085b      	lsrs	r3, r3, #1
 8005152:	3b01      	subs	r3, #1
 8005154:	041b      	lsls	r3, r3, #16
 8005156:	431a      	orrs	r2, r3
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800515c:	061b      	lsls	r3, r3, #24
 800515e:	431a      	orrs	r2, r3
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005164:	071b      	lsls	r3, r3, #28
 8005166:	491b      	ldr	r1, [pc, #108]	@ (80051d4 <HAL_RCC_OscConfig+0x4ac>)
 8005168:	4313      	orrs	r3, r2
 800516a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800516c:	4b1b      	ldr	r3, [pc, #108]	@ (80051dc <HAL_RCC_OscConfig+0x4b4>)
 800516e:	2201      	movs	r2, #1
 8005170:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005172:	f7fd f807 	bl	8002184 <HAL_GetTick>
 8005176:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005178:	e008      	b.n	800518c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800517a:	f7fd f803 	bl	8002184 <HAL_GetTick>
 800517e:	4602      	mov	r2, r0
 8005180:	693b      	ldr	r3, [r7, #16]
 8005182:	1ad3      	subs	r3, r2, r3
 8005184:	2b02      	cmp	r3, #2
 8005186:	d901      	bls.n	800518c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8005188:	2303      	movs	r3, #3
 800518a:	e064      	b.n	8005256 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800518c:	4b11      	ldr	r3, [pc, #68]	@ (80051d4 <HAL_RCC_OscConfig+0x4ac>)
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005194:	2b00      	cmp	r3, #0
 8005196:	d0f0      	beq.n	800517a <HAL_RCC_OscConfig+0x452>
 8005198:	e05c      	b.n	8005254 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800519a:	4b10      	ldr	r3, [pc, #64]	@ (80051dc <HAL_RCC_OscConfig+0x4b4>)
 800519c:	2200      	movs	r2, #0
 800519e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051a0:	f7fc fff0 	bl	8002184 <HAL_GetTick>
 80051a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051a6:	e008      	b.n	80051ba <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051a8:	f7fc ffec 	bl	8002184 <HAL_GetTick>
 80051ac:	4602      	mov	r2, r0
 80051ae:	693b      	ldr	r3, [r7, #16]
 80051b0:	1ad3      	subs	r3, r2, r3
 80051b2:	2b02      	cmp	r3, #2
 80051b4:	d901      	bls.n	80051ba <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80051b6:	2303      	movs	r3, #3
 80051b8:	e04d      	b.n	8005256 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051ba:	4b06      	ldr	r3, [pc, #24]	@ (80051d4 <HAL_RCC_OscConfig+0x4ac>)
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d1f0      	bne.n	80051a8 <HAL_RCC_OscConfig+0x480>
 80051c6:	e045      	b.n	8005254 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	699b      	ldr	r3, [r3, #24]
 80051cc:	2b01      	cmp	r3, #1
 80051ce:	d107      	bne.n	80051e0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80051d0:	2301      	movs	r3, #1
 80051d2:	e040      	b.n	8005256 <HAL_RCC_OscConfig+0x52e>
 80051d4:	40023800 	.word	0x40023800
 80051d8:	40007000 	.word	0x40007000
 80051dc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80051e0:	4b1f      	ldr	r3, [pc, #124]	@ (8005260 <HAL_RCC_OscConfig+0x538>)
 80051e2:	685b      	ldr	r3, [r3, #4]
 80051e4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	699b      	ldr	r3, [r3, #24]
 80051ea:	2b01      	cmp	r3, #1
 80051ec:	d030      	beq.n	8005250 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80051f8:	429a      	cmp	r2, r3
 80051fa:	d129      	bne.n	8005250 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005206:	429a      	cmp	r2, r3
 8005208:	d122      	bne.n	8005250 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800520a:	68fa      	ldr	r2, [r7, #12]
 800520c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005210:	4013      	ands	r3, r2
 8005212:	687a      	ldr	r2, [r7, #4]
 8005214:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005216:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005218:	4293      	cmp	r3, r2
 800521a:	d119      	bne.n	8005250 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005226:	085b      	lsrs	r3, r3, #1
 8005228:	3b01      	subs	r3, #1
 800522a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800522c:	429a      	cmp	r2, r3
 800522e:	d10f      	bne.n	8005250 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800523a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800523c:	429a      	cmp	r2, r3
 800523e:	d107      	bne.n	8005250 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800524a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800524c:	429a      	cmp	r2, r3
 800524e:	d001      	beq.n	8005254 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005250:	2301      	movs	r3, #1
 8005252:	e000      	b.n	8005256 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8005254:	2300      	movs	r3, #0
}
 8005256:	4618      	mov	r0, r3
 8005258:	3718      	adds	r7, #24
 800525a:	46bd      	mov	sp, r7
 800525c:	bd80      	pop	{r7, pc}
 800525e:	bf00      	nop
 8005260:	40023800 	.word	0x40023800

08005264 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005264:	b580      	push	{r7, lr}
 8005266:	b082      	sub	sp, #8
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2b00      	cmp	r3, #0
 8005270:	d101      	bne.n	8005276 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005272:	2301      	movs	r3, #1
 8005274:	e041      	b.n	80052fa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800527c:	b2db      	uxtb	r3, r3
 800527e:	2b00      	cmp	r3, #0
 8005280:	d106      	bne.n	8005290 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	2200      	movs	r2, #0
 8005286:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800528a:	6878      	ldr	r0, [r7, #4]
 800528c:	f000 f839 	bl	8005302 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2202      	movs	r2, #2
 8005294:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681a      	ldr	r2, [r3, #0]
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	3304      	adds	r3, #4
 80052a0:	4619      	mov	r1, r3
 80052a2:	4610      	mov	r0, r2
 80052a4:	f000 f9c0 	bl	8005628 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2201      	movs	r2, #1
 80052ac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2201      	movs	r2, #1
 80052b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2201      	movs	r2, #1
 80052bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2201      	movs	r2, #1
 80052c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2201      	movs	r2, #1
 80052cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2201      	movs	r2, #1
 80052d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2201      	movs	r2, #1
 80052dc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2201      	movs	r2, #1
 80052e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2201      	movs	r2, #1
 80052ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2201      	movs	r2, #1
 80052f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80052f8:	2300      	movs	r3, #0
}
 80052fa:	4618      	mov	r0, r3
 80052fc:	3708      	adds	r7, #8
 80052fe:	46bd      	mov	sp, r7
 8005300:	bd80      	pop	{r7, pc}

08005302 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005302:	b480      	push	{r7}
 8005304:	b083      	sub	sp, #12
 8005306:	af00      	add	r7, sp, #0
 8005308:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800530a:	bf00      	nop
 800530c:	370c      	adds	r7, #12
 800530e:	46bd      	mov	sp, r7
 8005310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005314:	4770      	bx	lr
	...

08005318 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005318:	b480      	push	{r7}
 800531a:	b085      	sub	sp, #20
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005326:	b2db      	uxtb	r3, r3
 8005328:	2b01      	cmp	r3, #1
 800532a:	d001      	beq.n	8005330 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800532c:	2301      	movs	r3, #1
 800532e:	e04e      	b.n	80053ce <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2202      	movs	r2, #2
 8005334:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	68da      	ldr	r2, [r3, #12]
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f042 0201 	orr.w	r2, r2, #1
 8005346:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	4a23      	ldr	r2, [pc, #140]	@ (80053dc <HAL_TIM_Base_Start_IT+0xc4>)
 800534e:	4293      	cmp	r3, r2
 8005350:	d022      	beq.n	8005398 <HAL_TIM_Base_Start_IT+0x80>
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800535a:	d01d      	beq.n	8005398 <HAL_TIM_Base_Start_IT+0x80>
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	4a1f      	ldr	r2, [pc, #124]	@ (80053e0 <HAL_TIM_Base_Start_IT+0xc8>)
 8005362:	4293      	cmp	r3, r2
 8005364:	d018      	beq.n	8005398 <HAL_TIM_Base_Start_IT+0x80>
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	4a1e      	ldr	r2, [pc, #120]	@ (80053e4 <HAL_TIM_Base_Start_IT+0xcc>)
 800536c:	4293      	cmp	r3, r2
 800536e:	d013      	beq.n	8005398 <HAL_TIM_Base_Start_IT+0x80>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	4a1c      	ldr	r2, [pc, #112]	@ (80053e8 <HAL_TIM_Base_Start_IT+0xd0>)
 8005376:	4293      	cmp	r3, r2
 8005378:	d00e      	beq.n	8005398 <HAL_TIM_Base_Start_IT+0x80>
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	4a1b      	ldr	r2, [pc, #108]	@ (80053ec <HAL_TIM_Base_Start_IT+0xd4>)
 8005380:	4293      	cmp	r3, r2
 8005382:	d009      	beq.n	8005398 <HAL_TIM_Base_Start_IT+0x80>
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	4a19      	ldr	r2, [pc, #100]	@ (80053f0 <HAL_TIM_Base_Start_IT+0xd8>)
 800538a:	4293      	cmp	r3, r2
 800538c:	d004      	beq.n	8005398 <HAL_TIM_Base_Start_IT+0x80>
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	4a18      	ldr	r2, [pc, #96]	@ (80053f4 <HAL_TIM_Base_Start_IT+0xdc>)
 8005394:	4293      	cmp	r3, r2
 8005396:	d111      	bne.n	80053bc <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	689b      	ldr	r3, [r3, #8]
 800539e:	f003 0307 	and.w	r3, r3, #7
 80053a2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	2b06      	cmp	r3, #6
 80053a8:	d010      	beq.n	80053cc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	681a      	ldr	r2, [r3, #0]
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f042 0201 	orr.w	r2, r2, #1
 80053b8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053ba:	e007      	b.n	80053cc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	681a      	ldr	r2, [r3, #0]
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f042 0201 	orr.w	r2, r2, #1
 80053ca:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80053cc:	2300      	movs	r3, #0
}
 80053ce:	4618      	mov	r0, r3
 80053d0:	3714      	adds	r7, #20
 80053d2:	46bd      	mov	sp, r7
 80053d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d8:	4770      	bx	lr
 80053da:	bf00      	nop
 80053dc:	40010000 	.word	0x40010000
 80053e0:	40000400 	.word	0x40000400
 80053e4:	40000800 	.word	0x40000800
 80053e8:	40000c00 	.word	0x40000c00
 80053ec:	40010400 	.word	0x40010400
 80053f0:	40014000 	.word	0x40014000
 80053f4:	40001800 	.word	0x40001800

080053f8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80053f8:	b580      	push	{r7, lr}
 80053fa:	b084      	sub	sp, #16
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	68db      	ldr	r3, [r3, #12]
 8005406:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	691b      	ldr	r3, [r3, #16]
 800540e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005410:	68bb      	ldr	r3, [r7, #8]
 8005412:	f003 0302 	and.w	r3, r3, #2
 8005416:	2b00      	cmp	r3, #0
 8005418:	d020      	beq.n	800545c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	f003 0302 	and.w	r3, r3, #2
 8005420:	2b00      	cmp	r3, #0
 8005422:	d01b      	beq.n	800545c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f06f 0202 	mvn.w	r2, #2
 800542c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	2201      	movs	r2, #1
 8005432:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	699b      	ldr	r3, [r3, #24]
 800543a:	f003 0303 	and.w	r3, r3, #3
 800543e:	2b00      	cmp	r3, #0
 8005440:	d003      	beq.n	800544a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005442:	6878      	ldr	r0, [r7, #4]
 8005444:	f000 f8d2 	bl	80055ec <HAL_TIM_IC_CaptureCallback>
 8005448:	e005      	b.n	8005456 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800544a:	6878      	ldr	r0, [r7, #4]
 800544c:	f000 f8c4 	bl	80055d8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005450:	6878      	ldr	r0, [r7, #4]
 8005452:	f000 f8d5 	bl	8005600 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2200      	movs	r2, #0
 800545a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800545c:	68bb      	ldr	r3, [r7, #8]
 800545e:	f003 0304 	and.w	r3, r3, #4
 8005462:	2b00      	cmp	r3, #0
 8005464:	d020      	beq.n	80054a8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	f003 0304 	and.w	r3, r3, #4
 800546c:	2b00      	cmp	r3, #0
 800546e:	d01b      	beq.n	80054a8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f06f 0204 	mvn.w	r2, #4
 8005478:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2202      	movs	r2, #2
 800547e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	699b      	ldr	r3, [r3, #24]
 8005486:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800548a:	2b00      	cmp	r3, #0
 800548c:	d003      	beq.n	8005496 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800548e:	6878      	ldr	r0, [r7, #4]
 8005490:	f000 f8ac 	bl	80055ec <HAL_TIM_IC_CaptureCallback>
 8005494:	e005      	b.n	80054a2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005496:	6878      	ldr	r0, [r7, #4]
 8005498:	f000 f89e 	bl	80055d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800549c:	6878      	ldr	r0, [r7, #4]
 800549e:	f000 f8af 	bl	8005600 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	2200      	movs	r2, #0
 80054a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80054a8:	68bb      	ldr	r3, [r7, #8]
 80054aa:	f003 0308 	and.w	r3, r3, #8
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d020      	beq.n	80054f4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	f003 0308 	and.w	r3, r3, #8
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d01b      	beq.n	80054f4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f06f 0208 	mvn.w	r2, #8
 80054c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	2204      	movs	r2, #4
 80054ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	69db      	ldr	r3, [r3, #28]
 80054d2:	f003 0303 	and.w	r3, r3, #3
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d003      	beq.n	80054e2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80054da:	6878      	ldr	r0, [r7, #4]
 80054dc:	f000 f886 	bl	80055ec <HAL_TIM_IC_CaptureCallback>
 80054e0:	e005      	b.n	80054ee <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80054e2:	6878      	ldr	r0, [r7, #4]
 80054e4:	f000 f878 	bl	80055d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054e8:	6878      	ldr	r0, [r7, #4]
 80054ea:	f000 f889 	bl	8005600 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	2200      	movs	r2, #0
 80054f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80054f4:	68bb      	ldr	r3, [r7, #8]
 80054f6:	f003 0310 	and.w	r3, r3, #16
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d020      	beq.n	8005540 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	f003 0310 	and.w	r3, r3, #16
 8005504:	2b00      	cmp	r3, #0
 8005506:	d01b      	beq.n	8005540 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f06f 0210 	mvn.w	r2, #16
 8005510:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	2208      	movs	r2, #8
 8005516:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	69db      	ldr	r3, [r3, #28]
 800551e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005522:	2b00      	cmp	r3, #0
 8005524:	d003      	beq.n	800552e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005526:	6878      	ldr	r0, [r7, #4]
 8005528:	f000 f860 	bl	80055ec <HAL_TIM_IC_CaptureCallback>
 800552c:	e005      	b.n	800553a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800552e:	6878      	ldr	r0, [r7, #4]
 8005530:	f000 f852 	bl	80055d8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005534:	6878      	ldr	r0, [r7, #4]
 8005536:	f000 f863 	bl	8005600 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	2200      	movs	r2, #0
 800553e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005540:	68bb      	ldr	r3, [r7, #8]
 8005542:	f003 0301 	and.w	r3, r3, #1
 8005546:	2b00      	cmp	r3, #0
 8005548:	d00c      	beq.n	8005564 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	f003 0301 	and.w	r3, r3, #1
 8005550:	2b00      	cmp	r3, #0
 8005552:	d007      	beq.n	8005564 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f06f 0201 	mvn.w	r2, #1
 800555c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800555e:	6878      	ldr	r0, [r7, #4]
 8005560:	f7fc fb10 	bl	8001b84 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005564:	68bb      	ldr	r3, [r7, #8]
 8005566:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800556a:	2b00      	cmp	r3, #0
 800556c:	d00c      	beq.n	8005588 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005574:	2b00      	cmp	r3, #0
 8005576:	d007      	beq.n	8005588 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005580:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005582:	6878      	ldr	r0, [r7, #4]
 8005584:	f000 f900 	bl	8005788 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005588:	68bb      	ldr	r3, [r7, #8]
 800558a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800558e:	2b00      	cmp	r3, #0
 8005590:	d00c      	beq.n	80055ac <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005598:	2b00      	cmp	r3, #0
 800559a:	d007      	beq.n	80055ac <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80055a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80055a6:	6878      	ldr	r0, [r7, #4]
 80055a8:	f000 f834 	bl	8005614 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80055ac:	68bb      	ldr	r3, [r7, #8]
 80055ae:	f003 0320 	and.w	r3, r3, #32
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d00c      	beq.n	80055d0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	f003 0320 	and.w	r3, r3, #32
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d007      	beq.n	80055d0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f06f 0220 	mvn.w	r2, #32
 80055c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80055ca:	6878      	ldr	r0, [r7, #4]
 80055cc:	f000 f8d2 	bl	8005774 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80055d0:	bf00      	nop
 80055d2:	3710      	adds	r7, #16
 80055d4:	46bd      	mov	sp, r7
 80055d6:	bd80      	pop	{r7, pc}

080055d8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80055d8:	b480      	push	{r7}
 80055da:	b083      	sub	sp, #12
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80055e0:	bf00      	nop
 80055e2:	370c      	adds	r7, #12
 80055e4:	46bd      	mov	sp, r7
 80055e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ea:	4770      	bx	lr

080055ec <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80055ec:	b480      	push	{r7}
 80055ee:	b083      	sub	sp, #12
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80055f4:	bf00      	nop
 80055f6:	370c      	adds	r7, #12
 80055f8:	46bd      	mov	sp, r7
 80055fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fe:	4770      	bx	lr

08005600 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005600:	b480      	push	{r7}
 8005602:	b083      	sub	sp, #12
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005608:	bf00      	nop
 800560a:	370c      	adds	r7, #12
 800560c:	46bd      	mov	sp, r7
 800560e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005612:	4770      	bx	lr

08005614 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005614:	b480      	push	{r7}
 8005616:	b083      	sub	sp, #12
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800561c:	bf00      	nop
 800561e:	370c      	adds	r7, #12
 8005620:	46bd      	mov	sp, r7
 8005622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005626:	4770      	bx	lr

08005628 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005628:	b480      	push	{r7}
 800562a:	b085      	sub	sp, #20
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]
 8005630:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	4a43      	ldr	r2, [pc, #268]	@ (8005748 <TIM_Base_SetConfig+0x120>)
 800563c:	4293      	cmp	r3, r2
 800563e:	d013      	beq.n	8005668 <TIM_Base_SetConfig+0x40>
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005646:	d00f      	beq.n	8005668 <TIM_Base_SetConfig+0x40>
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	4a40      	ldr	r2, [pc, #256]	@ (800574c <TIM_Base_SetConfig+0x124>)
 800564c:	4293      	cmp	r3, r2
 800564e:	d00b      	beq.n	8005668 <TIM_Base_SetConfig+0x40>
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	4a3f      	ldr	r2, [pc, #252]	@ (8005750 <TIM_Base_SetConfig+0x128>)
 8005654:	4293      	cmp	r3, r2
 8005656:	d007      	beq.n	8005668 <TIM_Base_SetConfig+0x40>
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	4a3e      	ldr	r2, [pc, #248]	@ (8005754 <TIM_Base_SetConfig+0x12c>)
 800565c:	4293      	cmp	r3, r2
 800565e:	d003      	beq.n	8005668 <TIM_Base_SetConfig+0x40>
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	4a3d      	ldr	r2, [pc, #244]	@ (8005758 <TIM_Base_SetConfig+0x130>)
 8005664:	4293      	cmp	r3, r2
 8005666:	d108      	bne.n	800567a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800566e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	685b      	ldr	r3, [r3, #4]
 8005674:	68fa      	ldr	r2, [r7, #12]
 8005676:	4313      	orrs	r3, r2
 8005678:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	4a32      	ldr	r2, [pc, #200]	@ (8005748 <TIM_Base_SetConfig+0x120>)
 800567e:	4293      	cmp	r3, r2
 8005680:	d02b      	beq.n	80056da <TIM_Base_SetConfig+0xb2>
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005688:	d027      	beq.n	80056da <TIM_Base_SetConfig+0xb2>
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	4a2f      	ldr	r2, [pc, #188]	@ (800574c <TIM_Base_SetConfig+0x124>)
 800568e:	4293      	cmp	r3, r2
 8005690:	d023      	beq.n	80056da <TIM_Base_SetConfig+0xb2>
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	4a2e      	ldr	r2, [pc, #184]	@ (8005750 <TIM_Base_SetConfig+0x128>)
 8005696:	4293      	cmp	r3, r2
 8005698:	d01f      	beq.n	80056da <TIM_Base_SetConfig+0xb2>
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	4a2d      	ldr	r2, [pc, #180]	@ (8005754 <TIM_Base_SetConfig+0x12c>)
 800569e:	4293      	cmp	r3, r2
 80056a0:	d01b      	beq.n	80056da <TIM_Base_SetConfig+0xb2>
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	4a2c      	ldr	r2, [pc, #176]	@ (8005758 <TIM_Base_SetConfig+0x130>)
 80056a6:	4293      	cmp	r3, r2
 80056a8:	d017      	beq.n	80056da <TIM_Base_SetConfig+0xb2>
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	4a2b      	ldr	r2, [pc, #172]	@ (800575c <TIM_Base_SetConfig+0x134>)
 80056ae:	4293      	cmp	r3, r2
 80056b0:	d013      	beq.n	80056da <TIM_Base_SetConfig+0xb2>
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	4a2a      	ldr	r2, [pc, #168]	@ (8005760 <TIM_Base_SetConfig+0x138>)
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d00f      	beq.n	80056da <TIM_Base_SetConfig+0xb2>
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	4a29      	ldr	r2, [pc, #164]	@ (8005764 <TIM_Base_SetConfig+0x13c>)
 80056be:	4293      	cmp	r3, r2
 80056c0:	d00b      	beq.n	80056da <TIM_Base_SetConfig+0xb2>
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	4a28      	ldr	r2, [pc, #160]	@ (8005768 <TIM_Base_SetConfig+0x140>)
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d007      	beq.n	80056da <TIM_Base_SetConfig+0xb2>
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	4a27      	ldr	r2, [pc, #156]	@ (800576c <TIM_Base_SetConfig+0x144>)
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d003      	beq.n	80056da <TIM_Base_SetConfig+0xb2>
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	4a26      	ldr	r2, [pc, #152]	@ (8005770 <TIM_Base_SetConfig+0x148>)
 80056d6:	4293      	cmp	r3, r2
 80056d8:	d108      	bne.n	80056ec <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80056e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80056e2:	683b      	ldr	r3, [r7, #0]
 80056e4:	68db      	ldr	r3, [r3, #12]
 80056e6:	68fa      	ldr	r2, [r7, #12]
 80056e8:	4313      	orrs	r3, r2
 80056ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	695b      	ldr	r3, [r3, #20]
 80056f6:	4313      	orrs	r3, r2
 80056f8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80056fa:	683b      	ldr	r3, [r7, #0]
 80056fc:	689a      	ldr	r2, [r3, #8]
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005702:	683b      	ldr	r3, [r7, #0]
 8005704:	681a      	ldr	r2, [r3, #0]
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	4a0e      	ldr	r2, [pc, #56]	@ (8005748 <TIM_Base_SetConfig+0x120>)
 800570e:	4293      	cmp	r3, r2
 8005710:	d003      	beq.n	800571a <TIM_Base_SetConfig+0xf2>
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	4a10      	ldr	r2, [pc, #64]	@ (8005758 <TIM_Base_SetConfig+0x130>)
 8005716:	4293      	cmp	r3, r2
 8005718:	d103      	bne.n	8005722 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800571a:	683b      	ldr	r3, [r7, #0]
 800571c:	691a      	ldr	r2, [r3, #16]
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f043 0204 	orr.w	r2, r3, #4
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2201      	movs	r2, #1
 8005732:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	68fa      	ldr	r2, [r7, #12]
 8005738:	601a      	str	r2, [r3, #0]
}
 800573a:	bf00      	nop
 800573c:	3714      	adds	r7, #20
 800573e:	46bd      	mov	sp, r7
 8005740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005744:	4770      	bx	lr
 8005746:	bf00      	nop
 8005748:	40010000 	.word	0x40010000
 800574c:	40000400 	.word	0x40000400
 8005750:	40000800 	.word	0x40000800
 8005754:	40000c00 	.word	0x40000c00
 8005758:	40010400 	.word	0x40010400
 800575c:	40014000 	.word	0x40014000
 8005760:	40014400 	.word	0x40014400
 8005764:	40014800 	.word	0x40014800
 8005768:	40001800 	.word	0x40001800
 800576c:	40001c00 	.word	0x40001c00
 8005770:	40002000 	.word	0x40002000

08005774 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005774:	b480      	push	{r7}
 8005776:	b083      	sub	sp, #12
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800577c:	bf00      	nop
 800577e:	370c      	adds	r7, #12
 8005780:	46bd      	mov	sp, r7
 8005782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005786:	4770      	bx	lr

08005788 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005788:	b480      	push	{r7}
 800578a:	b083      	sub	sp, #12
 800578c:	af00      	add	r7, sp, #0
 800578e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005790:	bf00      	nop
 8005792:	370c      	adds	r7, #12
 8005794:	46bd      	mov	sp, r7
 8005796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579a:	4770      	bx	lr

0800579c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800579c:	b580      	push	{r7, lr}
 800579e:	b082      	sub	sp, #8
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d101      	bne.n	80057ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80057aa:	2301      	movs	r3, #1
 80057ac:	e042      	b.n	8005834 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80057b4:	b2db      	uxtb	r3, r3
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d106      	bne.n	80057c8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	2200      	movs	r2, #0
 80057be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80057c2:	6878      	ldr	r0, [r7, #4]
 80057c4:	f7fc fbfa 	bl	8001fbc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	2224      	movs	r2, #36	@ 0x24
 80057cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	68da      	ldr	r2, [r3, #12]
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80057de:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80057e0:	6878      	ldr	r0, [r7, #4]
 80057e2:	f000 fe0b 	bl	80063fc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	691a      	ldr	r2, [r3, #16]
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80057f4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	695a      	ldr	r2, [r3, #20]
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005804:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	68da      	ldr	r2, [r3, #12]
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005814:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	2200      	movs	r2, #0
 800581a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2220      	movs	r2, #32
 8005820:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2220      	movs	r2, #32
 8005828:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2200      	movs	r2, #0
 8005830:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005832:	2300      	movs	r3, #0
}
 8005834:	4618      	mov	r0, r3
 8005836:	3708      	adds	r7, #8
 8005838:	46bd      	mov	sp, r7
 800583a:	bd80      	pop	{r7, pc}

0800583c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800583c:	b580      	push	{r7, lr}
 800583e:	b08a      	sub	sp, #40	@ 0x28
 8005840:	af02      	add	r7, sp, #8
 8005842:	60f8      	str	r0, [r7, #12]
 8005844:	60b9      	str	r1, [r7, #8]
 8005846:	603b      	str	r3, [r7, #0]
 8005848:	4613      	mov	r3, r2
 800584a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800584c:	2300      	movs	r3, #0
 800584e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005856:	b2db      	uxtb	r3, r3
 8005858:	2b20      	cmp	r3, #32
 800585a:	d175      	bne.n	8005948 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800585c:	68bb      	ldr	r3, [r7, #8]
 800585e:	2b00      	cmp	r3, #0
 8005860:	d002      	beq.n	8005868 <HAL_UART_Transmit+0x2c>
 8005862:	88fb      	ldrh	r3, [r7, #6]
 8005864:	2b00      	cmp	r3, #0
 8005866:	d101      	bne.n	800586c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005868:	2301      	movs	r3, #1
 800586a:	e06e      	b.n	800594a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	2200      	movs	r2, #0
 8005870:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	2221      	movs	r2, #33	@ 0x21
 8005876:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800587a:	f7fc fc83 	bl	8002184 <HAL_GetTick>
 800587e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	88fa      	ldrh	r2, [r7, #6]
 8005884:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	88fa      	ldrh	r2, [r7, #6]
 800588a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	689b      	ldr	r3, [r3, #8]
 8005890:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005894:	d108      	bne.n	80058a8 <HAL_UART_Transmit+0x6c>
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	691b      	ldr	r3, [r3, #16]
 800589a:	2b00      	cmp	r3, #0
 800589c:	d104      	bne.n	80058a8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800589e:	2300      	movs	r3, #0
 80058a0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80058a2:	68bb      	ldr	r3, [r7, #8]
 80058a4:	61bb      	str	r3, [r7, #24]
 80058a6:	e003      	b.n	80058b0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80058a8:	68bb      	ldr	r3, [r7, #8]
 80058aa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80058ac:	2300      	movs	r3, #0
 80058ae:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80058b0:	e02e      	b.n	8005910 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80058b2:	683b      	ldr	r3, [r7, #0]
 80058b4:	9300      	str	r3, [sp, #0]
 80058b6:	697b      	ldr	r3, [r7, #20]
 80058b8:	2200      	movs	r2, #0
 80058ba:	2180      	movs	r1, #128	@ 0x80
 80058bc:	68f8      	ldr	r0, [r7, #12]
 80058be:	f000 fba9 	bl	8006014 <UART_WaitOnFlagUntilTimeout>
 80058c2:	4603      	mov	r3, r0
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d005      	beq.n	80058d4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	2220      	movs	r2, #32
 80058cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80058d0:	2303      	movs	r3, #3
 80058d2:	e03a      	b.n	800594a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80058d4:	69fb      	ldr	r3, [r7, #28]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d10b      	bne.n	80058f2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80058da:	69bb      	ldr	r3, [r7, #24]
 80058dc:	881b      	ldrh	r3, [r3, #0]
 80058de:	461a      	mov	r2, r3
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80058e8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80058ea:	69bb      	ldr	r3, [r7, #24]
 80058ec:	3302      	adds	r3, #2
 80058ee:	61bb      	str	r3, [r7, #24]
 80058f0:	e007      	b.n	8005902 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80058f2:	69fb      	ldr	r3, [r7, #28]
 80058f4:	781a      	ldrb	r2, [r3, #0]
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80058fc:	69fb      	ldr	r3, [r7, #28]
 80058fe:	3301      	adds	r3, #1
 8005900:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005906:	b29b      	uxth	r3, r3
 8005908:	3b01      	subs	r3, #1
 800590a:	b29a      	uxth	r2, r3
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005914:	b29b      	uxth	r3, r3
 8005916:	2b00      	cmp	r3, #0
 8005918:	d1cb      	bne.n	80058b2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	9300      	str	r3, [sp, #0]
 800591e:	697b      	ldr	r3, [r7, #20]
 8005920:	2200      	movs	r2, #0
 8005922:	2140      	movs	r1, #64	@ 0x40
 8005924:	68f8      	ldr	r0, [r7, #12]
 8005926:	f000 fb75 	bl	8006014 <UART_WaitOnFlagUntilTimeout>
 800592a:	4603      	mov	r3, r0
 800592c:	2b00      	cmp	r3, #0
 800592e:	d005      	beq.n	800593c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	2220      	movs	r2, #32
 8005934:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005938:	2303      	movs	r3, #3
 800593a:	e006      	b.n	800594a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	2220      	movs	r2, #32
 8005940:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005944:	2300      	movs	r3, #0
 8005946:	e000      	b.n	800594a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005948:	2302      	movs	r3, #2
  }
}
 800594a:	4618      	mov	r0, r3
 800594c:	3720      	adds	r7, #32
 800594e:	46bd      	mov	sp, r7
 8005950:	bd80      	pop	{r7, pc}

08005952 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005952:	b580      	push	{r7, lr}
 8005954:	b08a      	sub	sp, #40	@ 0x28
 8005956:	af02      	add	r7, sp, #8
 8005958:	60f8      	str	r0, [r7, #12]
 800595a:	60b9      	str	r1, [r7, #8]
 800595c:	603b      	str	r3, [r7, #0]
 800595e:	4613      	mov	r3, r2
 8005960:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005962:	2300      	movs	r3, #0
 8005964:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800596c:	b2db      	uxtb	r3, r3
 800596e:	2b20      	cmp	r3, #32
 8005970:	f040 8081 	bne.w	8005a76 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8005974:	68bb      	ldr	r3, [r7, #8]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d002      	beq.n	8005980 <HAL_UART_Receive+0x2e>
 800597a:	88fb      	ldrh	r3, [r7, #6]
 800597c:	2b00      	cmp	r3, #0
 800597e:	d101      	bne.n	8005984 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8005980:	2301      	movs	r3, #1
 8005982:	e079      	b.n	8005a78 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	2200      	movs	r2, #0
 8005988:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	2222      	movs	r2, #34	@ 0x22
 800598e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	2200      	movs	r2, #0
 8005996:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005998:	f7fc fbf4 	bl	8002184 <HAL_GetTick>
 800599c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	88fa      	ldrh	r2, [r7, #6]
 80059a2:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	88fa      	ldrh	r2, [r7, #6]
 80059a8:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	689b      	ldr	r3, [r3, #8]
 80059ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80059b2:	d108      	bne.n	80059c6 <HAL_UART_Receive+0x74>
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	691b      	ldr	r3, [r3, #16]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d104      	bne.n	80059c6 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 80059bc:	2300      	movs	r3, #0
 80059be:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80059c0:	68bb      	ldr	r3, [r7, #8]
 80059c2:	61bb      	str	r3, [r7, #24]
 80059c4:	e003      	b.n	80059ce <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 80059c6:	68bb      	ldr	r3, [r7, #8]
 80059c8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80059ca:	2300      	movs	r3, #0
 80059cc:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80059ce:	e047      	b.n	8005a60 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	9300      	str	r3, [sp, #0]
 80059d4:	697b      	ldr	r3, [r7, #20]
 80059d6:	2200      	movs	r2, #0
 80059d8:	2120      	movs	r1, #32
 80059da:	68f8      	ldr	r0, [r7, #12]
 80059dc:	f000 fb1a 	bl	8006014 <UART_WaitOnFlagUntilTimeout>
 80059e0:	4603      	mov	r3, r0
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d005      	beq.n	80059f2 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	2220      	movs	r2, #32
 80059ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 80059ee:	2303      	movs	r3, #3
 80059f0:	e042      	b.n	8005a78 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 80059f2:	69fb      	ldr	r3, [r7, #28]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d10c      	bne.n	8005a12 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	685b      	ldr	r3, [r3, #4]
 80059fe:	b29b      	uxth	r3, r3
 8005a00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a04:	b29a      	uxth	r2, r3
 8005a06:	69bb      	ldr	r3, [r7, #24]
 8005a08:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8005a0a:	69bb      	ldr	r3, [r7, #24]
 8005a0c:	3302      	adds	r3, #2
 8005a0e:	61bb      	str	r3, [r7, #24]
 8005a10:	e01f      	b.n	8005a52 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	689b      	ldr	r3, [r3, #8]
 8005a16:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a1a:	d007      	beq.n	8005a2c <HAL_UART_Receive+0xda>
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	689b      	ldr	r3, [r3, #8]
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d10a      	bne.n	8005a3a <HAL_UART_Receive+0xe8>
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	691b      	ldr	r3, [r3, #16]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d106      	bne.n	8005a3a <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	685b      	ldr	r3, [r3, #4]
 8005a32:	b2da      	uxtb	r2, r3
 8005a34:	69fb      	ldr	r3, [r7, #28]
 8005a36:	701a      	strb	r2, [r3, #0]
 8005a38:	e008      	b.n	8005a4c <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	685b      	ldr	r3, [r3, #4]
 8005a40:	b2db      	uxtb	r3, r3
 8005a42:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005a46:	b2da      	uxtb	r2, r3
 8005a48:	69fb      	ldr	r3, [r7, #28]
 8005a4a:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8005a4c:	69fb      	ldr	r3, [r7, #28]
 8005a4e:	3301      	adds	r3, #1
 8005a50:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005a56:	b29b      	uxth	r3, r3
 8005a58:	3b01      	subs	r3, #1
 8005a5a:	b29a      	uxth	r2, r3
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005a64:	b29b      	uxth	r3, r3
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d1b2      	bne.n	80059d0 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	2220      	movs	r2, #32
 8005a6e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8005a72:	2300      	movs	r3, #0
 8005a74:	e000      	b.n	8005a78 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8005a76:	2302      	movs	r3, #2
  }
}
 8005a78:	4618      	mov	r0, r3
 8005a7a:	3720      	adds	r7, #32
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	bd80      	pop	{r7, pc}

08005a80 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005a80:	b580      	push	{r7, lr}
 8005a82:	b0ba      	sub	sp, #232	@ 0xe8
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	68db      	ldr	r3, [r3, #12]
 8005a98:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	695b      	ldr	r3, [r3, #20]
 8005aa2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005aac:	2300      	movs	r3, #0
 8005aae:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005ab2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005ab6:	f003 030f 	and.w	r3, r3, #15
 8005aba:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005abe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d10f      	bne.n	8005ae6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005ac6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005aca:	f003 0320 	and.w	r3, r3, #32
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d009      	beq.n	8005ae6 <HAL_UART_IRQHandler+0x66>
 8005ad2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ad6:	f003 0320 	and.w	r3, r3, #32
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d003      	beq.n	8005ae6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005ade:	6878      	ldr	r0, [r7, #4]
 8005ae0:	f000 fbcd 	bl	800627e <UART_Receive_IT>
      return;
 8005ae4:	e273      	b.n	8005fce <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005ae6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	f000 80de 	beq.w	8005cac <HAL_UART_IRQHandler+0x22c>
 8005af0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005af4:	f003 0301 	and.w	r3, r3, #1
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d106      	bne.n	8005b0a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005afc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b00:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	f000 80d1 	beq.w	8005cac <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005b0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b0e:	f003 0301 	and.w	r3, r3, #1
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d00b      	beq.n	8005b2e <HAL_UART_IRQHandler+0xae>
 8005b16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d005      	beq.n	8005b2e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b26:	f043 0201 	orr.w	r2, r3, #1
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005b2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b32:	f003 0304 	and.w	r3, r3, #4
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d00b      	beq.n	8005b52 <HAL_UART_IRQHandler+0xd2>
 8005b3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005b3e:	f003 0301 	and.w	r3, r3, #1
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d005      	beq.n	8005b52 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b4a:	f043 0202 	orr.w	r2, r3, #2
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005b52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b56:	f003 0302 	and.w	r3, r3, #2
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d00b      	beq.n	8005b76 <HAL_UART_IRQHandler+0xf6>
 8005b5e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005b62:	f003 0301 	and.w	r3, r3, #1
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d005      	beq.n	8005b76 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b6e:	f043 0204 	orr.w	r2, r3, #4
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005b76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b7a:	f003 0308 	and.w	r3, r3, #8
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d011      	beq.n	8005ba6 <HAL_UART_IRQHandler+0x126>
 8005b82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b86:	f003 0320 	and.w	r3, r3, #32
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d105      	bne.n	8005b9a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005b8e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005b92:	f003 0301 	and.w	r3, r3, #1
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d005      	beq.n	8005ba6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b9e:	f043 0208 	orr.w	r2, r3, #8
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	f000 820a 	beq.w	8005fc4 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005bb0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005bb4:	f003 0320 	and.w	r3, r3, #32
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d008      	beq.n	8005bce <HAL_UART_IRQHandler+0x14e>
 8005bbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005bc0:	f003 0320 	and.w	r3, r3, #32
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d002      	beq.n	8005bce <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005bc8:	6878      	ldr	r0, [r7, #4]
 8005bca:	f000 fb58 	bl	800627e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	695b      	ldr	r3, [r3, #20]
 8005bd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bd8:	2b40      	cmp	r3, #64	@ 0x40
 8005bda:	bf0c      	ite	eq
 8005bdc:	2301      	moveq	r3, #1
 8005bde:	2300      	movne	r3, #0
 8005be0:	b2db      	uxtb	r3, r3
 8005be2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bea:	f003 0308 	and.w	r3, r3, #8
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d103      	bne.n	8005bfa <HAL_UART_IRQHandler+0x17a>
 8005bf2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d04f      	beq.n	8005c9a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005bfa:	6878      	ldr	r0, [r7, #4]
 8005bfc:	f000 fa63 	bl	80060c6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	695b      	ldr	r3, [r3, #20]
 8005c06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c0a:	2b40      	cmp	r3, #64	@ 0x40
 8005c0c:	d141      	bne.n	8005c92 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	3314      	adds	r3, #20
 8005c14:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c18:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005c1c:	e853 3f00 	ldrex	r3, [r3]
 8005c20:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005c24:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005c28:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005c2c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	3314      	adds	r3, #20
 8005c36:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005c3a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005c3e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c42:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005c46:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005c4a:	e841 2300 	strex	r3, r2, [r1]
 8005c4e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005c52:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d1d9      	bne.n	8005c0e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d013      	beq.n	8005c8a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c66:	4a8a      	ldr	r2, [pc, #552]	@ (8005e90 <HAL_UART_IRQHandler+0x410>)
 8005c68:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c6e:	4618      	mov	r0, r3
 8005c70:	f7fc fe1a 	bl	80028a8 <HAL_DMA_Abort_IT>
 8005c74:	4603      	mov	r3, r0
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d016      	beq.n	8005ca8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c80:	687a      	ldr	r2, [r7, #4]
 8005c82:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005c84:	4610      	mov	r0, r2
 8005c86:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c88:	e00e      	b.n	8005ca8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005c8a:	6878      	ldr	r0, [r7, #4]
 8005c8c:	f000 f9ac 	bl	8005fe8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c90:	e00a      	b.n	8005ca8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005c92:	6878      	ldr	r0, [r7, #4]
 8005c94:	f000 f9a8 	bl	8005fe8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c98:	e006      	b.n	8005ca8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005c9a:	6878      	ldr	r0, [r7, #4]
 8005c9c:	f000 f9a4 	bl	8005fe8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005ca6:	e18d      	b.n	8005fc4 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ca8:	bf00      	nop
    return;
 8005caa:	e18b      	b.n	8005fc4 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cb0:	2b01      	cmp	r3, #1
 8005cb2:	f040 8167 	bne.w	8005f84 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005cb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005cba:	f003 0310 	and.w	r3, r3, #16
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	f000 8160 	beq.w	8005f84 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8005cc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005cc8:	f003 0310 	and.w	r3, r3, #16
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	f000 8159 	beq.w	8005f84 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	60bb      	str	r3, [r7, #8]
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	60bb      	str	r3, [r7, #8]
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	685b      	ldr	r3, [r3, #4]
 8005ce4:	60bb      	str	r3, [r7, #8]
 8005ce6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	695b      	ldr	r3, [r3, #20]
 8005cee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cf2:	2b40      	cmp	r3, #64	@ 0x40
 8005cf4:	f040 80ce 	bne.w	8005e94 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	685b      	ldr	r3, [r3, #4]
 8005d00:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005d04:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	f000 80a9 	beq.w	8005e60 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005d12:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005d16:	429a      	cmp	r2, r3
 8005d18:	f080 80a2 	bcs.w	8005e60 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005d22:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d28:	69db      	ldr	r3, [r3, #28]
 8005d2a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d2e:	f000 8088 	beq.w	8005e42 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	330c      	adds	r3, #12
 8005d38:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d3c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005d40:	e853 3f00 	ldrex	r3, [r3]
 8005d44:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005d48:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005d4c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005d50:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	330c      	adds	r3, #12
 8005d5a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005d5e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005d62:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d66:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005d6a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005d6e:	e841 2300 	strex	r3, r2, [r1]
 8005d72:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005d76:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d1d9      	bne.n	8005d32 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	3314      	adds	r3, #20
 8005d84:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d86:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005d88:	e853 3f00 	ldrex	r3, [r3]
 8005d8c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005d8e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005d90:	f023 0301 	bic.w	r3, r3, #1
 8005d94:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	3314      	adds	r3, #20
 8005d9e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005da2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005da6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005da8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005daa:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005dae:	e841 2300 	strex	r3, r2, [r1]
 8005db2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005db4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d1e1      	bne.n	8005d7e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	3314      	adds	r3, #20
 8005dc0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dc2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005dc4:	e853 3f00 	ldrex	r3, [r3]
 8005dc8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005dca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005dcc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005dd0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	3314      	adds	r3, #20
 8005dda:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005dde:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005de0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005de2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005de4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005de6:	e841 2300 	strex	r3, r2, [r1]
 8005dea:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005dec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d1e3      	bne.n	8005dba <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2220      	movs	r2, #32
 8005df6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	330c      	adds	r3, #12
 8005e06:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e08:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005e0a:	e853 3f00 	ldrex	r3, [r3]
 8005e0e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005e10:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005e12:	f023 0310 	bic.w	r3, r3, #16
 8005e16:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	330c      	adds	r3, #12
 8005e20:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005e24:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005e26:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e28:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005e2a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005e2c:	e841 2300 	strex	r3, r2, [r1]
 8005e30:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005e32:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d1e3      	bne.n	8005e00 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e3c:	4618      	mov	r0, r3
 8005e3e:	f7fc fcc3 	bl	80027c8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	2202      	movs	r2, #2
 8005e46:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005e50:	b29b      	uxth	r3, r3
 8005e52:	1ad3      	subs	r3, r2, r3
 8005e54:	b29b      	uxth	r3, r3
 8005e56:	4619      	mov	r1, r3
 8005e58:	6878      	ldr	r0, [r7, #4]
 8005e5a:	f000 f8cf 	bl	8005ffc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005e5e:	e0b3      	b.n	8005fc8 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005e64:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005e68:	429a      	cmp	r2, r3
 8005e6a:	f040 80ad 	bne.w	8005fc8 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e72:	69db      	ldr	r3, [r3, #28]
 8005e74:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005e78:	f040 80a6 	bne.w	8005fc8 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	2202      	movs	r2, #2
 8005e80:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005e86:	4619      	mov	r1, r3
 8005e88:	6878      	ldr	r0, [r7, #4]
 8005e8a:	f000 f8b7 	bl	8005ffc <HAL_UARTEx_RxEventCallback>
      return;
 8005e8e:	e09b      	b.n	8005fc8 <HAL_UART_IRQHandler+0x548>
 8005e90:	0800618d 	.word	0x0800618d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005e9c:	b29b      	uxth	r3, r3
 8005e9e:	1ad3      	subs	r3, r2, r3
 8005ea0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005ea8:	b29b      	uxth	r3, r3
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	f000 808e 	beq.w	8005fcc <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8005eb0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	f000 8089 	beq.w	8005fcc <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	330c      	adds	r3, #12
 8005ec0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ec2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ec4:	e853 3f00 	ldrex	r3, [r3]
 8005ec8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005eca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ecc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005ed0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	330c      	adds	r3, #12
 8005eda:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005ede:	647a      	str	r2, [r7, #68]	@ 0x44
 8005ee0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ee2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005ee4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005ee6:	e841 2300 	strex	r3, r2, [r1]
 8005eea:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005eec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d1e3      	bne.n	8005eba <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	3314      	adds	r3, #20
 8005ef8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005efc:	e853 3f00 	ldrex	r3, [r3]
 8005f00:	623b      	str	r3, [r7, #32]
   return(result);
 8005f02:	6a3b      	ldr	r3, [r7, #32]
 8005f04:	f023 0301 	bic.w	r3, r3, #1
 8005f08:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	3314      	adds	r3, #20
 8005f12:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005f16:	633a      	str	r2, [r7, #48]	@ 0x30
 8005f18:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f1a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005f1c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f1e:	e841 2300 	strex	r3, r2, [r1]
 8005f22:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005f24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d1e3      	bne.n	8005ef2 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	2220      	movs	r2, #32
 8005f2e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2200      	movs	r2, #0
 8005f36:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	330c      	adds	r3, #12
 8005f3e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f40:	693b      	ldr	r3, [r7, #16]
 8005f42:	e853 3f00 	ldrex	r3, [r3]
 8005f46:	60fb      	str	r3, [r7, #12]
   return(result);
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	f023 0310 	bic.w	r3, r3, #16
 8005f4e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	330c      	adds	r3, #12
 8005f58:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005f5c:	61fa      	str	r2, [r7, #28]
 8005f5e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f60:	69b9      	ldr	r1, [r7, #24]
 8005f62:	69fa      	ldr	r2, [r7, #28]
 8005f64:	e841 2300 	strex	r3, r2, [r1]
 8005f68:	617b      	str	r3, [r7, #20]
   return(result);
 8005f6a:	697b      	ldr	r3, [r7, #20]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d1e3      	bne.n	8005f38 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	2202      	movs	r2, #2
 8005f74:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005f76:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005f7a:	4619      	mov	r1, r3
 8005f7c:	6878      	ldr	r0, [r7, #4]
 8005f7e:	f000 f83d 	bl	8005ffc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005f82:	e023      	b.n	8005fcc <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005f84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005f88:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d009      	beq.n	8005fa4 <HAL_UART_IRQHandler+0x524>
 8005f90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005f94:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d003      	beq.n	8005fa4 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8005f9c:	6878      	ldr	r0, [r7, #4]
 8005f9e:	f000 f906 	bl	80061ae <UART_Transmit_IT>
    return;
 8005fa2:	e014      	b.n	8005fce <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005fa4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005fa8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d00e      	beq.n	8005fce <HAL_UART_IRQHandler+0x54e>
 8005fb0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005fb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d008      	beq.n	8005fce <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8005fbc:	6878      	ldr	r0, [r7, #4]
 8005fbe:	f000 f946 	bl	800624e <UART_EndTransmit_IT>
    return;
 8005fc2:	e004      	b.n	8005fce <HAL_UART_IRQHandler+0x54e>
    return;
 8005fc4:	bf00      	nop
 8005fc6:	e002      	b.n	8005fce <HAL_UART_IRQHandler+0x54e>
      return;
 8005fc8:	bf00      	nop
 8005fca:	e000      	b.n	8005fce <HAL_UART_IRQHandler+0x54e>
      return;
 8005fcc:	bf00      	nop
  }
}
 8005fce:	37e8      	adds	r7, #232	@ 0xe8
 8005fd0:	46bd      	mov	sp, r7
 8005fd2:	bd80      	pop	{r7, pc}

08005fd4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005fd4:	b480      	push	{r7}
 8005fd6:	b083      	sub	sp, #12
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005fdc:	bf00      	nop
 8005fde:	370c      	adds	r7, #12
 8005fe0:	46bd      	mov	sp, r7
 8005fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe6:	4770      	bx	lr

08005fe8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005fe8:	b480      	push	{r7}
 8005fea:	b083      	sub	sp, #12
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005ff0:	bf00      	nop
 8005ff2:	370c      	adds	r7, #12
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffa:	4770      	bx	lr

08005ffc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005ffc:	b480      	push	{r7}
 8005ffe:	b083      	sub	sp, #12
 8006000:	af00      	add	r7, sp, #0
 8006002:	6078      	str	r0, [r7, #4]
 8006004:	460b      	mov	r3, r1
 8006006:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006008:	bf00      	nop
 800600a:	370c      	adds	r7, #12
 800600c:	46bd      	mov	sp, r7
 800600e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006012:	4770      	bx	lr

08006014 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006014:	b580      	push	{r7, lr}
 8006016:	b086      	sub	sp, #24
 8006018:	af00      	add	r7, sp, #0
 800601a:	60f8      	str	r0, [r7, #12]
 800601c:	60b9      	str	r1, [r7, #8]
 800601e:	603b      	str	r3, [r7, #0]
 8006020:	4613      	mov	r3, r2
 8006022:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006024:	e03b      	b.n	800609e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006026:	6a3b      	ldr	r3, [r7, #32]
 8006028:	f1b3 3fff 	cmp.w	r3, #4294967295
 800602c:	d037      	beq.n	800609e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800602e:	f7fc f8a9 	bl	8002184 <HAL_GetTick>
 8006032:	4602      	mov	r2, r0
 8006034:	683b      	ldr	r3, [r7, #0]
 8006036:	1ad3      	subs	r3, r2, r3
 8006038:	6a3a      	ldr	r2, [r7, #32]
 800603a:	429a      	cmp	r2, r3
 800603c:	d302      	bcc.n	8006044 <UART_WaitOnFlagUntilTimeout+0x30>
 800603e:	6a3b      	ldr	r3, [r7, #32]
 8006040:	2b00      	cmp	r3, #0
 8006042:	d101      	bne.n	8006048 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006044:	2303      	movs	r3, #3
 8006046:	e03a      	b.n	80060be <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	68db      	ldr	r3, [r3, #12]
 800604e:	f003 0304 	and.w	r3, r3, #4
 8006052:	2b00      	cmp	r3, #0
 8006054:	d023      	beq.n	800609e <UART_WaitOnFlagUntilTimeout+0x8a>
 8006056:	68bb      	ldr	r3, [r7, #8]
 8006058:	2b80      	cmp	r3, #128	@ 0x80
 800605a:	d020      	beq.n	800609e <UART_WaitOnFlagUntilTimeout+0x8a>
 800605c:	68bb      	ldr	r3, [r7, #8]
 800605e:	2b40      	cmp	r3, #64	@ 0x40
 8006060:	d01d      	beq.n	800609e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	f003 0308 	and.w	r3, r3, #8
 800606c:	2b08      	cmp	r3, #8
 800606e:	d116      	bne.n	800609e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006070:	2300      	movs	r3, #0
 8006072:	617b      	str	r3, [r7, #20]
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	617b      	str	r3, [r7, #20]
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	685b      	ldr	r3, [r3, #4]
 8006082:	617b      	str	r3, [r7, #20]
 8006084:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006086:	68f8      	ldr	r0, [r7, #12]
 8006088:	f000 f81d 	bl	80060c6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	2208      	movs	r2, #8
 8006090:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	2200      	movs	r2, #0
 8006096:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800609a:	2301      	movs	r3, #1
 800609c:	e00f      	b.n	80060be <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	681a      	ldr	r2, [r3, #0]
 80060a4:	68bb      	ldr	r3, [r7, #8]
 80060a6:	4013      	ands	r3, r2
 80060a8:	68ba      	ldr	r2, [r7, #8]
 80060aa:	429a      	cmp	r2, r3
 80060ac:	bf0c      	ite	eq
 80060ae:	2301      	moveq	r3, #1
 80060b0:	2300      	movne	r3, #0
 80060b2:	b2db      	uxtb	r3, r3
 80060b4:	461a      	mov	r2, r3
 80060b6:	79fb      	ldrb	r3, [r7, #7]
 80060b8:	429a      	cmp	r2, r3
 80060ba:	d0b4      	beq.n	8006026 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80060bc:	2300      	movs	r3, #0
}
 80060be:	4618      	mov	r0, r3
 80060c0:	3718      	adds	r7, #24
 80060c2:	46bd      	mov	sp, r7
 80060c4:	bd80      	pop	{r7, pc}

080060c6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80060c6:	b480      	push	{r7}
 80060c8:	b095      	sub	sp, #84	@ 0x54
 80060ca:	af00      	add	r7, sp, #0
 80060cc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	330c      	adds	r3, #12
 80060d4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060d8:	e853 3f00 	ldrex	r3, [r3]
 80060dc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80060de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060e0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80060e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	330c      	adds	r3, #12
 80060ec:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80060ee:	643a      	str	r2, [r7, #64]	@ 0x40
 80060f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060f2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80060f4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80060f6:	e841 2300 	strex	r3, r2, [r1]
 80060fa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80060fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d1e5      	bne.n	80060ce <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	3314      	adds	r3, #20
 8006108:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800610a:	6a3b      	ldr	r3, [r7, #32]
 800610c:	e853 3f00 	ldrex	r3, [r3]
 8006110:	61fb      	str	r3, [r7, #28]
   return(result);
 8006112:	69fb      	ldr	r3, [r7, #28]
 8006114:	f023 0301 	bic.w	r3, r3, #1
 8006118:	64bb      	str	r3, [r7, #72]	@ 0x48
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	3314      	adds	r3, #20
 8006120:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006122:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006124:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006126:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006128:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800612a:	e841 2300 	strex	r3, r2, [r1]
 800612e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006132:	2b00      	cmp	r3, #0
 8006134:	d1e5      	bne.n	8006102 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800613a:	2b01      	cmp	r3, #1
 800613c:	d119      	bne.n	8006172 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	330c      	adds	r3, #12
 8006144:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	e853 3f00 	ldrex	r3, [r3]
 800614c:	60bb      	str	r3, [r7, #8]
   return(result);
 800614e:	68bb      	ldr	r3, [r7, #8]
 8006150:	f023 0310 	bic.w	r3, r3, #16
 8006154:	647b      	str	r3, [r7, #68]	@ 0x44
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	330c      	adds	r3, #12
 800615c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800615e:	61ba      	str	r2, [r7, #24]
 8006160:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006162:	6979      	ldr	r1, [r7, #20]
 8006164:	69ba      	ldr	r2, [r7, #24]
 8006166:	e841 2300 	strex	r3, r2, [r1]
 800616a:	613b      	str	r3, [r7, #16]
   return(result);
 800616c:	693b      	ldr	r3, [r7, #16]
 800616e:	2b00      	cmp	r3, #0
 8006170:	d1e5      	bne.n	800613e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	2220      	movs	r2, #32
 8006176:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	2200      	movs	r2, #0
 800617e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006180:	bf00      	nop
 8006182:	3754      	adds	r7, #84	@ 0x54
 8006184:	46bd      	mov	sp, r7
 8006186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618a:	4770      	bx	lr

0800618c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800618c:	b580      	push	{r7, lr}
 800618e:	b084      	sub	sp, #16
 8006190:	af00      	add	r7, sp, #0
 8006192:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006198:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	2200      	movs	r2, #0
 800619e:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80061a0:	68f8      	ldr	r0, [r7, #12]
 80061a2:	f7ff ff21 	bl	8005fe8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80061a6:	bf00      	nop
 80061a8:	3710      	adds	r7, #16
 80061aa:	46bd      	mov	sp, r7
 80061ac:	bd80      	pop	{r7, pc}

080061ae <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80061ae:	b480      	push	{r7}
 80061b0:	b085      	sub	sp, #20
 80061b2:	af00      	add	r7, sp, #0
 80061b4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80061bc:	b2db      	uxtb	r3, r3
 80061be:	2b21      	cmp	r3, #33	@ 0x21
 80061c0:	d13e      	bne.n	8006240 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	689b      	ldr	r3, [r3, #8]
 80061c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80061ca:	d114      	bne.n	80061f6 <UART_Transmit_IT+0x48>
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	691b      	ldr	r3, [r3, #16]
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d110      	bne.n	80061f6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	6a1b      	ldr	r3, [r3, #32]
 80061d8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	881b      	ldrh	r3, [r3, #0]
 80061de:	461a      	mov	r2, r3
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80061e8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	6a1b      	ldr	r3, [r3, #32]
 80061ee:	1c9a      	adds	r2, r3, #2
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	621a      	str	r2, [r3, #32]
 80061f4:	e008      	b.n	8006208 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	6a1b      	ldr	r3, [r3, #32]
 80061fa:	1c59      	adds	r1, r3, #1
 80061fc:	687a      	ldr	r2, [r7, #4]
 80061fe:	6211      	str	r1, [r2, #32]
 8006200:	781a      	ldrb	r2, [r3, #0]
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800620c:	b29b      	uxth	r3, r3
 800620e:	3b01      	subs	r3, #1
 8006210:	b29b      	uxth	r3, r3
 8006212:	687a      	ldr	r2, [r7, #4]
 8006214:	4619      	mov	r1, r3
 8006216:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006218:	2b00      	cmp	r3, #0
 800621a:	d10f      	bne.n	800623c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	68da      	ldr	r2, [r3, #12]
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800622a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	68da      	ldr	r2, [r3, #12]
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800623a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800623c:	2300      	movs	r3, #0
 800623e:	e000      	b.n	8006242 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006240:	2302      	movs	r3, #2
  }
}
 8006242:	4618      	mov	r0, r3
 8006244:	3714      	adds	r7, #20
 8006246:	46bd      	mov	sp, r7
 8006248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624c:	4770      	bx	lr

0800624e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800624e:	b580      	push	{r7, lr}
 8006250:	b082      	sub	sp, #8
 8006252:	af00      	add	r7, sp, #0
 8006254:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	68da      	ldr	r2, [r3, #12]
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006264:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	2220      	movs	r2, #32
 800626a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800626e:	6878      	ldr	r0, [r7, #4]
 8006270:	f7ff feb0 	bl	8005fd4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006274:	2300      	movs	r3, #0
}
 8006276:	4618      	mov	r0, r3
 8006278:	3708      	adds	r7, #8
 800627a:	46bd      	mov	sp, r7
 800627c:	bd80      	pop	{r7, pc}

0800627e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800627e:	b580      	push	{r7, lr}
 8006280:	b08c      	sub	sp, #48	@ 0x30
 8006282:	af00      	add	r7, sp, #0
 8006284:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8006286:	2300      	movs	r3, #0
 8006288:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800628a:	2300      	movs	r3, #0
 800628c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006294:	b2db      	uxtb	r3, r3
 8006296:	2b22      	cmp	r3, #34	@ 0x22
 8006298:	f040 80aa 	bne.w	80063f0 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	689b      	ldr	r3, [r3, #8]
 80062a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80062a4:	d115      	bne.n	80062d2 <UART_Receive_IT+0x54>
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	691b      	ldr	r3, [r3, #16]
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d111      	bne.n	80062d2 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062b2:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	685b      	ldr	r3, [r3, #4]
 80062ba:	b29b      	uxth	r3, r3
 80062bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80062c0:	b29a      	uxth	r2, r3
 80062c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062c4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062ca:	1c9a      	adds	r2, r3, #2
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	629a      	str	r2, [r3, #40]	@ 0x28
 80062d0:	e024      	b.n	800631c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	689b      	ldr	r3, [r3, #8]
 80062dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80062e0:	d007      	beq.n	80062f2 <UART_Receive_IT+0x74>
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	689b      	ldr	r3, [r3, #8]
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d10a      	bne.n	8006300 <UART_Receive_IT+0x82>
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	691b      	ldr	r3, [r3, #16]
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d106      	bne.n	8006300 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	685b      	ldr	r3, [r3, #4]
 80062f8:	b2da      	uxtb	r2, r3
 80062fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062fc:	701a      	strb	r2, [r3, #0]
 80062fe:	e008      	b.n	8006312 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	685b      	ldr	r3, [r3, #4]
 8006306:	b2db      	uxtb	r3, r3
 8006308:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800630c:	b2da      	uxtb	r2, r3
 800630e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006310:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006316:	1c5a      	adds	r2, r3, #1
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006320:	b29b      	uxth	r3, r3
 8006322:	3b01      	subs	r3, #1
 8006324:	b29b      	uxth	r3, r3
 8006326:	687a      	ldr	r2, [r7, #4]
 8006328:	4619      	mov	r1, r3
 800632a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800632c:	2b00      	cmp	r3, #0
 800632e:	d15d      	bne.n	80063ec <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	68da      	ldr	r2, [r3, #12]
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f022 0220 	bic.w	r2, r2, #32
 800633e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	68da      	ldr	r2, [r3, #12]
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800634e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	695a      	ldr	r2, [r3, #20]
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f022 0201 	bic.w	r2, r2, #1
 800635e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	2220      	movs	r2, #32
 8006364:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	2200      	movs	r2, #0
 800636c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006372:	2b01      	cmp	r3, #1
 8006374:	d135      	bne.n	80063e2 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	2200      	movs	r2, #0
 800637a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	330c      	adds	r3, #12
 8006382:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006384:	697b      	ldr	r3, [r7, #20]
 8006386:	e853 3f00 	ldrex	r3, [r3]
 800638a:	613b      	str	r3, [r7, #16]
   return(result);
 800638c:	693b      	ldr	r3, [r7, #16]
 800638e:	f023 0310 	bic.w	r3, r3, #16
 8006392:	627b      	str	r3, [r7, #36]	@ 0x24
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	330c      	adds	r3, #12
 800639a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800639c:	623a      	str	r2, [r7, #32]
 800639e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063a0:	69f9      	ldr	r1, [r7, #28]
 80063a2:	6a3a      	ldr	r2, [r7, #32]
 80063a4:	e841 2300 	strex	r3, r2, [r1]
 80063a8:	61bb      	str	r3, [r7, #24]
   return(result);
 80063aa:	69bb      	ldr	r3, [r7, #24]
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d1e5      	bne.n	800637c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f003 0310 	and.w	r3, r3, #16
 80063ba:	2b10      	cmp	r3, #16
 80063bc:	d10a      	bne.n	80063d4 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80063be:	2300      	movs	r3, #0
 80063c0:	60fb      	str	r3, [r7, #12]
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	60fb      	str	r3, [r7, #12]
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	685b      	ldr	r3, [r3, #4]
 80063d0:	60fb      	str	r3, [r7, #12]
 80063d2:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80063d8:	4619      	mov	r1, r3
 80063da:	6878      	ldr	r0, [r7, #4]
 80063dc:	f7ff fe0e 	bl	8005ffc <HAL_UARTEx_RxEventCallback>
 80063e0:	e002      	b.n	80063e8 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80063e2:	6878      	ldr	r0, [r7, #4]
 80063e4:	f7fb faea 	bl	80019bc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80063e8:	2300      	movs	r3, #0
 80063ea:	e002      	b.n	80063f2 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80063ec:	2300      	movs	r3, #0
 80063ee:	e000      	b.n	80063f2 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80063f0:	2302      	movs	r3, #2
  }
}
 80063f2:	4618      	mov	r0, r3
 80063f4:	3730      	adds	r7, #48	@ 0x30
 80063f6:	46bd      	mov	sp, r7
 80063f8:	bd80      	pop	{r7, pc}
	...

080063fc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80063fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006400:	b0c0      	sub	sp, #256	@ 0x100
 8006402:	af00      	add	r7, sp, #0
 8006404:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006408:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	691b      	ldr	r3, [r3, #16]
 8006410:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006414:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006418:	68d9      	ldr	r1, [r3, #12]
 800641a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800641e:	681a      	ldr	r2, [r3, #0]
 8006420:	ea40 0301 	orr.w	r3, r0, r1
 8006424:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006426:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800642a:	689a      	ldr	r2, [r3, #8]
 800642c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006430:	691b      	ldr	r3, [r3, #16]
 8006432:	431a      	orrs	r2, r3
 8006434:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006438:	695b      	ldr	r3, [r3, #20]
 800643a:	431a      	orrs	r2, r3
 800643c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006440:	69db      	ldr	r3, [r3, #28]
 8006442:	4313      	orrs	r3, r2
 8006444:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006448:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	68db      	ldr	r3, [r3, #12]
 8006450:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006454:	f021 010c 	bic.w	r1, r1, #12
 8006458:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800645c:	681a      	ldr	r2, [r3, #0]
 800645e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006462:	430b      	orrs	r3, r1
 8006464:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006466:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	695b      	ldr	r3, [r3, #20]
 800646e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006472:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006476:	6999      	ldr	r1, [r3, #24]
 8006478:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800647c:	681a      	ldr	r2, [r3, #0]
 800647e:	ea40 0301 	orr.w	r3, r0, r1
 8006482:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006484:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006488:	681a      	ldr	r2, [r3, #0]
 800648a:	4b8f      	ldr	r3, [pc, #572]	@ (80066c8 <UART_SetConfig+0x2cc>)
 800648c:	429a      	cmp	r2, r3
 800648e:	d005      	beq.n	800649c <UART_SetConfig+0xa0>
 8006490:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006494:	681a      	ldr	r2, [r3, #0]
 8006496:	4b8d      	ldr	r3, [pc, #564]	@ (80066cc <UART_SetConfig+0x2d0>)
 8006498:	429a      	cmp	r2, r3
 800649a:	d104      	bne.n	80064a6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800649c:	f7fe f9ce 	bl	800483c <HAL_RCC_GetPCLK2Freq>
 80064a0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80064a4:	e003      	b.n	80064ae <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80064a6:	f7fe f9b5 	bl	8004814 <HAL_RCC_GetPCLK1Freq>
 80064aa:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80064ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80064b2:	69db      	ldr	r3, [r3, #28]
 80064b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80064b8:	f040 810c 	bne.w	80066d4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80064bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80064c0:	2200      	movs	r2, #0
 80064c2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80064c6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80064ca:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80064ce:	4622      	mov	r2, r4
 80064d0:	462b      	mov	r3, r5
 80064d2:	1891      	adds	r1, r2, r2
 80064d4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80064d6:	415b      	adcs	r3, r3
 80064d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80064da:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80064de:	4621      	mov	r1, r4
 80064e0:	eb12 0801 	adds.w	r8, r2, r1
 80064e4:	4629      	mov	r1, r5
 80064e6:	eb43 0901 	adc.w	r9, r3, r1
 80064ea:	f04f 0200 	mov.w	r2, #0
 80064ee:	f04f 0300 	mov.w	r3, #0
 80064f2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80064f6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80064fa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80064fe:	4690      	mov	r8, r2
 8006500:	4699      	mov	r9, r3
 8006502:	4623      	mov	r3, r4
 8006504:	eb18 0303 	adds.w	r3, r8, r3
 8006508:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800650c:	462b      	mov	r3, r5
 800650e:	eb49 0303 	adc.w	r3, r9, r3
 8006512:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006516:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800651a:	685b      	ldr	r3, [r3, #4]
 800651c:	2200      	movs	r2, #0
 800651e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006522:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006526:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800652a:	460b      	mov	r3, r1
 800652c:	18db      	adds	r3, r3, r3
 800652e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006530:	4613      	mov	r3, r2
 8006532:	eb42 0303 	adc.w	r3, r2, r3
 8006536:	657b      	str	r3, [r7, #84]	@ 0x54
 8006538:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800653c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006540:	f7fa fd20 	bl	8000f84 <__aeabi_uldivmod>
 8006544:	4602      	mov	r2, r0
 8006546:	460b      	mov	r3, r1
 8006548:	4b61      	ldr	r3, [pc, #388]	@ (80066d0 <UART_SetConfig+0x2d4>)
 800654a:	fba3 2302 	umull	r2, r3, r3, r2
 800654e:	095b      	lsrs	r3, r3, #5
 8006550:	011c      	lsls	r4, r3, #4
 8006552:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006556:	2200      	movs	r2, #0
 8006558:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800655c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006560:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006564:	4642      	mov	r2, r8
 8006566:	464b      	mov	r3, r9
 8006568:	1891      	adds	r1, r2, r2
 800656a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800656c:	415b      	adcs	r3, r3
 800656e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006570:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006574:	4641      	mov	r1, r8
 8006576:	eb12 0a01 	adds.w	sl, r2, r1
 800657a:	4649      	mov	r1, r9
 800657c:	eb43 0b01 	adc.w	fp, r3, r1
 8006580:	f04f 0200 	mov.w	r2, #0
 8006584:	f04f 0300 	mov.w	r3, #0
 8006588:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800658c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006590:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006594:	4692      	mov	sl, r2
 8006596:	469b      	mov	fp, r3
 8006598:	4643      	mov	r3, r8
 800659a:	eb1a 0303 	adds.w	r3, sl, r3
 800659e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80065a2:	464b      	mov	r3, r9
 80065a4:	eb4b 0303 	adc.w	r3, fp, r3
 80065a8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80065ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80065b0:	685b      	ldr	r3, [r3, #4]
 80065b2:	2200      	movs	r2, #0
 80065b4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80065b8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80065bc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80065c0:	460b      	mov	r3, r1
 80065c2:	18db      	adds	r3, r3, r3
 80065c4:	643b      	str	r3, [r7, #64]	@ 0x40
 80065c6:	4613      	mov	r3, r2
 80065c8:	eb42 0303 	adc.w	r3, r2, r3
 80065cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80065ce:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80065d2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80065d6:	f7fa fcd5 	bl	8000f84 <__aeabi_uldivmod>
 80065da:	4602      	mov	r2, r0
 80065dc:	460b      	mov	r3, r1
 80065de:	4611      	mov	r1, r2
 80065e0:	4b3b      	ldr	r3, [pc, #236]	@ (80066d0 <UART_SetConfig+0x2d4>)
 80065e2:	fba3 2301 	umull	r2, r3, r3, r1
 80065e6:	095b      	lsrs	r3, r3, #5
 80065e8:	2264      	movs	r2, #100	@ 0x64
 80065ea:	fb02 f303 	mul.w	r3, r2, r3
 80065ee:	1acb      	subs	r3, r1, r3
 80065f0:	00db      	lsls	r3, r3, #3
 80065f2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80065f6:	4b36      	ldr	r3, [pc, #216]	@ (80066d0 <UART_SetConfig+0x2d4>)
 80065f8:	fba3 2302 	umull	r2, r3, r3, r2
 80065fc:	095b      	lsrs	r3, r3, #5
 80065fe:	005b      	lsls	r3, r3, #1
 8006600:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006604:	441c      	add	r4, r3
 8006606:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800660a:	2200      	movs	r2, #0
 800660c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006610:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006614:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006618:	4642      	mov	r2, r8
 800661a:	464b      	mov	r3, r9
 800661c:	1891      	adds	r1, r2, r2
 800661e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006620:	415b      	adcs	r3, r3
 8006622:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006624:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006628:	4641      	mov	r1, r8
 800662a:	1851      	adds	r1, r2, r1
 800662c:	6339      	str	r1, [r7, #48]	@ 0x30
 800662e:	4649      	mov	r1, r9
 8006630:	414b      	adcs	r3, r1
 8006632:	637b      	str	r3, [r7, #52]	@ 0x34
 8006634:	f04f 0200 	mov.w	r2, #0
 8006638:	f04f 0300 	mov.w	r3, #0
 800663c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006640:	4659      	mov	r1, fp
 8006642:	00cb      	lsls	r3, r1, #3
 8006644:	4651      	mov	r1, sl
 8006646:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800664a:	4651      	mov	r1, sl
 800664c:	00ca      	lsls	r2, r1, #3
 800664e:	4610      	mov	r0, r2
 8006650:	4619      	mov	r1, r3
 8006652:	4603      	mov	r3, r0
 8006654:	4642      	mov	r2, r8
 8006656:	189b      	adds	r3, r3, r2
 8006658:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800665c:	464b      	mov	r3, r9
 800665e:	460a      	mov	r2, r1
 8006660:	eb42 0303 	adc.w	r3, r2, r3
 8006664:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006668:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800666c:	685b      	ldr	r3, [r3, #4]
 800666e:	2200      	movs	r2, #0
 8006670:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006674:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006678:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800667c:	460b      	mov	r3, r1
 800667e:	18db      	adds	r3, r3, r3
 8006680:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006682:	4613      	mov	r3, r2
 8006684:	eb42 0303 	adc.w	r3, r2, r3
 8006688:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800668a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800668e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006692:	f7fa fc77 	bl	8000f84 <__aeabi_uldivmod>
 8006696:	4602      	mov	r2, r0
 8006698:	460b      	mov	r3, r1
 800669a:	4b0d      	ldr	r3, [pc, #52]	@ (80066d0 <UART_SetConfig+0x2d4>)
 800669c:	fba3 1302 	umull	r1, r3, r3, r2
 80066a0:	095b      	lsrs	r3, r3, #5
 80066a2:	2164      	movs	r1, #100	@ 0x64
 80066a4:	fb01 f303 	mul.w	r3, r1, r3
 80066a8:	1ad3      	subs	r3, r2, r3
 80066aa:	00db      	lsls	r3, r3, #3
 80066ac:	3332      	adds	r3, #50	@ 0x32
 80066ae:	4a08      	ldr	r2, [pc, #32]	@ (80066d0 <UART_SetConfig+0x2d4>)
 80066b0:	fba2 2303 	umull	r2, r3, r2, r3
 80066b4:	095b      	lsrs	r3, r3, #5
 80066b6:	f003 0207 	and.w	r2, r3, #7
 80066ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	4422      	add	r2, r4
 80066c2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80066c4:	e106      	b.n	80068d4 <UART_SetConfig+0x4d8>
 80066c6:	bf00      	nop
 80066c8:	40011000 	.word	0x40011000
 80066cc:	40011400 	.word	0x40011400
 80066d0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80066d4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80066d8:	2200      	movs	r2, #0
 80066da:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80066de:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80066e2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80066e6:	4642      	mov	r2, r8
 80066e8:	464b      	mov	r3, r9
 80066ea:	1891      	adds	r1, r2, r2
 80066ec:	6239      	str	r1, [r7, #32]
 80066ee:	415b      	adcs	r3, r3
 80066f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80066f2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80066f6:	4641      	mov	r1, r8
 80066f8:	1854      	adds	r4, r2, r1
 80066fa:	4649      	mov	r1, r9
 80066fc:	eb43 0501 	adc.w	r5, r3, r1
 8006700:	f04f 0200 	mov.w	r2, #0
 8006704:	f04f 0300 	mov.w	r3, #0
 8006708:	00eb      	lsls	r3, r5, #3
 800670a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800670e:	00e2      	lsls	r2, r4, #3
 8006710:	4614      	mov	r4, r2
 8006712:	461d      	mov	r5, r3
 8006714:	4643      	mov	r3, r8
 8006716:	18e3      	adds	r3, r4, r3
 8006718:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800671c:	464b      	mov	r3, r9
 800671e:	eb45 0303 	adc.w	r3, r5, r3
 8006722:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006726:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800672a:	685b      	ldr	r3, [r3, #4]
 800672c:	2200      	movs	r2, #0
 800672e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006732:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006736:	f04f 0200 	mov.w	r2, #0
 800673a:	f04f 0300 	mov.w	r3, #0
 800673e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006742:	4629      	mov	r1, r5
 8006744:	008b      	lsls	r3, r1, #2
 8006746:	4621      	mov	r1, r4
 8006748:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800674c:	4621      	mov	r1, r4
 800674e:	008a      	lsls	r2, r1, #2
 8006750:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006754:	f7fa fc16 	bl	8000f84 <__aeabi_uldivmod>
 8006758:	4602      	mov	r2, r0
 800675a:	460b      	mov	r3, r1
 800675c:	4b60      	ldr	r3, [pc, #384]	@ (80068e0 <UART_SetConfig+0x4e4>)
 800675e:	fba3 2302 	umull	r2, r3, r3, r2
 8006762:	095b      	lsrs	r3, r3, #5
 8006764:	011c      	lsls	r4, r3, #4
 8006766:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800676a:	2200      	movs	r2, #0
 800676c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006770:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006774:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006778:	4642      	mov	r2, r8
 800677a:	464b      	mov	r3, r9
 800677c:	1891      	adds	r1, r2, r2
 800677e:	61b9      	str	r1, [r7, #24]
 8006780:	415b      	adcs	r3, r3
 8006782:	61fb      	str	r3, [r7, #28]
 8006784:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006788:	4641      	mov	r1, r8
 800678a:	1851      	adds	r1, r2, r1
 800678c:	6139      	str	r1, [r7, #16]
 800678e:	4649      	mov	r1, r9
 8006790:	414b      	adcs	r3, r1
 8006792:	617b      	str	r3, [r7, #20]
 8006794:	f04f 0200 	mov.w	r2, #0
 8006798:	f04f 0300 	mov.w	r3, #0
 800679c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80067a0:	4659      	mov	r1, fp
 80067a2:	00cb      	lsls	r3, r1, #3
 80067a4:	4651      	mov	r1, sl
 80067a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80067aa:	4651      	mov	r1, sl
 80067ac:	00ca      	lsls	r2, r1, #3
 80067ae:	4610      	mov	r0, r2
 80067b0:	4619      	mov	r1, r3
 80067b2:	4603      	mov	r3, r0
 80067b4:	4642      	mov	r2, r8
 80067b6:	189b      	adds	r3, r3, r2
 80067b8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80067bc:	464b      	mov	r3, r9
 80067be:	460a      	mov	r2, r1
 80067c0:	eb42 0303 	adc.w	r3, r2, r3
 80067c4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80067c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067cc:	685b      	ldr	r3, [r3, #4]
 80067ce:	2200      	movs	r2, #0
 80067d0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80067d2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80067d4:	f04f 0200 	mov.w	r2, #0
 80067d8:	f04f 0300 	mov.w	r3, #0
 80067dc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80067e0:	4649      	mov	r1, r9
 80067e2:	008b      	lsls	r3, r1, #2
 80067e4:	4641      	mov	r1, r8
 80067e6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80067ea:	4641      	mov	r1, r8
 80067ec:	008a      	lsls	r2, r1, #2
 80067ee:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80067f2:	f7fa fbc7 	bl	8000f84 <__aeabi_uldivmod>
 80067f6:	4602      	mov	r2, r0
 80067f8:	460b      	mov	r3, r1
 80067fa:	4611      	mov	r1, r2
 80067fc:	4b38      	ldr	r3, [pc, #224]	@ (80068e0 <UART_SetConfig+0x4e4>)
 80067fe:	fba3 2301 	umull	r2, r3, r3, r1
 8006802:	095b      	lsrs	r3, r3, #5
 8006804:	2264      	movs	r2, #100	@ 0x64
 8006806:	fb02 f303 	mul.w	r3, r2, r3
 800680a:	1acb      	subs	r3, r1, r3
 800680c:	011b      	lsls	r3, r3, #4
 800680e:	3332      	adds	r3, #50	@ 0x32
 8006810:	4a33      	ldr	r2, [pc, #204]	@ (80068e0 <UART_SetConfig+0x4e4>)
 8006812:	fba2 2303 	umull	r2, r3, r2, r3
 8006816:	095b      	lsrs	r3, r3, #5
 8006818:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800681c:	441c      	add	r4, r3
 800681e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006822:	2200      	movs	r2, #0
 8006824:	673b      	str	r3, [r7, #112]	@ 0x70
 8006826:	677a      	str	r2, [r7, #116]	@ 0x74
 8006828:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800682c:	4642      	mov	r2, r8
 800682e:	464b      	mov	r3, r9
 8006830:	1891      	adds	r1, r2, r2
 8006832:	60b9      	str	r1, [r7, #8]
 8006834:	415b      	adcs	r3, r3
 8006836:	60fb      	str	r3, [r7, #12]
 8006838:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800683c:	4641      	mov	r1, r8
 800683e:	1851      	adds	r1, r2, r1
 8006840:	6039      	str	r1, [r7, #0]
 8006842:	4649      	mov	r1, r9
 8006844:	414b      	adcs	r3, r1
 8006846:	607b      	str	r3, [r7, #4]
 8006848:	f04f 0200 	mov.w	r2, #0
 800684c:	f04f 0300 	mov.w	r3, #0
 8006850:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006854:	4659      	mov	r1, fp
 8006856:	00cb      	lsls	r3, r1, #3
 8006858:	4651      	mov	r1, sl
 800685a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800685e:	4651      	mov	r1, sl
 8006860:	00ca      	lsls	r2, r1, #3
 8006862:	4610      	mov	r0, r2
 8006864:	4619      	mov	r1, r3
 8006866:	4603      	mov	r3, r0
 8006868:	4642      	mov	r2, r8
 800686a:	189b      	adds	r3, r3, r2
 800686c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800686e:	464b      	mov	r3, r9
 8006870:	460a      	mov	r2, r1
 8006872:	eb42 0303 	adc.w	r3, r2, r3
 8006876:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006878:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800687c:	685b      	ldr	r3, [r3, #4]
 800687e:	2200      	movs	r2, #0
 8006880:	663b      	str	r3, [r7, #96]	@ 0x60
 8006882:	667a      	str	r2, [r7, #100]	@ 0x64
 8006884:	f04f 0200 	mov.w	r2, #0
 8006888:	f04f 0300 	mov.w	r3, #0
 800688c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006890:	4649      	mov	r1, r9
 8006892:	008b      	lsls	r3, r1, #2
 8006894:	4641      	mov	r1, r8
 8006896:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800689a:	4641      	mov	r1, r8
 800689c:	008a      	lsls	r2, r1, #2
 800689e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80068a2:	f7fa fb6f 	bl	8000f84 <__aeabi_uldivmod>
 80068a6:	4602      	mov	r2, r0
 80068a8:	460b      	mov	r3, r1
 80068aa:	4b0d      	ldr	r3, [pc, #52]	@ (80068e0 <UART_SetConfig+0x4e4>)
 80068ac:	fba3 1302 	umull	r1, r3, r3, r2
 80068b0:	095b      	lsrs	r3, r3, #5
 80068b2:	2164      	movs	r1, #100	@ 0x64
 80068b4:	fb01 f303 	mul.w	r3, r1, r3
 80068b8:	1ad3      	subs	r3, r2, r3
 80068ba:	011b      	lsls	r3, r3, #4
 80068bc:	3332      	adds	r3, #50	@ 0x32
 80068be:	4a08      	ldr	r2, [pc, #32]	@ (80068e0 <UART_SetConfig+0x4e4>)
 80068c0:	fba2 2303 	umull	r2, r3, r2, r3
 80068c4:	095b      	lsrs	r3, r3, #5
 80068c6:	f003 020f 	and.w	r2, r3, #15
 80068ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	4422      	add	r2, r4
 80068d2:	609a      	str	r2, [r3, #8]
}
 80068d4:	bf00      	nop
 80068d6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80068da:	46bd      	mov	sp, r7
 80068dc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80068e0:	51eb851f 	.word	0x51eb851f

080068e4 <write_reg>:
#define ACCEL_SENSITIVITY   4096.0f   // LSB/g pour 8g  (16384 / 4 = 4096)
#define GYRO_SENSITIVITY    32.8f     // LSB/(/s) pour 1000/s  (131 / 1 = 131, mais pour 1000 c'est 131 * 1000/250 = 32.8)
#define MPU9250_ADDR 0x68
#define MPU9250_I2C_ADDR    (MPU9250_ADDR << 1)  // Adresse 8 bits pour HAL

static HAL_StatusTypeDef write_reg(uint8_t reg, uint8_t val) {
 80068e4:	b580      	push	{r7, lr}
 80068e6:	b086      	sub	sp, #24
 80068e8:	af04      	add	r7, sp, #16
 80068ea:	4603      	mov	r3, r0
 80068ec:	460a      	mov	r2, r1
 80068ee:	71fb      	strb	r3, [r7, #7]
 80068f0:	4613      	mov	r3, r2
 80068f2:	71bb      	strb	r3, [r7, #6]
    return HAL_I2C_Mem_Write(&hi2c1, MPU9250_I2C_ADDR, reg, I2C_MEMADD_SIZE_8BIT, &val, 1, 100);
 80068f4:	79fb      	ldrb	r3, [r7, #7]
 80068f6:	b29a      	uxth	r2, r3
 80068f8:	2364      	movs	r3, #100	@ 0x64
 80068fa:	9302      	str	r3, [sp, #8]
 80068fc:	2301      	movs	r3, #1
 80068fe:	9301      	str	r3, [sp, #4]
 8006900:	1dbb      	adds	r3, r7, #6
 8006902:	9300      	str	r3, [sp, #0]
 8006904:	2301      	movs	r3, #1
 8006906:	21d0      	movs	r1, #208	@ 0xd0
 8006908:	4803      	ldr	r0, [pc, #12]	@ (8006918 <write_reg+0x34>)
 800690a:	f7fc fe11 	bl	8003530 <HAL_I2C_Mem_Write>
 800690e:	4603      	mov	r3, r0
}
 8006910:	4618      	mov	r0, r3
 8006912:	3708      	adds	r7, #8
 8006914:	46bd      	mov	sp, r7
 8006916:	bd80      	pop	{r7, pc}
 8006918:	20000828 	.word	0x20000828

0800691c <read_regs>:

static HAL_StatusTypeDef read_regs(uint8_t reg, uint8_t *buf, uint16_t len) {
 800691c:	b580      	push	{r7, lr}
 800691e:	b086      	sub	sp, #24
 8006920:	af04      	add	r7, sp, #16
 8006922:	4603      	mov	r3, r0
 8006924:	6039      	str	r1, [r7, #0]
 8006926:	71fb      	strb	r3, [r7, #7]
 8006928:	4613      	mov	r3, r2
 800692a:	80bb      	strh	r3, [r7, #4]
    return HAL_I2C_Mem_Read(&hi2c1, MPU9250_I2C_ADDR, reg, I2C_MEMADD_SIZE_8BIT, buf, len, 100);
 800692c:	79fb      	ldrb	r3, [r7, #7]
 800692e:	b29a      	uxth	r2, r3
 8006930:	2364      	movs	r3, #100	@ 0x64
 8006932:	9302      	str	r3, [sp, #8]
 8006934:	88bb      	ldrh	r3, [r7, #4]
 8006936:	9301      	str	r3, [sp, #4]
 8006938:	683b      	ldr	r3, [r7, #0]
 800693a:	9300      	str	r3, [sp, #0]
 800693c:	2301      	movs	r3, #1
 800693e:	21d0      	movs	r1, #208	@ 0xd0
 8006940:	4803      	ldr	r0, [pc, #12]	@ (8006950 <read_regs+0x34>)
 8006942:	f7fc feef 	bl	8003724 <HAL_I2C_Mem_Read>
 8006946:	4603      	mov	r3, r0
}
 8006948:	4618      	mov	r0, r3
 800694a:	3708      	adds	r7, #8
 800694c:	46bd      	mov	sp, r7
 800694e:	bd80      	pop	{r7, pc}
 8006950:	20000828 	.word	0x20000828

08006954 <MPU9250_Init>:

bool MPU9250_Init(void) {
 8006954:	b580      	push	{r7, lr}
 8006956:	b082      	sub	sp, #8
 8006958:	af00      	add	r7, sp, #0
    // Vrification de l'identit
    uint8_t who = MPU9250_WhoAmI();
 800695a:	f000 f824 	bl	80069a6 <MPU9250_WhoAmI>
 800695e:	4603      	mov	r3, r0
 8006960:	71fb      	strb	r3, [r7, #7]
    if (who != 0x71) {
 8006962:	79fb      	ldrb	r3, [r7, #7]
 8006964:	2b71      	cmp	r3, #113	@ 0x71
 8006966:	d001      	beq.n	800696c <MPU9250_Init+0x18>
        return false;  // Pas un MPU9250
 8006968:	2300      	movs	r3, #0
 800696a:	e018      	b.n	800699e <MPU9250_Init+0x4a>
    }

    // Sortie du mode sleep
    if (write_reg(MPU9250_PWR_MGMT_1, 0x00) != HAL_OK) {
 800696c:	2100      	movs	r1, #0
 800696e:	206b      	movs	r0, #107	@ 0x6b
 8006970:	f7ff ffb8 	bl	80068e4 <write_reg>
 8006974:	4603      	mov	r3, r0
 8006976:	2b00      	cmp	r3, #0
 8006978:	d001      	beq.n	800697e <MPU9250_Init+0x2a>
        return false;
 800697a:	2300      	movs	r3, #0
 800697c:	e00f      	b.n	800699e <MPU9250_Init+0x4a>
    }
    HAL_Delay(100);
 800697e:	2064      	movs	r0, #100	@ 0x64
 8006980:	f7fb fc0c 	bl	800219c <HAL_Delay>

    // 8g pour acclromtre
    write_reg(MPU9250_ACCEL_CONFIG, 0x10);  // AFS_SEL = 2  8g
 8006984:	2110      	movs	r1, #16
 8006986:	201c      	movs	r0, #28
 8006988:	f7ff ffac 	bl	80068e4 <write_reg>

    // 1000 /s pour gyroscope
    write_reg(MPU9250_GYRO_CONFIG, 0x10);   // FS_SEL = 2  1000 /s
 800698c:	2110      	movs	r1, #16
 800698e:	201b      	movs	r0, #27
 8006990:	f7ff ffa8 	bl	80068e4 <write_reg>

    // Filtre numrique (DLPF) : bande passante ~44 Hz acc / ~42 Hz gyro
    write_reg(MPU9250_CONFIG, 0x03);
 8006994:	2103      	movs	r1, #3
 8006996:	201a      	movs	r0, #26
 8006998:	f7ff ffa4 	bl	80068e4 <write_reg>

    return true;
 800699c:	2301      	movs	r3, #1
}
 800699e:	4618      	mov	r0, r3
 80069a0:	3708      	adds	r7, #8
 80069a2:	46bd      	mov	sp, r7
 80069a4:	bd80      	pop	{r7, pc}

080069a6 <MPU9250_WhoAmI>:

uint8_t MPU9250_WhoAmI(void) {
 80069a6:	b580      	push	{r7, lr}
 80069a8:	b082      	sub	sp, #8
 80069aa:	af00      	add	r7, sp, #0
    uint8_t val = 0;
 80069ac:	2300      	movs	r3, #0
 80069ae:	71fb      	strb	r3, [r7, #7]
    read_regs(MPU9250_WHO_AM_I, &val, 1);
 80069b0:	1dfb      	adds	r3, r7, #7
 80069b2:	2201      	movs	r2, #1
 80069b4:	4619      	mov	r1, r3
 80069b6:	2075      	movs	r0, #117	@ 0x75
 80069b8:	f7ff ffb0 	bl	800691c <read_regs>
    return val;
 80069bc:	79fb      	ldrb	r3, [r7, #7]
}
 80069be:	4618      	mov	r0, r3
 80069c0:	3708      	adds	r7, #8
 80069c2:	46bd      	mov	sp, r7
 80069c4:	bd80      	pop	{r7, pc}
	...

080069c8 <MPU9250_ReadAll>:

void MPU9250_ReadAll(mpu9250_data_t *data) {
 80069c8:	b580      	push	{r7, lr}
 80069ca:	b08c      	sub	sp, #48	@ 0x30
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
    uint8_t buf[12];  // 6 bytes acc + 6 bytes gyro

    // Lecture acclromtre (0x3B  0x40) + gyroscope (0x43  0x48)
    // On lit 12 bytes  partir de ACCEL_XOUT_H pour avoir les deux
    if (read_regs(MPU9250_ACCEL_XOUT_H, buf, 12) == HAL_OK) {
 80069d0:	f107 0318 	add.w	r3, r7, #24
 80069d4:	220c      	movs	r2, #12
 80069d6:	4619      	mov	r1, r3
 80069d8:	203b      	movs	r0, #59	@ 0x3b
 80069da:	f7ff ff9f 	bl	800691c <read_regs>
 80069de:	4603      	mov	r3, r0
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	f040 80be 	bne.w	8006b62 <MPU9250_ReadAll+0x19a>
        int16_t raw_ax = (int16_t)(buf[0]  << 8 | buf[1]);
 80069e6:	7e3b      	ldrb	r3, [r7, #24]
 80069e8:	b21b      	sxth	r3, r3
 80069ea:	021b      	lsls	r3, r3, #8
 80069ec:	b21a      	sxth	r2, r3
 80069ee:	7e7b      	ldrb	r3, [r7, #25]
 80069f0:	b21b      	sxth	r3, r3
 80069f2:	4313      	orrs	r3, r2
 80069f4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
        int16_t raw_ay = (int16_t)(buf[2]  << 8 | buf[3]);
 80069f6:	7ebb      	ldrb	r3, [r7, #26]
 80069f8:	b21b      	sxth	r3, r3
 80069fa:	021b      	lsls	r3, r3, #8
 80069fc:	b21a      	sxth	r2, r3
 80069fe:	7efb      	ldrb	r3, [r7, #27]
 8006a00:	b21b      	sxth	r3, r3
 8006a02:	4313      	orrs	r3, r2
 8006a04:	85bb      	strh	r3, [r7, #44]	@ 0x2c
        int16_t raw_az = (int16_t)(buf[4]  << 8 | buf[5]);
 8006a06:	7f3b      	ldrb	r3, [r7, #28]
 8006a08:	b21b      	sxth	r3, r3
 8006a0a:	021b      	lsls	r3, r3, #8
 8006a0c:	b21a      	sxth	r2, r3
 8006a0e:	7f7b      	ldrb	r3, [r7, #29]
 8006a10:	b21b      	sxth	r3, r3
 8006a12:	4313      	orrs	r3, r2
 8006a14:	857b      	strh	r3, [r7, #42]	@ 0x2a

        int16_t raw_gx = (int16_t)(buf[8]  << 8 | buf[9]);
 8006a16:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006a1a:	b21b      	sxth	r3, r3
 8006a1c:	021b      	lsls	r3, r3, #8
 8006a1e:	b21a      	sxth	r2, r3
 8006a20:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006a24:	b21b      	sxth	r3, r3
 8006a26:	4313      	orrs	r3, r2
 8006a28:	853b      	strh	r3, [r7, #40]	@ 0x28
        int16_t raw_gy = (int16_t)(buf[10] << 8 | buf[11]);
 8006a2a:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8006a2e:	b21b      	sxth	r3, r3
 8006a30:	021b      	lsls	r3, r3, #8
 8006a32:	b21a      	sxth	r2, r3
 8006a34:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006a38:	b21b      	sxth	r3, r3
 8006a3a:	4313      	orrs	r3, r2
 8006a3c:	84fb      	strh	r3, [r7, #38]	@ 0x26
        int16_t raw_gz = (int16_t)(buf[12] << 8 | buf[13]);  // Attention : buf[12] n'existe pas  correction ci-dessous
 8006a3e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006a42:	b21b      	sxth	r3, r3
 8006a44:	021b      	lsls	r3, r3, #8
 8006a46:	b21a      	sxth	r2, r3
 8006a48:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006a4c:	b21b      	sxth	r3, r3
 8006a4e:	4313      	orrs	r3, r2
 8006a50:	84bb      	strh	r3, [r7, #36]	@ 0x24

        // Correction : on lit bien 14 bytes pour sauter la temprature
        uint8_t full_buf[14];
        if (read_regs(MPU9250_ACCEL_XOUT_H, full_buf, 14) == HAL_OK) {
 8006a52:	f107 0308 	add.w	r3, r7, #8
 8006a56:	220e      	movs	r2, #14
 8006a58:	4619      	mov	r1, r3
 8006a5a:	203b      	movs	r0, #59	@ 0x3b
 8006a5c:	f7ff ff5e 	bl	800691c <read_regs>
 8006a60:	4603      	mov	r3, r0
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d17d      	bne.n	8006b62 <MPU9250_ReadAll+0x19a>
            raw_ax = (int16_t)(full_buf[0]  << 8 | full_buf[1]);
 8006a66:	7a3b      	ldrb	r3, [r7, #8]
 8006a68:	b21b      	sxth	r3, r3
 8006a6a:	021b      	lsls	r3, r3, #8
 8006a6c:	b21a      	sxth	r2, r3
 8006a6e:	7a7b      	ldrb	r3, [r7, #9]
 8006a70:	b21b      	sxth	r3, r3
 8006a72:	4313      	orrs	r3, r2
 8006a74:	85fb      	strh	r3, [r7, #46]	@ 0x2e
            raw_ay = (int16_t)(full_buf[2]  << 8 | full_buf[3]);
 8006a76:	7abb      	ldrb	r3, [r7, #10]
 8006a78:	b21b      	sxth	r3, r3
 8006a7a:	021b      	lsls	r3, r3, #8
 8006a7c:	b21a      	sxth	r2, r3
 8006a7e:	7afb      	ldrb	r3, [r7, #11]
 8006a80:	b21b      	sxth	r3, r3
 8006a82:	4313      	orrs	r3, r2
 8006a84:	85bb      	strh	r3, [r7, #44]	@ 0x2c
            raw_az = (int16_t)(full_buf[4]  << 8 | full_buf[5]);
 8006a86:	7b3b      	ldrb	r3, [r7, #12]
 8006a88:	b21b      	sxth	r3, r3
 8006a8a:	021b      	lsls	r3, r3, #8
 8006a8c:	b21a      	sxth	r2, r3
 8006a8e:	7b7b      	ldrb	r3, [r7, #13]
 8006a90:	b21b      	sxth	r3, r3
 8006a92:	4313      	orrs	r3, r2
 8006a94:	857b      	strh	r3, [r7, #42]	@ 0x2a

            raw_gx = (int16_t)(full_buf[8]  << 8 | full_buf[9]);
 8006a96:	7c3b      	ldrb	r3, [r7, #16]
 8006a98:	b21b      	sxth	r3, r3
 8006a9a:	021b      	lsls	r3, r3, #8
 8006a9c:	b21a      	sxth	r2, r3
 8006a9e:	7c7b      	ldrb	r3, [r7, #17]
 8006aa0:	b21b      	sxth	r3, r3
 8006aa2:	4313      	orrs	r3, r2
 8006aa4:	853b      	strh	r3, [r7, #40]	@ 0x28
            raw_gy = (int16_t)(full_buf[10] << 8 | full_buf[11]);
 8006aa6:	7cbb      	ldrb	r3, [r7, #18]
 8006aa8:	b21b      	sxth	r3, r3
 8006aaa:	021b      	lsls	r3, r3, #8
 8006aac:	b21a      	sxth	r2, r3
 8006aae:	7cfb      	ldrb	r3, [r7, #19]
 8006ab0:	b21b      	sxth	r3, r3
 8006ab2:	4313      	orrs	r3, r2
 8006ab4:	84fb      	strh	r3, [r7, #38]	@ 0x26
            raw_gz = (int16_t)(full_buf[12] << 8 | full_buf[13]);
 8006ab6:	7d3b      	ldrb	r3, [r7, #20]
 8006ab8:	b21b      	sxth	r3, r3
 8006aba:	021b      	lsls	r3, r3, #8
 8006abc:	b21a      	sxth	r2, r3
 8006abe:	7d7b      	ldrb	r3, [r7, #21]
 8006ac0:	b21b      	sxth	r3, r3
 8006ac2:	4313      	orrs	r3, r2
 8006ac4:	84bb      	strh	r3, [r7, #36]	@ 0x24

            // Conversion en units physiques
            data->accel_x = raw_ax / ACCEL_SENSITIVITY;
 8006ac6:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 8006aca:	ee07 3a90 	vmov	s15, r3
 8006ace:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006ad2:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8006b6c <MPU9250_ReadAll+0x1a4>
 8006ad6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	edc3 7a00 	vstr	s15, [r3]
            data->accel_y = raw_ay / ACCEL_SENSITIVITY;
 8006ae0:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8006ae4:	ee07 3a90 	vmov	s15, r3
 8006ae8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006aec:	eddf 6a1f 	vldr	s13, [pc, #124]	@ 8006b6c <MPU9250_ReadAll+0x1a4>
 8006af0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	edc3 7a01 	vstr	s15, [r3, #4]
            data->accel_z = raw_az / ACCEL_SENSITIVITY;
 8006afa:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 8006afe:	ee07 3a90 	vmov	s15, r3
 8006b02:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006b06:	eddf 6a19 	vldr	s13, [pc, #100]	@ 8006b6c <MPU9250_ReadAll+0x1a4>
 8006b0a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	edc3 7a02 	vstr	s15, [r3, #8]

            data->gyro_x  = raw_gx / GYRO_SENSITIVITY;
 8006b14:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 8006b18:	ee07 3a90 	vmov	s15, r3
 8006b1c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006b20:	eddf 6a13 	vldr	s13, [pc, #76]	@ 8006b70 <MPU9250_ReadAll+0x1a8>
 8006b24:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	edc3 7a03 	vstr	s15, [r3, #12]
            data->gyro_y  = raw_gy / GYRO_SENSITIVITY;
 8006b2e:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8006b32:	ee07 3a90 	vmov	s15, r3
 8006b36:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006b3a:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 8006b70 <MPU9250_ReadAll+0x1a8>
 8006b3e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	edc3 7a04 	vstr	s15, [r3, #16]
            data->gyro_z  = raw_gz / GYRO_SENSITIVITY;
 8006b48:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8006b4c:	ee07 3a90 	vmov	s15, r3
 8006b50:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006b54:	eddf 6a06 	vldr	s13, [pc, #24]	@ 8006b70 <MPU9250_ReadAll+0x1a8>
 8006b58:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	edc3 7a05 	vstr	s15, [r3, #20]
        }
    }
}
 8006b62:	bf00      	nop
 8006b64:	3730      	adds	r7, #48	@ 0x30
 8006b66:	46bd      	mov	sp, r7
 8006b68:	bd80      	pop	{r7, pc}
 8006b6a:	bf00      	nop
 8006b6c:	45800000 	.word	0x45800000
 8006b70:	42033333 	.word	0x42033333

08006b74 <MPU9250_PrintData>:

void MPU9250_PrintData(const mpu9250_data_t *data)
{
 8006b74:	b580      	push	{r7, lr}
 8006b76:	b082      	sub	sp, #8
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	6078      	str	r0, [r7, #4]
    printf("Acclromtre (g):\r\n");
 8006b7c:	4824      	ldr	r0, [pc, #144]	@ (8006c10 <MPU9250_PrintData+0x9c>)
 8006b7e:	f004 f833 	bl	800abe8 <puts>
    printf("  X: %+.3f\r\n", data->accel_x);
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	4618      	mov	r0, r3
 8006b88:	f7f9 fcfe 	bl	8000588 <__aeabi_f2d>
 8006b8c:	4602      	mov	r2, r0
 8006b8e:	460b      	mov	r3, r1
 8006b90:	4820      	ldr	r0, [pc, #128]	@ (8006c14 <MPU9250_PrintData+0xa0>)
 8006b92:	f003 ffc1 	bl	800ab18 <iprintf>
    printf("  Y: %+.3f\r\n", data->accel_y);
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	685b      	ldr	r3, [r3, #4]
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	f7f9 fcf4 	bl	8000588 <__aeabi_f2d>
 8006ba0:	4602      	mov	r2, r0
 8006ba2:	460b      	mov	r3, r1
 8006ba4:	481c      	ldr	r0, [pc, #112]	@ (8006c18 <MPU9250_PrintData+0xa4>)
 8006ba6:	f003 ffb7 	bl	800ab18 <iprintf>
    printf("  Z: %+.3f\r\n", data->accel_z);
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	689b      	ldr	r3, [r3, #8]
 8006bae:	4618      	mov	r0, r3
 8006bb0:	f7f9 fcea 	bl	8000588 <__aeabi_f2d>
 8006bb4:	4602      	mov	r2, r0
 8006bb6:	460b      	mov	r3, r1
 8006bb8:	4818      	ldr	r0, [pc, #96]	@ (8006c1c <MPU9250_PrintData+0xa8>)
 8006bba:	f003 ffad 	bl	800ab18 <iprintf>

    printf("Gyroscope (/s):\r\n");
 8006bbe:	4818      	ldr	r0, [pc, #96]	@ (8006c20 <MPU9250_PrintData+0xac>)
 8006bc0:	f004 f812 	bl	800abe8 <puts>
    printf("  X: %+.3f\r\n", data->gyro_x);
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	68db      	ldr	r3, [r3, #12]
 8006bc8:	4618      	mov	r0, r3
 8006bca:	f7f9 fcdd 	bl	8000588 <__aeabi_f2d>
 8006bce:	4602      	mov	r2, r0
 8006bd0:	460b      	mov	r3, r1
 8006bd2:	4810      	ldr	r0, [pc, #64]	@ (8006c14 <MPU9250_PrintData+0xa0>)
 8006bd4:	f003 ffa0 	bl	800ab18 <iprintf>
    printf("  Y: %+.3f\r\n", data->gyro_y);
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	691b      	ldr	r3, [r3, #16]
 8006bdc:	4618      	mov	r0, r3
 8006bde:	f7f9 fcd3 	bl	8000588 <__aeabi_f2d>
 8006be2:	4602      	mov	r2, r0
 8006be4:	460b      	mov	r3, r1
 8006be6:	480c      	ldr	r0, [pc, #48]	@ (8006c18 <MPU9250_PrintData+0xa4>)
 8006be8:	f003 ff96 	bl	800ab18 <iprintf>
    printf("  Z: %+.3f\r\n", data->gyro_z);
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	695b      	ldr	r3, [r3, #20]
 8006bf0:	4618      	mov	r0, r3
 8006bf2:	f7f9 fcc9 	bl	8000588 <__aeabi_f2d>
 8006bf6:	4602      	mov	r2, r0
 8006bf8:	460b      	mov	r3, r1
 8006bfa:	4808      	ldr	r0, [pc, #32]	@ (8006c1c <MPU9250_PrintData+0xa8>)
 8006bfc:	f003 ff8c 	bl	800ab18 <iprintf>

    printf("------------------------\r\n");
 8006c00:	4808      	ldr	r0, [pc, #32]	@ (8006c24 <MPU9250_PrintData+0xb0>)
 8006c02:	f003 fff1 	bl	800abe8 <puts>
}
 8006c06:	bf00      	nop
 8006c08:	3708      	adds	r7, #8
 8006c0a:	46bd      	mov	sp, r7
 8006c0c:	bd80      	pop	{r7, pc}
 8006c0e:	bf00      	nop
 8006c10:	0800d918 	.word	0x0800d918
 8006c14:	0800d930 	.word	0x0800d930
 8006c18:	0800d940 	.word	0x0800d940
 8006c1c:	0800d950 	.word	0x0800d950
 8006c20:	0800d960 	.word	0x0800d960
 8006c24:	0800d974 	.word	0x0800d974

08006c28 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8006c28:	b480      	push	{r7}
 8006c2a:	b085      	sub	sp, #20
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	4603      	mov	r3, r0
 8006c30:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8006c32:	2300      	movs	r3, #0
 8006c34:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8006c36:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006c3a:	2b84      	cmp	r3, #132	@ 0x84
 8006c3c:	d005      	beq.n	8006c4a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8006c3e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	4413      	add	r3, r2
 8006c46:	3303      	adds	r3, #3
 8006c48:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8006c4a:	68fb      	ldr	r3, [r7, #12]
}
 8006c4c:	4618      	mov	r0, r3
 8006c4e:	3714      	adds	r7, #20
 8006c50:	46bd      	mov	sp, r7
 8006c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c56:	4770      	bx	lr

08006c58 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8006c58:	b580      	push	{r7, lr}
 8006c5a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8006c5c:	f000 fc52 	bl	8007504 <vTaskStartScheduler>
  
  return osOK;
 8006c60:	2300      	movs	r3, #0
}
 8006c62:	4618      	mov	r0, r3
 8006c64:	bd80      	pop	{r7, pc}

08006c66 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8006c66:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006c68:	b089      	sub	sp, #36	@ 0x24
 8006c6a:	af04      	add	r7, sp, #16
 8006c6c:	6078      	str	r0, [r7, #4]
 8006c6e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	695b      	ldr	r3, [r3, #20]
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d020      	beq.n	8006cba <osThreadCreate+0x54>
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	699b      	ldr	r3, [r3, #24]
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d01c      	beq.n	8006cba <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	685c      	ldr	r4, [r3, #4]
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	691e      	ldr	r6, [r3, #16]
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006c92:	4618      	mov	r0, r3
 8006c94:	f7ff ffc8 	bl	8006c28 <makeFreeRtosPriority>
 8006c98:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	695b      	ldr	r3, [r3, #20]
 8006c9e:	687a      	ldr	r2, [r7, #4]
 8006ca0:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006ca2:	9202      	str	r2, [sp, #8]
 8006ca4:	9301      	str	r3, [sp, #4]
 8006ca6:	9100      	str	r1, [sp, #0]
 8006ca8:	683b      	ldr	r3, [r7, #0]
 8006caa:	4632      	mov	r2, r6
 8006cac:	4629      	mov	r1, r5
 8006cae:	4620      	mov	r0, r4
 8006cb0:	f000 fa42 	bl	8007138 <xTaskCreateStatic>
 8006cb4:	4603      	mov	r3, r0
 8006cb6:	60fb      	str	r3, [r7, #12]
 8006cb8:	e01c      	b.n	8006cf4 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	685c      	ldr	r4, [r3, #4]
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006cc6:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006cce:	4618      	mov	r0, r3
 8006cd0:	f7ff ffaa 	bl	8006c28 <makeFreeRtosPriority>
 8006cd4:	4602      	mov	r2, r0
 8006cd6:	f107 030c 	add.w	r3, r7, #12
 8006cda:	9301      	str	r3, [sp, #4]
 8006cdc:	9200      	str	r2, [sp, #0]
 8006cde:	683b      	ldr	r3, [r7, #0]
 8006ce0:	4632      	mov	r2, r6
 8006ce2:	4629      	mov	r1, r5
 8006ce4:	4620      	mov	r0, r4
 8006ce6:	f000 fa87 	bl	80071f8 <xTaskCreate>
 8006cea:	4603      	mov	r3, r0
 8006cec:	2b01      	cmp	r3, #1
 8006cee:	d001      	beq.n	8006cf4 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8006cf0:	2300      	movs	r3, #0
 8006cf2:	e000      	b.n	8006cf6 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8006cf4:	68fb      	ldr	r3, [r7, #12]
}
 8006cf6:	4618      	mov	r0, r3
 8006cf8:	3714      	adds	r7, #20
 8006cfa:	46bd      	mov	sp, r7
 8006cfc:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006cfe <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8006cfe:	b580      	push	{r7, lr}
 8006d00:	b084      	sub	sp, #16
 8006d02:	af00      	add	r7, sp, #0
 8006d04:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d001      	beq.n	8006d14 <osDelay+0x16>
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	e000      	b.n	8006d16 <osDelay+0x18>
 8006d14:	2301      	movs	r3, #1
 8006d16:	4618      	mov	r0, r3
 8006d18:	f000 fbbe 	bl	8007498 <vTaskDelay>
  
  return osOK;
 8006d1c:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8006d1e:	4618      	mov	r0, r3
 8006d20:	3710      	adds	r7, #16
 8006d22:	46bd      	mov	sp, r7
 8006d24:	bd80      	pop	{r7, pc}

08006d26 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006d26:	b480      	push	{r7}
 8006d28:	b083      	sub	sp, #12
 8006d2a:	af00      	add	r7, sp, #0
 8006d2c:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	f103 0208 	add.w	r2, r3, #8
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	f04f 32ff 	mov.w	r2, #4294967295
 8006d3e:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	f103 0208 	add.w	r2, r3, #8
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	f103 0208 	add.w	r2, r3, #8
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	2200      	movs	r2, #0
 8006d58:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006d5a:	bf00      	nop
 8006d5c:	370c      	adds	r7, #12
 8006d5e:	46bd      	mov	sp, r7
 8006d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d64:	4770      	bx	lr

08006d66 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006d66:	b480      	push	{r7}
 8006d68:	b083      	sub	sp, #12
 8006d6a:	af00      	add	r7, sp, #0
 8006d6c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	2200      	movs	r2, #0
 8006d72:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006d74:	bf00      	nop
 8006d76:	370c      	adds	r7, #12
 8006d78:	46bd      	mov	sp, r7
 8006d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d7e:	4770      	bx	lr

08006d80 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006d80:	b480      	push	{r7}
 8006d82:	b085      	sub	sp, #20
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	6078      	str	r0, [r7, #4]
 8006d88:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	685b      	ldr	r3, [r3, #4]
 8006d8e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006d90:	683b      	ldr	r3, [r7, #0]
 8006d92:	68fa      	ldr	r2, [r7, #12]
 8006d94:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	689a      	ldr	r2, [r3, #8]
 8006d9a:	683b      	ldr	r3, [r7, #0]
 8006d9c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	689b      	ldr	r3, [r3, #8]
 8006da2:	683a      	ldr	r2, [r7, #0]
 8006da4:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	683a      	ldr	r2, [r7, #0]
 8006daa:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006dac:	683b      	ldr	r3, [r7, #0]
 8006dae:	687a      	ldr	r2, [r7, #4]
 8006db0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	1c5a      	adds	r2, r3, #1
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	601a      	str	r2, [r3, #0]
}
 8006dbc:	bf00      	nop
 8006dbe:	3714      	adds	r7, #20
 8006dc0:	46bd      	mov	sp, r7
 8006dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc6:	4770      	bx	lr

08006dc8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006dc8:	b480      	push	{r7}
 8006dca:	b085      	sub	sp, #20
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	6078      	str	r0, [r7, #4]
 8006dd0:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006dd2:	683b      	ldr	r3, [r7, #0]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006dd8:	68bb      	ldr	r3, [r7, #8]
 8006dda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dde:	d103      	bne.n	8006de8 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	691b      	ldr	r3, [r3, #16]
 8006de4:	60fb      	str	r3, [r7, #12]
 8006de6:	e00c      	b.n	8006e02 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	3308      	adds	r3, #8
 8006dec:	60fb      	str	r3, [r7, #12]
 8006dee:	e002      	b.n	8006df6 <vListInsert+0x2e>
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	685b      	ldr	r3, [r3, #4]
 8006df4:	60fb      	str	r3, [r7, #12]
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	685b      	ldr	r3, [r3, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	68ba      	ldr	r2, [r7, #8]
 8006dfe:	429a      	cmp	r2, r3
 8006e00:	d2f6      	bcs.n	8006df0 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	685a      	ldr	r2, [r3, #4]
 8006e06:	683b      	ldr	r3, [r7, #0]
 8006e08:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006e0a:	683b      	ldr	r3, [r7, #0]
 8006e0c:	685b      	ldr	r3, [r3, #4]
 8006e0e:	683a      	ldr	r2, [r7, #0]
 8006e10:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006e12:	683b      	ldr	r3, [r7, #0]
 8006e14:	68fa      	ldr	r2, [r7, #12]
 8006e16:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	683a      	ldr	r2, [r7, #0]
 8006e1c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006e1e:	683b      	ldr	r3, [r7, #0]
 8006e20:	687a      	ldr	r2, [r7, #4]
 8006e22:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	1c5a      	adds	r2, r3, #1
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	601a      	str	r2, [r3, #0]
}
 8006e2e:	bf00      	nop
 8006e30:	3714      	adds	r7, #20
 8006e32:	46bd      	mov	sp, r7
 8006e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e38:	4770      	bx	lr

08006e3a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006e3a:	b480      	push	{r7}
 8006e3c:	b085      	sub	sp, #20
 8006e3e:	af00      	add	r7, sp, #0
 8006e40:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	691b      	ldr	r3, [r3, #16]
 8006e46:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	685b      	ldr	r3, [r3, #4]
 8006e4c:	687a      	ldr	r2, [r7, #4]
 8006e4e:	6892      	ldr	r2, [r2, #8]
 8006e50:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	689b      	ldr	r3, [r3, #8]
 8006e56:	687a      	ldr	r2, [r7, #4]
 8006e58:	6852      	ldr	r2, [r2, #4]
 8006e5a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	685b      	ldr	r3, [r3, #4]
 8006e60:	687a      	ldr	r2, [r7, #4]
 8006e62:	429a      	cmp	r2, r3
 8006e64:	d103      	bne.n	8006e6e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	689a      	ldr	r2, [r3, #8]
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	2200      	movs	r2, #0
 8006e72:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	1e5a      	subs	r2, r3, #1
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	681b      	ldr	r3, [r3, #0]
}
 8006e82:	4618      	mov	r0, r3
 8006e84:	3714      	adds	r7, #20
 8006e86:	46bd      	mov	sp, r7
 8006e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8c:	4770      	bx	lr
	...

08006e90 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006e90:	b580      	push	{r7, lr}
 8006e92:	b084      	sub	sp, #16
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	6078      	str	r0, [r7, #4]
 8006e98:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d10b      	bne.n	8006ebc <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006ea4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ea8:	f383 8811 	msr	BASEPRI, r3
 8006eac:	f3bf 8f6f 	isb	sy
 8006eb0:	f3bf 8f4f 	dsb	sy
 8006eb4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006eb6:	bf00      	nop
 8006eb8:	bf00      	nop
 8006eba:	e7fd      	b.n	8006eb8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006ebc:	f001 f82c 	bl	8007f18 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	681a      	ldr	r2, [r3, #0]
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ec8:	68f9      	ldr	r1, [r7, #12]
 8006eca:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006ecc:	fb01 f303 	mul.w	r3, r1, r3
 8006ed0:	441a      	add	r2, r3
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	2200      	movs	r2, #0
 8006eda:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	681a      	ldr	r2, [r3, #0]
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	681a      	ldr	r2, [r3, #0]
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006eec:	3b01      	subs	r3, #1
 8006eee:	68f9      	ldr	r1, [r7, #12]
 8006ef0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006ef2:	fb01 f303 	mul.w	r3, r1, r3
 8006ef6:	441a      	add	r2, r3
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	22ff      	movs	r2, #255	@ 0xff
 8006f00:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	22ff      	movs	r2, #255	@ 0xff
 8006f08:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8006f0c:	683b      	ldr	r3, [r7, #0]
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d114      	bne.n	8006f3c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	691b      	ldr	r3, [r3, #16]
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d01a      	beq.n	8006f50 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	3310      	adds	r3, #16
 8006f1e:	4618      	mov	r0, r3
 8006f20:	f000 fd24 	bl	800796c <xTaskRemoveFromEventList>
 8006f24:	4603      	mov	r3, r0
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d012      	beq.n	8006f50 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006f2a:	4b0d      	ldr	r3, [pc, #52]	@ (8006f60 <xQueueGenericReset+0xd0>)
 8006f2c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006f30:	601a      	str	r2, [r3, #0]
 8006f32:	f3bf 8f4f 	dsb	sy
 8006f36:	f3bf 8f6f 	isb	sy
 8006f3a:	e009      	b.n	8006f50 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	3310      	adds	r3, #16
 8006f40:	4618      	mov	r0, r3
 8006f42:	f7ff fef0 	bl	8006d26 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	3324      	adds	r3, #36	@ 0x24
 8006f4a:	4618      	mov	r0, r3
 8006f4c:	f7ff feeb 	bl	8006d26 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006f50:	f001 f814 	bl	8007f7c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006f54:	2301      	movs	r3, #1
}
 8006f56:	4618      	mov	r0, r3
 8006f58:	3710      	adds	r7, #16
 8006f5a:	46bd      	mov	sp, r7
 8006f5c:	bd80      	pop	{r7, pc}
 8006f5e:	bf00      	nop
 8006f60:	e000ed04 	.word	0xe000ed04

08006f64 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006f64:	b580      	push	{r7, lr}
 8006f66:	b08a      	sub	sp, #40	@ 0x28
 8006f68:	af02      	add	r7, sp, #8
 8006f6a:	60f8      	str	r0, [r7, #12]
 8006f6c:	60b9      	str	r1, [r7, #8]
 8006f6e:	4613      	mov	r3, r2
 8006f70:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d10b      	bne.n	8006f90 <xQueueGenericCreate+0x2c>
	__asm volatile
 8006f78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f7c:	f383 8811 	msr	BASEPRI, r3
 8006f80:	f3bf 8f6f 	isb	sy
 8006f84:	f3bf 8f4f 	dsb	sy
 8006f88:	613b      	str	r3, [r7, #16]
}
 8006f8a:	bf00      	nop
 8006f8c:	bf00      	nop
 8006f8e:	e7fd      	b.n	8006f8c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	68ba      	ldr	r2, [r7, #8]
 8006f94:	fb02 f303 	mul.w	r3, r2, r3
 8006f98:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8006f9a:	69fb      	ldr	r3, [r7, #28]
 8006f9c:	3348      	adds	r3, #72	@ 0x48
 8006f9e:	4618      	mov	r0, r3
 8006fa0:	f001 f8dc 	bl	800815c <pvPortMalloc>
 8006fa4:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8006fa6:	69bb      	ldr	r3, [r7, #24]
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d011      	beq.n	8006fd0 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8006fac:	69bb      	ldr	r3, [r7, #24]
 8006fae:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006fb0:	697b      	ldr	r3, [r7, #20]
 8006fb2:	3348      	adds	r3, #72	@ 0x48
 8006fb4:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8006fb6:	69bb      	ldr	r3, [r7, #24]
 8006fb8:	2200      	movs	r2, #0
 8006fba:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006fbe:	79fa      	ldrb	r2, [r7, #7]
 8006fc0:	69bb      	ldr	r3, [r7, #24]
 8006fc2:	9300      	str	r3, [sp, #0]
 8006fc4:	4613      	mov	r3, r2
 8006fc6:	697a      	ldr	r2, [r7, #20]
 8006fc8:	68b9      	ldr	r1, [r7, #8]
 8006fca:	68f8      	ldr	r0, [r7, #12]
 8006fcc:	f000 f805 	bl	8006fda <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006fd0:	69bb      	ldr	r3, [r7, #24]
	}
 8006fd2:	4618      	mov	r0, r3
 8006fd4:	3720      	adds	r7, #32
 8006fd6:	46bd      	mov	sp, r7
 8006fd8:	bd80      	pop	{r7, pc}

08006fda <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8006fda:	b580      	push	{r7, lr}
 8006fdc:	b084      	sub	sp, #16
 8006fde:	af00      	add	r7, sp, #0
 8006fe0:	60f8      	str	r0, [r7, #12]
 8006fe2:	60b9      	str	r1, [r7, #8]
 8006fe4:	607a      	str	r2, [r7, #4]
 8006fe6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8006fe8:	68bb      	ldr	r3, [r7, #8]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d103      	bne.n	8006ff6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006fee:	69bb      	ldr	r3, [r7, #24]
 8006ff0:	69ba      	ldr	r2, [r7, #24]
 8006ff2:	601a      	str	r2, [r3, #0]
 8006ff4:	e002      	b.n	8006ffc <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8006ff6:	69bb      	ldr	r3, [r7, #24]
 8006ff8:	687a      	ldr	r2, [r7, #4]
 8006ffa:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006ffc:	69bb      	ldr	r3, [r7, #24]
 8006ffe:	68fa      	ldr	r2, [r7, #12]
 8007000:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007002:	69bb      	ldr	r3, [r7, #24]
 8007004:	68ba      	ldr	r2, [r7, #8]
 8007006:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007008:	2101      	movs	r1, #1
 800700a:	69b8      	ldr	r0, [r7, #24]
 800700c:	f7ff ff40 	bl	8006e90 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007010:	bf00      	nop
 8007012:	3710      	adds	r7, #16
 8007014:	46bd      	mov	sp, r7
 8007016:	bd80      	pop	{r7, pc}

08007018 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007018:	b580      	push	{r7, lr}
 800701a:	b08e      	sub	sp, #56	@ 0x38
 800701c:	af00      	add	r7, sp, #0
 800701e:	6078      	str	r0, [r7, #4]
 8007020:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8007026:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007028:	2b00      	cmp	r3, #0
 800702a:	d10b      	bne.n	8007044 <xQueueGiveFromISR+0x2c>
	__asm volatile
 800702c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007030:	f383 8811 	msr	BASEPRI, r3
 8007034:	f3bf 8f6f 	isb	sy
 8007038:	f3bf 8f4f 	dsb	sy
 800703c:	623b      	str	r3, [r7, #32]
}
 800703e:	bf00      	nop
 8007040:	bf00      	nop
 8007042:	e7fd      	b.n	8007040 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007044:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007046:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007048:	2b00      	cmp	r3, #0
 800704a:	d00b      	beq.n	8007064 <xQueueGiveFromISR+0x4c>
	__asm volatile
 800704c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007050:	f383 8811 	msr	BASEPRI, r3
 8007054:	f3bf 8f6f 	isb	sy
 8007058:	f3bf 8f4f 	dsb	sy
 800705c:	61fb      	str	r3, [r7, #28]
}
 800705e:	bf00      	nop
 8007060:	bf00      	nop
 8007062:	e7fd      	b.n	8007060 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8007064:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	2b00      	cmp	r3, #0
 800706a:	d103      	bne.n	8007074 <xQueueGiveFromISR+0x5c>
 800706c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800706e:	689b      	ldr	r3, [r3, #8]
 8007070:	2b00      	cmp	r3, #0
 8007072:	d101      	bne.n	8007078 <xQueueGiveFromISR+0x60>
 8007074:	2301      	movs	r3, #1
 8007076:	e000      	b.n	800707a <xQueueGiveFromISR+0x62>
 8007078:	2300      	movs	r3, #0
 800707a:	2b00      	cmp	r3, #0
 800707c:	d10b      	bne.n	8007096 <xQueueGiveFromISR+0x7e>
	__asm volatile
 800707e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007082:	f383 8811 	msr	BASEPRI, r3
 8007086:	f3bf 8f6f 	isb	sy
 800708a:	f3bf 8f4f 	dsb	sy
 800708e:	61bb      	str	r3, [r7, #24]
}
 8007090:	bf00      	nop
 8007092:	bf00      	nop
 8007094:	e7fd      	b.n	8007092 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007096:	f001 f81f 	bl	80080d8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800709a:	f3ef 8211 	mrs	r2, BASEPRI
 800709e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070a2:	f383 8811 	msr	BASEPRI, r3
 80070a6:	f3bf 8f6f 	isb	sy
 80070aa:	f3bf 8f4f 	dsb	sy
 80070ae:	617a      	str	r2, [r7, #20]
 80070b0:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80070b2:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80070b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80070b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070ba:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80070bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070c0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80070c2:	429a      	cmp	r2, r3
 80070c4:	d22b      	bcs.n	800711e <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80070c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070c8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80070cc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80070d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070d2:	1c5a      	adds	r2, r3, #1
 80070d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070d6:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80070d8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80070dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070e0:	d112      	bne.n	8007108 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80070e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d016      	beq.n	8007118 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80070ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070ec:	3324      	adds	r3, #36	@ 0x24
 80070ee:	4618      	mov	r0, r3
 80070f0:	f000 fc3c 	bl	800796c <xTaskRemoveFromEventList>
 80070f4:	4603      	mov	r3, r0
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d00e      	beq.n	8007118 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80070fa:	683b      	ldr	r3, [r7, #0]
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d00b      	beq.n	8007118 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007100:	683b      	ldr	r3, [r7, #0]
 8007102:	2201      	movs	r2, #1
 8007104:	601a      	str	r2, [r3, #0]
 8007106:	e007      	b.n	8007118 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007108:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800710c:	3301      	adds	r3, #1
 800710e:	b2db      	uxtb	r3, r3
 8007110:	b25a      	sxtb	r2, r3
 8007112:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007114:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007118:	2301      	movs	r3, #1
 800711a:	637b      	str	r3, [r7, #52]	@ 0x34
 800711c:	e001      	b.n	8007122 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800711e:	2300      	movs	r3, #0
 8007120:	637b      	str	r3, [r7, #52]	@ 0x34
 8007122:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007124:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800712c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800712e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007130:	4618      	mov	r0, r3
 8007132:	3738      	adds	r7, #56	@ 0x38
 8007134:	46bd      	mov	sp, r7
 8007136:	bd80      	pop	{r7, pc}

08007138 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007138:	b580      	push	{r7, lr}
 800713a:	b08e      	sub	sp, #56	@ 0x38
 800713c:	af04      	add	r7, sp, #16
 800713e:	60f8      	str	r0, [r7, #12]
 8007140:	60b9      	str	r1, [r7, #8]
 8007142:	607a      	str	r2, [r7, #4]
 8007144:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007146:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007148:	2b00      	cmp	r3, #0
 800714a:	d10b      	bne.n	8007164 <xTaskCreateStatic+0x2c>
	__asm volatile
 800714c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007150:	f383 8811 	msr	BASEPRI, r3
 8007154:	f3bf 8f6f 	isb	sy
 8007158:	f3bf 8f4f 	dsb	sy
 800715c:	623b      	str	r3, [r7, #32]
}
 800715e:	bf00      	nop
 8007160:	bf00      	nop
 8007162:	e7fd      	b.n	8007160 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007164:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007166:	2b00      	cmp	r3, #0
 8007168:	d10b      	bne.n	8007182 <xTaskCreateStatic+0x4a>
	__asm volatile
 800716a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800716e:	f383 8811 	msr	BASEPRI, r3
 8007172:	f3bf 8f6f 	isb	sy
 8007176:	f3bf 8f4f 	dsb	sy
 800717a:	61fb      	str	r3, [r7, #28]
}
 800717c:	bf00      	nop
 800717e:	bf00      	nop
 8007180:	e7fd      	b.n	800717e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007182:	23a0      	movs	r3, #160	@ 0xa0
 8007184:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007186:	693b      	ldr	r3, [r7, #16]
 8007188:	2ba0      	cmp	r3, #160	@ 0xa0
 800718a:	d00b      	beq.n	80071a4 <xTaskCreateStatic+0x6c>
	__asm volatile
 800718c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007190:	f383 8811 	msr	BASEPRI, r3
 8007194:	f3bf 8f6f 	isb	sy
 8007198:	f3bf 8f4f 	dsb	sy
 800719c:	61bb      	str	r3, [r7, #24]
}
 800719e:	bf00      	nop
 80071a0:	bf00      	nop
 80071a2:	e7fd      	b.n	80071a0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80071a4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80071a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d01e      	beq.n	80071ea <xTaskCreateStatic+0xb2>
 80071ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d01b      	beq.n	80071ea <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80071b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071b4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80071b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071b8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80071ba:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80071bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071be:	2202      	movs	r2, #2
 80071c0:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80071c4:	2300      	movs	r3, #0
 80071c6:	9303      	str	r3, [sp, #12]
 80071c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071ca:	9302      	str	r3, [sp, #8]
 80071cc:	f107 0314 	add.w	r3, r7, #20
 80071d0:	9301      	str	r3, [sp, #4]
 80071d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071d4:	9300      	str	r3, [sp, #0]
 80071d6:	683b      	ldr	r3, [r7, #0]
 80071d8:	687a      	ldr	r2, [r7, #4]
 80071da:	68b9      	ldr	r1, [r7, #8]
 80071dc:	68f8      	ldr	r0, [r7, #12]
 80071de:	f000 f851 	bl	8007284 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80071e2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80071e4:	f000 f8ee 	bl	80073c4 <prvAddNewTaskToReadyList>
 80071e8:	e001      	b.n	80071ee <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80071ea:	2300      	movs	r3, #0
 80071ec:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80071ee:	697b      	ldr	r3, [r7, #20]
	}
 80071f0:	4618      	mov	r0, r3
 80071f2:	3728      	adds	r7, #40	@ 0x28
 80071f4:	46bd      	mov	sp, r7
 80071f6:	bd80      	pop	{r7, pc}

080071f8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80071f8:	b580      	push	{r7, lr}
 80071fa:	b08c      	sub	sp, #48	@ 0x30
 80071fc:	af04      	add	r7, sp, #16
 80071fe:	60f8      	str	r0, [r7, #12]
 8007200:	60b9      	str	r1, [r7, #8]
 8007202:	603b      	str	r3, [r7, #0]
 8007204:	4613      	mov	r3, r2
 8007206:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007208:	88fb      	ldrh	r3, [r7, #6]
 800720a:	009b      	lsls	r3, r3, #2
 800720c:	4618      	mov	r0, r3
 800720e:	f000 ffa5 	bl	800815c <pvPortMalloc>
 8007212:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007214:	697b      	ldr	r3, [r7, #20]
 8007216:	2b00      	cmp	r3, #0
 8007218:	d00e      	beq.n	8007238 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800721a:	20a0      	movs	r0, #160	@ 0xa0
 800721c:	f000 ff9e 	bl	800815c <pvPortMalloc>
 8007220:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007222:	69fb      	ldr	r3, [r7, #28]
 8007224:	2b00      	cmp	r3, #0
 8007226:	d003      	beq.n	8007230 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007228:	69fb      	ldr	r3, [r7, #28]
 800722a:	697a      	ldr	r2, [r7, #20]
 800722c:	631a      	str	r2, [r3, #48]	@ 0x30
 800722e:	e005      	b.n	800723c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007230:	6978      	ldr	r0, [r7, #20]
 8007232:	f001 f861 	bl	80082f8 <vPortFree>
 8007236:	e001      	b.n	800723c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007238:	2300      	movs	r3, #0
 800723a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800723c:	69fb      	ldr	r3, [r7, #28]
 800723e:	2b00      	cmp	r3, #0
 8007240:	d017      	beq.n	8007272 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007242:	69fb      	ldr	r3, [r7, #28]
 8007244:	2200      	movs	r2, #0
 8007246:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800724a:	88fa      	ldrh	r2, [r7, #6]
 800724c:	2300      	movs	r3, #0
 800724e:	9303      	str	r3, [sp, #12]
 8007250:	69fb      	ldr	r3, [r7, #28]
 8007252:	9302      	str	r3, [sp, #8]
 8007254:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007256:	9301      	str	r3, [sp, #4]
 8007258:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800725a:	9300      	str	r3, [sp, #0]
 800725c:	683b      	ldr	r3, [r7, #0]
 800725e:	68b9      	ldr	r1, [r7, #8]
 8007260:	68f8      	ldr	r0, [r7, #12]
 8007262:	f000 f80f 	bl	8007284 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007266:	69f8      	ldr	r0, [r7, #28]
 8007268:	f000 f8ac 	bl	80073c4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800726c:	2301      	movs	r3, #1
 800726e:	61bb      	str	r3, [r7, #24]
 8007270:	e002      	b.n	8007278 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007272:	f04f 33ff 	mov.w	r3, #4294967295
 8007276:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007278:	69bb      	ldr	r3, [r7, #24]
	}
 800727a:	4618      	mov	r0, r3
 800727c:	3720      	adds	r7, #32
 800727e:	46bd      	mov	sp, r7
 8007280:	bd80      	pop	{r7, pc}
	...

08007284 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007284:	b580      	push	{r7, lr}
 8007286:	b088      	sub	sp, #32
 8007288:	af00      	add	r7, sp, #0
 800728a:	60f8      	str	r0, [r7, #12]
 800728c:	60b9      	str	r1, [r7, #8]
 800728e:	607a      	str	r2, [r7, #4]
 8007290:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007292:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007294:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800729c:	3b01      	subs	r3, #1
 800729e:	009b      	lsls	r3, r3, #2
 80072a0:	4413      	add	r3, r2
 80072a2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80072a4:	69bb      	ldr	r3, [r7, #24]
 80072a6:	f023 0307 	bic.w	r3, r3, #7
 80072aa:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80072ac:	69bb      	ldr	r3, [r7, #24]
 80072ae:	f003 0307 	and.w	r3, r3, #7
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d00b      	beq.n	80072ce <prvInitialiseNewTask+0x4a>
	__asm volatile
 80072b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072ba:	f383 8811 	msr	BASEPRI, r3
 80072be:	f3bf 8f6f 	isb	sy
 80072c2:	f3bf 8f4f 	dsb	sy
 80072c6:	617b      	str	r3, [r7, #20]
}
 80072c8:	bf00      	nop
 80072ca:	bf00      	nop
 80072cc:	e7fd      	b.n	80072ca <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80072ce:	68bb      	ldr	r3, [r7, #8]
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d01f      	beq.n	8007314 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80072d4:	2300      	movs	r3, #0
 80072d6:	61fb      	str	r3, [r7, #28]
 80072d8:	e012      	b.n	8007300 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80072da:	68ba      	ldr	r2, [r7, #8]
 80072dc:	69fb      	ldr	r3, [r7, #28]
 80072de:	4413      	add	r3, r2
 80072e0:	7819      	ldrb	r1, [r3, #0]
 80072e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80072e4:	69fb      	ldr	r3, [r7, #28]
 80072e6:	4413      	add	r3, r2
 80072e8:	3334      	adds	r3, #52	@ 0x34
 80072ea:	460a      	mov	r2, r1
 80072ec:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80072ee:	68ba      	ldr	r2, [r7, #8]
 80072f0:	69fb      	ldr	r3, [r7, #28]
 80072f2:	4413      	add	r3, r2
 80072f4:	781b      	ldrb	r3, [r3, #0]
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d006      	beq.n	8007308 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80072fa:	69fb      	ldr	r3, [r7, #28]
 80072fc:	3301      	adds	r3, #1
 80072fe:	61fb      	str	r3, [r7, #28]
 8007300:	69fb      	ldr	r3, [r7, #28]
 8007302:	2b0f      	cmp	r3, #15
 8007304:	d9e9      	bls.n	80072da <prvInitialiseNewTask+0x56>
 8007306:	e000      	b.n	800730a <prvInitialiseNewTask+0x86>
			{
				break;
 8007308:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800730a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800730c:	2200      	movs	r2, #0
 800730e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007312:	e003      	b.n	800731c <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007314:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007316:	2200      	movs	r2, #0
 8007318:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800731c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800731e:	2b06      	cmp	r3, #6
 8007320:	d901      	bls.n	8007326 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007322:	2306      	movs	r3, #6
 8007324:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007326:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007328:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800732a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800732c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800732e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007330:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8007332:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007334:	2200      	movs	r2, #0
 8007336:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007338:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800733a:	3304      	adds	r3, #4
 800733c:	4618      	mov	r0, r3
 800733e:	f7ff fd12 	bl	8006d66 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007342:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007344:	3318      	adds	r3, #24
 8007346:	4618      	mov	r0, r3
 8007348:	f7ff fd0d 	bl	8006d66 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800734c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800734e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007350:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007352:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007354:	f1c3 0207 	rsb	r2, r3, #7
 8007358:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800735a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800735c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800735e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007360:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007362:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007364:	2200      	movs	r2, #0
 8007366:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800736a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800736c:	2200      	movs	r2, #0
 800736e:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007372:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007374:	334c      	adds	r3, #76	@ 0x4c
 8007376:	224c      	movs	r2, #76	@ 0x4c
 8007378:	2100      	movs	r1, #0
 800737a:	4618      	mov	r0, r3
 800737c:	f003 fd4a 	bl	800ae14 <memset>
 8007380:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007382:	4a0d      	ldr	r2, [pc, #52]	@ (80073b8 <prvInitialiseNewTask+0x134>)
 8007384:	651a      	str	r2, [r3, #80]	@ 0x50
 8007386:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007388:	4a0c      	ldr	r2, [pc, #48]	@ (80073bc <prvInitialiseNewTask+0x138>)
 800738a:	655a      	str	r2, [r3, #84]	@ 0x54
 800738c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800738e:	4a0c      	ldr	r2, [pc, #48]	@ (80073c0 <prvInitialiseNewTask+0x13c>)
 8007390:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007392:	683a      	ldr	r2, [r7, #0]
 8007394:	68f9      	ldr	r1, [r7, #12]
 8007396:	69b8      	ldr	r0, [r7, #24]
 8007398:	f000 fc8e 	bl	8007cb8 <pxPortInitialiseStack>
 800739c:	4602      	mov	r2, r0
 800739e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073a0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80073a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d002      	beq.n	80073ae <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80073a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80073aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80073ac:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80073ae:	bf00      	nop
 80073b0:	3720      	adds	r7, #32
 80073b2:	46bd      	mov	sp, r7
 80073b4:	bd80      	pop	{r7, pc}
 80073b6:	bf00      	nop
 80073b8:	200046ec 	.word	0x200046ec
 80073bc:	20004754 	.word	0x20004754
 80073c0:	200047bc 	.word	0x200047bc

080073c4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80073c4:	b580      	push	{r7, lr}
 80073c6:	b082      	sub	sp, #8
 80073c8:	af00      	add	r7, sp, #0
 80073ca:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80073cc:	f000 fda4 	bl	8007f18 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80073d0:	4b2a      	ldr	r3, [pc, #168]	@ (800747c <prvAddNewTaskToReadyList+0xb8>)
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	3301      	adds	r3, #1
 80073d6:	4a29      	ldr	r2, [pc, #164]	@ (800747c <prvAddNewTaskToReadyList+0xb8>)
 80073d8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80073da:	4b29      	ldr	r3, [pc, #164]	@ (8007480 <prvAddNewTaskToReadyList+0xbc>)
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d109      	bne.n	80073f6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80073e2:	4a27      	ldr	r2, [pc, #156]	@ (8007480 <prvAddNewTaskToReadyList+0xbc>)
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80073e8:	4b24      	ldr	r3, [pc, #144]	@ (800747c <prvAddNewTaskToReadyList+0xb8>)
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	2b01      	cmp	r3, #1
 80073ee:	d110      	bne.n	8007412 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80073f0:	f000 fb38 	bl	8007a64 <prvInitialiseTaskLists>
 80073f4:	e00d      	b.n	8007412 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80073f6:	4b23      	ldr	r3, [pc, #140]	@ (8007484 <prvAddNewTaskToReadyList+0xc0>)
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d109      	bne.n	8007412 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80073fe:	4b20      	ldr	r3, [pc, #128]	@ (8007480 <prvAddNewTaskToReadyList+0xbc>)
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007408:	429a      	cmp	r2, r3
 800740a:	d802      	bhi.n	8007412 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800740c:	4a1c      	ldr	r2, [pc, #112]	@ (8007480 <prvAddNewTaskToReadyList+0xbc>)
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007412:	4b1d      	ldr	r3, [pc, #116]	@ (8007488 <prvAddNewTaskToReadyList+0xc4>)
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	3301      	adds	r3, #1
 8007418:	4a1b      	ldr	r2, [pc, #108]	@ (8007488 <prvAddNewTaskToReadyList+0xc4>)
 800741a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007420:	2201      	movs	r2, #1
 8007422:	409a      	lsls	r2, r3
 8007424:	4b19      	ldr	r3, [pc, #100]	@ (800748c <prvAddNewTaskToReadyList+0xc8>)
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	4313      	orrs	r3, r2
 800742a:	4a18      	ldr	r2, [pc, #96]	@ (800748c <prvAddNewTaskToReadyList+0xc8>)
 800742c:	6013      	str	r3, [r2, #0]
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007432:	4613      	mov	r3, r2
 8007434:	009b      	lsls	r3, r3, #2
 8007436:	4413      	add	r3, r2
 8007438:	009b      	lsls	r3, r3, #2
 800743a:	4a15      	ldr	r2, [pc, #84]	@ (8007490 <prvAddNewTaskToReadyList+0xcc>)
 800743c:	441a      	add	r2, r3
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	3304      	adds	r3, #4
 8007442:	4619      	mov	r1, r3
 8007444:	4610      	mov	r0, r2
 8007446:	f7ff fc9b 	bl	8006d80 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800744a:	f000 fd97 	bl	8007f7c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800744e:	4b0d      	ldr	r3, [pc, #52]	@ (8007484 <prvAddNewTaskToReadyList+0xc0>)
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	2b00      	cmp	r3, #0
 8007454:	d00e      	beq.n	8007474 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007456:	4b0a      	ldr	r3, [pc, #40]	@ (8007480 <prvAddNewTaskToReadyList+0xbc>)
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007460:	429a      	cmp	r2, r3
 8007462:	d207      	bcs.n	8007474 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007464:	4b0b      	ldr	r3, [pc, #44]	@ (8007494 <prvAddNewTaskToReadyList+0xd0>)
 8007466:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800746a:	601a      	str	r2, [r3, #0]
 800746c:	f3bf 8f4f 	dsb	sy
 8007470:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007474:	bf00      	nop
 8007476:	3708      	adds	r7, #8
 8007478:	46bd      	mov	sp, r7
 800747a:	bd80      	pop	{r7, pc}
 800747c:	20000a74 	.word	0x20000a74
 8007480:	20000974 	.word	0x20000974
 8007484:	20000a80 	.word	0x20000a80
 8007488:	20000a90 	.word	0x20000a90
 800748c:	20000a7c 	.word	0x20000a7c
 8007490:	20000978 	.word	0x20000978
 8007494:	e000ed04 	.word	0xe000ed04

08007498 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007498:	b580      	push	{r7, lr}
 800749a:	b084      	sub	sp, #16
 800749c:	af00      	add	r7, sp, #0
 800749e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80074a0:	2300      	movs	r3, #0
 80074a2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d018      	beq.n	80074dc <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80074aa:	4b14      	ldr	r3, [pc, #80]	@ (80074fc <vTaskDelay+0x64>)
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d00b      	beq.n	80074ca <vTaskDelay+0x32>
	__asm volatile
 80074b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074b6:	f383 8811 	msr	BASEPRI, r3
 80074ba:	f3bf 8f6f 	isb	sy
 80074be:	f3bf 8f4f 	dsb	sy
 80074c2:	60bb      	str	r3, [r7, #8]
}
 80074c4:	bf00      	nop
 80074c6:	bf00      	nop
 80074c8:	e7fd      	b.n	80074c6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80074ca:	f000 f885 	bl	80075d8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80074ce:	2100      	movs	r1, #0
 80074d0:	6878      	ldr	r0, [r7, #4]
 80074d2:	f000 fb8b 	bl	8007bec <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80074d6:	f000 f88d 	bl	80075f4 <xTaskResumeAll>
 80074da:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d107      	bne.n	80074f2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80074e2:	4b07      	ldr	r3, [pc, #28]	@ (8007500 <vTaskDelay+0x68>)
 80074e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80074e8:	601a      	str	r2, [r3, #0]
 80074ea:	f3bf 8f4f 	dsb	sy
 80074ee:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80074f2:	bf00      	nop
 80074f4:	3710      	adds	r7, #16
 80074f6:	46bd      	mov	sp, r7
 80074f8:	bd80      	pop	{r7, pc}
 80074fa:	bf00      	nop
 80074fc:	20000a9c 	.word	0x20000a9c
 8007500:	e000ed04 	.word	0xe000ed04

08007504 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007504:	b580      	push	{r7, lr}
 8007506:	b08a      	sub	sp, #40	@ 0x28
 8007508:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800750a:	2300      	movs	r3, #0
 800750c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800750e:	2300      	movs	r3, #0
 8007510:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007512:	463a      	mov	r2, r7
 8007514:	1d39      	adds	r1, r7, #4
 8007516:	f107 0308 	add.w	r3, r7, #8
 800751a:	4618      	mov	r0, r3
 800751c:	f7f9 ff7c 	bl	8001418 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007520:	6839      	ldr	r1, [r7, #0]
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	68ba      	ldr	r2, [r7, #8]
 8007526:	9202      	str	r2, [sp, #8]
 8007528:	9301      	str	r3, [sp, #4]
 800752a:	2300      	movs	r3, #0
 800752c:	9300      	str	r3, [sp, #0]
 800752e:	2300      	movs	r3, #0
 8007530:	460a      	mov	r2, r1
 8007532:	4921      	ldr	r1, [pc, #132]	@ (80075b8 <vTaskStartScheduler+0xb4>)
 8007534:	4821      	ldr	r0, [pc, #132]	@ (80075bc <vTaskStartScheduler+0xb8>)
 8007536:	f7ff fdff 	bl	8007138 <xTaskCreateStatic>
 800753a:	4603      	mov	r3, r0
 800753c:	4a20      	ldr	r2, [pc, #128]	@ (80075c0 <vTaskStartScheduler+0xbc>)
 800753e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007540:	4b1f      	ldr	r3, [pc, #124]	@ (80075c0 <vTaskStartScheduler+0xbc>)
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	2b00      	cmp	r3, #0
 8007546:	d002      	beq.n	800754e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007548:	2301      	movs	r3, #1
 800754a:	617b      	str	r3, [r7, #20]
 800754c:	e001      	b.n	8007552 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800754e:	2300      	movs	r3, #0
 8007550:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007552:	697b      	ldr	r3, [r7, #20]
 8007554:	2b01      	cmp	r3, #1
 8007556:	d11b      	bne.n	8007590 <vTaskStartScheduler+0x8c>
	__asm volatile
 8007558:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800755c:	f383 8811 	msr	BASEPRI, r3
 8007560:	f3bf 8f6f 	isb	sy
 8007564:	f3bf 8f4f 	dsb	sy
 8007568:	613b      	str	r3, [r7, #16]
}
 800756a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800756c:	4b15      	ldr	r3, [pc, #84]	@ (80075c4 <vTaskStartScheduler+0xc0>)
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	334c      	adds	r3, #76	@ 0x4c
 8007572:	4a15      	ldr	r2, [pc, #84]	@ (80075c8 <vTaskStartScheduler+0xc4>)
 8007574:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007576:	4b15      	ldr	r3, [pc, #84]	@ (80075cc <vTaskStartScheduler+0xc8>)
 8007578:	f04f 32ff 	mov.w	r2, #4294967295
 800757c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800757e:	4b14      	ldr	r3, [pc, #80]	@ (80075d0 <vTaskStartScheduler+0xcc>)
 8007580:	2201      	movs	r2, #1
 8007582:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007584:	4b13      	ldr	r3, [pc, #76]	@ (80075d4 <vTaskStartScheduler+0xd0>)
 8007586:	2200      	movs	r2, #0
 8007588:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800758a:	f000 fc21 	bl	8007dd0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800758e:	e00f      	b.n	80075b0 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007590:	697b      	ldr	r3, [r7, #20]
 8007592:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007596:	d10b      	bne.n	80075b0 <vTaskStartScheduler+0xac>
	__asm volatile
 8007598:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800759c:	f383 8811 	msr	BASEPRI, r3
 80075a0:	f3bf 8f6f 	isb	sy
 80075a4:	f3bf 8f4f 	dsb	sy
 80075a8:	60fb      	str	r3, [r7, #12]
}
 80075aa:	bf00      	nop
 80075ac:	bf00      	nop
 80075ae:	e7fd      	b.n	80075ac <vTaskStartScheduler+0xa8>
}
 80075b0:	bf00      	nop
 80075b2:	3718      	adds	r7, #24
 80075b4:	46bd      	mov	sp, r7
 80075b6:	bd80      	pop	{r7, pc}
 80075b8:	0800d990 	.word	0x0800d990
 80075bc:	08007a35 	.word	0x08007a35
 80075c0:	20000a98 	.word	0x20000a98
 80075c4:	20000974 	.word	0x20000974
 80075c8:	200004f0 	.word	0x200004f0
 80075cc:	20000a94 	.word	0x20000a94
 80075d0:	20000a80 	.word	0x20000a80
 80075d4:	20000a78 	.word	0x20000a78

080075d8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80075d8:	b480      	push	{r7}
 80075da:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80075dc:	4b04      	ldr	r3, [pc, #16]	@ (80075f0 <vTaskSuspendAll+0x18>)
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	3301      	adds	r3, #1
 80075e2:	4a03      	ldr	r2, [pc, #12]	@ (80075f0 <vTaskSuspendAll+0x18>)
 80075e4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80075e6:	bf00      	nop
 80075e8:	46bd      	mov	sp, r7
 80075ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ee:	4770      	bx	lr
 80075f0:	20000a9c 	.word	0x20000a9c

080075f4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80075f4:	b580      	push	{r7, lr}
 80075f6:	b084      	sub	sp, #16
 80075f8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80075fa:	2300      	movs	r3, #0
 80075fc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80075fe:	2300      	movs	r3, #0
 8007600:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007602:	4b42      	ldr	r3, [pc, #264]	@ (800770c <xTaskResumeAll+0x118>)
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	2b00      	cmp	r3, #0
 8007608:	d10b      	bne.n	8007622 <xTaskResumeAll+0x2e>
	__asm volatile
 800760a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800760e:	f383 8811 	msr	BASEPRI, r3
 8007612:	f3bf 8f6f 	isb	sy
 8007616:	f3bf 8f4f 	dsb	sy
 800761a:	603b      	str	r3, [r7, #0]
}
 800761c:	bf00      	nop
 800761e:	bf00      	nop
 8007620:	e7fd      	b.n	800761e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007622:	f000 fc79 	bl	8007f18 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007626:	4b39      	ldr	r3, [pc, #228]	@ (800770c <xTaskResumeAll+0x118>)
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	3b01      	subs	r3, #1
 800762c:	4a37      	ldr	r2, [pc, #220]	@ (800770c <xTaskResumeAll+0x118>)
 800762e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007630:	4b36      	ldr	r3, [pc, #216]	@ (800770c <xTaskResumeAll+0x118>)
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	2b00      	cmp	r3, #0
 8007636:	d161      	bne.n	80076fc <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007638:	4b35      	ldr	r3, [pc, #212]	@ (8007710 <xTaskResumeAll+0x11c>)
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	2b00      	cmp	r3, #0
 800763e:	d05d      	beq.n	80076fc <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007640:	e02e      	b.n	80076a0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007642:	4b34      	ldr	r3, [pc, #208]	@ (8007714 <xTaskResumeAll+0x120>)
 8007644:	68db      	ldr	r3, [r3, #12]
 8007646:	68db      	ldr	r3, [r3, #12]
 8007648:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	3318      	adds	r3, #24
 800764e:	4618      	mov	r0, r3
 8007650:	f7ff fbf3 	bl	8006e3a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	3304      	adds	r3, #4
 8007658:	4618      	mov	r0, r3
 800765a:	f7ff fbee 	bl	8006e3a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007662:	2201      	movs	r2, #1
 8007664:	409a      	lsls	r2, r3
 8007666:	4b2c      	ldr	r3, [pc, #176]	@ (8007718 <xTaskResumeAll+0x124>)
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	4313      	orrs	r3, r2
 800766c:	4a2a      	ldr	r2, [pc, #168]	@ (8007718 <xTaskResumeAll+0x124>)
 800766e:	6013      	str	r3, [r2, #0]
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007674:	4613      	mov	r3, r2
 8007676:	009b      	lsls	r3, r3, #2
 8007678:	4413      	add	r3, r2
 800767a:	009b      	lsls	r3, r3, #2
 800767c:	4a27      	ldr	r2, [pc, #156]	@ (800771c <xTaskResumeAll+0x128>)
 800767e:	441a      	add	r2, r3
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	3304      	adds	r3, #4
 8007684:	4619      	mov	r1, r3
 8007686:	4610      	mov	r0, r2
 8007688:	f7ff fb7a 	bl	8006d80 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007690:	4b23      	ldr	r3, [pc, #140]	@ (8007720 <xTaskResumeAll+0x12c>)
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007696:	429a      	cmp	r2, r3
 8007698:	d302      	bcc.n	80076a0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800769a:	4b22      	ldr	r3, [pc, #136]	@ (8007724 <xTaskResumeAll+0x130>)
 800769c:	2201      	movs	r2, #1
 800769e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80076a0:	4b1c      	ldr	r3, [pc, #112]	@ (8007714 <xTaskResumeAll+0x120>)
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d1cc      	bne.n	8007642 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d001      	beq.n	80076b2 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80076ae:	f000 fa7d 	bl	8007bac <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80076b2:	4b1d      	ldr	r3, [pc, #116]	@ (8007728 <xTaskResumeAll+0x134>)
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d010      	beq.n	80076e0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80076be:	f000 f837 	bl	8007730 <xTaskIncrementTick>
 80076c2:	4603      	mov	r3, r0
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d002      	beq.n	80076ce <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80076c8:	4b16      	ldr	r3, [pc, #88]	@ (8007724 <xTaskResumeAll+0x130>)
 80076ca:	2201      	movs	r2, #1
 80076cc:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	3b01      	subs	r3, #1
 80076d2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d1f1      	bne.n	80076be <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80076da:	4b13      	ldr	r3, [pc, #76]	@ (8007728 <xTaskResumeAll+0x134>)
 80076dc:	2200      	movs	r2, #0
 80076de:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80076e0:	4b10      	ldr	r3, [pc, #64]	@ (8007724 <xTaskResumeAll+0x130>)
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d009      	beq.n	80076fc <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80076e8:	2301      	movs	r3, #1
 80076ea:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80076ec:	4b0f      	ldr	r3, [pc, #60]	@ (800772c <xTaskResumeAll+0x138>)
 80076ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80076f2:	601a      	str	r2, [r3, #0]
 80076f4:	f3bf 8f4f 	dsb	sy
 80076f8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80076fc:	f000 fc3e 	bl	8007f7c <vPortExitCritical>

	return xAlreadyYielded;
 8007700:	68bb      	ldr	r3, [r7, #8]
}
 8007702:	4618      	mov	r0, r3
 8007704:	3710      	adds	r7, #16
 8007706:	46bd      	mov	sp, r7
 8007708:	bd80      	pop	{r7, pc}
 800770a:	bf00      	nop
 800770c:	20000a9c 	.word	0x20000a9c
 8007710:	20000a74 	.word	0x20000a74
 8007714:	20000a34 	.word	0x20000a34
 8007718:	20000a7c 	.word	0x20000a7c
 800771c:	20000978 	.word	0x20000978
 8007720:	20000974 	.word	0x20000974
 8007724:	20000a88 	.word	0x20000a88
 8007728:	20000a84 	.word	0x20000a84
 800772c:	e000ed04 	.word	0xe000ed04

08007730 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007730:	b580      	push	{r7, lr}
 8007732:	b086      	sub	sp, #24
 8007734:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007736:	2300      	movs	r3, #0
 8007738:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800773a:	4b4f      	ldr	r3, [pc, #316]	@ (8007878 <xTaskIncrementTick+0x148>)
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	2b00      	cmp	r3, #0
 8007740:	f040 808f 	bne.w	8007862 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007744:	4b4d      	ldr	r3, [pc, #308]	@ (800787c <xTaskIncrementTick+0x14c>)
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	3301      	adds	r3, #1
 800774a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800774c:	4a4b      	ldr	r2, [pc, #300]	@ (800787c <xTaskIncrementTick+0x14c>)
 800774e:	693b      	ldr	r3, [r7, #16]
 8007750:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007752:	693b      	ldr	r3, [r7, #16]
 8007754:	2b00      	cmp	r3, #0
 8007756:	d121      	bne.n	800779c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8007758:	4b49      	ldr	r3, [pc, #292]	@ (8007880 <xTaskIncrementTick+0x150>)
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	2b00      	cmp	r3, #0
 8007760:	d00b      	beq.n	800777a <xTaskIncrementTick+0x4a>
	__asm volatile
 8007762:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007766:	f383 8811 	msr	BASEPRI, r3
 800776a:	f3bf 8f6f 	isb	sy
 800776e:	f3bf 8f4f 	dsb	sy
 8007772:	603b      	str	r3, [r7, #0]
}
 8007774:	bf00      	nop
 8007776:	bf00      	nop
 8007778:	e7fd      	b.n	8007776 <xTaskIncrementTick+0x46>
 800777a:	4b41      	ldr	r3, [pc, #260]	@ (8007880 <xTaskIncrementTick+0x150>)
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	60fb      	str	r3, [r7, #12]
 8007780:	4b40      	ldr	r3, [pc, #256]	@ (8007884 <xTaskIncrementTick+0x154>)
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	4a3e      	ldr	r2, [pc, #248]	@ (8007880 <xTaskIncrementTick+0x150>)
 8007786:	6013      	str	r3, [r2, #0]
 8007788:	4a3e      	ldr	r2, [pc, #248]	@ (8007884 <xTaskIncrementTick+0x154>)
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	6013      	str	r3, [r2, #0]
 800778e:	4b3e      	ldr	r3, [pc, #248]	@ (8007888 <xTaskIncrementTick+0x158>)
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	3301      	adds	r3, #1
 8007794:	4a3c      	ldr	r2, [pc, #240]	@ (8007888 <xTaskIncrementTick+0x158>)
 8007796:	6013      	str	r3, [r2, #0]
 8007798:	f000 fa08 	bl	8007bac <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800779c:	4b3b      	ldr	r3, [pc, #236]	@ (800788c <xTaskIncrementTick+0x15c>)
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	693a      	ldr	r2, [r7, #16]
 80077a2:	429a      	cmp	r2, r3
 80077a4:	d348      	bcc.n	8007838 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80077a6:	4b36      	ldr	r3, [pc, #216]	@ (8007880 <xTaskIncrementTick+0x150>)
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d104      	bne.n	80077ba <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80077b0:	4b36      	ldr	r3, [pc, #216]	@ (800788c <xTaskIncrementTick+0x15c>)
 80077b2:	f04f 32ff 	mov.w	r2, #4294967295
 80077b6:	601a      	str	r2, [r3, #0]
					break;
 80077b8:	e03e      	b.n	8007838 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80077ba:	4b31      	ldr	r3, [pc, #196]	@ (8007880 <xTaskIncrementTick+0x150>)
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	68db      	ldr	r3, [r3, #12]
 80077c0:	68db      	ldr	r3, [r3, #12]
 80077c2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80077c4:	68bb      	ldr	r3, [r7, #8]
 80077c6:	685b      	ldr	r3, [r3, #4]
 80077c8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80077ca:	693a      	ldr	r2, [r7, #16]
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	429a      	cmp	r2, r3
 80077d0:	d203      	bcs.n	80077da <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80077d2:	4a2e      	ldr	r2, [pc, #184]	@ (800788c <xTaskIncrementTick+0x15c>)
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80077d8:	e02e      	b.n	8007838 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80077da:	68bb      	ldr	r3, [r7, #8]
 80077dc:	3304      	adds	r3, #4
 80077de:	4618      	mov	r0, r3
 80077e0:	f7ff fb2b 	bl	8006e3a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80077e4:	68bb      	ldr	r3, [r7, #8]
 80077e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d004      	beq.n	80077f6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80077ec:	68bb      	ldr	r3, [r7, #8]
 80077ee:	3318      	adds	r3, #24
 80077f0:	4618      	mov	r0, r3
 80077f2:	f7ff fb22 	bl	8006e3a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80077f6:	68bb      	ldr	r3, [r7, #8]
 80077f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077fa:	2201      	movs	r2, #1
 80077fc:	409a      	lsls	r2, r3
 80077fe:	4b24      	ldr	r3, [pc, #144]	@ (8007890 <xTaskIncrementTick+0x160>)
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	4313      	orrs	r3, r2
 8007804:	4a22      	ldr	r2, [pc, #136]	@ (8007890 <xTaskIncrementTick+0x160>)
 8007806:	6013      	str	r3, [r2, #0]
 8007808:	68bb      	ldr	r3, [r7, #8]
 800780a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800780c:	4613      	mov	r3, r2
 800780e:	009b      	lsls	r3, r3, #2
 8007810:	4413      	add	r3, r2
 8007812:	009b      	lsls	r3, r3, #2
 8007814:	4a1f      	ldr	r2, [pc, #124]	@ (8007894 <xTaskIncrementTick+0x164>)
 8007816:	441a      	add	r2, r3
 8007818:	68bb      	ldr	r3, [r7, #8]
 800781a:	3304      	adds	r3, #4
 800781c:	4619      	mov	r1, r3
 800781e:	4610      	mov	r0, r2
 8007820:	f7ff faae 	bl	8006d80 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007824:	68bb      	ldr	r3, [r7, #8]
 8007826:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007828:	4b1b      	ldr	r3, [pc, #108]	@ (8007898 <xTaskIncrementTick+0x168>)
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800782e:	429a      	cmp	r2, r3
 8007830:	d3b9      	bcc.n	80077a6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8007832:	2301      	movs	r3, #1
 8007834:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007836:	e7b6      	b.n	80077a6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007838:	4b17      	ldr	r3, [pc, #92]	@ (8007898 <xTaskIncrementTick+0x168>)
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800783e:	4915      	ldr	r1, [pc, #84]	@ (8007894 <xTaskIncrementTick+0x164>)
 8007840:	4613      	mov	r3, r2
 8007842:	009b      	lsls	r3, r3, #2
 8007844:	4413      	add	r3, r2
 8007846:	009b      	lsls	r3, r3, #2
 8007848:	440b      	add	r3, r1
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	2b01      	cmp	r3, #1
 800784e:	d901      	bls.n	8007854 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8007850:	2301      	movs	r3, #1
 8007852:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007854:	4b11      	ldr	r3, [pc, #68]	@ (800789c <xTaskIncrementTick+0x16c>)
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	2b00      	cmp	r3, #0
 800785a:	d007      	beq.n	800786c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800785c:	2301      	movs	r3, #1
 800785e:	617b      	str	r3, [r7, #20]
 8007860:	e004      	b.n	800786c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007862:	4b0f      	ldr	r3, [pc, #60]	@ (80078a0 <xTaskIncrementTick+0x170>)
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	3301      	adds	r3, #1
 8007868:	4a0d      	ldr	r2, [pc, #52]	@ (80078a0 <xTaskIncrementTick+0x170>)
 800786a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800786c:	697b      	ldr	r3, [r7, #20]
}
 800786e:	4618      	mov	r0, r3
 8007870:	3718      	adds	r7, #24
 8007872:	46bd      	mov	sp, r7
 8007874:	bd80      	pop	{r7, pc}
 8007876:	bf00      	nop
 8007878:	20000a9c 	.word	0x20000a9c
 800787c:	20000a78 	.word	0x20000a78
 8007880:	20000a2c 	.word	0x20000a2c
 8007884:	20000a30 	.word	0x20000a30
 8007888:	20000a8c 	.word	0x20000a8c
 800788c:	20000a94 	.word	0x20000a94
 8007890:	20000a7c 	.word	0x20000a7c
 8007894:	20000978 	.word	0x20000978
 8007898:	20000974 	.word	0x20000974
 800789c:	20000a88 	.word	0x20000a88
 80078a0:	20000a84 	.word	0x20000a84

080078a4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80078a4:	b480      	push	{r7}
 80078a6:	b087      	sub	sp, #28
 80078a8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80078aa:	4b2a      	ldr	r3, [pc, #168]	@ (8007954 <vTaskSwitchContext+0xb0>)
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d003      	beq.n	80078ba <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80078b2:	4b29      	ldr	r3, [pc, #164]	@ (8007958 <vTaskSwitchContext+0xb4>)
 80078b4:	2201      	movs	r2, #1
 80078b6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80078b8:	e045      	b.n	8007946 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 80078ba:	4b27      	ldr	r3, [pc, #156]	@ (8007958 <vTaskSwitchContext+0xb4>)
 80078bc:	2200      	movs	r2, #0
 80078be:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80078c0:	4b26      	ldr	r3, [pc, #152]	@ (800795c <vTaskSwitchContext+0xb8>)
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	fab3 f383 	clz	r3, r3
 80078cc:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80078ce:	7afb      	ldrb	r3, [r7, #11]
 80078d0:	f1c3 031f 	rsb	r3, r3, #31
 80078d4:	617b      	str	r3, [r7, #20]
 80078d6:	4922      	ldr	r1, [pc, #136]	@ (8007960 <vTaskSwitchContext+0xbc>)
 80078d8:	697a      	ldr	r2, [r7, #20]
 80078da:	4613      	mov	r3, r2
 80078dc:	009b      	lsls	r3, r3, #2
 80078de:	4413      	add	r3, r2
 80078e0:	009b      	lsls	r3, r3, #2
 80078e2:	440b      	add	r3, r1
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d10b      	bne.n	8007902 <vTaskSwitchContext+0x5e>
	__asm volatile
 80078ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078ee:	f383 8811 	msr	BASEPRI, r3
 80078f2:	f3bf 8f6f 	isb	sy
 80078f6:	f3bf 8f4f 	dsb	sy
 80078fa:	607b      	str	r3, [r7, #4]
}
 80078fc:	bf00      	nop
 80078fe:	bf00      	nop
 8007900:	e7fd      	b.n	80078fe <vTaskSwitchContext+0x5a>
 8007902:	697a      	ldr	r2, [r7, #20]
 8007904:	4613      	mov	r3, r2
 8007906:	009b      	lsls	r3, r3, #2
 8007908:	4413      	add	r3, r2
 800790a:	009b      	lsls	r3, r3, #2
 800790c:	4a14      	ldr	r2, [pc, #80]	@ (8007960 <vTaskSwitchContext+0xbc>)
 800790e:	4413      	add	r3, r2
 8007910:	613b      	str	r3, [r7, #16]
 8007912:	693b      	ldr	r3, [r7, #16]
 8007914:	685b      	ldr	r3, [r3, #4]
 8007916:	685a      	ldr	r2, [r3, #4]
 8007918:	693b      	ldr	r3, [r7, #16]
 800791a:	605a      	str	r2, [r3, #4]
 800791c:	693b      	ldr	r3, [r7, #16]
 800791e:	685a      	ldr	r2, [r3, #4]
 8007920:	693b      	ldr	r3, [r7, #16]
 8007922:	3308      	adds	r3, #8
 8007924:	429a      	cmp	r2, r3
 8007926:	d104      	bne.n	8007932 <vTaskSwitchContext+0x8e>
 8007928:	693b      	ldr	r3, [r7, #16]
 800792a:	685b      	ldr	r3, [r3, #4]
 800792c:	685a      	ldr	r2, [r3, #4]
 800792e:	693b      	ldr	r3, [r7, #16]
 8007930:	605a      	str	r2, [r3, #4]
 8007932:	693b      	ldr	r3, [r7, #16]
 8007934:	685b      	ldr	r3, [r3, #4]
 8007936:	68db      	ldr	r3, [r3, #12]
 8007938:	4a0a      	ldr	r2, [pc, #40]	@ (8007964 <vTaskSwitchContext+0xc0>)
 800793a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800793c:	4b09      	ldr	r3, [pc, #36]	@ (8007964 <vTaskSwitchContext+0xc0>)
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	334c      	adds	r3, #76	@ 0x4c
 8007942:	4a09      	ldr	r2, [pc, #36]	@ (8007968 <vTaskSwitchContext+0xc4>)
 8007944:	6013      	str	r3, [r2, #0]
}
 8007946:	bf00      	nop
 8007948:	371c      	adds	r7, #28
 800794a:	46bd      	mov	sp, r7
 800794c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007950:	4770      	bx	lr
 8007952:	bf00      	nop
 8007954:	20000a9c 	.word	0x20000a9c
 8007958:	20000a88 	.word	0x20000a88
 800795c:	20000a7c 	.word	0x20000a7c
 8007960:	20000978 	.word	0x20000978
 8007964:	20000974 	.word	0x20000974
 8007968:	200004f0 	.word	0x200004f0

0800796c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800796c:	b580      	push	{r7, lr}
 800796e:	b086      	sub	sp, #24
 8007970:	af00      	add	r7, sp, #0
 8007972:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	68db      	ldr	r3, [r3, #12]
 8007978:	68db      	ldr	r3, [r3, #12]
 800797a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800797c:	693b      	ldr	r3, [r7, #16]
 800797e:	2b00      	cmp	r3, #0
 8007980:	d10b      	bne.n	800799a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8007982:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007986:	f383 8811 	msr	BASEPRI, r3
 800798a:	f3bf 8f6f 	isb	sy
 800798e:	f3bf 8f4f 	dsb	sy
 8007992:	60fb      	str	r3, [r7, #12]
}
 8007994:	bf00      	nop
 8007996:	bf00      	nop
 8007998:	e7fd      	b.n	8007996 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800799a:	693b      	ldr	r3, [r7, #16]
 800799c:	3318      	adds	r3, #24
 800799e:	4618      	mov	r0, r3
 80079a0:	f7ff fa4b 	bl	8006e3a <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80079a4:	4b1d      	ldr	r3, [pc, #116]	@ (8007a1c <xTaskRemoveFromEventList+0xb0>)
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d11c      	bne.n	80079e6 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80079ac:	693b      	ldr	r3, [r7, #16]
 80079ae:	3304      	adds	r3, #4
 80079b0:	4618      	mov	r0, r3
 80079b2:	f7ff fa42 	bl	8006e3a <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80079b6:	693b      	ldr	r3, [r7, #16]
 80079b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079ba:	2201      	movs	r2, #1
 80079bc:	409a      	lsls	r2, r3
 80079be:	4b18      	ldr	r3, [pc, #96]	@ (8007a20 <xTaskRemoveFromEventList+0xb4>)
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	4313      	orrs	r3, r2
 80079c4:	4a16      	ldr	r2, [pc, #88]	@ (8007a20 <xTaskRemoveFromEventList+0xb4>)
 80079c6:	6013      	str	r3, [r2, #0]
 80079c8:	693b      	ldr	r3, [r7, #16]
 80079ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80079cc:	4613      	mov	r3, r2
 80079ce:	009b      	lsls	r3, r3, #2
 80079d0:	4413      	add	r3, r2
 80079d2:	009b      	lsls	r3, r3, #2
 80079d4:	4a13      	ldr	r2, [pc, #76]	@ (8007a24 <xTaskRemoveFromEventList+0xb8>)
 80079d6:	441a      	add	r2, r3
 80079d8:	693b      	ldr	r3, [r7, #16]
 80079da:	3304      	adds	r3, #4
 80079dc:	4619      	mov	r1, r3
 80079de:	4610      	mov	r0, r2
 80079e0:	f7ff f9ce 	bl	8006d80 <vListInsertEnd>
 80079e4:	e005      	b.n	80079f2 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80079e6:	693b      	ldr	r3, [r7, #16]
 80079e8:	3318      	adds	r3, #24
 80079ea:	4619      	mov	r1, r3
 80079ec:	480e      	ldr	r0, [pc, #56]	@ (8007a28 <xTaskRemoveFromEventList+0xbc>)
 80079ee:	f7ff f9c7 	bl	8006d80 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80079f2:	693b      	ldr	r3, [r7, #16]
 80079f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80079f6:	4b0d      	ldr	r3, [pc, #52]	@ (8007a2c <xTaskRemoveFromEventList+0xc0>)
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079fc:	429a      	cmp	r2, r3
 80079fe:	d905      	bls.n	8007a0c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007a00:	2301      	movs	r3, #1
 8007a02:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007a04:	4b0a      	ldr	r3, [pc, #40]	@ (8007a30 <xTaskRemoveFromEventList+0xc4>)
 8007a06:	2201      	movs	r2, #1
 8007a08:	601a      	str	r2, [r3, #0]
 8007a0a:	e001      	b.n	8007a10 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8007a0c:	2300      	movs	r3, #0
 8007a0e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007a10:	697b      	ldr	r3, [r7, #20]
}
 8007a12:	4618      	mov	r0, r3
 8007a14:	3718      	adds	r7, #24
 8007a16:	46bd      	mov	sp, r7
 8007a18:	bd80      	pop	{r7, pc}
 8007a1a:	bf00      	nop
 8007a1c:	20000a9c 	.word	0x20000a9c
 8007a20:	20000a7c 	.word	0x20000a7c
 8007a24:	20000978 	.word	0x20000978
 8007a28:	20000a34 	.word	0x20000a34
 8007a2c:	20000974 	.word	0x20000974
 8007a30:	20000a88 	.word	0x20000a88

08007a34 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007a34:	b580      	push	{r7, lr}
 8007a36:	b082      	sub	sp, #8
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007a3c:	f000 f852 	bl	8007ae4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007a40:	4b06      	ldr	r3, [pc, #24]	@ (8007a5c <prvIdleTask+0x28>)
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	2b01      	cmp	r3, #1
 8007a46:	d9f9      	bls.n	8007a3c <prvIdleTask+0x8>
			{
				taskYIELD();
 8007a48:	4b05      	ldr	r3, [pc, #20]	@ (8007a60 <prvIdleTask+0x2c>)
 8007a4a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007a4e:	601a      	str	r2, [r3, #0]
 8007a50:	f3bf 8f4f 	dsb	sy
 8007a54:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007a58:	e7f0      	b.n	8007a3c <prvIdleTask+0x8>
 8007a5a:	bf00      	nop
 8007a5c:	20000978 	.word	0x20000978
 8007a60:	e000ed04 	.word	0xe000ed04

08007a64 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007a64:	b580      	push	{r7, lr}
 8007a66:	b082      	sub	sp, #8
 8007a68:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007a6a:	2300      	movs	r3, #0
 8007a6c:	607b      	str	r3, [r7, #4]
 8007a6e:	e00c      	b.n	8007a8a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007a70:	687a      	ldr	r2, [r7, #4]
 8007a72:	4613      	mov	r3, r2
 8007a74:	009b      	lsls	r3, r3, #2
 8007a76:	4413      	add	r3, r2
 8007a78:	009b      	lsls	r3, r3, #2
 8007a7a:	4a12      	ldr	r2, [pc, #72]	@ (8007ac4 <prvInitialiseTaskLists+0x60>)
 8007a7c:	4413      	add	r3, r2
 8007a7e:	4618      	mov	r0, r3
 8007a80:	f7ff f951 	bl	8006d26 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	3301      	adds	r3, #1
 8007a88:	607b      	str	r3, [r7, #4]
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	2b06      	cmp	r3, #6
 8007a8e:	d9ef      	bls.n	8007a70 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007a90:	480d      	ldr	r0, [pc, #52]	@ (8007ac8 <prvInitialiseTaskLists+0x64>)
 8007a92:	f7ff f948 	bl	8006d26 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007a96:	480d      	ldr	r0, [pc, #52]	@ (8007acc <prvInitialiseTaskLists+0x68>)
 8007a98:	f7ff f945 	bl	8006d26 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007a9c:	480c      	ldr	r0, [pc, #48]	@ (8007ad0 <prvInitialiseTaskLists+0x6c>)
 8007a9e:	f7ff f942 	bl	8006d26 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007aa2:	480c      	ldr	r0, [pc, #48]	@ (8007ad4 <prvInitialiseTaskLists+0x70>)
 8007aa4:	f7ff f93f 	bl	8006d26 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007aa8:	480b      	ldr	r0, [pc, #44]	@ (8007ad8 <prvInitialiseTaskLists+0x74>)
 8007aaa:	f7ff f93c 	bl	8006d26 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007aae:	4b0b      	ldr	r3, [pc, #44]	@ (8007adc <prvInitialiseTaskLists+0x78>)
 8007ab0:	4a05      	ldr	r2, [pc, #20]	@ (8007ac8 <prvInitialiseTaskLists+0x64>)
 8007ab2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007ab4:	4b0a      	ldr	r3, [pc, #40]	@ (8007ae0 <prvInitialiseTaskLists+0x7c>)
 8007ab6:	4a05      	ldr	r2, [pc, #20]	@ (8007acc <prvInitialiseTaskLists+0x68>)
 8007ab8:	601a      	str	r2, [r3, #0]
}
 8007aba:	bf00      	nop
 8007abc:	3708      	adds	r7, #8
 8007abe:	46bd      	mov	sp, r7
 8007ac0:	bd80      	pop	{r7, pc}
 8007ac2:	bf00      	nop
 8007ac4:	20000978 	.word	0x20000978
 8007ac8:	20000a04 	.word	0x20000a04
 8007acc:	20000a18 	.word	0x20000a18
 8007ad0:	20000a34 	.word	0x20000a34
 8007ad4:	20000a48 	.word	0x20000a48
 8007ad8:	20000a60 	.word	0x20000a60
 8007adc:	20000a2c 	.word	0x20000a2c
 8007ae0:	20000a30 	.word	0x20000a30

08007ae4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007ae4:	b580      	push	{r7, lr}
 8007ae6:	b082      	sub	sp, #8
 8007ae8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007aea:	e019      	b.n	8007b20 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007aec:	f000 fa14 	bl	8007f18 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007af0:	4b10      	ldr	r3, [pc, #64]	@ (8007b34 <prvCheckTasksWaitingTermination+0x50>)
 8007af2:	68db      	ldr	r3, [r3, #12]
 8007af4:	68db      	ldr	r3, [r3, #12]
 8007af6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	3304      	adds	r3, #4
 8007afc:	4618      	mov	r0, r3
 8007afe:	f7ff f99c 	bl	8006e3a <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007b02:	4b0d      	ldr	r3, [pc, #52]	@ (8007b38 <prvCheckTasksWaitingTermination+0x54>)
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	3b01      	subs	r3, #1
 8007b08:	4a0b      	ldr	r2, [pc, #44]	@ (8007b38 <prvCheckTasksWaitingTermination+0x54>)
 8007b0a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007b0c:	4b0b      	ldr	r3, [pc, #44]	@ (8007b3c <prvCheckTasksWaitingTermination+0x58>)
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	3b01      	subs	r3, #1
 8007b12:	4a0a      	ldr	r2, [pc, #40]	@ (8007b3c <prvCheckTasksWaitingTermination+0x58>)
 8007b14:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007b16:	f000 fa31 	bl	8007f7c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007b1a:	6878      	ldr	r0, [r7, #4]
 8007b1c:	f000 f810 	bl	8007b40 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007b20:	4b06      	ldr	r3, [pc, #24]	@ (8007b3c <prvCheckTasksWaitingTermination+0x58>)
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d1e1      	bne.n	8007aec <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007b28:	bf00      	nop
 8007b2a:	bf00      	nop
 8007b2c:	3708      	adds	r7, #8
 8007b2e:	46bd      	mov	sp, r7
 8007b30:	bd80      	pop	{r7, pc}
 8007b32:	bf00      	nop
 8007b34:	20000a48 	.word	0x20000a48
 8007b38:	20000a74 	.word	0x20000a74
 8007b3c:	20000a5c 	.word	0x20000a5c

08007b40 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007b40:	b580      	push	{r7, lr}
 8007b42:	b084      	sub	sp, #16
 8007b44:	af00      	add	r7, sp, #0
 8007b46:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	334c      	adds	r3, #76	@ 0x4c
 8007b4c:	4618      	mov	r0, r3
 8007b4e:	f003 f98f 	bl	800ae70 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d108      	bne.n	8007b6e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b60:	4618      	mov	r0, r3
 8007b62:	f000 fbc9 	bl	80082f8 <vPortFree>
				vPortFree( pxTCB );
 8007b66:	6878      	ldr	r0, [r7, #4]
 8007b68:	f000 fbc6 	bl	80082f8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007b6c:	e019      	b.n	8007ba2 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8007b74:	2b01      	cmp	r3, #1
 8007b76:	d103      	bne.n	8007b80 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007b78:	6878      	ldr	r0, [r7, #4]
 8007b7a:	f000 fbbd 	bl	80082f8 <vPortFree>
	}
 8007b7e:	e010      	b.n	8007ba2 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8007b86:	2b02      	cmp	r3, #2
 8007b88:	d00b      	beq.n	8007ba2 <prvDeleteTCB+0x62>
	__asm volatile
 8007b8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b8e:	f383 8811 	msr	BASEPRI, r3
 8007b92:	f3bf 8f6f 	isb	sy
 8007b96:	f3bf 8f4f 	dsb	sy
 8007b9a:	60fb      	str	r3, [r7, #12]
}
 8007b9c:	bf00      	nop
 8007b9e:	bf00      	nop
 8007ba0:	e7fd      	b.n	8007b9e <prvDeleteTCB+0x5e>
	}
 8007ba2:	bf00      	nop
 8007ba4:	3710      	adds	r7, #16
 8007ba6:	46bd      	mov	sp, r7
 8007ba8:	bd80      	pop	{r7, pc}
	...

08007bac <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007bac:	b480      	push	{r7}
 8007bae:	b083      	sub	sp, #12
 8007bb0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007bb2:	4b0c      	ldr	r3, [pc, #48]	@ (8007be4 <prvResetNextTaskUnblockTime+0x38>)
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d104      	bne.n	8007bc6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007bbc:	4b0a      	ldr	r3, [pc, #40]	@ (8007be8 <prvResetNextTaskUnblockTime+0x3c>)
 8007bbe:	f04f 32ff 	mov.w	r2, #4294967295
 8007bc2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007bc4:	e008      	b.n	8007bd8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007bc6:	4b07      	ldr	r3, [pc, #28]	@ (8007be4 <prvResetNextTaskUnblockTime+0x38>)
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	68db      	ldr	r3, [r3, #12]
 8007bcc:	68db      	ldr	r3, [r3, #12]
 8007bce:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	685b      	ldr	r3, [r3, #4]
 8007bd4:	4a04      	ldr	r2, [pc, #16]	@ (8007be8 <prvResetNextTaskUnblockTime+0x3c>)
 8007bd6:	6013      	str	r3, [r2, #0]
}
 8007bd8:	bf00      	nop
 8007bda:	370c      	adds	r7, #12
 8007bdc:	46bd      	mov	sp, r7
 8007bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be2:	4770      	bx	lr
 8007be4:	20000a2c 	.word	0x20000a2c
 8007be8:	20000a94 	.word	0x20000a94

08007bec <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007bec:	b580      	push	{r7, lr}
 8007bee:	b084      	sub	sp, #16
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	6078      	str	r0, [r7, #4]
 8007bf4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007bf6:	4b29      	ldr	r3, [pc, #164]	@ (8007c9c <prvAddCurrentTaskToDelayedList+0xb0>)
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007bfc:	4b28      	ldr	r3, [pc, #160]	@ (8007ca0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	3304      	adds	r3, #4
 8007c02:	4618      	mov	r0, r3
 8007c04:	f7ff f919 	bl	8006e3a <uxListRemove>
 8007c08:	4603      	mov	r3, r0
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d10b      	bne.n	8007c26 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8007c0e:	4b24      	ldr	r3, [pc, #144]	@ (8007ca0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c14:	2201      	movs	r2, #1
 8007c16:	fa02 f303 	lsl.w	r3, r2, r3
 8007c1a:	43da      	mvns	r2, r3
 8007c1c:	4b21      	ldr	r3, [pc, #132]	@ (8007ca4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	4013      	ands	r3, r2
 8007c22:	4a20      	ldr	r2, [pc, #128]	@ (8007ca4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007c24:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c2c:	d10a      	bne.n	8007c44 <prvAddCurrentTaskToDelayedList+0x58>
 8007c2e:	683b      	ldr	r3, [r7, #0]
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d007      	beq.n	8007c44 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007c34:	4b1a      	ldr	r3, [pc, #104]	@ (8007ca0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	3304      	adds	r3, #4
 8007c3a:	4619      	mov	r1, r3
 8007c3c:	481a      	ldr	r0, [pc, #104]	@ (8007ca8 <prvAddCurrentTaskToDelayedList+0xbc>)
 8007c3e:	f7ff f89f 	bl	8006d80 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007c42:	e026      	b.n	8007c92 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007c44:	68fa      	ldr	r2, [r7, #12]
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	4413      	add	r3, r2
 8007c4a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007c4c:	4b14      	ldr	r3, [pc, #80]	@ (8007ca0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	68ba      	ldr	r2, [r7, #8]
 8007c52:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007c54:	68ba      	ldr	r2, [r7, #8]
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	429a      	cmp	r2, r3
 8007c5a:	d209      	bcs.n	8007c70 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007c5c:	4b13      	ldr	r3, [pc, #76]	@ (8007cac <prvAddCurrentTaskToDelayedList+0xc0>)
 8007c5e:	681a      	ldr	r2, [r3, #0]
 8007c60:	4b0f      	ldr	r3, [pc, #60]	@ (8007ca0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	3304      	adds	r3, #4
 8007c66:	4619      	mov	r1, r3
 8007c68:	4610      	mov	r0, r2
 8007c6a:	f7ff f8ad 	bl	8006dc8 <vListInsert>
}
 8007c6e:	e010      	b.n	8007c92 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007c70:	4b0f      	ldr	r3, [pc, #60]	@ (8007cb0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8007c72:	681a      	ldr	r2, [r3, #0]
 8007c74:	4b0a      	ldr	r3, [pc, #40]	@ (8007ca0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	3304      	adds	r3, #4
 8007c7a:	4619      	mov	r1, r3
 8007c7c:	4610      	mov	r0, r2
 8007c7e:	f7ff f8a3 	bl	8006dc8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007c82:	4b0c      	ldr	r3, [pc, #48]	@ (8007cb4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	68ba      	ldr	r2, [r7, #8]
 8007c88:	429a      	cmp	r2, r3
 8007c8a:	d202      	bcs.n	8007c92 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8007c8c:	4a09      	ldr	r2, [pc, #36]	@ (8007cb4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007c8e:	68bb      	ldr	r3, [r7, #8]
 8007c90:	6013      	str	r3, [r2, #0]
}
 8007c92:	bf00      	nop
 8007c94:	3710      	adds	r7, #16
 8007c96:	46bd      	mov	sp, r7
 8007c98:	bd80      	pop	{r7, pc}
 8007c9a:	bf00      	nop
 8007c9c:	20000a78 	.word	0x20000a78
 8007ca0:	20000974 	.word	0x20000974
 8007ca4:	20000a7c 	.word	0x20000a7c
 8007ca8:	20000a60 	.word	0x20000a60
 8007cac:	20000a30 	.word	0x20000a30
 8007cb0:	20000a2c 	.word	0x20000a2c
 8007cb4:	20000a94 	.word	0x20000a94

08007cb8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007cb8:	b480      	push	{r7}
 8007cba:	b085      	sub	sp, #20
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	60f8      	str	r0, [r7, #12]
 8007cc0:	60b9      	str	r1, [r7, #8]
 8007cc2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	3b04      	subs	r3, #4
 8007cc8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007cd0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	3b04      	subs	r3, #4
 8007cd6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007cd8:	68bb      	ldr	r3, [r7, #8]
 8007cda:	f023 0201 	bic.w	r2, r3, #1
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	3b04      	subs	r3, #4
 8007ce6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007ce8:	4a0c      	ldr	r2, [pc, #48]	@ (8007d1c <pxPortInitialiseStack+0x64>)
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	3b14      	subs	r3, #20
 8007cf2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007cf4:	687a      	ldr	r2, [r7, #4]
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	3b04      	subs	r3, #4
 8007cfe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	f06f 0202 	mvn.w	r2, #2
 8007d06:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	3b20      	subs	r3, #32
 8007d0c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007d0e:	68fb      	ldr	r3, [r7, #12]
}
 8007d10:	4618      	mov	r0, r3
 8007d12:	3714      	adds	r7, #20
 8007d14:	46bd      	mov	sp, r7
 8007d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d1a:	4770      	bx	lr
 8007d1c:	08007d21 	.word	0x08007d21

08007d20 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007d20:	b480      	push	{r7}
 8007d22:	b085      	sub	sp, #20
 8007d24:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007d26:	2300      	movs	r3, #0
 8007d28:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007d2a:	4b13      	ldr	r3, [pc, #76]	@ (8007d78 <prvTaskExitError+0x58>)
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d32:	d00b      	beq.n	8007d4c <prvTaskExitError+0x2c>
	__asm volatile
 8007d34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d38:	f383 8811 	msr	BASEPRI, r3
 8007d3c:	f3bf 8f6f 	isb	sy
 8007d40:	f3bf 8f4f 	dsb	sy
 8007d44:	60fb      	str	r3, [r7, #12]
}
 8007d46:	bf00      	nop
 8007d48:	bf00      	nop
 8007d4a:	e7fd      	b.n	8007d48 <prvTaskExitError+0x28>
	__asm volatile
 8007d4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d50:	f383 8811 	msr	BASEPRI, r3
 8007d54:	f3bf 8f6f 	isb	sy
 8007d58:	f3bf 8f4f 	dsb	sy
 8007d5c:	60bb      	str	r3, [r7, #8]
}
 8007d5e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007d60:	bf00      	nop
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d0fc      	beq.n	8007d62 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007d68:	bf00      	nop
 8007d6a:	bf00      	nop
 8007d6c:	3714      	adds	r7, #20
 8007d6e:	46bd      	mov	sp, r7
 8007d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d74:	4770      	bx	lr
 8007d76:	bf00      	nop
 8007d78:	20000374 	.word	0x20000374
 8007d7c:	00000000 	.word	0x00000000

08007d80 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007d80:	4b07      	ldr	r3, [pc, #28]	@ (8007da0 <pxCurrentTCBConst2>)
 8007d82:	6819      	ldr	r1, [r3, #0]
 8007d84:	6808      	ldr	r0, [r1, #0]
 8007d86:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d8a:	f380 8809 	msr	PSP, r0
 8007d8e:	f3bf 8f6f 	isb	sy
 8007d92:	f04f 0000 	mov.w	r0, #0
 8007d96:	f380 8811 	msr	BASEPRI, r0
 8007d9a:	4770      	bx	lr
 8007d9c:	f3af 8000 	nop.w

08007da0 <pxCurrentTCBConst2>:
 8007da0:	20000974 	.word	0x20000974
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007da4:	bf00      	nop
 8007da6:	bf00      	nop

08007da8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007da8:	4808      	ldr	r0, [pc, #32]	@ (8007dcc <prvPortStartFirstTask+0x24>)
 8007daa:	6800      	ldr	r0, [r0, #0]
 8007dac:	6800      	ldr	r0, [r0, #0]
 8007dae:	f380 8808 	msr	MSP, r0
 8007db2:	f04f 0000 	mov.w	r0, #0
 8007db6:	f380 8814 	msr	CONTROL, r0
 8007dba:	b662      	cpsie	i
 8007dbc:	b661      	cpsie	f
 8007dbe:	f3bf 8f4f 	dsb	sy
 8007dc2:	f3bf 8f6f 	isb	sy
 8007dc6:	df00      	svc	0
 8007dc8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007dca:	bf00      	nop
 8007dcc:	e000ed08 	.word	0xe000ed08

08007dd0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007dd0:	b580      	push	{r7, lr}
 8007dd2:	b086      	sub	sp, #24
 8007dd4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007dd6:	4b47      	ldr	r3, [pc, #284]	@ (8007ef4 <xPortStartScheduler+0x124>)
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	4a47      	ldr	r2, [pc, #284]	@ (8007ef8 <xPortStartScheduler+0x128>)
 8007ddc:	4293      	cmp	r3, r2
 8007dde:	d10b      	bne.n	8007df8 <xPortStartScheduler+0x28>
	__asm volatile
 8007de0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007de4:	f383 8811 	msr	BASEPRI, r3
 8007de8:	f3bf 8f6f 	isb	sy
 8007dec:	f3bf 8f4f 	dsb	sy
 8007df0:	60fb      	str	r3, [r7, #12]
}
 8007df2:	bf00      	nop
 8007df4:	bf00      	nop
 8007df6:	e7fd      	b.n	8007df4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007df8:	4b3e      	ldr	r3, [pc, #248]	@ (8007ef4 <xPortStartScheduler+0x124>)
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	4a3f      	ldr	r2, [pc, #252]	@ (8007efc <xPortStartScheduler+0x12c>)
 8007dfe:	4293      	cmp	r3, r2
 8007e00:	d10b      	bne.n	8007e1a <xPortStartScheduler+0x4a>
	__asm volatile
 8007e02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e06:	f383 8811 	msr	BASEPRI, r3
 8007e0a:	f3bf 8f6f 	isb	sy
 8007e0e:	f3bf 8f4f 	dsb	sy
 8007e12:	613b      	str	r3, [r7, #16]
}
 8007e14:	bf00      	nop
 8007e16:	bf00      	nop
 8007e18:	e7fd      	b.n	8007e16 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007e1a:	4b39      	ldr	r3, [pc, #228]	@ (8007f00 <xPortStartScheduler+0x130>)
 8007e1c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007e1e:	697b      	ldr	r3, [r7, #20]
 8007e20:	781b      	ldrb	r3, [r3, #0]
 8007e22:	b2db      	uxtb	r3, r3
 8007e24:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007e26:	697b      	ldr	r3, [r7, #20]
 8007e28:	22ff      	movs	r2, #255	@ 0xff
 8007e2a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007e2c:	697b      	ldr	r3, [r7, #20]
 8007e2e:	781b      	ldrb	r3, [r3, #0]
 8007e30:	b2db      	uxtb	r3, r3
 8007e32:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007e34:	78fb      	ldrb	r3, [r7, #3]
 8007e36:	b2db      	uxtb	r3, r3
 8007e38:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007e3c:	b2da      	uxtb	r2, r3
 8007e3e:	4b31      	ldr	r3, [pc, #196]	@ (8007f04 <xPortStartScheduler+0x134>)
 8007e40:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007e42:	4b31      	ldr	r3, [pc, #196]	@ (8007f08 <xPortStartScheduler+0x138>)
 8007e44:	2207      	movs	r2, #7
 8007e46:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007e48:	e009      	b.n	8007e5e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8007e4a:	4b2f      	ldr	r3, [pc, #188]	@ (8007f08 <xPortStartScheduler+0x138>)
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	3b01      	subs	r3, #1
 8007e50:	4a2d      	ldr	r2, [pc, #180]	@ (8007f08 <xPortStartScheduler+0x138>)
 8007e52:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007e54:	78fb      	ldrb	r3, [r7, #3]
 8007e56:	b2db      	uxtb	r3, r3
 8007e58:	005b      	lsls	r3, r3, #1
 8007e5a:	b2db      	uxtb	r3, r3
 8007e5c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007e5e:	78fb      	ldrb	r3, [r7, #3]
 8007e60:	b2db      	uxtb	r3, r3
 8007e62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e66:	2b80      	cmp	r3, #128	@ 0x80
 8007e68:	d0ef      	beq.n	8007e4a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007e6a:	4b27      	ldr	r3, [pc, #156]	@ (8007f08 <xPortStartScheduler+0x138>)
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	f1c3 0307 	rsb	r3, r3, #7
 8007e72:	2b04      	cmp	r3, #4
 8007e74:	d00b      	beq.n	8007e8e <xPortStartScheduler+0xbe>
	__asm volatile
 8007e76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e7a:	f383 8811 	msr	BASEPRI, r3
 8007e7e:	f3bf 8f6f 	isb	sy
 8007e82:	f3bf 8f4f 	dsb	sy
 8007e86:	60bb      	str	r3, [r7, #8]
}
 8007e88:	bf00      	nop
 8007e8a:	bf00      	nop
 8007e8c:	e7fd      	b.n	8007e8a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007e8e:	4b1e      	ldr	r3, [pc, #120]	@ (8007f08 <xPortStartScheduler+0x138>)
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	021b      	lsls	r3, r3, #8
 8007e94:	4a1c      	ldr	r2, [pc, #112]	@ (8007f08 <xPortStartScheduler+0x138>)
 8007e96:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007e98:	4b1b      	ldr	r3, [pc, #108]	@ (8007f08 <xPortStartScheduler+0x138>)
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007ea0:	4a19      	ldr	r2, [pc, #100]	@ (8007f08 <xPortStartScheduler+0x138>)
 8007ea2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	b2da      	uxtb	r2, r3
 8007ea8:	697b      	ldr	r3, [r7, #20]
 8007eaa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007eac:	4b17      	ldr	r3, [pc, #92]	@ (8007f0c <xPortStartScheduler+0x13c>)
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	4a16      	ldr	r2, [pc, #88]	@ (8007f0c <xPortStartScheduler+0x13c>)
 8007eb2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007eb6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007eb8:	4b14      	ldr	r3, [pc, #80]	@ (8007f0c <xPortStartScheduler+0x13c>)
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	4a13      	ldr	r2, [pc, #76]	@ (8007f0c <xPortStartScheduler+0x13c>)
 8007ebe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007ec2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007ec4:	f000 f8da 	bl	800807c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007ec8:	4b11      	ldr	r3, [pc, #68]	@ (8007f10 <xPortStartScheduler+0x140>)
 8007eca:	2200      	movs	r2, #0
 8007ecc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007ece:	f000 f8f9 	bl	80080c4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007ed2:	4b10      	ldr	r3, [pc, #64]	@ (8007f14 <xPortStartScheduler+0x144>)
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	4a0f      	ldr	r2, [pc, #60]	@ (8007f14 <xPortStartScheduler+0x144>)
 8007ed8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8007edc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007ede:	f7ff ff63 	bl	8007da8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007ee2:	f7ff fcdf 	bl	80078a4 <vTaskSwitchContext>
	prvTaskExitError();
 8007ee6:	f7ff ff1b 	bl	8007d20 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007eea:	2300      	movs	r3, #0
}
 8007eec:	4618      	mov	r0, r3
 8007eee:	3718      	adds	r7, #24
 8007ef0:	46bd      	mov	sp, r7
 8007ef2:	bd80      	pop	{r7, pc}
 8007ef4:	e000ed00 	.word	0xe000ed00
 8007ef8:	410fc271 	.word	0x410fc271
 8007efc:	410fc270 	.word	0x410fc270
 8007f00:	e000e400 	.word	0xe000e400
 8007f04:	20000aa0 	.word	0x20000aa0
 8007f08:	20000aa4 	.word	0x20000aa4
 8007f0c:	e000ed20 	.word	0xe000ed20
 8007f10:	20000374 	.word	0x20000374
 8007f14:	e000ef34 	.word	0xe000ef34

08007f18 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007f18:	b480      	push	{r7}
 8007f1a:	b083      	sub	sp, #12
 8007f1c:	af00      	add	r7, sp, #0
	__asm volatile
 8007f1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f22:	f383 8811 	msr	BASEPRI, r3
 8007f26:	f3bf 8f6f 	isb	sy
 8007f2a:	f3bf 8f4f 	dsb	sy
 8007f2e:	607b      	str	r3, [r7, #4]
}
 8007f30:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007f32:	4b10      	ldr	r3, [pc, #64]	@ (8007f74 <vPortEnterCritical+0x5c>)
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	3301      	adds	r3, #1
 8007f38:	4a0e      	ldr	r2, [pc, #56]	@ (8007f74 <vPortEnterCritical+0x5c>)
 8007f3a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007f3c:	4b0d      	ldr	r3, [pc, #52]	@ (8007f74 <vPortEnterCritical+0x5c>)
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	2b01      	cmp	r3, #1
 8007f42:	d110      	bne.n	8007f66 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007f44:	4b0c      	ldr	r3, [pc, #48]	@ (8007f78 <vPortEnterCritical+0x60>)
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	b2db      	uxtb	r3, r3
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d00b      	beq.n	8007f66 <vPortEnterCritical+0x4e>
	__asm volatile
 8007f4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f52:	f383 8811 	msr	BASEPRI, r3
 8007f56:	f3bf 8f6f 	isb	sy
 8007f5a:	f3bf 8f4f 	dsb	sy
 8007f5e:	603b      	str	r3, [r7, #0]
}
 8007f60:	bf00      	nop
 8007f62:	bf00      	nop
 8007f64:	e7fd      	b.n	8007f62 <vPortEnterCritical+0x4a>
	}
}
 8007f66:	bf00      	nop
 8007f68:	370c      	adds	r7, #12
 8007f6a:	46bd      	mov	sp, r7
 8007f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f70:	4770      	bx	lr
 8007f72:	bf00      	nop
 8007f74:	20000374 	.word	0x20000374
 8007f78:	e000ed04 	.word	0xe000ed04

08007f7c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007f7c:	b480      	push	{r7}
 8007f7e:	b083      	sub	sp, #12
 8007f80:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007f82:	4b12      	ldr	r3, [pc, #72]	@ (8007fcc <vPortExitCritical+0x50>)
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d10b      	bne.n	8007fa2 <vPortExitCritical+0x26>
	__asm volatile
 8007f8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f8e:	f383 8811 	msr	BASEPRI, r3
 8007f92:	f3bf 8f6f 	isb	sy
 8007f96:	f3bf 8f4f 	dsb	sy
 8007f9a:	607b      	str	r3, [r7, #4]
}
 8007f9c:	bf00      	nop
 8007f9e:	bf00      	nop
 8007fa0:	e7fd      	b.n	8007f9e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007fa2:	4b0a      	ldr	r3, [pc, #40]	@ (8007fcc <vPortExitCritical+0x50>)
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	3b01      	subs	r3, #1
 8007fa8:	4a08      	ldr	r2, [pc, #32]	@ (8007fcc <vPortExitCritical+0x50>)
 8007faa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007fac:	4b07      	ldr	r3, [pc, #28]	@ (8007fcc <vPortExitCritical+0x50>)
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d105      	bne.n	8007fc0 <vPortExitCritical+0x44>
 8007fb4:	2300      	movs	r3, #0
 8007fb6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007fb8:	683b      	ldr	r3, [r7, #0]
 8007fba:	f383 8811 	msr	BASEPRI, r3
}
 8007fbe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007fc0:	bf00      	nop
 8007fc2:	370c      	adds	r7, #12
 8007fc4:	46bd      	mov	sp, r7
 8007fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fca:	4770      	bx	lr
 8007fcc:	20000374 	.word	0x20000374

08007fd0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007fd0:	f3ef 8009 	mrs	r0, PSP
 8007fd4:	f3bf 8f6f 	isb	sy
 8007fd8:	4b15      	ldr	r3, [pc, #84]	@ (8008030 <pxCurrentTCBConst>)
 8007fda:	681a      	ldr	r2, [r3, #0]
 8007fdc:	f01e 0f10 	tst.w	lr, #16
 8007fe0:	bf08      	it	eq
 8007fe2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007fe6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fea:	6010      	str	r0, [r2, #0]
 8007fec:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007ff0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007ff4:	f380 8811 	msr	BASEPRI, r0
 8007ff8:	f3bf 8f4f 	dsb	sy
 8007ffc:	f3bf 8f6f 	isb	sy
 8008000:	f7ff fc50 	bl	80078a4 <vTaskSwitchContext>
 8008004:	f04f 0000 	mov.w	r0, #0
 8008008:	f380 8811 	msr	BASEPRI, r0
 800800c:	bc09      	pop	{r0, r3}
 800800e:	6819      	ldr	r1, [r3, #0]
 8008010:	6808      	ldr	r0, [r1, #0]
 8008012:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008016:	f01e 0f10 	tst.w	lr, #16
 800801a:	bf08      	it	eq
 800801c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008020:	f380 8809 	msr	PSP, r0
 8008024:	f3bf 8f6f 	isb	sy
 8008028:	4770      	bx	lr
 800802a:	bf00      	nop
 800802c:	f3af 8000 	nop.w

08008030 <pxCurrentTCBConst>:
 8008030:	20000974 	.word	0x20000974
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008034:	bf00      	nop
 8008036:	bf00      	nop

08008038 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008038:	b580      	push	{r7, lr}
 800803a:	b082      	sub	sp, #8
 800803c:	af00      	add	r7, sp, #0
	__asm volatile
 800803e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008042:	f383 8811 	msr	BASEPRI, r3
 8008046:	f3bf 8f6f 	isb	sy
 800804a:	f3bf 8f4f 	dsb	sy
 800804e:	607b      	str	r3, [r7, #4]
}
 8008050:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008052:	f7ff fb6d 	bl	8007730 <xTaskIncrementTick>
 8008056:	4603      	mov	r3, r0
 8008058:	2b00      	cmp	r3, #0
 800805a:	d003      	beq.n	8008064 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800805c:	4b06      	ldr	r3, [pc, #24]	@ (8008078 <SysTick_Handler+0x40>)
 800805e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008062:	601a      	str	r2, [r3, #0]
 8008064:	2300      	movs	r3, #0
 8008066:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008068:	683b      	ldr	r3, [r7, #0]
 800806a:	f383 8811 	msr	BASEPRI, r3
}
 800806e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008070:	bf00      	nop
 8008072:	3708      	adds	r7, #8
 8008074:	46bd      	mov	sp, r7
 8008076:	bd80      	pop	{r7, pc}
 8008078:	e000ed04 	.word	0xe000ed04

0800807c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800807c:	b480      	push	{r7}
 800807e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008080:	4b0b      	ldr	r3, [pc, #44]	@ (80080b0 <vPortSetupTimerInterrupt+0x34>)
 8008082:	2200      	movs	r2, #0
 8008084:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008086:	4b0b      	ldr	r3, [pc, #44]	@ (80080b4 <vPortSetupTimerInterrupt+0x38>)
 8008088:	2200      	movs	r2, #0
 800808a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800808c:	4b0a      	ldr	r3, [pc, #40]	@ (80080b8 <vPortSetupTimerInterrupt+0x3c>)
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	4a0a      	ldr	r2, [pc, #40]	@ (80080bc <vPortSetupTimerInterrupt+0x40>)
 8008092:	fba2 2303 	umull	r2, r3, r2, r3
 8008096:	099b      	lsrs	r3, r3, #6
 8008098:	4a09      	ldr	r2, [pc, #36]	@ (80080c0 <vPortSetupTimerInterrupt+0x44>)
 800809a:	3b01      	subs	r3, #1
 800809c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800809e:	4b04      	ldr	r3, [pc, #16]	@ (80080b0 <vPortSetupTimerInterrupt+0x34>)
 80080a0:	2207      	movs	r2, #7
 80080a2:	601a      	str	r2, [r3, #0]
}
 80080a4:	bf00      	nop
 80080a6:	46bd      	mov	sp, r7
 80080a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ac:	4770      	bx	lr
 80080ae:	bf00      	nop
 80080b0:	e000e010 	.word	0xe000e010
 80080b4:	e000e018 	.word	0xe000e018
 80080b8:	20000368 	.word	0x20000368
 80080bc:	10624dd3 	.word	0x10624dd3
 80080c0:	e000e014 	.word	0xe000e014

080080c4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80080c4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80080d4 <vPortEnableVFP+0x10>
 80080c8:	6801      	ldr	r1, [r0, #0]
 80080ca:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80080ce:	6001      	str	r1, [r0, #0]
 80080d0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80080d2:	bf00      	nop
 80080d4:	e000ed88 	.word	0xe000ed88

080080d8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80080d8:	b480      	push	{r7}
 80080da:	b085      	sub	sp, #20
 80080dc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80080de:	f3ef 8305 	mrs	r3, IPSR
 80080e2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	2b0f      	cmp	r3, #15
 80080e8:	d915      	bls.n	8008116 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80080ea:	4a18      	ldr	r2, [pc, #96]	@ (800814c <vPortValidateInterruptPriority+0x74>)
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	4413      	add	r3, r2
 80080f0:	781b      	ldrb	r3, [r3, #0]
 80080f2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80080f4:	4b16      	ldr	r3, [pc, #88]	@ (8008150 <vPortValidateInterruptPriority+0x78>)
 80080f6:	781b      	ldrb	r3, [r3, #0]
 80080f8:	7afa      	ldrb	r2, [r7, #11]
 80080fa:	429a      	cmp	r2, r3
 80080fc:	d20b      	bcs.n	8008116 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80080fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008102:	f383 8811 	msr	BASEPRI, r3
 8008106:	f3bf 8f6f 	isb	sy
 800810a:	f3bf 8f4f 	dsb	sy
 800810e:	607b      	str	r3, [r7, #4]
}
 8008110:	bf00      	nop
 8008112:	bf00      	nop
 8008114:	e7fd      	b.n	8008112 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008116:	4b0f      	ldr	r3, [pc, #60]	@ (8008154 <vPortValidateInterruptPriority+0x7c>)
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800811e:	4b0e      	ldr	r3, [pc, #56]	@ (8008158 <vPortValidateInterruptPriority+0x80>)
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	429a      	cmp	r2, r3
 8008124:	d90b      	bls.n	800813e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8008126:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800812a:	f383 8811 	msr	BASEPRI, r3
 800812e:	f3bf 8f6f 	isb	sy
 8008132:	f3bf 8f4f 	dsb	sy
 8008136:	603b      	str	r3, [r7, #0]
}
 8008138:	bf00      	nop
 800813a:	bf00      	nop
 800813c:	e7fd      	b.n	800813a <vPortValidateInterruptPriority+0x62>
	}
 800813e:	bf00      	nop
 8008140:	3714      	adds	r7, #20
 8008142:	46bd      	mov	sp, r7
 8008144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008148:	4770      	bx	lr
 800814a:	bf00      	nop
 800814c:	e000e3f0 	.word	0xe000e3f0
 8008150:	20000aa0 	.word	0x20000aa0
 8008154:	e000ed0c 	.word	0xe000ed0c
 8008158:	20000aa4 	.word	0x20000aa4

0800815c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800815c:	b580      	push	{r7, lr}
 800815e:	b08a      	sub	sp, #40	@ 0x28
 8008160:	af00      	add	r7, sp, #0
 8008162:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008164:	2300      	movs	r3, #0
 8008166:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008168:	f7ff fa36 	bl	80075d8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800816c:	4b5c      	ldr	r3, [pc, #368]	@ (80082e0 <pvPortMalloc+0x184>)
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	2b00      	cmp	r3, #0
 8008172:	d101      	bne.n	8008178 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008174:	f000 f924 	bl	80083c0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008178:	4b5a      	ldr	r3, [pc, #360]	@ (80082e4 <pvPortMalloc+0x188>)
 800817a:	681a      	ldr	r2, [r3, #0]
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	4013      	ands	r3, r2
 8008180:	2b00      	cmp	r3, #0
 8008182:	f040 8095 	bne.w	80082b0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	2b00      	cmp	r3, #0
 800818a:	d01e      	beq.n	80081ca <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800818c:	2208      	movs	r2, #8
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	4413      	add	r3, r2
 8008192:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	f003 0307 	and.w	r3, r3, #7
 800819a:	2b00      	cmp	r3, #0
 800819c:	d015      	beq.n	80081ca <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	f023 0307 	bic.w	r3, r3, #7
 80081a4:	3308      	adds	r3, #8
 80081a6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	f003 0307 	and.w	r3, r3, #7
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d00b      	beq.n	80081ca <pvPortMalloc+0x6e>
	__asm volatile
 80081b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081b6:	f383 8811 	msr	BASEPRI, r3
 80081ba:	f3bf 8f6f 	isb	sy
 80081be:	f3bf 8f4f 	dsb	sy
 80081c2:	617b      	str	r3, [r7, #20]
}
 80081c4:	bf00      	nop
 80081c6:	bf00      	nop
 80081c8:	e7fd      	b.n	80081c6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d06f      	beq.n	80082b0 <pvPortMalloc+0x154>
 80081d0:	4b45      	ldr	r3, [pc, #276]	@ (80082e8 <pvPortMalloc+0x18c>)
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	687a      	ldr	r2, [r7, #4]
 80081d6:	429a      	cmp	r2, r3
 80081d8:	d86a      	bhi.n	80082b0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80081da:	4b44      	ldr	r3, [pc, #272]	@ (80082ec <pvPortMalloc+0x190>)
 80081dc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80081de:	4b43      	ldr	r3, [pc, #268]	@ (80082ec <pvPortMalloc+0x190>)
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80081e4:	e004      	b.n	80081f0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80081e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081e8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80081ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80081f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081f2:	685b      	ldr	r3, [r3, #4]
 80081f4:	687a      	ldr	r2, [r7, #4]
 80081f6:	429a      	cmp	r2, r3
 80081f8:	d903      	bls.n	8008202 <pvPortMalloc+0xa6>
 80081fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d1f1      	bne.n	80081e6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008202:	4b37      	ldr	r3, [pc, #220]	@ (80082e0 <pvPortMalloc+0x184>)
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008208:	429a      	cmp	r2, r3
 800820a:	d051      	beq.n	80082b0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800820c:	6a3b      	ldr	r3, [r7, #32]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	2208      	movs	r2, #8
 8008212:	4413      	add	r3, r2
 8008214:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008218:	681a      	ldr	r2, [r3, #0]
 800821a:	6a3b      	ldr	r3, [r7, #32]
 800821c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800821e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008220:	685a      	ldr	r2, [r3, #4]
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	1ad2      	subs	r2, r2, r3
 8008226:	2308      	movs	r3, #8
 8008228:	005b      	lsls	r3, r3, #1
 800822a:	429a      	cmp	r2, r3
 800822c:	d920      	bls.n	8008270 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800822e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	4413      	add	r3, r2
 8008234:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008236:	69bb      	ldr	r3, [r7, #24]
 8008238:	f003 0307 	and.w	r3, r3, #7
 800823c:	2b00      	cmp	r3, #0
 800823e:	d00b      	beq.n	8008258 <pvPortMalloc+0xfc>
	__asm volatile
 8008240:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008244:	f383 8811 	msr	BASEPRI, r3
 8008248:	f3bf 8f6f 	isb	sy
 800824c:	f3bf 8f4f 	dsb	sy
 8008250:	613b      	str	r3, [r7, #16]
}
 8008252:	bf00      	nop
 8008254:	bf00      	nop
 8008256:	e7fd      	b.n	8008254 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008258:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800825a:	685a      	ldr	r2, [r3, #4]
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	1ad2      	subs	r2, r2, r3
 8008260:	69bb      	ldr	r3, [r7, #24]
 8008262:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008264:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008266:	687a      	ldr	r2, [r7, #4]
 8008268:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800826a:	69b8      	ldr	r0, [r7, #24]
 800826c:	f000 f90a 	bl	8008484 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008270:	4b1d      	ldr	r3, [pc, #116]	@ (80082e8 <pvPortMalloc+0x18c>)
 8008272:	681a      	ldr	r2, [r3, #0]
 8008274:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008276:	685b      	ldr	r3, [r3, #4]
 8008278:	1ad3      	subs	r3, r2, r3
 800827a:	4a1b      	ldr	r2, [pc, #108]	@ (80082e8 <pvPortMalloc+0x18c>)
 800827c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800827e:	4b1a      	ldr	r3, [pc, #104]	@ (80082e8 <pvPortMalloc+0x18c>)
 8008280:	681a      	ldr	r2, [r3, #0]
 8008282:	4b1b      	ldr	r3, [pc, #108]	@ (80082f0 <pvPortMalloc+0x194>)
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	429a      	cmp	r2, r3
 8008288:	d203      	bcs.n	8008292 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800828a:	4b17      	ldr	r3, [pc, #92]	@ (80082e8 <pvPortMalloc+0x18c>)
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	4a18      	ldr	r2, [pc, #96]	@ (80082f0 <pvPortMalloc+0x194>)
 8008290:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008292:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008294:	685a      	ldr	r2, [r3, #4]
 8008296:	4b13      	ldr	r3, [pc, #76]	@ (80082e4 <pvPortMalloc+0x188>)
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	431a      	orrs	r2, r3
 800829c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800829e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80082a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082a2:	2200      	movs	r2, #0
 80082a4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80082a6:	4b13      	ldr	r3, [pc, #76]	@ (80082f4 <pvPortMalloc+0x198>)
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	3301      	adds	r3, #1
 80082ac:	4a11      	ldr	r2, [pc, #68]	@ (80082f4 <pvPortMalloc+0x198>)
 80082ae:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80082b0:	f7ff f9a0 	bl	80075f4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80082b4:	69fb      	ldr	r3, [r7, #28]
 80082b6:	f003 0307 	and.w	r3, r3, #7
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d00b      	beq.n	80082d6 <pvPortMalloc+0x17a>
	__asm volatile
 80082be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082c2:	f383 8811 	msr	BASEPRI, r3
 80082c6:	f3bf 8f6f 	isb	sy
 80082ca:	f3bf 8f4f 	dsb	sy
 80082ce:	60fb      	str	r3, [r7, #12]
}
 80082d0:	bf00      	nop
 80082d2:	bf00      	nop
 80082d4:	e7fd      	b.n	80082d2 <pvPortMalloc+0x176>
	return pvReturn;
 80082d6:	69fb      	ldr	r3, [r7, #28]
}
 80082d8:	4618      	mov	r0, r3
 80082da:	3728      	adds	r7, #40	@ 0x28
 80082dc:	46bd      	mov	sp, r7
 80082de:	bd80      	pop	{r7, pc}
 80082e0:	200046b0 	.word	0x200046b0
 80082e4:	200046c4 	.word	0x200046c4
 80082e8:	200046b4 	.word	0x200046b4
 80082ec:	200046a8 	.word	0x200046a8
 80082f0:	200046b8 	.word	0x200046b8
 80082f4:	200046bc 	.word	0x200046bc

080082f8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80082f8:	b580      	push	{r7, lr}
 80082fa:	b086      	sub	sp, #24
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	2b00      	cmp	r3, #0
 8008308:	d04f      	beq.n	80083aa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800830a:	2308      	movs	r3, #8
 800830c:	425b      	negs	r3, r3
 800830e:	697a      	ldr	r2, [r7, #20]
 8008310:	4413      	add	r3, r2
 8008312:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008314:	697b      	ldr	r3, [r7, #20]
 8008316:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008318:	693b      	ldr	r3, [r7, #16]
 800831a:	685a      	ldr	r2, [r3, #4]
 800831c:	4b25      	ldr	r3, [pc, #148]	@ (80083b4 <vPortFree+0xbc>)
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	4013      	ands	r3, r2
 8008322:	2b00      	cmp	r3, #0
 8008324:	d10b      	bne.n	800833e <vPortFree+0x46>
	__asm volatile
 8008326:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800832a:	f383 8811 	msr	BASEPRI, r3
 800832e:	f3bf 8f6f 	isb	sy
 8008332:	f3bf 8f4f 	dsb	sy
 8008336:	60fb      	str	r3, [r7, #12]
}
 8008338:	bf00      	nop
 800833a:	bf00      	nop
 800833c:	e7fd      	b.n	800833a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800833e:	693b      	ldr	r3, [r7, #16]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	2b00      	cmp	r3, #0
 8008344:	d00b      	beq.n	800835e <vPortFree+0x66>
	__asm volatile
 8008346:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800834a:	f383 8811 	msr	BASEPRI, r3
 800834e:	f3bf 8f6f 	isb	sy
 8008352:	f3bf 8f4f 	dsb	sy
 8008356:	60bb      	str	r3, [r7, #8]
}
 8008358:	bf00      	nop
 800835a:	bf00      	nop
 800835c:	e7fd      	b.n	800835a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800835e:	693b      	ldr	r3, [r7, #16]
 8008360:	685a      	ldr	r2, [r3, #4]
 8008362:	4b14      	ldr	r3, [pc, #80]	@ (80083b4 <vPortFree+0xbc>)
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	4013      	ands	r3, r2
 8008368:	2b00      	cmp	r3, #0
 800836a:	d01e      	beq.n	80083aa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800836c:	693b      	ldr	r3, [r7, #16]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	2b00      	cmp	r3, #0
 8008372:	d11a      	bne.n	80083aa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008374:	693b      	ldr	r3, [r7, #16]
 8008376:	685a      	ldr	r2, [r3, #4]
 8008378:	4b0e      	ldr	r3, [pc, #56]	@ (80083b4 <vPortFree+0xbc>)
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	43db      	mvns	r3, r3
 800837e:	401a      	ands	r2, r3
 8008380:	693b      	ldr	r3, [r7, #16]
 8008382:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008384:	f7ff f928 	bl	80075d8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008388:	693b      	ldr	r3, [r7, #16]
 800838a:	685a      	ldr	r2, [r3, #4]
 800838c:	4b0a      	ldr	r3, [pc, #40]	@ (80083b8 <vPortFree+0xc0>)
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	4413      	add	r3, r2
 8008392:	4a09      	ldr	r2, [pc, #36]	@ (80083b8 <vPortFree+0xc0>)
 8008394:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008396:	6938      	ldr	r0, [r7, #16]
 8008398:	f000 f874 	bl	8008484 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800839c:	4b07      	ldr	r3, [pc, #28]	@ (80083bc <vPortFree+0xc4>)
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	3301      	adds	r3, #1
 80083a2:	4a06      	ldr	r2, [pc, #24]	@ (80083bc <vPortFree+0xc4>)
 80083a4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80083a6:	f7ff f925 	bl	80075f4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80083aa:	bf00      	nop
 80083ac:	3718      	adds	r7, #24
 80083ae:	46bd      	mov	sp, r7
 80083b0:	bd80      	pop	{r7, pc}
 80083b2:	bf00      	nop
 80083b4:	200046c4 	.word	0x200046c4
 80083b8:	200046b4 	.word	0x200046b4
 80083bc:	200046c0 	.word	0x200046c0

080083c0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80083c0:	b480      	push	{r7}
 80083c2:	b085      	sub	sp, #20
 80083c4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80083c6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80083ca:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80083cc:	4b27      	ldr	r3, [pc, #156]	@ (800846c <prvHeapInit+0xac>)
 80083ce:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	f003 0307 	and.w	r3, r3, #7
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d00c      	beq.n	80083f4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	3307      	adds	r3, #7
 80083de:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	f023 0307 	bic.w	r3, r3, #7
 80083e6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80083e8:	68ba      	ldr	r2, [r7, #8]
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	1ad3      	subs	r3, r2, r3
 80083ee:	4a1f      	ldr	r2, [pc, #124]	@ (800846c <prvHeapInit+0xac>)
 80083f0:	4413      	add	r3, r2
 80083f2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80083f8:	4a1d      	ldr	r2, [pc, #116]	@ (8008470 <prvHeapInit+0xb0>)
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80083fe:	4b1c      	ldr	r3, [pc, #112]	@ (8008470 <prvHeapInit+0xb0>)
 8008400:	2200      	movs	r2, #0
 8008402:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	68ba      	ldr	r2, [r7, #8]
 8008408:	4413      	add	r3, r2
 800840a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800840c:	2208      	movs	r2, #8
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	1a9b      	subs	r3, r3, r2
 8008412:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	f023 0307 	bic.w	r3, r3, #7
 800841a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	4a15      	ldr	r2, [pc, #84]	@ (8008474 <prvHeapInit+0xb4>)
 8008420:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008422:	4b14      	ldr	r3, [pc, #80]	@ (8008474 <prvHeapInit+0xb4>)
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	2200      	movs	r2, #0
 8008428:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800842a:	4b12      	ldr	r3, [pc, #72]	@ (8008474 <prvHeapInit+0xb4>)
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	2200      	movs	r2, #0
 8008430:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008436:	683b      	ldr	r3, [r7, #0]
 8008438:	68fa      	ldr	r2, [r7, #12]
 800843a:	1ad2      	subs	r2, r2, r3
 800843c:	683b      	ldr	r3, [r7, #0]
 800843e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008440:	4b0c      	ldr	r3, [pc, #48]	@ (8008474 <prvHeapInit+0xb4>)
 8008442:	681a      	ldr	r2, [r3, #0]
 8008444:	683b      	ldr	r3, [r7, #0]
 8008446:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008448:	683b      	ldr	r3, [r7, #0]
 800844a:	685b      	ldr	r3, [r3, #4]
 800844c:	4a0a      	ldr	r2, [pc, #40]	@ (8008478 <prvHeapInit+0xb8>)
 800844e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008450:	683b      	ldr	r3, [r7, #0]
 8008452:	685b      	ldr	r3, [r3, #4]
 8008454:	4a09      	ldr	r2, [pc, #36]	@ (800847c <prvHeapInit+0xbc>)
 8008456:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008458:	4b09      	ldr	r3, [pc, #36]	@ (8008480 <prvHeapInit+0xc0>)
 800845a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800845e:	601a      	str	r2, [r3, #0]
}
 8008460:	bf00      	nop
 8008462:	3714      	adds	r7, #20
 8008464:	46bd      	mov	sp, r7
 8008466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800846a:	4770      	bx	lr
 800846c:	20000aa8 	.word	0x20000aa8
 8008470:	200046a8 	.word	0x200046a8
 8008474:	200046b0 	.word	0x200046b0
 8008478:	200046b8 	.word	0x200046b8
 800847c:	200046b4 	.word	0x200046b4
 8008480:	200046c4 	.word	0x200046c4

08008484 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008484:	b480      	push	{r7}
 8008486:	b085      	sub	sp, #20
 8008488:	af00      	add	r7, sp, #0
 800848a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800848c:	4b28      	ldr	r3, [pc, #160]	@ (8008530 <prvInsertBlockIntoFreeList+0xac>)
 800848e:	60fb      	str	r3, [r7, #12]
 8008490:	e002      	b.n	8008498 <prvInsertBlockIntoFreeList+0x14>
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	60fb      	str	r3, [r7, #12]
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	687a      	ldr	r2, [r7, #4]
 800849e:	429a      	cmp	r2, r3
 80084a0:	d8f7      	bhi.n	8008492 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	685b      	ldr	r3, [r3, #4]
 80084aa:	68ba      	ldr	r2, [r7, #8]
 80084ac:	4413      	add	r3, r2
 80084ae:	687a      	ldr	r2, [r7, #4]
 80084b0:	429a      	cmp	r2, r3
 80084b2:	d108      	bne.n	80084c6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	685a      	ldr	r2, [r3, #4]
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	685b      	ldr	r3, [r3, #4]
 80084bc:	441a      	add	r2, r3
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	685b      	ldr	r3, [r3, #4]
 80084ce:	68ba      	ldr	r2, [r7, #8]
 80084d0:	441a      	add	r2, r3
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	429a      	cmp	r2, r3
 80084d8:	d118      	bne.n	800850c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	681a      	ldr	r2, [r3, #0]
 80084de:	4b15      	ldr	r3, [pc, #84]	@ (8008534 <prvInsertBlockIntoFreeList+0xb0>)
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	429a      	cmp	r2, r3
 80084e4:	d00d      	beq.n	8008502 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	685a      	ldr	r2, [r3, #4]
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	685b      	ldr	r3, [r3, #4]
 80084f0:	441a      	add	r2, r3
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	681a      	ldr	r2, [r3, #0]
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	601a      	str	r2, [r3, #0]
 8008500:	e008      	b.n	8008514 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008502:	4b0c      	ldr	r3, [pc, #48]	@ (8008534 <prvInsertBlockIntoFreeList+0xb0>)
 8008504:	681a      	ldr	r2, [r3, #0]
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	601a      	str	r2, [r3, #0]
 800850a:	e003      	b.n	8008514 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	681a      	ldr	r2, [r3, #0]
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008514:	68fa      	ldr	r2, [r7, #12]
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	429a      	cmp	r2, r3
 800851a:	d002      	beq.n	8008522 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	687a      	ldr	r2, [r7, #4]
 8008520:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008522:	bf00      	nop
 8008524:	3714      	adds	r7, #20
 8008526:	46bd      	mov	sp, r7
 8008528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800852c:	4770      	bx	lr
 800852e:	bf00      	nop
 8008530:	200046a8 	.word	0x200046a8
 8008534:	200046b0 	.word	0x200046b0

08008538 <BMP280_Init_complete>:

BMP280_CalibData bmp_calib;

int32_t t_fine; // Variable globale ncessaire pour la compensation de pression

void BMP280_Init_complete(void) {
 8008538:	b580      	push	{r7, lr}
 800853a:	b082      	sub	sp, #8
 800853c:	af00      	add	r7, sp, #0
    // 1. Lire les 24 octets de calibration  partir du registre 0x88
    uint8_t* cal_data = BMP280_Read_Reg(BMP280_REG_CALIB, 24);
 800853e:	2118      	movs	r1, #24
 8008540:	2088      	movs	r0, #136	@ 0x88
 8008542:	f000 fc5f 	bl	8008e04 <BMP280_Read_Reg>
 8008546:	6078      	str	r0, [r7, #4]

    if (cal_data != NULL) {
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	2b00      	cmp	r3, #0
 800854c:	f000 80b7 	beq.w	80086be <BMP280_Init_complete+0x186>
        // Reconstruction des variables (LSB d'abord, puis MSB)
        bmp_calib.dig_T1 = (cal_data[1] << 8) | cal_data[0];
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	3301      	adds	r3, #1
 8008554:	781b      	ldrb	r3, [r3, #0]
 8008556:	b21b      	sxth	r3, r3
 8008558:	021b      	lsls	r3, r3, #8
 800855a:	b21a      	sxth	r2, r3
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	781b      	ldrb	r3, [r3, #0]
 8008560:	b21b      	sxth	r3, r3
 8008562:	4313      	orrs	r3, r2
 8008564:	b21b      	sxth	r3, r3
 8008566:	b29a      	uxth	r2, r3
 8008568:	4b5a      	ldr	r3, [pc, #360]	@ (80086d4 <BMP280_Init_complete+0x19c>)
 800856a:	801a      	strh	r2, [r3, #0]
        bmp_calib.dig_T2 = (cal_data[3] << 8) | cal_data[2];
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	3303      	adds	r3, #3
 8008570:	781b      	ldrb	r3, [r3, #0]
 8008572:	b21b      	sxth	r3, r3
 8008574:	021b      	lsls	r3, r3, #8
 8008576:	b21a      	sxth	r2, r3
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	3302      	adds	r3, #2
 800857c:	781b      	ldrb	r3, [r3, #0]
 800857e:	b21b      	sxth	r3, r3
 8008580:	4313      	orrs	r3, r2
 8008582:	b21a      	sxth	r2, r3
 8008584:	4b53      	ldr	r3, [pc, #332]	@ (80086d4 <BMP280_Init_complete+0x19c>)
 8008586:	805a      	strh	r2, [r3, #2]
        bmp_calib.dig_T3 = (cal_data[5] << 8) | cal_data[4];
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	3305      	adds	r3, #5
 800858c:	781b      	ldrb	r3, [r3, #0]
 800858e:	b21b      	sxth	r3, r3
 8008590:	021b      	lsls	r3, r3, #8
 8008592:	b21a      	sxth	r2, r3
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	3304      	adds	r3, #4
 8008598:	781b      	ldrb	r3, [r3, #0]
 800859a:	b21b      	sxth	r3, r3
 800859c:	4313      	orrs	r3, r2
 800859e:	b21a      	sxth	r2, r3
 80085a0:	4b4c      	ldr	r3, [pc, #304]	@ (80086d4 <BMP280_Init_complete+0x19c>)
 80085a2:	809a      	strh	r2, [r3, #4]
        bmp_calib.dig_P1 = (cal_data[7] << 8) | cal_data[6];
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	3307      	adds	r3, #7
 80085a8:	781b      	ldrb	r3, [r3, #0]
 80085aa:	b21b      	sxth	r3, r3
 80085ac:	021b      	lsls	r3, r3, #8
 80085ae:	b21a      	sxth	r2, r3
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	3306      	adds	r3, #6
 80085b4:	781b      	ldrb	r3, [r3, #0]
 80085b6:	b21b      	sxth	r3, r3
 80085b8:	4313      	orrs	r3, r2
 80085ba:	b21b      	sxth	r3, r3
 80085bc:	b29a      	uxth	r2, r3
 80085be:	4b45      	ldr	r3, [pc, #276]	@ (80086d4 <BMP280_Init_complete+0x19c>)
 80085c0:	80da      	strh	r2, [r3, #6]
        bmp_calib.dig_P2 = (cal_data[9] << 8) | cal_data[8];
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	3309      	adds	r3, #9
 80085c6:	781b      	ldrb	r3, [r3, #0]
 80085c8:	b21b      	sxth	r3, r3
 80085ca:	021b      	lsls	r3, r3, #8
 80085cc:	b21a      	sxth	r2, r3
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	3308      	adds	r3, #8
 80085d2:	781b      	ldrb	r3, [r3, #0]
 80085d4:	b21b      	sxth	r3, r3
 80085d6:	4313      	orrs	r3, r2
 80085d8:	b21a      	sxth	r2, r3
 80085da:	4b3e      	ldr	r3, [pc, #248]	@ (80086d4 <BMP280_Init_complete+0x19c>)
 80085dc:	811a      	strh	r2, [r3, #8]
        bmp_calib.dig_P3 = (cal_data[11] << 8) | cal_data[10];
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	330b      	adds	r3, #11
 80085e2:	781b      	ldrb	r3, [r3, #0]
 80085e4:	b21b      	sxth	r3, r3
 80085e6:	021b      	lsls	r3, r3, #8
 80085e8:	b21a      	sxth	r2, r3
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	330a      	adds	r3, #10
 80085ee:	781b      	ldrb	r3, [r3, #0]
 80085f0:	b21b      	sxth	r3, r3
 80085f2:	4313      	orrs	r3, r2
 80085f4:	b21a      	sxth	r2, r3
 80085f6:	4b37      	ldr	r3, [pc, #220]	@ (80086d4 <BMP280_Init_complete+0x19c>)
 80085f8:	815a      	strh	r2, [r3, #10]
        bmp_calib.dig_P4 = (cal_data[13] << 8) | cal_data[12];
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	330d      	adds	r3, #13
 80085fe:	781b      	ldrb	r3, [r3, #0]
 8008600:	b21b      	sxth	r3, r3
 8008602:	021b      	lsls	r3, r3, #8
 8008604:	b21a      	sxth	r2, r3
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	330c      	adds	r3, #12
 800860a:	781b      	ldrb	r3, [r3, #0]
 800860c:	b21b      	sxth	r3, r3
 800860e:	4313      	orrs	r3, r2
 8008610:	b21a      	sxth	r2, r3
 8008612:	4b30      	ldr	r3, [pc, #192]	@ (80086d4 <BMP280_Init_complete+0x19c>)
 8008614:	819a      	strh	r2, [r3, #12]
        bmp_calib.dig_P5 = (cal_data[15] << 8) | cal_data[14];
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	330f      	adds	r3, #15
 800861a:	781b      	ldrb	r3, [r3, #0]
 800861c:	b21b      	sxth	r3, r3
 800861e:	021b      	lsls	r3, r3, #8
 8008620:	b21a      	sxth	r2, r3
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	330e      	adds	r3, #14
 8008626:	781b      	ldrb	r3, [r3, #0]
 8008628:	b21b      	sxth	r3, r3
 800862a:	4313      	orrs	r3, r2
 800862c:	b21a      	sxth	r2, r3
 800862e:	4b29      	ldr	r3, [pc, #164]	@ (80086d4 <BMP280_Init_complete+0x19c>)
 8008630:	81da      	strh	r2, [r3, #14]
        bmp_calib.dig_P6 = (cal_data[17] << 8) | cal_data[16];
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	3311      	adds	r3, #17
 8008636:	781b      	ldrb	r3, [r3, #0]
 8008638:	b21b      	sxth	r3, r3
 800863a:	021b      	lsls	r3, r3, #8
 800863c:	b21a      	sxth	r2, r3
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	3310      	adds	r3, #16
 8008642:	781b      	ldrb	r3, [r3, #0]
 8008644:	b21b      	sxth	r3, r3
 8008646:	4313      	orrs	r3, r2
 8008648:	b21a      	sxth	r2, r3
 800864a:	4b22      	ldr	r3, [pc, #136]	@ (80086d4 <BMP280_Init_complete+0x19c>)
 800864c:	821a      	strh	r2, [r3, #16]
        bmp_calib.dig_P7 = (cal_data[19] << 8) | cal_data[18];
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	3313      	adds	r3, #19
 8008652:	781b      	ldrb	r3, [r3, #0]
 8008654:	b21b      	sxth	r3, r3
 8008656:	021b      	lsls	r3, r3, #8
 8008658:	b21a      	sxth	r2, r3
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	3312      	adds	r3, #18
 800865e:	781b      	ldrb	r3, [r3, #0]
 8008660:	b21b      	sxth	r3, r3
 8008662:	4313      	orrs	r3, r2
 8008664:	b21a      	sxth	r2, r3
 8008666:	4b1b      	ldr	r3, [pc, #108]	@ (80086d4 <BMP280_Init_complete+0x19c>)
 8008668:	825a      	strh	r2, [r3, #18]
        bmp_calib.dig_P8 = (cal_data[21] << 8) | cal_data[20];
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	3315      	adds	r3, #21
 800866e:	781b      	ldrb	r3, [r3, #0]
 8008670:	b21b      	sxth	r3, r3
 8008672:	021b      	lsls	r3, r3, #8
 8008674:	b21a      	sxth	r2, r3
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	3314      	adds	r3, #20
 800867a:	781b      	ldrb	r3, [r3, #0]
 800867c:	b21b      	sxth	r3, r3
 800867e:	4313      	orrs	r3, r2
 8008680:	b21a      	sxth	r2, r3
 8008682:	4b14      	ldr	r3, [pc, #80]	@ (80086d4 <BMP280_Init_complete+0x19c>)
 8008684:	829a      	strh	r2, [r3, #20]
        bmp_calib.dig_P9 = (cal_data[23] << 8) | cal_data[22];
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	3317      	adds	r3, #23
 800868a:	781b      	ldrb	r3, [r3, #0]
 800868c:	b21b      	sxth	r3, r3
 800868e:	021b      	lsls	r3, r3, #8
 8008690:	b21a      	sxth	r2, r3
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	3316      	adds	r3, #22
 8008696:	781b      	ldrb	r3, [r3, #0]
 8008698:	b21b      	sxth	r3, r3
 800869a:	4313      	orrs	r3, r2
 800869c:	b21a      	sxth	r2, r3
 800869e:	4b0d      	ldr	r3, [pc, #52]	@ (80086d4 <BMP280_Init_complete+0x19c>)
 80086a0:	82da      	strh	r2, [r3, #22]

        // CRUCIAL : Librer la mmoire alloue dans ta fonction Read_Reg
        free(cal_data);
 80086a2:	6878      	ldr	r0, [r7, #4]
 80086a4:	f000 fdd8 	bl	8009258 <free>

    // 2. Configuration du capteur (Registre 0xF4 - ctrl_meas)
    // Configuration : Temp x2, Pres x16, Mode Normal
    // Valeur binaire : 010 101 11 -> 0x57
    // osrs_t (2) | osrs_p (5) | mode (3)
    uint8_t config_val = 0x57;
 80086a8:	2357      	movs	r3, #87	@ 0x57
 80086aa:	70fb      	strb	r3, [r7, #3]

    if (BMP280_Write_Reg(BMP280_REG_CTRL, config_val) != 0) {
 80086ac:	78fb      	ldrb	r3, [r7, #3]
 80086ae:	4619      	mov	r1, r3
 80086b0:	20f4      	movs	r0, #244	@ 0xf4
 80086b2:	f000 fb65 	bl	8008d80 <BMP280_Write_Reg>
 80086b6:	4603      	mov	r3, r0
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d007      	beq.n	80086cc <BMP280_Init_complete+0x194>
 80086bc:	e003      	b.n	80086c6 <BMP280_Init_complete+0x18e>
        printf("Erreur: Impossible de lire la calibration\r\n");
 80086be:	4806      	ldr	r0, [pc, #24]	@ (80086d8 <BMP280_Init_complete+0x1a0>)
 80086c0:	f002 fa92 	bl	800abe8 <puts>
        return;
 80086c4:	e002      	b.n	80086cc <BMP280_Init_complete+0x194>
        printf("Erreur configuration BMP280\r\n");
 80086c6:	4805      	ldr	r0, [pc, #20]	@ (80086dc <BMP280_Init_complete+0x1a4>)
 80086c8:	f002 fa8e 	bl	800abe8 <puts>

    // 3. Configuration filtre/standby (Registre 0xF5 - config)
    // Standby 1000ms, Filter x16
    // Valeur : 0x10 (t_sb=101, filter=100) -> 0xA0 ? Non, exemple simple 0x00 pour dfaut
    // On laisse par dfaut ou on crit si besoin.
}
 80086cc:	3708      	adds	r7, #8
 80086ce:	46bd      	mov	sp, r7
 80086d0:	bd80      	pop	{r7, pc}
 80086d2:	bf00      	nop
 80086d4:	200046c8 	.word	0x200046c8
 80086d8:	0800d998 	.word	0x0800d998
 80086dc:	0800d9c4 	.word	0x0800d9c4

080086e0 <BMP280_Read_Data>:

// Lit la Temprature (en C) et la Pression (en hPa)
void BMP280_Read_Data(float *temperature, float *pressure) {
 80086e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80086e4:	b0d0      	sub	sp, #320	@ 0x140
 80086e6:	af00      	add	r7, sp, #0
 80086e8:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
 80086ec:	f8c7 1108 	str.w	r1, [r7, #264]	@ 0x108
    // Lire 6 octets de donnes  partir de 0xF7 (Press MSB, LSB, XLSB, Temp MSB, LSB, XLSB)
    uint8_t* raw_data = BMP280_Read_Reg(BMP280_REG_DATA, 6);
 80086f0:	2106      	movs	r1, #6
 80086f2:	20f7      	movs	r0, #247	@ 0xf7
 80086f4:	f000 fb86 	bl	8008e04 <BMP280_Read_Reg>
 80086f8:	f8c7 013c 	str.w	r0, [r7, #316]	@ 0x13c

    if (raw_data == NULL) return; // Scurit
 80086fc:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8008700:	2b00      	cmp	r3, #0
 8008702:	f000 8330 	beq.w	8008d66 <BMP280_Read_Data+0x686>

    // Recombiner les donnes brutes (ADC)
    int32_t adc_P = (raw_data[0] << 12) | (raw_data[1] << 4) | (raw_data[2] >> 4);
 8008706:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800870a:	781b      	ldrb	r3, [r3, #0]
 800870c:	031a      	lsls	r2, r3, #12
 800870e:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8008712:	3301      	adds	r3, #1
 8008714:	781b      	ldrb	r3, [r3, #0]
 8008716:	011b      	lsls	r3, r3, #4
 8008718:	431a      	orrs	r2, r3
 800871a:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800871e:	3302      	adds	r3, #2
 8008720:	781b      	ldrb	r3, [r3, #0]
 8008722:	091b      	lsrs	r3, r3, #4
 8008724:	b2db      	uxtb	r3, r3
 8008726:	4313      	orrs	r3, r2
 8008728:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
    int32_t adc_T = (raw_data[3] << 12) | (raw_data[4] << 4) | (raw_data[5] >> 4);
 800872c:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8008730:	3303      	adds	r3, #3
 8008732:	781b      	ldrb	r3, [r3, #0]
 8008734:	031a      	lsls	r2, r3, #12
 8008736:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800873a:	3304      	adds	r3, #4
 800873c:	781b      	ldrb	r3, [r3, #0]
 800873e:	011b      	lsls	r3, r3, #4
 8008740:	431a      	orrs	r2, r3
 8008742:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8008746:	3305      	adds	r3, #5
 8008748:	781b      	ldrb	r3, [r3, #0]
 800874a:	091b      	lsrs	r3, r3, #4
 800874c:	b2db      	uxtb	r3, r3
 800874e:	4313      	orrs	r3, r2
 8008750:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134

    // On libre la mmoire tout de suite
    free(raw_data);
 8008754:	f8d7 013c 	ldr.w	r0, [r7, #316]	@ 0x13c
 8008758:	f000 fd7e 	bl	8009258 <free>

    // --- Algorithme de compensation (Source: Datasheet Bosch) ---

    // 1. Calcul de la Temprature
    int32_t var1, var2;
    var1 = ((((adc_T >> 3) - ((int32_t)bmp_calib.dig_T1 << 1))) * ((int32_t)bmp_calib.dig_T2)) >> 11;
 800875c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8008760:	10da      	asrs	r2, r3, #3
 8008762:	4bcd      	ldr	r3, [pc, #820]	@ (8008a98 <BMP280_Read_Data+0x3b8>)
 8008764:	881b      	ldrh	r3, [r3, #0]
 8008766:	005b      	lsls	r3, r3, #1
 8008768:	1ad2      	subs	r2, r2, r3
 800876a:	4bcb      	ldr	r3, [pc, #812]	@ (8008a98 <BMP280_Read_Data+0x3b8>)
 800876c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8008770:	fb02 f303 	mul.w	r3, r2, r3
 8008774:	12db      	asrs	r3, r3, #11
 8008776:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    var2 = (((((adc_T >> 4) - ((int32_t)bmp_calib.dig_T1)) * ((adc_T >> 4) - ((int32_t)bmp_calib.dig_T1))) >> 12) * ((int32_t)bmp_calib.dig_T3)) >> 14;
 800877a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800877e:	111a      	asrs	r2, r3, #4
 8008780:	4bc5      	ldr	r3, [pc, #788]	@ (8008a98 <BMP280_Read_Data+0x3b8>)
 8008782:	881b      	ldrh	r3, [r3, #0]
 8008784:	1ad1      	subs	r1, r2, r3
 8008786:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800878a:	111a      	asrs	r2, r3, #4
 800878c:	4bc2      	ldr	r3, [pc, #776]	@ (8008a98 <BMP280_Read_Data+0x3b8>)
 800878e:	881b      	ldrh	r3, [r3, #0]
 8008790:	1ad3      	subs	r3, r2, r3
 8008792:	fb01 f303 	mul.w	r3, r1, r3
 8008796:	131a      	asrs	r2, r3, #12
 8008798:	4bbf      	ldr	r3, [pc, #764]	@ (8008a98 <BMP280_Read_Data+0x3b8>)
 800879a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800879e:	fb02 f303 	mul.w	r3, r2, r3
 80087a2:	139b      	asrs	r3, r3, #14
 80087a4:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    t_fine = var1 + var2;
 80087a8:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 80087ac:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80087b0:	441a      	add	r2, r3
 80087b2:	4bba      	ldr	r3, [pc, #744]	@ (8008a9c <BMP280_Read_Data+0x3bc>)
 80087b4:	601a      	str	r2, [r3, #0]
    *temperature = (t_fine * 5 + 128) >> 8;
 80087b6:	4bb9      	ldr	r3, [pc, #740]	@ (8008a9c <BMP280_Read_Data+0x3bc>)
 80087b8:	681a      	ldr	r2, [r3, #0]
 80087ba:	4613      	mov	r3, r2
 80087bc:	009b      	lsls	r3, r3, #2
 80087be:	4413      	add	r3, r2
 80087c0:	3380      	adds	r3, #128	@ 0x80
 80087c2:	121b      	asrs	r3, r3, #8
 80087c4:	ee07 3a90 	vmov	s15, r3
 80087c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80087cc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80087d0:	edc3 7a00 	vstr	s15, [r3]
    *temperature = *temperature / 100.0f; // Conversion en degrs Float
 80087d4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80087d8:	ed93 7a00 	vldr	s14, [r3]
 80087dc:	eddf 6ab0 	vldr	s13, [pc, #704]	@ 8008aa0 <BMP280_Read_Data+0x3c0>
 80087e0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80087e4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80087e8:	edc3 7a00 	vstr	s15, [r3]

    // 2. Calcul de la Pression
    int64_t p_var1, p_var2, p;
    p_var1 = ((int64_t)t_fine) - 128000;
 80087ec:	4bab      	ldr	r3, [pc, #684]	@ (8008a9c <BMP280_Read_Data+0x3bc>)
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	17da      	asrs	r2, r3, #31
 80087f2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80087f6:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 80087fa:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80087fe:	460b      	mov	r3, r1
 8008800:	f5b3 33fa 	subs.w	r3, r3, #128000	@ 0x1f400
 8008804:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008806:	4613      	mov	r3, r2
 8008808:	f143 33ff 	adc.w	r3, r3, #4294967295
 800880c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800880e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008812:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
    p_var2 = p_var1 * p_var1 * (int64_t)bmp_calib.dig_P6;
 8008816:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 800881a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800881e:	fb03 f102 	mul.w	r1, r3, r2
 8008822:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8008826:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800882a:	fb02 f303 	mul.w	r3, r2, r3
 800882e:	18ca      	adds	r2, r1, r3
 8008830:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8008834:	fba3 4503 	umull	r4, r5, r3, r3
 8008838:	1953      	adds	r3, r2, r5
 800883a:	461d      	mov	r5, r3
 800883c:	4b96      	ldr	r3, [pc, #600]	@ (8008a98 <BMP280_Read_Data+0x3b8>)
 800883e:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8008842:	b21b      	sxth	r3, r3
 8008844:	17da      	asrs	r2, r3, #31
 8008846:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800884a:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800884e:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	@ 0xc0
 8008852:	4603      	mov	r3, r0
 8008854:	fb03 f205 	mul.w	r2, r3, r5
 8008858:	460b      	mov	r3, r1
 800885a:	fb04 f303 	mul.w	r3, r4, r3
 800885e:	4413      	add	r3, r2
 8008860:	4602      	mov	r2, r0
 8008862:	fba4 1202 	umull	r1, r2, r4, r2
 8008866:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800886a:	460a      	mov	r2, r1
 800886c:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 8008870:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8008874:	4413      	add	r3, r2
 8008876:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800887a:	e9d7 3434 	ldrd	r3, r4, [r7, #208]	@ 0xd0
 800887e:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
 8008882:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
    p_var2 = p_var2 + ((p_var1 * (int64_t)bmp_calib.dig_P5) << 17);
 8008886:	4b84      	ldr	r3, [pc, #528]	@ (8008a98 <BMP280_Read_Data+0x3b8>)
 8008888:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800888c:	b21b      	sxth	r3, r3
 800888e:	17da      	asrs	r2, r3, #31
 8008890:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008894:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008898:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800889c:	e9d7 452e 	ldrd	r4, r5, [r7, #184]	@ 0xb8
 80088a0:	462a      	mov	r2, r5
 80088a2:	fb02 f203 	mul.w	r2, r2, r3
 80088a6:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80088aa:	4621      	mov	r1, r4
 80088ac:	fb01 f303 	mul.w	r3, r1, r3
 80088b0:	441a      	add	r2, r3
 80088b2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80088b6:	4621      	mov	r1, r4
 80088b8:	fba3 ab01 	umull	sl, fp, r3, r1
 80088bc:	eb02 030b 	add.w	r3, r2, fp
 80088c0:	469b      	mov	fp, r3
 80088c2:	f04f 0000 	mov.w	r0, #0
 80088c6:	f04f 0100 	mov.w	r1, #0
 80088ca:	ea4f 414b 	mov.w	r1, fp, lsl #17
 80088ce:	ea41 31da 	orr.w	r1, r1, sl, lsr #15
 80088d2:	ea4f 404a 	mov.w	r0, sl, lsl #17
 80088d6:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 80088da:	1814      	adds	r4, r2, r0
 80088dc:	643c      	str	r4, [r7, #64]	@ 0x40
 80088de:	414b      	adcs	r3, r1
 80088e0:	647b      	str	r3, [r7, #68]	@ 0x44
 80088e2:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 80088e6:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
    p_var2 = p_var2 + (((int64_t)bmp_calib.dig_P4) << 35);
 80088ea:	4b6b      	ldr	r3, [pc, #428]	@ (8008a98 <BMP280_Read_Data+0x3b8>)
 80088ec:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80088f0:	b21b      	sxth	r3, r3
 80088f2:	17da      	asrs	r2, r3, #31
 80088f4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80088f8:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 80088fc:	f04f 0000 	mov.w	r0, #0
 8008900:	f04f 0100 	mov.w	r1, #0
 8008904:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8008908:	00d9      	lsls	r1, r3, #3
 800890a:	2000      	movs	r0, #0
 800890c:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8008910:	1814      	adds	r4, r2, r0
 8008912:	63bc      	str	r4, [r7, #56]	@ 0x38
 8008914:	414b      	adcs	r3, r1
 8008916:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008918:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 800891c:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
    p_var1 = ((p_var1 * p_var1 * (int64_t)bmp_calib.dig_P3) >> 8) + ((p_var1 * (int64_t)bmp_calib.dig_P2) << 12);
 8008920:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8008924:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8008928:	fb03 f102 	mul.w	r1, r3, r2
 800892c:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8008930:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8008934:	fb02 f303 	mul.w	r3, r2, r3
 8008938:	18ca      	adds	r2, r1, r3
 800893a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800893e:	fba3 8903 	umull	r8, r9, r3, r3
 8008942:	eb02 0309 	add.w	r3, r2, r9
 8008946:	4699      	mov	r9, r3
 8008948:	4b53      	ldr	r3, [pc, #332]	@ (8008a98 <BMP280_Read_Data+0x3b8>)
 800894a:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800894e:	b21b      	sxth	r3, r3
 8008950:	17da      	asrs	r2, r3, #31
 8008952:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008956:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800895a:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	@ 0xa8
 800895e:	4603      	mov	r3, r0
 8008960:	fb03 f209 	mul.w	r2, r3, r9
 8008964:	460b      	mov	r3, r1
 8008966:	fb08 f303 	mul.w	r3, r8, r3
 800896a:	4413      	add	r3, r2
 800896c:	4602      	mov	r2, r0
 800896e:	fba8 1202 	umull	r1, r2, r8, r2
 8008972:	f8c7 2104 	str.w	r2, [r7, #260]	@ 0x104
 8008976:	460a      	mov	r2, r1
 8008978:	f8c7 2100 	str.w	r2, [r7, #256]	@ 0x100
 800897c:	f8d7 2104 	ldr.w	r2, [r7, #260]	@ 0x104
 8008980:	4413      	add	r3, r2
 8008982:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8008986:	f04f 0000 	mov.w	r0, #0
 800898a:	f04f 0100 	mov.w	r1, #0
 800898e:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 8008992:	4623      	mov	r3, r4
 8008994:	0a18      	lsrs	r0, r3, #8
 8008996:	462b      	mov	r3, r5
 8008998:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 800899c:	462b      	mov	r3, r5
 800899e:	1219      	asrs	r1, r3, #8
 80089a0:	4b3d      	ldr	r3, [pc, #244]	@ (8008a98 <BMP280_Read_Data+0x3b8>)
 80089a2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80089a6:	b21b      	sxth	r3, r3
 80089a8:	17da      	asrs	r2, r3, #31
 80089aa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80089ae:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80089b2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80089b6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80089ba:	464a      	mov	r2, r9
 80089bc:	fb02 f203 	mul.w	r2, r2, r3
 80089c0:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80089c4:	4644      	mov	r4, r8
 80089c6:	fb04 f303 	mul.w	r3, r4, r3
 80089ca:	441a      	add	r2, r3
 80089cc:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80089d0:	4644      	mov	r4, r8
 80089d2:	fba3 4304 	umull	r4, r3, r3, r4
 80089d6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80089da:	4623      	mov	r3, r4
 80089dc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80089e0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80089e4:	18d3      	adds	r3, r2, r3
 80089e6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80089ea:	f04f 0200 	mov.w	r2, #0
 80089ee:	f04f 0300 	mov.w	r3, #0
 80089f2:	e9d7 893e 	ldrd	r8, r9, [r7, #248]	@ 0xf8
 80089f6:	464c      	mov	r4, r9
 80089f8:	0323      	lsls	r3, r4, #12
 80089fa:	4644      	mov	r4, r8
 80089fc:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 8008a00:	4644      	mov	r4, r8
 8008a02:	0322      	lsls	r2, r4, #12
 8008a04:	1884      	adds	r4, r0, r2
 8008a06:	633c      	str	r4, [r7, #48]	@ 0x30
 8008a08:	eb41 0303 	adc.w	r3, r1, r3
 8008a0c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008a0e:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 8008a12:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
    p_var1 = (((((int64_t)1) << 47) + p_var1)) * ((int64_t)bmp_calib.dig_P1) >> 33;
 8008a16:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8008a1a:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 8008a1e:	f8c7 109c 	str.w	r1, [r7, #156]	@ 0x9c
 8008a22:	f8c7 2098 	str.w	r2, [r7, #152]	@ 0x98
 8008a26:	4b1c      	ldr	r3, [pc, #112]	@ (8008a98 <BMP280_Read_Data+0x3b8>)
 8008a28:	88db      	ldrh	r3, [r3, #6]
 8008a2a:	b29b      	uxth	r3, r3
 8008a2c:	2200      	movs	r2, #0
 8008a2e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008a32:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008a36:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 8008a3a:	462b      	mov	r3, r5
 8008a3c:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 8008a40:	4642      	mov	r2, r8
 8008a42:	fb02 f203 	mul.w	r2, r2, r3
 8008a46:	464b      	mov	r3, r9
 8008a48:	4621      	mov	r1, r4
 8008a4a:	fb01 f303 	mul.w	r3, r1, r3
 8008a4e:	4413      	add	r3, r2
 8008a50:	4622      	mov	r2, r4
 8008a52:	4641      	mov	r1, r8
 8008a54:	fba2 1201 	umull	r1, r2, r2, r1
 8008a58:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8008a5c:	460a      	mov	r2, r1
 8008a5e:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 8008a62:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 8008a66:	4413      	add	r3, r2
 8008a68:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8008a6c:	f04f 0200 	mov.w	r2, #0
 8008a70:	f04f 0300 	mov.w	r3, #0
 8008a74:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 8008a78:	4629      	mov	r1, r5
 8008a7a:	104a      	asrs	r2, r1, #1
 8008a7c:	4629      	mov	r1, r5
 8008a7e:	17cb      	asrs	r3, r1, #31
 8008a80:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120

    if (p_var1 == 0) {
 8008a84:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8008a88:	4313      	orrs	r3, r2
 8008a8a:	d10b      	bne.n	8008aa4 <BMP280_Read_Data+0x3c4>
        *pressure = 0; // viter la division par zro
 8008a8c:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8008a90:	f04f 0200 	mov.w	r2, #0
 8008a94:	601a      	str	r2, [r3, #0]
 8008a96:	e167      	b.n	8008d68 <BMP280_Read_Data+0x688>
 8008a98:	200046c8 	.word	0x200046c8
 8008a9c:	200046e0 	.word	0x200046e0
 8008aa0:	42c80000 	.word	0x42c80000
    } else {
        p = 1048576 - adc_P;
 8008aa4:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8008aa8:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 8008aac:	17da      	asrs	r2, r3, #31
 8008aae:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008ab0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008ab2:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 8008ab6:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
        p = (((p << 31) - p_var2) * 3125) / p_var1;
 8008aba:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8008abe:	105b      	asrs	r3, r3, #1
 8008ac0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8008ac4:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8008ac8:	07db      	lsls	r3, r3, #31
 8008aca:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008ace:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8008ad2:	e9d7 4522 	ldrd	r4, r5, [r7, #136]	@ 0x88
 8008ad6:	4621      	mov	r1, r4
 8008ad8:	1a89      	subs	r1, r1, r2
 8008ada:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 8008ade:	4629      	mov	r1, r5
 8008ae0:	eb61 0303 	sbc.w	r3, r1, r3
 8008ae4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008ae8:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 8008aec:	4622      	mov	r2, r4
 8008aee:	462b      	mov	r3, r5
 8008af0:	1891      	adds	r1, r2, r2
 8008af2:	6239      	str	r1, [r7, #32]
 8008af4:	415b      	adcs	r3, r3
 8008af6:	627b      	str	r3, [r7, #36]	@ 0x24
 8008af8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008afc:	4621      	mov	r1, r4
 8008afe:	1851      	adds	r1, r2, r1
 8008b00:	61b9      	str	r1, [r7, #24]
 8008b02:	4629      	mov	r1, r5
 8008b04:	414b      	adcs	r3, r1
 8008b06:	61fb      	str	r3, [r7, #28]
 8008b08:	f04f 0200 	mov.w	r2, #0
 8008b0c:	f04f 0300 	mov.w	r3, #0
 8008b10:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8008b14:	4649      	mov	r1, r9
 8008b16:	018b      	lsls	r3, r1, #6
 8008b18:	4641      	mov	r1, r8
 8008b1a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008b1e:	4641      	mov	r1, r8
 8008b20:	018a      	lsls	r2, r1, #6
 8008b22:	4641      	mov	r1, r8
 8008b24:	1889      	adds	r1, r1, r2
 8008b26:	6139      	str	r1, [r7, #16]
 8008b28:	4649      	mov	r1, r9
 8008b2a:	eb43 0101 	adc.w	r1, r3, r1
 8008b2e:	6179      	str	r1, [r7, #20]
 8008b30:	f04f 0200 	mov.w	r2, #0
 8008b34:	f04f 0300 	mov.w	r3, #0
 8008b38:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8008b3c:	4649      	mov	r1, r9
 8008b3e:	008b      	lsls	r3, r1, #2
 8008b40:	4641      	mov	r1, r8
 8008b42:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008b46:	4641      	mov	r1, r8
 8008b48:	008a      	lsls	r2, r1, #2
 8008b4a:	4610      	mov	r0, r2
 8008b4c:	4619      	mov	r1, r3
 8008b4e:	4603      	mov	r3, r0
 8008b50:	4622      	mov	r2, r4
 8008b52:	189b      	adds	r3, r3, r2
 8008b54:	60bb      	str	r3, [r7, #8]
 8008b56:	460b      	mov	r3, r1
 8008b58:	462a      	mov	r2, r5
 8008b5a:	eb42 0303 	adc.w	r3, r2, r3
 8008b5e:	60fb      	str	r3, [r7, #12]
 8008b60:	f04f 0200 	mov.w	r2, #0
 8008b64:	f04f 0300 	mov.w	r3, #0
 8008b68:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8008b6c:	4649      	mov	r1, r9
 8008b6e:	008b      	lsls	r3, r1, #2
 8008b70:	4641      	mov	r1, r8
 8008b72:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008b76:	4641      	mov	r1, r8
 8008b78:	008a      	lsls	r2, r1, #2
 8008b7a:	4610      	mov	r0, r2
 8008b7c:	4619      	mov	r1, r3
 8008b7e:	4603      	mov	r3, r0
 8008b80:	4622      	mov	r2, r4
 8008b82:	189b      	adds	r3, r3, r2
 8008b84:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008b86:	462b      	mov	r3, r5
 8008b88:	460a      	mov	r2, r1
 8008b8a:	eb42 0303 	adc.w	r3, r2, r3
 8008b8e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008b90:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8008b94:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8008b98:	f7f8 f9a4 	bl	8000ee4 <__aeabi_ldivmod>
 8008b9c:	4602      	mov	r2, r0
 8008b9e:	460b      	mov	r3, r1
 8008ba0:	e9c7 2344 	strd	r2, r3, [r7, #272]	@ 0x110
        p_var1 = (((int64_t)bmp_calib.dig_P9) * (p >> 13) * (p >> 13)) >> 25;
 8008ba4:	4b73      	ldr	r3, [pc, #460]	@ (8008d74 <BMP280_Read_Data+0x694>)
 8008ba6:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8008baa:	b21b      	sxth	r3, r3
 8008bac:	17da      	asrs	r2, r3, #31
 8008bae:	673b      	str	r3, [r7, #112]	@ 0x70
 8008bb0:	677a      	str	r2, [r7, #116]	@ 0x74
 8008bb2:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8008bb6:	f04f 0000 	mov.w	r0, #0
 8008bba:	f04f 0100 	mov.w	r1, #0
 8008bbe:	0b50      	lsrs	r0, r2, #13
 8008bc0:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8008bc4:	1359      	asrs	r1, r3, #13
 8008bc6:	e9d7 451c 	ldrd	r4, r5, [r7, #112]	@ 0x70
 8008bca:	462b      	mov	r3, r5
 8008bcc:	fb00 f203 	mul.w	r2, r0, r3
 8008bd0:	4623      	mov	r3, r4
 8008bd2:	fb03 f301 	mul.w	r3, r3, r1
 8008bd6:	4413      	add	r3, r2
 8008bd8:	4622      	mov	r2, r4
 8008bda:	fba2 1200 	umull	r1, r2, r2, r0
 8008bde:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8008be2:	460a      	mov	r2, r1
 8008be4:	f8c7 20e8 	str.w	r2, [r7, #232]	@ 0xe8
 8008be8:	f8d7 20ec 	ldr.w	r2, [r7, #236]	@ 0xec
 8008bec:	4413      	add	r3, r2
 8008bee:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8008bf2:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 8008bf6:	f04f 0000 	mov.w	r0, #0
 8008bfa:	f04f 0100 	mov.w	r1, #0
 8008bfe:	0b50      	lsrs	r0, r2, #13
 8008c00:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8008c04:	1359      	asrs	r1, r3, #13
 8008c06:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8008c0a:	462b      	mov	r3, r5
 8008c0c:	fb00 f203 	mul.w	r2, r0, r3
 8008c10:	4623      	mov	r3, r4
 8008c12:	fb03 f301 	mul.w	r3, r3, r1
 8008c16:	4413      	add	r3, r2
 8008c18:	4622      	mov	r2, r4
 8008c1a:	fba2 1200 	umull	r1, r2, r2, r0
 8008c1e:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 8008c22:	460a      	mov	r2, r1
 8008c24:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 8008c28:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8008c2c:	4413      	add	r3, r2
 8008c2e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008c32:	f04f 0200 	mov.w	r2, #0
 8008c36:	f04f 0300 	mov.w	r3, #0
 8008c3a:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 8008c3e:	4621      	mov	r1, r4
 8008c40:	0e4a      	lsrs	r2, r1, #25
 8008c42:	4629      	mov	r1, r5
 8008c44:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 8008c48:	4629      	mov	r1, r5
 8008c4a:	164b      	asrs	r3, r1, #25
 8008c4c:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
        p_var2 = (((int64_t)bmp_calib.dig_P8) * p) >> 19;
 8008c50:	4b48      	ldr	r3, [pc, #288]	@ (8008d74 <BMP280_Read_Data+0x694>)
 8008c52:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8008c56:	b21b      	sxth	r3, r3
 8008c58:	17da      	asrs	r2, r3, #31
 8008c5a:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008c5c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008c5e:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8008c62:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 8008c66:	462a      	mov	r2, r5
 8008c68:	fb02 f203 	mul.w	r2, r2, r3
 8008c6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008c70:	4621      	mov	r1, r4
 8008c72:	fb01 f303 	mul.w	r3, r1, r3
 8008c76:	4413      	add	r3, r2
 8008c78:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8008c7c:	4621      	mov	r1, r4
 8008c7e:	fba2 1201 	umull	r1, r2, r2, r1
 8008c82:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8008c86:	460a      	mov	r2, r1
 8008c88:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 8008c8c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008c90:	4413      	add	r3, r2
 8008c92:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8008c96:	f04f 0200 	mov.w	r2, #0
 8008c9a:	f04f 0300 	mov.w	r3, #0
 8008c9e:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 8008ca2:	4621      	mov	r1, r4
 8008ca4:	0cca      	lsrs	r2, r1, #19
 8008ca6:	4629      	mov	r1, r5
 8008ca8:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8008cac:	4629      	mov	r1, r5
 8008cae:	14cb      	asrs	r3, r1, #19
 8008cb0:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118
        p = ((p + p_var1 + p_var2) >> 8) + (((int64_t)bmp_calib.dig_P7) << 4);
 8008cb4:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
 8008cb8:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8008cbc:	1884      	adds	r4, r0, r2
 8008cbe:	663c      	str	r4, [r7, #96]	@ 0x60
 8008cc0:	eb41 0303 	adc.w	r3, r1, r3
 8008cc4:	667b      	str	r3, [r7, #100]	@ 0x64
 8008cc6:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 8008cca:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8008cce:	4621      	mov	r1, r4
 8008cd0:	1889      	adds	r1, r1, r2
 8008cd2:	65b9      	str	r1, [r7, #88]	@ 0x58
 8008cd4:	4629      	mov	r1, r5
 8008cd6:	eb43 0101 	adc.w	r1, r3, r1
 8008cda:	65f9      	str	r1, [r7, #92]	@ 0x5c
 8008cdc:	f04f 0000 	mov.w	r0, #0
 8008ce0:	f04f 0100 	mov.w	r1, #0
 8008ce4:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 8008ce8:	4623      	mov	r3, r4
 8008cea:	0a18      	lsrs	r0, r3, #8
 8008cec:	462b      	mov	r3, r5
 8008cee:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8008cf2:	462b      	mov	r3, r5
 8008cf4:	1219      	asrs	r1, r3, #8
 8008cf6:	4b1f      	ldr	r3, [pc, #124]	@ (8008d74 <BMP280_Read_Data+0x694>)
 8008cf8:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8008cfc:	b21b      	sxth	r3, r3
 8008cfe:	17da      	asrs	r2, r3, #31
 8008d00:	653b      	str	r3, [r7, #80]	@ 0x50
 8008d02:	657a      	str	r2, [r7, #84]	@ 0x54
 8008d04:	f04f 0200 	mov.w	r2, #0
 8008d08:	f04f 0300 	mov.w	r3, #0
 8008d0c:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8008d10:	464c      	mov	r4, r9
 8008d12:	0123      	lsls	r3, r4, #4
 8008d14:	4644      	mov	r4, r8
 8008d16:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8008d1a:	4644      	mov	r4, r8
 8008d1c:	0122      	lsls	r2, r4, #4
 8008d1e:	1884      	adds	r4, r0, r2
 8008d20:	603c      	str	r4, [r7, #0]
 8008d22:	eb41 0303 	adc.w	r3, r1, r3
 8008d26:	607b      	str	r3, [r7, #4]
 8008d28:	e9d7 3400 	ldrd	r3, r4, [r7]
 8008d2c:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
        *pressure = (float)p / 256.0f; // Pression en Pa
 8008d30:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
 8008d34:	f7f8 f898 	bl	8000e68 <__aeabi_l2f>
 8008d38:	ee06 0a90 	vmov	s13, r0
 8008d3c:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8008d78 <BMP280_Read_Data+0x698>
 8008d40:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008d44:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8008d48:	edc3 7a00 	vstr	s15, [r3]
        *pressure = *pressure / 100.0f; // Conversion en hPa
 8008d4c:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8008d50:	ed93 7a00 	vldr	s14, [r3]
 8008d54:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8008d7c <BMP280_Read_Data+0x69c>
 8008d58:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8008d5c:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8008d60:	edc3 7a00 	vstr	s15, [r3]
 8008d64:	e000      	b.n	8008d68 <BMP280_Read_Data+0x688>
    if (raw_data == NULL) return; // Scurit
 8008d66:	bf00      	nop
    }
}
 8008d68:	f507 77a0 	add.w	r7, r7, #320	@ 0x140
 8008d6c:	46bd      	mov	sp, r7
 8008d6e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008d72:	bf00      	nop
 8008d74:	200046c8 	.word	0x200046c8
 8008d78:	43800000 	.word	0x43800000
 8008d7c:	42c80000 	.word	0x42c80000

08008d80 <BMP280_Write_Reg>:

int BMP280_Write_Reg(uint8_t reg, uint8_t value) {
 8008d80:	b580      	push	{r7, lr}
 8008d82:	b086      	sub	sp, #24
 8008d84:	af02      	add	r7, sp, #8
 8008d86:	4603      	mov	r3, r0
 8008d88:	460a      	mov	r2, r1
 8008d8a:	71fb      	strb	r3, [r7, #7]
 8008d8c:	4613      	mov	r3, r2
 8008d8e:	71bb      	strb	r3, [r7, #6]
	uint8_t buf[3];
	HAL_StatusTypeDef ret;

	buf[0] = reg;
 8008d90:	79fb      	ldrb	r3, [r7, #7]
 8008d92:	733b      	strb	r3, [r7, #12]
	buf[1] = value;
 8008d94:	79bb      	ldrb	r3, [r7, #6]
 8008d96:	737b      	strb	r3, [r7, #13]
	ret = HAL_I2C_Master_Transmit(&hi2c1, BMP280_ADDR, buf, 2, HAL_MAX_DELAY);
 8008d98:	f107 020c 	add.w	r2, r7, #12
 8008d9c:	f04f 33ff 	mov.w	r3, #4294967295
 8008da0:	9300      	str	r3, [sp, #0]
 8008da2:	2302      	movs	r3, #2
 8008da4:	21ee      	movs	r1, #238	@ 0xee
 8008da6:	4814      	ldr	r0, [pc, #80]	@ (8008df8 <BMP280_Write_Reg+0x78>)
 8008da8:	f7fa f892 	bl	8002ed0 <HAL_I2C_Master_Transmit>
 8008dac:	4603      	mov	r3, r0
 8008dae:	73fb      	strb	r3, [r7, #15]
	if (ret != 0) {
 8008db0:	7bfb      	ldrb	r3, [r7, #15]
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d002      	beq.n	8008dbc <BMP280_Write_Reg+0x3c>
		printf("Problem with I2C Transmit\r\n");
 8008db6:	4811      	ldr	r0, [pc, #68]	@ (8008dfc <BMP280_Write_Reg+0x7c>)
 8008db8:	f001 ff16 	bl	800abe8 <puts>
	}

	ret = HAL_I2C_Master_Receive(&hi2c1, BMP280_ADDR, buf, 1, HAL_MAX_DELAY);
 8008dbc:	f107 020c 	add.w	r2, r7, #12
 8008dc0:	f04f 33ff 	mov.w	r3, #4294967295
 8008dc4:	9300      	str	r3, [sp, #0]
 8008dc6:	2301      	movs	r3, #1
 8008dc8:	21ee      	movs	r1, #238	@ 0xee
 8008dca:	480b      	ldr	r0, [pc, #44]	@ (8008df8 <BMP280_Write_Reg+0x78>)
 8008dcc:	f7fa f97e 	bl	80030cc <HAL_I2C_Master_Receive>
 8008dd0:	4603      	mov	r3, r0
 8008dd2:	73fb      	strb	r3, [r7, #15]
	if (ret != 0) {
 8008dd4:	7bfb      	ldrb	r3, [r7, #15]
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d002      	beq.n	8008de0 <BMP280_Write_Reg+0x60>
		printf("Problem with I2C Receive\r\n");
 8008dda:	4809      	ldr	r0, [pc, #36]	@ (8008e00 <BMP280_Write_Reg+0x80>)
 8008ddc:	f001 ff04 	bl	800abe8 <puts>
	}

	if (buf[0] == value) {
 8008de0:	7b3b      	ldrb	r3, [r7, #12]
 8008de2:	79ba      	ldrb	r2, [r7, #6]
 8008de4:	429a      	cmp	r2, r3
 8008de6:	d101      	bne.n	8008dec <BMP280_Write_Reg+0x6c>
		return 0;
 8008de8:	2300      	movs	r3, #0
 8008dea:	e000      	b.n	8008dee <BMP280_Write_Reg+0x6e>
	} else {
		return 1;
 8008dec:	2301      	movs	r3, #1
	}
}
 8008dee:	4618      	mov	r0, r3
 8008df0:	3710      	adds	r7, #16
 8008df2:	46bd      	mov	sp, r7
 8008df4:	bd80      	pop	{r7, pc}
 8008df6:	bf00      	nop
 8008df8:	20000828 	.word	0x20000828
 8008dfc:	0800d9e4 	.word	0x0800d9e4
 8008e00:	0800da00 	.word	0x0800da00

08008e04 <BMP280_Read_Reg>:

uint8_t* BMP280_Read_Reg(uint8_t reg, uint8_t length) {
 8008e04:	b580      	push	{r7, lr}
 8008e06:	b086      	sub	sp, #24
 8008e08:	af02      	add	r7, sp, #8
 8008e0a:	4603      	mov	r3, r0
 8008e0c:	460a      	mov	r2, r1
 8008e0e:	71fb      	strb	r3, [r7, #7]
 8008e10:	4613      	mov	r3, r2
 8008e12:	71bb      	strb	r3, [r7, #6]
	uint8_t *buf;
	HAL_StatusTypeDef ret;

	ret = HAL_I2C_Master_Transmit(&hi2c1, BMP280_ADDR, &reg, 1, HAL_MAX_DELAY);
 8008e14:	1dfa      	adds	r2, r7, #7
 8008e16:	f04f 33ff 	mov.w	r3, #4294967295
 8008e1a:	9300      	str	r3, [sp, #0]
 8008e1c:	2301      	movs	r3, #1
 8008e1e:	21ee      	movs	r1, #238	@ 0xee
 8008e20:	4813      	ldr	r0, [pc, #76]	@ (8008e70 <BMP280_Read_Reg+0x6c>)
 8008e22:	f7fa f855 	bl	8002ed0 <HAL_I2C_Master_Transmit>
 8008e26:	4603      	mov	r3, r0
 8008e28:	73fb      	strb	r3, [r7, #15]
	if (ret != 0) {
 8008e2a:	7bfb      	ldrb	r3, [r7, #15]
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d002      	beq.n	8008e36 <BMP280_Read_Reg+0x32>
		printf("Problem with I2C Transmit\r\n");
 8008e30:	4810      	ldr	r0, [pc, #64]	@ (8008e74 <BMP280_Read_Reg+0x70>)
 8008e32:	f001 fed9 	bl	800abe8 <puts>
	}

	buf = (uint8_t*) malloc(length);
 8008e36:	79bb      	ldrb	r3, [r7, #6]
 8008e38:	4618      	mov	r0, r3
 8008e3a:	f000 fa05 	bl	8009248 <malloc>
 8008e3e:	4603      	mov	r3, r0
 8008e40:	60bb      	str	r3, [r7, #8]
	ret = HAL_I2C_Master_Receive(&hi2c1, BMP280_ADDR, buf, length,
 8008e42:	79bb      	ldrb	r3, [r7, #6]
 8008e44:	b29b      	uxth	r3, r3
 8008e46:	f04f 32ff 	mov.w	r2, #4294967295
 8008e4a:	9200      	str	r2, [sp, #0]
 8008e4c:	68ba      	ldr	r2, [r7, #8]
 8008e4e:	21ee      	movs	r1, #238	@ 0xee
 8008e50:	4807      	ldr	r0, [pc, #28]	@ (8008e70 <BMP280_Read_Reg+0x6c>)
 8008e52:	f7fa f93b 	bl	80030cc <HAL_I2C_Master_Receive>
 8008e56:	4603      	mov	r3, r0
 8008e58:	73fb      	strb	r3, [r7, #15]
			HAL_MAX_DELAY);
	if (ret != 0) {
 8008e5a:	7bfb      	ldrb	r3, [r7, #15]
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d002      	beq.n	8008e66 <BMP280_Read_Reg+0x62>
		printf("Problem with I2C Receive\r\n");
 8008e60:	4805      	ldr	r0, [pc, #20]	@ (8008e78 <BMP280_Read_Reg+0x74>)
 8008e62:	f001 fec1 	bl	800abe8 <puts>
	}

	return buf;
 8008e66:	68bb      	ldr	r3, [r7, #8]
}
 8008e68:	4618      	mov	r0, r3
 8008e6a:	3710      	adds	r7, #16
 8008e6c:	46bd      	mov	sp, r7
 8008e6e:	bd80      	pop	{r7, pc}
 8008e70:	20000828 	.word	0x20000828
 8008e74:	0800d9e4 	.word	0x0800d9e4
 8008e78:	0800da00 	.word	0x0800da00

08008e7c <uart_read>:
//static int shell_func_list_size = 0;
//static shell_func_t shell_func_list[SHELL_FUNC_LIST_MAX_SIZE];

//static char print_buffer[BUFFER_SIZE];

static char uart_read(h_shell_t *h_shell) {
 8008e7c:	b580      	push	{r7, lr}
 8008e7e:	b084      	sub	sp, #16
 8008e80:	af00      	add	r7, sp, #0
 8008e82:	6078      	str	r0, [r7, #4]
	//HAL_UART_Receive_IT(h_shell->huart, (uint8_t*)(&c), 1);
	//Ici il faut bloquer la tche (eg : Prendre un smaphore vide)
	//xSemaphoreTake(h_shell->sem_uart_rx, portMAX_DELAY);
	//return c;

	h_shell->drv_shell.drv_shell_receive(&c,1);
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	689b      	ldr	r3, [r3, #8]
 8008e88:	f107 020f 	add.w	r2, r7, #15
 8008e8c:	2101      	movs	r1, #1
 8008e8e:	4610      	mov	r0, r2
 8008e90:	4798      	blx	r3
	return c;
 8008e92:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e94:	4618      	mov	r0, r3
 8008e96:	3710      	adds	r7, #16
 8008e98:	46bd      	mov	sp, r7
 8008e9a:	bd80      	pop	{r7, pc}

08008e9c <uart_write>:

static int uart_write(char * s, uint16_t size, h_shell_t *h_shell) {
 8008e9c:	b580      	push	{r7, lr}
 8008e9e:	b084      	sub	sp, #16
 8008ea0:	af00      	add	r7, sp, #0
 8008ea2:	60f8      	str	r0, [r7, #12]
 8008ea4:	460b      	mov	r3, r1
 8008ea6:	607a      	str	r2, [r7, #4]
 8008ea8:	817b      	strh	r3, [r7, #10]
	//HAL_UART_Transmit(h_shell->huart, (uint8_t*)s, size, HAL_MAX_DELAY);
	h_shell->drv_shell.drv_shell_transmit(s,1);
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	685b      	ldr	r3, [r3, #4]
 8008eae:	2101      	movs	r1, #1
 8008eb0:	68f8      	ldr	r0, [r7, #12]
 8008eb2:	4798      	blx	r3
	return size;
 8008eb4:	897b      	ldrh	r3, [r7, #10]
}
 8008eb6:	4618      	mov	r0, r3
 8008eb8:	3710      	adds	r7, #16
 8008eba:	46bd      	mov	sp, r7
 8008ebc:	bd80      	pop	{r7, pc}
	...

08008ec0 <sh_help>:

static int sh_help(int argc, char ** argv,h_shell_t *h_shell) {
 8008ec0:	b590      	push	{r4, r7, lr}
 8008ec2:	b089      	sub	sp, #36	@ 0x24
 8008ec4:	af02      	add	r7, sp, #8
 8008ec6:	60f8      	str	r0, [r7, #12]
 8008ec8:	60b9      	str	r1, [r7, #8]
 8008eca:	607a      	str	r2, [r7, #4]
	int i;
	for(i = 0 ; i < h_shell->shell_func_list_size ; i++) {
 8008ecc:	2300      	movs	r3, #0
 8008ece:	617b      	str	r3, [r7, #20]
 8008ed0:	e028      	b.n	8008f24 <sh_help+0x64>
		int size;
		size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: %s\r\n", h_shell->shell_func_list[i].c, h_shell->shell_func_list[i].description);
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	f503 7045 	add.w	r0, r3, #788	@ 0x314
 8008ed8:	6879      	ldr	r1, [r7, #4]
 8008eda:	697a      	ldr	r2, [r7, #20]
 8008edc:	4613      	mov	r3, r2
 8008ede:	005b      	lsls	r3, r3, #1
 8008ee0:	4413      	add	r3, r2
 8008ee2:	009b      	lsls	r3, r3, #2
 8008ee4:	440b      	add	r3, r1
 8008ee6:	3314      	adds	r3, #20
 8008ee8:	781b      	ldrb	r3, [r3, #0]
 8008eea:	461c      	mov	r4, r3
 8008eec:	6879      	ldr	r1, [r7, #4]
 8008eee:	697a      	ldr	r2, [r7, #20]
 8008ef0:	4613      	mov	r3, r2
 8008ef2:	005b      	lsls	r3, r3, #1
 8008ef4:	4413      	add	r3, r2
 8008ef6:	009b      	lsls	r3, r3, #2
 8008ef8:	440b      	add	r3, r1
 8008efa:	331c      	adds	r3, #28
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	9300      	str	r3, [sp, #0]
 8008f00:	4623      	mov	r3, r4
 8008f02:	4a0d      	ldr	r2, [pc, #52]	@ (8008f38 <sh_help+0x78>)
 8008f04:	2128      	movs	r1, #40	@ 0x28
 8008f06:	f001 fe77 	bl	800abf8 <sniprintf>
 8008f0a:	6138      	str	r0, [r7, #16]
		uart_write(h_shell->print_buffer, size,h_shell);
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 8008f12:	693a      	ldr	r2, [r7, #16]
 8008f14:	b291      	uxth	r1, r2
 8008f16:	687a      	ldr	r2, [r7, #4]
 8008f18:	4618      	mov	r0, r3
 8008f1a:	f7ff ffbf 	bl	8008e9c <uart_write>
	for(i = 0 ; i < h_shell->shell_func_list_size ; i++) {
 8008f1e:	697b      	ldr	r3, [r7, #20]
 8008f20:	3301      	adds	r3, #1
 8008f22:	617b      	str	r3, [r7, #20]
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	691b      	ldr	r3, [r3, #16]
 8008f28:	697a      	ldr	r2, [r7, #20]
 8008f2a:	429a      	cmp	r2, r3
 8008f2c:	dbd1      	blt.n	8008ed2 <sh_help+0x12>
	}

	return 0;
 8008f2e:	2300      	movs	r3, #0
}
 8008f30:	4618      	mov	r0, r3
 8008f32:	371c      	adds	r7, #28
 8008f34:	46bd      	mov	sp, r7
 8008f36:	bd90      	pop	{r4, r7, pc}
 8008f38:	0800da1c 	.word	0x0800da1c

08008f3c <shell_init>:

void shell_init(h_shell_t *h_shell) {
 8008f3c:	b580      	push	{r7, lr}
 8008f3e:	b084      	sub	sp, #16
 8008f40:	af00      	add	r7, sp, #0
 8008f42:	6078      	str	r0, [r7, #4]
	int size = 0;
 8008f44:	2300      	movs	r3, #0
 8008f46:	60fb      	str	r3, [r7, #12]
	h_shell->sem_uart_rx= xSemaphoreCreateBinary();
 8008f48:	2203      	movs	r2, #3
 8008f4a:	2100      	movs	r1, #0
 8008f4c:	2001      	movs	r0, #1
 8008f4e:	f7fe f809 	bl	8006f64 <xQueueGenericCreate>
 8008f52:	4602      	mov	r2, r0
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	60da      	str	r2, [r3, #12]
	h_shell->shell_func_list_size=0;
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	2200      	movs	r2, #0
 8008f5c:	611a      	str	r2, [r3, #16]
	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n\r\n===== Monsieur Shell v0.2 =====\r\n");
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 8008f64:	4a0c      	ldr	r2, [pc, #48]	@ (8008f98 <shell_init+0x5c>)
 8008f66:	2128      	movs	r1, #40	@ 0x28
 8008f68:	4618      	mov	r0, r3
 8008f6a:	f001 fe45 	bl	800abf8 <sniprintf>
 8008f6e:	60f8      	str	r0, [r7, #12]
	uart_write(h_shell->print_buffer, size,h_shell);
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 8008f76:	68fa      	ldr	r2, [r7, #12]
 8008f78:	b291      	uxth	r1, r2
 8008f7a:	687a      	ldr	r2, [r7, #4]
 8008f7c:	4618      	mov	r0, r3
 8008f7e:	f7ff ff8d 	bl	8008e9c <uart_write>

	shell_add('h', sh_help, "Help",h_shell);
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	4a05      	ldr	r2, [pc, #20]	@ (8008f9c <shell_init+0x60>)
 8008f86:	4906      	ldr	r1, [pc, #24]	@ (8008fa0 <shell_init+0x64>)
 8008f88:	2068      	movs	r0, #104	@ 0x68
 8008f8a:	f000 f80b 	bl	8008fa4 <shell_add>


}
 8008f8e:	bf00      	nop
 8008f90:	3710      	adds	r7, #16
 8008f92:	46bd      	mov	sp, r7
 8008f94:	bd80      	pop	{r7, pc}
 8008f96:	bf00      	nop
 8008f98:	0800da28 	.word	0x0800da28
 8008f9c:	0800da50 	.word	0x0800da50
 8008fa0:	08008ec1 	.word	0x08008ec1

08008fa4 <shell_add>:

int shell_add(char c, int (* pfunc)(int argc, char ** argv,h_shell_t *h_shell), char * description, h_shell_t *h_shell) {
 8008fa4:	b480      	push	{r7}
 8008fa6:	b087      	sub	sp, #28
 8008fa8:	af00      	add	r7, sp, #0
 8008faa:	60b9      	str	r1, [r7, #8]
 8008fac:	607a      	str	r2, [r7, #4]
 8008fae:	603b      	str	r3, [r7, #0]
 8008fb0:	4603      	mov	r3, r0
 8008fb2:	73fb      	strb	r3, [r7, #15]
	int idx = h_shell->shell_func_list_size++;
 8008fb4:	683b      	ldr	r3, [r7, #0]
 8008fb6:	691b      	ldr	r3, [r3, #16]
 8008fb8:	1c59      	adds	r1, r3, #1
 8008fba:	683a      	ldr	r2, [r7, #0]
 8008fbc:	6111      	str	r1, [r2, #16]
 8008fbe:	617b      	str	r3, [r7, #20]
	if (h_shell->shell_func_list_size < SHELL_FUNC_LIST_MAX_SIZE) {
 8008fc0:	683b      	ldr	r3, [r7, #0]
 8008fc2:	691b      	ldr	r3, [r3, #16]
 8008fc4:	2b3f      	cmp	r3, #63	@ 0x3f
 8008fc6:	dc1f      	bgt.n	8009008 <shell_add+0x64>
		h_shell->shell_func_list[idx].c = c;
 8008fc8:	6839      	ldr	r1, [r7, #0]
 8008fca:	697a      	ldr	r2, [r7, #20]
 8008fcc:	4613      	mov	r3, r2
 8008fce:	005b      	lsls	r3, r3, #1
 8008fd0:	4413      	add	r3, r2
 8008fd2:	009b      	lsls	r3, r3, #2
 8008fd4:	440b      	add	r3, r1
 8008fd6:	3314      	adds	r3, #20
 8008fd8:	7bfa      	ldrb	r2, [r7, #15]
 8008fda:	701a      	strb	r2, [r3, #0]
		h_shell->shell_func_list[idx].func = pfunc;
 8008fdc:	6839      	ldr	r1, [r7, #0]
 8008fde:	697a      	ldr	r2, [r7, #20]
 8008fe0:	4613      	mov	r3, r2
 8008fe2:	005b      	lsls	r3, r3, #1
 8008fe4:	4413      	add	r3, r2
 8008fe6:	009b      	lsls	r3, r3, #2
 8008fe8:	440b      	add	r3, r1
 8008fea:	3318      	adds	r3, #24
 8008fec:	68ba      	ldr	r2, [r7, #8]
 8008fee:	601a      	str	r2, [r3, #0]
		h_shell->shell_func_list[idx].description = description;
 8008ff0:	6839      	ldr	r1, [r7, #0]
 8008ff2:	697a      	ldr	r2, [r7, #20]
 8008ff4:	4613      	mov	r3, r2
 8008ff6:	005b      	lsls	r3, r3, #1
 8008ff8:	4413      	add	r3, r2
 8008ffa:	009b      	lsls	r3, r3, #2
 8008ffc:	440b      	add	r3, r1
 8008ffe:	331c      	adds	r3, #28
 8009000:	687a      	ldr	r2, [r7, #4]
 8009002:	601a      	str	r2, [r3, #0]
		return 0;
 8009004:	2300      	movs	r3, #0
 8009006:	e001      	b.n	800900c <shell_add+0x68>
	}

	return -1;
 8009008:	f04f 33ff 	mov.w	r3, #4294967295
}
 800900c:	4618      	mov	r0, r3
 800900e:	371c      	adds	r7, #28
 8009010:	46bd      	mov	sp, r7
 8009012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009016:	4770      	bx	lr

08009018 <shell_uart_rx_callback>:
//function to call in the uart rx interrupt
void shell_uart_rx_callback(h_shell_t *h_shell){
 8009018:	b580      	push	{r7, lr}
 800901a:	b084      	sub	sp, #16
 800901c:	af00      	add	r7, sp, #0
 800901e:	6078      	str	r0, [r7, #4]
	BaseType_t higher_priority_task_woken=pdFALSE;
 8009020:	2300      	movs	r3, #0
 8009022:	60fb      	str	r3, [r7, #12]
	xSemaphoreGiveFromISR(h_shell->sem_uart_rx,&higher_priority_task_woken);
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	68db      	ldr	r3, [r3, #12]
 8009028:	f107 020c 	add.w	r2, r7, #12
 800902c:	4611      	mov	r1, r2
 800902e:	4618      	mov	r0, r3
 8009030:	f7fd fff2 	bl	8007018 <xQueueGiveFromISR>
	portYIELD_FROM_ISR(higher_priority_task_woken);
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	2b00      	cmp	r3, #0
 8009038:	d007      	beq.n	800904a <shell_uart_rx_callback+0x32>
 800903a:	4b06      	ldr	r3, [pc, #24]	@ (8009054 <shell_uart_rx_callback+0x3c>)
 800903c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009040:	601a      	str	r2, [r3, #0]
 8009042:	f3bf 8f4f 	dsb	sy
 8009046:	f3bf 8f6f 	isb	sy
}
 800904a:	bf00      	nop
 800904c:	3710      	adds	r7, #16
 800904e:	46bd      	mov	sp, r7
 8009050:	bd80      	pop	{r7, pc}
 8009052:	bf00      	nop
 8009054:	e000ed04 	.word	0xe000ed04

08009058 <shell_exec>:

static int shell_exec(char * buf, h_shell_t *h_shell) {
 8009058:	b580      	push	{r7, lr}
 800905a:	b090      	sub	sp, #64	@ 0x40
 800905c:	af00      	add	r7, sp, #0
 800905e:	6078      	str	r0, [r7, #4]
 8009060:	6039      	str	r1, [r7, #0]
	int i;
	char c = buf[0];
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	781b      	ldrb	r3, [r3, #0]
 8009066:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

	int argc;
	char * argv[ARGC_MAX];
	char *p;

	for(i = 0 ; i < h_shell->shell_func_list_size ; i++) {
 800906a:	2300      	movs	r3, #0
 800906c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800906e:	e041      	b.n	80090f4 <shell_exec+0x9c>
		if (h_shell->shell_func_list[i].c == c) {
 8009070:	6839      	ldr	r1, [r7, #0]
 8009072:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8009074:	4613      	mov	r3, r2
 8009076:	005b      	lsls	r3, r3, #1
 8009078:	4413      	add	r3, r2
 800907a:	009b      	lsls	r3, r3, #2
 800907c:	440b      	add	r3, r1
 800907e:	3314      	adds	r3, #20
 8009080:	781b      	ldrb	r3, [r3, #0]
 8009082:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8009086:	429a      	cmp	r2, r3
 8009088:	d131      	bne.n	80090ee <shell_exec+0x96>
			argc = 1;
 800908a:	2301      	movs	r3, #1
 800908c:	63bb      	str	r3, [r7, #56]	@ 0x38
			argv[0] = buf;
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	60fb      	str	r3, [r7, #12]

			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	637b      	str	r3, [r7, #52]	@ 0x34
 8009096:	e013      	b.n	80090c0 <shell_exec+0x68>
				if(*p == ' ') {
 8009098:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800909a:	781b      	ldrb	r3, [r3, #0]
 800909c:	2b20      	cmp	r3, #32
 800909e:	d10c      	bne.n	80090ba <shell_exec+0x62>
					*p = '\0';
 80090a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80090a2:	2200      	movs	r2, #0
 80090a4:	701a      	strb	r2, [r3, #0]
					argv[argc++] = p+1;
 80090a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090a8:	1c5a      	adds	r2, r3, #1
 80090aa:	63ba      	str	r2, [r7, #56]	@ 0x38
 80090ac:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80090ae:	3201      	adds	r2, #1
 80090b0:	009b      	lsls	r3, r3, #2
 80090b2:	3340      	adds	r3, #64	@ 0x40
 80090b4:	443b      	add	r3, r7
 80090b6:	f843 2c34 	str.w	r2, [r3, #-52]
			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 80090ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80090bc:	3301      	adds	r3, #1
 80090be:	637b      	str	r3, [r7, #52]	@ 0x34
 80090c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80090c2:	781b      	ldrb	r3, [r3, #0]
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d002      	beq.n	80090ce <shell_exec+0x76>
 80090c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090ca:	2b07      	cmp	r3, #7
 80090cc:	dde4      	ble.n	8009098 <shell_exec+0x40>
				}
			}

			return h_shell->shell_func_list[i].func(argc, argv,h_shell);
 80090ce:	6839      	ldr	r1, [r7, #0]
 80090d0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80090d2:	4613      	mov	r3, r2
 80090d4:	005b      	lsls	r3, r3, #1
 80090d6:	4413      	add	r3, r2
 80090d8:	009b      	lsls	r3, r3, #2
 80090da:	440b      	add	r3, r1
 80090dc:	3318      	adds	r3, #24
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	f107 010c 	add.w	r1, r7, #12
 80090e4:	683a      	ldr	r2, [r7, #0]
 80090e6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80090e8:	4798      	blx	r3
 80090ea:	4603      	mov	r3, r0
 80090ec:	e01c      	b.n	8009128 <shell_exec+0xd0>
	for(i = 0 ; i < h_shell->shell_func_list_size ; i++) {
 80090ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80090f0:	3301      	adds	r3, #1
 80090f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80090f4:	683b      	ldr	r3, [r7, #0]
 80090f6:	691b      	ldr	r3, [r3, #16]
 80090f8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80090fa:	429a      	cmp	r2, r3
 80090fc:	dbb8      	blt.n	8009070 <shell_exec+0x18>
		}
	}

	int size;
	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: no such command\r\n", c);
 80090fe:	683b      	ldr	r3, [r7, #0]
 8009100:	f503 7045 	add.w	r0, r3, #788	@ 0x314
 8009104:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8009108:	4a09      	ldr	r2, [pc, #36]	@ (8009130 <shell_exec+0xd8>)
 800910a:	2128      	movs	r1, #40	@ 0x28
 800910c:	f001 fd74 	bl	800abf8 <sniprintf>
 8009110:	62f8      	str	r0, [r7, #44]	@ 0x2c
	uart_write(h_shell->print_buffer, size,h_shell);
 8009112:	683b      	ldr	r3, [r7, #0]
 8009114:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 8009118:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800911a:	b291      	uxth	r1, r2
 800911c:	683a      	ldr	r2, [r7, #0]
 800911e:	4618      	mov	r0, r3
 8009120:	f7ff febc 	bl	8008e9c <uart_write>
	return -1;
 8009124:	f04f 33ff 	mov.w	r3, #4294967295
}
 8009128:	4618      	mov	r0, r3
 800912a:	3740      	adds	r7, #64	@ 0x40
 800912c:	46bd      	mov	sp, r7
 800912e:	bd80      	pop	{r7, pc}
 8009130:	0800da58 	.word	0x0800da58

08009134 <shell_run>:



int shell_run(h_shell_t *h_shell) {
 8009134:	b580      	push	{r7, lr}
 8009136:	b086      	sub	sp, #24
 8009138:	af00      	add	r7, sp, #0
 800913a:	6078      	str	r0, [r7, #4]
	int reading = 0;
 800913c:	2300      	movs	r3, #0
 800913e:	617b      	str	r3, [r7, #20]
	int pos = 0;
 8009140:	2300      	movs	r3, #0
 8009142:	613b      	str	r3, [r7, #16]


	while (1) {
		uart_write(">", 2,h_shell);
 8009144:	687a      	ldr	r2, [r7, #4]
 8009146:	2102      	movs	r1, #2
 8009148:	4837      	ldr	r0, [pc, #220]	@ (8009228 <shell_run+0xf4>)
 800914a:	f7ff fea7 	bl	8008e9c <uart_write>
		reading = 1;
 800914e:	2301      	movs	r3, #1
 8009150:	617b      	str	r3, [r7, #20]

		while(reading) {
 8009152:	e05d      	b.n	8009210 <shell_run+0xdc>
			char c = uart_read(h_shell);
 8009154:	6878      	ldr	r0, [r7, #4]
 8009156:	f7ff fe91 	bl	8008e7c <uart_read>
 800915a:	4603      	mov	r3, r0
 800915c:	72fb      	strb	r3, [r7, #11]
			int size;

			switch (c) {
 800915e:	7afb      	ldrb	r3, [r7, #11]
 8009160:	2b08      	cmp	r3, #8
 8009162:	d034      	beq.n	80091ce <shell_run+0x9a>
 8009164:	2b0d      	cmp	r3, #13
 8009166:	d13e      	bne.n	80091e6 <shell_run+0xb2>
			//process RETURN key
			case '\r':
				//case '\n':
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n");
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 800916e:	4a2f      	ldr	r2, [pc, #188]	@ (800922c <shell_run+0xf8>)
 8009170:	2128      	movs	r1, #40	@ 0x28
 8009172:	4618      	mov	r0, r3
 8009174:	f001 fd40 	bl	800abf8 <sniprintf>
 8009178:	60f8      	str	r0, [r7, #12]
				uart_write(h_shell->print_buffer, size,h_shell);
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 8009180:	68fa      	ldr	r2, [r7, #12]
 8009182:	b291      	uxth	r1, r2
 8009184:	687a      	ldr	r2, [r7, #4]
 8009186:	4618      	mov	r0, r3
 8009188:	f7ff fe88 	bl	8008e9c <uart_write>
				h_shell->cmd_buffer[pos++] = 0;     //add \0 char at end of string
 800918c:	693b      	ldr	r3, [r7, #16]
 800918e:	1c5a      	adds	r2, r3, #1
 8009190:	613a      	str	r2, [r7, #16]
 8009192:	687a      	ldr	r2, [r7, #4]
 8009194:	4413      	add	r3, r2
 8009196:	2200      	movs	r2, #0
 8009198:	f883 233c 	strb.w	r2, [r3, #828]	@ 0x33c
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, ":%s\r\n", h_shell->cmd_buffer);
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	f503 7045 	add.w	r0, r3, #788	@ 0x314
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	f503 734f 	add.w	r3, r3, #828	@ 0x33c
 80091a8:	4a21      	ldr	r2, [pc, #132]	@ (8009230 <shell_run+0xfc>)
 80091aa:	2128      	movs	r1, #40	@ 0x28
 80091ac:	f001 fd24 	bl	800abf8 <sniprintf>
 80091b0:	60f8      	str	r0, [r7, #12]
				uart_write(h_shell->print_buffer, size,h_shell);
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	f503 7345 	add.w	r3, r3, #788	@ 0x314
 80091b8:	68fa      	ldr	r2, [r7, #12]
 80091ba:	b291      	uxth	r1, r2
 80091bc:	687a      	ldr	r2, [r7, #4]
 80091be:	4618      	mov	r0, r3
 80091c0:	f7ff fe6c 	bl	8008e9c <uart_write>
				reading = 0;        //exit read loop
 80091c4:	2300      	movs	r3, #0
 80091c6:	617b      	str	r3, [r7, #20]
				pos = 0;            //reset buffer
 80091c8:	2300      	movs	r3, #0
 80091ca:	613b      	str	r3, [r7, #16]
				break;
 80091cc:	e020      	b.n	8009210 <shell_run+0xdc>
				//backspace
			case '\b':
				if (pos > 0) {      //is there a char to delete?
 80091ce:	693b      	ldr	r3, [r7, #16]
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	dd1c      	ble.n	800920e <shell_run+0xda>
					pos--;          //remove it in buffer
 80091d4:	693b      	ldr	r3, [r7, #16]
 80091d6:	3b01      	subs	r3, #1
 80091d8:	613b      	str	r3, [r7, #16]

					uart_write("\b \b", 3,h_shell);	// delete the char on the terminal
 80091da:	687a      	ldr	r2, [r7, #4]
 80091dc:	2103      	movs	r1, #3
 80091de:	4815      	ldr	r0, [pc, #84]	@ (8009234 <shell_run+0x100>)
 80091e0:	f7ff fe5c 	bl	8008e9c <uart_write>
				}
				break;
 80091e4:	e013      	b.n	800920e <shell_run+0xda>
				//other characters
			default:
				//only store characters if buffer has space
				if (pos < BUFFER_SIZE) {
 80091e6:	693b      	ldr	r3, [r7, #16]
 80091e8:	2b27      	cmp	r3, #39	@ 0x27
 80091ea:	dc11      	bgt.n	8009210 <shell_run+0xdc>
					uart_write(&c, 1,h_shell);
 80091ec:	f107 030b 	add.w	r3, r7, #11
 80091f0:	687a      	ldr	r2, [r7, #4]
 80091f2:	2101      	movs	r1, #1
 80091f4:	4618      	mov	r0, r3
 80091f6:	f7ff fe51 	bl	8008e9c <uart_write>
					h_shell->cmd_buffer[pos++] = c; //store
 80091fa:	693b      	ldr	r3, [r7, #16]
 80091fc:	1c5a      	adds	r2, r3, #1
 80091fe:	613a      	str	r2, [r7, #16]
 8009200:	7af9      	ldrb	r1, [r7, #11]
 8009202:	687a      	ldr	r2, [r7, #4]
 8009204:	4413      	add	r3, r2
 8009206:	460a      	mov	r2, r1
 8009208:	f883 233c 	strb.w	r2, [r3, #828]	@ 0x33c
 800920c:	e000      	b.n	8009210 <shell_run+0xdc>
				break;
 800920e:	bf00      	nop
		while(reading) {
 8009210:	697b      	ldr	r3, [r7, #20]
 8009212:	2b00      	cmp	r3, #0
 8009214:	d19e      	bne.n	8009154 <shell_run+0x20>
				}
			}
		}
		shell_exec(h_shell->cmd_buffer,h_shell);
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	f503 734f 	add.w	r3, r3, #828	@ 0x33c
 800921c:	6879      	ldr	r1, [r7, #4]
 800921e:	4618      	mov	r0, r3
 8009220:	f7ff ff1a 	bl	8009058 <shell_exec>
		uart_write(">", 2,h_shell);
 8009224:	e78e      	b.n	8009144 <shell_run+0x10>
 8009226:	bf00      	nop
 8009228:	0800da70 	.word	0x0800da70
 800922c:	0800da74 	.word	0x0800da74
 8009230:	0800da78 	.word	0x0800da78
 8009234:	0800da80 	.word	0x0800da80

08009238 <atof>:
 8009238:	2100      	movs	r1, #0
 800923a:	f000 bec5 	b.w	8009fc8 <strtod>

0800923e <atoi>:
 800923e:	220a      	movs	r2, #10
 8009240:	2100      	movs	r1, #0
 8009242:	f000 bf47 	b.w	800a0d4 <strtol>
	...

08009248 <malloc>:
 8009248:	4b02      	ldr	r3, [pc, #8]	@ (8009254 <malloc+0xc>)
 800924a:	4601      	mov	r1, r0
 800924c:	6818      	ldr	r0, [r3, #0]
 800924e:	f000 b82d 	b.w	80092ac <_malloc_r>
 8009252:	bf00      	nop
 8009254:	200004f0 	.word	0x200004f0

08009258 <free>:
 8009258:	4b02      	ldr	r3, [pc, #8]	@ (8009264 <free+0xc>)
 800925a:	4601      	mov	r1, r0
 800925c:	6818      	ldr	r0, [r3, #0]
 800925e:	f002 bd47 	b.w	800bcf0 <_free_r>
 8009262:	bf00      	nop
 8009264:	200004f0 	.word	0x200004f0

08009268 <sbrk_aligned>:
 8009268:	b570      	push	{r4, r5, r6, lr}
 800926a:	4e0f      	ldr	r6, [pc, #60]	@ (80092a8 <sbrk_aligned+0x40>)
 800926c:	460c      	mov	r4, r1
 800926e:	6831      	ldr	r1, [r6, #0]
 8009270:	4605      	mov	r5, r0
 8009272:	b911      	cbnz	r1, 800927a <sbrk_aligned+0x12>
 8009274:	f001 fe7e 	bl	800af74 <_sbrk_r>
 8009278:	6030      	str	r0, [r6, #0]
 800927a:	4621      	mov	r1, r4
 800927c:	4628      	mov	r0, r5
 800927e:	f001 fe79 	bl	800af74 <_sbrk_r>
 8009282:	1c43      	adds	r3, r0, #1
 8009284:	d103      	bne.n	800928e <sbrk_aligned+0x26>
 8009286:	f04f 34ff 	mov.w	r4, #4294967295
 800928a:	4620      	mov	r0, r4
 800928c:	bd70      	pop	{r4, r5, r6, pc}
 800928e:	1cc4      	adds	r4, r0, #3
 8009290:	f024 0403 	bic.w	r4, r4, #3
 8009294:	42a0      	cmp	r0, r4
 8009296:	d0f8      	beq.n	800928a <sbrk_aligned+0x22>
 8009298:	1a21      	subs	r1, r4, r0
 800929a:	4628      	mov	r0, r5
 800929c:	f001 fe6a 	bl	800af74 <_sbrk_r>
 80092a0:	3001      	adds	r0, #1
 80092a2:	d1f2      	bne.n	800928a <sbrk_aligned+0x22>
 80092a4:	e7ef      	b.n	8009286 <sbrk_aligned+0x1e>
 80092a6:	bf00      	nop
 80092a8:	200046e4 	.word	0x200046e4

080092ac <_malloc_r>:
 80092ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80092b0:	1ccd      	adds	r5, r1, #3
 80092b2:	f025 0503 	bic.w	r5, r5, #3
 80092b6:	3508      	adds	r5, #8
 80092b8:	2d0c      	cmp	r5, #12
 80092ba:	bf38      	it	cc
 80092bc:	250c      	movcc	r5, #12
 80092be:	2d00      	cmp	r5, #0
 80092c0:	4606      	mov	r6, r0
 80092c2:	db01      	blt.n	80092c8 <_malloc_r+0x1c>
 80092c4:	42a9      	cmp	r1, r5
 80092c6:	d904      	bls.n	80092d2 <_malloc_r+0x26>
 80092c8:	230c      	movs	r3, #12
 80092ca:	6033      	str	r3, [r6, #0]
 80092cc:	2000      	movs	r0, #0
 80092ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80092d2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80093a8 <_malloc_r+0xfc>
 80092d6:	f000 f869 	bl	80093ac <__malloc_lock>
 80092da:	f8d8 3000 	ldr.w	r3, [r8]
 80092de:	461c      	mov	r4, r3
 80092e0:	bb44      	cbnz	r4, 8009334 <_malloc_r+0x88>
 80092e2:	4629      	mov	r1, r5
 80092e4:	4630      	mov	r0, r6
 80092e6:	f7ff ffbf 	bl	8009268 <sbrk_aligned>
 80092ea:	1c43      	adds	r3, r0, #1
 80092ec:	4604      	mov	r4, r0
 80092ee:	d158      	bne.n	80093a2 <_malloc_r+0xf6>
 80092f0:	f8d8 4000 	ldr.w	r4, [r8]
 80092f4:	4627      	mov	r7, r4
 80092f6:	2f00      	cmp	r7, #0
 80092f8:	d143      	bne.n	8009382 <_malloc_r+0xd6>
 80092fa:	2c00      	cmp	r4, #0
 80092fc:	d04b      	beq.n	8009396 <_malloc_r+0xea>
 80092fe:	6823      	ldr	r3, [r4, #0]
 8009300:	4639      	mov	r1, r7
 8009302:	4630      	mov	r0, r6
 8009304:	eb04 0903 	add.w	r9, r4, r3
 8009308:	f001 fe34 	bl	800af74 <_sbrk_r>
 800930c:	4581      	cmp	r9, r0
 800930e:	d142      	bne.n	8009396 <_malloc_r+0xea>
 8009310:	6821      	ldr	r1, [r4, #0]
 8009312:	1a6d      	subs	r5, r5, r1
 8009314:	4629      	mov	r1, r5
 8009316:	4630      	mov	r0, r6
 8009318:	f7ff ffa6 	bl	8009268 <sbrk_aligned>
 800931c:	3001      	adds	r0, #1
 800931e:	d03a      	beq.n	8009396 <_malloc_r+0xea>
 8009320:	6823      	ldr	r3, [r4, #0]
 8009322:	442b      	add	r3, r5
 8009324:	6023      	str	r3, [r4, #0]
 8009326:	f8d8 3000 	ldr.w	r3, [r8]
 800932a:	685a      	ldr	r2, [r3, #4]
 800932c:	bb62      	cbnz	r2, 8009388 <_malloc_r+0xdc>
 800932e:	f8c8 7000 	str.w	r7, [r8]
 8009332:	e00f      	b.n	8009354 <_malloc_r+0xa8>
 8009334:	6822      	ldr	r2, [r4, #0]
 8009336:	1b52      	subs	r2, r2, r5
 8009338:	d420      	bmi.n	800937c <_malloc_r+0xd0>
 800933a:	2a0b      	cmp	r2, #11
 800933c:	d917      	bls.n	800936e <_malloc_r+0xc2>
 800933e:	1961      	adds	r1, r4, r5
 8009340:	42a3      	cmp	r3, r4
 8009342:	6025      	str	r5, [r4, #0]
 8009344:	bf18      	it	ne
 8009346:	6059      	strne	r1, [r3, #4]
 8009348:	6863      	ldr	r3, [r4, #4]
 800934a:	bf08      	it	eq
 800934c:	f8c8 1000 	streq.w	r1, [r8]
 8009350:	5162      	str	r2, [r4, r5]
 8009352:	604b      	str	r3, [r1, #4]
 8009354:	4630      	mov	r0, r6
 8009356:	f000 f82f 	bl	80093b8 <__malloc_unlock>
 800935a:	f104 000b 	add.w	r0, r4, #11
 800935e:	1d23      	adds	r3, r4, #4
 8009360:	f020 0007 	bic.w	r0, r0, #7
 8009364:	1ac2      	subs	r2, r0, r3
 8009366:	bf1c      	itt	ne
 8009368:	1a1b      	subne	r3, r3, r0
 800936a:	50a3      	strne	r3, [r4, r2]
 800936c:	e7af      	b.n	80092ce <_malloc_r+0x22>
 800936e:	6862      	ldr	r2, [r4, #4]
 8009370:	42a3      	cmp	r3, r4
 8009372:	bf0c      	ite	eq
 8009374:	f8c8 2000 	streq.w	r2, [r8]
 8009378:	605a      	strne	r2, [r3, #4]
 800937a:	e7eb      	b.n	8009354 <_malloc_r+0xa8>
 800937c:	4623      	mov	r3, r4
 800937e:	6864      	ldr	r4, [r4, #4]
 8009380:	e7ae      	b.n	80092e0 <_malloc_r+0x34>
 8009382:	463c      	mov	r4, r7
 8009384:	687f      	ldr	r7, [r7, #4]
 8009386:	e7b6      	b.n	80092f6 <_malloc_r+0x4a>
 8009388:	461a      	mov	r2, r3
 800938a:	685b      	ldr	r3, [r3, #4]
 800938c:	42a3      	cmp	r3, r4
 800938e:	d1fb      	bne.n	8009388 <_malloc_r+0xdc>
 8009390:	2300      	movs	r3, #0
 8009392:	6053      	str	r3, [r2, #4]
 8009394:	e7de      	b.n	8009354 <_malloc_r+0xa8>
 8009396:	230c      	movs	r3, #12
 8009398:	6033      	str	r3, [r6, #0]
 800939a:	4630      	mov	r0, r6
 800939c:	f000 f80c 	bl	80093b8 <__malloc_unlock>
 80093a0:	e794      	b.n	80092cc <_malloc_r+0x20>
 80093a2:	6005      	str	r5, [r0, #0]
 80093a4:	e7d6      	b.n	8009354 <_malloc_r+0xa8>
 80093a6:	bf00      	nop
 80093a8:	200046e8 	.word	0x200046e8

080093ac <__malloc_lock>:
 80093ac:	4801      	ldr	r0, [pc, #4]	@ (80093b4 <__malloc_lock+0x8>)
 80093ae:	f001 be2e 	b.w	800b00e <__retarget_lock_acquire_recursive>
 80093b2:	bf00      	nop
 80093b4:	2000482c 	.word	0x2000482c

080093b8 <__malloc_unlock>:
 80093b8:	4801      	ldr	r0, [pc, #4]	@ (80093c0 <__malloc_unlock+0x8>)
 80093ba:	f001 be29 	b.w	800b010 <__retarget_lock_release_recursive>
 80093be:	bf00      	nop
 80093c0:	2000482c 	.word	0x2000482c

080093c4 <sulp>:
 80093c4:	b570      	push	{r4, r5, r6, lr}
 80093c6:	4604      	mov	r4, r0
 80093c8:	460d      	mov	r5, r1
 80093ca:	ec45 4b10 	vmov	d0, r4, r5
 80093ce:	4616      	mov	r6, r2
 80093d0:	f003 fb90 	bl	800caf4 <__ulp>
 80093d4:	ec51 0b10 	vmov	r0, r1, d0
 80093d8:	b17e      	cbz	r6, 80093fa <sulp+0x36>
 80093da:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80093de:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	dd09      	ble.n	80093fa <sulp+0x36>
 80093e6:	051b      	lsls	r3, r3, #20
 80093e8:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80093ec:	2400      	movs	r4, #0
 80093ee:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80093f2:	4622      	mov	r2, r4
 80093f4:	462b      	mov	r3, r5
 80093f6:	f7f7 f91f 	bl	8000638 <__aeabi_dmul>
 80093fa:	ec41 0b10 	vmov	d0, r0, r1
 80093fe:	bd70      	pop	{r4, r5, r6, pc}

08009400 <_strtod_l>:
 8009400:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009404:	b09f      	sub	sp, #124	@ 0x7c
 8009406:	460c      	mov	r4, r1
 8009408:	9217      	str	r2, [sp, #92]	@ 0x5c
 800940a:	2200      	movs	r2, #0
 800940c:	921a      	str	r2, [sp, #104]	@ 0x68
 800940e:	9005      	str	r0, [sp, #20]
 8009410:	f04f 0a00 	mov.w	sl, #0
 8009414:	f04f 0b00 	mov.w	fp, #0
 8009418:	460a      	mov	r2, r1
 800941a:	9219      	str	r2, [sp, #100]	@ 0x64
 800941c:	7811      	ldrb	r1, [r2, #0]
 800941e:	292b      	cmp	r1, #43	@ 0x2b
 8009420:	d04a      	beq.n	80094b8 <_strtod_l+0xb8>
 8009422:	d838      	bhi.n	8009496 <_strtod_l+0x96>
 8009424:	290d      	cmp	r1, #13
 8009426:	d832      	bhi.n	800948e <_strtod_l+0x8e>
 8009428:	2908      	cmp	r1, #8
 800942a:	d832      	bhi.n	8009492 <_strtod_l+0x92>
 800942c:	2900      	cmp	r1, #0
 800942e:	d03b      	beq.n	80094a8 <_strtod_l+0xa8>
 8009430:	2200      	movs	r2, #0
 8009432:	920e      	str	r2, [sp, #56]	@ 0x38
 8009434:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8009436:	782a      	ldrb	r2, [r5, #0]
 8009438:	2a30      	cmp	r2, #48	@ 0x30
 800943a:	f040 80b2 	bne.w	80095a2 <_strtod_l+0x1a2>
 800943e:	786a      	ldrb	r2, [r5, #1]
 8009440:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009444:	2a58      	cmp	r2, #88	@ 0x58
 8009446:	d16e      	bne.n	8009526 <_strtod_l+0x126>
 8009448:	9302      	str	r3, [sp, #8]
 800944a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800944c:	9301      	str	r3, [sp, #4]
 800944e:	ab1a      	add	r3, sp, #104	@ 0x68
 8009450:	9300      	str	r3, [sp, #0]
 8009452:	4a8f      	ldr	r2, [pc, #572]	@ (8009690 <_strtod_l+0x290>)
 8009454:	9805      	ldr	r0, [sp, #20]
 8009456:	ab1b      	add	r3, sp, #108	@ 0x6c
 8009458:	a919      	add	r1, sp, #100	@ 0x64
 800945a:	f002 fcfb 	bl	800be54 <__gethex>
 800945e:	f010 060f 	ands.w	r6, r0, #15
 8009462:	4604      	mov	r4, r0
 8009464:	d005      	beq.n	8009472 <_strtod_l+0x72>
 8009466:	2e06      	cmp	r6, #6
 8009468:	d128      	bne.n	80094bc <_strtod_l+0xbc>
 800946a:	3501      	adds	r5, #1
 800946c:	2300      	movs	r3, #0
 800946e:	9519      	str	r5, [sp, #100]	@ 0x64
 8009470:	930e      	str	r3, [sp, #56]	@ 0x38
 8009472:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009474:	2b00      	cmp	r3, #0
 8009476:	f040 858e 	bne.w	8009f96 <_strtod_l+0xb96>
 800947a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800947c:	b1cb      	cbz	r3, 80094b2 <_strtod_l+0xb2>
 800947e:	4652      	mov	r2, sl
 8009480:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8009484:	ec43 2b10 	vmov	d0, r2, r3
 8009488:	b01f      	add	sp, #124	@ 0x7c
 800948a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800948e:	2920      	cmp	r1, #32
 8009490:	d1ce      	bne.n	8009430 <_strtod_l+0x30>
 8009492:	3201      	adds	r2, #1
 8009494:	e7c1      	b.n	800941a <_strtod_l+0x1a>
 8009496:	292d      	cmp	r1, #45	@ 0x2d
 8009498:	d1ca      	bne.n	8009430 <_strtod_l+0x30>
 800949a:	2101      	movs	r1, #1
 800949c:	910e      	str	r1, [sp, #56]	@ 0x38
 800949e:	1c51      	adds	r1, r2, #1
 80094a0:	9119      	str	r1, [sp, #100]	@ 0x64
 80094a2:	7852      	ldrb	r2, [r2, #1]
 80094a4:	2a00      	cmp	r2, #0
 80094a6:	d1c5      	bne.n	8009434 <_strtod_l+0x34>
 80094a8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80094aa:	9419      	str	r4, [sp, #100]	@ 0x64
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	f040 8570 	bne.w	8009f92 <_strtod_l+0xb92>
 80094b2:	4652      	mov	r2, sl
 80094b4:	465b      	mov	r3, fp
 80094b6:	e7e5      	b.n	8009484 <_strtod_l+0x84>
 80094b8:	2100      	movs	r1, #0
 80094ba:	e7ef      	b.n	800949c <_strtod_l+0x9c>
 80094bc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80094be:	b13a      	cbz	r2, 80094d0 <_strtod_l+0xd0>
 80094c0:	2135      	movs	r1, #53	@ 0x35
 80094c2:	a81c      	add	r0, sp, #112	@ 0x70
 80094c4:	f003 fc10 	bl	800cce8 <__copybits>
 80094c8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80094ca:	9805      	ldr	r0, [sp, #20]
 80094cc:	f002 ffe6 	bl	800c49c <_Bfree>
 80094d0:	3e01      	subs	r6, #1
 80094d2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80094d4:	2e04      	cmp	r6, #4
 80094d6:	d806      	bhi.n	80094e6 <_strtod_l+0xe6>
 80094d8:	e8df f006 	tbb	[pc, r6]
 80094dc:	201d0314 	.word	0x201d0314
 80094e0:	14          	.byte	0x14
 80094e1:	00          	.byte	0x00
 80094e2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80094e6:	05e1      	lsls	r1, r4, #23
 80094e8:	bf48      	it	mi
 80094ea:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80094ee:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80094f2:	0d1b      	lsrs	r3, r3, #20
 80094f4:	051b      	lsls	r3, r3, #20
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d1bb      	bne.n	8009472 <_strtod_l+0x72>
 80094fa:	f001 fd5d 	bl	800afb8 <__errno>
 80094fe:	2322      	movs	r3, #34	@ 0x22
 8009500:	6003      	str	r3, [r0, #0]
 8009502:	e7b6      	b.n	8009472 <_strtod_l+0x72>
 8009504:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8009508:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800950c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8009510:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8009514:	e7e7      	b.n	80094e6 <_strtod_l+0xe6>
 8009516:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8009698 <_strtod_l+0x298>
 800951a:	e7e4      	b.n	80094e6 <_strtod_l+0xe6>
 800951c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8009520:	f04f 3aff 	mov.w	sl, #4294967295
 8009524:	e7df      	b.n	80094e6 <_strtod_l+0xe6>
 8009526:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009528:	1c5a      	adds	r2, r3, #1
 800952a:	9219      	str	r2, [sp, #100]	@ 0x64
 800952c:	785b      	ldrb	r3, [r3, #1]
 800952e:	2b30      	cmp	r3, #48	@ 0x30
 8009530:	d0f9      	beq.n	8009526 <_strtod_l+0x126>
 8009532:	2b00      	cmp	r3, #0
 8009534:	d09d      	beq.n	8009472 <_strtod_l+0x72>
 8009536:	2301      	movs	r3, #1
 8009538:	2700      	movs	r7, #0
 800953a:	9308      	str	r3, [sp, #32]
 800953c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800953e:	930c      	str	r3, [sp, #48]	@ 0x30
 8009540:	970b      	str	r7, [sp, #44]	@ 0x2c
 8009542:	46b9      	mov	r9, r7
 8009544:	220a      	movs	r2, #10
 8009546:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8009548:	7805      	ldrb	r5, [r0, #0]
 800954a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800954e:	b2d9      	uxtb	r1, r3
 8009550:	2909      	cmp	r1, #9
 8009552:	d928      	bls.n	80095a6 <_strtod_l+0x1a6>
 8009554:	494f      	ldr	r1, [pc, #316]	@ (8009694 <_strtod_l+0x294>)
 8009556:	2201      	movs	r2, #1
 8009558:	f001 fc64 	bl	800ae24 <strncmp>
 800955c:	2800      	cmp	r0, #0
 800955e:	d032      	beq.n	80095c6 <_strtod_l+0x1c6>
 8009560:	2000      	movs	r0, #0
 8009562:	462a      	mov	r2, r5
 8009564:	900a      	str	r0, [sp, #40]	@ 0x28
 8009566:	464d      	mov	r5, r9
 8009568:	4603      	mov	r3, r0
 800956a:	2a65      	cmp	r2, #101	@ 0x65
 800956c:	d001      	beq.n	8009572 <_strtod_l+0x172>
 800956e:	2a45      	cmp	r2, #69	@ 0x45
 8009570:	d114      	bne.n	800959c <_strtod_l+0x19c>
 8009572:	b91d      	cbnz	r5, 800957c <_strtod_l+0x17c>
 8009574:	9a08      	ldr	r2, [sp, #32]
 8009576:	4302      	orrs	r2, r0
 8009578:	d096      	beq.n	80094a8 <_strtod_l+0xa8>
 800957a:	2500      	movs	r5, #0
 800957c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800957e:	1c62      	adds	r2, r4, #1
 8009580:	9219      	str	r2, [sp, #100]	@ 0x64
 8009582:	7862      	ldrb	r2, [r4, #1]
 8009584:	2a2b      	cmp	r2, #43	@ 0x2b
 8009586:	d07a      	beq.n	800967e <_strtod_l+0x27e>
 8009588:	2a2d      	cmp	r2, #45	@ 0x2d
 800958a:	d07e      	beq.n	800968a <_strtod_l+0x28a>
 800958c:	f04f 0c00 	mov.w	ip, #0
 8009590:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8009594:	2909      	cmp	r1, #9
 8009596:	f240 8085 	bls.w	80096a4 <_strtod_l+0x2a4>
 800959a:	9419      	str	r4, [sp, #100]	@ 0x64
 800959c:	f04f 0800 	mov.w	r8, #0
 80095a0:	e0a5      	b.n	80096ee <_strtod_l+0x2ee>
 80095a2:	2300      	movs	r3, #0
 80095a4:	e7c8      	b.n	8009538 <_strtod_l+0x138>
 80095a6:	f1b9 0f08 	cmp.w	r9, #8
 80095aa:	bfd8      	it	le
 80095ac:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 80095ae:	f100 0001 	add.w	r0, r0, #1
 80095b2:	bfda      	itte	le
 80095b4:	fb02 3301 	mlale	r3, r2, r1, r3
 80095b8:	930b      	strle	r3, [sp, #44]	@ 0x2c
 80095ba:	fb02 3707 	mlagt	r7, r2, r7, r3
 80095be:	f109 0901 	add.w	r9, r9, #1
 80095c2:	9019      	str	r0, [sp, #100]	@ 0x64
 80095c4:	e7bf      	b.n	8009546 <_strtod_l+0x146>
 80095c6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80095c8:	1c5a      	adds	r2, r3, #1
 80095ca:	9219      	str	r2, [sp, #100]	@ 0x64
 80095cc:	785a      	ldrb	r2, [r3, #1]
 80095ce:	f1b9 0f00 	cmp.w	r9, #0
 80095d2:	d03b      	beq.n	800964c <_strtod_l+0x24c>
 80095d4:	900a      	str	r0, [sp, #40]	@ 0x28
 80095d6:	464d      	mov	r5, r9
 80095d8:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80095dc:	2b09      	cmp	r3, #9
 80095de:	d912      	bls.n	8009606 <_strtod_l+0x206>
 80095e0:	2301      	movs	r3, #1
 80095e2:	e7c2      	b.n	800956a <_strtod_l+0x16a>
 80095e4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80095e6:	1c5a      	adds	r2, r3, #1
 80095e8:	9219      	str	r2, [sp, #100]	@ 0x64
 80095ea:	785a      	ldrb	r2, [r3, #1]
 80095ec:	3001      	adds	r0, #1
 80095ee:	2a30      	cmp	r2, #48	@ 0x30
 80095f0:	d0f8      	beq.n	80095e4 <_strtod_l+0x1e4>
 80095f2:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80095f6:	2b08      	cmp	r3, #8
 80095f8:	f200 84d2 	bhi.w	8009fa0 <_strtod_l+0xba0>
 80095fc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80095fe:	900a      	str	r0, [sp, #40]	@ 0x28
 8009600:	2000      	movs	r0, #0
 8009602:	930c      	str	r3, [sp, #48]	@ 0x30
 8009604:	4605      	mov	r5, r0
 8009606:	3a30      	subs	r2, #48	@ 0x30
 8009608:	f100 0301 	add.w	r3, r0, #1
 800960c:	d018      	beq.n	8009640 <_strtod_l+0x240>
 800960e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009610:	4419      	add	r1, r3
 8009612:	910a      	str	r1, [sp, #40]	@ 0x28
 8009614:	462e      	mov	r6, r5
 8009616:	f04f 0e0a 	mov.w	lr, #10
 800961a:	1c71      	adds	r1, r6, #1
 800961c:	eba1 0c05 	sub.w	ip, r1, r5
 8009620:	4563      	cmp	r3, ip
 8009622:	dc15      	bgt.n	8009650 <_strtod_l+0x250>
 8009624:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8009628:	182b      	adds	r3, r5, r0
 800962a:	2b08      	cmp	r3, #8
 800962c:	f105 0501 	add.w	r5, r5, #1
 8009630:	4405      	add	r5, r0
 8009632:	dc1a      	bgt.n	800966a <_strtod_l+0x26a>
 8009634:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009636:	230a      	movs	r3, #10
 8009638:	fb03 2301 	mla	r3, r3, r1, r2
 800963c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800963e:	2300      	movs	r3, #0
 8009640:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009642:	1c51      	adds	r1, r2, #1
 8009644:	9119      	str	r1, [sp, #100]	@ 0x64
 8009646:	7852      	ldrb	r2, [r2, #1]
 8009648:	4618      	mov	r0, r3
 800964a:	e7c5      	b.n	80095d8 <_strtod_l+0x1d8>
 800964c:	4648      	mov	r0, r9
 800964e:	e7ce      	b.n	80095ee <_strtod_l+0x1ee>
 8009650:	2e08      	cmp	r6, #8
 8009652:	dc05      	bgt.n	8009660 <_strtod_l+0x260>
 8009654:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8009656:	fb0e f606 	mul.w	r6, lr, r6
 800965a:	960b      	str	r6, [sp, #44]	@ 0x2c
 800965c:	460e      	mov	r6, r1
 800965e:	e7dc      	b.n	800961a <_strtod_l+0x21a>
 8009660:	2910      	cmp	r1, #16
 8009662:	bfd8      	it	le
 8009664:	fb0e f707 	mulle.w	r7, lr, r7
 8009668:	e7f8      	b.n	800965c <_strtod_l+0x25c>
 800966a:	2b0f      	cmp	r3, #15
 800966c:	bfdc      	itt	le
 800966e:	230a      	movle	r3, #10
 8009670:	fb03 2707 	mlale	r7, r3, r7, r2
 8009674:	e7e3      	b.n	800963e <_strtod_l+0x23e>
 8009676:	2300      	movs	r3, #0
 8009678:	930a      	str	r3, [sp, #40]	@ 0x28
 800967a:	2301      	movs	r3, #1
 800967c:	e77a      	b.n	8009574 <_strtod_l+0x174>
 800967e:	f04f 0c00 	mov.w	ip, #0
 8009682:	1ca2      	adds	r2, r4, #2
 8009684:	9219      	str	r2, [sp, #100]	@ 0x64
 8009686:	78a2      	ldrb	r2, [r4, #2]
 8009688:	e782      	b.n	8009590 <_strtod_l+0x190>
 800968a:	f04f 0c01 	mov.w	ip, #1
 800968e:	e7f8      	b.n	8009682 <_strtod_l+0x282>
 8009690:	0800dc84 	.word	0x0800dc84
 8009694:	0800da9c 	.word	0x0800da9c
 8009698:	7ff00000 	.word	0x7ff00000
 800969c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800969e:	1c51      	adds	r1, r2, #1
 80096a0:	9119      	str	r1, [sp, #100]	@ 0x64
 80096a2:	7852      	ldrb	r2, [r2, #1]
 80096a4:	2a30      	cmp	r2, #48	@ 0x30
 80096a6:	d0f9      	beq.n	800969c <_strtod_l+0x29c>
 80096a8:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80096ac:	2908      	cmp	r1, #8
 80096ae:	f63f af75 	bhi.w	800959c <_strtod_l+0x19c>
 80096b2:	3a30      	subs	r2, #48	@ 0x30
 80096b4:	9209      	str	r2, [sp, #36]	@ 0x24
 80096b6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80096b8:	920f      	str	r2, [sp, #60]	@ 0x3c
 80096ba:	f04f 080a 	mov.w	r8, #10
 80096be:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80096c0:	1c56      	adds	r6, r2, #1
 80096c2:	9619      	str	r6, [sp, #100]	@ 0x64
 80096c4:	7852      	ldrb	r2, [r2, #1]
 80096c6:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80096ca:	f1be 0f09 	cmp.w	lr, #9
 80096ce:	d939      	bls.n	8009744 <_strtod_l+0x344>
 80096d0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80096d2:	1a76      	subs	r6, r6, r1
 80096d4:	2e08      	cmp	r6, #8
 80096d6:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80096da:	dc03      	bgt.n	80096e4 <_strtod_l+0x2e4>
 80096dc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80096de:	4588      	cmp	r8, r1
 80096e0:	bfa8      	it	ge
 80096e2:	4688      	movge	r8, r1
 80096e4:	f1bc 0f00 	cmp.w	ip, #0
 80096e8:	d001      	beq.n	80096ee <_strtod_l+0x2ee>
 80096ea:	f1c8 0800 	rsb	r8, r8, #0
 80096ee:	2d00      	cmp	r5, #0
 80096f0:	d14e      	bne.n	8009790 <_strtod_l+0x390>
 80096f2:	9908      	ldr	r1, [sp, #32]
 80096f4:	4308      	orrs	r0, r1
 80096f6:	f47f aebc 	bne.w	8009472 <_strtod_l+0x72>
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	f47f aed4 	bne.w	80094a8 <_strtod_l+0xa8>
 8009700:	2a69      	cmp	r2, #105	@ 0x69
 8009702:	d028      	beq.n	8009756 <_strtod_l+0x356>
 8009704:	dc25      	bgt.n	8009752 <_strtod_l+0x352>
 8009706:	2a49      	cmp	r2, #73	@ 0x49
 8009708:	d025      	beq.n	8009756 <_strtod_l+0x356>
 800970a:	2a4e      	cmp	r2, #78	@ 0x4e
 800970c:	f47f aecc 	bne.w	80094a8 <_strtod_l+0xa8>
 8009710:	499a      	ldr	r1, [pc, #616]	@ (800997c <_strtod_l+0x57c>)
 8009712:	a819      	add	r0, sp, #100	@ 0x64
 8009714:	f002 fdc0 	bl	800c298 <__match>
 8009718:	2800      	cmp	r0, #0
 800971a:	f43f aec5 	beq.w	80094a8 <_strtod_l+0xa8>
 800971e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009720:	781b      	ldrb	r3, [r3, #0]
 8009722:	2b28      	cmp	r3, #40	@ 0x28
 8009724:	d12e      	bne.n	8009784 <_strtod_l+0x384>
 8009726:	4996      	ldr	r1, [pc, #600]	@ (8009980 <_strtod_l+0x580>)
 8009728:	aa1c      	add	r2, sp, #112	@ 0x70
 800972a:	a819      	add	r0, sp, #100	@ 0x64
 800972c:	f002 fdc8 	bl	800c2c0 <__hexnan>
 8009730:	2805      	cmp	r0, #5
 8009732:	d127      	bne.n	8009784 <_strtod_l+0x384>
 8009734:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009736:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800973a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800973e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8009742:	e696      	b.n	8009472 <_strtod_l+0x72>
 8009744:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009746:	fb08 2101 	mla	r1, r8, r1, r2
 800974a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800974e:	9209      	str	r2, [sp, #36]	@ 0x24
 8009750:	e7b5      	b.n	80096be <_strtod_l+0x2be>
 8009752:	2a6e      	cmp	r2, #110	@ 0x6e
 8009754:	e7da      	b.n	800970c <_strtod_l+0x30c>
 8009756:	498b      	ldr	r1, [pc, #556]	@ (8009984 <_strtod_l+0x584>)
 8009758:	a819      	add	r0, sp, #100	@ 0x64
 800975a:	f002 fd9d 	bl	800c298 <__match>
 800975e:	2800      	cmp	r0, #0
 8009760:	f43f aea2 	beq.w	80094a8 <_strtod_l+0xa8>
 8009764:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009766:	4988      	ldr	r1, [pc, #544]	@ (8009988 <_strtod_l+0x588>)
 8009768:	3b01      	subs	r3, #1
 800976a:	a819      	add	r0, sp, #100	@ 0x64
 800976c:	9319      	str	r3, [sp, #100]	@ 0x64
 800976e:	f002 fd93 	bl	800c298 <__match>
 8009772:	b910      	cbnz	r0, 800977a <_strtod_l+0x37a>
 8009774:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009776:	3301      	adds	r3, #1
 8009778:	9319      	str	r3, [sp, #100]	@ 0x64
 800977a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8009998 <_strtod_l+0x598>
 800977e:	f04f 0a00 	mov.w	sl, #0
 8009782:	e676      	b.n	8009472 <_strtod_l+0x72>
 8009784:	4881      	ldr	r0, [pc, #516]	@ (800998c <_strtod_l+0x58c>)
 8009786:	f001 fc53 	bl	800b030 <nan>
 800978a:	ec5b ab10 	vmov	sl, fp, d0
 800978e:	e670      	b.n	8009472 <_strtod_l+0x72>
 8009790:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009792:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8009794:	eba8 0303 	sub.w	r3, r8, r3
 8009798:	f1b9 0f00 	cmp.w	r9, #0
 800979c:	bf08      	it	eq
 800979e:	46a9      	moveq	r9, r5
 80097a0:	2d10      	cmp	r5, #16
 80097a2:	9309      	str	r3, [sp, #36]	@ 0x24
 80097a4:	462c      	mov	r4, r5
 80097a6:	bfa8      	it	ge
 80097a8:	2410      	movge	r4, #16
 80097aa:	f7f6 fecb 	bl	8000544 <__aeabi_ui2d>
 80097ae:	2d09      	cmp	r5, #9
 80097b0:	4682      	mov	sl, r0
 80097b2:	468b      	mov	fp, r1
 80097b4:	dc13      	bgt.n	80097de <_strtod_l+0x3de>
 80097b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	f43f ae5a 	beq.w	8009472 <_strtod_l+0x72>
 80097be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80097c0:	dd78      	ble.n	80098b4 <_strtod_l+0x4b4>
 80097c2:	2b16      	cmp	r3, #22
 80097c4:	dc5f      	bgt.n	8009886 <_strtod_l+0x486>
 80097c6:	4972      	ldr	r1, [pc, #456]	@ (8009990 <_strtod_l+0x590>)
 80097c8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80097cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80097d0:	4652      	mov	r2, sl
 80097d2:	465b      	mov	r3, fp
 80097d4:	f7f6 ff30 	bl	8000638 <__aeabi_dmul>
 80097d8:	4682      	mov	sl, r0
 80097da:	468b      	mov	fp, r1
 80097dc:	e649      	b.n	8009472 <_strtod_l+0x72>
 80097de:	4b6c      	ldr	r3, [pc, #432]	@ (8009990 <_strtod_l+0x590>)
 80097e0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80097e4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80097e8:	f7f6 ff26 	bl	8000638 <__aeabi_dmul>
 80097ec:	4682      	mov	sl, r0
 80097ee:	4638      	mov	r0, r7
 80097f0:	468b      	mov	fp, r1
 80097f2:	f7f6 fea7 	bl	8000544 <__aeabi_ui2d>
 80097f6:	4602      	mov	r2, r0
 80097f8:	460b      	mov	r3, r1
 80097fa:	4650      	mov	r0, sl
 80097fc:	4659      	mov	r1, fp
 80097fe:	f7f6 fd65 	bl	80002cc <__adddf3>
 8009802:	2d0f      	cmp	r5, #15
 8009804:	4682      	mov	sl, r0
 8009806:	468b      	mov	fp, r1
 8009808:	ddd5      	ble.n	80097b6 <_strtod_l+0x3b6>
 800980a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800980c:	1b2c      	subs	r4, r5, r4
 800980e:	441c      	add	r4, r3
 8009810:	2c00      	cmp	r4, #0
 8009812:	f340 8093 	ble.w	800993c <_strtod_l+0x53c>
 8009816:	f014 030f 	ands.w	r3, r4, #15
 800981a:	d00a      	beq.n	8009832 <_strtod_l+0x432>
 800981c:	495c      	ldr	r1, [pc, #368]	@ (8009990 <_strtod_l+0x590>)
 800981e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009822:	4652      	mov	r2, sl
 8009824:	465b      	mov	r3, fp
 8009826:	e9d1 0100 	ldrd	r0, r1, [r1]
 800982a:	f7f6 ff05 	bl	8000638 <__aeabi_dmul>
 800982e:	4682      	mov	sl, r0
 8009830:	468b      	mov	fp, r1
 8009832:	f034 040f 	bics.w	r4, r4, #15
 8009836:	d073      	beq.n	8009920 <_strtod_l+0x520>
 8009838:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800983c:	dd49      	ble.n	80098d2 <_strtod_l+0x4d2>
 800983e:	2400      	movs	r4, #0
 8009840:	46a0      	mov	r8, r4
 8009842:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009844:	46a1      	mov	r9, r4
 8009846:	9a05      	ldr	r2, [sp, #20]
 8009848:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8009998 <_strtod_l+0x598>
 800984c:	2322      	movs	r3, #34	@ 0x22
 800984e:	6013      	str	r3, [r2, #0]
 8009850:	f04f 0a00 	mov.w	sl, #0
 8009854:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009856:	2b00      	cmp	r3, #0
 8009858:	f43f ae0b 	beq.w	8009472 <_strtod_l+0x72>
 800985c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800985e:	9805      	ldr	r0, [sp, #20]
 8009860:	f002 fe1c 	bl	800c49c <_Bfree>
 8009864:	9805      	ldr	r0, [sp, #20]
 8009866:	4649      	mov	r1, r9
 8009868:	f002 fe18 	bl	800c49c <_Bfree>
 800986c:	9805      	ldr	r0, [sp, #20]
 800986e:	4641      	mov	r1, r8
 8009870:	f002 fe14 	bl	800c49c <_Bfree>
 8009874:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009876:	9805      	ldr	r0, [sp, #20]
 8009878:	f002 fe10 	bl	800c49c <_Bfree>
 800987c:	9805      	ldr	r0, [sp, #20]
 800987e:	4621      	mov	r1, r4
 8009880:	f002 fe0c 	bl	800c49c <_Bfree>
 8009884:	e5f5      	b.n	8009472 <_strtod_l+0x72>
 8009886:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009888:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800988c:	4293      	cmp	r3, r2
 800988e:	dbbc      	blt.n	800980a <_strtod_l+0x40a>
 8009890:	4c3f      	ldr	r4, [pc, #252]	@ (8009990 <_strtod_l+0x590>)
 8009892:	f1c5 050f 	rsb	r5, r5, #15
 8009896:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800989a:	4652      	mov	r2, sl
 800989c:	465b      	mov	r3, fp
 800989e:	e9d1 0100 	ldrd	r0, r1, [r1]
 80098a2:	f7f6 fec9 	bl	8000638 <__aeabi_dmul>
 80098a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098a8:	1b5d      	subs	r5, r3, r5
 80098aa:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80098ae:	e9d4 2300 	ldrd	r2, r3, [r4]
 80098b2:	e78f      	b.n	80097d4 <_strtod_l+0x3d4>
 80098b4:	3316      	adds	r3, #22
 80098b6:	dba8      	blt.n	800980a <_strtod_l+0x40a>
 80098b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80098ba:	eba3 0808 	sub.w	r8, r3, r8
 80098be:	4b34      	ldr	r3, [pc, #208]	@ (8009990 <_strtod_l+0x590>)
 80098c0:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80098c4:	e9d8 2300 	ldrd	r2, r3, [r8]
 80098c8:	4650      	mov	r0, sl
 80098ca:	4659      	mov	r1, fp
 80098cc:	f7f6 ffde 	bl	800088c <__aeabi_ddiv>
 80098d0:	e782      	b.n	80097d8 <_strtod_l+0x3d8>
 80098d2:	2300      	movs	r3, #0
 80098d4:	4f2f      	ldr	r7, [pc, #188]	@ (8009994 <_strtod_l+0x594>)
 80098d6:	1124      	asrs	r4, r4, #4
 80098d8:	4650      	mov	r0, sl
 80098da:	4659      	mov	r1, fp
 80098dc:	461e      	mov	r6, r3
 80098de:	2c01      	cmp	r4, #1
 80098e0:	dc21      	bgt.n	8009926 <_strtod_l+0x526>
 80098e2:	b10b      	cbz	r3, 80098e8 <_strtod_l+0x4e8>
 80098e4:	4682      	mov	sl, r0
 80098e6:	468b      	mov	fp, r1
 80098e8:	492a      	ldr	r1, [pc, #168]	@ (8009994 <_strtod_l+0x594>)
 80098ea:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80098ee:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80098f2:	4652      	mov	r2, sl
 80098f4:	465b      	mov	r3, fp
 80098f6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80098fa:	f7f6 fe9d 	bl	8000638 <__aeabi_dmul>
 80098fe:	4b26      	ldr	r3, [pc, #152]	@ (8009998 <_strtod_l+0x598>)
 8009900:	460a      	mov	r2, r1
 8009902:	400b      	ands	r3, r1
 8009904:	4925      	ldr	r1, [pc, #148]	@ (800999c <_strtod_l+0x59c>)
 8009906:	428b      	cmp	r3, r1
 8009908:	4682      	mov	sl, r0
 800990a:	d898      	bhi.n	800983e <_strtod_l+0x43e>
 800990c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009910:	428b      	cmp	r3, r1
 8009912:	bf86      	itte	hi
 8009914:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 80099a0 <_strtod_l+0x5a0>
 8009918:	f04f 3aff 	movhi.w	sl, #4294967295
 800991c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8009920:	2300      	movs	r3, #0
 8009922:	9308      	str	r3, [sp, #32]
 8009924:	e076      	b.n	8009a14 <_strtod_l+0x614>
 8009926:	07e2      	lsls	r2, r4, #31
 8009928:	d504      	bpl.n	8009934 <_strtod_l+0x534>
 800992a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800992e:	f7f6 fe83 	bl	8000638 <__aeabi_dmul>
 8009932:	2301      	movs	r3, #1
 8009934:	3601      	adds	r6, #1
 8009936:	1064      	asrs	r4, r4, #1
 8009938:	3708      	adds	r7, #8
 800993a:	e7d0      	b.n	80098de <_strtod_l+0x4de>
 800993c:	d0f0      	beq.n	8009920 <_strtod_l+0x520>
 800993e:	4264      	negs	r4, r4
 8009940:	f014 020f 	ands.w	r2, r4, #15
 8009944:	d00a      	beq.n	800995c <_strtod_l+0x55c>
 8009946:	4b12      	ldr	r3, [pc, #72]	@ (8009990 <_strtod_l+0x590>)
 8009948:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800994c:	4650      	mov	r0, sl
 800994e:	4659      	mov	r1, fp
 8009950:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009954:	f7f6 ff9a 	bl	800088c <__aeabi_ddiv>
 8009958:	4682      	mov	sl, r0
 800995a:	468b      	mov	fp, r1
 800995c:	1124      	asrs	r4, r4, #4
 800995e:	d0df      	beq.n	8009920 <_strtod_l+0x520>
 8009960:	2c1f      	cmp	r4, #31
 8009962:	dd1f      	ble.n	80099a4 <_strtod_l+0x5a4>
 8009964:	2400      	movs	r4, #0
 8009966:	46a0      	mov	r8, r4
 8009968:	940b      	str	r4, [sp, #44]	@ 0x2c
 800996a:	46a1      	mov	r9, r4
 800996c:	9a05      	ldr	r2, [sp, #20]
 800996e:	2322      	movs	r3, #34	@ 0x22
 8009970:	f04f 0a00 	mov.w	sl, #0
 8009974:	f04f 0b00 	mov.w	fp, #0
 8009978:	6013      	str	r3, [r2, #0]
 800997a:	e76b      	b.n	8009854 <_strtod_l+0x454>
 800997c:	0800daab 	.word	0x0800daab
 8009980:	0800dc70 	.word	0x0800dc70
 8009984:	0800daa3 	.word	0x0800daa3
 8009988:	0800dadd 	.word	0x0800dadd
 800998c:	0800dc6c 	.word	0x0800dc6c
 8009990:	0800ddf8 	.word	0x0800ddf8
 8009994:	0800ddd0 	.word	0x0800ddd0
 8009998:	7ff00000 	.word	0x7ff00000
 800999c:	7ca00000 	.word	0x7ca00000
 80099a0:	7fefffff 	.word	0x7fefffff
 80099a4:	f014 0310 	ands.w	r3, r4, #16
 80099a8:	bf18      	it	ne
 80099aa:	236a      	movne	r3, #106	@ 0x6a
 80099ac:	4ea9      	ldr	r6, [pc, #676]	@ (8009c54 <_strtod_l+0x854>)
 80099ae:	9308      	str	r3, [sp, #32]
 80099b0:	4650      	mov	r0, sl
 80099b2:	4659      	mov	r1, fp
 80099b4:	2300      	movs	r3, #0
 80099b6:	07e7      	lsls	r7, r4, #31
 80099b8:	d504      	bpl.n	80099c4 <_strtod_l+0x5c4>
 80099ba:	e9d6 2300 	ldrd	r2, r3, [r6]
 80099be:	f7f6 fe3b 	bl	8000638 <__aeabi_dmul>
 80099c2:	2301      	movs	r3, #1
 80099c4:	1064      	asrs	r4, r4, #1
 80099c6:	f106 0608 	add.w	r6, r6, #8
 80099ca:	d1f4      	bne.n	80099b6 <_strtod_l+0x5b6>
 80099cc:	b10b      	cbz	r3, 80099d2 <_strtod_l+0x5d2>
 80099ce:	4682      	mov	sl, r0
 80099d0:	468b      	mov	fp, r1
 80099d2:	9b08      	ldr	r3, [sp, #32]
 80099d4:	b1b3      	cbz	r3, 8009a04 <_strtod_l+0x604>
 80099d6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80099da:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80099de:	2b00      	cmp	r3, #0
 80099e0:	4659      	mov	r1, fp
 80099e2:	dd0f      	ble.n	8009a04 <_strtod_l+0x604>
 80099e4:	2b1f      	cmp	r3, #31
 80099e6:	dd56      	ble.n	8009a96 <_strtod_l+0x696>
 80099e8:	2b34      	cmp	r3, #52	@ 0x34
 80099ea:	bfde      	ittt	le
 80099ec:	f04f 33ff 	movle.w	r3, #4294967295
 80099f0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80099f4:	4093      	lslle	r3, r2
 80099f6:	f04f 0a00 	mov.w	sl, #0
 80099fa:	bfcc      	ite	gt
 80099fc:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009a00:	ea03 0b01 	andle.w	fp, r3, r1
 8009a04:	2200      	movs	r2, #0
 8009a06:	2300      	movs	r3, #0
 8009a08:	4650      	mov	r0, sl
 8009a0a:	4659      	mov	r1, fp
 8009a0c:	f7f7 f87c 	bl	8000b08 <__aeabi_dcmpeq>
 8009a10:	2800      	cmp	r0, #0
 8009a12:	d1a7      	bne.n	8009964 <_strtod_l+0x564>
 8009a14:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009a16:	9300      	str	r3, [sp, #0]
 8009a18:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8009a1a:	9805      	ldr	r0, [sp, #20]
 8009a1c:	462b      	mov	r3, r5
 8009a1e:	464a      	mov	r2, r9
 8009a20:	f002 fda4 	bl	800c56c <__s2b>
 8009a24:	900b      	str	r0, [sp, #44]	@ 0x2c
 8009a26:	2800      	cmp	r0, #0
 8009a28:	f43f af09 	beq.w	800983e <_strtod_l+0x43e>
 8009a2c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009a2e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009a30:	2a00      	cmp	r2, #0
 8009a32:	eba3 0308 	sub.w	r3, r3, r8
 8009a36:	bfa8      	it	ge
 8009a38:	2300      	movge	r3, #0
 8009a3a:	9312      	str	r3, [sp, #72]	@ 0x48
 8009a3c:	2400      	movs	r4, #0
 8009a3e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8009a42:	9316      	str	r3, [sp, #88]	@ 0x58
 8009a44:	46a0      	mov	r8, r4
 8009a46:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009a48:	9805      	ldr	r0, [sp, #20]
 8009a4a:	6859      	ldr	r1, [r3, #4]
 8009a4c:	f002 fce6 	bl	800c41c <_Balloc>
 8009a50:	4681      	mov	r9, r0
 8009a52:	2800      	cmp	r0, #0
 8009a54:	f43f aef7 	beq.w	8009846 <_strtod_l+0x446>
 8009a58:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009a5a:	691a      	ldr	r2, [r3, #16]
 8009a5c:	3202      	adds	r2, #2
 8009a5e:	f103 010c 	add.w	r1, r3, #12
 8009a62:	0092      	lsls	r2, r2, #2
 8009a64:	300c      	adds	r0, #12
 8009a66:	f001 fad4 	bl	800b012 <memcpy>
 8009a6a:	ec4b ab10 	vmov	d0, sl, fp
 8009a6e:	9805      	ldr	r0, [sp, #20]
 8009a70:	aa1c      	add	r2, sp, #112	@ 0x70
 8009a72:	a91b      	add	r1, sp, #108	@ 0x6c
 8009a74:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8009a78:	f003 f8ac 	bl	800cbd4 <__d2b>
 8009a7c:	901a      	str	r0, [sp, #104]	@ 0x68
 8009a7e:	2800      	cmp	r0, #0
 8009a80:	f43f aee1 	beq.w	8009846 <_strtod_l+0x446>
 8009a84:	9805      	ldr	r0, [sp, #20]
 8009a86:	2101      	movs	r1, #1
 8009a88:	f002 fe06 	bl	800c698 <__i2b>
 8009a8c:	4680      	mov	r8, r0
 8009a8e:	b948      	cbnz	r0, 8009aa4 <_strtod_l+0x6a4>
 8009a90:	f04f 0800 	mov.w	r8, #0
 8009a94:	e6d7      	b.n	8009846 <_strtod_l+0x446>
 8009a96:	f04f 32ff 	mov.w	r2, #4294967295
 8009a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8009a9e:	ea03 0a0a 	and.w	sl, r3, sl
 8009aa2:	e7af      	b.n	8009a04 <_strtod_l+0x604>
 8009aa4:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8009aa6:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009aa8:	2d00      	cmp	r5, #0
 8009aaa:	bfab      	itete	ge
 8009aac:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8009aae:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009ab0:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009ab2:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8009ab4:	bfac      	ite	ge
 8009ab6:	18ef      	addge	r7, r5, r3
 8009ab8:	1b5e      	sublt	r6, r3, r5
 8009aba:	9b08      	ldr	r3, [sp, #32]
 8009abc:	1aed      	subs	r5, r5, r3
 8009abe:	4415      	add	r5, r2
 8009ac0:	4b65      	ldr	r3, [pc, #404]	@ (8009c58 <_strtod_l+0x858>)
 8009ac2:	3d01      	subs	r5, #1
 8009ac4:	429d      	cmp	r5, r3
 8009ac6:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009aca:	da50      	bge.n	8009b6e <_strtod_l+0x76e>
 8009acc:	1b5b      	subs	r3, r3, r5
 8009ace:	2b1f      	cmp	r3, #31
 8009ad0:	eba2 0203 	sub.w	r2, r2, r3
 8009ad4:	f04f 0101 	mov.w	r1, #1
 8009ad8:	dc3d      	bgt.n	8009b56 <_strtod_l+0x756>
 8009ada:	fa01 f303 	lsl.w	r3, r1, r3
 8009ade:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009ae0:	2300      	movs	r3, #0
 8009ae2:	9310      	str	r3, [sp, #64]	@ 0x40
 8009ae4:	18bd      	adds	r5, r7, r2
 8009ae6:	9b08      	ldr	r3, [sp, #32]
 8009ae8:	42af      	cmp	r7, r5
 8009aea:	4416      	add	r6, r2
 8009aec:	441e      	add	r6, r3
 8009aee:	463b      	mov	r3, r7
 8009af0:	bfa8      	it	ge
 8009af2:	462b      	movge	r3, r5
 8009af4:	42b3      	cmp	r3, r6
 8009af6:	bfa8      	it	ge
 8009af8:	4633      	movge	r3, r6
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	bfc2      	ittt	gt
 8009afe:	1aed      	subgt	r5, r5, r3
 8009b00:	1af6      	subgt	r6, r6, r3
 8009b02:	1aff      	subgt	r7, r7, r3
 8009b04:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	dd16      	ble.n	8009b38 <_strtod_l+0x738>
 8009b0a:	4641      	mov	r1, r8
 8009b0c:	9805      	ldr	r0, [sp, #20]
 8009b0e:	461a      	mov	r2, r3
 8009b10:	f002 fe7a 	bl	800c808 <__pow5mult>
 8009b14:	4680      	mov	r8, r0
 8009b16:	2800      	cmp	r0, #0
 8009b18:	d0ba      	beq.n	8009a90 <_strtod_l+0x690>
 8009b1a:	4601      	mov	r1, r0
 8009b1c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009b1e:	9805      	ldr	r0, [sp, #20]
 8009b20:	f002 fdd0 	bl	800c6c4 <__multiply>
 8009b24:	900a      	str	r0, [sp, #40]	@ 0x28
 8009b26:	2800      	cmp	r0, #0
 8009b28:	f43f ae8d 	beq.w	8009846 <_strtod_l+0x446>
 8009b2c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009b2e:	9805      	ldr	r0, [sp, #20]
 8009b30:	f002 fcb4 	bl	800c49c <_Bfree>
 8009b34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009b36:	931a      	str	r3, [sp, #104]	@ 0x68
 8009b38:	2d00      	cmp	r5, #0
 8009b3a:	dc1d      	bgt.n	8009b78 <_strtod_l+0x778>
 8009b3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	dd23      	ble.n	8009b8a <_strtod_l+0x78a>
 8009b42:	4649      	mov	r1, r9
 8009b44:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009b46:	9805      	ldr	r0, [sp, #20]
 8009b48:	f002 fe5e 	bl	800c808 <__pow5mult>
 8009b4c:	4681      	mov	r9, r0
 8009b4e:	b9e0      	cbnz	r0, 8009b8a <_strtod_l+0x78a>
 8009b50:	f04f 0900 	mov.w	r9, #0
 8009b54:	e677      	b.n	8009846 <_strtod_l+0x446>
 8009b56:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8009b5a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8009b5e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8009b62:	35e2      	adds	r5, #226	@ 0xe2
 8009b64:	fa01 f305 	lsl.w	r3, r1, r5
 8009b68:	9310      	str	r3, [sp, #64]	@ 0x40
 8009b6a:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009b6c:	e7ba      	b.n	8009ae4 <_strtod_l+0x6e4>
 8009b6e:	2300      	movs	r3, #0
 8009b70:	9310      	str	r3, [sp, #64]	@ 0x40
 8009b72:	2301      	movs	r3, #1
 8009b74:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009b76:	e7b5      	b.n	8009ae4 <_strtod_l+0x6e4>
 8009b78:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009b7a:	9805      	ldr	r0, [sp, #20]
 8009b7c:	462a      	mov	r2, r5
 8009b7e:	f002 fe9d 	bl	800c8bc <__lshift>
 8009b82:	901a      	str	r0, [sp, #104]	@ 0x68
 8009b84:	2800      	cmp	r0, #0
 8009b86:	d1d9      	bne.n	8009b3c <_strtod_l+0x73c>
 8009b88:	e65d      	b.n	8009846 <_strtod_l+0x446>
 8009b8a:	2e00      	cmp	r6, #0
 8009b8c:	dd07      	ble.n	8009b9e <_strtod_l+0x79e>
 8009b8e:	4649      	mov	r1, r9
 8009b90:	9805      	ldr	r0, [sp, #20]
 8009b92:	4632      	mov	r2, r6
 8009b94:	f002 fe92 	bl	800c8bc <__lshift>
 8009b98:	4681      	mov	r9, r0
 8009b9a:	2800      	cmp	r0, #0
 8009b9c:	d0d8      	beq.n	8009b50 <_strtod_l+0x750>
 8009b9e:	2f00      	cmp	r7, #0
 8009ba0:	dd08      	ble.n	8009bb4 <_strtod_l+0x7b4>
 8009ba2:	4641      	mov	r1, r8
 8009ba4:	9805      	ldr	r0, [sp, #20]
 8009ba6:	463a      	mov	r2, r7
 8009ba8:	f002 fe88 	bl	800c8bc <__lshift>
 8009bac:	4680      	mov	r8, r0
 8009bae:	2800      	cmp	r0, #0
 8009bb0:	f43f ae49 	beq.w	8009846 <_strtod_l+0x446>
 8009bb4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009bb6:	9805      	ldr	r0, [sp, #20]
 8009bb8:	464a      	mov	r2, r9
 8009bba:	f002 ff07 	bl	800c9cc <__mdiff>
 8009bbe:	4604      	mov	r4, r0
 8009bc0:	2800      	cmp	r0, #0
 8009bc2:	f43f ae40 	beq.w	8009846 <_strtod_l+0x446>
 8009bc6:	68c3      	ldr	r3, [r0, #12]
 8009bc8:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009bca:	2300      	movs	r3, #0
 8009bcc:	60c3      	str	r3, [r0, #12]
 8009bce:	4641      	mov	r1, r8
 8009bd0:	f002 fee0 	bl	800c994 <__mcmp>
 8009bd4:	2800      	cmp	r0, #0
 8009bd6:	da45      	bge.n	8009c64 <_strtod_l+0x864>
 8009bd8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009bda:	ea53 030a 	orrs.w	r3, r3, sl
 8009bde:	d16b      	bne.n	8009cb8 <_strtod_l+0x8b8>
 8009be0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d167      	bne.n	8009cb8 <_strtod_l+0x8b8>
 8009be8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009bec:	0d1b      	lsrs	r3, r3, #20
 8009bee:	051b      	lsls	r3, r3, #20
 8009bf0:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009bf4:	d960      	bls.n	8009cb8 <_strtod_l+0x8b8>
 8009bf6:	6963      	ldr	r3, [r4, #20]
 8009bf8:	b913      	cbnz	r3, 8009c00 <_strtod_l+0x800>
 8009bfa:	6923      	ldr	r3, [r4, #16]
 8009bfc:	2b01      	cmp	r3, #1
 8009bfe:	dd5b      	ble.n	8009cb8 <_strtod_l+0x8b8>
 8009c00:	4621      	mov	r1, r4
 8009c02:	2201      	movs	r2, #1
 8009c04:	9805      	ldr	r0, [sp, #20]
 8009c06:	f002 fe59 	bl	800c8bc <__lshift>
 8009c0a:	4641      	mov	r1, r8
 8009c0c:	4604      	mov	r4, r0
 8009c0e:	f002 fec1 	bl	800c994 <__mcmp>
 8009c12:	2800      	cmp	r0, #0
 8009c14:	dd50      	ble.n	8009cb8 <_strtod_l+0x8b8>
 8009c16:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009c1a:	9a08      	ldr	r2, [sp, #32]
 8009c1c:	0d1b      	lsrs	r3, r3, #20
 8009c1e:	051b      	lsls	r3, r3, #20
 8009c20:	2a00      	cmp	r2, #0
 8009c22:	d06a      	beq.n	8009cfa <_strtod_l+0x8fa>
 8009c24:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009c28:	d867      	bhi.n	8009cfa <_strtod_l+0x8fa>
 8009c2a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8009c2e:	f67f ae9d 	bls.w	800996c <_strtod_l+0x56c>
 8009c32:	4b0a      	ldr	r3, [pc, #40]	@ (8009c5c <_strtod_l+0x85c>)
 8009c34:	4650      	mov	r0, sl
 8009c36:	4659      	mov	r1, fp
 8009c38:	2200      	movs	r2, #0
 8009c3a:	f7f6 fcfd 	bl	8000638 <__aeabi_dmul>
 8009c3e:	4b08      	ldr	r3, [pc, #32]	@ (8009c60 <_strtod_l+0x860>)
 8009c40:	400b      	ands	r3, r1
 8009c42:	4682      	mov	sl, r0
 8009c44:	468b      	mov	fp, r1
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	f47f ae08 	bne.w	800985c <_strtod_l+0x45c>
 8009c4c:	9a05      	ldr	r2, [sp, #20]
 8009c4e:	2322      	movs	r3, #34	@ 0x22
 8009c50:	6013      	str	r3, [r2, #0]
 8009c52:	e603      	b.n	800985c <_strtod_l+0x45c>
 8009c54:	0800dc98 	.word	0x0800dc98
 8009c58:	fffffc02 	.word	0xfffffc02
 8009c5c:	39500000 	.word	0x39500000
 8009c60:	7ff00000 	.word	0x7ff00000
 8009c64:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009c68:	d165      	bne.n	8009d36 <_strtod_l+0x936>
 8009c6a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009c6c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009c70:	b35a      	cbz	r2, 8009cca <_strtod_l+0x8ca>
 8009c72:	4a9f      	ldr	r2, [pc, #636]	@ (8009ef0 <_strtod_l+0xaf0>)
 8009c74:	4293      	cmp	r3, r2
 8009c76:	d12b      	bne.n	8009cd0 <_strtod_l+0x8d0>
 8009c78:	9b08      	ldr	r3, [sp, #32]
 8009c7a:	4651      	mov	r1, sl
 8009c7c:	b303      	cbz	r3, 8009cc0 <_strtod_l+0x8c0>
 8009c7e:	4b9d      	ldr	r3, [pc, #628]	@ (8009ef4 <_strtod_l+0xaf4>)
 8009c80:	465a      	mov	r2, fp
 8009c82:	4013      	ands	r3, r2
 8009c84:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009c88:	f04f 32ff 	mov.w	r2, #4294967295
 8009c8c:	d81b      	bhi.n	8009cc6 <_strtod_l+0x8c6>
 8009c8e:	0d1b      	lsrs	r3, r3, #20
 8009c90:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009c94:	fa02 f303 	lsl.w	r3, r2, r3
 8009c98:	4299      	cmp	r1, r3
 8009c9a:	d119      	bne.n	8009cd0 <_strtod_l+0x8d0>
 8009c9c:	4b96      	ldr	r3, [pc, #600]	@ (8009ef8 <_strtod_l+0xaf8>)
 8009c9e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009ca0:	429a      	cmp	r2, r3
 8009ca2:	d102      	bne.n	8009caa <_strtod_l+0x8aa>
 8009ca4:	3101      	adds	r1, #1
 8009ca6:	f43f adce 	beq.w	8009846 <_strtod_l+0x446>
 8009caa:	4b92      	ldr	r3, [pc, #584]	@ (8009ef4 <_strtod_l+0xaf4>)
 8009cac:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009cae:	401a      	ands	r2, r3
 8009cb0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8009cb4:	f04f 0a00 	mov.w	sl, #0
 8009cb8:	9b08      	ldr	r3, [sp, #32]
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	d1b9      	bne.n	8009c32 <_strtod_l+0x832>
 8009cbe:	e5cd      	b.n	800985c <_strtod_l+0x45c>
 8009cc0:	f04f 33ff 	mov.w	r3, #4294967295
 8009cc4:	e7e8      	b.n	8009c98 <_strtod_l+0x898>
 8009cc6:	4613      	mov	r3, r2
 8009cc8:	e7e6      	b.n	8009c98 <_strtod_l+0x898>
 8009cca:	ea53 030a 	orrs.w	r3, r3, sl
 8009cce:	d0a2      	beq.n	8009c16 <_strtod_l+0x816>
 8009cd0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009cd2:	b1db      	cbz	r3, 8009d0c <_strtod_l+0x90c>
 8009cd4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009cd6:	4213      	tst	r3, r2
 8009cd8:	d0ee      	beq.n	8009cb8 <_strtod_l+0x8b8>
 8009cda:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009cdc:	9a08      	ldr	r2, [sp, #32]
 8009cde:	4650      	mov	r0, sl
 8009ce0:	4659      	mov	r1, fp
 8009ce2:	b1bb      	cbz	r3, 8009d14 <_strtod_l+0x914>
 8009ce4:	f7ff fb6e 	bl	80093c4 <sulp>
 8009ce8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009cec:	ec53 2b10 	vmov	r2, r3, d0
 8009cf0:	f7f6 faec 	bl	80002cc <__adddf3>
 8009cf4:	4682      	mov	sl, r0
 8009cf6:	468b      	mov	fp, r1
 8009cf8:	e7de      	b.n	8009cb8 <_strtod_l+0x8b8>
 8009cfa:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8009cfe:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009d02:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009d06:	f04f 3aff 	mov.w	sl, #4294967295
 8009d0a:	e7d5      	b.n	8009cb8 <_strtod_l+0x8b8>
 8009d0c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009d0e:	ea13 0f0a 	tst.w	r3, sl
 8009d12:	e7e1      	b.n	8009cd8 <_strtod_l+0x8d8>
 8009d14:	f7ff fb56 	bl	80093c4 <sulp>
 8009d18:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009d1c:	ec53 2b10 	vmov	r2, r3, d0
 8009d20:	f7f6 fad2 	bl	80002c8 <__aeabi_dsub>
 8009d24:	2200      	movs	r2, #0
 8009d26:	2300      	movs	r3, #0
 8009d28:	4682      	mov	sl, r0
 8009d2a:	468b      	mov	fp, r1
 8009d2c:	f7f6 feec 	bl	8000b08 <__aeabi_dcmpeq>
 8009d30:	2800      	cmp	r0, #0
 8009d32:	d0c1      	beq.n	8009cb8 <_strtod_l+0x8b8>
 8009d34:	e61a      	b.n	800996c <_strtod_l+0x56c>
 8009d36:	4641      	mov	r1, r8
 8009d38:	4620      	mov	r0, r4
 8009d3a:	f002 ffa3 	bl	800cc84 <__ratio>
 8009d3e:	ec57 6b10 	vmov	r6, r7, d0
 8009d42:	2200      	movs	r2, #0
 8009d44:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009d48:	4630      	mov	r0, r6
 8009d4a:	4639      	mov	r1, r7
 8009d4c:	f7f6 fef0 	bl	8000b30 <__aeabi_dcmple>
 8009d50:	2800      	cmp	r0, #0
 8009d52:	d06f      	beq.n	8009e34 <_strtod_l+0xa34>
 8009d54:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009d56:	2b00      	cmp	r3, #0
 8009d58:	d17a      	bne.n	8009e50 <_strtod_l+0xa50>
 8009d5a:	f1ba 0f00 	cmp.w	sl, #0
 8009d5e:	d158      	bne.n	8009e12 <_strtod_l+0xa12>
 8009d60:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009d62:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d15a      	bne.n	8009e20 <_strtod_l+0xa20>
 8009d6a:	4b64      	ldr	r3, [pc, #400]	@ (8009efc <_strtod_l+0xafc>)
 8009d6c:	2200      	movs	r2, #0
 8009d6e:	4630      	mov	r0, r6
 8009d70:	4639      	mov	r1, r7
 8009d72:	f7f6 fed3 	bl	8000b1c <__aeabi_dcmplt>
 8009d76:	2800      	cmp	r0, #0
 8009d78:	d159      	bne.n	8009e2e <_strtod_l+0xa2e>
 8009d7a:	4630      	mov	r0, r6
 8009d7c:	4639      	mov	r1, r7
 8009d7e:	4b60      	ldr	r3, [pc, #384]	@ (8009f00 <_strtod_l+0xb00>)
 8009d80:	2200      	movs	r2, #0
 8009d82:	f7f6 fc59 	bl	8000638 <__aeabi_dmul>
 8009d86:	4606      	mov	r6, r0
 8009d88:	460f      	mov	r7, r1
 8009d8a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8009d8e:	9606      	str	r6, [sp, #24]
 8009d90:	9307      	str	r3, [sp, #28]
 8009d92:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009d96:	4d57      	ldr	r5, [pc, #348]	@ (8009ef4 <_strtod_l+0xaf4>)
 8009d98:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009d9c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009d9e:	401d      	ands	r5, r3
 8009da0:	4b58      	ldr	r3, [pc, #352]	@ (8009f04 <_strtod_l+0xb04>)
 8009da2:	429d      	cmp	r5, r3
 8009da4:	f040 80b2 	bne.w	8009f0c <_strtod_l+0xb0c>
 8009da8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009daa:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8009dae:	ec4b ab10 	vmov	d0, sl, fp
 8009db2:	f002 fe9f 	bl	800caf4 <__ulp>
 8009db6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009dba:	ec51 0b10 	vmov	r0, r1, d0
 8009dbe:	f7f6 fc3b 	bl	8000638 <__aeabi_dmul>
 8009dc2:	4652      	mov	r2, sl
 8009dc4:	465b      	mov	r3, fp
 8009dc6:	f7f6 fa81 	bl	80002cc <__adddf3>
 8009dca:	460b      	mov	r3, r1
 8009dcc:	4949      	ldr	r1, [pc, #292]	@ (8009ef4 <_strtod_l+0xaf4>)
 8009dce:	4a4e      	ldr	r2, [pc, #312]	@ (8009f08 <_strtod_l+0xb08>)
 8009dd0:	4019      	ands	r1, r3
 8009dd2:	4291      	cmp	r1, r2
 8009dd4:	4682      	mov	sl, r0
 8009dd6:	d942      	bls.n	8009e5e <_strtod_l+0xa5e>
 8009dd8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009dda:	4b47      	ldr	r3, [pc, #284]	@ (8009ef8 <_strtod_l+0xaf8>)
 8009ddc:	429a      	cmp	r2, r3
 8009dde:	d103      	bne.n	8009de8 <_strtod_l+0x9e8>
 8009de0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009de2:	3301      	adds	r3, #1
 8009de4:	f43f ad2f 	beq.w	8009846 <_strtod_l+0x446>
 8009de8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8009ef8 <_strtod_l+0xaf8>
 8009dec:	f04f 3aff 	mov.w	sl, #4294967295
 8009df0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009df2:	9805      	ldr	r0, [sp, #20]
 8009df4:	f002 fb52 	bl	800c49c <_Bfree>
 8009df8:	9805      	ldr	r0, [sp, #20]
 8009dfa:	4649      	mov	r1, r9
 8009dfc:	f002 fb4e 	bl	800c49c <_Bfree>
 8009e00:	9805      	ldr	r0, [sp, #20]
 8009e02:	4641      	mov	r1, r8
 8009e04:	f002 fb4a 	bl	800c49c <_Bfree>
 8009e08:	9805      	ldr	r0, [sp, #20]
 8009e0a:	4621      	mov	r1, r4
 8009e0c:	f002 fb46 	bl	800c49c <_Bfree>
 8009e10:	e619      	b.n	8009a46 <_strtod_l+0x646>
 8009e12:	f1ba 0f01 	cmp.w	sl, #1
 8009e16:	d103      	bne.n	8009e20 <_strtod_l+0xa20>
 8009e18:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	f43f ada6 	beq.w	800996c <_strtod_l+0x56c>
 8009e20:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8009ed0 <_strtod_l+0xad0>
 8009e24:	4f35      	ldr	r7, [pc, #212]	@ (8009efc <_strtod_l+0xafc>)
 8009e26:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009e2a:	2600      	movs	r6, #0
 8009e2c:	e7b1      	b.n	8009d92 <_strtod_l+0x992>
 8009e2e:	4f34      	ldr	r7, [pc, #208]	@ (8009f00 <_strtod_l+0xb00>)
 8009e30:	2600      	movs	r6, #0
 8009e32:	e7aa      	b.n	8009d8a <_strtod_l+0x98a>
 8009e34:	4b32      	ldr	r3, [pc, #200]	@ (8009f00 <_strtod_l+0xb00>)
 8009e36:	4630      	mov	r0, r6
 8009e38:	4639      	mov	r1, r7
 8009e3a:	2200      	movs	r2, #0
 8009e3c:	f7f6 fbfc 	bl	8000638 <__aeabi_dmul>
 8009e40:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009e42:	4606      	mov	r6, r0
 8009e44:	460f      	mov	r7, r1
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	d09f      	beq.n	8009d8a <_strtod_l+0x98a>
 8009e4a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009e4e:	e7a0      	b.n	8009d92 <_strtod_l+0x992>
 8009e50:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8009ed8 <_strtod_l+0xad8>
 8009e54:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009e58:	ec57 6b17 	vmov	r6, r7, d7
 8009e5c:	e799      	b.n	8009d92 <_strtod_l+0x992>
 8009e5e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8009e62:	9b08      	ldr	r3, [sp, #32]
 8009e64:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d1c1      	bne.n	8009df0 <_strtod_l+0x9f0>
 8009e6c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009e70:	0d1b      	lsrs	r3, r3, #20
 8009e72:	051b      	lsls	r3, r3, #20
 8009e74:	429d      	cmp	r5, r3
 8009e76:	d1bb      	bne.n	8009df0 <_strtod_l+0x9f0>
 8009e78:	4630      	mov	r0, r6
 8009e7a:	4639      	mov	r1, r7
 8009e7c:	f7f7 f89a 	bl	8000fb4 <__aeabi_d2lz>
 8009e80:	f7f6 fbac 	bl	80005dc <__aeabi_l2d>
 8009e84:	4602      	mov	r2, r0
 8009e86:	460b      	mov	r3, r1
 8009e88:	4630      	mov	r0, r6
 8009e8a:	4639      	mov	r1, r7
 8009e8c:	f7f6 fa1c 	bl	80002c8 <__aeabi_dsub>
 8009e90:	460b      	mov	r3, r1
 8009e92:	4602      	mov	r2, r0
 8009e94:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009e98:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009e9c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009e9e:	ea46 060a 	orr.w	r6, r6, sl
 8009ea2:	431e      	orrs	r6, r3
 8009ea4:	d06f      	beq.n	8009f86 <_strtod_l+0xb86>
 8009ea6:	a30e      	add	r3, pc, #56	@ (adr r3, 8009ee0 <_strtod_l+0xae0>)
 8009ea8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009eac:	f7f6 fe36 	bl	8000b1c <__aeabi_dcmplt>
 8009eb0:	2800      	cmp	r0, #0
 8009eb2:	f47f acd3 	bne.w	800985c <_strtod_l+0x45c>
 8009eb6:	a30c      	add	r3, pc, #48	@ (adr r3, 8009ee8 <_strtod_l+0xae8>)
 8009eb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ebc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009ec0:	f7f6 fe4a 	bl	8000b58 <__aeabi_dcmpgt>
 8009ec4:	2800      	cmp	r0, #0
 8009ec6:	d093      	beq.n	8009df0 <_strtod_l+0x9f0>
 8009ec8:	e4c8      	b.n	800985c <_strtod_l+0x45c>
 8009eca:	bf00      	nop
 8009ecc:	f3af 8000 	nop.w
 8009ed0:	00000000 	.word	0x00000000
 8009ed4:	bff00000 	.word	0xbff00000
 8009ed8:	00000000 	.word	0x00000000
 8009edc:	3ff00000 	.word	0x3ff00000
 8009ee0:	94a03595 	.word	0x94a03595
 8009ee4:	3fdfffff 	.word	0x3fdfffff
 8009ee8:	35afe535 	.word	0x35afe535
 8009eec:	3fe00000 	.word	0x3fe00000
 8009ef0:	000fffff 	.word	0x000fffff
 8009ef4:	7ff00000 	.word	0x7ff00000
 8009ef8:	7fefffff 	.word	0x7fefffff
 8009efc:	3ff00000 	.word	0x3ff00000
 8009f00:	3fe00000 	.word	0x3fe00000
 8009f04:	7fe00000 	.word	0x7fe00000
 8009f08:	7c9fffff 	.word	0x7c9fffff
 8009f0c:	9b08      	ldr	r3, [sp, #32]
 8009f0e:	b323      	cbz	r3, 8009f5a <_strtod_l+0xb5a>
 8009f10:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8009f14:	d821      	bhi.n	8009f5a <_strtod_l+0xb5a>
 8009f16:	a328      	add	r3, pc, #160	@ (adr r3, 8009fb8 <_strtod_l+0xbb8>)
 8009f18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f1c:	4630      	mov	r0, r6
 8009f1e:	4639      	mov	r1, r7
 8009f20:	f7f6 fe06 	bl	8000b30 <__aeabi_dcmple>
 8009f24:	b1a0      	cbz	r0, 8009f50 <_strtod_l+0xb50>
 8009f26:	4639      	mov	r1, r7
 8009f28:	4630      	mov	r0, r6
 8009f2a:	f7f6 fe5d 	bl	8000be8 <__aeabi_d2uiz>
 8009f2e:	2801      	cmp	r0, #1
 8009f30:	bf38      	it	cc
 8009f32:	2001      	movcc	r0, #1
 8009f34:	f7f6 fb06 	bl	8000544 <__aeabi_ui2d>
 8009f38:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009f3a:	4606      	mov	r6, r0
 8009f3c:	460f      	mov	r7, r1
 8009f3e:	b9fb      	cbnz	r3, 8009f80 <_strtod_l+0xb80>
 8009f40:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009f44:	9014      	str	r0, [sp, #80]	@ 0x50
 8009f46:	9315      	str	r3, [sp, #84]	@ 0x54
 8009f48:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8009f4c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009f50:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009f52:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8009f56:	1b5b      	subs	r3, r3, r5
 8009f58:	9311      	str	r3, [sp, #68]	@ 0x44
 8009f5a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8009f5e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8009f62:	f002 fdc7 	bl	800caf4 <__ulp>
 8009f66:	4650      	mov	r0, sl
 8009f68:	ec53 2b10 	vmov	r2, r3, d0
 8009f6c:	4659      	mov	r1, fp
 8009f6e:	f7f6 fb63 	bl	8000638 <__aeabi_dmul>
 8009f72:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8009f76:	f7f6 f9a9 	bl	80002cc <__adddf3>
 8009f7a:	4682      	mov	sl, r0
 8009f7c:	468b      	mov	fp, r1
 8009f7e:	e770      	b.n	8009e62 <_strtod_l+0xa62>
 8009f80:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8009f84:	e7e0      	b.n	8009f48 <_strtod_l+0xb48>
 8009f86:	a30e      	add	r3, pc, #56	@ (adr r3, 8009fc0 <_strtod_l+0xbc0>)
 8009f88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f8c:	f7f6 fdc6 	bl	8000b1c <__aeabi_dcmplt>
 8009f90:	e798      	b.n	8009ec4 <_strtod_l+0xac4>
 8009f92:	2300      	movs	r3, #0
 8009f94:	930e      	str	r3, [sp, #56]	@ 0x38
 8009f96:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009f98:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009f9a:	6013      	str	r3, [r2, #0]
 8009f9c:	f7ff ba6d 	b.w	800947a <_strtod_l+0x7a>
 8009fa0:	2a65      	cmp	r2, #101	@ 0x65
 8009fa2:	f43f ab68 	beq.w	8009676 <_strtod_l+0x276>
 8009fa6:	2a45      	cmp	r2, #69	@ 0x45
 8009fa8:	f43f ab65 	beq.w	8009676 <_strtod_l+0x276>
 8009fac:	2301      	movs	r3, #1
 8009fae:	f7ff bba0 	b.w	80096f2 <_strtod_l+0x2f2>
 8009fb2:	bf00      	nop
 8009fb4:	f3af 8000 	nop.w
 8009fb8:	ffc00000 	.word	0xffc00000
 8009fbc:	41dfffff 	.word	0x41dfffff
 8009fc0:	94a03595 	.word	0x94a03595
 8009fc4:	3fcfffff 	.word	0x3fcfffff

08009fc8 <strtod>:
 8009fc8:	460a      	mov	r2, r1
 8009fca:	4601      	mov	r1, r0
 8009fcc:	4802      	ldr	r0, [pc, #8]	@ (8009fd8 <strtod+0x10>)
 8009fce:	4b03      	ldr	r3, [pc, #12]	@ (8009fdc <strtod+0x14>)
 8009fd0:	6800      	ldr	r0, [r0, #0]
 8009fd2:	f7ff ba15 	b.w	8009400 <_strtod_l>
 8009fd6:	bf00      	nop
 8009fd8:	200004f0 	.word	0x200004f0
 8009fdc:	20000384 	.word	0x20000384

08009fe0 <_strtol_l.isra.0>:
 8009fe0:	2b24      	cmp	r3, #36	@ 0x24
 8009fe2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009fe6:	4686      	mov	lr, r0
 8009fe8:	4690      	mov	r8, r2
 8009fea:	d801      	bhi.n	8009ff0 <_strtol_l.isra.0+0x10>
 8009fec:	2b01      	cmp	r3, #1
 8009fee:	d106      	bne.n	8009ffe <_strtol_l.isra.0+0x1e>
 8009ff0:	f000 ffe2 	bl	800afb8 <__errno>
 8009ff4:	2316      	movs	r3, #22
 8009ff6:	6003      	str	r3, [r0, #0]
 8009ff8:	2000      	movs	r0, #0
 8009ffa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ffe:	4834      	ldr	r0, [pc, #208]	@ (800a0d0 <_strtol_l.isra.0+0xf0>)
 800a000:	460d      	mov	r5, r1
 800a002:	462a      	mov	r2, r5
 800a004:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a008:	5d06      	ldrb	r6, [r0, r4]
 800a00a:	f016 0608 	ands.w	r6, r6, #8
 800a00e:	d1f8      	bne.n	800a002 <_strtol_l.isra.0+0x22>
 800a010:	2c2d      	cmp	r4, #45	@ 0x2d
 800a012:	d110      	bne.n	800a036 <_strtol_l.isra.0+0x56>
 800a014:	782c      	ldrb	r4, [r5, #0]
 800a016:	2601      	movs	r6, #1
 800a018:	1c95      	adds	r5, r2, #2
 800a01a:	f033 0210 	bics.w	r2, r3, #16
 800a01e:	d115      	bne.n	800a04c <_strtol_l.isra.0+0x6c>
 800a020:	2c30      	cmp	r4, #48	@ 0x30
 800a022:	d10d      	bne.n	800a040 <_strtol_l.isra.0+0x60>
 800a024:	782a      	ldrb	r2, [r5, #0]
 800a026:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a02a:	2a58      	cmp	r2, #88	@ 0x58
 800a02c:	d108      	bne.n	800a040 <_strtol_l.isra.0+0x60>
 800a02e:	786c      	ldrb	r4, [r5, #1]
 800a030:	3502      	adds	r5, #2
 800a032:	2310      	movs	r3, #16
 800a034:	e00a      	b.n	800a04c <_strtol_l.isra.0+0x6c>
 800a036:	2c2b      	cmp	r4, #43	@ 0x2b
 800a038:	bf04      	itt	eq
 800a03a:	782c      	ldrbeq	r4, [r5, #0]
 800a03c:	1c95      	addeq	r5, r2, #2
 800a03e:	e7ec      	b.n	800a01a <_strtol_l.isra.0+0x3a>
 800a040:	2b00      	cmp	r3, #0
 800a042:	d1f6      	bne.n	800a032 <_strtol_l.isra.0+0x52>
 800a044:	2c30      	cmp	r4, #48	@ 0x30
 800a046:	bf14      	ite	ne
 800a048:	230a      	movne	r3, #10
 800a04a:	2308      	moveq	r3, #8
 800a04c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800a050:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a054:	2200      	movs	r2, #0
 800a056:	fbbc f9f3 	udiv	r9, ip, r3
 800a05a:	4610      	mov	r0, r2
 800a05c:	fb03 ca19 	mls	sl, r3, r9, ip
 800a060:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800a064:	2f09      	cmp	r7, #9
 800a066:	d80f      	bhi.n	800a088 <_strtol_l.isra.0+0xa8>
 800a068:	463c      	mov	r4, r7
 800a06a:	42a3      	cmp	r3, r4
 800a06c:	dd1b      	ble.n	800a0a6 <_strtol_l.isra.0+0xc6>
 800a06e:	1c57      	adds	r7, r2, #1
 800a070:	d007      	beq.n	800a082 <_strtol_l.isra.0+0xa2>
 800a072:	4581      	cmp	r9, r0
 800a074:	d314      	bcc.n	800a0a0 <_strtol_l.isra.0+0xc0>
 800a076:	d101      	bne.n	800a07c <_strtol_l.isra.0+0x9c>
 800a078:	45a2      	cmp	sl, r4
 800a07a:	db11      	blt.n	800a0a0 <_strtol_l.isra.0+0xc0>
 800a07c:	fb00 4003 	mla	r0, r0, r3, r4
 800a080:	2201      	movs	r2, #1
 800a082:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a086:	e7eb      	b.n	800a060 <_strtol_l.isra.0+0x80>
 800a088:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800a08c:	2f19      	cmp	r7, #25
 800a08e:	d801      	bhi.n	800a094 <_strtol_l.isra.0+0xb4>
 800a090:	3c37      	subs	r4, #55	@ 0x37
 800a092:	e7ea      	b.n	800a06a <_strtol_l.isra.0+0x8a>
 800a094:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800a098:	2f19      	cmp	r7, #25
 800a09a:	d804      	bhi.n	800a0a6 <_strtol_l.isra.0+0xc6>
 800a09c:	3c57      	subs	r4, #87	@ 0x57
 800a09e:	e7e4      	b.n	800a06a <_strtol_l.isra.0+0x8a>
 800a0a0:	f04f 32ff 	mov.w	r2, #4294967295
 800a0a4:	e7ed      	b.n	800a082 <_strtol_l.isra.0+0xa2>
 800a0a6:	1c53      	adds	r3, r2, #1
 800a0a8:	d108      	bne.n	800a0bc <_strtol_l.isra.0+0xdc>
 800a0aa:	2322      	movs	r3, #34	@ 0x22
 800a0ac:	f8ce 3000 	str.w	r3, [lr]
 800a0b0:	4660      	mov	r0, ip
 800a0b2:	f1b8 0f00 	cmp.w	r8, #0
 800a0b6:	d0a0      	beq.n	8009ffa <_strtol_l.isra.0+0x1a>
 800a0b8:	1e69      	subs	r1, r5, #1
 800a0ba:	e006      	b.n	800a0ca <_strtol_l.isra.0+0xea>
 800a0bc:	b106      	cbz	r6, 800a0c0 <_strtol_l.isra.0+0xe0>
 800a0be:	4240      	negs	r0, r0
 800a0c0:	f1b8 0f00 	cmp.w	r8, #0
 800a0c4:	d099      	beq.n	8009ffa <_strtol_l.isra.0+0x1a>
 800a0c6:	2a00      	cmp	r2, #0
 800a0c8:	d1f6      	bne.n	800a0b8 <_strtol_l.isra.0+0xd8>
 800a0ca:	f8c8 1000 	str.w	r1, [r8]
 800a0ce:	e794      	b.n	8009ffa <_strtol_l.isra.0+0x1a>
 800a0d0:	0800dcc1 	.word	0x0800dcc1

0800a0d4 <strtol>:
 800a0d4:	4613      	mov	r3, r2
 800a0d6:	460a      	mov	r2, r1
 800a0d8:	4601      	mov	r1, r0
 800a0da:	4802      	ldr	r0, [pc, #8]	@ (800a0e4 <strtol+0x10>)
 800a0dc:	6800      	ldr	r0, [r0, #0]
 800a0de:	f7ff bf7f 	b.w	8009fe0 <_strtol_l.isra.0>
 800a0e2:	bf00      	nop
 800a0e4:	200004f0 	.word	0x200004f0

0800a0e8 <__cvt>:
 800a0e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a0ec:	ec57 6b10 	vmov	r6, r7, d0
 800a0f0:	2f00      	cmp	r7, #0
 800a0f2:	460c      	mov	r4, r1
 800a0f4:	4619      	mov	r1, r3
 800a0f6:	463b      	mov	r3, r7
 800a0f8:	bfbb      	ittet	lt
 800a0fa:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800a0fe:	461f      	movlt	r7, r3
 800a100:	2300      	movge	r3, #0
 800a102:	232d      	movlt	r3, #45	@ 0x2d
 800a104:	700b      	strb	r3, [r1, #0]
 800a106:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a108:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800a10c:	4691      	mov	r9, r2
 800a10e:	f023 0820 	bic.w	r8, r3, #32
 800a112:	bfbc      	itt	lt
 800a114:	4632      	movlt	r2, r6
 800a116:	4616      	movlt	r6, r2
 800a118:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a11c:	d005      	beq.n	800a12a <__cvt+0x42>
 800a11e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a122:	d100      	bne.n	800a126 <__cvt+0x3e>
 800a124:	3401      	adds	r4, #1
 800a126:	2102      	movs	r1, #2
 800a128:	e000      	b.n	800a12c <__cvt+0x44>
 800a12a:	2103      	movs	r1, #3
 800a12c:	ab03      	add	r3, sp, #12
 800a12e:	9301      	str	r3, [sp, #4]
 800a130:	ab02      	add	r3, sp, #8
 800a132:	9300      	str	r3, [sp, #0]
 800a134:	ec47 6b10 	vmov	d0, r6, r7
 800a138:	4653      	mov	r3, sl
 800a13a:	4622      	mov	r2, r4
 800a13c:	f001 f808 	bl	800b150 <_dtoa_r>
 800a140:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a144:	4605      	mov	r5, r0
 800a146:	d119      	bne.n	800a17c <__cvt+0x94>
 800a148:	f019 0f01 	tst.w	r9, #1
 800a14c:	d00e      	beq.n	800a16c <__cvt+0x84>
 800a14e:	eb00 0904 	add.w	r9, r0, r4
 800a152:	2200      	movs	r2, #0
 800a154:	2300      	movs	r3, #0
 800a156:	4630      	mov	r0, r6
 800a158:	4639      	mov	r1, r7
 800a15a:	f7f6 fcd5 	bl	8000b08 <__aeabi_dcmpeq>
 800a15e:	b108      	cbz	r0, 800a164 <__cvt+0x7c>
 800a160:	f8cd 900c 	str.w	r9, [sp, #12]
 800a164:	2230      	movs	r2, #48	@ 0x30
 800a166:	9b03      	ldr	r3, [sp, #12]
 800a168:	454b      	cmp	r3, r9
 800a16a:	d31e      	bcc.n	800a1aa <__cvt+0xc2>
 800a16c:	9b03      	ldr	r3, [sp, #12]
 800a16e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a170:	1b5b      	subs	r3, r3, r5
 800a172:	4628      	mov	r0, r5
 800a174:	6013      	str	r3, [r2, #0]
 800a176:	b004      	add	sp, #16
 800a178:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a17c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a180:	eb00 0904 	add.w	r9, r0, r4
 800a184:	d1e5      	bne.n	800a152 <__cvt+0x6a>
 800a186:	7803      	ldrb	r3, [r0, #0]
 800a188:	2b30      	cmp	r3, #48	@ 0x30
 800a18a:	d10a      	bne.n	800a1a2 <__cvt+0xba>
 800a18c:	2200      	movs	r2, #0
 800a18e:	2300      	movs	r3, #0
 800a190:	4630      	mov	r0, r6
 800a192:	4639      	mov	r1, r7
 800a194:	f7f6 fcb8 	bl	8000b08 <__aeabi_dcmpeq>
 800a198:	b918      	cbnz	r0, 800a1a2 <__cvt+0xba>
 800a19a:	f1c4 0401 	rsb	r4, r4, #1
 800a19e:	f8ca 4000 	str.w	r4, [sl]
 800a1a2:	f8da 3000 	ldr.w	r3, [sl]
 800a1a6:	4499      	add	r9, r3
 800a1a8:	e7d3      	b.n	800a152 <__cvt+0x6a>
 800a1aa:	1c59      	adds	r1, r3, #1
 800a1ac:	9103      	str	r1, [sp, #12]
 800a1ae:	701a      	strb	r2, [r3, #0]
 800a1b0:	e7d9      	b.n	800a166 <__cvt+0x7e>

0800a1b2 <__exponent>:
 800a1b2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a1b4:	2900      	cmp	r1, #0
 800a1b6:	bfba      	itte	lt
 800a1b8:	4249      	neglt	r1, r1
 800a1ba:	232d      	movlt	r3, #45	@ 0x2d
 800a1bc:	232b      	movge	r3, #43	@ 0x2b
 800a1be:	2909      	cmp	r1, #9
 800a1c0:	7002      	strb	r2, [r0, #0]
 800a1c2:	7043      	strb	r3, [r0, #1]
 800a1c4:	dd29      	ble.n	800a21a <__exponent+0x68>
 800a1c6:	f10d 0307 	add.w	r3, sp, #7
 800a1ca:	461d      	mov	r5, r3
 800a1cc:	270a      	movs	r7, #10
 800a1ce:	461a      	mov	r2, r3
 800a1d0:	fbb1 f6f7 	udiv	r6, r1, r7
 800a1d4:	fb07 1416 	mls	r4, r7, r6, r1
 800a1d8:	3430      	adds	r4, #48	@ 0x30
 800a1da:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a1de:	460c      	mov	r4, r1
 800a1e0:	2c63      	cmp	r4, #99	@ 0x63
 800a1e2:	f103 33ff 	add.w	r3, r3, #4294967295
 800a1e6:	4631      	mov	r1, r6
 800a1e8:	dcf1      	bgt.n	800a1ce <__exponent+0x1c>
 800a1ea:	3130      	adds	r1, #48	@ 0x30
 800a1ec:	1e94      	subs	r4, r2, #2
 800a1ee:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a1f2:	1c41      	adds	r1, r0, #1
 800a1f4:	4623      	mov	r3, r4
 800a1f6:	42ab      	cmp	r3, r5
 800a1f8:	d30a      	bcc.n	800a210 <__exponent+0x5e>
 800a1fa:	f10d 0309 	add.w	r3, sp, #9
 800a1fe:	1a9b      	subs	r3, r3, r2
 800a200:	42ac      	cmp	r4, r5
 800a202:	bf88      	it	hi
 800a204:	2300      	movhi	r3, #0
 800a206:	3302      	adds	r3, #2
 800a208:	4403      	add	r3, r0
 800a20a:	1a18      	subs	r0, r3, r0
 800a20c:	b003      	add	sp, #12
 800a20e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a210:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a214:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a218:	e7ed      	b.n	800a1f6 <__exponent+0x44>
 800a21a:	2330      	movs	r3, #48	@ 0x30
 800a21c:	3130      	adds	r1, #48	@ 0x30
 800a21e:	7083      	strb	r3, [r0, #2]
 800a220:	70c1      	strb	r1, [r0, #3]
 800a222:	1d03      	adds	r3, r0, #4
 800a224:	e7f1      	b.n	800a20a <__exponent+0x58>
	...

0800a228 <_printf_float>:
 800a228:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a22c:	b08d      	sub	sp, #52	@ 0x34
 800a22e:	460c      	mov	r4, r1
 800a230:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a234:	4616      	mov	r6, r2
 800a236:	461f      	mov	r7, r3
 800a238:	4605      	mov	r5, r0
 800a23a:	f000 fe05 	bl	800ae48 <_localeconv_r>
 800a23e:	6803      	ldr	r3, [r0, #0]
 800a240:	9304      	str	r3, [sp, #16]
 800a242:	4618      	mov	r0, r3
 800a244:	f7f6 f834 	bl	80002b0 <strlen>
 800a248:	2300      	movs	r3, #0
 800a24a:	930a      	str	r3, [sp, #40]	@ 0x28
 800a24c:	f8d8 3000 	ldr.w	r3, [r8]
 800a250:	9005      	str	r0, [sp, #20]
 800a252:	3307      	adds	r3, #7
 800a254:	f023 0307 	bic.w	r3, r3, #7
 800a258:	f103 0208 	add.w	r2, r3, #8
 800a25c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a260:	f8d4 b000 	ldr.w	fp, [r4]
 800a264:	f8c8 2000 	str.w	r2, [r8]
 800a268:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a26c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800a270:	9307      	str	r3, [sp, #28]
 800a272:	f8cd 8018 	str.w	r8, [sp, #24]
 800a276:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a27a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a27e:	4b9c      	ldr	r3, [pc, #624]	@ (800a4f0 <_printf_float+0x2c8>)
 800a280:	f04f 32ff 	mov.w	r2, #4294967295
 800a284:	f7f6 fc72 	bl	8000b6c <__aeabi_dcmpun>
 800a288:	bb70      	cbnz	r0, 800a2e8 <_printf_float+0xc0>
 800a28a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a28e:	4b98      	ldr	r3, [pc, #608]	@ (800a4f0 <_printf_float+0x2c8>)
 800a290:	f04f 32ff 	mov.w	r2, #4294967295
 800a294:	f7f6 fc4c 	bl	8000b30 <__aeabi_dcmple>
 800a298:	bb30      	cbnz	r0, 800a2e8 <_printf_float+0xc0>
 800a29a:	2200      	movs	r2, #0
 800a29c:	2300      	movs	r3, #0
 800a29e:	4640      	mov	r0, r8
 800a2a0:	4649      	mov	r1, r9
 800a2a2:	f7f6 fc3b 	bl	8000b1c <__aeabi_dcmplt>
 800a2a6:	b110      	cbz	r0, 800a2ae <_printf_float+0x86>
 800a2a8:	232d      	movs	r3, #45	@ 0x2d
 800a2aa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a2ae:	4a91      	ldr	r2, [pc, #580]	@ (800a4f4 <_printf_float+0x2cc>)
 800a2b0:	4b91      	ldr	r3, [pc, #580]	@ (800a4f8 <_printf_float+0x2d0>)
 800a2b2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a2b6:	bf8c      	ite	hi
 800a2b8:	4690      	movhi	r8, r2
 800a2ba:	4698      	movls	r8, r3
 800a2bc:	2303      	movs	r3, #3
 800a2be:	6123      	str	r3, [r4, #16]
 800a2c0:	f02b 0304 	bic.w	r3, fp, #4
 800a2c4:	6023      	str	r3, [r4, #0]
 800a2c6:	f04f 0900 	mov.w	r9, #0
 800a2ca:	9700      	str	r7, [sp, #0]
 800a2cc:	4633      	mov	r3, r6
 800a2ce:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a2d0:	4621      	mov	r1, r4
 800a2d2:	4628      	mov	r0, r5
 800a2d4:	f000 f9d2 	bl	800a67c <_printf_common>
 800a2d8:	3001      	adds	r0, #1
 800a2da:	f040 808d 	bne.w	800a3f8 <_printf_float+0x1d0>
 800a2de:	f04f 30ff 	mov.w	r0, #4294967295
 800a2e2:	b00d      	add	sp, #52	@ 0x34
 800a2e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2e8:	4642      	mov	r2, r8
 800a2ea:	464b      	mov	r3, r9
 800a2ec:	4640      	mov	r0, r8
 800a2ee:	4649      	mov	r1, r9
 800a2f0:	f7f6 fc3c 	bl	8000b6c <__aeabi_dcmpun>
 800a2f4:	b140      	cbz	r0, 800a308 <_printf_float+0xe0>
 800a2f6:	464b      	mov	r3, r9
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	bfbc      	itt	lt
 800a2fc:	232d      	movlt	r3, #45	@ 0x2d
 800a2fe:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a302:	4a7e      	ldr	r2, [pc, #504]	@ (800a4fc <_printf_float+0x2d4>)
 800a304:	4b7e      	ldr	r3, [pc, #504]	@ (800a500 <_printf_float+0x2d8>)
 800a306:	e7d4      	b.n	800a2b2 <_printf_float+0x8a>
 800a308:	6863      	ldr	r3, [r4, #4]
 800a30a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800a30e:	9206      	str	r2, [sp, #24]
 800a310:	1c5a      	adds	r2, r3, #1
 800a312:	d13b      	bne.n	800a38c <_printf_float+0x164>
 800a314:	2306      	movs	r3, #6
 800a316:	6063      	str	r3, [r4, #4]
 800a318:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800a31c:	2300      	movs	r3, #0
 800a31e:	6022      	str	r2, [r4, #0]
 800a320:	9303      	str	r3, [sp, #12]
 800a322:	ab0a      	add	r3, sp, #40	@ 0x28
 800a324:	e9cd a301 	strd	sl, r3, [sp, #4]
 800a328:	ab09      	add	r3, sp, #36	@ 0x24
 800a32a:	9300      	str	r3, [sp, #0]
 800a32c:	6861      	ldr	r1, [r4, #4]
 800a32e:	ec49 8b10 	vmov	d0, r8, r9
 800a332:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a336:	4628      	mov	r0, r5
 800a338:	f7ff fed6 	bl	800a0e8 <__cvt>
 800a33c:	9b06      	ldr	r3, [sp, #24]
 800a33e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a340:	2b47      	cmp	r3, #71	@ 0x47
 800a342:	4680      	mov	r8, r0
 800a344:	d129      	bne.n	800a39a <_printf_float+0x172>
 800a346:	1cc8      	adds	r0, r1, #3
 800a348:	db02      	blt.n	800a350 <_printf_float+0x128>
 800a34a:	6863      	ldr	r3, [r4, #4]
 800a34c:	4299      	cmp	r1, r3
 800a34e:	dd41      	ble.n	800a3d4 <_printf_float+0x1ac>
 800a350:	f1aa 0a02 	sub.w	sl, sl, #2
 800a354:	fa5f fa8a 	uxtb.w	sl, sl
 800a358:	3901      	subs	r1, #1
 800a35a:	4652      	mov	r2, sl
 800a35c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a360:	9109      	str	r1, [sp, #36]	@ 0x24
 800a362:	f7ff ff26 	bl	800a1b2 <__exponent>
 800a366:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a368:	1813      	adds	r3, r2, r0
 800a36a:	2a01      	cmp	r2, #1
 800a36c:	4681      	mov	r9, r0
 800a36e:	6123      	str	r3, [r4, #16]
 800a370:	dc02      	bgt.n	800a378 <_printf_float+0x150>
 800a372:	6822      	ldr	r2, [r4, #0]
 800a374:	07d2      	lsls	r2, r2, #31
 800a376:	d501      	bpl.n	800a37c <_printf_float+0x154>
 800a378:	3301      	adds	r3, #1
 800a37a:	6123      	str	r3, [r4, #16]
 800a37c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a380:	2b00      	cmp	r3, #0
 800a382:	d0a2      	beq.n	800a2ca <_printf_float+0xa2>
 800a384:	232d      	movs	r3, #45	@ 0x2d
 800a386:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a38a:	e79e      	b.n	800a2ca <_printf_float+0xa2>
 800a38c:	9a06      	ldr	r2, [sp, #24]
 800a38e:	2a47      	cmp	r2, #71	@ 0x47
 800a390:	d1c2      	bne.n	800a318 <_printf_float+0xf0>
 800a392:	2b00      	cmp	r3, #0
 800a394:	d1c0      	bne.n	800a318 <_printf_float+0xf0>
 800a396:	2301      	movs	r3, #1
 800a398:	e7bd      	b.n	800a316 <_printf_float+0xee>
 800a39a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a39e:	d9db      	bls.n	800a358 <_printf_float+0x130>
 800a3a0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a3a4:	d118      	bne.n	800a3d8 <_printf_float+0x1b0>
 800a3a6:	2900      	cmp	r1, #0
 800a3a8:	6863      	ldr	r3, [r4, #4]
 800a3aa:	dd0b      	ble.n	800a3c4 <_printf_float+0x19c>
 800a3ac:	6121      	str	r1, [r4, #16]
 800a3ae:	b913      	cbnz	r3, 800a3b6 <_printf_float+0x18e>
 800a3b0:	6822      	ldr	r2, [r4, #0]
 800a3b2:	07d0      	lsls	r0, r2, #31
 800a3b4:	d502      	bpl.n	800a3bc <_printf_float+0x194>
 800a3b6:	3301      	adds	r3, #1
 800a3b8:	440b      	add	r3, r1
 800a3ba:	6123      	str	r3, [r4, #16]
 800a3bc:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a3be:	f04f 0900 	mov.w	r9, #0
 800a3c2:	e7db      	b.n	800a37c <_printf_float+0x154>
 800a3c4:	b913      	cbnz	r3, 800a3cc <_printf_float+0x1a4>
 800a3c6:	6822      	ldr	r2, [r4, #0]
 800a3c8:	07d2      	lsls	r2, r2, #31
 800a3ca:	d501      	bpl.n	800a3d0 <_printf_float+0x1a8>
 800a3cc:	3302      	adds	r3, #2
 800a3ce:	e7f4      	b.n	800a3ba <_printf_float+0x192>
 800a3d0:	2301      	movs	r3, #1
 800a3d2:	e7f2      	b.n	800a3ba <_printf_float+0x192>
 800a3d4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800a3d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a3da:	4299      	cmp	r1, r3
 800a3dc:	db05      	blt.n	800a3ea <_printf_float+0x1c2>
 800a3de:	6823      	ldr	r3, [r4, #0]
 800a3e0:	6121      	str	r1, [r4, #16]
 800a3e2:	07d8      	lsls	r0, r3, #31
 800a3e4:	d5ea      	bpl.n	800a3bc <_printf_float+0x194>
 800a3e6:	1c4b      	adds	r3, r1, #1
 800a3e8:	e7e7      	b.n	800a3ba <_printf_float+0x192>
 800a3ea:	2900      	cmp	r1, #0
 800a3ec:	bfd4      	ite	le
 800a3ee:	f1c1 0202 	rsble	r2, r1, #2
 800a3f2:	2201      	movgt	r2, #1
 800a3f4:	4413      	add	r3, r2
 800a3f6:	e7e0      	b.n	800a3ba <_printf_float+0x192>
 800a3f8:	6823      	ldr	r3, [r4, #0]
 800a3fa:	055a      	lsls	r2, r3, #21
 800a3fc:	d407      	bmi.n	800a40e <_printf_float+0x1e6>
 800a3fe:	6923      	ldr	r3, [r4, #16]
 800a400:	4642      	mov	r2, r8
 800a402:	4631      	mov	r1, r6
 800a404:	4628      	mov	r0, r5
 800a406:	47b8      	blx	r7
 800a408:	3001      	adds	r0, #1
 800a40a:	d12b      	bne.n	800a464 <_printf_float+0x23c>
 800a40c:	e767      	b.n	800a2de <_printf_float+0xb6>
 800a40e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a412:	f240 80dd 	bls.w	800a5d0 <_printf_float+0x3a8>
 800a416:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a41a:	2200      	movs	r2, #0
 800a41c:	2300      	movs	r3, #0
 800a41e:	f7f6 fb73 	bl	8000b08 <__aeabi_dcmpeq>
 800a422:	2800      	cmp	r0, #0
 800a424:	d033      	beq.n	800a48e <_printf_float+0x266>
 800a426:	4a37      	ldr	r2, [pc, #220]	@ (800a504 <_printf_float+0x2dc>)
 800a428:	2301      	movs	r3, #1
 800a42a:	4631      	mov	r1, r6
 800a42c:	4628      	mov	r0, r5
 800a42e:	47b8      	blx	r7
 800a430:	3001      	adds	r0, #1
 800a432:	f43f af54 	beq.w	800a2de <_printf_float+0xb6>
 800a436:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a43a:	4543      	cmp	r3, r8
 800a43c:	db02      	blt.n	800a444 <_printf_float+0x21c>
 800a43e:	6823      	ldr	r3, [r4, #0]
 800a440:	07d8      	lsls	r0, r3, #31
 800a442:	d50f      	bpl.n	800a464 <_printf_float+0x23c>
 800a444:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a448:	4631      	mov	r1, r6
 800a44a:	4628      	mov	r0, r5
 800a44c:	47b8      	blx	r7
 800a44e:	3001      	adds	r0, #1
 800a450:	f43f af45 	beq.w	800a2de <_printf_float+0xb6>
 800a454:	f04f 0900 	mov.w	r9, #0
 800a458:	f108 38ff 	add.w	r8, r8, #4294967295
 800a45c:	f104 0a1a 	add.w	sl, r4, #26
 800a460:	45c8      	cmp	r8, r9
 800a462:	dc09      	bgt.n	800a478 <_printf_float+0x250>
 800a464:	6823      	ldr	r3, [r4, #0]
 800a466:	079b      	lsls	r3, r3, #30
 800a468:	f100 8103 	bmi.w	800a672 <_printf_float+0x44a>
 800a46c:	68e0      	ldr	r0, [r4, #12]
 800a46e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a470:	4298      	cmp	r0, r3
 800a472:	bfb8      	it	lt
 800a474:	4618      	movlt	r0, r3
 800a476:	e734      	b.n	800a2e2 <_printf_float+0xba>
 800a478:	2301      	movs	r3, #1
 800a47a:	4652      	mov	r2, sl
 800a47c:	4631      	mov	r1, r6
 800a47e:	4628      	mov	r0, r5
 800a480:	47b8      	blx	r7
 800a482:	3001      	adds	r0, #1
 800a484:	f43f af2b 	beq.w	800a2de <_printf_float+0xb6>
 800a488:	f109 0901 	add.w	r9, r9, #1
 800a48c:	e7e8      	b.n	800a460 <_printf_float+0x238>
 800a48e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a490:	2b00      	cmp	r3, #0
 800a492:	dc39      	bgt.n	800a508 <_printf_float+0x2e0>
 800a494:	4a1b      	ldr	r2, [pc, #108]	@ (800a504 <_printf_float+0x2dc>)
 800a496:	2301      	movs	r3, #1
 800a498:	4631      	mov	r1, r6
 800a49a:	4628      	mov	r0, r5
 800a49c:	47b8      	blx	r7
 800a49e:	3001      	adds	r0, #1
 800a4a0:	f43f af1d 	beq.w	800a2de <_printf_float+0xb6>
 800a4a4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a4a8:	ea59 0303 	orrs.w	r3, r9, r3
 800a4ac:	d102      	bne.n	800a4b4 <_printf_float+0x28c>
 800a4ae:	6823      	ldr	r3, [r4, #0]
 800a4b0:	07d9      	lsls	r1, r3, #31
 800a4b2:	d5d7      	bpl.n	800a464 <_printf_float+0x23c>
 800a4b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a4b8:	4631      	mov	r1, r6
 800a4ba:	4628      	mov	r0, r5
 800a4bc:	47b8      	blx	r7
 800a4be:	3001      	adds	r0, #1
 800a4c0:	f43f af0d 	beq.w	800a2de <_printf_float+0xb6>
 800a4c4:	f04f 0a00 	mov.w	sl, #0
 800a4c8:	f104 0b1a 	add.w	fp, r4, #26
 800a4cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a4ce:	425b      	negs	r3, r3
 800a4d0:	4553      	cmp	r3, sl
 800a4d2:	dc01      	bgt.n	800a4d8 <_printf_float+0x2b0>
 800a4d4:	464b      	mov	r3, r9
 800a4d6:	e793      	b.n	800a400 <_printf_float+0x1d8>
 800a4d8:	2301      	movs	r3, #1
 800a4da:	465a      	mov	r2, fp
 800a4dc:	4631      	mov	r1, r6
 800a4de:	4628      	mov	r0, r5
 800a4e0:	47b8      	blx	r7
 800a4e2:	3001      	adds	r0, #1
 800a4e4:	f43f aefb 	beq.w	800a2de <_printf_float+0xb6>
 800a4e8:	f10a 0a01 	add.w	sl, sl, #1
 800a4ec:	e7ee      	b.n	800a4cc <_printf_float+0x2a4>
 800a4ee:	bf00      	nop
 800a4f0:	7fefffff 	.word	0x7fefffff
 800a4f4:	0800daa2 	.word	0x0800daa2
 800a4f8:	0800da9e 	.word	0x0800da9e
 800a4fc:	0800daaa 	.word	0x0800daaa
 800a500:	0800daa6 	.word	0x0800daa6
 800a504:	0800daae 	.word	0x0800daae
 800a508:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a50a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a50e:	4553      	cmp	r3, sl
 800a510:	bfa8      	it	ge
 800a512:	4653      	movge	r3, sl
 800a514:	2b00      	cmp	r3, #0
 800a516:	4699      	mov	r9, r3
 800a518:	dc36      	bgt.n	800a588 <_printf_float+0x360>
 800a51a:	f04f 0b00 	mov.w	fp, #0
 800a51e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a522:	f104 021a 	add.w	r2, r4, #26
 800a526:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a528:	9306      	str	r3, [sp, #24]
 800a52a:	eba3 0309 	sub.w	r3, r3, r9
 800a52e:	455b      	cmp	r3, fp
 800a530:	dc31      	bgt.n	800a596 <_printf_float+0x36e>
 800a532:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a534:	459a      	cmp	sl, r3
 800a536:	dc3a      	bgt.n	800a5ae <_printf_float+0x386>
 800a538:	6823      	ldr	r3, [r4, #0]
 800a53a:	07da      	lsls	r2, r3, #31
 800a53c:	d437      	bmi.n	800a5ae <_printf_float+0x386>
 800a53e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a540:	ebaa 0903 	sub.w	r9, sl, r3
 800a544:	9b06      	ldr	r3, [sp, #24]
 800a546:	ebaa 0303 	sub.w	r3, sl, r3
 800a54a:	4599      	cmp	r9, r3
 800a54c:	bfa8      	it	ge
 800a54e:	4699      	movge	r9, r3
 800a550:	f1b9 0f00 	cmp.w	r9, #0
 800a554:	dc33      	bgt.n	800a5be <_printf_float+0x396>
 800a556:	f04f 0800 	mov.w	r8, #0
 800a55a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a55e:	f104 0b1a 	add.w	fp, r4, #26
 800a562:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a564:	ebaa 0303 	sub.w	r3, sl, r3
 800a568:	eba3 0309 	sub.w	r3, r3, r9
 800a56c:	4543      	cmp	r3, r8
 800a56e:	f77f af79 	ble.w	800a464 <_printf_float+0x23c>
 800a572:	2301      	movs	r3, #1
 800a574:	465a      	mov	r2, fp
 800a576:	4631      	mov	r1, r6
 800a578:	4628      	mov	r0, r5
 800a57a:	47b8      	blx	r7
 800a57c:	3001      	adds	r0, #1
 800a57e:	f43f aeae 	beq.w	800a2de <_printf_float+0xb6>
 800a582:	f108 0801 	add.w	r8, r8, #1
 800a586:	e7ec      	b.n	800a562 <_printf_float+0x33a>
 800a588:	4642      	mov	r2, r8
 800a58a:	4631      	mov	r1, r6
 800a58c:	4628      	mov	r0, r5
 800a58e:	47b8      	blx	r7
 800a590:	3001      	adds	r0, #1
 800a592:	d1c2      	bne.n	800a51a <_printf_float+0x2f2>
 800a594:	e6a3      	b.n	800a2de <_printf_float+0xb6>
 800a596:	2301      	movs	r3, #1
 800a598:	4631      	mov	r1, r6
 800a59a:	4628      	mov	r0, r5
 800a59c:	9206      	str	r2, [sp, #24]
 800a59e:	47b8      	blx	r7
 800a5a0:	3001      	adds	r0, #1
 800a5a2:	f43f ae9c 	beq.w	800a2de <_printf_float+0xb6>
 800a5a6:	9a06      	ldr	r2, [sp, #24]
 800a5a8:	f10b 0b01 	add.w	fp, fp, #1
 800a5ac:	e7bb      	b.n	800a526 <_printf_float+0x2fe>
 800a5ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a5b2:	4631      	mov	r1, r6
 800a5b4:	4628      	mov	r0, r5
 800a5b6:	47b8      	blx	r7
 800a5b8:	3001      	adds	r0, #1
 800a5ba:	d1c0      	bne.n	800a53e <_printf_float+0x316>
 800a5bc:	e68f      	b.n	800a2de <_printf_float+0xb6>
 800a5be:	9a06      	ldr	r2, [sp, #24]
 800a5c0:	464b      	mov	r3, r9
 800a5c2:	4442      	add	r2, r8
 800a5c4:	4631      	mov	r1, r6
 800a5c6:	4628      	mov	r0, r5
 800a5c8:	47b8      	blx	r7
 800a5ca:	3001      	adds	r0, #1
 800a5cc:	d1c3      	bne.n	800a556 <_printf_float+0x32e>
 800a5ce:	e686      	b.n	800a2de <_printf_float+0xb6>
 800a5d0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a5d4:	f1ba 0f01 	cmp.w	sl, #1
 800a5d8:	dc01      	bgt.n	800a5de <_printf_float+0x3b6>
 800a5da:	07db      	lsls	r3, r3, #31
 800a5dc:	d536      	bpl.n	800a64c <_printf_float+0x424>
 800a5de:	2301      	movs	r3, #1
 800a5e0:	4642      	mov	r2, r8
 800a5e2:	4631      	mov	r1, r6
 800a5e4:	4628      	mov	r0, r5
 800a5e6:	47b8      	blx	r7
 800a5e8:	3001      	adds	r0, #1
 800a5ea:	f43f ae78 	beq.w	800a2de <_printf_float+0xb6>
 800a5ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a5f2:	4631      	mov	r1, r6
 800a5f4:	4628      	mov	r0, r5
 800a5f6:	47b8      	blx	r7
 800a5f8:	3001      	adds	r0, #1
 800a5fa:	f43f ae70 	beq.w	800a2de <_printf_float+0xb6>
 800a5fe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a602:	2200      	movs	r2, #0
 800a604:	2300      	movs	r3, #0
 800a606:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a60a:	f7f6 fa7d 	bl	8000b08 <__aeabi_dcmpeq>
 800a60e:	b9c0      	cbnz	r0, 800a642 <_printf_float+0x41a>
 800a610:	4653      	mov	r3, sl
 800a612:	f108 0201 	add.w	r2, r8, #1
 800a616:	4631      	mov	r1, r6
 800a618:	4628      	mov	r0, r5
 800a61a:	47b8      	blx	r7
 800a61c:	3001      	adds	r0, #1
 800a61e:	d10c      	bne.n	800a63a <_printf_float+0x412>
 800a620:	e65d      	b.n	800a2de <_printf_float+0xb6>
 800a622:	2301      	movs	r3, #1
 800a624:	465a      	mov	r2, fp
 800a626:	4631      	mov	r1, r6
 800a628:	4628      	mov	r0, r5
 800a62a:	47b8      	blx	r7
 800a62c:	3001      	adds	r0, #1
 800a62e:	f43f ae56 	beq.w	800a2de <_printf_float+0xb6>
 800a632:	f108 0801 	add.w	r8, r8, #1
 800a636:	45d0      	cmp	r8, sl
 800a638:	dbf3      	blt.n	800a622 <_printf_float+0x3fa>
 800a63a:	464b      	mov	r3, r9
 800a63c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a640:	e6df      	b.n	800a402 <_printf_float+0x1da>
 800a642:	f04f 0800 	mov.w	r8, #0
 800a646:	f104 0b1a 	add.w	fp, r4, #26
 800a64a:	e7f4      	b.n	800a636 <_printf_float+0x40e>
 800a64c:	2301      	movs	r3, #1
 800a64e:	4642      	mov	r2, r8
 800a650:	e7e1      	b.n	800a616 <_printf_float+0x3ee>
 800a652:	2301      	movs	r3, #1
 800a654:	464a      	mov	r2, r9
 800a656:	4631      	mov	r1, r6
 800a658:	4628      	mov	r0, r5
 800a65a:	47b8      	blx	r7
 800a65c:	3001      	adds	r0, #1
 800a65e:	f43f ae3e 	beq.w	800a2de <_printf_float+0xb6>
 800a662:	f108 0801 	add.w	r8, r8, #1
 800a666:	68e3      	ldr	r3, [r4, #12]
 800a668:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a66a:	1a5b      	subs	r3, r3, r1
 800a66c:	4543      	cmp	r3, r8
 800a66e:	dcf0      	bgt.n	800a652 <_printf_float+0x42a>
 800a670:	e6fc      	b.n	800a46c <_printf_float+0x244>
 800a672:	f04f 0800 	mov.w	r8, #0
 800a676:	f104 0919 	add.w	r9, r4, #25
 800a67a:	e7f4      	b.n	800a666 <_printf_float+0x43e>

0800a67c <_printf_common>:
 800a67c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a680:	4616      	mov	r6, r2
 800a682:	4698      	mov	r8, r3
 800a684:	688a      	ldr	r2, [r1, #8]
 800a686:	690b      	ldr	r3, [r1, #16]
 800a688:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a68c:	4293      	cmp	r3, r2
 800a68e:	bfb8      	it	lt
 800a690:	4613      	movlt	r3, r2
 800a692:	6033      	str	r3, [r6, #0]
 800a694:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a698:	4607      	mov	r7, r0
 800a69a:	460c      	mov	r4, r1
 800a69c:	b10a      	cbz	r2, 800a6a2 <_printf_common+0x26>
 800a69e:	3301      	adds	r3, #1
 800a6a0:	6033      	str	r3, [r6, #0]
 800a6a2:	6823      	ldr	r3, [r4, #0]
 800a6a4:	0699      	lsls	r1, r3, #26
 800a6a6:	bf42      	ittt	mi
 800a6a8:	6833      	ldrmi	r3, [r6, #0]
 800a6aa:	3302      	addmi	r3, #2
 800a6ac:	6033      	strmi	r3, [r6, #0]
 800a6ae:	6825      	ldr	r5, [r4, #0]
 800a6b0:	f015 0506 	ands.w	r5, r5, #6
 800a6b4:	d106      	bne.n	800a6c4 <_printf_common+0x48>
 800a6b6:	f104 0a19 	add.w	sl, r4, #25
 800a6ba:	68e3      	ldr	r3, [r4, #12]
 800a6bc:	6832      	ldr	r2, [r6, #0]
 800a6be:	1a9b      	subs	r3, r3, r2
 800a6c0:	42ab      	cmp	r3, r5
 800a6c2:	dc26      	bgt.n	800a712 <_printf_common+0x96>
 800a6c4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a6c8:	6822      	ldr	r2, [r4, #0]
 800a6ca:	3b00      	subs	r3, #0
 800a6cc:	bf18      	it	ne
 800a6ce:	2301      	movne	r3, #1
 800a6d0:	0692      	lsls	r2, r2, #26
 800a6d2:	d42b      	bmi.n	800a72c <_printf_common+0xb0>
 800a6d4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a6d8:	4641      	mov	r1, r8
 800a6da:	4638      	mov	r0, r7
 800a6dc:	47c8      	blx	r9
 800a6de:	3001      	adds	r0, #1
 800a6e0:	d01e      	beq.n	800a720 <_printf_common+0xa4>
 800a6e2:	6823      	ldr	r3, [r4, #0]
 800a6e4:	6922      	ldr	r2, [r4, #16]
 800a6e6:	f003 0306 	and.w	r3, r3, #6
 800a6ea:	2b04      	cmp	r3, #4
 800a6ec:	bf02      	ittt	eq
 800a6ee:	68e5      	ldreq	r5, [r4, #12]
 800a6f0:	6833      	ldreq	r3, [r6, #0]
 800a6f2:	1aed      	subeq	r5, r5, r3
 800a6f4:	68a3      	ldr	r3, [r4, #8]
 800a6f6:	bf0c      	ite	eq
 800a6f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a6fc:	2500      	movne	r5, #0
 800a6fe:	4293      	cmp	r3, r2
 800a700:	bfc4      	itt	gt
 800a702:	1a9b      	subgt	r3, r3, r2
 800a704:	18ed      	addgt	r5, r5, r3
 800a706:	2600      	movs	r6, #0
 800a708:	341a      	adds	r4, #26
 800a70a:	42b5      	cmp	r5, r6
 800a70c:	d11a      	bne.n	800a744 <_printf_common+0xc8>
 800a70e:	2000      	movs	r0, #0
 800a710:	e008      	b.n	800a724 <_printf_common+0xa8>
 800a712:	2301      	movs	r3, #1
 800a714:	4652      	mov	r2, sl
 800a716:	4641      	mov	r1, r8
 800a718:	4638      	mov	r0, r7
 800a71a:	47c8      	blx	r9
 800a71c:	3001      	adds	r0, #1
 800a71e:	d103      	bne.n	800a728 <_printf_common+0xac>
 800a720:	f04f 30ff 	mov.w	r0, #4294967295
 800a724:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a728:	3501      	adds	r5, #1
 800a72a:	e7c6      	b.n	800a6ba <_printf_common+0x3e>
 800a72c:	18e1      	adds	r1, r4, r3
 800a72e:	1c5a      	adds	r2, r3, #1
 800a730:	2030      	movs	r0, #48	@ 0x30
 800a732:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a736:	4422      	add	r2, r4
 800a738:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a73c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a740:	3302      	adds	r3, #2
 800a742:	e7c7      	b.n	800a6d4 <_printf_common+0x58>
 800a744:	2301      	movs	r3, #1
 800a746:	4622      	mov	r2, r4
 800a748:	4641      	mov	r1, r8
 800a74a:	4638      	mov	r0, r7
 800a74c:	47c8      	blx	r9
 800a74e:	3001      	adds	r0, #1
 800a750:	d0e6      	beq.n	800a720 <_printf_common+0xa4>
 800a752:	3601      	adds	r6, #1
 800a754:	e7d9      	b.n	800a70a <_printf_common+0x8e>
	...

0800a758 <_printf_i>:
 800a758:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a75c:	7e0f      	ldrb	r7, [r1, #24]
 800a75e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a760:	2f78      	cmp	r7, #120	@ 0x78
 800a762:	4691      	mov	r9, r2
 800a764:	4680      	mov	r8, r0
 800a766:	460c      	mov	r4, r1
 800a768:	469a      	mov	sl, r3
 800a76a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a76e:	d807      	bhi.n	800a780 <_printf_i+0x28>
 800a770:	2f62      	cmp	r7, #98	@ 0x62
 800a772:	d80a      	bhi.n	800a78a <_printf_i+0x32>
 800a774:	2f00      	cmp	r7, #0
 800a776:	f000 80d1 	beq.w	800a91c <_printf_i+0x1c4>
 800a77a:	2f58      	cmp	r7, #88	@ 0x58
 800a77c:	f000 80b8 	beq.w	800a8f0 <_printf_i+0x198>
 800a780:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a784:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a788:	e03a      	b.n	800a800 <_printf_i+0xa8>
 800a78a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a78e:	2b15      	cmp	r3, #21
 800a790:	d8f6      	bhi.n	800a780 <_printf_i+0x28>
 800a792:	a101      	add	r1, pc, #4	@ (adr r1, 800a798 <_printf_i+0x40>)
 800a794:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a798:	0800a7f1 	.word	0x0800a7f1
 800a79c:	0800a805 	.word	0x0800a805
 800a7a0:	0800a781 	.word	0x0800a781
 800a7a4:	0800a781 	.word	0x0800a781
 800a7a8:	0800a781 	.word	0x0800a781
 800a7ac:	0800a781 	.word	0x0800a781
 800a7b0:	0800a805 	.word	0x0800a805
 800a7b4:	0800a781 	.word	0x0800a781
 800a7b8:	0800a781 	.word	0x0800a781
 800a7bc:	0800a781 	.word	0x0800a781
 800a7c0:	0800a781 	.word	0x0800a781
 800a7c4:	0800a903 	.word	0x0800a903
 800a7c8:	0800a82f 	.word	0x0800a82f
 800a7cc:	0800a8bd 	.word	0x0800a8bd
 800a7d0:	0800a781 	.word	0x0800a781
 800a7d4:	0800a781 	.word	0x0800a781
 800a7d8:	0800a925 	.word	0x0800a925
 800a7dc:	0800a781 	.word	0x0800a781
 800a7e0:	0800a82f 	.word	0x0800a82f
 800a7e4:	0800a781 	.word	0x0800a781
 800a7e8:	0800a781 	.word	0x0800a781
 800a7ec:	0800a8c5 	.word	0x0800a8c5
 800a7f0:	6833      	ldr	r3, [r6, #0]
 800a7f2:	1d1a      	adds	r2, r3, #4
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	6032      	str	r2, [r6, #0]
 800a7f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a7fc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a800:	2301      	movs	r3, #1
 800a802:	e09c      	b.n	800a93e <_printf_i+0x1e6>
 800a804:	6833      	ldr	r3, [r6, #0]
 800a806:	6820      	ldr	r0, [r4, #0]
 800a808:	1d19      	adds	r1, r3, #4
 800a80a:	6031      	str	r1, [r6, #0]
 800a80c:	0606      	lsls	r6, r0, #24
 800a80e:	d501      	bpl.n	800a814 <_printf_i+0xbc>
 800a810:	681d      	ldr	r5, [r3, #0]
 800a812:	e003      	b.n	800a81c <_printf_i+0xc4>
 800a814:	0645      	lsls	r5, r0, #25
 800a816:	d5fb      	bpl.n	800a810 <_printf_i+0xb8>
 800a818:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a81c:	2d00      	cmp	r5, #0
 800a81e:	da03      	bge.n	800a828 <_printf_i+0xd0>
 800a820:	232d      	movs	r3, #45	@ 0x2d
 800a822:	426d      	negs	r5, r5
 800a824:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a828:	4858      	ldr	r0, [pc, #352]	@ (800a98c <_printf_i+0x234>)
 800a82a:	230a      	movs	r3, #10
 800a82c:	e011      	b.n	800a852 <_printf_i+0xfa>
 800a82e:	6821      	ldr	r1, [r4, #0]
 800a830:	6833      	ldr	r3, [r6, #0]
 800a832:	0608      	lsls	r0, r1, #24
 800a834:	f853 5b04 	ldr.w	r5, [r3], #4
 800a838:	d402      	bmi.n	800a840 <_printf_i+0xe8>
 800a83a:	0649      	lsls	r1, r1, #25
 800a83c:	bf48      	it	mi
 800a83e:	b2ad      	uxthmi	r5, r5
 800a840:	2f6f      	cmp	r7, #111	@ 0x6f
 800a842:	4852      	ldr	r0, [pc, #328]	@ (800a98c <_printf_i+0x234>)
 800a844:	6033      	str	r3, [r6, #0]
 800a846:	bf14      	ite	ne
 800a848:	230a      	movne	r3, #10
 800a84a:	2308      	moveq	r3, #8
 800a84c:	2100      	movs	r1, #0
 800a84e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a852:	6866      	ldr	r6, [r4, #4]
 800a854:	60a6      	str	r6, [r4, #8]
 800a856:	2e00      	cmp	r6, #0
 800a858:	db05      	blt.n	800a866 <_printf_i+0x10e>
 800a85a:	6821      	ldr	r1, [r4, #0]
 800a85c:	432e      	orrs	r6, r5
 800a85e:	f021 0104 	bic.w	r1, r1, #4
 800a862:	6021      	str	r1, [r4, #0]
 800a864:	d04b      	beq.n	800a8fe <_printf_i+0x1a6>
 800a866:	4616      	mov	r6, r2
 800a868:	fbb5 f1f3 	udiv	r1, r5, r3
 800a86c:	fb03 5711 	mls	r7, r3, r1, r5
 800a870:	5dc7      	ldrb	r7, [r0, r7]
 800a872:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a876:	462f      	mov	r7, r5
 800a878:	42bb      	cmp	r3, r7
 800a87a:	460d      	mov	r5, r1
 800a87c:	d9f4      	bls.n	800a868 <_printf_i+0x110>
 800a87e:	2b08      	cmp	r3, #8
 800a880:	d10b      	bne.n	800a89a <_printf_i+0x142>
 800a882:	6823      	ldr	r3, [r4, #0]
 800a884:	07df      	lsls	r7, r3, #31
 800a886:	d508      	bpl.n	800a89a <_printf_i+0x142>
 800a888:	6923      	ldr	r3, [r4, #16]
 800a88a:	6861      	ldr	r1, [r4, #4]
 800a88c:	4299      	cmp	r1, r3
 800a88e:	bfde      	ittt	le
 800a890:	2330      	movle	r3, #48	@ 0x30
 800a892:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a896:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a89a:	1b92      	subs	r2, r2, r6
 800a89c:	6122      	str	r2, [r4, #16]
 800a89e:	f8cd a000 	str.w	sl, [sp]
 800a8a2:	464b      	mov	r3, r9
 800a8a4:	aa03      	add	r2, sp, #12
 800a8a6:	4621      	mov	r1, r4
 800a8a8:	4640      	mov	r0, r8
 800a8aa:	f7ff fee7 	bl	800a67c <_printf_common>
 800a8ae:	3001      	adds	r0, #1
 800a8b0:	d14a      	bne.n	800a948 <_printf_i+0x1f0>
 800a8b2:	f04f 30ff 	mov.w	r0, #4294967295
 800a8b6:	b004      	add	sp, #16
 800a8b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a8bc:	6823      	ldr	r3, [r4, #0]
 800a8be:	f043 0320 	orr.w	r3, r3, #32
 800a8c2:	6023      	str	r3, [r4, #0]
 800a8c4:	4832      	ldr	r0, [pc, #200]	@ (800a990 <_printf_i+0x238>)
 800a8c6:	2778      	movs	r7, #120	@ 0x78
 800a8c8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a8cc:	6823      	ldr	r3, [r4, #0]
 800a8ce:	6831      	ldr	r1, [r6, #0]
 800a8d0:	061f      	lsls	r7, r3, #24
 800a8d2:	f851 5b04 	ldr.w	r5, [r1], #4
 800a8d6:	d402      	bmi.n	800a8de <_printf_i+0x186>
 800a8d8:	065f      	lsls	r7, r3, #25
 800a8da:	bf48      	it	mi
 800a8dc:	b2ad      	uxthmi	r5, r5
 800a8de:	6031      	str	r1, [r6, #0]
 800a8e0:	07d9      	lsls	r1, r3, #31
 800a8e2:	bf44      	itt	mi
 800a8e4:	f043 0320 	orrmi.w	r3, r3, #32
 800a8e8:	6023      	strmi	r3, [r4, #0]
 800a8ea:	b11d      	cbz	r5, 800a8f4 <_printf_i+0x19c>
 800a8ec:	2310      	movs	r3, #16
 800a8ee:	e7ad      	b.n	800a84c <_printf_i+0xf4>
 800a8f0:	4826      	ldr	r0, [pc, #152]	@ (800a98c <_printf_i+0x234>)
 800a8f2:	e7e9      	b.n	800a8c8 <_printf_i+0x170>
 800a8f4:	6823      	ldr	r3, [r4, #0]
 800a8f6:	f023 0320 	bic.w	r3, r3, #32
 800a8fa:	6023      	str	r3, [r4, #0]
 800a8fc:	e7f6      	b.n	800a8ec <_printf_i+0x194>
 800a8fe:	4616      	mov	r6, r2
 800a900:	e7bd      	b.n	800a87e <_printf_i+0x126>
 800a902:	6833      	ldr	r3, [r6, #0]
 800a904:	6825      	ldr	r5, [r4, #0]
 800a906:	6961      	ldr	r1, [r4, #20]
 800a908:	1d18      	adds	r0, r3, #4
 800a90a:	6030      	str	r0, [r6, #0]
 800a90c:	062e      	lsls	r6, r5, #24
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	d501      	bpl.n	800a916 <_printf_i+0x1be>
 800a912:	6019      	str	r1, [r3, #0]
 800a914:	e002      	b.n	800a91c <_printf_i+0x1c4>
 800a916:	0668      	lsls	r0, r5, #25
 800a918:	d5fb      	bpl.n	800a912 <_printf_i+0x1ba>
 800a91a:	8019      	strh	r1, [r3, #0]
 800a91c:	2300      	movs	r3, #0
 800a91e:	6123      	str	r3, [r4, #16]
 800a920:	4616      	mov	r6, r2
 800a922:	e7bc      	b.n	800a89e <_printf_i+0x146>
 800a924:	6833      	ldr	r3, [r6, #0]
 800a926:	1d1a      	adds	r2, r3, #4
 800a928:	6032      	str	r2, [r6, #0]
 800a92a:	681e      	ldr	r6, [r3, #0]
 800a92c:	6862      	ldr	r2, [r4, #4]
 800a92e:	2100      	movs	r1, #0
 800a930:	4630      	mov	r0, r6
 800a932:	f7f5 fc6d 	bl	8000210 <memchr>
 800a936:	b108      	cbz	r0, 800a93c <_printf_i+0x1e4>
 800a938:	1b80      	subs	r0, r0, r6
 800a93a:	6060      	str	r0, [r4, #4]
 800a93c:	6863      	ldr	r3, [r4, #4]
 800a93e:	6123      	str	r3, [r4, #16]
 800a940:	2300      	movs	r3, #0
 800a942:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a946:	e7aa      	b.n	800a89e <_printf_i+0x146>
 800a948:	6923      	ldr	r3, [r4, #16]
 800a94a:	4632      	mov	r2, r6
 800a94c:	4649      	mov	r1, r9
 800a94e:	4640      	mov	r0, r8
 800a950:	47d0      	blx	sl
 800a952:	3001      	adds	r0, #1
 800a954:	d0ad      	beq.n	800a8b2 <_printf_i+0x15a>
 800a956:	6823      	ldr	r3, [r4, #0]
 800a958:	079b      	lsls	r3, r3, #30
 800a95a:	d413      	bmi.n	800a984 <_printf_i+0x22c>
 800a95c:	68e0      	ldr	r0, [r4, #12]
 800a95e:	9b03      	ldr	r3, [sp, #12]
 800a960:	4298      	cmp	r0, r3
 800a962:	bfb8      	it	lt
 800a964:	4618      	movlt	r0, r3
 800a966:	e7a6      	b.n	800a8b6 <_printf_i+0x15e>
 800a968:	2301      	movs	r3, #1
 800a96a:	4632      	mov	r2, r6
 800a96c:	4649      	mov	r1, r9
 800a96e:	4640      	mov	r0, r8
 800a970:	47d0      	blx	sl
 800a972:	3001      	adds	r0, #1
 800a974:	d09d      	beq.n	800a8b2 <_printf_i+0x15a>
 800a976:	3501      	adds	r5, #1
 800a978:	68e3      	ldr	r3, [r4, #12]
 800a97a:	9903      	ldr	r1, [sp, #12]
 800a97c:	1a5b      	subs	r3, r3, r1
 800a97e:	42ab      	cmp	r3, r5
 800a980:	dcf2      	bgt.n	800a968 <_printf_i+0x210>
 800a982:	e7eb      	b.n	800a95c <_printf_i+0x204>
 800a984:	2500      	movs	r5, #0
 800a986:	f104 0619 	add.w	r6, r4, #25
 800a98a:	e7f5      	b.n	800a978 <_printf_i+0x220>
 800a98c:	0800dab0 	.word	0x0800dab0
 800a990:	0800dac1 	.word	0x0800dac1

0800a994 <std>:
 800a994:	2300      	movs	r3, #0
 800a996:	b510      	push	{r4, lr}
 800a998:	4604      	mov	r4, r0
 800a99a:	e9c0 3300 	strd	r3, r3, [r0]
 800a99e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a9a2:	6083      	str	r3, [r0, #8]
 800a9a4:	8181      	strh	r1, [r0, #12]
 800a9a6:	6643      	str	r3, [r0, #100]	@ 0x64
 800a9a8:	81c2      	strh	r2, [r0, #14]
 800a9aa:	6183      	str	r3, [r0, #24]
 800a9ac:	4619      	mov	r1, r3
 800a9ae:	2208      	movs	r2, #8
 800a9b0:	305c      	adds	r0, #92	@ 0x5c
 800a9b2:	f000 fa2f 	bl	800ae14 <memset>
 800a9b6:	4b0d      	ldr	r3, [pc, #52]	@ (800a9ec <std+0x58>)
 800a9b8:	6263      	str	r3, [r4, #36]	@ 0x24
 800a9ba:	4b0d      	ldr	r3, [pc, #52]	@ (800a9f0 <std+0x5c>)
 800a9bc:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a9be:	4b0d      	ldr	r3, [pc, #52]	@ (800a9f4 <std+0x60>)
 800a9c0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a9c2:	4b0d      	ldr	r3, [pc, #52]	@ (800a9f8 <std+0x64>)
 800a9c4:	6323      	str	r3, [r4, #48]	@ 0x30
 800a9c6:	4b0d      	ldr	r3, [pc, #52]	@ (800a9fc <std+0x68>)
 800a9c8:	6224      	str	r4, [r4, #32]
 800a9ca:	429c      	cmp	r4, r3
 800a9cc:	d006      	beq.n	800a9dc <std+0x48>
 800a9ce:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a9d2:	4294      	cmp	r4, r2
 800a9d4:	d002      	beq.n	800a9dc <std+0x48>
 800a9d6:	33d0      	adds	r3, #208	@ 0xd0
 800a9d8:	429c      	cmp	r4, r3
 800a9da:	d105      	bne.n	800a9e8 <std+0x54>
 800a9dc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a9e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a9e4:	f000 bb12 	b.w	800b00c <__retarget_lock_init_recursive>
 800a9e8:	bd10      	pop	{r4, pc}
 800a9ea:	bf00      	nop
 800a9ec:	0800ac65 	.word	0x0800ac65
 800a9f0:	0800ac87 	.word	0x0800ac87
 800a9f4:	0800acbf 	.word	0x0800acbf
 800a9f8:	0800ace3 	.word	0x0800ace3
 800a9fc:	200046ec 	.word	0x200046ec

0800aa00 <stdio_exit_handler>:
 800aa00:	4a02      	ldr	r2, [pc, #8]	@ (800aa0c <stdio_exit_handler+0xc>)
 800aa02:	4903      	ldr	r1, [pc, #12]	@ (800aa10 <stdio_exit_handler+0x10>)
 800aa04:	4803      	ldr	r0, [pc, #12]	@ (800aa14 <stdio_exit_handler+0x14>)
 800aa06:	f000 b869 	b.w	800aadc <_fwalk_sglue>
 800aa0a:	bf00      	nop
 800aa0c:	20000378 	.word	0x20000378
 800aa10:	0800d3c5 	.word	0x0800d3c5
 800aa14:	200004f4 	.word	0x200004f4

0800aa18 <cleanup_stdio>:
 800aa18:	6841      	ldr	r1, [r0, #4]
 800aa1a:	4b0c      	ldr	r3, [pc, #48]	@ (800aa4c <cleanup_stdio+0x34>)
 800aa1c:	4299      	cmp	r1, r3
 800aa1e:	b510      	push	{r4, lr}
 800aa20:	4604      	mov	r4, r0
 800aa22:	d001      	beq.n	800aa28 <cleanup_stdio+0x10>
 800aa24:	f002 fcce 	bl	800d3c4 <_fflush_r>
 800aa28:	68a1      	ldr	r1, [r4, #8]
 800aa2a:	4b09      	ldr	r3, [pc, #36]	@ (800aa50 <cleanup_stdio+0x38>)
 800aa2c:	4299      	cmp	r1, r3
 800aa2e:	d002      	beq.n	800aa36 <cleanup_stdio+0x1e>
 800aa30:	4620      	mov	r0, r4
 800aa32:	f002 fcc7 	bl	800d3c4 <_fflush_r>
 800aa36:	68e1      	ldr	r1, [r4, #12]
 800aa38:	4b06      	ldr	r3, [pc, #24]	@ (800aa54 <cleanup_stdio+0x3c>)
 800aa3a:	4299      	cmp	r1, r3
 800aa3c:	d004      	beq.n	800aa48 <cleanup_stdio+0x30>
 800aa3e:	4620      	mov	r0, r4
 800aa40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aa44:	f002 bcbe 	b.w	800d3c4 <_fflush_r>
 800aa48:	bd10      	pop	{r4, pc}
 800aa4a:	bf00      	nop
 800aa4c:	200046ec 	.word	0x200046ec
 800aa50:	20004754 	.word	0x20004754
 800aa54:	200047bc 	.word	0x200047bc

0800aa58 <global_stdio_init.part.0>:
 800aa58:	b510      	push	{r4, lr}
 800aa5a:	4b0b      	ldr	r3, [pc, #44]	@ (800aa88 <global_stdio_init.part.0+0x30>)
 800aa5c:	4c0b      	ldr	r4, [pc, #44]	@ (800aa8c <global_stdio_init.part.0+0x34>)
 800aa5e:	4a0c      	ldr	r2, [pc, #48]	@ (800aa90 <global_stdio_init.part.0+0x38>)
 800aa60:	601a      	str	r2, [r3, #0]
 800aa62:	4620      	mov	r0, r4
 800aa64:	2200      	movs	r2, #0
 800aa66:	2104      	movs	r1, #4
 800aa68:	f7ff ff94 	bl	800a994 <std>
 800aa6c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800aa70:	2201      	movs	r2, #1
 800aa72:	2109      	movs	r1, #9
 800aa74:	f7ff ff8e 	bl	800a994 <std>
 800aa78:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800aa7c:	2202      	movs	r2, #2
 800aa7e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aa82:	2112      	movs	r1, #18
 800aa84:	f7ff bf86 	b.w	800a994 <std>
 800aa88:	20004824 	.word	0x20004824
 800aa8c:	200046ec 	.word	0x200046ec
 800aa90:	0800aa01 	.word	0x0800aa01

0800aa94 <__sfp_lock_acquire>:
 800aa94:	4801      	ldr	r0, [pc, #4]	@ (800aa9c <__sfp_lock_acquire+0x8>)
 800aa96:	f000 baba 	b.w	800b00e <__retarget_lock_acquire_recursive>
 800aa9a:	bf00      	nop
 800aa9c:	2000482d 	.word	0x2000482d

0800aaa0 <__sfp_lock_release>:
 800aaa0:	4801      	ldr	r0, [pc, #4]	@ (800aaa8 <__sfp_lock_release+0x8>)
 800aaa2:	f000 bab5 	b.w	800b010 <__retarget_lock_release_recursive>
 800aaa6:	bf00      	nop
 800aaa8:	2000482d 	.word	0x2000482d

0800aaac <__sinit>:
 800aaac:	b510      	push	{r4, lr}
 800aaae:	4604      	mov	r4, r0
 800aab0:	f7ff fff0 	bl	800aa94 <__sfp_lock_acquire>
 800aab4:	6a23      	ldr	r3, [r4, #32]
 800aab6:	b11b      	cbz	r3, 800aac0 <__sinit+0x14>
 800aab8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aabc:	f7ff bff0 	b.w	800aaa0 <__sfp_lock_release>
 800aac0:	4b04      	ldr	r3, [pc, #16]	@ (800aad4 <__sinit+0x28>)
 800aac2:	6223      	str	r3, [r4, #32]
 800aac4:	4b04      	ldr	r3, [pc, #16]	@ (800aad8 <__sinit+0x2c>)
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	d1f5      	bne.n	800aab8 <__sinit+0xc>
 800aacc:	f7ff ffc4 	bl	800aa58 <global_stdio_init.part.0>
 800aad0:	e7f2      	b.n	800aab8 <__sinit+0xc>
 800aad2:	bf00      	nop
 800aad4:	0800aa19 	.word	0x0800aa19
 800aad8:	20004824 	.word	0x20004824

0800aadc <_fwalk_sglue>:
 800aadc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aae0:	4607      	mov	r7, r0
 800aae2:	4688      	mov	r8, r1
 800aae4:	4614      	mov	r4, r2
 800aae6:	2600      	movs	r6, #0
 800aae8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800aaec:	f1b9 0901 	subs.w	r9, r9, #1
 800aaf0:	d505      	bpl.n	800aafe <_fwalk_sglue+0x22>
 800aaf2:	6824      	ldr	r4, [r4, #0]
 800aaf4:	2c00      	cmp	r4, #0
 800aaf6:	d1f7      	bne.n	800aae8 <_fwalk_sglue+0xc>
 800aaf8:	4630      	mov	r0, r6
 800aafa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aafe:	89ab      	ldrh	r3, [r5, #12]
 800ab00:	2b01      	cmp	r3, #1
 800ab02:	d907      	bls.n	800ab14 <_fwalk_sglue+0x38>
 800ab04:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ab08:	3301      	adds	r3, #1
 800ab0a:	d003      	beq.n	800ab14 <_fwalk_sglue+0x38>
 800ab0c:	4629      	mov	r1, r5
 800ab0e:	4638      	mov	r0, r7
 800ab10:	47c0      	blx	r8
 800ab12:	4306      	orrs	r6, r0
 800ab14:	3568      	adds	r5, #104	@ 0x68
 800ab16:	e7e9      	b.n	800aaec <_fwalk_sglue+0x10>

0800ab18 <iprintf>:
 800ab18:	b40f      	push	{r0, r1, r2, r3}
 800ab1a:	b507      	push	{r0, r1, r2, lr}
 800ab1c:	4906      	ldr	r1, [pc, #24]	@ (800ab38 <iprintf+0x20>)
 800ab1e:	ab04      	add	r3, sp, #16
 800ab20:	6808      	ldr	r0, [r1, #0]
 800ab22:	f853 2b04 	ldr.w	r2, [r3], #4
 800ab26:	6881      	ldr	r1, [r0, #8]
 800ab28:	9301      	str	r3, [sp, #4]
 800ab2a:	f002 faaf 	bl	800d08c <_vfiprintf_r>
 800ab2e:	b003      	add	sp, #12
 800ab30:	f85d eb04 	ldr.w	lr, [sp], #4
 800ab34:	b004      	add	sp, #16
 800ab36:	4770      	bx	lr
 800ab38:	200004f0 	.word	0x200004f0

0800ab3c <_puts_r>:
 800ab3c:	6a03      	ldr	r3, [r0, #32]
 800ab3e:	b570      	push	{r4, r5, r6, lr}
 800ab40:	6884      	ldr	r4, [r0, #8]
 800ab42:	4605      	mov	r5, r0
 800ab44:	460e      	mov	r6, r1
 800ab46:	b90b      	cbnz	r3, 800ab4c <_puts_r+0x10>
 800ab48:	f7ff ffb0 	bl	800aaac <__sinit>
 800ab4c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ab4e:	07db      	lsls	r3, r3, #31
 800ab50:	d405      	bmi.n	800ab5e <_puts_r+0x22>
 800ab52:	89a3      	ldrh	r3, [r4, #12]
 800ab54:	0598      	lsls	r0, r3, #22
 800ab56:	d402      	bmi.n	800ab5e <_puts_r+0x22>
 800ab58:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ab5a:	f000 fa58 	bl	800b00e <__retarget_lock_acquire_recursive>
 800ab5e:	89a3      	ldrh	r3, [r4, #12]
 800ab60:	0719      	lsls	r1, r3, #28
 800ab62:	d502      	bpl.n	800ab6a <_puts_r+0x2e>
 800ab64:	6923      	ldr	r3, [r4, #16]
 800ab66:	2b00      	cmp	r3, #0
 800ab68:	d135      	bne.n	800abd6 <_puts_r+0x9a>
 800ab6a:	4621      	mov	r1, r4
 800ab6c:	4628      	mov	r0, r5
 800ab6e:	f000 f8fb 	bl	800ad68 <__swsetup_r>
 800ab72:	b380      	cbz	r0, 800abd6 <_puts_r+0x9a>
 800ab74:	f04f 35ff 	mov.w	r5, #4294967295
 800ab78:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ab7a:	07da      	lsls	r2, r3, #31
 800ab7c:	d405      	bmi.n	800ab8a <_puts_r+0x4e>
 800ab7e:	89a3      	ldrh	r3, [r4, #12]
 800ab80:	059b      	lsls	r3, r3, #22
 800ab82:	d402      	bmi.n	800ab8a <_puts_r+0x4e>
 800ab84:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ab86:	f000 fa43 	bl	800b010 <__retarget_lock_release_recursive>
 800ab8a:	4628      	mov	r0, r5
 800ab8c:	bd70      	pop	{r4, r5, r6, pc}
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	da04      	bge.n	800ab9c <_puts_r+0x60>
 800ab92:	69a2      	ldr	r2, [r4, #24]
 800ab94:	429a      	cmp	r2, r3
 800ab96:	dc17      	bgt.n	800abc8 <_puts_r+0x8c>
 800ab98:	290a      	cmp	r1, #10
 800ab9a:	d015      	beq.n	800abc8 <_puts_r+0x8c>
 800ab9c:	6823      	ldr	r3, [r4, #0]
 800ab9e:	1c5a      	adds	r2, r3, #1
 800aba0:	6022      	str	r2, [r4, #0]
 800aba2:	7019      	strb	r1, [r3, #0]
 800aba4:	68a3      	ldr	r3, [r4, #8]
 800aba6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800abaa:	3b01      	subs	r3, #1
 800abac:	60a3      	str	r3, [r4, #8]
 800abae:	2900      	cmp	r1, #0
 800abb0:	d1ed      	bne.n	800ab8e <_puts_r+0x52>
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	da11      	bge.n	800abda <_puts_r+0x9e>
 800abb6:	4622      	mov	r2, r4
 800abb8:	210a      	movs	r1, #10
 800abba:	4628      	mov	r0, r5
 800abbc:	f000 f895 	bl	800acea <__swbuf_r>
 800abc0:	3001      	adds	r0, #1
 800abc2:	d0d7      	beq.n	800ab74 <_puts_r+0x38>
 800abc4:	250a      	movs	r5, #10
 800abc6:	e7d7      	b.n	800ab78 <_puts_r+0x3c>
 800abc8:	4622      	mov	r2, r4
 800abca:	4628      	mov	r0, r5
 800abcc:	f000 f88d 	bl	800acea <__swbuf_r>
 800abd0:	3001      	adds	r0, #1
 800abd2:	d1e7      	bne.n	800aba4 <_puts_r+0x68>
 800abd4:	e7ce      	b.n	800ab74 <_puts_r+0x38>
 800abd6:	3e01      	subs	r6, #1
 800abd8:	e7e4      	b.n	800aba4 <_puts_r+0x68>
 800abda:	6823      	ldr	r3, [r4, #0]
 800abdc:	1c5a      	adds	r2, r3, #1
 800abde:	6022      	str	r2, [r4, #0]
 800abe0:	220a      	movs	r2, #10
 800abe2:	701a      	strb	r2, [r3, #0]
 800abe4:	e7ee      	b.n	800abc4 <_puts_r+0x88>
	...

0800abe8 <puts>:
 800abe8:	4b02      	ldr	r3, [pc, #8]	@ (800abf4 <puts+0xc>)
 800abea:	4601      	mov	r1, r0
 800abec:	6818      	ldr	r0, [r3, #0]
 800abee:	f7ff bfa5 	b.w	800ab3c <_puts_r>
 800abf2:	bf00      	nop
 800abf4:	200004f0 	.word	0x200004f0

0800abf8 <sniprintf>:
 800abf8:	b40c      	push	{r2, r3}
 800abfa:	b530      	push	{r4, r5, lr}
 800abfc:	4b18      	ldr	r3, [pc, #96]	@ (800ac60 <sniprintf+0x68>)
 800abfe:	1e0c      	subs	r4, r1, #0
 800ac00:	681d      	ldr	r5, [r3, #0]
 800ac02:	b09d      	sub	sp, #116	@ 0x74
 800ac04:	da08      	bge.n	800ac18 <sniprintf+0x20>
 800ac06:	238b      	movs	r3, #139	@ 0x8b
 800ac08:	602b      	str	r3, [r5, #0]
 800ac0a:	f04f 30ff 	mov.w	r0, #4294967295
 800ac0e:	b01d      	add	sp, #116	@ 0x74
 800ac10:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ac14:	b002      	add	sp, #8
 800ac16:	4770      	bx	lr
 800ac18:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800ac1c:	f8ad 3014 	strh.w	r3, [sp, #20]
 800ac20:	f04f 0300 	mov.w	r3, #0
 800ac24:	931b      	str	r3, [sp, #108]	@ 0x6c
 800ac26:	bf14      	ite	ne
 800ac28:	f104 33ff 	addne.w	r3, r4, #4294967295
 800ac2c:	4623      	moveq	r3, r4
 800ac2e:	9304      	str	r3, [sp, #16]
 800ac30:	9307      	str	r3, [sp, #28]
 800ac32:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ac36:	9002      	str	r0, [sp, #8]
 800ac38:	9006      	str	r0, [sp, #24]
 800ac3a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800ac3e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800ac40:	ab21      	add	r3, sp, #132	@ 0x84
 800ac42:	a902      	add	r1, sp, #8
 800ac44:	4628      	mov	r0, r5
 800ac46:	9301      	str	r3, [sp, #4]
 800ac48:	f002 f8fa 	bl	800ce40 <_svfiprintf_r>
 800ac4c:	1c43      	adds	r3, r0, #1
 800ac4e:	bfbc      	itt	lt
 800ac50:	238b      	movlt	r3, #139	@ 0x8b
 800ac52:	602b      	strlt	r3, [r5, #0]
 800ac54:	2c00      	cmp	r4, #0
 800ac56:	d0da      	beq.n	800ac0e <sniprintf+0x16>
 800ac58:	9b02      	ldr	r3, [sp, #8]
 800ac5a:	2200      	movs	r2, #0
 800ac5c:	701a      	strb	r2, [r3, #0]
 800ac5e:	e7d6      	b.n	800ac0e <sniprintf+0x16>
 800ac60:	200004f0 	.word	0x200004f0

0800ac64 <__sread>:
 800ac64:	b510      	push	{r4, lr}
 800ac66:	460c      	mov	r4, r1
 800ac68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac6c:	f000 f970 	bl	800af50 <_read_r>
 800ac70:	2800      	cmp	r0, #0
 800ac72:	bfab      	itete	ge
 800ac74:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ac76:	89a3      	ldrhlt	r3, [r4, #12]
 800ac78:	181b      	addge	r3, r3, r0
 800ac7a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ac7e:	bfac      	ite	ge
 800ac80:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ac82:	81a3      	strhlt	r3, [r4, #12]
 800ac84:	bd10      	pop	{r4, pc}

0800ac86 <__swrite>:
 800ac86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac8a:	461f      	mov	r7, r3
 800ac8c:	898b      	ldrh	r3, [r1, #12]
 800ac8e:	05db      	lsls	r3, r3, #23
 800ac90:	4605      	mov	r5, r0
 800ac92:	460c      	mov	r4, r1
 800ac94:	4616      	mov	r6, r2
 800ac96:	d505      	bpl.n	800aca4 <__swrite+0x1e>
 800ac98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac9c:	2302      	movs	r3, #2
 800ac9e:	2200      	movs	r2, #0
 800aca0:	f000 f944 	bl	800af2c <_lseek_r>
 800aca4:	89a3      	ldrh	r3, [r4, #12]
 800aca6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800acaa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800acae:	81a3      	strh	r3, [r4, #12]
 800acb0:	4632      	mov	r2, r6
 800acb2:	463b      	mov	r3, r7
 800acb4:	4628      	mov	r0, r5
 800acb6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800acba:	f000 b96b 	b.w	800af94 <_write_r>

0800acbe <__sseek>:
 800acbe:	b510      	push	{r4, lr}
 800acc0:	460c      	mov	r4, r1
 800acc2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800acc6:	f000 f931 	bl	800af2c <_lseek_r>
 800acca:	1c43      	adds	r3, r0, #1
 800accc:	89a3      	ldrh	r3, [r4, #12]
 800acce:	bf15      	itete	ne
 800acd0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800acd2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800acd6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800acda:	81a3      	strheq	r3, [r4, #12]
 800acdc:	bf18      	it	ne
 800acde:	81a3      	strhne	r3, [r4, #12]
 800ace0:	bd10      	pop	{r4, pc}

0800ace2 <__sclose>:
 800ace2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ace6:	f000 b8b3 	b.w	800ae50 <_close_r>

0800acea <__swbuf_r>:
 800acea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acec:	460e      	mov	r6, r1
 800acee:	4614      	mov	r4, r2
 800acf0:	4605      	mov	r5, r0
 800acf2:	b118      	cbz	r0, 800acfc <__swbuf_r+0x12>
 800acf4:	6a03      	ldr	r3, [r0, #32]
 800acf6:	b90b      	cbnz	r3, 800acfc <__swbuf_r+0x12>
 800acf8:	f7ff fed8 	bl	800aaac <__sinit>
 800acfc:	69a3      	ldr	r3, [r4, #24]
 800acfe:	60a3      	str	r3, [r4, #8]
 800ad00:	89a3      	ldrh	r3, [r4, #12]
 800ad02:	071a      	lsls	r2, r3, #28
 800ad04:	d501      	bpl.n	800ad0a <__swbuf_r+0x20>
 800ad06:	6923      	ldr	r3, [r4, #16]
 800ad08:	b943      	cbnz	r3, 800ad1c <__swbuf_r+0x32>
 800ad0a:	4621      	mov	r1, r4
 800ad0c:	4628      	mov	r0, r5
 800ad0e:	f000 f82b 	bl	800ad68 <__swsetup_r>
 800ad12:	b118      	cbz	r0, 800ad1c <__swbuf_r+0x32>
 800ad14:	f04f 37ff 	mov.w	r7, #4294967295
 800ad18:	4638      	mov	r0, r7
 800ad1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ad1c:	6823      	ldr	r3, [r4, #0]
 800ad1e:	6922      	ldr	r2, [r4, #16]
 800ad20:	1a98      	subs	r0, r3, r2
 800ad22:	6963      	ldr	r3, [r4, #20]
 800ad24:	b2f6      	uxtb	r6, r6
 800ad26:	4283      	cmp	r3, r0
 800ad28:	4637      	mov	r7, r6
 800ad2a:	dc05      	bgt.n	800ad38 <__swbuf_r+0x4e>
 800ad2c:	4621      	mov	r1, r4
 800ad2e:	4628      	mov	r0, r5
 800ad30:	f002 fb48 	bl	800d3c4 <_fflush_r>
 800ad34:	2800      	cmp	r0, #0
 800ad36:	d1ed      	bne.n	800ad14 <__swbuf_r+0x2a>
 800ad38:	68a3      	ldr	r3, [r4, #8]
 800ad3a:	3b01      	subs	r3, #1
 800ad3c:	60a3      	str	r3, [r4, #8]
 800ad3e:	6823      	ldr	r3, [r4, #0]
 800ad40:	1c5a      	adds	r2, r3, #1
 800ad42:	6022      	str	r2, [r4, #0]
 800ad44:	701e      	strb	r6, [r3, #0]
 800ad46:	6962      	ldr	r2, [r4, #20]
 800ad48:	1c43      	adds	r3, r0, #1
 800ad4a:	429a      	cmp	r2, r3
 800ad4c:	d004      	beq.n	800ad58 <__swbuf_r+0x6e>
 800ad4e:	89a3      	ldrh	r3, [r4, #12]
 800ad50:	07db      	lsls	r3, r3, #31
 800ad52:	d5e1      	bpl.n	800ad18 <__swbuf_r+0x2e>
 800ad54:	2e0a      	cmp	r6, #10
 800ad56:	d1df      	bne.n	800ad18 <__swbuf_r+0x2e>
 800ad58:	4621      	mov	r1, r4
 800ad5a:	4628      	mov	r0, r5
 800ad5c:	f002 fb32 	bl	800d3c4 <_fflush_r>
 800ad60:	2800      	cmp	r0, #0
 800ad62:	d0d9      	beq.n	800ad18 <__swbuf_r+0x2e>
 800ad64:	e7d6      	b.n	800ad14 <__swbuf_r+0x2a>
	...

0800ad68 <__swsetup_r>:
 800ad68:	b538      	push	{r3, r4, r5, lr}
 800ad6a:	4b29      	ldr	r3, [pc, #164]	@ (800ae10 <__swsetup_r+0xa8>)
 800ad6c:	4605      	mov	r5, r0
 800ad6e:	6818      	ldr	r0, [r3, #0]
 800ad70:	460c      	mov	r4, r1
 800ad72:	b118      	cbz	r0, 800ad7c <__swsetup_r+0x14>
 800ad74:	6a03      	ldr	r3, [r0, #32]
 800ad76:	b90b      	cbnz	r3, 800ad7c <__swsetup_r+0x14>
 800ad78:	f7ff fe98 	bl	800aaac <__sinit>
 800ad7c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ad80:	0719      	lsls	r1, r3, #28
 800ad82:	d422      	bmi.n	800adca <__swsetup_r+0x62>
 800ad84:	06da      	lsls	r2, r3, #27
 800ad86:	d407      	bmi.n	800ad98 <__swsetup_r+0x30>
 800ad88:	2209      	movs	r2, #9
 800ad8a:	602a      	str	r2, [r5, #0]
 800ad8c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ad90:	81a3      	strh	r3, [r4, #12]
 800ad92:	f04f 30ff 	mov.w	r0, #4294967295
 800ad96:	e033      	b.n	800ae00 <__swsetup_r+0x98>
 800ad98:	0758      	lsls	r0, r3, #29
 800ad9a:	d512      	bpl.n	800adc2 <__swsetup_r+0x5a>
 800ad9c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ad9e:	b141      	cbz	r1, 800adb2 <__swsetup_r+0x4a>
 800ada0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ada4:	4299      	cmp	r1, r3
 800ada6:	d002      	beq.n	800adae <__swsetup_r+0x46>
 800ada8:	4628      	mov	r0, r5
 800adaa:	f000 ffa1 	bl	800bcf0 <_free_r>
 800adae:	2300      	movs	r3, #0
 800adb0:	6363      	str	r3, [r4, #52]	@ 0x34
 800adb2:	89a3      	ldrh	r3, [r4, #12]
 800adb4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800adb8:	81a3      	strh	r3, [r4, #12]
 800adba:	2300      	movs	r3, #0
 800adbc:	6063      	str	r3, [r4, #4]
 800adbe:	6923      	ldr	r3, [r4, #16]
 800adc0:	6023      	str	r3, [r4, #0]
 800adc2:	89a3      	ldrh	r3, [r4, #12]
 800adc4:	f043 0308 	orr.w	r3, r3, #8
 800adc8:	81a3      	strh	r3, [r4, #12]
 800adca:	6923      	ldr	r3, [r4, #16]
 800adcc:	b94b      	cbnz	r3, 800ade2 <__swsetup_r+0x7a>
 800adce:	89a3      	ldrh	r3, [r4, #12]
 800add0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800add4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800add8:	d003      	beq.n	800ade2 <__swsetup_r+0x7a>
 800adda:	4621      	mov	r1, r4
 800addc:	4628      	mov	r0, r5
 800adde:	f002 fb3f 	bl	800d460 <__smakebuf_r>
 800ade2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ade6:	f013 0201 	ands.w	r2, r3, #1
 800adea:	d00a      	beq.n	800ae02 <__swsetup_r+0x9a>
 800adec:	2200      	movs	r2, #0
 800adee:	60a2      	str	r2, [r4, #8]
 800adf0:	6962      	ldr	r2, [r4, #20]
 800adf2:	4252      	negs	r2, r2
 800adf4:	61a2      	str	r2, [r4, #24]
 800adf6:	6922      	ldr	r2, [r4, #16]
 800adf8:	b942      	cbnz	r2, 800ae0c <__swsetup_r+0xa4>
 800adfa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800adfe:	d1c5      	bne.n	800ad8c <__swsetup_r+0x24>
 800ae00:	bd38      	pop	{r3, r4, r5, pc}
 800ae02:	0799      	lsls	r1, r3, #30
 800ae04:	bf58      	it	pl
 800ae06:	6962      	ldrpl	r2, [r4, #20]
 800ae08:	60a2      	str	r2, [r4, #8]
 800ae0a:	e7f4      	b.n	800adf6 <__swsetup_r+0x8e>
 800ae0c:	2000      	movs	r0, #0
 800ae0e:	e7f7      	b.n	800ae00 <__swsetup_r+0x98>
 800ae10:	200004f0 	.word	0x200004f0

0800ae14 <memset>:
 800ae14:	4402      	add	r2, r0
 800ae16:	4603      	mov	r3, r0
 800ae18:	4293      	cmp	r3, r2
 800ae1a:	d100      	bne.n	800ae1e <memset+0xa>
 800ae1c:	4770      	bx	lr
 800ae1e:	f803 1b01 	strb.w	r1, [r3], #1
 800ae22:	e7f9      	b.n	800ae18 <memset+0x4>

0800ae24 <strncmp>:
 800ae24:	b510      	push	{r4, lr}
 800ae26:	b16a      	cbz	r2, 800ae44 <strncmp+0x20>
 800ae28:	3901      	subs	r1, #1
 800ae2a:	1884      	adds	r4, r0, r2
 800ae2c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ae30:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800ae34:	429a      	cmp	r2, r3
 800ae36:	d103      	bne.n	800ae40 <strncmp+0x1c>
 800ae38:	42a0      	cmp	r0, r4
 800ae3a:	d001      	beq.n	800ae40 <strncmp+0x1c>
 800ae3c:	2a00      	cmp	r2, #0
 800ae3e:	d1f5      	bne.n	800ae2c <strncmp+0x8>
 800ae40:	1ad0      	subs	r0, r2, r3
 800ae42:	bd10      	pop	{r4, pc}
 800ae44:	4610      	mov	r0, r2
 800ae46:	e7fc      	b.n	800ae42 <strncmp+0x1e>

0800ae48 <_localeconv_r>:
 800ae48:	4800      	ldr	r0, [pc, #0]	@ (800ae4c <_localeconv_r+0x4>)
 800ae4a:	4770      	bx	lr
 800ae4c:	20000474 	.word	0x20000474

0800ae50 <_close_r>:
 800ae50:	b538      	push	{r3, r4, r5, lr}
 800ae52:	4d06      	ldr	r5, [pc, #24]	@ (800ae6c <_close_r+0x1c>)
 800ae54:	2300      	movs	r3, #0
 800ae56:	4604      	mov	r4, r0
 800ae58:	4608      	mov	r0, r1
 800ae5a:	602b      	str	r3, [r5, #0]
 800ae5c:	f7f6 ffde 	bl	8001e1c <_close>
 800ae60:	1c43      	adds	r3, r0, #1
 800ae62:	d102      	bne.n	800ae6a <_close_r+0x1a>
 800ae64:	682b      	ldr	r3, [r5, #0]
 800ae66:	b103      	cbz	r3, 800ae6a <_close_r+0x1a>
 800ae68:	6023      	str	r3, [r4, #0]
 800ae6a:	bd38      	pop	{r3, r4, r5, pc}
 800ae6c:	20004828 	.word	0x20004828

0800ae70 <_reclaim_reent>:
 800ae70:	4b2d      	ldr	r3, [pc, #180]	@ (800af28 <_reclaim_reent+0xb8>)
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	4283      	cmp	r3, r0
 800ae76:	b570      	push	{r4, r5, r6, lr}
 800ae78:	4604      	mov	r4, r0
 800ae7a:	d053      	beq.n	800af24 <_reclaim_reent+0xb4>
 800ae7c:	69c3      	ldr	r3, [r0, #28]
 800ae7e:	b31b      	cbz	r3, 800aec8 <_reclaim_reent+0x58>
 800ae80:	68db      	ldr	r3, [r3, #12]
 800ae82:	b163      	cbz	r3, 800ae9e <_reclaim_reent+0x2e>
 800ae84:	2500      	movs	r5, #0
 800ae86:	69e3      	ldr	r3, [r4, #28]
 800ae88:	68db      	ldr	r3, [r3, #12]
 800ae8a:	5959      	ldr	r1, [r3, r5]
 800ae8c:	b9b1      	cbnz	r1, 800aebc <_reclaim_reent+0x4c>
 800ae8e:	3504      	adds	r5, #4
 800ae90:	2d80      	cmp	r5, #128	@ 0x80
 800ae92:	d1f8      	bne.n	800ae86 <_reclaim_reent+0x16>
 800ae94:	69e3      	ldr	r3, [r4, #28]
 800ae96:	4620      	mov	r0, r4
 800ae98:	68d9      	ldr	r1, [r3, #12]
 800ae9a:	f000 ff29 	bl	800bcf0 <_free_r>
 800ae9e:	69e3      	ldr	r3, [r4, #28]
 800aea0:	6819      	ldr	r1, [r3, #0]
 800aea2:	b111      	cbz	r1, 800aeaa <_reclaim_reent+0x3a>
 800aea4:	4620      	mov	r0, r4
 800aea6:	f000 ff23 	bl	800bcf0 <_free_r>
 800aeaa:	69e3      	ldr	r3, [r4, #28]
 800aeac:	689d      	ldr	r5, [r3, #8]
 800aeae:	b15d      	cbz	r5, 800aec8 <_reclaim_reent+0x58>
 800aeb0:	4629      	mov	r1, r5
 800aeb2:	4620      	mov	r0, r4
 800aeb4:	682d      	ldr	r5, [r5, #0]
 800aeb6:	f000 ff1b 	bl	800bcf0 <_free_r>
 800aeba:	e7f8      	b.n	800aeae <_reclaim_reent+0x3e>
 800aebc:	680e      	ldr	r6, [r1, #0]
 800aebe:	4620      	mov	r0, r4
 800aec0:	f000 ff16 	bl	800bcf0 <_free_r>
 800aec4:	4631      	mov	r1, r6
 800aec6:	e7e1      	b.n	800ae8c <_reclaim_reent+0x1c>
 800aec8:	6961      	ldr	r1, [r4, #20]
 800aeca:	b111      	cbz	r1, 800aed2 <_reclaim_reent+0x62>
 800aecc:	4620      	mov	r0, r4
 800aece:	f000 ff0f 	bl	800bcf0 <_free_r>
 800aed2:	69e1      	ldr	r1, [r4, #28]
 800aed4:	b111      	cbz	r1, 800aedc <_reclaim_reent+0x6c>
 800aed6:	4620      	mov	r0, r4
 800aed8:	f000 ff0a 	bl	800bcf0 <_free_r>
 800aedc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800aede:	b111      	cbz	r1, 800aee6 <_reclaim_reent+0x76>
 800aee0:	4620      	mov	r0, r4
 800aee2:	f000 ff05 	bl	800bcf0 <_free_r>
 800aee6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800aee8:	b111      	cbz	r1, 800aef0 <_reclaim_reent+0x80>
 800aeea:	4620      	mov	r0, r4
 800aeec:	f000 ff00 	bl	800bcf0 <_free_r>
 800aef0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800aef2:	b111      	cbz	r1, 800aefa <_reclaim_reent+0x8a>
 800aef4:	4620      	mov	r0, r4
 800aef6:	f000 fefb 	bl	800bcf0 <_free_r>
 800aefa:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800aefc:	b111      	cbz	r1, 800af04 <_reclaim_reent+0x94>
 800aefe:	4620      	mov	r0, r4
 800af00:	f000 fef6 	bl	800bcf0 <_free_r>
 800af04:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800af06:	b111      	cbz	r1, 800af0e <_reclaim_reent+0x9e>
 800af08:	4620      	mov	r0, r4
 800af0a:	f000 fef1 	bl	800bcf0 <_free_r>
 800af0e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800af10:	b111      	cbz	r1, 800af18 <_reclaim_reent+0xa8>
 800af12:	4620      	mov	r0, r4
 800af14:	f000 feec 	bl	800bcf0 <_free_r>
 800af18:	6a23      	ldr	r3, [r4, #32]
 800af1a:	b11b      	cbz	r3, 800af24 <_reclaim_reent+0xb4>
 800af1c:	4620      	mov	r0, r4
 800af1e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800af22:	4718      	bx	r3
 800af24:	bd70      	pop	{r4, r5, r6, pc}
 800af26:	bf00      	nop
 800af28:	200004f0 	.word	0x200004f0

0800af2c <_lseek_r>:
 800af2c:	b538      	push	{r3, r4, r5, lr}
 800af2e:	4d07      	ldr	r5, [pc, #28]	@ (800af4c <_lseek_r+0x20>)
 800af30:	4604      	mov	r4, r0
 800af32:	4608      	mov	r0, r1
 800af34:	4611      	mov	r1, r2
 800af36:	2200      	movs	r2, #0
 800af38:	602a      	str	r2, [r5, #0]
 800af3a:	461a      	mov	r2, r3
 800af3c:	f7f6 ff95 	bl	8001e6a <_lseek>
 800af40:	1c43      	adds	r3, r0, #1
 800af42:	d102      	bne.n	800af4a <_lseek_r+0x1e>
 800af44:	682b      	ldr	r3, [r5, #0]
 800af46:	b103      	cbz	r3, 800af4a <_lseek_r+0x1e>
 800af48:	6023      	str	r3, [r4, #0]
 800af4a:	bd38      	pop	{r3, r4, r5, pc}
 800af4c:	20004828 	.word	0x20004828

0800af50 <_read_r>:
 800af50:	b538      	push	{r3, r4, r5, lr}
 800af52:	4d07      	ldr	r5, [pc, #28]	@ (800af70 <_read_r+0x20>)
 800af54:	4604      	mov	r4, r0
 800af56:	4608      	mov	r0, r1
 800af58:	4611      	mov	r1, r2
 800af5a:	2200      	movs	r2, #0
 800af5c:	602a      	str	r2, [r5, #0]
 800af5e:	461a      	mov	r2, r3
 800af60:	f7f6 ff23 	bl	8001daa <_read>
 800af64:	1c43      	adds	r3, r0, #1
 800af66:	d102      	bne.n	800af6e <_read_r+0x1e>
 800af68:	682b      	ldr	r3, [r5, #0]
 800af6a:	b103      	cbz	r3, 800af6e <_read_r+0x1e>
 800af6c:	6023      	str	r3, [r4, #0]
 800af6e:	bd38      	pop	{r3, r4, r5, pc}
 800af70:	20004828 	.word	0x20004828

0800af74 <_sbrk_r>:
 800af74:	b538      	push	{r3, r4, r5, lr}
 800af76:	4d06      	ldr	r5, [pc, #24]	@ (800af90 <_sbrk_r+0x1c>)
 800af78:	2300      	movs	r3, #0
 800af7a:	4604      	mov	r4, r0
 800af7c:	4608      	mov	r0, r1
 800af7e:	602b      	str	r3, [r5, #0]
 800af80:	f7f6 ff80 	bl	8001e84 <_sbrk>
 800af84:	1c43      	adds	r3, r0, #1
 800af86:	d102      	bne.n	800af8e <_sbrk_r+0x1a>
 800af88:	682b      	ldr	r3, [r5, #0]
 800af8a:	b103      	cbz	r3, 800af8e <_sbrk_r+0x1a>
 800af8c:	6023      	str	r3, [r4, #0]
 800af8e:	bd38      	pop	{r3, r4, r5, pc}
 800af90:	20004828 	.word	0x20004828

0800af94 <_write_r>:
 800af94:	b538      	push	{r3, r4, r5, lr}
 800af96:	4d07      	ldr	r5, [pc, #28]	@ (800afb4 <_write_r+0x20>)
 800af98:	4604      	mov	r4, r0
 800af9a:	4608      	mov	r0, r1
 800af9c:	4611      	mov	r1, r2
 800af9e:	2200      	movs	r2, #0
 800afa0:	602a      	str	r2, [r5, #0]
 800afa2:	461a      	mov	r2, r3
 800afa4:	f7f6 ff1e 	bl	8001de4 <_write>
 800afa8:	1c43      	adds	r3, r0, #1
 800afaa:	d102      	bne.n	800afb2 <_write_r+0x1e>
 800afac:	682b      	ldr	r3, [r5, #0]
 800afae:	b103      	cbz	r3, 800afb2 <_write_r+0x1e>
 800afb0:	6023      	str	r3, [r4, #0]
 800afb2:	bd38      	pop	{r3, r4, r5, pc}
 800afb4:	20004828 	.word	0x20004828

0800afb8 <__errno>:
 800afb8:	4b01      	ldr	r3, [pc, #4]	@ (800afc0 <__errno+0x8>)
 800afba:	6818      	ldr	r0, [r3, #0]
 800afbc:	4770      	bx	lr
 800afbe:	bf00      	nop
 800afc0:	200004f0 	.word	0x200004f0

0800afc4 <__libc_init_array>:
 800afc4:	b570      	push	{r4, r5, r6, lr}
 800afc6:	4d0d      	ldr	r5, [pc, #52]	@ (800affc <__libc_init_array+0x38>)
 800afc8:	4c0d      	ldr	r4, [pc, #52]	@ (800b000 <__libc_init_array+0x3c>)
 800afca:	1b64      	subs	r4, r4, r5
 800afcc:	10a4      	asrs	r4, r4, #2
 800afce:	2600      	movs	r6, #0
 800afd0:	42a6      	cmp	r6, r4
 800afd2:	d109      	bne.n	800afe8 <__libc_init_array+0x24>
 800afd4:	4d0b      	ldr	r5, [pc, #44]	@ (800b004 <__libc_init_array+0x40>)
 800afd6:	4c0c      	ldr	r4, [pc, #48]	@ (800b008 <__libc_init_array+0x44>)
 800afd8:	f002 fb80 	bl	800d6dc <_init>
 800afdc:	1b64      	subs	r4, r4, r5
 800afde:	10a4      	asrs	r4, r4, #2
 800afe0:	2600      	movs	r6, #0
 800afe2:	42a6      	cmp	r6, r4
 800afe4:	d105      	bne.n	800aff2 <__libc_init_array+0x2e>
 800afe6:	bd70      	pop	{r4, r5, r6, pc}
 800afe8:	f855 3b04 	ldr.w	r3, [r5], #4
 800afec:	4798      	blx	r3
 800afee:	3601      	adds	r6, #1
 800aff0:	e7ee      	b.n	800afd0 <__libc_init_array+0xc>
 800aff2:	f855 3b04 	ldr.w	r3, [r5], #4
 800aff6:	4798      	blx	r3
 800aff8:	3601      	adds	r6, #1
 800affa:	e7f2      	b.n	800afe2 <__libc_init_array+0x1e>
 800affc:	0800dec8 	.word	0x0800dec8
 800b000:	0800dec8 	.word	0x0800dec8
 800b004:	0800dec8 	.word	0x0800dec8
 800b008:	0800decc 	.word	0x0800decc

0800b00c <__retarget_lock_init_recursive>:
 800b00c:	4770      	bx	lr

0800b00e <__retarget_lock_acquire_recursive>:
 800b00e:	4770      	bx	lr

0800b010 <__retarget_lock_release_recursive>:
 800b010:	4770      	bx	lr

0800b012 <memcpy>:
 800b012:	440a      	add	r2, r1
 800b014:	4291      	cmp	r1, r2
 800b016:	f100 33ff 	add.w	r3, r0, #4294967295
 800b01a:	d100      	bne.n	800b01e <memcpy+0xc>
 800b01c:	4770      	bx	lr
 800b01e:	b510      	push	{r4, lr}
 800b020:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b024:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b028:	4291      	cmp	r1, r2
 800b02a:	d1f9      	bne.n	800b020 <memcpy+0xe>
 800b02c:	bd10      	pop	{r4, pc}
	...

0800b030 <nan>:
 800b030:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800b038 <nan+0x8>
 800b034:	4770      	bx	lr
 800b036:	bf00      	nop
 800b038:	00000000 	.word	0x00000000
 800b03c:	7ff80000 	.word	0x7ff80000

0800b040 <quorem>:
 800b040:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b044:	6903      	ldr	r3, [r0, #16]
 800b046:	690c      	ldr	r4, [r1, #16]
 800b048:	42a3      	cmp	r3, r4
 800b04a:	4607      	mov	r7, r0
 800b04c:	db7e      	blt.n	800b14c <quorem+0x10c>
 800b04e:	3c01      	subs	r4, #1
 800b050:	f101 0814 	add.w	r8, r1, #20
 800b054:	00a3      	lsls	r3, r4, #2
 800b056:	f100 0514 	add.w	r5, r0, #20
 800b05a:	9300      	str	r3, [sp, #0]
 800b05c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b060:	9301      	str	r3, [sp, #4]
 800b062:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b066:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b06a:	3301      	adds	r3, #1
 800b06c:	429a      	cmp	r2, r3
 800b06e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b072:	fbb2 f6f3 	udiv	r6, r2, r3
 800b076:	d32e      	bcc.n	800b0d6 <quorem+0x96>
 800b078:	f04f 0a00 	mov.w	sl, #0
 800b07c:	46c4      	mov	ip, r8
 800b07e:	46ae      	mov	lr, r5
 800b080:	46d3      	mov	fp, sl
 800b082:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b086:	b298      	uxth	r0, r3
 800b088:	fb06 a000 	mla	r0, r6, r0, sl
 800b08c:	0c02      	lsrs	r2, r0, #16
 800b08e:	0c1b      	lsrs	r3, r3, #16
 800b090:	fb06 2303 	mla	r3, r6, r3, r2
 800b094:	f8de 2000 	ldr.w	r2, [lr]
 800b098:	b280      	uxth	r0, r0
 800b09a:	b292      	uxth	r2, r2
 800b09c:	1a12      	subs	r2, r2, r0
 800b09e:	445a      	add	r2, fp
 800b0a0:	f8de 0000 	ldr.w	r0, [lr]
 800b0a4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b0a8:	b29b      	uxth	r3, r3
 800b0aa:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b0ae:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b0b2:	b292      	uxth	r2, r2
 800b0b4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b0b8:	45e1      	cmp	r9, ip
 800b0ba:	f84e 2b04 	str.w	r2, [lr], #4
 800b0be:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b0c2:	d2de      	bcs.n	800b082 <quorem+0x42>
 800b0c4:	9b00      	ldr	r3, [sp, #0]
 800b0c6:	58eb      	ldr	r3, [r5, r3]
 800b0c8:	b92b      	cbnz	r3, 800b0d6 <quorem+0x96>
 800b0ca:	9b01      	ldr	r3, [sp, #4]
 800b0cc:	3b04      	subs	r3, #4
 800b0ce:	429d      	cmp	r5, r3
 800b0d0:	461a      	mov	r2, r3
 800b0d2:	d32f      	bcc.n	800b134 <quorem+0xf4>
 800b0d4:	613c      	str	r4, [r7, #16]
 800b0d6:	4638      	mov	r0, r7
 800b0d8:	f001 fc5c 	bl	800c994 <__mcmp>
 800b0dc:	2800      	cmp	r0, #0
 800b0de:	db25      	blt.n	800b12c <quorem+0xec>
 800b0e0:	4629      	mov	r1, r5
 800b0e2:	2000      	movs	r0, #0
 800b0e4:	f858 2b04 	ldr.w	r2, [r8], #4
 800b0e8:	f8d1 c000 	ldr.w	ip, [r1]
 800b0ec:	fa1f fe82 	uxth.w	lr, r2
 800b0f0:	fa1f f38c 	uxth.w	r3, ip
 800b0f4:	eba3 030e 	sub.w	r3, r3, lr
 800b0f8:	4403      	add	r3, r0
 800b0fa:	0c12      	lsrs	r2, r2, #16
 800b0fc:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b100:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b104:	b29b      	uxth	r3, r3
 800b106:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b10a:	45c1      	cmp	r9, r8
 800b10c:	f841 3b04 	str.w	r3, [r1], #4
 800b110:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b114:	d2e6      	bcs.n	800b0e4 <quorem+0xa4>
 800b116:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b11a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b11e:	b922      	cbnz	r2, 800b12a <quorem+0xea>
 800b120:	3b04      	subs	r3, #4
 800b122:	429d      	cmp	r5, r3
 800b124:	461a      	mov	r2, r3
 800b126:	d30b      	bcc.n	800b140 <quorem+0x100>
 800b128:	613c      	str	r4, [r7, #16]
 800b12a:	3601      	adds	r6, #1
 800b12c:	4630      	mov	r0, r6
 800b12e:	b003      	add	sp, #12
 800b130:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b134:	6812      	ldr	r2, [r2, #0]
 800b136:	3b04      	subs	r3, #4
 800b138:	2a00      	cmp	r2, #0
 800b13a:	d1cb      	bne.n	800b0d4 <quorem+0x94>
 800b13c:	3c01      	subs	r4, #1
 800b13e:	e7c6      	b.n	800b0ce <quorem+0x8e>
 800b140:	6812      	ldr	r2, [r2, #0]
 800b142:	3b04      	subs	r3, #4
 800b144:	2a00      	cmp	r2, #0
 800b146:	d1ef      	bne.n	800b128 <quorem+0xe8>
 800b148:	3c01      	subs	r4, #1
 800b14a:	e7ea      	b.n	800b122 <quorem+0xe2>
 800b14c:	2000      	movs	r0, #0
 800b14e:	e7ee      	b.n	800b12e <quorem+0xee>

0800b150 <_dtoa_r>:
 800b150:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b154:	69c7      	ldr	r7, [r0, #28]
 800b156:	b097      	sub	sp, #92	@ 0x5c
 800b158:	ed8d 0b04 	vstr	d0, [sp, #16]
 800b15c:	ec55 4b10 	vmov	r4, r5, d0
 800b160:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800b162:	9107      	str	r1, [sp, #28]
 800b164:	4681      	mov	r9, r0
 800b166:	920c      	str	r2, [sp, #48]	@ 0x30
 800b168:	9311      	str	r3, [sp, #68]	@ 0x44
 800b16a:	b97f      	cbnz	r7, 800b18c <_dtoa_r+0x3c>
 800b16c:	2010      	movs	r0, #16
 800b16e:	f7fe f86b 	bl	8009248 <malloc>
 800b172:	4602      	mov	r2, r0
 800b174:	f8c9 001c 	str.w	r0, [r9, #28]
 800b178:	b920      	cbnz	r0, 800b184 <_dtoa_r+0x34>
 800b17a:	4ba9      	ldr	r3, [pc, #676]	@ (800b420 <_dtoa_r+0x2d0>)
 800b17c:	21ef      	movs	r1, #239	@ 0xef
 800b17e:	48a9      	ldr	r0, [pc, #676]	@ (800b424 <_dtoa_r+0x2d4>)
 800b180:	f002 f9e6 	bl	800d550 <__assert_func>
 800b184:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b188:	6007      	str	r7, [r0, #0]
 800b18a:	60c7      	str	r7, [r0, #12]
 800b18c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b190:	6819      	ldr	r1, [r3, #0]
 800b192:	b159      	cbz	r1, 800b1ac <_dtoa_r+0x5c>
 800b194:	685a      	ldr	r2, [r3, #4]
 800b196:	604a      	str	r2, [r1, #4]
 800b198:	2301      	movs	r3, #1
 800b19a:	4093      	lsls	r3, r2
 800b19c:	608b      	str	r3, [r1, #8]
 800b19e:	4648      	mov	r0, r9
 800b1a0:	f001 f97c 	bl	800c49c <_Bfree>
 800b1a4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b1a8:	2200      	movs	r2, #0
 800b1aa:	601a      	str	r2, [r3, #0]
 800b1ac:	1e2b      	subs	r3, r5, #0
 800b1ae:	bfb9      	ittee	lt
 800b1b0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b1b4:	9305      	strlt	r3, [sp, #20]
 800b1b6:	2300      	movge	r3, #0
 800b1b8:	6033      	strge	r3, [r6, #0]
 800b1ba:	9f05      	ldr	r7, [sp, #20]
 800b1bc:	4b9a      	ldr	r3, [pc, #616]	@ (800b428 <_dtoa_r+0x2d8>)
 800b1be:	bfbc      	itt	lt
 800b1c0:	2201      	movlt	r2, #1
 800b1c2:	6032      	strlt	r2, [r6, #0]
 800b1c4:	43bb      	bics	r3, r7
 800b1c6:	d112      	bne.n	800b1ee <_dtoa_r+0x9e>
 800b1c8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b1ca:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b1ce:	6013      	str	r3, [r2, #0]
 800b1d0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b1d4:	4323      	orrs	r3, r4
 800b1d6:	f000 855a 	beq.w	800bc8e <_dtoa_r+0xb3e>
 800b1da:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b1dc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800b43c <_dtoa_r+0x2ec>
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	f000 855c 	beq.w	800bc9e <_dtoa_r+0xb4e>
 800b1e6:	f10a 0303 	add.w	r3, sl, #3
 800b1ea:	f000 bd56 	b.w	800bc9a <_dtoa_r+0xb4a>
 800b1ee:	ed9d 7b04 	vldr	d7, [sp, #16]
 800b1f2:	2200      	movs	r2, #0
 800b1f4:	ec51 0b17 	vmov	r0, r1, d7
 800b1f8:	2300      	movs	r3, #0
 800b1fa:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800b1fe:	f7f5 fc83 	bl	8000b08 <__aeabi_dcmpeq>
 800b202:	4680      	mov	r8, r0
 800b204:	b158      	cbz	r0, 800b21e <_dtoa_r+0xce>
 800b206:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b208:	2301      	movs	r3, #1
 800b20a:	6013      	str	r3, [r2, #0]
 800b20c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b20e:	b113      	cbz	r3, 800b216 <_dtoa_r+0xc6>
 800b210:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b212:	4b86      	ldr	r3, [pc, #536]	@ (800b42c <_dtoa_r+0x2dc>)
 800b214:	6013      	str	r3, [r2, #0]
 800b216:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800b440 <_dtoa_r+0x2f0>
 800b21a:	f000 bd40 	b.w	800bc9e <_dtoa_r+0xb4e>
 800b21e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800b222:	aa14      	add	r2, sp, #80	@ 0x50
 800b224:	a915      	add	r1, sp, #84	@ 0x54
 800b226:	4648      	mov	r0, r9
 800b228:	f001 fcd4 	bl	800cbd4 <__d2b>
 800b22c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b230:	9002      	str	r0, [sp, #8]
 800b232:	2e00      	cmp	r6, #0
 800b234:	d078      	beq.n	800b328 <_dtoa_r+0x1d8>
 800b236:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b238:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800b23c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b240:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b244:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b248:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b24c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b250:	4619      	mov	r1, r3
 800b252:	2200      	movs	r2, #0
 800b254:	4b76      	ldr	r3, [pc, #472]	@ (800b430 <_dtoa_r+0x2e0>)
 800b256:	f7f5 f837 	bl	80002c8 <__aeabi_dsub>
 800b25a:	a36b      	add	r3, pc, #428	@ (adr r3, 800b408 <_dtoa_r+0x2b8>)
 800b25c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b260:	f7f5 f9ea 	bl	8000638 <__aeabi_dmul>
 800b264:	a36a      	add	r3, pc, #424	@ (adr r3, 800b410 <_dtoa_r+0x2c0>)
 800b266:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b26a:	f7f5 f82f 	bl	80002cc <__adddf3>
 800b26e:	4604      	mov	r4, r0
 800b270:	4630      	mov	r0, r6
 800b272:	460d      	mov	r5, r1
 800b274:	f7f5 f976 	bl	8000564 <__aeabi_i2d>
 800b278:	a367      	add	r3, pc, #412	@ (adr r3, 800b418 <_dtoa_r+0x2c8>)
 800b27a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b27e:	f7f5 f9db 	bl	8000638 <__aeabi_dmul>
 800b282:	4602      	mov	r2, r0
 800b284:	460b      	mov	r3, r1
 800b286:	4620      	mov	r0, r4
 800b288:	4629      	mov	r1, r5
 800b28a:	f7f5 f81f 	bl	80002cc <__adddf3>
 800b28e:	4604      	mov	r4, r0
 800b290:	460d      	mov	r5, r1
 800b292:	f7f5 fc81 	bl	8000b98 <__aeabi_d2iz>
 800b296:	2200      	movs	r2, #0
 800b298:	4607      	mov	r7, r0
 800b29a:	2300      	movs	r3, #0
 800b29c:	4620      	mov	r0, r4
 800b29e:	4629      	mov	r1, r5
 800b2a0:	f7f5 fc3c 	bl	8000b1c <__aeabi_dcmplt>
 800b2a4:	b140      	cbz	r0, 800b2b8 <_dtoa_r+0x168>
 800b2a6:	4638      	mov	r0, r7
 800b2a8:	f7f5 f95c 	bl	8000564 <__aeabi_i2d>
 800b2ac:	4622      	mov	r2, r4
 800b2ae:	462b      	mov	r3, r5
 800b2b0:	f7f5 fc2a 	bl	8000b08 <__aeabi_dcmpeq>
 800b2b4:	b900      	cbnz	r0, 800b2b8 <_dtoa_r+0x168>
 800b2b6:	3f01      	subs	r7, #1
 800b2b8:	2f16      	cmp	r7, #22
 800b2ba:	d852      	bhi.n	800b362 <_dtoa_r+0x212>
 800b2bc:	4b5d      	ldr	r3, [pc, #372]	@ (800b434 <_dtoa_r+0x2e4>)
 800b2be:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b2c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2c6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b2ca:	f7f5 fc27 	bl	8000b1c <__aeabi_dcmplt>
 800b2ce:	2800      	cmp	r0, #0
 800b2d0:	d049      	beq.n	800b366 <_dtoa_r+0x216>
 800b2d2:	3f01      	subs	r7, #1
 800b2d4:	2300      	movs	r3, #0
 800b2d6:	9310      	str	r3, [sp, #64]	@ 0x40
 800b2d8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b2da:	1b9b      	subs	r3, r3, r6
 800b2dc:	1e5a      	subs	r2, r3, #1
 800b2de:	bf45      	ittet	mi
 800b2e0:	f1c3 0301 	rsbmi	r3, r3, #1
 800b2e4:	9300      	strmi	r3, [sp, #0]
 800b2e6:	2300      	movpl	r3, #0
 800b2e8:	2300      	movmi	r3, #0
 800b2ea:	9206      	str	r2, [sp, #24]
 800b2ec:	bf54      	ite	pl
 800b2ee:	9300      	strpl	r3, [sp, #0]
 800b2f0:	9306      	strmi	r3, [sp, #24]
 800b2f2:	2f00      	cmp	r7, #0
 800b2f4:	db39      	blt.n	800b36a <_dtoa_r+0x21a>
 800b2f6:	9b06      	ldr	r3, [sp, #24]
 800b2f8:	970d      	str	r7, [sp, #52]	@ 0x34
 800b2fa:	443b      	add	r3, r7
 800b2fc:	9306      	str	r3, [sp, #24]
 800b2fe:	2300      	movs	r3, #0
 800b300:	9308      	str	r3, [sp, #32]
 800b302:	9b07      	ldr	r3, [sp, #28]
 800b304:	2b09      	cmp	r3, #9
 800b306:	d863      	bhi.n	800b3d0 <_dtoa_r+0x280>
 800b308:	2b05      	cmp	r3, #5
 800b30a:	bfc4      	itt	gt
 800b30c:	3b04      	subgt	r3, #4
 800b30e:	9307      	strgt	r3, [sp, #28]
 800b310:	9b07      	ldr	r3, [sp, #28]
 800b312:	f1a3 0302 	sub.w	r3, r3, #2
 800b316:	bfcc      	ite	gt
 800b318:	2400      	movgt	r4, #0
 800b31a:	2401      	movle	r4, #1
 800b31c:	2b03      	cmp	r3, #3
 800b31e:	d863      	bhi.n	800b3e8 <_dtoa_r+0x298>
 800b320:	e8df f003 	tbb	[pc, r3]
 800b324:	2b375452 	.word	0x2b375452
 800b328:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800b32c:	441e      	add	r6, r3
 800b32e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b332:	2b20      	cmp	r3, #32
 800b334:	bfc1      	itttt	gt
 800b336:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b33a:	409f      	lslgt	r7, r3
 800b33c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b340:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b344:	bfd6      	itet	le
 800b346:	f1c3 0320 	rsble	r3, r3, #32
 800b34a:	ea47 0003 	orrgt.w	r0, r7, r3
 800b34e:	fa04 f003 	lslle.w	r0, r4, r3
 800b352:	f7f5 f8f7 	bl	8000544 <__aeabi_ui2d>
 800b356:	2201      	movs	r2, #1
 800b358:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b35c:	3e01      	subs	r6, #1
 800b35e:	9212      	str	r2, [sp, #72]	@ 0x48
 800b360:	e776      	b.n	800b250 <_dtoa_r+0x100>
 800b362:	2301      	movs	r3, #1
 800b364:	e7b7      	b.n	800b2d6 <_dtoa_r+0x186>
 800b366:	9010      	str	r0, [sp, #64]	@ 0x40
 800b368:	e7b6      	b.n	800b2d8 <_dtoa_r+0x188>
 800b36a:	9b00      	ldr	r3, [sp, #0]
 800b36c:	1bdb      	subs	r3, r3, r7
 800b36e:	9300      	str	r3, [sp, #0]
 800b370:	427b      	negs	r3, r7
 800b372:	9308      	str	r3, [sp, #32]
 800b374:	2300      	movs	r3, #0
 800b376:	930d      	str	r3, [sp, #52]	@ 0x34
 800b378:	e7c3      	b.n	800b302 <_dtoa_r+0x1b2>
 800b37a:	2301      	movs	r3, #1
 800b37c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b37e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b380:	eb07 0b03 	add.w	fp, r7, r3
 800b384:	f10b 0301 	add.w	r3, fp, #1
 800b388:	2b01      	cmp	r3, #1
 800b38a:	9303      	str	r3, [sp, #12]
 800b38c:	bfb8      	it	lt
 800b38e:	2301      	movlt	r3, #1
 800b390:	e006      	b.n	800b3a0 <_dtoa_r+0x250>
 800b392:	2301      	movs	r3, #1
 800b394:	9309      	str	r3, [sp, #36]	@ 0x24
 800b396:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b398:	2b00      	cmp	r3, #0
 800b39a:	dd28      	ble.n	800b3ee <_dtoa_r+0x29e>
 800b39c:	469b      	mov	fp, r3
 800b39e:	9303      	str	r3, [sp, #12]
 800b3a0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800b3a4:	2100      	movs	r1, #0
 800b3a6:	2204      	movs	r2, #4
 800b3a8:	f102 0514 	add.w	r5, r2, #20
 800b3ac:	429d      	cmp	r5, r3
 800b3ae:	d926      	bls.n	800b3fe <_dtoa_r+0x2ae>
 800b3b0:	6041      	str	r1, [r0, #4]
 800b3b2:	4648      	mov	r0, r9
 800b3b4:	f001 f832 	bl	800c41c <_Balloc>
 800b3b8:	4682      	mov	sl, r0
 800b3ba:	2800      	cmp	r0, #0
 800b3bc:	d142      	bne.n	800b444 <_dtoa_r+0x2f4>
 800b3be:	4b1e      	ldr	r3, [pc, #120]	@ (800b438 <_dtoa_r+0x2e8>)
 800b3c0:	4602      	mov	r2, r0
 800b3c2:	f240 11af 	movw	r1, #431	@ 0x1af
 800b3c6:	e6da      	b.n	800b17e <_dtoa_r+0x2e>
 800b3c8:	2300      	movs	r3, #0
 800b3ca:	e7e3      	b.n	800b394 <_dtoa_r+0x244>
 800b3cc:	2300      	movs	r3, #0
 800b3ce:	e7d5      	b.n	800b37c <_dtoa_r+0x22c>
 800b3d0:	2401      	movs	r4, #1
 800b3d2:	2300      	movs	r3, #0
 800b3d4:	9307      	str	r3, [sp, #28]
 800b3d6:	9409      	str	r4, [sp, #36]	@ 0x24
 800b3d8:	f04f 3bff 	mov.w	fp, #4294967295
 800b3dc:	2200      	movs	r2, #0
 800b3de:	f8cd b00c 	str.w	fp, [sp, #12]
 800b3e2:	2312      	movs	r3, #18
 800b3e4:	920c      	str	r2, [sp, #48]	@ 0x30
 800b3e6:	e7db      	b.n	800b3a0 <_dtoa_r+0x250>
 800b3e8:	2301      	movs	r3, #1
 800b3ea:	9309      	str	r3, [sp, #36]	@ 0x24
 800b3ec:	e7f4      	b.n	800b3d8 <_dtoa_r+0x288>
 800b3ee:	f04f 0b01 	mov.w	fp, #1
 800b3f2:	f8cd b00c 	str.w	fp, [sp, #12]
 800b3f6:	465b      	mov	r3, fp
 800b3f8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800b3fc:	e7d0      	b.n	800b3a0 <_dtoa_r+0x250>
 800b3fe:	3101      	adds	r1, #1
 800b400:	0052      	lsls	r2, r2, #1
 800b402:	e7d1      	b.n	800b3a8 <_dtoa_r+0x258>
 800b404:	f3af 8000 	nop.w
 800b408:	636f4361 	.word	0x636f4361
 800b40c:	3fd287a7 	.word	0x3fd287a7
 800b410:	8b60c8b3 	.word	0x8b60c8b3
 800b414:	3fc68a28 	.word	0x3fc68a28
 800b418:	509f79fb 	.word	0x509f79fb
 800b41c:	3fd34413 	.word	0x3fd34413
 800b420:	0800dae7 	.word	0x0800dae7
 800b424:	0800dafe 	.word	0x0800dafe
 800b428:	7ff00000 	.word	0x7ff00000
 800b42c:	0800daaf 	.word	0x0800daaf
 800b430:	3ff80000 	.word	0x3ff80000
 800b434:	0800ddf8 	.word	0x0800ddf8
 800b438:	0800db56 	.word	0x0800db56
 800b43c:	0800dae3 	.word	0x0800dae3
 800b440:	0800daae 	.word	0x0800daae
 800b444:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b448:	6018      	str	r0, [r3, #0]
 800b44a:	9b03      	ldr	r3, [sp, #12]
 800b44c:	2b0e      	cmp	r3, #14
 800b44e:	f200 80a1 	bhi.w	800b594 <_dtoa_r+0x444>
 800b452:	2c00      	cmp	r4, #0
 800b454:	f000 809e 	beq.w	800b594 <_dtoa_r+0x444>
 800b458:	2f00      	cmp	r7, #0
 800b45a:	dd33      	ble.n	800b4c4 <_dtoa_r+0x374>
 800b45c:	4b9c      	ldr	r3, [pc, #624]	@ (800b6d0 <_dtoa_r+0x580>)
 800b45e:	f007 020f 	and.w	r2, r7, #15
 800b462:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b466:	ed93 7b00 	vldr	d7, [r3]
 800b46a:	05f8      	lsls	r0, r7, #23
 800b46c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800b470:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b474:	d516      	bpl.n	800b4a4 <_dtoa_r+0x354>
 800b476:	4b97      	ldr	r3, [pc, #604]	@ (800b6d4 <_dtoa_r+0x584>)
 800b478:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b47c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b480:	f7f5 fa04 	bl	800088c <__aeabi_ddiv>
 800b484:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b488:	f004 040f 	and.w	r4, r4, #15
 800b48c:	2603      	movs	r6, #3
 800b48e:	4d91      	ldr	r5, [pc, #580]	@ (800b6d4 <_dtoa_r+0x584>)
 800b490:	b954      	cbnz	r4, 800b4a8 <_dtoa_r+0x358>
 800b492:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b496:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b49a:	f7f5 f9f7 	bl	800088c <__aeabi_ddiv>
 800b49e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b4a2:	e028      	b.n	800b4f6 <_dtoa_r+0x3a6>
 800b4a4:	2602      	movs	r6, #2
 800b4a6:	e7f2      	b.n	800b48e <_dtoa_r+0x33e>
 800b4a8:	07e1      	lsls	r1, r4, #31
 800b4aa:	d508      	bpl.n	800b4be <_dtoa_r+0x36e>
 800b4ac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b4b0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b4b4:	f7f5 f8c0 	bl	8000638 <__aeabi_dmul>
 800b4b8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b4bc:	3601      	adds	r6, #1
 800b4be:	1064      	asrs	r4, r4, #1
 800b4c0:	3508      	adds	r5, #8
 800b4c2:	e7e5      	b.n	800b490 <_dtoa_r+0x340>
 800b4c4:	f000 80af 	beq.w	800b626 <_dtoa_r+0x4d6>
 800b4c8:	427c      	negs	r4, r7
 800b4ca:	4b81      	ldr	r3, [pc, #516]	@ (800b6d0 <_dtoa_r+0x580>)
 800b4cc:	4d81      	ldr	r5, [pc, #516]	@ (800b6d4 <_dtoa_r+0x584>)
 800b4ce:	f004 020f 	and.w	r2, r4, #15
 800b4d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b4d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4da:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b4de:	f7f5 f8ab 	bl	8000638 <__aeabi_dmul>
 800b4e2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b4e6:	1124      	asrs	r4, r4, #4
 800b4e8:	2300      	movs	r3, #0
 800b4ea:	2602      	movs	r6, #2
 800b4ec:	2c00      	cmp	r4, #0
 800b4ee:	f040 808f 	bne.w	800b610 <_dtoa_r+0x4c0>
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d1d3      	bne.n	800b49e <_dtoa_r+0x34e>
 800b4f6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b4f8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	f000 8094 	beq.w	800b62a <_dtoa_r+0x4da>
 800b502:	4b75      	ldr	r3, [pc, #468]	@ (800b6d8 <_dtoa_r+0x588>)
 800b504:	2200      	movs	r2, #0
 800b506:	4620      	mov	r0, r4
 800b508:	4629      	mov	r1, r5
 800b50a:	f7f5 fb07 	bl	8000b1c <__aeabi_dcmplt>
 800b50e:	2800      	cmp	r0, #0
 800b510:	f000 808b 	beq.w	800b62a <_dtoa_r+0x4da>
 800b514:	9b03      	ldr	r3, [sp, #12]
 800b516:	2b00      	cmp	r3, #0
 800b518:	f000 8087 	beq.w	800b62a <_dtoa_r+0x4da>
 800b51c:	f1bb 0f00 	cmp.w	fp, #0
 800b520:	dd34      	ble.n	800b58c <_dtoa_r+0x43c>
 800b522:	4620      	mov	r0, r4
 800b524:	4b6d      	ldr	r3, [pc, #436]	@ (800b6dc <_dtoa_r+0x58c>)
 800b526:	2200      	movs	r2, #0
 800b528:	4629      	mov	r1, r5
 800b52a:	f7f5 f885 	bl	8000638 <__aeabi_dmul>
 800b52e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b532:	f107 38ff 	add.w	r8, r7, #4294967295
 800b536:	3601      	adds	r6, #1
 800b538:	465c      	mov	r4, fp
 800b53a:	4630      	mov	r0, r6
 800b53c:	f7f5 f812 	bl	8000564 <__aeabi_i2d>
 800b540:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b544:	f7f5 f878 	bl	8000638 <__aeabi_dmul>
 800b548:	4b65      	ldr	r3, [pc, #404]	@ (800b6e0 <_dtoa_r+0x590>)
 800b54a:	2200      	movs	r2, #0
 800b54c:	f7f4 febe 	bl	80002cc <__adddf3>
 800b550:	4605      	mov	r5, r0
 800b552:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b556:	2c00      	cmp	r4, #0
 800b558:	d16a      	bne.n	800b630 <_dtoa_r+0x4e0>
 800b55a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b55e:	4b61      	ldr	r3, [pc, #388]	@ (800b6e4 <_dtoa_r+0x594>)
 800b560:	2200      	movs	r2, #0
 800b562:	f7f4 feb1 	bl	80002c8 <__aeabi_dsub>
 800b566:	4602      	mov	r2, r0
 800b568:	460b      	mov	r3, r1
 800b56a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b56e:	462a      	mov	r2, r5
 800b570:	4633      	mov	r3, r6
 800b572:	f7f5 faf1 	bl	8000b58 <__aeabi_dcmpgt>
 800b576:	2800      	cmp	r0, #0
 800b578:	f040 8298 	bne.w	800baac <_dtoa_r+0x95c>
 800b57c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b580:	462a      	mov	r2, r5
 800b582:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b586:	f7f5 fac9 	bl	8000b1c <__aeabi_dcmplt>
 800b58a:	bb38      	cbnz	r0, 800b5dc <_dtoa_r+0x48c>
 800b58c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800b590:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800b594:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b596:	2b00      	cmp	r3, #0
 800b598:	f2c0 8157 	blt.w	800b84a <_dtoa_r+0x6fa>
 800b59c:	2f0e      	cmp	r7, #14
 800b59e:	f300 8154 	bgt.w	800b84a <_dtoa_r+0x6fa>
 800b5a2:	4b4b      	ldr	r3, [pc, #300]	@ (800b6d0 <_dtoa_r+0x580>)
 800b5a4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b5a8:	ed93 7b00 	vldr	d7, [r3]
 800b5ac:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	ed8d 7b00 	vstr	d7, [sp]
 800b5b4:	f280 80e5 	bge.w	800b782 <_dtoa_r+0x632>
 800b5b8:	9b03      	ldr	r3, [sp, #12]
 800b5ba:	2b00      	cmp	r3, #0
 800b5bc:	f300 80e1 	bgt.w	800b782 <_dtoa_r+0x632>
 800b5c0:	d10c      	bne.n	800b5dc <_dtoa_r+0x48c>
 800b5c2:	4b48      	ldr	r3, [pc, #288]	@ (800b6e4 <_dtoa_r+0x594>)
 800b5c4:	2200      	movs	r2, #0
 800b5c6:	ec51 0b17 	vmov	r0, r1, d7
 800b5ca:	f7f5 f835 	bl	8000638 <__aeabi_dmul>
 800b5ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b5d2:	f7f5 fab7 	bl	8000b44 <__aeabi_dcmpge>
 800b5d6:	2800      	cmp	r0, #0
 800b5d8:	f000 8266 	beq.w	800baa8 <_dtoa_r+0x958>
 800b5dc:	2400      	movs	r4, #0
 800b5de:	4625      	mov	r5, r4
 800b5e0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b5e2:	4656      	mov	r6, sl
 800b5e4:	ea6f 0803 	mvn.w	r8, r3
 800b5e8:	2700      	movs	r7, #0
 800b5ea:	4621      	mov	r1, r4
 800b5ec:	4648      	mov	r0, r9
 800b5ee:	f000 ff55 	bl	800c49c <_Bfree>
 800b5f2:	2d00      	cmp	r5, #0
 800b5f4:	f000 80bd 	beq.w	800b772 <_dtoa_r+0x622>
 800b5f8:	b12f      	cbz	r7, 800b606 <_dtoa_r+0x4b6>
 800b5fa:	42af      	cmp	r7, r5
 800b5fc:	d003      	beq.n	800b606 <_dtoa_r+0x4b6>
 800b5fe:	4639      	mov	r1, r7
 800b600:	4648      	mov	r0, r9
 800b602:	f000 ff4b 	bl	800c49c <_Bfree>
 800b606:	4629      	mov	r1, r5
 800b608:	4648      	mov	r0, r9
 800b60a:	f000 ff47 	bl	800c49c <_Bfree>
 800b60e:	e0b0      	b.n	800b772 <_dtoa_r+0x622>
 800b610:	07e2      	lsls	r2, r4, #31
 800b612:	d505      	bpl.n	800b620 <_dtoa_r+0x4d0>
 800b614:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b618:	f7f5 f80e 	bl	8000638 <__aeabi_dmul>
 800b61c:	3601      	adds	r6, #1
 800b61e:	2301      	movs	r3, #1
 800b620:	1064      	asrs	r4, r4, #1
 800b622:	3508      	adds	r5, #8
 800b624:	e762      	b.n	800b4ec <_dtoa_r+0x39c>
 800b626:	2602      	movs	r6, #2
 800b628:	e765      	b.n	800b4f6 <_dtoa_r+0x3a6>
 800b62a:	9c03      	ldr	r4, [sp, #12]
 800b62c:	46b8      	mov	r8, r7
 800b62e:	e784      	b.n	800b53a <_dtoa_r+0x3ea>
 800b630:	4b27      	ldr	r3, [pc, #156]	@ (800b6d0 <_dtoa_r+0x580>)
 800b632:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b634:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b638:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800b63c:	4454      	add	r4, sl
 800b63e:	2900      	cmp	r1, #0
 800b640:	d054      	beq.n	800b6ec <_dtoa_r+0x59c>
 800b642:	4929      	ldr	r1, [pc, #164]	@ (800b6e8 <_dtoa_r+0x598>)
 800b644:	2000      	movs	r0, #0
 800b646:	f7f5 f921 	bl	800088c <__aeabi_ddiv>
 800b64a:	4633      	mov	r3, r6
 800b64c:	462a      	mov	r2, r5
 800b64e:	f7f4 fe3b 	bl	80002c8 <__aeabi_dsub>
 800b652:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b656:	4656      	mov	r6, sl
 800b658:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b65c:	f7f5 fa9c 	bl	8000b98 <__aeabi_d2iz>
 800b660:	4605      	mov	r5, r0
 800b662:	f7f4 ff7f 	bl	8000564 <__aeabi_i2d>
 800b666:	4602      	mov	r2, r0
 800b668:	460b      	mov	r3, r1
 800b66a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b66e:	f7f4 fe2b 	bl	80002c8 <__aeabi_dsub>
 800b672:	3530      	adds	r5, #48	@ 0x30
 800b674:	4602      	mov	r2, r0
 800b676:	460b      	mov	r3, r1
 800b678:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b67c:	f806 5b01 	strb.w	r5, [r6], #1
 800b680:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b684:	f7f5 fa4a 	bl	8000b1c <__aeabi_dcmplt>
 800b688:	2800      	cmp	r0, #0
 800b68a:	d172      	bne.n	800b772 <_dtoa_r+0x622>
 800b68c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b690:	4911      	ldr	r1, [pc, #68]	@ (800b6d8 <_dtoa_r+0x588>)
 800b692:	2000      	movs	r0, #0
 800b694:	f7f4 fe18 	bl	80002c8 <__aeabi_dsub>
 800b698:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b69c:	f7f5 fa3e 	bl	8000b1c <__aeabi_dcmplt>
 800b6a0:	2800      	cmp	r0, #0
 800b6a2:	f040 80b4 	bne.w	800b80e <_dtoa_r+0x6be>
 800b6a6:	42a6      	cmp	r6, r4
 800b6a8:	f43f af70 	beq.w	800b58c <_dtoa_r+0x43c>
 800b6ac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b6b0:	4b0a      	ldr	r3, [pc, #40]	@ (800b6dc <_dtoa_r+0x58c>)
 800b6b2:	2200      	movs	r2, #0
 800b6b4:	f7f4 ffc0 	bl	8000638 <__aeabi_dmul>
 800b6b8:	4b08      	ldr	r3, [pc, #32]	@ (800b6dc <_dtoa_r+0x58c>)
 800b6ba:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b6be:	2200      	movs	r2, #0
 800b6c0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b6c4:	f7f4 ffb8 	bl	8000638 <__aeabi_dmul>
 800b6c8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b6cc:	e7c4      	b.n	800b658 <_dtoa_r+0x508>
 800b6ce:	bf00      	nop
 800b6d0:	0800ddf8 	.word	0x0800ddf8
 800b6d4:	0800ddd0 	.word	0x0800ddd0
 800b6d8:	3ff00000 	.word	0x3ff00000
 800b6dc:	40240000 	.word	0x40240000
 800b6e0:	401c0000 	.word	0x401c0000
 800b6e4:	40140000 	.word	0x40140000
 800b6e8:	3fe00000 	.word	0x3fe00000
 800b6ec:	4631      	mov	r1, r6
 800b6ee:	4628      	mov	r0, r5
 800b6f0:	f7f4 ffa2 	bl	8000638 <__aeabi_dmul>
 800b6f4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800b6f8:	9413      	str	r4, [sp, #76]	@ 0x4c
 800b6fa:	4656      	mov	r6, sl
 800b6fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b700:	f7f5 fa4a 	bl	8000b98 <__aeabi_d2iz>
 800b704:	4605      	mov	r5, r0
 800b706:	f7f4 ff2d 	bl	8000564 <__aeabi_i2d>
 800b70a:	4602      	mov	r2, r0
 800b70c:	460b      	mov	r3, r1
 800b70e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b712:	f7f4 fdd9 	bl	80002c8 <__aeabi_dsub>
 800b716:	3530      	adds	r5, #48	@ 0x30
 800b718:	f806 5b01 	strb.w	r5, [r6], #1
 800b71c:	4602      	mov	r2, r0
 800b71e:	460b      	mov	r3, r1
 800b720:	42a6      	cmp	r6, r4
 800b722:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b726:	f04f 0200 	mov.w	r2, #0
 800b72a:	d124      	bne.n	800b776 <_dtoa_r+0x626>
 800b72c:	4baf      	ldr	r3, [pc, #700]	@ (800b9ec <_dtoa_r+0x89c>)
 800b72e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800b732:	f7f4 fdcb 	bl	80002cc <__adddf3>
 800b736:	4602      	mov	r2, r0
 800b738:	460b      	mov	r3, r1
 800b73a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b73e:	f7f5 fa0b 	bl	8000b58 <__aeabi_dcmpgt>
 800b742:	2800      	cmp	r0, #0
 800b744:	d163      	bne.n	800b80e <_dtoa_r+0x6be>
 800b746:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800b74a:	49a8      	ldr	r1, [pc, #672]	@ (800b9ec <_dtoa_r+0x89c>)
 800b74c:	2000      	movs	r0, #0
 800b74e:	f7f4 fdbb 	bl	80002c8 <__aeabi_dsub>
 800b752:	4602      	mov	r2, r0
 800b754:	460b      	mov	r3, r1
 800b756:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b75a:	f7f5 f9df 	bl	8000b1c <__aeabi_dcmplt>
 800b75e:	2800      	cmp	r0, #0
 800b760:	f43f af14 	beq.w	800b58c <_dtoa_r+0x43c>
 800b764:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800b766:	1e73      	subs	r3, r6, #1
 800b768:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b76a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b76e:	2b30      	cmp	r3, #48	@ 0x30
 800b770:	d0f8      	beq.n	800b764 <_dtoa_r+0x614>
 800b772:	4647      	mov	r7, r8
 800b774:	e03b      	b.n	800b7ee <_dtoa_r+0x69e>
 800b776:	4b9e      	ldr	r3, [pc, #632]	@ (800b9f0 <_dtoa_r+0x8a0>)
 800b778:	f7f4 ff5e 	bl	8000638 <__aeabi_dmul>
 800b77c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b780:	e7bc      	b.n	800b6fc <_dtoa_r+0x5ac>
 800b782:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800b786:	4656      	mov	r6, sl
 800b788:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b78c:	4620      	mov	r0, r4
 800b78e:	4629      	mov	r1, r5
 800b790:	f7f5 f87c 	bl	800088c <__aeabi_ddiv>
 800b794:	f7f5 fa00 	bl	8000b98 <__aeabi_d2iz>
 800b798:	4680      	mov	r8, r0
 800b79a:	f7f4 fee3 	bl	8000564 <__aeabi_i2d>
 800b79e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b7a2:	f7f4 ff49 	bl	8000638 <__aeabi_dmul>
 800b7a6:	4602      	mov	r2, r0
 800b7a8:	460b      	mov	r3, r1
 800b7aa:	4620      	mov	r0, r4
 800b7ac:	4629      	mov	r1, r5
 800b7ae:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800b7b2:	f7f4 fd89 	bl	80002c8 <__aeabi_dsub>
 800b7b6:	f806 4b01 	strb.w	r4, [r6], #1
 800b7ba:	9d03      	ldr	r5, [sp, #12]
 800b7bc:	eba6 040a 	sub.w	r4, r6, sl
 800b7c0:	42a5      	cmp	r5, r4
 800b7c2:	4602      	mov	r2, r0
 800b7c4:	460b      	mov	r3, r1
 800b7c6:	d133      	bne.n	800b830 <_dtoa_r+0x6e0>
 800b7c8:	f7f4 fd80 	bl	80002cc <__adddf3>
 800b7cc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b7d0:	4604      	mov	r4, r0
 800b7d2:	460d      	mov	r5, r1
 800b7d4:	f7f5 f9c0 	bl	8000b58 <__aeabi_dcmpgt>
 800b7d8:	b9c0      	cbnz	r0, 800b80c <_dtoa_r+0x6bc>
 800b7da:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b7de:	4620      	mov	r0, r4
 800b7e0:	4629      	mov	r1, r5
 800b7e2:	f7f5 f991 	bl	8000b08 <__aeabi_dcmpeq>
 800b7e6:	b110      	cbz	r0, 800b7ee <_dtoa_r+0x69e>
 800b7e8:	f018 0f01 	tst.w	r8, #1
 800b7ec:	d10e      	bne.n	800b80c <_dtoa_r+0x6bc>
 800b7ee:	9902      	ldr	r1, [sp, #8]
 800b7f0:	4648      	mov	r0, r9
 800b7f2:	f000 fe53 	bl	800c49c <_Bfree>
 800b7f6:	2300      	movs	r3, #0
 800b7f8:	7033      	strb	r3, [r6, #0]
 800b7fa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b7fc:	3701      	adds	r7, #1
 800b7fe:	601f      	str	r7, [r3, #0]
 800b800:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b802:	2b00      	cmp	r3, #0
 800b804:	f000 824b 	beq.w	800bc9e <_dtoa_r+0xb4e>
 800b808:	601e      	str	r6, [r3, #0]
 800b80a:	e248      	b.n	800bc9e <_dtoa_r+0xb4e>
 800b80c:	46b8      	mov	r8, r7
 800b80e:	4633      	mov	r3, r6
 800b810:	461e      	mov	r6, r3
 800b812:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b816:	2a39      	cmp	r2, #57	@ 0x39
 800b818:	d106      	bne.n	800b828 <_dtoa_r+0x6d8>
 800b81a:	459a      	cmp	sl, r3
 800b81c:	d1f8      	bne.n	800b810 <_dtoa_r+0x6c0>
 800b81e:	2230      	movs	r2, #48	@ 0x30
 800b820:	f108 0801 	add.w	r8, r8, #1
 800b824:	f88a 2000 	strb.w	r2, [sl]
 800b828:	781a      	ldrb	r2, [r3, #0]
 800b82a:	3201      	adds	r2, #1
 800b82c:	701a      	strb	r2, [r3, #0]
 800b82e:	e7a0      	b.n	800b772 <_dtoa_r+0x622>
 800b830:	4b6f      	ldr	r3, [pc, #444]	@ (800b9f0 <_dtoa_r+0x8a0>)
 800b832:	2200      	movs	r2, #0
 800b834:	f7f4 ff00 	bl	8000638 <__aeabi_dmul>
 800b838:	2200      	movs	r2, #0
 800b83a:	2300      	movs	r3, #0
 800b83c:	4604      	mov	r4, r0
 800b83e:	460d      	mov	r5, r1
 800b840:	f7f5 f962 	bl	8000b08 <__aeabi_dcmpeq>
 800b844:	2800      	cmp	r0, #0
 800b846:	d09f      	beq.n	800b788 <_dtoa_r+0x638>
 800b848:	e7d1      	b.n	800b7ee <_dtoa_r+0x69e>
 800b84a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b84c:	2a00      	cmp	r2, #0
 800b84e:	f000 80ea 	beq.w	800ba26 <_dtoa_r+0x8d6>
 800b852:	9a07      	ldr	r2, [sp, #28]
 800b854:	2a01      	cmp	r2, #1
 800b856:	f300 80cd 	bgt.w	800b9f4 <_dtoa_r+0x8a4>
 800b85a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800b85c:	2a00      	cmp	r2, #0
 800b85e:	f000 80c1 	beq.w	800b9e4 <_dtoa_r+0x894>
 800b862:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800b866:	9c08      	ldr	r4, [sp, #32]
 800b868:	9e00      	ldr	r6, [sp, #0]
 800b86a:	9a00      	ldr	r2, [sp, #0]
 800b86c:	441a      	add	r2, r3
 800b86e:	9200      	str	r2, [sp, #0]
 800b870:	9a06      	ldr	r2, [sp, #24]
 800b872:	2101      	movs	r1, #1
 800b874:	441a      	add	r2, r3
 800b876:	4648      	mov	r0, r9
 800b878:	9206      	str	r2, [sp, #24]
 800b87a:	f000 ff0d 	bl	800c698 <__i2b>
 800b87e:	4605      	mov	r5, r0
 800b880:	b166      	cbz	r6, 800b89c <_dtoa_r+0x74c>
 800b882:	9b06      	ldr	r3, [sp, #24]
 800b884:	2b00      	cmp	r3, #0
 800b886:	dd09      	ble.n	800b89c <_dtoa_r+0x74c>
 800b888:	42b3      	cmp	r3, r6
 800b88a:	9a00      	ldr	r2, [sp, #0]
 800b88c:	bfa8      	it	ge
 800b88e:	4633      	movge	r3, r6
 800b890:	1ad2      	subs	r2, r2, r3
 800b892:	9200      	str	r2, [sp, #0]
 800b894:	9a06      	ldr	r2, [sp, #24]
 800b896:	1af6      	subs	r6, r6, r3
 800b898:	1ad3      	subs	r3, r2, r3
 800b89a:	9306      	str	r3, [sp, #24]
 800b89c:	9b08      	ldr	r3, [sp, #32]
 800b89e:	b30b      	cbz	r3, 800b8e4 <_dtoa_r+0x794>
 800b8a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b8a2:	2b00      	cmp	r3, #0
 800b8a4:	f000 80c6 	beq.w	800ba34 <_dtoa_r+0x8e4>
 800b8a8:	2c00      	cmp	r4, #0
 800b8aa:	f000 80c0 	beq.w	800ba2e <_dtoa_r+0x8de>
 800b8ae:	4629      	mov	r1, r5
 800b8b0:	4622      	mov	r2, r4
 800b8b2:	4648      	mov	r0, r9
 800b8b4:	f000 ffa8 	bl	800c808 <__pow5mult>
 800b8b8:	9a02      	ldr	r2, [sp, #8]
 800b8ba:	4601      	mov	r1, r0
 800b8bc:	4605      	mov	r5, r0
 800b8be:	4648      	mov	r0, r9
 800b8c0:	f000 ff00 	bl	800c6c4 <__multiply>
 800b8c4:	9902      	ldr	r1, [sp, #8]
 800b8c6:	4680      	mov	r8, r0
 800b8c8:	4648      	mov	r0, r9
 800b8ca:	f000 fde7 	bl	800c49c <_Bfree>
 800b8ce:	9b08      	ldr	r3, [sp, #32]
 800b8d0:	1b1b      	subs	r3, r3, r4
 800b8d2:	9308      	str	r3, [sp, #32]
 800b8d4:	f000 80b1 	beq.w	800ba3a <_dtoa_r+0x8ea>
 800b8d8:	9a08      	ldr	r2, [sp, #32]
 800b8da:	4641      	mov	r1, r8
 800b8dc:	4648      	mov	r0, r9
 800b8de:	f000 ff93 	bl	800c808 <__pow5mult>
 800b8e2:	9002      	str	r0, [sp, #8]
 800b8e4:	2101      	movs	r1, #1
 800b8e6:	4648      	mov	r0, r9
 800b8e8:	f000 fed6 	bl	800c698 <__i2b>
 800b8ec:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b8ee:	4604      	mov	r4, r0
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	f000 81d8 	beq.w	800bca6 <_dtoa_r+0xb56>
 800b8f6:	461a      	mov	r2, r3
 800b8f8:	4601      	mov	r1, r0
 800b8fa:	4648      	mov	r0, r9
 800b8fc:	f000 ff84 	bl	800c808 <__pow5mult>
 800b900:	9b07      	ldr	r3, [sp, #28]
 800b902:	2b01      	cmp	r3, #1
 800b904:	4604      	mov	r4, r0
 800b906:	f300 809f 	bgt.w	800ba48 <_dtoa_r+0x8f8>
 800b90a:	9b04      	ldr	r3, [sp, #16]
 800b90c:	2b00      	cmp	r3, #0
 800b90e:	f040 8097 	bne.w	800ba40 <_dtoa_r+0x8f0>
 800b912:	9b05      	ldr	r3, [sp, #20]
 800b914:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b918:	2b00      	cmp	r3, #0
 800b91a:	f040 8093 	bne.w	800ba44 <_dtoa_r+0x8f4>
 800b91e:	9b05      	ldr	r3, [sp, #20]
 800b920:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b924:	0d1b      	lsrs	r3, r3, #20
 800b926:	051b      	lsls	r3, r3, #20
 800b928:	b133      	cbz	r3, 800b938 <_dtoa_r+0x7e8>
 800b92a:	9b00      	ldr	r3, [sp, #0]
 800b92c:	3301      	adds	r3, #1
 800b92e:	9300      	str	r3, [sp, #0]
 800b930:	9b06      	ldr	r3, [sp, #24]
 800b932:	3301      	adds	r3, #1
 800b934:	9306      	str	r3, [sp, #24]
 800b936:	2301      	movs	r3, #1
 800b938:	9308      	str	r3, [sp, #32]
 800b93a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b93c:	2b00      	cmp	r3, #0
 800b93e:	f000 81b8 	beq.w	800bcb2 <_dtoa_r+0xb62>
 800b942:	6923      	ldr	r3, [r4, #16]
 800b944:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b948:	6918      	ldr	r0, [r3, #16]
 800b94a:	f000 fe59 	bl	800c600 <__hi0bits>
 800b94e:	f1c0 0020 	rsb	r0, r0, #32
 800b952:	9b06      	ldr	r3, [sp, #24]
 800b954:	4418      	add	r0, r3
 800b956:	f010 001f 	ands.w	r0, r0, #31
 800b95a:	f000 8082 	beq.w	800ba62 <_dtoa_r+0x912>
 800b95e:	f1c0 0320 	rsb	r3, r0, #32
 800b962:	2b04      	cmp	r3, #4
 800b964:	dd73      	ble.n	800ba4e <_dtoa_r+0x8fe>
 800b966:	9b00      	ldr	r3, [sp, #0]
 800b968:	f1c0 001c 	rsb	r0, r0, #28
 800b96c:	4403      	add	r3, r0
 800b96e:	9300      	str	r3, [sp, #0]
 800b970:	9b06      	ldr	r3, [sp, #24]
 800b972:	4403      	add	r3, r0
 800b974:	4406      	add	r6, r0
 800b976:	9306      	str	r3, [sp, #24]
 800b978:	9b00      	ldr	r3, [sp, #0]
 800b97a:	2b00      	cmp	r3, #0
 800b97c:	dd05      	ble.n	800b98a <_dtoa_r+0x83a>
 800b97e:	9902      	ldr	r1, [sp, #8]
 800b980:	461a      	mov	r2, r3
 800b982:	4648      	mov	r0, r9
 800b984:	f000 ff9a 	bl	800c8bc <__lshift>
 800b988:	9002      	str	r0, [sp, #8]
 800b98a:	9b06      	ldr	r3, [sp, #24]
 800b98c:	2b00      	cmp	r3, #0
 800b98e:	dd05      	ble.n	800b99c <_dtoa_r+0x84c>
 800b990:	4621      	mov	r1, r4
 800b992:	461a      	mov	r2, r3
 800b994:	4648      	mov	r0, r9
 800b996:	f000 ff91 	bl	800c8bc <__lshift>
 800b99a:	4604      	mov	r4, r0
 800b99c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b99e:	2b00      	cmp	r3, #0
 800b9a0:	d061      	beq.n	800ba66 <_dtoa_r+0x916>
 800b9a2:	9802      	ldr	r0, [sp, #8]
 800b9a4:	4621      	mov	r1, r4
 800b9a6:	f000 fff5 	bl	800c994 <__mcmp>
 800b9aa:	2800      	cmp	r0, #0
 800b9ac:	da5b      	bge.n	800ba66 <_dtoa_r+0x916>
 800b9ae:	2300      	movs	r3, #0
 800b9b0:	9902      	ldr	r1, [sp, #8]
 800b9b2:	220a      	movs	r2, #10
 800b9b4:	4648      	mov	r0, r9
 800b9b6:	f000 fd93 	bl	800c4e0 <__multadd>
 800b9ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b9bc:	9002      	str	r0, [sp, #8]
 800b9be:	f107 38ff 	add.w	r8, r7, #4294967295
 800b9c2:	2b00      	cmp	r3, #0
 800b9c4:	f000 8177 	beq.w	800bcb6 <_dtoa_r+0xb66>
 800b9c8:	4629      	mov	r1, r5
 800b9ca:	2300      	movs	r3, #0
 800b9cc:	220a      	movs	r2, #10
 800b9ce:	4648      	mov	r0, r9
 800b9d0:	f000 fd86 	bl	800c4e0 <__multadd>
 800b9d4:	f1bb 0f00 	cmp.w	fp, #0
 800b9d8:	4605      	mov	r5, r0
 800b9da:	dc6f      	bgt.n	800babc <_dtoa_r+0x96c>
 800b9dc:	9b07      	ldr	r3, [sp, #28]
 800b9de:	2b02      	cmp	r3, #2
 800b9e0:	dc49      	bgt.n	800ba76 <_dtoa_r+0x926>
 800b9e2:	e06b      	b.n	800babc <_dtoa_r+0x96c>
 800b9e4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b9e6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800b9ea:	e73c      	b.n	800b866 <_dtoa_r+0x716>
 800b9ec:	3fe00000 	.word	0x3fe00000
 800b9f0:	40240000 	.word	0x40240000
 800b9f4:	9b03      	ldr	r3, [sp, #12]
 800b9f6:	1e5c      	subs	r4, r3, #1
 800b9f8:	9b08      	ldr	r3, [sp, #32]
 800b9fa:	42a3      	cmp	r3, r4
 800b9fc:	db09      	blt.n	800ba12 <_dtoa_r+0x8c2>
 800b9fe:	1b1c      	subs	r4, r3, r4
 800ba00:	9b03      	ldr	r3, [sp, #12]
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	f6bf af30 	bge.w	800b868 <_dtoa_r+0x718>
 800ba08:	9b00      	ldr	r3, [sp, #0]
 800ba0a:	9a03      	ldr	r2, [sp, #12]
 800ba0c:	1a9e      	subs	r6, r3, r2
 800ba0e:	2300      	movs	r3, #0
 800ba10:	e72b      	b.n	800b86a <_dtoa_r+0x71a>
 800ba12:	9b08      	ldr	r3, [sp, #32]
 800ba14:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ba16:	9408      	str	r4, [sp, #32]
 800ba18:	1ae3      	subs	r3, r4, r3
 800ba1a:	441a      	add	r2, r3
 800ba1c:	9e00      	ldr	r6, [sp, #0]
 800ba1e:	9b03      	ldr	r3, [sp, #12]
 800ba20:	920d      	str	r2, [sp, #52]	@ 0x34
 800ba22:	2400      	movs	r4, #0
 800ba24:	e721      	b.n	800b86a <_dtoa_r+0x71a>
 800ba26:	9c08      	ldr	r4, [sp, #32]
 800ba28:	9e00      	ldr	r6, [sp, #0]
 800ba2a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800ba2c:	e728      	b.n	800b880 <_dtoa_r+0x730>
 800ba2e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800ba32:	e751      	b.n	800b8d8 <_dtoa_r+0x788>
 800ba34:	9a08      	ldr	r2, [sp, #32]
 800ba36:	9902      	ldr	r1, [sp, #8]
 800ba38:	e750      	b.n	800b8dc <_dtoa_r+0x78c>
 800ba3a:	f8cd 8008 	str.w	r8, [sp, #8]
 800ba3e:	e751      	b.n	800b8e4 <_dtoa_r+0x794>
 800ba40:	2300      	movs	r3, #0
 800ba42:	e779      	b.n	800b938 <_dtoa_r+0x7e8>
 800ba44:	9b04      	ldr	r3, [sp, #16]
 800ba46:	e777      	b.n	800b938 <_dtoa_r+0x7e8>
 800ba48:	2300      	movs	r3, #0
 800ba4a:	9308      	str	r3, [sp, #32]
 800ba4c:	e779      	b.n	800b942 <_dtoa_r+0x7f2>
 800ba4e:	d093      	beq.n	800b978 <_dtoa_r+0x828>
 800ba50:	9a00      	ldr	r2, [sp, #0]
 800ba52:	331c      	adds	r3, #28
 800ba54:	441a      	add	r2, r3
 800ba56:	9200      	str	r2, [sp, #0]
 800ba58:	9a06      	ldr	r2, [sp, #24]
 800ba5a:	441a      	add	r2, r3
 800ba5c:	441e      	add	r6, r3
 800ba5e:	9206      	str	r2, [sp, #24]
 800ba60:	e78a      	b.n	800b978 <_dtoa_r+0x828>
 800ba62:	4603      	mov	r3, r0
 800ba64:	e7f4      	b.n	800ba50 <_dtoa_r+0x900>
 800ba66:	9b03      	ldr	r3, [sp, #12]
 800ba68:	2b00      	cmp	r3, #0
 800ba6a:	46b8      	mov	r8, r7
 800ba6c:	dc20      	bgt.n	800bab0 <_dtoa_r+0x960>
 800ba6e:	469b      	mov	fp, r3
 800ba70:	9b07      	ldr	r3, [sp, #28]
 800ba72:	2b02      	cmp	r3, #2
 800ba74:	dd1e      	ble.n	800bab4 <_dtoa_r+0x964>
 800ba76:	f1bb 0f00 	cmp.w	fp, #0
 800ba7a:	f47f adb1 	bne.w	800b5e0 <_dtoa_r+0x490>
 800ba7e:	4621      	mov	r1, r4
 800ba80:	465b      	mov	r3, fp
 800ba82:	2205      	movs	r2, #5
 800ba84:	4648      	mov	r0, r9
 800ba86:	f000 fd2b 	bl	800c4e0 <__multadd>
 800ba8a:	4601      	mov	r1, r0
 800ba8c:	4604      	mov	r4, r0
 800ba8e:	9802      	ldr	r0, [sp, #8]
 800ba90:	f000 ff80 	bl	800c994 <__mcmp>
 800ba94:	2800      	cmp	r0, #0
 800ba96:	f77f ada3 	ble.w	800b5e0 <_dtoa_r+0x490>
 800ba9a:	4656      	mov	r6, sl
 800ba9c:	2331      	movs	r3, #49	@ 0x31
 800ba9e:	f806 3b01 	strb.w	r3, [r6], #1
 800baa2:	f108 0801 	add.w	r8, r8, #1
 800baa6:	e59f      	b.n	800b5e8 <_dtoa_r+0x498>
 800baa8:	9c03      	ldr	r4, [sp, #12]
 800baaa:	46b8      	mov	r8, r7
 800baac:	4625      	mov	r5, r4
 800baae:	e7f4      	b.n	800ba9a <_dtoa_r+0x94a>
 800bab0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800bab4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bab6:	2b00      	cmp	r3, #0
 800bab8:	f000 8101 	beq.w	800bcbe <_dtoa_r+0xb6e>
 800babc:	2e00      	cmp	r6, #0
 800babe:	dd05      	ble.n	800bacc <_dtoa_r+0x97c>
 800bac0:	4629      	mov	r1, r5
 800bac2:	4632      	mov	r2, r6
 800bac4:	4648      	mov	r0, r9
 800bac6:	f000 fef9 	bl	800c8bc <__lshift>
 800baca:	4605      	mov	r5, r0
 800bacc:	9b08      	ldr	r3, [sp, #32]
 800bace:	2b00      	cmp	r3, #0
 800bad0:	d05c      	beq.n	800bb8c <_dtoa_r+0xa3c>
 800bad2:	6869      	ldr	r1, [r5, #4]
 800bad4:	4648      	mov	r0, r9
 800bad6:	f000 fca1 	bl	800c41c <_Balloc>
 800bada:	4606      	mov	r6, r0
 800badc:	b928      	cbnz	r0, 800baea <_dtoa_r+0x99a>
 800bade:	4b82      	ldr	r3, [pc, #520]	@ (800bce8 <_dtoa_r+0xb98>)
 800bae0:	4602      	mov	r2, r0
 800bae2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800bae6:	f7ff bb4a 	b.w	800b17e <_dtoa_r+0x2e>
 800baea:	692a      	ldr	r2, [r5, #16]
 800baec:	3202      	adds	r2, #2
 800baee:	0092      	lsls	r2, r2, #2
 800baf0:	f105 010c 	add.w	r1, r5, #12
 800baf4:	300c      	adds	r0, #12
 800baf6:	f7ff fa8c 	bl	800b012 <memcpy>
 800bafa:	2201      	movs	r2, #1
 800bafc:	4631      	mov	r1, r6
 800bafe:	4648      	mov	r0, r9
 800bb00:	f000 fedc 	bl	800c8bc <__lshift>
 800bb04:	f10a 0301 	add.w	r3, sl, #1
 800bb08:	9300      	str	r3, [sp, #0]
 800bb0a:	eb0a 030b 	add.w	r3, sl, fp
 800bb0e:	9308      	str	r3, [sp, #32]
 800bb10:	9b04      	ldr	r3, [sp, #16]
 800bb12:	f003 0301 	and.w	r3, r3, #1
 800bb16:	462f      	mov	r7, r5
 800bb18:	9306      	str	r3, [sp, #24]
 800bb1a:	4605      	mov	r5, r0
 800bb1c:	9b00      	ldr	r3, [sp, #0]
 800bb1e:	9802      	ldr	r0, [sp, #8]
 800bb20:	4621      	mov	r1, r4
 800bb22:	f103 3bff 	add.w	fp, r3, #4294967295
 800bb26:	f7ff fa8b 	bl	800b040 <quorem>
 800bb2a:	4603      	mov	r3, r0
 800bb2c:	3330      	adds	r3, #48	@ 0x30
 800bb2e:	9003      	str	r0, [sp, #12]
 800bb30:	4639      	mov	r1, r7
 800bb32:	9802      	ldr	r0, [sp, #8]
 800bb34:	9309      	str	r3, [sp, #36]	@ 0x24
 800bb36:	f000 ff2d 	bl	800c994 <__mcmp>
 800bb3a:	462a      	mov	r2, r5
 800bb3c:	9004      	str	r0, [sp, #16]
 800bb3e:	4621      	mov	r1, r4
 800bb40:	4648      	mov	r0, r9
 800bb42:	f000 ff43 	bl	800c9cc <__mdiff>
 800bb46:	68c2      	ldr	r2, [r0, #12]
 800bb48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb4a:	4606      	mov	r6, r0
 800bb4c:	bb02      	cbnz	r2, 800bb90 <_dtoa_r+0xa40>
 800bb4e:	4601      	mov	r1, r0
 800bb50:	9802      	ldr	r0, [sp, #8]
 800bb52:	f000 ff1f 	bl	800c994 <__mcmp>
 800bb56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb58:	4602      	mov	r2, r0
 800bb5a:	4631      	mov	r1, r6
 800bb5c:	4648      	mov	r0, r9
 800bb5e:	920c      	str	r2, [sp, #48]	@ 0x30
 800bb60:	9309      	str	r3, [sp, #36]	@ 0x24
 800bb62:	f000 fc9b 	bl	800c49c <_Bfree>
 800bb66:	9b07      	ldr	r3, [sp, #28]
 800bb68:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800bb6a:	9e00      	ldr	r6, [sp, #0]
 800bb6c:	ea42 0103 	orr.w	r1, r2, r3
 800bb70:	9b06      	ldr	r3, [sp, #24]
 800bb72:	4319      	orrs	r1, r3
 800bb74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb76:	d10d      	bne.n	800bb94 <_dtoa_r+0xa44>
 800bb78:	2b39      	cmp	r3, #57	@ 0x39
 800bb7a:	d027      	beq.n	800bbcc <_dtoa_r+0xa7c>
 800bb7c:	9a04      	ldr	r2, [sp, #16]
 800bb7e:	2a00      	cmp	r2, #0
 800bb80:	dd01      	ble.n	800bb86 <_dtoa_r+0xa36>
 800bb82:	9b03      	ldr	r3, [sp, #12]
 800bb84:	3331      	adds	r3, #49	@ 0x31
 800bb86:	f88b 3000 	strb.w	r3, [fp]
 800bb8a:	e52e      	b.n	800b5ea <_dtoa_r+0x49a>
 800bb8c:	4628      	mov	r0, r5
 800bb8e:	e7b9      	b.n	800bb04 <_dtoa_r+0x9b4>
 800bb90:	2201      	movs	r2, #1
 800bb92:	e7e2      	b.n	800bb5a <_dtoa_r+0xa0a>
 800bb94:	9904      	ldr	r1, [sp, #16]
 800bb96:	2900      	cmp	r1, #0
 800bb98:	db04      	blt.n	800bba4 <_dtoa_r+0xa54>
 800bb9a:	9807      	ldr	r0, [sp, #28]
 800bb9c:	4301      	orrs	r1, r0
 800bb9e:	9806      	ldr	r0, [sp, #24]
 800bba0:	4301      	orrs	r1, r0
 800bba2:	d120      	bne.n	800bbe6 <_dtoa_r+0xa96>
 800bba4:	2a00      	cmp	r2, #0
 800bba6:	ddee      	ble.n	800bb86 <_dtoa_r+0xa36>
 800bba8:	9902      	ldr	r1, [sp, #8]
 800bbaa:	9300      	str	r3, [sp, #0]
 800bbac:	2201      	movs	r2, #1
 800bbae:	4648      	mov	r0, r9
 800bbb0:	f000 fe84 	bl	800c8bc <__lshift>
 800bbb4:	4621      	mov	r1, r4
 800bbb6:	9002      	str	r0, [sp, #8]
 800bbb8:	f000 feec 	bl	800c994 <__mcmp>
 800bbbc:	2800      	cmp	r0, #0
 800bbbe:	9b00      	ldr	r3, [sp, #0]
 800bbc0:	dc02      	bgt.n	800bbc8 <_dtoa_r+0xa78>
 800bbc2:	d1e0      	bne.n	800bb86 <_dtoa_r+0xa36>
 800bbc4:	07da      	lsls	r2, r3, #31
 800bbc6:	d5de      	bpl.n	800bb86 <_dtoa_r+0xa36>
 800bbc8:	2b39      	cmp	r3, #57	@ 0x39
 800bbca:	d1da      	bne.n	800bb82 <_dtoa_r+0xa32>
 800bbcc:	2339      	movs	r3, #57	@ 0x39
 800bbce:	f88b 3000 	strb.w	r3, [fp]
 800bbd2:	4633      	mov	r3, r6
 800bbd4:	461e      	mov	r6, r3
 800bbd6:	3b01      	subs	r3, #1
 800bbd8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800bbdc:	2a39      	cmp	r2, #57	@ 0x39
 800bbde:	d04e      	beq.n	800bc7e <_dtoa_r+0xb2e>
 800bbe0:	3201      	adds	r2, #1
 800bbe2:	701a      	strb	r2, [r3, #0]
 800bbe4:	e501      	b.n	800b5ea <_dtoa_r+0x49a>
 800bbe6:	2a00      	cmp	r2, #0
 800bbe8:	dd03      	ble.n	800bbf2 <_dtoa_r+0xaa2>
 800bbea:	2b39      	cmp	r3, #57	@ 0x39
 800bbec:	d0ee      	beq.n	800bbcc <_dtoa_r+0xa7c>
 800bbee:	3301      	adds	r3, #1
 800bbf0:	e7c9      	b.n	800bb86 <_dtoa_r+0xa36>
 800bbf2:	9a00      	ldr	r2, [sp, #0]
 800bbf4:	9908      	ldr	r1, [sp, #32]
 800bbf6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800bbfa:	428a      	cmp	r2, r1
 800bbfc:	d028      	beq.n	800bc50 <_dtoa_r+0xb00>
 800bbfe:	9902      	ldr	r1, [sp, #8]
 800bc00:	2300      	movs	r3, #0
 800bc02:	220a      	movs	r2, #10
 800bc04:	4648      	mov	r0, r9
 800bc06:	f000 fc6b 	bl	800c4e0 <__multadd>
 800bc0a:	42af      	cmp	r7, r5
 800bc0c:	9002      	str	r0, [sp, #8]
 800bc0e:	f04f 0300 	mov.w	r3, #0
 800bc12:	f04f 020a 	mov.w	r2, #10
 800bc16:	4639      	mov	r1, r7
 800bc18:	4648      	mov	r0, r9
 800bc1a:	d107      	bne.n	800bc2c <_dtoa_r+0xadc>
 800bc1c:	f000 fc60 	bl	800c4e0 <__multadd>
 800bc20:	4607      	mov	r7, r0
 800bc22:	4605      	mov	r5, r0
 800bc24:	9b00      	ldr	r3, [sp, #0]
 800bc26:	3301      	adds	r3, #1
 800bc28:	9300      	str	r3, [sp, #0]
 800bc2a:	e777      	b.n	800bb1c <_dtoa_r+0x9cc>
 800bc2c:	f000 fc58 	bl	800c4e0 <__multadd>
 800bc30:	4629      	mov	r1, r5
 800bc32:	4607      	mov	r7, r0
 800bc34:	2300      	movs	r3, #0
 800bc36:	220a      	movs	r2, #10
 800bc38:	4648      	mov	r0, r9
 800bc3a:	f000 fc51 	bl	800c4e0 <__multadd>
 800bc3e:	4605      	mov	r5, r0
 800bc40:	e7f0      	b.n	800bc24 <_dtoa_r+0xad4>
 800bc42:	f1bb 0f00 	cmp.w	fp, #0
 800bc46:	bfcc      	ite	gt
 800bc48:	465e      	movgt	r6, fp
 800bc4a:	2601      	movle	r6, #1
 800bc4c:	4456      	add	r6, sl
 800bc4e:	2700      	movs	r7, #0
 800bc50:	9902      	ldr	r1, [sp, #8]
 800bc52:	9300      	str	r3, [sp, #0]
 800bc54:	2201      	movs	r2, #1
 800bc56:	4648      	mov	r0, r9
 800bc58:	f000 fe30 	bl	800c8bc <__lshift>
 800bc5c:	4621      	mov	r1, r4
 800bc5e:	9002      	str	r0, [sp, #8]
 800bc60:	f000 fe98 	bl	800c994 <__mcmp>
 800bc64:	2800      	cmp	r0, #0
 800bc66:	dcb4      	bgt.n	800bbd2 <_dtoa_r+0xa82>
 800bc68:	d102      	bne.n	800bc70 <_dtoa_r+0xb20>
 800bc6a:	9b00      	ldr	r3, [sp, #0]
 800bc6c:	07db      	lsls	r3, r3, #31
 800bc6e:	d4b0      	bmi.n	800bbd2 <_dtoa_r+0xa82>
 800bc70:	4633      	mov	r3, r6
 800bc72:	461e      	mov	r6, r3
 800bc74:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bc78:	2a30      	cmp	r2, #48	@ 0x30
 800bc7a:	d0fa      	beq.n	800bc72 <_dtoa_r+0xb22>
 800bc7c:	e4b5      	b.n	800b5ea <_dtoa_r+0x49a>
 800bc7e:	459a      	cmp	sl, r3
 800bc80:	d1a8      	bne.n	800bbd4 <_dtoa_r+0xa84>
 800bc82:	2331      	movs	r3, #49	@ 0x31
 800bc84:	f108 0801 	add.w	r8, r8, #1
 800bc88:	f88a 3000 	strb.w	r3, [sl]
 800bc8c:	e4ad      	b.n	800b5ea <_dtoa_r+0x49a>
 800bc8e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bc90:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800bcec <_dtoa_r+0xb9c>
 800bc94:	b11b      	cbz	r3, 800bc9e <_dtoa_r+0xb4e>
 800bc96:	f10a 0308 	add.w	r3, sl, #8
 800bc9a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800bc9c:	6013      	str	r3, [r2, #0]
 800bc9e:	4650      	mov	r0, sl
 800bca0:	b017      	add	sp, #92	@ 0x5c
 800bca2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bca6:	9b07      	ldr	r3, [sp, #28]
 800bca8:	2b01      	cmp	r3, #1
 800bcaa:	f77f ae2e 	ble.w	800b90a <_dtoa_r+0x7ba>
 800bcae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bcb0:	9308      	str	r3, [sp, #32]
 800bcb2:	2001      	movs	r0, #1
 800bcb4:	e64d      	b.n	800b952 <_dtoa_r+0x802>
 800bcb6:	f1bb 0f00 	cmp.w	fp, #0
 800bcba:	f77f aed9 	ble.w	800ba70 <_dtoa_r+0x920>
 800bcbe:	4656      	mov	r6, sl
 800bcc0:	9802      	ldr	r0, [sp, #8]
 800bcc2:	4621      	mov	r1, r4
 800bcc4:	f7ff f9bc 	bl	800b040 <quorem>
 800bcc8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800bccc:	f806 3b01 	strb.w	r3, [r6], #1
 800bcd0:	eba6 020a 	sub.w	r2, r6, sl
 800bcd4:	4593      	cmp	fp, r2
 800bcd6:	ddb4      	ble.n	800bc42 <_dtoa_r+0xaf2>
 800bcd8:	9902      	ldr	r1, [sp, #8]
 800bcda:	2300      	movs	r3, #0
 800bcdc:	220a      	movs	r2, #10
 800bcde:	4648      	mov	r0, r9
 800bce0:	f000 fbfe 	bl	800c4e0 <__multadd>
 800bce4:	9002      	str	r0, [sp, #8]
 800bce6:	e7eb      	b.n	800bcc0 <_dtoa_r+0xb70>
 800bce8:	0800db56 	.word	0x0800db56
 800bcec:	0800dada 	.word	0x0800dada

0800bcf0 <_free_r>:
 800bcf0:	b538      	push	{r3, r4, r5, lr}
 800bcf2:	4605      	mov	r5, r0
 800bcf4:	2900      	cmp	r1, #0
 800bcf6:	d041      	beq.n	800bd7c <_free_r+0x8c>
 800bcf8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bcfc:	1f0c      	subs	r4, r1, #4
 800bcfe:	2b00      	cmp	r3, #0
 800bd00:	bfb8      	it	lt
 800bd02:	18e4      	addlt	r4, r4, r3
 800bd04:	f7fd fb52 	bl	80093ac <__malloc_lock>
 800bd08:	4a1d      	ldr	r2, [pc, #116]	@ (800bd80 <_free_r+0x90>)
 800bd0a:	6813      	ldr	r3, [r2, #0]
 800bd0c:	b933      	cbnz	r3, 800bd1c <_free_r+0x2c>
 800bd0e:	6063      	str	r3, [r4, #4]
 800bd10:	6014      	str	r4, [r2, #0]
 800bd12:	4628      	mov	r0, r5
 800bd14:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bd18:	f7fd bb4e 	b.w	80093b8 <__malloc_unlock>
 800bd1c:	42a3      	cmp	r3, r4
 800bd1e:	d908      	bls.n	800bd32 <_free_r+0x42>
 800bd20:	6820      	ldr	r0, [r4, #0]
 800bd22:	1821      	adds	r1, r4, r0
 800bd24:	428b      	cmp	r3, r1
 800bd26:	bf01      	itttt	eq
 800bd28:	6819      	ldreq	r1, [r3, #0]
 800bd2a:	685b      	ldreq	r3, [r3, #4]
 800bd2c:	1809      	addeq	r1, r1, r0
 800bd2e:	6021      	streq	r1, [r4, #0]
 800bd30:	e7ed      	b.n	800bd0e <_free_r+0x1e>
 800bd32:	461a      	mov	r2, r3
 800bd34:	685b      	ldr	r3, [r3, #4]
 800bd36:	b10b      	cbz	r3, 800bd3c <_free_r+0x4c>
 800bd38:	42a3      	cmp	r3, r4
 800bd3a:	d9fa      	bls.n	800bd32 <_free_r+0x42>
 800bd3c:	6811      	ldr	r1, [r2, #0]
 800bd3e:	1850      	adds	r0, r2, r1
 800bd40:	42a0      	cmp	r0, r4
 800bd42:	d10b      	bne.n	800bd5c <_free_r+0x6c>
 800bd44:	6820      	ldr	r0, [r4, #0]
 800bd46:	4401      	add	r1, r0
 800bd48:	1850      	adds	r0, r2, r1
 800bd4a:	4283      	cmp	r3, r0
 800bd4c:	6011      	str	r1, [r2, #0]
 800bd4e:	d1e0      	bne.n	800bd12 <_free_r+0x22>
 800bd50:	6818      	ldr	r0, [r3, #0]
 800bd52:	685b      	ldr	r3, [r3, #4]
 800bd54:	6053      	str	r3, [r2, #4]
 800bd56:	4408      	add	r0, r1
 800bd58:	6010      	str	r0, [r2, #0]
 800bd5a:	e7da      	b.n	800bd12 <_free_r+0x22>
 800bd5c:	d902      	bls.n	800bd64 <_free_r+0x74>
 800bd5e:	230c      	movs	r3, #12
 800bd60:	602b      	str	r3, [r5, #0]
 800bd62:	e7d6      	b.n	800bd12 <_free_r+0x22>
 800bd64:	6820      	ldr	r0, [r4, #0]
 800bd66:	1821      	adds	r1, r4, r0
 800bd68:	428b      	cmp	r3, r1
 800bd6a:	bf04      	itt	eq
 800bd6c:	6819      	ldreq	r1, [r3, #0]
 800bd6e:	685b      	ldreq	r3, [r3, #4]
 800bd70:	6063      	str	r3, [r4, #4]
 800bd72:	bf04      	itt	eq
 800bd74:	1809      	addeq	r1, r1, r0
 800bd76:	6021      	streq	r1, [r4, #0]
 800bd78:	6054      	str	r4, [r2, #4]
 800bd7a:	e7ca      	b.n	800bd12 <_free_r+0x22>
 800bd7c:	bd38      	pop	{r3, r4, r5, pc}
 800bd7e:	bf00      	nop
 800bd80:	200046e8 	.word	0x200046e8

0800bd84 <rshift>:
 800bd84:	6903      	ldr	r3, [r0, #16]
 800bd86:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800bd8a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800bd8e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800bd92:	f100 0414 	add.w	r4, r0, #20
 800bd96:	dd45      	ble.n	800be24 <rshift+0xa0>
 800bd98:	f011 011f 	ands.w	r1, r1, #31
 800bd9c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800bda0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800bda4:	d10c      	bne.n	800bdc0 <rshift+0x3c>
 800bda6:	f100 0710 	add.w	r7, r0, #16
 800bdaa:	4629      	mov	r1, r5
 800bdac:	42b1      	cmp	r1, r6
 800bdae:	d334      	bcc.n	800be1a <rshift+0x96>
 800bdb0:	1a9b      	subs	r3, r3, r2
 800bdb2:	009b      	lsls	r3, r3, #2
 800bdb4:	1eea      	subs	r2, r5, #3
 800bdb6:	4296      	cmp	r6, r2
 800bdb8:	bf38      	it	cc
 800bdba:	2300      	movcc	r3, #0
 800bdbc:	4423      	add	r3, r4
 800bdbe:	e015      	b.n	800bdec <rshift+0x68>
 800bdc0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800bdc4:	f1c1 0820 	rsb	r8, r1, #32
 800bdc8:	40cf      	lsrs	r7, r1
 800bdca:	f105 0e04 	add.w	lr, r5, #4
 800bdce:	46a1      	mov	r9, r4
 800bdd0:	4576      	cmp	r6, lr
 800bdd2:	46f4      	mov	ip, lr
 800bdd4:	d815      	bhi.n	800be02 <rshift+0x7e>
 800bdd6:	1a9a      	subs	r2, r3, r2
 800bdd8:	0092      	lsls	r2, r2, #2
 800bdda:	3a04      	subs	r2, #4
 800bddc:	3501      	adds	r5, #1
 800bdde:	42ae      	cmp	r6, r5
 800bde0:	bf38      	it	cc
 800bde2:	2200      	movcc	r2, #0
 800bde4:	18a3      	adds	r3, r4, r2
 800bde6:	50a7      	str	r7, [r4, r2]
 800bde8:	b107      	cbz	r7, 800bdec <rshift+0x68>
 800bdea:	3304      	adds	r3, #4
 800bdec:	1b1a      	subs	r2, r3, r4
 800bdee:	42a3      	cmp	r3, r4
 800bdf0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800bdf4:	bf08      	it	eq
 800bdf6:	2300      	moveq	r3, #0
 800bdf8:	6102      	str	r2, [r0, #16]
 800bdfa:	bf08      	it	eq
 800bdfc:	6143      	streq	r3, [r0, #20]
 800bdfe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800be02:	f8dc c000 	ldr.w	ip, [ip]
 800be06:	fa0c fc08 	lsl.w	ip, ip, r8
 800be0a:	ea4c 0707 	orr.w	r7, ip, r7
 800be0e:	f849 7b04 	str.w	r7, [r9], #4
 800be12:	f85e 7b04 	ldr.w	r7, [lr], #4
 800be16:	40cf      	lsrs	r7, r1
 800be18:	e7da      	b.n	800bdd0 <rshift+0x4c>
 800be1a:	f851 cb04 	ldr.w	ip, [r1], #4
 800be1e:	f847 cf04 	str.w	ip, [r7, #4]!
 800be22:	e7c3      	b.n	800bdac <rshift+0x28>
 800be24:	4623      	mov	r3, r4
 800be26:	e7e1      	b.n	800bdec <rshift+0x68>

0800be28 <__hexdig_fun>:
 800be28:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800be2c:	2b09      	cmp	r3, #9
 800be2e:	d802      	bhi.n	800be36 <__hexdig_fun+0xe>
 800be30:	3820      	subs	r0, #32
 800be32:	b2c0      	uxtb	r0, r0
 800be34:	4770      	bx	lr
 800be36:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800be3a:	2b05      	cmp	r3, #5
 800be3c:	d801      	bhi.n	800be42 <__hexdig_fun+0x1a>
 800be3e:	3847      	subs	r0, #71	@ 0x47
 800be40:	e7f7      	b.n	800be32 <__hexdig_fun+0xa>
 800be42:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800be46:	2b05      	cmp	r3, #5
 800be48:	d801      	bhi.n	800be4e <__hexdig_fun+0x26>
 800be4a:	3827      	subs	r0, #39	@ 0x27
 800be4c:	e7f1      	b.n	800be32 <__hexdig_fun+0xa>
 800be4e:	2000      	movs	r0, #0
 800be50:	4770      	bx	lr
	...

0800be54 <__gethex>:
 800be54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be58:	b085      	sub	sp, #20
 800be5a:	468a      	mov	sl, r1
 800be5c:	9302      	str	r3, [sp, #8]
 800be5e:	680b      	ldr	r3, [r1, #0]
 800be60:	9001      	str	r0, [sp, #4]
 800be62:	4690      	mov	r8, r2
 800be64:	1c9c      	adds	r4, r3, #2
 800be66:	46a1      	mov	r9, r4
 800be68:	f814 0b01 	ldrb.w	r0, [r4], #1
 800be6c:	2830      	cmp	r0, #48	@ 0x30
 800be6e:	d0fa      	beq.n	800be66 <__gethex+0x12>
 800be70:	eba9 0303 	sub.w	r3, r9, r3
 800be74:	f1a3 0b02 	sub.w	fp, r3, #2
 800be78:	f7ff ffd6 	bl	800be28 <__hexdig_fun>
 800be7c:	4605      	mov	r5, r0
 800be7e:	2800      	cmp	r0, #0
 800be80:	d168      	bne.n	800bf54 <__gethex+0x100>
 800be82:	49a0      	ldr	r1, [pc, #640]	@ (800c104 <__gethex+0x2b0>)
 800be84:	2201      	movs	r2, #1
 800be86:	4648      	mov	r0, r9
 800be88:	f7fe ffcc 	bl	800ae24 <strncmp>
 800be8c:	4607      	mov	r7, r0
 800be8e:	2800      	cmp	r0, #0
 800be90:	d167      	bne.n	800bf62 <__gethex+0x10e>
 800be92:	f899 0001 	ldrb.w	r0, [r9, #1]
 800be96:	4626      	mov	r6, r4
 800be98:	f7ff ffc6 	bl	800be28 <__hexdig_fun>
 800be9c:	2800      	cmp	r0, #0
 800be9e:	d062      	beq.n	800bf66 <__gethex+0x112>
 800bea0:	4623      	mov	r3, r4
 800bea2:	7818      	ldrb	r0, [r3, #0]
 800bea4:	2830      	cmp	r0, #48	@ 0x30
 800bea6:	4699      	mov	r9, r3
 800bea8:	f103 0301 	add.w	r3, r3, #1
 800beac:	d0f9      	beq.n	800bea2 <__gethex+0x4e>
 800beae:	f7ff ffbb 	bl	800be28 <__hexdig_fun>
 800beb2:	fab0 f580 	clz	r5, r0
 800beb6:	096d      	lsrs	r5, r5, #5
 800beb8:	f04f 0b01 	mov.w	fp, #1
 800bebc:	464a      	mov	r2, r9
 800bebe:	4616      	mov	r6, r2
 800bec0:	3201      	adds	r2, #1
 800bec2:	7830      	ldrb	r0, [r6, #0]
 800bec4:	f7ff ffb0 	bl	800be28 <__hexdig_fun>
 800bec8:	2800      	cmp	r0, #0
 800beca:	d1f8      	bne.n	800bebe <__gethex+0x6a>
 800becc:	498d      	ldr	r1, [pc, #564]	@ (800c104 <__gethex+0x2b0>)
 800bece:	2201      	movs	r2, #1
 800bed0:	4630      	mov	r0, r6
 800bed2:	f7fe ffa7 	bl	800ae24 <strncmp>
 800bed6:	2800      	cmp	r0, #0
 800bed8:	d13f      	bne.n	800bf5a <__gethex+0x106>
 800beda:	b944      	cbnz	r4, 800beee <__gethex+0x9a>
 800bedc:	1c74      	adds	r4, r6, #1
 800bede:	4622      	mov	r2, r4
 800bee0:	4616      	mov	r6, r2
 800bee2:	3201      	adds	r2, #1
 800bee4:	7830      	ldrb	r0, [r6, #0]
 800bee6:	f7ff ff9f 	bl	800be28 <__hexdig_fun>
 800beea:	2800      	cmp	r0, #0
 800beec:	d1f8      	bne.n	800bee0 <__gethex+0x8c>
 800beee:	1ba4      	subs	r4, r4, r6
 800bef0:	00a7      	lsls	r7, r4, #2
 800bef2:	7833      	ldrb	r3, [r6, #0]
 800bef4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800bef8:	2b50      	cmp	r3, #80	@ 0x50
 800befa:	d13e      	bne.n	800bf7a <__gethex+0x126>
 800befc:	7873      	ldrb	r3, [r6, #1]
 800befe:	2b2b      	cmp	r3, #43	@ 0x2b
 800bf00:	d033      	beq.n	800bf6a <__gethex+0x116>
 800bf02:	2b2d      	cmp	r3, #45	@ 0x2d
 800bf04:	d034      	beq.n	800bf70 <__gethex+0x11c>
 800bf06:	1c71      	adds	r1, r6, #1
 800bf08:	2400      	movs	r4, #0
 800bf0a:	7808      	ldrb	r0, [r1, #0]
 800bf0c:	f7ff ff8c 	bl	800be28 <__hexdig_fun>
 800bf10:	1e43      	subs	r3, r0, #1
 800bf12:	b2db      	uxtb	r3, r3
 800bf14:	2b18      	cmp	r3, #24
 800bf16:	d830      	bhi.n	800bf7a <__gethex+0x126>
 800bf18:	f1a0 0210 	sub.w	r2, r0, #16
 800bf1c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800bf20:	f7ff ff82 	bl	800be28 <__hexdig_fun>
 800bf24:	f100 3cff 	add.w	ip, r0, #4294967295
 800bf28:	fa5f fc8c 	uxtb.w	ip, ip
 800bf2c:	f1bc 0f18 	cmp.w	ip, #24
 800bf30:	f04f 030a 	mov.w	r3, #10
 800bf34:	d91e      	bls.n	800bf74 <__gethex+0x120>
 800bf36:	b104      	cbz	r4, 800bf3a <__gethex+0xe6>
 800bf38:	4252      	negs	r2, r2
 800bf3a:	4417      	add	r7, r2
 800bf3c:	f8ca 1000 	str.w	r1, [sl]
 800bf40:	b1ed      	cbz	r5, 800bf7e <__gethex+0x12a>
 800bf42:	f1bb 0f00 	cmp.w	fp, #0
 800bf46:	bf0c      	ite	eq
 800bf48:	2506      	moveq	r5, #6
 800bf4a:	2500      	movne	r5, #0
 800bf4c:	4628      	mov	r0, r5
 800bf4e:	b005      	add	sp, #20
 800bf50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf54:	2500      	movs	r5, #0
 800bf56:	462c      	mov	r4, r5
 800bf58:	e7b0      	b.n	800bebc <__gethex+0x68>
 800bf5a:	2c00      	cmp	r4, #0
 800bf5c:	d1c7      	bne.n	800beee <__gethex+0x9a>
 800bf5e:	4627      	mov	r7, r4
 800bf60:	e7c7      	b.n	800bef2 <__gethex+0x9e>
 800bf62:	464e      	mov	r6, r9
 800bf64:	462f      	mov	r7, r5
 800bf66:	2501      	movs	r5, #1
 800bf68:	e7c3      	b.n	800bef2 <__gethex+0x9e>
 800bf6a:	2400      	movs	r4, #0
 800bf6c:	1cb1      	adds	r1, r6, #2
 800bf6e:	e7cc      	b.n	800bf0a <__gethex+0xb6>
 800bf70:	2401      	movs	r4, #1
 800bf72:	e7fb      	b.n	800bf6c <__gethex+0x118>
 800bf74:	fb03 0002 	mla	r0, r3, r2, r0
 800bf78:	e7ce      	b.n	800bf18 <__gethex+0xc4>
 800bf7a:	4631      	mov	r1, r6
 800bf7c:	e7de      	b.n	800bf3c <__gethex+0xe8>
 800bf7e:	eba6 0309 	sub.w	r3, r6, r9
 800bf82:	3b01      	subs	r3, #1
 800bf84:	4629      	mov	r1, r5
 800bf86:	2b07      	cmp	r3, #7
 800bf88:	dc0a      	bgt.n	800bfa0 <__gethex+0x14c>
 800bf8a:	9801      	ldr	r0, [sp, #4]
 800bf8c:	f000 fa46 	bl	800c41c <_Balloc>
 800bf90:	4604      	mov	r4, r0
 800bf92:	b940      	cbnz	r0, 800bfa6 <__gethex+0x152>
 800bf94:	4b5c      	ldr	r3, [pc, #368]	@ (800c108 <__gethex+0x2b4>)
 800bf96:	4602      	mov	r2, r0
 800bf98:	21e4      	movs	r1, #228	@ 0xe4
 800bf9a:	485c      	ldr	r0, [pc, #368]	@ (800c10c <__gethex+0x2b8>)
 800bf9c:	f001 fad8 	bl	800d550 <__assert_func>
 800bfa0:	3101      	adds	r1, #1
 800bfa2:	105b      	asrs	r3, r3, #1
 800bfa4:	e7ef      	b.n	800bf86 <__gethex+0x132>
 800bfa6:	f100 0a14 	add.w	sl, r0, #20
 800bfaa:	2300      	movs	r3, #0
 800bfac:	4655      	mov	r5, sl
 800bfae:	469b      	mov	fp, r3
 800bfb0:	45b1      	cmp	r9, r6
 800bfb2:	d337      	bcc.n	800c024 <__gethex+0x1d0>
 800bfb4:	f845 bb04 	str.w	fp, [r5], #4
 800bfb8:	eba5 050a 	sub.w	r5, r5, sl
 800bfbc:	10ad      	asrs	r5, r5, #2
 800bfbe:	6125      	str	r5, [r4, #16]
 800bfc0:	4658      	mov	r0, fp
 800bfc2:	f000 fb1d 	bl	800c600 <__hi0bits>
 800bfc6:	016d      	lsls	r5, r5, #5
 800bfc8:	f8d8 6000 	ldr.w	r6, [r8]
 800bfcc:	1a2d      	subs	r5, r5, r0
 800bfce:	42b5      	cmp	r5, r6
 800bfd0:	dd54      	ble.n	800c07c <__gethex+0x228>
 800bfd2:	1bad      	subs	r5, r5, r6
 800bfd4:	4629      	mov	r1, r5
 800bfd6:	4620      	mov	r0, r4
 800bfd8:	f000 fea9 	bl	800cd2e <__any_on>
 800bfdc:	4681      	mov	r9, r0
 800bfde:	b178      	cbz	r0, 800c000 <__gethex+0x1ac>
 800bfe0:	1e6b      	subs	r3, r5, #1
 800bfe2:	1159      	asrs	r1, r3, #5
 800bfe4:	f003 021f 	and.w	r2, r3, #31
 800bfe8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800bfec:	f04f 0901 	mov.w	r9, #1
 800bff0:	fa09 f202 	lsl.w	r2, r9, r2
 800bff4:	420a      	tst	r2, r1
 800bff6:	d003      	beq.n	800c000 <__gethex+0x1ac>
 800bff8:	454b      	cmp	r3, r9
 800bffa:	dc36      	bgt.n	800c06a <__gethex+0x216>
 800bffc:	f04f 0902 	mov.w	r9, #2
 800c000:	4629      	mov	r1, r5
 800c002:	4620      	mov	r0, r4
 800c004:	f7ff febe 	bl	800bd84 <rshift>
 800c008:	442f      	add	r7, r5
 800c00a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c00e:	42bb      	cmp	r3, r7
 800c010:	da42      	bge.n	800c098 <__gethex+0x244>
 800c012:	9801      	ldr	r0, [sp, #4]
 800c014:	4621      	mov	r1, r4
 800c016:	f000 fa41 	bl	800c49c <_Bfree>
 800c01a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c01c:	2300      	movs	r3, #0
 800c01e:	6013      	str	r3, [r2, #0]
 800c020:	25a3      	movs	r5, #163	@ 0xa3
 800c022:	e793      	b.n	800bf4c <__gethex+0xf8>
 800c024:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800c028:	2a2e      	cmp	r2, #46	@ 0x2e
 800c02a:	d012      	beq.n	800c052 <__gethex+0x1fe>
 800c02c:	2b20      	cmp	r3, #32
 800c02e:	d104      	bne.n	800c03a <__gethex+0x1e6>
 800c030:	f845 bb04 	str.w	fp, [r5], #4
 800c034:	f04f 0b00 	mov.w	fp, #0
 800c038:	465b      	mov	r3, fp
 800c03a:	7830      	ldrb	r0, [r6, #0]
 800c03c:	9303      	str	r3, [sp, #12]
 800c03e:	f7ff fef3 	bl	800be28 <__hexdig_fun>
 800c042:	9b03      	ldr	r3, [sp, #12]
 800c044:	f000 000f 	and.w	r0, r0, #15
 800c048:	4098      	lsls	r0, r3
 800c04a:	ea4b 0b00 	orr.w	fp, fp, r0
 800c04e:	3304      	adds	r3, #4
 800c050:	e7ae      	b.n	800bfb0 <__gethex+0x15c>
 800c052:	45b1      	cmp	r9, r6
 800c054:	d8ea      	bhi.n	800c02c <__gethex+0x1d8>
 800c056:	492b      	ldr	r1, [pc, #172]	@ (800c104 <__gethex+0x2b0>)
 800c058:	9303      	str	r3, [sp, #12]
 800c05a:	2201      	movs	r2, #1
 800c05c:	4630      	mov	r0, r6
 800c05e:	f7fe fee1 	bl	800ae24 <strncmp>
 800c062:	9b03      	ldr	r3, [sp, #12]
 800c064:	2800      	cmp	r0, #0
 800c066:	d1e1      	bne.n	800c02c <__gethex+0x1d8>
 800c068:	e7a2      	b.n	800bfb0 <__gethex+0x15c>
 800c06a:	1ea9      	subs	r1, r5, #2
 800c06c:	4620      	mov	r0, r4
 800c06e:	f000 fe5e 	bl	800cd2e <__any_on>
 800c072:	2800      	cmp	r0, #0
 800c074:	d0c2      	beq.n	800bffc <__gethex+0x1a8>
 800c076:	f04f 0903 	mov.w	r9, #3
 800c07a:	e7c1      	b.n	800c000 <__gethex+0x1ac>
 800c07c:	da09      	bge.n	800c092 <__gethex+0x23e>
 800c07e:	1b75      	subs	r5, r6, r5
 800c080:	4621      	mov	r1, r4
 800c082:	9801      	ldr	r0, [sp, #4]
 800c084:	462a      	mov	r2, r5
 800c086:	f000 fc19 	bl	800c8bc <__lshift>
 800c08a:	1b7f      	subs	r7, r7, r5
 800c08c:	4604      	mov	r4, r0
 800c08e:	f100 0a14 	add.w	sl, r0, #20
 800c092:	f04f 0900 	mov.w	r9, #0
 800c096:	e7b8      	b.n	800c00a <__gethex+0x1b6>
 800c098:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800c09c:	42bd      	cmp	r5, r7
 800c09e:	dd6f      	ble.n	800c180 <__gethex+0x32c>
 800c0a0:	1bed      	subs	r5, r5, r7
 800c0a2:	42ae      	cmp	r6, r5
 800c0a4:	dc34      	bgt.n	800c110 <__gethex+0x2bc>
 800c0a6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c0aa:	2b02      	cmp	r3, #2
 800c0ac:	d022      	beq.n	800c0f4 <__gethex+0x2a0>
 800c0ae:	2b03      	cmp	r3, #3
 800c0b0:	d024      	beq.n	800c0fc <__gethex+0x2a8>
 800c0b2:	2b01      	cmp	r3, #1
 800c0b4:	d115      	bne.n	800c0e2 <__gethex+0x28e>
 800c0b6:	42ae      	cmp	r6, r5
 800c0b8:	d113      	bne.n	800c0e2 <__gethex+0x28e>
 800c0ba:	2e01      	cmp	r6, #1
 800c0bc:	d10b      	bne.n	800c0d6 <__gethex+0x282>
 800c0be:	9a02      	ldr	r2, [sp, #8]
 800c0c0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c0c4:	6013      	str	r3, [r2, #0]
 800c0c6:	2301      	movs	r3, #1
 800c0c8:	6123      	str	r3, [r4, #16]
 800c0ca:	f8ca 3000 	str.w	r3, [sl]
 800c0ce:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c0d0:	2562      	movs	r5, #98	@ 0x62
 800c0d2:	601c      	str	r4, [r3, #0]
 800c0d4:	e73a      	b.n	800bf4c <__gethex+0xf8>
 800c0d6:	1e71      	subs	r1, r6, #1
 800c0d8:	4620      	mov	r0, r4
 800c0da:	f000 fe28 	bl	800cd2e <__any_on>
 800c0de:	2800      	cmp	r0, #0
 800c0e0:	d1ed      	bne.n	800c0be <__gethex+0x26a>
 800c0e2:	9801      	ldr	r0, [sp, #4]
 800c0e4:	4621      	mov	r1, r4
 800c0e6:	f000 f9d9 	bl	800c49c <_Bfree>
 800c0ea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c0ec:	2300      	movs	r3, #0
 800c0ee:	6013      	str	r3, [r2, #0]
 800c0f0:	2550      	movs	r5, #80	@ 0x50
 800c0f2:	e72b      	b.n	800bf4c <__gethex+0xf8>
 800c0f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c0f6:	2b00      	cmp	r3, #0
 800c0f8:	d1f3      	bne.n	800c0e2 <__gethex+0x28e>
 800c0fa:	e7e0      	b.n	800c0be <__gethex+0x26a>
 800c0fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c0fe:	2b00      	cmp	r3, #0
 800c100:	d1dd      	bne.n	800c0be <__gethex+0x26a>
 800c102:	e7ee      	b.n	800c0e2 <__gethex+0x28e>
 800c104:	0800da9c 	.word	0x0800da9c
 800c108:	0800db56 	.word	0x0800db56
 800c10c:	0800db67 	.word	0x0800db67
 800c110:	1e6f      	subs	r7, r5, #1
 800c112:	f1b9 0f00 	cmp.w	r9, #0
 800c116:	d130      	bne.n	800c17a <__gethex+0x326>
 800c118:	b127      	cbz	r7, 800c124 <__gethex+0x2d0>
 800c11a:	4639      	mov	r1, r7
 800c11c:	4620      	mov	r0, r4
 800c11e:	f000 fe06 	bl	800cd2e <__any_on>
 800c122:	4681      	mov	r9, r0
 800c124:	117a      	asrs	r2, r7, #5
 800c126:	2301      	movs	r3, #1
 800c128:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800c12c:	f007 071f 	and.w	r7, r7, #31
 800c130:	40bb      	lsls	r3, r7
 800c132:	4213      	tst	r3, r2
 800c134:	4629      	mov	r1, r5
 800c136:	4620      	mov	r0, r4
 800c138:	bf18      	it	ne
 800c13a:	f049 0902 	orrne.w	r9, r9, #2
 800c13e:	f7ff fe21 	bl	800bd84 <rshift>
 800c142:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800c146:	1b76      	subs	r6, r6, r5
 800c148:	2502      	movs	r5, #2
 800c14a:	f1b9 0f00 	cmp.w	r9, #0
 800c14e:	d047      	beq.n	800c1e0 <__gethex+0x38c>
 800c150:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c154:	2b02      	cmp	r3, #2
 800c156:	d015      	beq.n	800c184 <__gethex+0x330>
 800c158:	2b03      	cmp	r3, #3
 800c15a:	d017      	beq.n	800c18c <__gethex+0x338>
 800c15c:	2b01      	cmp	r3, #1
 800c15e:	d109      	bne.n	800c174 <__gethex+0x320>
 800c160:	f019 0f02 	tst.w	r9, #2
 800c164:	d006      	beq.n	800c174 <__gethex+0x320>
 800c166:	f8da 3000 	ldr.w	r3, [sl]
 800c16a:	ea49 0903 	orr.w	r9, r9, r3
 800c16e:	f019 0f01 	tst.w	r9, #1
 800c172:	d10e      	bne.n	800c192 <__gethex+0x33e>
 800c174:	f045 0510 	orr.w	r5, r5, #16
 800c178:	e032      	b.n	800c1e0 <__gethex+0x38c>
 800c17a:	f04f 0901 	mov.w	r9, #1
 800c17e:	e7d1      	b.n	800c124 <__gethex+0x2d0>
 800c180:	2501      	movs	r5, #1
 800c182:	e7e2      	b.n	800c14a <__gethex+0x2f6>
 800c184:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c186:	f1c3 0301 	rsb	r3, r3, #1
 800c18a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c18c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c18e:	2b00      	cmp	r3, #0
 800c190:	d0f0      	beq.n	800c174 <__gethex+0x320>
 800c192:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c196:	f104 0314 	add.w	r3, r4, #20
 800c19a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800c19e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800c1a2:	f04f 0c00 	mov.w	ip, #0
 800c1a6:	4618      	mov	r0, r3
 800c1a8:	f853 2b04 	ldr.w	r2, [r3], #4
 800c1ac:	f1b2 3fff 	cmp.w	r2, #4294967295
 800c1b0:	d01b      	beq.n	800c1ea <__gethex+0x396>
 800c1b2:	3201      	adds	r2, #1
 800c1b4:	6002      	str	r2, [r0, #0]
 800c1b6:	2d02      	cmp	r5, #2
 800c1b8:	f104 0314 	add.w	r3, r4, #20
 800c1bc:	d13c      	bne.n	800c238 <__gethex+0x3e4>
 800c1be:	f8d8 2000 	ldr.w	r2, [r8]
 800c1c2:	3a01      	subs	r2, #1
 800c1c4:	42b2      	cmp	r2, r6
 800c1c6:	d109      	bne.n	800c1dc <__gethex+0x388>
 800c1c8:	1171      	asrs	r1, r6, #5
 800c1ca:	2201      	movs	r2, #1
 800c1cc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c1d0:	f006 061f 	and.w	r6, r6, #31
 800c1d4:	fa02 f606 	lsl.w	r6, r2, r6
 800c1d8:	421e      	tst	r6, r3
 800c1da:	d13a      	bne.n	800c252 <__gethex+0x3fe>
 800c1dc:	f045 0520 	orr.w	r5, r5, #32
 800c1e0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c1e2:	601c      	str	r4, [r3, #0]
 800c1e4:	9b02      	ldr	r3, [sp, #8]
 800c1e6:	601f      	str	r7, [r3, #0]
 800c1e8:	e6b0      	b.n	800bf4c <__gethex+0xf8>
 800c1ea:	4299      	cmp	r1, r3
 800c1ec:	f843 cc04 	str.w	ip, [r3, #-4]
 800c1f0:	d8d9      	bhi.n	800c1a6 <__gethex+0x352>
 800c1f2:	68a3      	ldr	r3, [r4, #8]
 800c1f4:	459b      	cmp	fp, r3
 800c1f6:	db17      	blt.n	800c228 <__gethex+0x3d4>
 800c1f8:	6861      	ldr	r1, [r4, #4]
 800c1fa:	9801      	ldr	r0, [sp, #4]
 800c1fc:	3101      	adds	r1, #1
 800c1fe:	f000 f90d 	bl	800c41c <_Balloc>
 800c202:	4681      	mov	r9, r0
 800c204:	b918      	cbnz	r0, 800c20e <__gethex+0x3ba>
 800c206:	4b1a      	ldr	r3, [pc, #104]	@ (800c270 <__gethex+0x41c>)
 800c208:	4602      	mov	r2, r0
 800c20a:	2184      	movs	r1, #132	@ 0x84
 800c20c:	e6c5      	b.n	800bf9a <__gethex+0x146>
 800c20e:	6922      	ldr	r2, [r4, #16]
 800c210:	3202      	adds	r2, #2
 800c212:	f104 010c 	add.w	r1, r4, #12
 800c216:	0092      	lsls	r2, r2, #2
 800c218:	300c      	adds	r0, #12
 800c21a:	f7fe fefa 	bl	800b012 <memcpy>
 800c21e:	4621      	mov	r1, r4
 800c220:	9801      	ldr	r0, [sp, #4]
 800c222:	f000 f93b 	bl	800c49c <_Bfree>
 800c226:	464c      	mov	r4, r9
 800c228:	6923      	ldr	r3, [r4, #16]
 800c22a:	1c5a      	adds	r2, r3, #1
 800c22c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c230:	6122      	str	r2, [r4, #16]
 800c232:	2201      	movs	r2, #1
 800c234:	615a      	str	r2, [r3, #20]
 800c236:	e7be      	b.n	800c1b6 <__gethex+0x362>
 800c238:	6922      	ldr	r2, [r4, #16]
 800c23a:	455a      	cmp	r2, fp
 800c23c:	dd0b      	ble.n	800c256 <__gethex+0x402>
 800c23e:	2101      	movs	r1, #1
 800c240:	4620      	mov	r0, r4
 800c242:	f7ff fd9f 	bl	800bd84 <rshift>
 800c246:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c24a:	3701      	adds	r7, #1
 800c24c:	42bb      	cmp	r3, r7
 800c24e:	f6ff aee0 	blt.w	800c012 <__gethex+0x1be>
 800c252:	2501      	movs	r5, #1
 800c254:	e7c2      	b.n	800c1dc <__gethex+0x388>
 800c256:	f016 061f 	ands.w	r6, r6, #31
 800c25a:	d0fa      	beq.n	800c252 <__gethex+0x3fe>
 800c25c:	4453      	add	r3, sl
 800c25e:	f1c6 0620 	rsb	r6, r6, #32
 800c262:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800c266:	f000 f9cb 	bl	800c600 <__hi0bits>
 800c26a:	42b0      	cmp	r0, r6
 800c26c:	dbe7      	blt.n	800c23e <__gethex+0x3ea>
 800c26e:	e7f0      	b.n	800c252 <__gethex+0x3fe>
 800c270:	0800db56 	.word	0x0800db56

0800c274 <L_shift>:
 800c274:	f1c2 0208 	rsb	r2, r2, #8
 800c278:	0092      	lsls	r2, r2, #2
 800c27a:	b570      	push	{r4, r5, r6, lr}
 800c27c:	f1c2 0620 	rsb	r6, r2, #32
 800c280:	6843      	ldr	r3, [r0, #4]
 800c282:	6804      	ldr	r4, [r0, #0]
 800c284:	fa03 f506 	lsl.w	r5, r3, r6
 800c288:	432c      	orrs	r4, r5
 800c28a:	40d3      	lsrs	r3, r2
 800c28c:	6004      	str	r4, [r0, #0]
 800c28e:	f840 3f04 	str.w	r3, [r0, #4]!
 800c292:	4288      	cmp	r0, r1
 800c294:	d3f4      	bcc.n	800c280 <L_shift+0xc>
 800c296:	bd70      	pop	{r4, r5, r6, pc}

0800c298 <__match>:
 800c298:	b530      	push	{r4, r5, lr}
 800c29a:	6803      	ldr	r3, [r0, #0]
 800c29c:	3301      	adds	r3, #1
 800c29e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c2a2:	b914      	cbnz	r4, 800c2aa <__match+0x12>
 800c2a4:	6003      	str	r3, [r0, #0]
 800c2a6:	2001      	movs	r0, #1
 800c2a8:	bd30      	pop	{r4, r5, pc}
 800c2aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c2ae:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800c2b2:	2d19      	cmp	r5, #25
 800c2b4:	bf98      	it	ls
 800c2b6:	3220      	addls	r2, #32
 800c2b8:	42a2      	cmp	r2, r4
 800c2ba:	d0f0      	beq.n	800c29e <__match+0x6>
 800c2bc:	2000      	movs	r0, #0
 800c2be:	e7f3      	b.n	800c2a8 <__match+0x10>

0800c2c0 <__hexnan>:
 800c2c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2c4:	680b      	ldr	r3, [r1, #0]
 800c2c6:	6801      	ldr	r1, [r0, #0]
 800c2c8:	115e      	asrs	r6, r3, #5
 800c2ca:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c2ce:	f013 031f 	ands.w	r3, r3, #31
 800c2d2:	b087      	sub	sp, #28
 800c2d4:	bf18      	it	ne
 800c2d6:	3604      	addne	r6, #4
 800c2d8:	2500      	movs	r5, #0
 800c2da:	1f37      	subs	r7, r6, #4
 800c2dc:	4682      	mov	sl, r0
 800c2de:	4690      	mov	r8, r2
 800c2e0:	9301      	str	r3, [sp, #4]
 800c2e2:	f846 5c04 	str.w	r5, [r6, #-4]
 800c2e6:	46b9      	mov	r9, r7
 800c2e8:	463c      	mov	r4, r7
 800c2ea:	9502      	str	r5, [sp, #8]
 800c2ec:	46ab      	mov	fp, r5
 800c2ee:	784a      	ldrb	r2, [r1, #1]
 800c2f0:	1c4b      	adds	r3, r1, #1
 800c2f2:	9303      	str	r3, [sp, #12]
 800c2f4:	b342      	cbz	r2, 800c348 <__hexnan+0x88>
 800c2f6:	4610      	mov	r0, r2
 800c2f8:	9105      	str	r1, [sp, #20]
 800c2fa:	9204      	str	r2, [sp, #16]
 800c2fc:	f7ff fd94 	bl	800be28 <__hexdig_fun>
 800c300:	2800      	cmp	r0, #0
 800c302:	d151      	bne.n	800c3a8 <__hexnan+0xe8>
 800c304:	9a04      	ldr	r2, [sp, #16]
 800c306:	9905      	ldr	r1, [sp, #20]
 800c308:	2a20      	cmp	r2, #32
 800c30a:	d818      	bhi.n	800c33e <__hexnan+0x7e>
 800c30c:	9b02      	ldr	r3, [sp, #8]
 800c30e:	459b      	cmp	fp, r3
 800c310:	dd13      	ble.n	800c33a <__hexnan+0x7a>
 800c312:	454c      	cmp	r4, r9
 800c314:	d206      	bcs.n	800c324 <__hexnan+0x64>
 800c316:	2d07      	cmp	r5, #7
 800c318:	dc04      	bgt.n	800c324 <__hexnan+0x64>
 800c31a:	462a      	mov	r2, r5
 800c31c:	4649      	mov	r1, r9
 800c31e:	4620      	mov	r0, r4
 800c320:	f7ff ffa8 	bl	800c274 <L_shift>
 800c324:	4544      	cmp	r4, r8
 800c326:	d952      	bls.n	800c3ce <__hexnan+0x10e>
 800c328:	2300      	movs	r3, #0
 800c32a:	f1a4 0904 	sub.w	r9, r4, #4
 800c32e:	f844 3c04 	str.w	r3, [r4, #-4]
 800c332:	f8cd b008 	str.w	fp, [sp, #8]
 800c336:	464c      	mov	r4, r9
 800c338:	461d      	mov	r5, r3
 800c33a:	9903      	ldr	r1, [sp, #12]
 800c33c:	e7d7      	b.n	800c2ee <__hexnan+0x2e>
 800c33e:	2a29      	cmp	r2, #41	@ 0x29
 800c340:	d157      	bne.n	800c3f2 <__hexnan+0x132>
 800c342:	3102      	adds	r1, #2
 800c344:	f8ca 1000 	str.w	r1, [sl]
 800c348:	f1bb 0f00 	cmp.w	fp, #0
 800c34c:	d051      	beq.n	800c3f2 <__hexnan+0x132>
 800c34e:	454c      	cmp	r4, r9
 800c350:	d206      	bcs.n	800c360 <__hexnan+0xa0>
 800c352:	2d07      	cmp	r5, #7
 800c354:	dc04      	bgt.n	800c360 <__hexnan+0xa0>
 800c356:	462a      	mov	r2, r5
 800c358:	4649      	mov	r1, r9
 800c35a:	4620      	mov	r0, r4
 800c35c:	f7ff ff8a 	bl	800c274 <L_shift>
 800c360:	4544      	cmp	r4, r8
 800c362:	d936      	bls.n	800c3d2 <__hexnan+0x112>
 800c364:	f1a8 0204 	sub.w	r2, r8, #4
 800c368:	4623      	mov	r3, r4
 800c36a:	f853 1b04 	ldr.w	r1, [r3], #4
 800c36e:	f842 1f04 	str.w	r1, [r2, #4]!
 800c372:	429f      	cmp	r7, r3
 800c374:	d2f9      	bcs.n	800c36a <__hexnan+0xaa>
 800c376:	1b3b      	subs	r3, r7, r4
 800c378:	f023 0303 	bic.w	r3, r3, #3
 800c37c:	3304      	adds	r3, #4
 800c37e:	3401      	adds	r4, #1
 800c380:	3e03      	subs	r6, #3
 800c382:	42b4      	cmp	r4, r6
 800c384:	bf88      	it	hi
 800c386:	2304      	movhi	r3, #4
 800c388:	4443      	add	r3, r8
 800c38a:	2200      	movs	r2, #0
 800c38c:	f843 2b04 	str.w	r2, [r3], #4
 800c390:	429f      	cmp	r7, r3
 800c392:	d2fb      	bcs.n	800c38c <__hexnan+0xcc>
 800c394:	683b      	ldr	r3, [r7, #0]
 800c396:	b91b      	cbnz	r3, 800c3a0 <__hexnan+0xe0>
 800c398:	4547      	cmp	r7, r8
 800c39a:	d128      	bne.n	800c3ee <__hexnan+0x12e>
 800c39c:	2301      	movs	r3, #1
 800c39e:	603b      	str	r3, [r7, #0]
 800c3a0:	2005      	movs	r0, #5
 800c3a2:	b007      	add	sp, #28
 800c3a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3a8:	3501      	adds	r5, #1
 800c3aa:	2d08      	cmp	r5, #8
 800c3ac:	f10b 0b01 	add.w	fp, fp, #1
 800c3b0:	dd06      	ble.n	800c3c0 <__hexnan+0x100>
 800c3b2:	4544      	cmp	r4, r8
 800c3b4:	d9c1      	bls.n	800c33a <__hexnan+0x7a>
 800c3b6:	2300      	movs	r3, #0
 800c3b8:	f844 3c04 	str.w	r3, [r4, #-4]
 800c3bc:	2501      	movs	r5, #1
 800c3be:	3c04      	subs	r4, #4
 800c3c0:	6822      	ldr	r2, [r4, #0]
 800c3c2:	f000 000f 	and.w	r0, r0, #15
 800c3c6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800c3ca:	6020      	str	r0, [r4, #0]
 800c3cc:	e7b5      	b.n	800c33a <__hexnan+0x7a>
 800c3ce:	2508      	movs	r5, #8
 800c3d0:	e7b3      	b.n	800c33a <__hexnan+0x7a>
 800c3d2:	9b01      	ldr	r3, [sp, #4]
 800c3d4:	2b00      	cmp	r3, #0
 800c3d6:	d0dd      	beq.n	800c394 <__hexnan+0xd4>
 800c3d8:	f1c3 0320 	rsb	r3, r3, #32
 800c3dc:	f04f 32ff 	mov.w	r2, #4294967295
 800c3e0:	40da      	lsrs	r2, r3
 800c3e2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800c3e6:	4013      	ands	r3, r2
 800c3e8:	f846 3c04 	str.w	r3, [r6, #-4]
 800c3ec:	e7d2      	b.n	800c394 <__hexnan+0xd4>
 800c3ee:	3f04      	subs	r7, #4
 800c3f0:	e7d0      	b.n	800c394 <__hexnan+0xd4>
 800c3f2:	2004      	movs	r0, #4
 800c3f4:	e7d5      	b.n	800c3a2 <__hexnan+0xe2>

0800c3f6 <__ascii_mbtowc>:
 800c3f6:	b082      	sub	sp, #8
 800c3f8:	b901      	cbnz	r1, 800c3fc <__ascii_mbtowc+0x6>
 800c3fa:	a901      	add	r1, sp, #4
 800c3fc:	b142      	cbz	r2, 800c410 <__ascii_mbtowc+0x1a>
 800c3fe:	b14b      	cbz	r3, 800c414 <__ascii_mbtowc+0x1e>
 800c400:	7813      	ldrb	r3, [r2, #0]
 800c402:	600b      	str	r3, [r1, #0]
 800c404:	7812      	ldrb	r2, [r2, #0]
 800c406:	1e10      	subs	r0, r2, #0
 800c408:	bf18      	it	ne
 800c40a:	2001      	movne	r0, #1
 800c40c:	b002      	add	sp, #8
 800c40e:	4770      	bx	lr
 800c410:	4610      	mov	r0, r2
 800c412:	e7fb      	b.n	800c40c <__ascii_mbtowc+0x16>
 800c414:	f06f 0001 	mvn.w	r0, #1
 800c418:	e7f8      	b.n	800c40c <__ascii_mbtowc+0x16>
	...

0800c41c <_Balloc>:
 800c41c:	b570      	push	{r4, r5, r6, lr}
 800c41e:	69c6      	ldr	r6, [r0, #28]
 800c420:	4604      	mov	r4, r0
 800c422:	460d      	mov	r5, r1
 800c424:	b976      	cbnz	r6, 800c444 <_Balloc+0x28>
 800c426:	2010      	movs	r0, #16
 800c428:	f7fc ff0e 	bl	8009248 <malloc>
 800c42c:	4602      	mov	r2, r0
 800c42e:	61e0      	str	r0, [r4, #28]
 800c430:	b920      	cbnz	r0, 800c43c <_Balloc+0x20>
 800c432:	4b18      	ldr	r3, [pc, #96]	@ (800c494 <_Balloc+0x78>)
 800c434:	4818      	ldr	r0, [pc, #96]	@ (800c498 <_Balloc+0x7c>)
 800c436:	216b      	movs	r1, #107	@ 0x6b
 800c438:	f001 f88a 	bl	800d550 <__assert_func>
 800c43c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c440:	6006      	str	r6, [r0, #0]
 800c442:	60c6      	str	r6, [r0, #12]
 800c444:	69e6      	ldr	r6, [r4, #28]
 800c446:	68f3      	ldr	r3, [r6, #12]
 800c448:	b183      	cbz	r3, 800c46c <_Balloc+0x50>
 800c44a:	69e3      	ldr	r3, [r4, #28]
 800c44c:	68db      	ldr	r3, [r3, #12]
 800c44e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c452:	b9b8      	cbnz	r0, 800c484 <_Balloc+0x68>
 800c454:	2101      	movs	r1, #1
 800c456:	fa01 f605 	lsl.w	r6, r1, r5
 800c45a:	1d72      	adds	r2, r6, #5
 800c45c:	0092      	lsls	r2, r2, #2
 800c45e:	4620      	mov	r0, r4
 800c460:	f001 f894 	bl	800d58c <_calloc_r>
 800c464:	b160      	cbz	r0, 800c480 <_Balloc+0x64>
 800c466:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c46a:	e00e      	b.n	800c48a <_Balloc+0x6e>
 800c46c:	2221      	movs	r2, #33	@ 0x21
 800c46e:	2104      	movs	r1, #4
 800c470:	4620      	mov	r0, r4
 800c472:	f001 f88b 	bl	800d58c <_calloc_r>
 800c476:	69e3      	ldr	r3, [r4, #28]
 800c478:	60f0      	str	r0, [r6, #12]
 800c47a:	68db      	ldr	r3, [r3, #12]
 800c47c:	2b00      	cmp	r3, #0
 800c47e:	d1e4      	bne.n	800c44a <_Balloc+0x2e>
 800c480:	2000      	movs	r0, #0
 800c482:	bd70      	pop	{r4, r5, r6, pc}
 800c484:	6802      	ldr	r2, [r0, #0]
 800c486:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c48a:	2300      	movs	r3, #0
 800c48c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c490:	e7f7      	b.n	800c482 <_Balloc+0x66>
 800c492:	bf00      	nop
 800c494:	0800dae7 	.word	0x0800dae7
 800c498:	0800dbc7 	.word	0x0800dbc7

0800c49c <_Bfree>:
 800c49c:	b570      	push	{r4, r5, r6, lr}
 800c49e:	69c6      	ldr	r6, [r0, #28]
 800c4a0:	4605      	mov	r5, r0
 800c4a2:	460c      	mov	r4, r1
 800c4a4:	b976      	cbnz	r6, 800c4c4 <_Bfree+0x28>
 800c4a6:	2010      	movs	r0, #16
 800c4a8:	f7fc fece 	bl	8009248 <malloc>
 800c4ac:	4602      	mov	r2, r0
 800c4ae:	61e8      	str	r0, [r5, #28]
 800c4b0:	b920      	cbnz	r0, 800c4bc <_Bfree+0x20>
 800c4b2:	4b09      	ldr	r3, [pc, #36]	@ (800c4d8 <_Bfree+0x3c>)
 800c4b4:	4809      	ldr	r0, [pc, #36]	@ (800c4dc <_Bfree+0x40>)
 800c4b6:	218f      	movs	r1, #143	@ 0x8f
 800c4b8:	f001 f84a 	bl	800d550 <__assert_func>
 800c4bc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c4c0:	6006      	str	r6, [r0, #0]
 800c4c2:	60c6      	str	r6, [r0, #12]
 800c4c4:	b13c      	cbz	r4, 800c4d6 <_Bfree+0x3a>
 800c4c6:	69eb      	ldr	r3, [r5, #28]
 800c4c8:	6862      	ldr	r2, [r4, #4]
 800c4ca:	68db      	ldr	r3, [r3, #12]
 800c4cc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c4d0:	6021      	str	r1, [r4, #0]
 800c4d2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c4d6:	bd70      	pop	{r4, r5, r6, pc}
 800c4d8:	0800dae7 	.word	0x0800dae7
 800c4dc:	0800dbc7 	.word	0x0800dbc7

0800c4e0 <__multadd>:
 800c4e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c4e4:	690d      	ldr	r5, [r1, #16]
 800c4e6:	4607      	mov	r7, r0
 800c4e8:	460c      	mov	r4, r1
 800c4ea:	461e      	mov	r6, r3
 800c4ec:	f101 0c14 	add.w	ip, r1, #20
 800c4f0:	2000      	movs	r0, #0
 800c4f2:	f8dc 3000 	ldr.w	r3, [ip]
 800c4f6:	b299      	uxth	r1, r3
 800c4f8:	fb02 6101 	mla	r1, r2, r1, r6
 800c4fc:	0c1e      	lsrs	r6, r3, #16
 800c4fe:	0c0b      	lsrs	r3, r1, #16
 800c500:	fb02 3306 	mla	r3, r2, r6, r3
 800c504:	b289      	uxth	r1, r1
 800c506:	3001      	adds	r0, #1
 800c508:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c50c:	4285      	cmp	r5, r0
 800c50e:	f84c 1b04 	str.w	r1, [ip], #4
 800c512:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c516:	dcec      	bgt.n	800c4f2 <__multadd+0x12>
 800c518:	b30e      	cbz	r6, 800c55e <__multadd+0x7e>
 800c51a:	68a3      	ldr	r3, [r4, #8]
 800c51c:	42ab      	cmp	r3, r5
 800c51e:	dc19      	bgt.n	800c554 <__multadd+0x74>
 800c520:	6861      	ldr	r1, [r4, #4]
 800c522:	4638      	mov	r0, r7
 800c524:	3101      	adds	r1, #1
 800c526:	f7ff ff79 	bl	800c41c <_Balloc>
 800c52a:	4680      	mov	r8, r0
 800c52c:	b928      	cbnz	r0, 800c53a <__multadd+0x5a>
 800c52e:	4602      	mov	r2, r0
 800c530:	4b0c      	ldr	r3, [pc, #48]	@ (800c564 <__multadd+0x84>)
 800c532:	480d      	ldr	r0, [pc, #52]	@ (800c568 <__multadd+0x88>)
 800c534:	21ba      	movs	r1, #186	@ 0xba
 800c536:	f001 f80b 	bl	800d550 <__assert_func>
 800c53a:	6922      	ldr	r2, [r4, #16]
 800c53c:	3202      	adds	r2, #2
 800c53e:	f104 010c 	add.w	r1, r4, #12
 800c542:	0092      	lsls	r2, r2, #2
 800c544:	300c      	adds	r0, #12
 800c546:	f7fe fd64 	bl	800b012 <memcpy>
 800c54a:	4621      	mov	r1, r4
 800c54c:	4638      	mov	r0, r7
 800c54e:	f7ff ffa5 	bl	800c49c <_Bfree>
 800c552:	4644      	mov	r4, r8
 800c554:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c558:	3501      	adds	r5, #1
 800c55a:	615e      	str	r6, [r3, #20]
 800c55c:	6125      	str	r5, [r4, #16]
 800c55e:	4620      	mov	r0, r4
 800c560:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c564:	0800db56 	.word	0x0800db56
 800c568:	0800dbc7 	.word	0x0800dbc7

0800c56c <__s2b>:
 800c56c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c570:	460c      	mov	r4, r1
 800c572:	4615      	mov	r5, r2
 800c574:	461f      	mov	r7, r3
 800c576:	2209      	movs	r2, #9
 800c578:	3308      	adds	r3, #8
 800c57a:	4606      	mov	r6, r0
 800c57c:	fb93 f3f2 	sdiv	r3, r3, r2
 800c580:	2100      	movs	r1, #0
 800c582:	2201      	movs	r2, #1
 800c584:	429a      	cmp	r2, r3
 800c586:	db09      	blt.n	800c59c <__s2b+0x30>
 800c588:	4630      	mov	r0, r6
 800c58a:	f7ff ff47 	bl	800c41c <_Balloc>
 800c58e:	b940      	cbnz	r0, 800c5a2 <__s2b+0x36>
 800c590:	4602      	mov	r2, r0
 800c592:	4b19      	ldr	r3, [pc, #100]	@ (800c5f8 <__s2b+0x8c>)
 800c594:	4819      	ldr	r0, [pc, #100]	@ (800c5fc <__s2b+0x90>)
 800c596:	21d3      	movs	r1, #211	@ 0xd3
 800c598:	f000 ffda 	bl	800d550 <__assert_func>
 800c59c:	0052      	lsls	r2, r2, #1
 800c59e:	3101      	adds	r1, #1
 800c5a0:	e7f0      	b.n	800c584 <__s2b+0x18>
 800c5a2:	9b08      	ldr	r3, [sp, #32]
 800c5a4:	6143      	str	r3, [r0, #20]
 800c5a6:	2d09      	cmp	r5, #9
 800c5a8:	f04f 0301 	mov.w	r3, #1
 800c5ac:	6103      	str	r3, [r0, #16]
 800c5ae:	dd16      	ble.n	800c5de <__s2b+0x72>
 800c5b0:	f104 0909 	add.w	r9, r4, #9
 800c5b4:	46c8      	mov	r8, r9
 800c5b6:	442c      	add	r4, r5
 800c5b8:	f818 3b01 	ldrb.w	r3, [r8], #1
 800c5bc:	4601      	mov	r1, r0
 800c5be:	3b30      	subs	r3, #48	@ 0x30
 800c5c0:	220a      	movs	r2, #10
 800c5c2:	4630      	mov	r0, r6
 800c5c4:	f7ff ff8c 	bl	800c4e0 <__multadd>
 800c5c8:	45a0      	cmp	r8, r4
 800c5ca:	d1f5      	bne.n	800c5b8 <__s2b+0x4c>
 800c5cc:	f1a5 0408 	sub.w	r4, r5, #8
 800c5d0:	444c      	add	r4, r9
 800c5d2:	1b2d      	subs	r5, r5, r4
 800c5d4:	1963      	adds	r3, r4, r5
 800c5d6:	42bb      	cmp	r3, r7
 800c5d8:	db04      	blt.n	800c5e4 <__s2b+0x78>
 800c5da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c5de:	340a      	adds	r4, #10
 800c5e0:	2509      	movs	r5, #9
 800c5e2:	e7f6      	b.n	800c5d2 <__s2b+0x66>
 800c5e4:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c5e8:	4601      	mov	r1, r0
 800c5ea:	3b30      	subs	r3, #48	@ 0x30
 800c5ec:	220a      	movs	r2, #10
 800c5ee:	4630      	mov	r0, r6
 800c5f0:	f7ff ff76 	bl	800c4e0 <__multadd>
 800c5f4:	e7ee      	b.n	800c5d4 <__s2b+0x68>
 800c5f6:	bf00      	nop
 800c5f8:	0800db56 	.word	0x0800db56
 800c5fc:	0800dbc7 	.word	0x0800dbc7

0800c600 <__hi0bits>:
 800c600:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c604:	4603      	mov	r3, r0
 800c606:	bf36      	itet	cc
 800c608:	0403      	lslcc	r3, r0, #16
 800c60a:	2000      	movcs	r0, #0
 800c60c:	2010      	movcc	r0, #16
 800c60e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c612:	bf3c      	itt	cc
 800c614:	021b      	lslcc	r3, r3, #8
 800c616:	3008      	addcc	r0, #8
 800c618:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c61c:	bf3c      	itt	cc
 800c61e:	011b      	lslcc	r3, r3, #4
 800c620:	3004      	addcc	r0, #4
 800c622:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c626:	bf3c      	itt	cc
 800c628:	009b      	lslcc	r3, r3, #2
 800c62a:	3002      	addcc	r0, #2
 800c62c:	2b00      	cmp	r3, #0
 800c62e:	db05      	blt.n	800c63c <__hi0bits+0x3c>
 800c630:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c634:	f100 0001 	add.w	r0, r0, #1
 800c638:	bf08      	it	eq
 800c63a:	2020      	moveq	r0, #32
 800c63c:	4770      	bx	lr

0800c63e <__lo0bits>:
 800c63e:	6803      	ldr	r3, [r0, #0]
 800c640:	4602      	mov	r2, r0
 800c642:	f013 0007 	ands.w	r0, r3, #7
 800c646:	d00b      	beq.n	800c660 <__lo0bits+0x22>
 800c648:	07d9      	lsls	r1, r3, #31
 800c64a:	d421      	bmi.n	800c690 <__lo0bits+0x52>
 800c64c:	0798      	lsls	r0, r3, #30
 800c64e:	bf49      	itett	mi
 800c650:	085b      	lsrmi	r3, r3, #1
 800c652:	089b      	lsrpl	r3, r3, #2
 800c654:	2001      	movmi	r0, #1
 800c656:	6013      	strmi	r3, [r2, #0]
 800c658:	bf5c      	itt	pl
 800c65a:	6013      	strpl	r3, [r2, #0]
 800c65c:	2002      	movpl	r0, #2
 800c65e:	4770      	bx	lr
 800c660:	b299      	uxth	r1, r3
 800c662:	b909      	cbnz	r1, 800c668 <__lo0bits+0x2a>
 800c664:	0c1b      	lsrs	r3, r3, #16
 800c666:	2010      	movs	r0, #16
 800c668:	b2d9      	uxtb	r1, r3
 800c66a:	b909      	cbnz	r1, 800c670 <__lo0bits+0x32>
 800c66c:	3008      	adds	r0, #8
 800c66e:	0a1b      	lsrs	r3, r3, #8
 800c670:	0719      	lsls	r1, r3, #28
 800c672:	bf04      	itt	eq
 800c674:	091b      	lsreq	r3, r3, #4
 800c676:	3004      	addeq	r0, #4
 800c678:	0799      	lsls	r1, r3, #30
 800c67a:	bf04      	itt	eq
 800c67c:	089b      	lsreq	r3, r3, #2
 800c67e:	3002      	addeq	r0, #2
 800c680:	07d9      	lsls	r1, r3, #31
 800c682:	d403      	bmi.n	800c68c <__lo0bits+0x4e>
 800c684:	085b      	lsrs	r3, r3, #1
 800c686:	f100 0001 	add.w	r0, r0, #1
 800c68a:	d003      	beq.n	800c694 <__lo0bits+0x56>
 800c68c:	6013      	str	r3, [r2, #0]
 800c68e:	4770      	bx	lr
 800c690:	2000      	movs	r0, #0
 800c692:	4770      	bx	lr
 800c694:	2020      	movs	r0, #32
 800c696:	4770      	bx	lr

0800c698 <__i2b>:
 800c698:	b510      	push	{r4, lr}
 800c69a:	460c      	mov	r4, r1
 800c69c:	2101      	movs	r1, #1
 800c69e:	f7ff febd 	bl	800c41c <_Balloc>
 800c6a2:	4602      	mov	r2, r0
 800c6a4:	b928      	cbnz	r0, 800c6b2 <__i2b+0x1a>
 800c6a6:	4b05      	ldr	r3, [pc, #20]	@ (800c6bc <__i2b+0x24>)
 800c6a8:	4805      	ldr	r0, [pc, #20]	@ (800c6c0 <__i2b+0x28>)
 800c6aa:	f240 1145 	movw	r1, #325	@ 0x145
 800c6ae:	f000 ff4f 	bl	800d550 <__assert_func>
 800c6b2:	2301      	movs	r3, #1
 800c6b4:	6144      	str	r4, [r0, #20]
 800c6b6:	6103      	str	r3, [r0, #16]
 800c6b8:	bd10      	pop	{r4, pc}
 800c6ba:	bf00      	nop
 800c6bc:	0800db56 	.word	0x0800db56
 800c6c0:	0800dbc7 	.word	0x0800dbc7

0800c6c4 <__multiply>:
 800c6c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6c8:	4617      	mov	r7, r2
 800c6ca:	690a      	ldr	r2, [r1, #16]
 800c6cc:	693b      	ldr	r3, [r7, #16]
 800c6ce:	429a      	cmp	r2, r3
 800c6d0:	bfa8      	it	ge
 800c6d2:	463b      	movge	r3, r7
 800c6d4:	4689      	mov	r9, r1
 800c6d6:	bfa4      	itt	ge
 800c6d8:	460f      	movge	r7, r1
 800c6da:	4699      	movge	r9, r3
 800c6dc:	693d      	ldr	r5, [r7, #16]
 800c6de:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c6e2:	68bb      	ldr	r3, [r7, #8]
 800c6e4:	6879      	ldr	r1, [r7, #4]
 800c6e6:	eb05 060a 	add.w	r6, r5, sl
 800c6ea:	42b3      	cmp	r3, r6
 800c6ec:	b085      	sub	sp, #20
 800c6ee:	bfb8      	it	lt
 800c6f0:	3101      	addlt	r1, #1
 800c6f2:	f7ff fe93 	bl	800c41c <_Balloc>
 800c6f6:	b930      	cbnz	r0, 800c706 <__multiply+0x42>
 800c6f8:	4602      	mov	r2, r0
 800c6fa:	4b41      	ldr	r3, [pc, #260]	@ (800c800 <__multiply+0x13c>)
 800c6fc:	4841      	ldr	r0, [pc, #260]	@ (800c804 <__multiply+0x140>)
 800c6fe:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c702:	f000 ff25 	bl	800d550 <__assert_func>
 800c706:	f100 0414 	add.w	r4, r0, #20
 800c70a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800c70e:	4623      	mov	r3, r4
 800c710:	2200      	movs	r2, #0
 800c712:	4573      	cmp	r3, lr
 800c714:	d320      	bcc.n	800c758 <__multiply+0x94>
 800c716:	f107 0814 	add.w	r8, r7, #20
 800c71a:	f109 0114 	add.w	r1, r9, #20
 800c71e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800c722:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800c726:	9302      	str	r3, [sp, #8]
 800c728:	1beb      	subs	r3, r5, r7
 800c72a:	3b15      	subs	r3, #21
 800c72c:	f023 0303 	bic.w	r3, r3, #3
 800c730:	3304      	adds	r3, #4
 800c732:	3715      	adds	r7, #21
 800c734:	42bd      	cmp	r5, r7
 800c736:	bf38      	it	cc
 800c738:	2304      	movcc	r3, #4
 800c73a:	9301      	str	r3, [sp, #4]
 800c73c:	9b02      	ldr	r3, [sp, #8]
 800c73e:	9103      	str	r1, [sp, #12]
 800c740:	428b      	cmp	r3, r1
 800c742:	d80c      	bhi.n	800c75e <__multiply+0x9a>
 800c744:	2e00      	cmp	r6, #0
 800c746:	dd03      	ble.n	800c750 <__multiply+0x8c>
 800c748:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c74c:	2b00      	cmp	r3, #0
 800c74e:	d055      	beq.n	800c7fc <__multiply+0x138>
 800c750:	6106      	str	r6, [r0, #16]
 800c752:	b005      	add	sp, #20
 800c754:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c758:	f843 2b04 	str.w	r2, [r3], #4
 800c75c:	e7d9      	b.n	800c712 <__multiply+0x4e>
 800c75e:	f8b1 a000 	ldrh.w	sl, [r1]
 800c762:	f1ba 0f00 	cmp.w	sl, #0
 800c766:	d01f      	beq.n	800c7a8 <__multiply+0xe4>
 800c768:	46c4      	mov	ip, r8
 800c76a:	46a1      	mov	r9, r4
 800c76c:	2700      	movs	r7, #0
 800c76e:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c772:	f8d9 3000 	ldr.w	r3, [r9]
 800c776:	fa1f fb82 	uxth.w	fp, r2
 800c77a:	b29b      	uxth	r3, r3
 800c77c:	fb0a 330b 	mla	r3, sl, fp, r3
 800c780:	443b      	add	r3, r7
 800c782:	f8d9 7000 	ldr.w	r7, [r9]
 800c786:	0c12      	lsrs	r2, r2, #16
 800c788:	0c3f      	lsrs	r7, r7, #16
 800c78a:	fb0a 7202 	mla	r2, sl, r2, r7
 800c78e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800c792:	b29b      	uxth	r3, r3
 800c794:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c798:	4565      	cmp	r5, ip
 800c79a:	f849 3b04 	str.w	r3, [r9], #4
 800c79e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800c7a2:	d8e4      	bhi.n	800c76e <__multiply+0xaa>
 800c7a4:	9b01      	ldr	r3, [sp, #4]
 800c7a6:	50e7      	str	r7, [r4, r3]
 800c7a8:	9b03      	ldr	r3, [sp, #12]
 800c7aa:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c7ae:	3104      	adds	r1, #4
 800c7b0:	f1b9 0f00 	cmp.w	r9, #0
 800c7b4:	d020      	beq.n	800c7f8 <__multiply+0x134>
 800c7b6:	6823      	ldr	r3, [r4, #0]
 800c7b8:	4647      	mov	r7, r8
 800c7ba:	46a4      	mov	ip, r4
 800c7bc:	f04f 0a00 	mov.w	sl, #0
 800c7c0:	f8b7 b000 	ldrh.w	fp, [r7]
 800c7c4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800c7c8:	fb09 220b 	mla	r2, r9, fp, r2
 800c7cc:	4452      	add	r2, sl
 800c7ce:	b29b      	uxth	r3, r3
 800c7d0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c7d4:	f84c 3b04 	str.w	r3, [ip], #4
 800c7d8:	f857 3b04 	ldr.w	r3, [r7], #4
 800c7dc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c7e0:	f8bc 3000 	ldrh.w	r3, [ip]
 800c7e4:	fb09 330a 	mla	r3, r9, sl, r3
 800c7e8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800c7ec:	42bd      	cmp	r5, r7
 800c7ee:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c7f2:	d8e5      	bhi.n	800c7c0 <__multiply+0xfc>
 800c7f4:	9a01      	ldr	r2, [sp, #4]
 800c7f6:	50a3      	str	r3, [r4, r2]
 800c7f8:	3404      	adds	r4, #4
 800c7fa:	e79f      	b.n	800c73c <__multiply+0x78>
 800c7fc:	3e01      	subs	r6, #1
 800c7fe:	e7a1      	b.n	800c744 <__multiply+0x80>
 800c800:	0800db56 	.word	0x0800db56
 800c804:	0800dbc7 	.word	0x0800dbc7

0800c808 <__pow5mult>:
 800c808:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c80c:	4615      	mov	r5, r2
 800c80e:	f012 0203 	ands.w	r2, r2, #3
 800c812:	4607      	mov	r7, r0
 800c814:	460e      	mov	r6, r1
 800c816:	d007      	beq.n	800c828 <__pow5mult+0x20>
 800c818:	4c25      	ldr	r4, [pc, #148]	@ (800c8b0 <__pow5mult+0xa8>)
 800c81a:	3a01      	subs	r2, #1
 800c81c:	2300      	movs	r3, #0
 800c81e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c822:	f7ff fe5d 	bl	800c4e0 <__multadd>
 800c826:	4606      	mov	r6, r0
 800c828:	10ad      	asrs	r5, r5, #2
 800c82a:	d03d      	beq.n	800c8a8 <__pow5mult+0xa0>
 800c82c:	69fc      	ldr	r4, [r7, #28]
 800c82e:	b97c      	cbnz	r4, 800c850 <__pow5mult+0x48>
 800c830:	2010      	movs	r0, #16
 800c832:	f7fc fd09 	bl	8009248 <malloc>
 800c836:	4602      	mov	r2, r0
 800c838:	61f8      	str	r0, [r7, #28]
 800c83a:	b928      	cbnz	r0, 800c848 <__pow5mult+0x40>
 800c83c:	4b1d      	ldr	r3, [pc, #116]	@ (800c8b4 <__pow5mult+0xac>)
 800c83e:	481e      	ldr	r0, [pc, #120]	@ (800c8b8 <__pow5mult+0xb0>)
 800c840:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c844:	f000 fe84 	bl	800d550 <__assert_func>
 800c848:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c84c:	6004      	str	r4, [r0, #0]
 800c84e:	60c4      	str	r4, [r0, #12]
 800c850:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c854:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c858:	b94c      	cbnz	r4, 800c86e <__pow5mult+0x66>
 800c85a:	f240 2171 	movw	r1, #625	@ 0x271
 800c85e:	4638      	mov	r0, r7
 800c860:	f7ff ff1a 	bl	800c698 <__i2b>
 800c864:	2300      	movs	r3, #0
 800c866:	f8c8 0008 	str.w	r0, [r8, #8]
 800c86a:	4604      	mov	r4, r0
 800c86c:	6003      	str	r3, [r0, #0]
 800c86e:	f04f 0900 	mov.w	r9, #0
 800c872:	07eb      	lsls	r3, r5, #31
 800c874:	d50a      	bpl.n	800c88c <__pow5mult+0x84>
 800c876:	4631      	mov	r1, r6
 800c878:	4622      	mov	r2, r4
 800c87a:	4638      	mov	r0, r7
 800c87c:	f7ff ff22 	bl	800c6c4 <__multiply>
 800c880:	4631      	mov	r1, r6
 800c882:	4680      	mov	r8, r0
 800c884:	4638      	mov	r0, r7
 800c886:	f7ff fe09 	bl	800c49c <_Bfree>
 800c88a:	4646      	mov	r6, r8
 800c88c:	106d      	asrs	r5, r5, #1
 800c88e:	d00b      	beq.n	800c8a8 <__pow5mult+0xa0>
 800c890:	6820      	ldr	r0, [r4, #0]
 800c892:	b938      	cbnz	r0, 800c8a4 <__pow5mult+0x9c>
 800c894:	4622      	mov	r2, r4
 800c896:	4621      	mov	r1, r4
 800c898:	4638      	mov	r0, r7
 800c89a:	f7ff ff13 	bl	800c6c4 <__multiply>
 800c89e:	6020      	str	r0, [r4, #0]
 800c8a0:	f8c0 9000 	str.w	r9, [r0]
 800c8a4:	4604      	mov	r4, r0
 800c8a6:	e7e4      	b.n	800c872 <__pow5mult+0x6a>
 800c8a8:	4630      	mov	r0, r6
 800c8aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c8ae:	bf00      	nop
 800c8b0:	0800ddc4 	.word	0x0800ddc4
 800c8b4:	0800dae7 	.word	0x0800dae7
 800c8b8:	0800dbc7 	.word	0x0800dbc7

0800c8bc <__lshift>:
 800c8bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c8c0:	460c      	mov	r4, r1
 800c8c2:	6849      	ldr	r1, [r1, #4]
 800c8c4:	6923      	ldr	r3, [r4, #16]
 800c8c6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c8ca:	68a3      	ldr	r3, [r4, #8]
 800c8cc:	4607      	mov	r7, r0
 800c8ce:	4691      	mov	r9, r2
 800c8d0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c8d4:	f108 0601 	add.w	r6, r8, #1
 800c8d8:	42b3      	cmp	r3, r6
 800c8da:	db0b      	blt.n	800c8f4 <__lshift+0x38>
 800c8dc:	4638      	mov	r0, r7
 800c8de:	f7ff fd9d 	bl	800c41c <_Balloc>
 800c8e2:	4605      	mov	r5, r0
 800c8e4:	b948      	cbnz	r0, 800c8fa <__lshift+0x3e>
 800c8e6:	4602      	mov	r2, r0
 800c8e8:	4b28      	ldr	r3, [pc, #160]	@ (800c98c <__lshift+0xd0>)
 800c8ea:	4829      	ldr	r0, [pc, #164]	@ (800c990 <__lshift+0xd4>)
 800c8ec:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800c8f0:	f000 fe2e 	bl	800d550 <__assert_func>
 800c8f4:	3101      	adds	r1, #1
 800c8f6:	005b      	lsls	r3, r3, #1
 800c8f8:	e7ee      	b.n	800c8d8 <__lshift+0x1c>
 800c8fa:	2300      	movs	r3, #0
 800c8fc:	f100 0114 	add.w	r1, r0, #20
 800c900:	f100 0210 	add.w	r2, r0, #16
 800c904:	4618      	mov	r0, r3
 800c906:	4553      	cmp	r3, sl
 800c908:	db33      	blt.n	800c972 <__lshift+0xb6>
 800c90a:	6920      	ldr	r0, [r4, #16]
 800c90c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c910:	f104 0314 	add.w	r3, r4, #20
 800c914:	f019 091f 	ands.w	r9, r9, #31
 800c918:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c91c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800c920:	d02b      	beq.n	800c97a <__lshift+0xbe>
 800c922:	f1c9 0e20 	rsb	lr, r9, #32
 800c926:	468a      	mov	sl, r1
 800c928:	2200      	movs	r2, #0
 800c92a:	6818      	ldr	r0, [r3, #0]
 800c92c:	fa00 f009 	lsl.w	r0, r0, r9
 800c930:	4310      	orrs	r0, r2
 800c932:	f84a 0b04 	str.w	r0, [sl], #4
 800c936:	f853 2b04 	ldr.w	r2, [r3], #4
 800c93a:	459c      	cmp	ip, r3
 800c93c:	fa22 f20e 	lsr.w	r2, r2, lr
 800c940:	d8f3      	bhi.n	800c92a <__lshift+0x6e>
 800c942:	ebac 0304 	sub.w	r3, ip, r4
 800c946:	3b15      	subs	r3, #21
 800c948:	f023 0303 	bic.w	r3, r3, #3
 800c94c:	3304      	adds	r3, #4
 800c94e:	f104 0015 	add.w	r0, r4, #21
 800c952:	4560      	cmp	r0, ip
 800c954:	bf88      	it	hi
 800c956:	2304      	movhi	r3, #4
 800c958:	50ca      	str	r2, [r1, r3]
 800c95a:	b10a      	cbz	r2, 800c960 <__lshift+0xa4>
 800c95c:	f108 0602 	add.w	r6, r8, #2
 800c960:	3e01      	subs	r6, #1
 800c962:	4638      	mov	r0, r7
 800c964:	612e      	str	r6, [r5, #16]
 800c966:	4621      	mov	r1, r4
 800c968:	f7ff fd98 	bl	800c49c <_Bfree>
 800c96c:	4628      	mov	r0, r5
 800c96e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c972:	f842 0f04 	str.w	r0, [r2, #4]!
 800c976:	3301      	adds	r3, #1
 800c978:	e7c5      	b.n	800c906 <__lshift+0x4a>
 800c97a:	3904      	subs	r1, #4
 800c97c:	f853 2b04 	ldr.w	r2, [r3], #4
 800c980:	f841 2f04 	str.w	r2, [r1, #4]!
 800c984:	459c      	cmp	ip, r3
 800c986:	d8f9      	bhi.n	800c97c <__lshift+0xc0>
 800c988:	e7ea      	b.n	800c960 <__lshift+0xa4>
 800c98a:	bf00      	nop
 800c98c:	0800db56 	.word	0x0800db56
 800c990:	0800dbc7 	.word	0x0800dbc7

0800c994 <__mcmp>:
 800c994:	690a      	ldr	r2, [r1, #16]
 800c996:	4603      	mov	r3, r0
 800c998:	6900      	ldr	r0, [r0, #16]
 800c99a:	1a80      	subs	r0, r0, r2
 800c99c:	b530      	push	{r4, r5, lr}
 800c99e:	d10e      	bne.n	800c9be <__mcmp+0x2a>
 800c9a0:	3314      	adds	r3, #20
 800c9a2:	3114      	adds	r1, #20
 800c9a4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800c9a8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800c9ac:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800c9b0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800c9b4:	4295      	cmp	r5, r2
 800c9b6:	d003      	beq.n	800c9c0 <__mcmp+0x2c>
 800c9b8:	d205      	bcs.n	800c9c6 <__mcmp+0x32>
 800c9ba:	f04f 30ff 	mov.w	r0, #4294967295
 800c9be:	bd30      	pop	{r4, r5, pc}
 800c9c0:	42a3      	cmp	r3, r4
 800c9c2:	d3f3      	bcc.n	800c9ac <__mcmp+0x18>
 800c9c4:	e7fb      	b.n	800c9be <__mcmp+0x2a>
 800c9c6:	2001      	movs	r0, #1
 800c9c8:	e7f9      	b.n	800c9be <__mcmp+0x2a>
	...

0800c9cc <__mdiff>:
 800c9cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c9d0:	4689      	mov	r9, r1
 800c9d2:	4606      	mov	r6, r0
 800c9d4:	4611      	mov	r1, r2
 800c9d6:	4648      	mov	r0, r9
 800c9d8:	4614      	mov	r4, r2
 800c9da:	f7ff ffdb 	bl	800c994 <__mcmp>
 800c9de:	1e05      	subs	r5, r0, #0
 800c9e0:	d112      	bne.n	800ca08 <__mdiff+0x3c>
 800c9e2:	4629      	mov	r1, r5
 800c9e4:	4630      	mov	r0, r6
 800c9e6:	f7ff fd19 	bl	800c41c <_Balloc>
 800c9ea:	4602      	mov	r2, r0
 800c9ec:	b928      	cbnz	r0, 800c9fa <__mdiff+0x2e>
 800c9ee:	4b3f      	ldr	r3, [pc, #252]	@ (800caec <__mdiff+0x120>)
 800c9f0:	f240 2137 	movw	r1, #567	@ 0x237
 800c9f4:	483e      	ldr	r0, [pc, #248]	@ (800caf0 <__mdiff+0x124>)
 800c9f6:	f000 fdab 	bl	800d550 <__assert_func>
 800c9fa:	2301      	movs	r3, #1
 800c9fc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ca00:	4610      	mov	r0, r2
 800ca02:	b003      	add	sp, #12
 800ca04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca08:	bfbc      	itt	lt
 800ca0a:	464b      	movlt	r3, r9
 800ca0c:	46a1      	movlt	r9, r4
 800ca0e:	4630      	mov	r0, r6
 800ca10:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800ca14:	bfba      	itte	lt
 800ca16:	461c      	movlt	r4, r3
 800ca18:	2501      	movlt	r5, #1
 800ca1a:	2500      	movge	r5, #0
 800ca1c:	f7ff fcfe 	bl	800c41c <_Balloc>
 800ca20:	4602      	mov	r2, r0
 800ca22:	b918      	cbnz	r0, 800ca2c <__mdiff+0x60>
 800ca24:	4b31      	ldr	r3, [pc, #196]	@ (800caec <__mdiff+0x120>)
 800ca26:	f240 2145 	movw	r1, #581	@ 0x245
 800ca2a:	e7e3      	b.n	800c9f4 <__mdiff+0x28>
 800ca2c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800ca30:	6926      	ldr	r6, [r4, #16]
 800ca32:	60c5      	str	r5, [r0, #12]
 800ca34:	f109 0310 	add.w	r3, r9, #16
 800ca38:	f109 0514 	add.w	r5, r9, #20
 800ca3c:	f104 0e14 	add.w	lr, r4, #20
 800ca40:	f100 0b14 	add.w	fp, r0, #20
 800ca44:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ca48:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ca4c:	9301      	str	r3, [sp, #4]
 800ca4e:	46d9      	mov	r9, fp
 800ca50:	f04f 0c00 	mov.w	ip, #0
 800ca54:	9b01      	ldr	r3, [sp, #4]
 800ca56:	f85e 0b04 	ldr.w	r0, [lr], #4
 800ca5a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800ca5e:	9301      	str	r3, [sp, #4]
 800ca60:	fa1f f38a 	uxth.w	r3, sl
 800ca64:	4619      	mov	r1, r3
 800ca66:	b283      	uxth	r3, r0
 800ca68:	1acb      	subs	r3, r1, r3
 800ca6a:	0c00      	lsrs	r0, r0, #16
 800ca6c:	4463      	add	r3, ip
 800ca6e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800ca72:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ca76:	b29b      	uxth	r3, r3
 800ca78:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ca7c:	4576      	cmp	r6, lr
 800ca7e:	f849 3b04 	str.w	r3, [r9], #4
 800ca82:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ca86:	d8e5      	bhi.n	800ca54 <__mdiff+0x88>
 800ca88:	1b33      	subs	r3, r6, r4
 800ca8a:	3b15      	subs	r3, #21
 800ca8c:	f023 0303 	bic.w	r3, r3, #3
 800ca90:	3415      	adds	r4, #21
 800ca92:	3304      	adds	r3, #4
 800ca94:	42a6      	cmp	r6, r4
 800ca96:	bf38      	it	cc
 800ca98:	2304      	movcc	r3, #4
 800ca9a:	441d      	add	r5, r3
 800ca9c:	445b      	add	r3, fp
 800ca9e:	461e      	mov	r6, r3
 800caa0:	462c      	mov	r4, r5
 800caa2:	4544      	cmp	r4, r8
 800caa4:	d30e      	bcc.n	800cac4 <__mdiff+0xf8>
 800caa6:	f108 0103 	add.w	r1, r8, #3
 800caaa:	1b49      	subs	r1, r1, r5
 800caac:	f021 0103 	bic.w	r1, r1, #3
 800cab0:	3d03      	subs	r5, #3
 800cab2:	45a8      	cmp	r8, r5
 800cab4:	bf38      	it	cc
 800cab6:	2100      	movcc	r1, #0
 800cab8:	440b      	add	r3, r1
 800caba:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800cabe:	b191      	cbz	r1, 800cae6 <__mdiff+0x11a>
 800cac0:	6117      	str	r7, [r2, #16]
 800cac2:	e79d      	b.n	800ca00 <__mdiff+0x34>
 800cac4:	f854 1b04 	ldr.w	r1, [r4], #4
 800cac8:	46e6      	mov	lr, ip
 800caca:	0c08      	lsrs	r0, r1, #16
 800cacc:	fa1c fc81 	uxtah	ip, ip, r1
 800cad0:	4471      	add	r1, lr
 800cad2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800cad6:	b289      	uxth	r1, r1
 800cad8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800cadc:	f846 1b04 	str.w	r1, [r6], #4
 800cae0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800cae4:	e7dd      	b.n	800caa2 <__mdiff+0xd6>
 800cae6:	3f01      	subs	r7, #1
 800cae8:	e7e7      	b.n	800caba <__mdiff+0xee>
 800caea:	bf00      	nop
 800caec:	0800db56 	.word	0x0800db56
 800caf0:	0800dbc7 	.word	0x0800dbc7

0800caf4 <__ulp>:
 800caf4:	b082      	sub	sp, #8
 800caf6:	ed8d 0b00 	vstr	d0, [sp]
 800cafa:	9a01      	ldr	r2, [sp, #4]
 800cafc:	4b0f      	ldr	r3, [pc, #60]	@ (800cb3c <__ulp+0x48>)
 800cafe:	4013      	ands	r3, r2
 800cb00:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800cb04:	2b00      	cmp	r3, #0
 800cb06:	dc08      	bgt.n	800cb1a <__ulp+0x26>
 800cb08:	425b      	negs	r3, r3
 800cb0a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800cb0e:	ea4f 5223 	mov.w	r2, r3, asr #20
 800cb12:	da04      	bge.n	800cb1e <__ulp+0x2a>
 800cb14:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800cb18:	4113      	asrs	r3, r2
 800cb1a:	2200      	movs	r2, #0
 800cb1c:	e008      	b.n	800cb30 <__ulp+0x3c>
 800cb1e:	f1a2 0314 	sub.w	r3, r2, #20
 800cb22:	2b1e      	cmp	r3, #30
 800cb24:	bfda      	itte	le
 800cb26:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800cb2a:	40da      	lsrle	r2, r3
 800cb2c:	2201      	movgt	r2, #1
 800cb2e:	2300      	movs	r3, #0
 800cb30:	4619      	mov	r1, r3
 800cb32:	4610      	mov	r0, r2
 800cb34:	ec41 0b10 	vmov	d0, r0, r1
 800cb38:	b002      	add	sp, #8
 800cb3a:	4770      	bx	lr
 800cb3c:	7ff00000 	.word	0x7ff00000

0800cb40 <__b2d>:
 800cb40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cb44:	6906      	ldr	r6, [r0, #16]
 800cb46:	f100 0814 	add.w	r8, r0, #20
 800cb4a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800cb4e:	1f37      	subs	r7, r6, #4
 800cb50:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800cb54:	4610      	mov	r0, r2
 800cb56:	f7ff fd53 	bl	800c600 <__hi0bits>
 800cb5a:	f1c0 0320 	rsb	r3, r0, #32
 800cb5e:	280a      	cmp	r0, #10
 800cb60:	600b      	str	r3, [r1, #0]
 800cb62:	491b      	ldr	r1, [pc, #108]	@ (800cbd0 <__b2d+0x90>)
 800cb64:	dc15      	bgt.n	800cb92 <__b2d+0x52>
 800cb66:	f1c0 0c0b 	rsb	ip, r0, #11
 800cb6a:	fa22 f30c 	lsr.w	r3, r2, ip
 800cb6e:	45b8      	cmp	r8, r7
 800cb70:	ea43 0501 	orr.w	r5, r3, r1
 800cb74:	bf34      	ite	cc
 800cb76:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800cb7a:	2300      	movcs	r3, #0
 800cb7c:	3015      	adds	r0, #21
 800cb7e:	fa02 f000 	lsl.w	r0, r2, r0
 800cb82:	fa23 f30c 	lsr.w	r3, r3, ip
 800cb86:	4303      	orrs	r3, r0
 800cb88:	461c      	mov	r4, r3
 800cb8a:	ec45 4b10 	vmov	d0, r4, r5
 800cb8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cb92:	45b8      	cmp	r8, r7
 800cb94:	bf3a      	itte	cc
 800cb96:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800cb9a:	f1a6 0708 	subcc.w	r7, r6, #8
 800cb9e:	2300      	movcs	r3, #0
 800cba0:	380b      	subs	r0, #11
 800cba2:	d012      	beq.n	800cbca <__b2d+0x8a>
 800cba4:	f1c0 0120 	rsb	r1, r0, #32
 800cba8:	fa23 f401 	lsr.w	r4, r3, r1
 800cbac:	4082      	lsls	r2, r0
 800cbae:	4322      	orrs	r2, r4
 800cbb0:	4547      	cmp	r7, r8
 800cbb2:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800cbb6:	bf8c      	ite	hi
 800cbb8:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800cbbc:	2200      	movls	r2, #0
 800cbbe:	4083      	lsls	r3, r0
 800cbc0:	40ca      	lsrs	r2, r1
 800cbc2:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800cbc6:	4313      	orrs	r3, r2
 800cbc8:	e7de      	b.n	800cb88 <__b2d+0x48>
 800cbca:	ea42 0501 	orr.w	r5, r2, r1
 800cbce:	e7db      	b.n	800cb88 <__b2d+0x48>
 800cbd0:	3ff00000 	.word	0x3ff00000

0800cbd4 <__d2b>:
 800cbd4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800cbd8:	460f      	mov	r7, r1
 800cbda:	2101      	movs	r1, #1
 800cbdc:	ec59 8b10 	vmov	r8, r9, d0
 800cbe0:	4616      	mov	r6, r2
 800cbe2:	f7ff fc1b 	bl	800c41c <_Balloc>
 800cbe6:	4604      	mov	r4, r0
 800cbe8:	b930      	cbnz	r0, 800cbf8 <__d2b+0x24>
 800cbea:	4602      	mov	r2, r0
 800cbec:	4b23      	ldr	r3, [pc, #140]	@ (800cc7c <__d2b+0xa8>)
 800cbee:	4824      	ldr	r0, [pc, #144]	@ (800cc80 <__d2b+0xac>)
 800cbf0:	f240 310f 	movw	r1, #783	@ 0x30f
 800cbf4:	f000 fcac 	bl	800d550 <__assert_func>
 800cbf8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800cbfc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800cc00:	b10d      	cbz	r5, 800cc06 <__d2b+0x32>
 800cc02:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800cc06:	9301      	str	r3, [sp, #4]
 800cc08:	f1b8 0300 	subs.w	r3, r8, #0
 800cc0c:	d023      	beq.n	800cc56 <__d2b+0x82>
 800cc0e:	4668      	mov	r0, sp
 800cc10:	9300      	str	r3, [sp, #0]
 800cc12:	f7ff fd14 	bl	800c63e <__lo0bits>
 800cc16:	e9dd 1200 	ldrd	r1, r2, [sp]
 800cc1a:	b1d0      	cbz	r0, 800cc52 <__d2b+0x7e>
 800cc1c:	f1c0 0320 	rsb	r3, r0, #32
 800cc20:	fa02 f303 	lsl.w	r3, r2, r3
 800cc24:	430b      	orrs	r3, r1
 800cc26:	40c2      	lsrs	r2, r0
 800cc28:	6163      	str	r3, [r4, #20]
 800cc2a:	9201      	str	r2, [sp, #4]
 800cc2c:	9b01      	ldr	r3, [sp, #4]
 800cc2e:	61a3      	str	r3, [r4, #24]
 800cc30:	2b00      	cmp	r3, #0
 800cc32:	bf0c      	ite	eq
 800cc34:	2201      	moveq	r2, #1
 800cc36:	2202      	movne	r2, #2
 800cc38:	6122      	str	r2, [r4, #16]
 800cc3a:	b1a5      	cbz	r5, 800cc66 <__d2b+0x92>
 800cc3c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800cc40:	4405      	add	r5, r0
 800cc42:	603d      	str	r5, [r7, #0]
 800cc44:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800cc48:	6030      	str	r0, [r6, #0]
 800cc4a:	4620      	mov	r0, r4
 800cc4c:	b003      	add	sp, #12
 800cc4e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cc52:	6161      	str	r1, [r4, #20]
 800cc54:	e7ea      	b.n	800cc2c <__d2b+0x58>
 800cc56:	a801      	add	r0, sp, #4
 800cc58:	f7ff fcf1 	bl	800c63e <__lo0bits>
 800cc5c:	9b01      	ldr	r3, [sp, #4]
 800cc5e:	6163      	str	r3, [r4, #20]
 800cc60:	3020      	adds	r0, #32
 800cc62:	2201      	movs	r2, #1
 800cc64:	e7e8      	b.n	800cc38 <__d2b+0x64>
 800cc66:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800cc6a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800cc6e:	6038      	str	r0, [r7, #0]
 800cc70:	6918      	ldr	r0, [r3, #16]
 800cc72:	f7ff fcc5 	bl	800c600 <__hi0bits>
 800cc76:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800cc7a:	e7e5      	b.n	800cc48 <__d2b+0x74>
 800cc7c:	0800db56 	.word	0x0800db56
 800cc80:	0800dbc7 	.word	0x0800dbc7

0800cc84 <__ratio>:
 800cc84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc88:	b085      	sub	sp, #20
 800cc8a:	e9cd 1000 	strd	r1, r0, [sp]
 800cc8e:	a902      	add	r1, sp, #8
 800cc90:	f7ff ff56 	bl	800cb40 <__b2d>
 800cc94:	9800      	ldr	r0, [sp, #0]
 800cc96:	a903      	add	r1, sp, #12
 800cc98:	ec55 4b10 	vmov	r4, r5, d0
 800cc9c:	f7ff ff50 	bl	800cb40 <__b2d>
 800cca0:	9b01      	ldr	r3, [sp, #4]
 800cca2:	6919      	ldr	r1, [r3, #16]
 800cca4:	9b00      	ldr	r3, [sp, #0]
 800cca6:	691b      	ldr	r3, [r3, #16]
 800cca8:	1ac9      	subs	r1, r1, r3
 800ccaa:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800ccae:	1a9b      	subs	r3, r3, r2
 800ccb0:	ec5b ab10 	vmov	sl, fp, d0
 800ccb4:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800ccb8:	2b00      	cmp	r3, #0
 800ccba:	bfce      	itee	gt
 800ccbc:	462a      	movgt	r2, r5
 800ccbe:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ccc2:	465a      	movle	r2, fp
 800ccc4:	462f      	mov	r7, r5
 800ccc6:	46d9      	mov	r9, fp
 800ccc8:	bfcc      	ite	gt
 800ccca:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800ccce:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800ccd2:	464b      	mov	r3, r9
 800ccd4:	4652      	mov	r2, sl
 800ccd6:	4620      	mov	r0, r4
 800ccd8:	4639      	mov	r1, r7
 800ccda:	f7f3 fdd7 	bl	800088c <__aeabi_ddiv>
 800ccde:	ec41 0b10 	vmov	d0, r0, r1
 800cce2:	b005      	add	sp, #20
 800cce4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800cce8 <__copybits>:
 800cce8:	3901      	subs	r1, #1
 800ccea:	b570      	push	{r4, r5, r6, lr}
 800ccec:	1149      	asrs	r1, r1, #5
 800ccee:	6914      	ldr	r4, [r2, #16]
 800ccf0:	3101      	adds	r1, #1
 800ccf2:	f102 0314 	add.w	r3, r2, #20
 800ccf6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800ccfa:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800ccfe:	1f05      	subs	r5, r0, #4
 800cd00:	42a3      	cmp	r3, r4
 800cd02:	d30c      	bcc.n	800cd1e <__copybits+0x36>
 800cd04:	1aa3      	subs	r3, r4, r2
 800cd06:	3b11      	subs	r3, #17
 800cd08:	f023 0303 	bic.w	r3, r3, #3
 800cd0c:	3211      	adds	r2, #17
 800cd0e:	42a2      	cmp	r2, r4
 800cd10:	bf88      	it	hi
 800cd12:	2300      	movhi	r3, #0
 800cd14:	4418      	add	r0, r3
 800cd16:	2300      	movs	r3, #0
 800cd18:	4288      	cmp	r0, r1
 800cd1a:	d305      	bcc.n	800cd28 <__copybits+0x40>
 800cd1c:	bd70      	pop	{r4, r5, r6, pc}
 800cd1e:	f853 6b04 	ldr.w	r6, [r3], #4
 800cd22:	f845 6f04 	str.w	r6, [r5, #4]!
 800cd26:	e7eb      	b.n	800cd00 <__copybits+0x18>
 800cd28:	f840 3b04 	str.w	r3, [r0], #4
 800cd2c:	e7f4      	b.n	800cd18 <__copybits+0x30>

0800cd2e <__any_on>:
 800cd2e:	f100 0214 	add.w	r2, r0, #20
 800cd32:	6900      	ldr	r0, [r0, #16]
 800cd34:	114b      	asrs	r3, r1, #5
 800cd36:	4298      	cmp	r0, r3
 800cd38:	b510      	push	{r4, lr}
 800cd3a:	db11      	blt.n	800cd60 <__any_on+0x32>
 800cd3c:	dd0a      	ble.n	800cd54 <__any_on+0x26>
 800cd3e:	f011 011f 	ands.w	r1, r1, #31
 800cd42:	d007      	beq.n	800cd54 <__any_on+0x26>
 800cd44:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800cd48:	fa24 f001 	lsr.w	r0, r4, r1
 800cd4c:	fa00 f101 	lsl.w	r1, r0, r1
 800cd50:	428c      	cmp	r4, r1
 800cd52:	d10b      	bne.n	800cd6c <__any_on+0x3e>
 800cd54:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800cd58:	4293      	cmp	r3, r2
 800cd5a:	d803      	bhi.n	800cd64 <__any_on+0x36>
 800cd5c:	2000      	movs	r0, #0
 800cd5e:	bd10      	pop	{r4, pc}
 800cd60:	4603      	mov	r3, r0
 800cd62:	e7f7      	b.n	800cd54 <__any_on+0x26>
 800cd64:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800cd68:	2900      	cmp	r1, #0
 800cd6a:	d0f5      	beq.n	800cd58 <__any_on+0x2a>
 800cd6c:	2001      	movs	r0, #1
 800cd6e:	e7f6      	b.n	800cd5e <__any_on+0x30>

0800cd70 <__ascii_wctomb>:
 800cd70:	4603      	mov	r3, r0
 800cd72:	4608      	mov	r0, r1
 800cd74:	b141      	cbz	r1, 800cd88 <__ascii_wctomb+0x18>
 800cd76:	2aff      	cmp	r2, #255	@ 0xff
 800cd78:	d904      	bls.n	800cd84 <__ascii_wctomb+0x14>
 800cd7a:	228a      	movs	r2, #138	@ 0x8a
 800cd7c:	601a      	str	r2, [r3, #0]
 800cd7e:	f04f 30ff 	mov.w	r0, #4294967295
 800cd82:	4770      	bx	lr
 800cd84:	700a      	strb	r2, [r1, #0]
 800cd86:	2001      	movs	r0, #1
 800cd88:	4770      	bx	lr

0800cd8a <__ssputs_r>:
 800cd8a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cd8e:	688e      	ldr	r6, [r1, #8]
 800cd90:	461f      	mov	r7, r3
 800cd92:	42be      	cmp	r6, r7
 800cd94:	680b      	ldr	r3, [r1, #0]
 800cd96:	4682      	mov	sl, r0
 800cd98:	460c      	mov	r4, r1
 800cd9a:	4690      	mov	r8, r2
 800cd9c:	d82d      	bhi.n	800cdfa <__ssputs_r+0x70>
 800cd9e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800cda2:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800cda6:	d026      	beq.n	800cdf6 <__ssputs_r+0x6c>
 800cda8:	6965      	ldr	r5, [r4, #20]
 800cdaa:	6909      	ldr	r1, [r1, #16]
 800cdac:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cdb0:	eba3 0901 	sub.w	r9, r3, r1
 800cdb4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cdb8:	1c7b      	adds	r3, r7, #1
 800cdba:	444b      	add	r3, r9
 800cdbc:	106d      	asrs	r5, r5, #1
 800cdbe:	429d      	cmp	r5, r3
 800cdc0:	bf38      	it	cc
 800cdc2:	461d      	movcc	r5, r3
 800cdc4:	0553      	lsls	r3, r2, #21
 800cdc6:	d527      	bpl.n	800ce18 <__ssputs_r+0x8e>
 800cdc8:	4629      	mov	r1, r5
 800cdca:	f7fc fa6f 	bl	80092ac <_malloc_r>
 800cdce:	4606      	mov	r6, r0
 800cdd0:	b360      	cbz	r0, 800ce2c <__ssputs_r+0xa2>
 800cdd2:	6921      	ldr	r1, [r4, #16]
 800cdd4:	464a      	mov	r2, r9
 800cdd6:	f7fe f91c 	bl	800b012 <memcpy>
 800cdda:	89a3      	ldrh	r3, [r4, #12]
 800cddc:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800cde0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cde4:	81a3      	strh	r3, [r4, #12]
 800cde6:	6126      	str	r6, [r4, #16]
 800cde8:	6165      	str	r5, [r4, #20]
 800cdea:	444e      	add	r6, r9
 800cdec:	eba5 0509 	sub.w	r5, r5, r9
 800cdf0:	6026      	str	r6, [r4, #0]
 800cdf2:	60a5      	str	r5, [r4, #8]
 800cdf4:	463e      	mov	r6, r7
 800cdf6:	42be      	cmp	r6, r7
 800cdf8:	d900      	bls.n	800cdfc <__ssputs_r+0x72>
 800cdfa:	463e      	mov	r6, r7
 800cdfc:	6820      	ldr	r0, [r4, #0]
 800cdfe:	4632      	mov	r2, r6
 800ce00:	4641      	mov	r1, r8
 800ce02:	f000 fb69 	bl	800d4d8 <memmove>
 800ce06:	68a3      	ldr	r3, [r4, #8]
 800ce08:	1b9b      	subs	r3, r3, r6
 800ce0a:	60a3      	str	r3, [r4, #8]
 800ce0c:	6823      	ldr	r3, [r4, #0]
 800ce0e:	4433      	add	r3, r6
 800ce10:	6023      	str	r3, [r4, #0]
 800ce12:	2000      	movs	r0, #0
 800ce14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ce18:	462a      	mov	r2, r5
 800ce1a:	f000 fbcb 	bl	800d5b4 <_realloc_r>
 800ce1e:	4606      	mov	r6, r0
 800ce20:	2800      	cmp	r0, #0
 800ce22:	d1e0      	bne.n	800cde6 <__ssputs_r+0x5c>
 800ce24:	6921      	ldr	r1, [r4, #16]
 800ce26:	4650      	mov	r0, sl
 800ce28:	f7fe ff62 	bl	800bcf0 <_free_r>
 800ce2c:	230c      	movs	r3, #12
 800ce2e:	f8ca 3000 	str.w	r3, [sl]
 800ce32:	89a3      	ldrh	r3, [r4, #12]
 800ce34:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ce38:	81a3      	strh	r3, [r4, #12]
 800ce3a:	f04f 30ff 	mov.w	r0, #4294967295
 800ce3e:	e7e9      	b.n	800ce14 <__ssputs_r+0x8a>

0800ce40 <_svfiprintf_r>:
 800ce40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce44:	4698      	mov	r8, r3
 800ce46:	898b      	ldrh	r3, [r1, #12]
 800ce48:	061b      	lsls	r3, r3, #24
 800ce4a:	b09d      	sub	sp, #116	@ 0x74
 800ce4c:	4607      	mov	r7, r0
 800ce4e:	460d      	mov	r5, r1
 800ce50:	4614      	mov	r4, r2
 800ce52:	d510      	bpl.n	800ce76 <_svfiprintf_r+0x36>
 800ce54:	690b      	ldr	r3, [r1, #16]
 800ce56:	b973      	cbnz	r3, 800ce76 <_svfiprintf_r+0x36>
 800ce58:	2140      	movs	r1, #64	@ 0x40
 800ce5a:	f7fc fa27 	bl	80092ac <_malloc_r>
 800ce5e:	6028      	str	r0, [r5, #0]
 800ce60:	6128      	str	r0, [r5, #16]
 800ce62:	b930      	cbnz	r0, 800ce72 <_svfiprintf_r+0x32>
 800ce64:	230c      	movs	r3, #12
 800ce66:	603b      	str	r3, [r7, #0]
 800ce68:	f04f 30ff 	mov.w	r0, #4294967295
 800ce6c:	b01d      	add	sp, #116	@ 0x74
 800ce6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce72:	2340      	movs	r3, #64	@ 0x40
 800ce74:	616b      	str	r3, [r5, #20]
 800ce76:	2300      	movs	r3, #0
 800ce78:	9309      	str	r3, [sp, #36]	@ 0x24
 800ce7a:	2320      	movs	r3, #32
 800ce7c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ce80:	f8cd 800c 	str.w	r8, [sp, #12]
 800ce84:	2330      	movs	r3, #48	@ 0x30
 800ce86:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d024 <_svfiprintf_r+0x1e4>
 800ce8a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ce8e:	f04f 0901 	mov.w	r9, #1
 800ce92:	4623      	mov	r3, r4
 800ce94:	469a      	mov	sl, r3
 800ce96:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ce9a:	b10a      	cbz	r2, 800cea0 <_svfiprintf_r+0x60>
 800ce9c:	2a25      	cmp	r2, #37	@ 0x25
 800ce9e:	d1f9      	bne.n	800ce94 <_svfiprintf_r+0x54>
 800cea0:	ebba 0b04 	subs.w	fp, sl, r4
 800cea4:	d00b      	beq.n	800cebe <_svfiprintf_r+0x7e>
 800cea6:	465b      	mov	r3, fp
 800cea8:	4622      	mov	r2, r4
 800ceaa:	4629      	mov	r1, r5
 800ceac:	4638      	mov	r0, r7
 800ceae:	f7ff ff6c 	bl	800cd8a <__ssputs_r>
 800ceb2:	3001      	adds	r0, #1
 800ceb4:	f000 80a7 	beq.w	800d006 <_svfiprintf_r+0x1c6>
 800ceb8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ceba:	445a      	add	r2, fp
 800cebc:	9209      	str	r2, [sp, #36]	@ 0x24
 800cebe:	f89a 3000 	ldrb.w	r3, [sl]
 800cec2:	2b00      	cmp	r3, #0
 800cec4:	f000 809f 	beq.w	800d006 <_svfiprintf_r+0x1c6>
 800cec8:	2300      	movs	r3, #0
 800ceca:	f04f 32ff 	mov.w	r2, #4294967295
 800cece:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ced2:	f10a 0a01 	add.w	sl, sl, #1
 800ced6:	9304      	str	r3, [sp, #16]
 800ced8:	9307      	str	r3, [sp, #28]
 800ceda:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800cede:	931a      	str	r3, [sp, #104]	@ 0x68
 800cee0:	4654      	mov	r4, sl
 800cee2:	2205      	movs	r2, #5
 800cee4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cee8:	484e      	ldr	r0, [pc, #312]	@ (800d024 <_svfiprintf_r+0x1e4>)
 800ceea:	f7f3 f991 	bl	8000210 <memchr>
 800ceee:	9a04      	ldr	r2, [sp, #16]
 800cef0:	b9d8      	cbnz	r0, 800cf2a <_svfiprintf_r+0xea>
 800cef2:	06d0      	lsls	r0, r2, #27
 800cef4:	bf44      	itt	mi
 800cef6:	2320      	movmi	r3, #32
 800cef8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cefc:	0711      	lsls	r1, r2, #28
 800cefe:	bf44      	itt	mi
 800cf00:	232b      	movmi	r3, #43	@ 0x2b
 800cf02:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cf06:	f89a 3000 	ldrb.w	r3, [sl]
 800cf0a:	2b2a      	cmp	r3, #42	@ 0x2a
 800cf0c:	d015      	beq.n	800cf3a <_svfiprintf_r+0xfa>
 800cf0e:	9a07      	ldr	r2, [sp, #28]
 800cf10:	4654      	mov	r4, sl
 800cf12:	2000      	movs	r0, #0
 800cf14:	f04f 0c0a 	mov.w	ip, #10
 800cf18:	4621      	mov	r1, r4
 800cf1a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cf1e:	3b30      	subs	r3, #48	@ 0x30
 800cf20:	2b09      	cmp	r3, #9
 800cf22:	d94b      	bls.n	800cfbc <_svfiprintf_r+0x17c>
 800cf24:	b1b0      	cbz	r0, 800cf54 <_svfiprintf_r+0x114>
 800cf26:	9207      	str	r2, [sp, #28]
 800cf28:	e014      	b.n	800cf54 <_svfiprintf_r+0x114>
 800cf2a:	eba0 0308 	sub.w	r3, r0, r8
 800cf2e:	fa09 f303 	lsl.w	r3, r9, r3
 800cf32:	4313      	orrs	r3, r2
 800cf34:	9304      	str	r3, [sp, #16]
 800cf36:	46a2      	mov	sl, r4
 800cf38:	e7d2      	b.n	800cee0 <_svfiprintf_r+0xa0>
 800cf3a:	9b03      	ldr	r3, [sp, #12]
 800cf3c:	1d19      	adds	r1, r3, #4
 800cf3e:	681b      	ldr	r3, [r3, #0]
 800cf40:	9103      	str	r1, [sp, #12]
 800cf42:	2b00      	cmp	r3, #0
 800cf44:	bfbb      	ittet	lt
 800cf46:	425b      	neglt	r3, r3
 800cf48:	f042 0202 	orrlt.w	r2, r2, #2
 800cf4c:	9307      	strge	r3, [sp, #28]
 800cf4e:	9307      	strlt	r3, [sp, #28]
 800cf50:	bfb8      	it	lt
 800cf52:	9204      	strlt	r2, [sp, #16]
 800cf54:	7823      	ldrb	r3, [r4, #0]
 800cf56:	2b2e      	cmp	r3, #46	@ 0x2e
 800cf58:	d10a      	bne.n	800cf70 <_svfiprintf_r+0x130>
 800cf5a:	7863      	ldrb	r3, [r4, #1]
 800cf5c:	2b2a      	cmp	r3, #42	@ 0x2a
 800cf5e:	d132      	bne.n	800cfc6 <_svfiprintf_r+0x186>
 800cf60:	9b03      	ldr	r3, [sp, #12]
 800cf62:	1d1a      	adds	r2, r3, #4
 800cf64:	681b      	ldr	r3, [r3, #0]
 800cf66:	9203      	str	r2, [sp, #12]
 800cf68:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800cf6c:	3402      	adds	r4, #2
 800cf6e:	9305      	str	r3, [sp, #20]
 800cf70:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d034 <_svfiprintf_r+0x1f4>
 800cf74:	7821      	ldrb	r1, [r4, #0]
 800cf76:	2203      	movs	r2, #3
 800cf78:	4650      	mov	r0, sl
 800cf7a:	f7f3 f949 	bl	8000210 <memchr>
 800cf7e:	b138      	cbz	r0, 800cf90 <_svfiprintf_r+0x150>
 800cf80:	9b04      	ldr	r3, [sp, #16]
 800cf82:	eba0 000a 	sub.w	r0, r0, sl
 800cf86:	2240      	movs	r2, #64	@ 0x40
 800cf88:	4082      	lsls	r2, r0
 800cf8a:	4313      	orrs	r3, r2
 800cf8c:	3401      	adds	r4, #1
 800cf8e:	9304      	str	r3, [sp, #16]
 800cf90:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cf94:	4824      	ldr	r0, [pc, #144]	@ (800d028 <_svfiprintf_r+0x1e8>)
 800cf96:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800cf9a:	2206      	movs	r2, #6
 800cf9c:	f7f3 f938 	bl	8000210 <memchr>
 800cfa0:	2800      	cmp	r0, #0
 800cfa2:	d036      	beq.n	800d012 <_svfiprintf_r+0x1d2>
 800cfa4:	4b21      	ldr	r3, [pc, #132]	@ (800d02c <_svfiprintf_r+0x1ec>)
 800cfa6:	bb1b      	cbnz	r3, 800cff0 <_svfiprintf_r+0x1b0>
 800cfa8:	9b03      	ldr	r3, [sp, #12]
 800cfaa:	3307      	adds	r3, #7
 800cfac:	f023 0307 	bic.w	r3, r3, #7
 800cfb0:	3308      	adds	r3, #8
 800cfb2:	9303      	str	r3, [sp, #12]
 800cfb4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cfb6:	4433      	add	r3, r6
 800cfb8:	9309      	str	r3, [sp, #36]	@ 0x24
 800cfba:	e76a      	b.n	800ce92 <_svfiprintf_r+0x52>
 800cfbc:	fb0c 3202 	mla	r2, ip, r2, r3
 800cfc0:	460c      	mov	r4, r1
 800cfc2:	2001      	movs	r0, #1
 800cfc4:	e7a8      	b.n	800cf18 <_svfiprintf_r+0xd8>
 800cfc6:	2300      	movs	r3, #0
 800cfc8:	3401      	adds	r4, #1
 800cfca:	9305      	str	r3, [sp, #20]
 800cfcc:	4619      	mov	r1, r3
 800cfce:	f04f 0c0a 	mov.w	ip, #10
 800cfd2:	4620      	mov	r0, r4
 800cfd4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cfd8:	3a30      	subs	r2, #48	@ 0x30
 800cfda:	2a09      	cmp	r2, #9
 800cfdc:	d903      	bls.n	800cfe6 <_svfiprintf_r+0x1a6>
 800cfde:	2b00      	cmp	r3, #0
 800cfe0:	d0c6      	beq.n	800cf70 <_svfiprintf_r+0x130>
 800cfe2:	9105      	str	r1, [sp, #20]
 800cfe4:	e7c4      	b.n	800cf70 <_svfiprintf_r+0x130>
 800cfe6:	fb0c 2101 	mla	r1, ip, r1, r2
 800cfea:	4604      	mov	r4, r0
 800cfec:	2301      	movs	r3, #1
 800cfee:	e7f0      	b.n	800cfd2 <_svfiprintf_r+0x192>
 800cff0:	ab03      	add	r3, sp, #12
 800cff2:	9300      	str	r3, [sp, #0]
 800cff4:	462a      	mov	r2, r5
 800cff6:	4b0e      	ldr	r3, [pc, #56]	@ (800d030 <_svfiprintf_r+0x1f0>)
 800cff8:	a904      	add	r1, sp, #16
 800cffa:	4638      	mov	r0, r7
 800cffc:	f7fd f914 	bl	800a228 <_printf_float>
 800d000:	1c42      	adds	r2, r0, #1
 800d002:	4606      	mov	r6, r0
 800d004:	d1d6      	bne.n	800cfb4 <_svfiprintf_r+0x174>
 800d006:	89ab      	ldrh	r3, [r5, #12]
 800d008:	065b      	lsls	r3, r3, #25
 800d00a:	f53f af2d 	bmi.w	800ce68 <_svfiprintf_r+0x28>
 800d00e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d010:	e72c      	b.n	800ce6c <_svfiprintf_r+0x2c>
 800d012:	ab03      	add	r3, sp, #12
 800d014:	9300      	str	r3, [sp, #0]
 800d016:	462a      	mov	r2, r5
 800d018:	4b05      	ldr	r3, [pc, #20]	@ (800d030 <_svfiprintf_r+0x1f0>)
 800d01a:	a904      	add	r1, sp, #16
 800d01c:	4638      	mov	r0, r7
 800d01e:	f7fd fb9b 	bl	800a758 <_printf_i>
 800d022:	e7ed      	b.n	800d000 <_svfiprintf_r+0x1c0>
 800d024:	0800dc20 	.word	0x0800dc20
 800d028:	0800dc2a 	.word	0x0800dc2a
 800d02c:	0800a229 	.word	0x0800a229
 800d030:	0800cd8b 	.word	0x0800cd8b
 800d034:	0800dc26 	.word	0x0800dc26

0800d038 <__sfputc_r>:
 800d038:	6893      	ldr	r3, [r2, #8]
 800d03a:	3b01      	subs	r3, #1
 800d03c:	2b00      	cmp	r3, #0
 800d03e:	b410      	push	{r4}
 800d040:	6093      	str	r3, [r2, #8]
 800d042:	da08      	bge.n	800d056 <__sfputc_r+0x1e>
 800d044:	6994      	ldr	r4, [r2, #24]
 800d046:	42a3      	cmp	r3, r4
 800d048:	db01      	blt.n	800d04e <__sfputc_r+0x16>
 800d04a:	290a      	cmp	r1, #10
 800d04c:	d103      	bne.n	800d056 <__sfputc_r+0x1e>
 800d04e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d052:	f7fd be4a 	b.w	800acea <__swbuf_r>
 800d056:	6813      	ldr	r3, [r2, #0]
 800d058:	1c58      	adds	r0, r3, #1
 800d05a:	6010      	str	r0, [r2, #0]
 800d05c:	7019      	strb	r1, [r3, #0]
 800d05e:	4608      	mov	r0, r1
 800d060:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d064:	4770      	bx	lr

0800d066 <__sfputs_r>:
 800d066:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d068:	4606      	mov	r6, r0
 800d06a:	460f      	mov	r7, r1
 800d06c:	4614      	mov	r4, r2
 800d06e:	18d5      	adds	r5, r2, r3
 800d070:	42ac      	cmp	r4, r5
 800d072:	d101      	bne.n	800d078 <__sfputs_r+0x12>
 800d074:	2000      	movs	r0, #0
 800d076:	e007      	b.n	800d088 <__sfputs_r+0x22>
 800d078:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d07c:	463a      	mov	r2, r7
 800d07e:	4630      	mov	r0, r6
 800d080:	f7ff ffda 	bl	800d038 <__sfputc_r>
 800d084:	1c43      	adds	r3, r0, #1
 800d086:	d1f3      	bne.n	800d070 <__sfputs_r+0xa>
 800d088:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d08c <_vfiprintf_r>:
 800d08c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d090:	460d      	mov	r5, r1
 800d092:	b09d      	sub	sp, #116	@ 0x74
 800d094:	4614      	mov	r4, r2
 800d096:	4698      	mov	r8, r3
 800d098:	4606      	mov	r6, r0
 800d09a:	b118      	cbz	r0, 800d0a4 <_vfiprintf_r+0x18>
 800d09c:	6a03      	ldr	r3, [r0, #32]
 800d09e:	b90b      	cbnz	r3, 800d0a4 <_vfiprintf_r+0x18>
 800d0a0:	f7fd fd04 	bl	800aaac <__sinit>
 800d0a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d0a6:	07d9      	lsls	r1, r3, #31
 800d0a8:	d405      	bmi.n	800d0b6 <_vfiprintf_r+0x2a>
 800d0aa:	89ab      	ldrh	r3, [r5, #12]
 800d0ac:	059a      	lsls	r2, r3, #22
 800d0ae:	d402      	bmi.n	800d0b6 <_vfiprintf_r+0x2a>
 800d0b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d0b2:	f7fd ffac 	bl	800b00e <__retarget_lock_acquire_recursive>
 800d0b6:	89ab      	ldrh	r3, [r5, #12]
 800d0b8:	071b      	lsls	r3, r3, #28
 800d0ba:	d501      	bpl.n	800d0c0 <_vfiprintf_r+0x34>
 800d0bc:	692b      	ldr	r3, [r5, #16]
 800d0be:	b99b      	cbnz	r3, 800d0e8 <_vfiprintf_r+0x5c>
 800d0c0:	4629      	mov	r1, r5
 800d0c2:	4630      	mov	r0, r6
 800d0c4:	f7fd fe50 	bl	800ad68 <__swsetup_r>
 800d0c8:	b170      	cbz	r0, 800d0e8 <_vfiprintf_r+0x5c>
 800d0ca:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d0cc:	07dc      	lsls	r4, r3, #31
 800d0ce:	d504      	bpl.n	800d0da <_vfiprintf_r+0x4e>
 800d0d0:	f04f 30ff 	mov.w	r0, #4294967295
 800d0d4:	b01d      	add	sp, #116	@ 0x74
 800d0d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d0da:	89ab      	ldrh	r3, [r5, #12]
 800d0dc:	0598      	lsls	r0, r3, #22
 800d0de:	d4f7      	bmi.n	800d0d0 <_vfiprintf_r+0x44>
 800d0e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d0e2:	f7fd ff95 	bl	800b010 <__retarget_lock_release_recursive>
 800d0e6:	e7f3      	b.n	800d0d0 <_vfiprintf_r+0x44>
 800d0e8:	2300      	movs	r3, #0
 800d0ea:	9309      	str	r3, [sp, #36]	@ 0x24
 800d0ec:	2320      	movs	r3, #32
 800d0ee:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d0f2:	f8cd 800c 	str.w	r8, [sp, #12]
 800d0f6:	2330      	movs	r3, #48	@ 0x30
 800d0f8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d2a8 <_vfiprintf_r+0x21c>
 800d0fc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d100:	f04f 0901 	mov.w	r9, #1
 800d104:	4623      	mov	r3, r4
 800d106:	469a      	mov	sl, r3
 800d108:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d10c:	b10a      	cbz	r2, 800d112 <_vfiprintf_r+0x86>
 800d10e:	2a25      	cmp	r2, #37	@ 0x25
 800d110:	d1f9      	bne.n	800d106 <_vfiprintf_r+0x7a>
 800d112:	ebba 0b04 	subs.w	fp, sl, r4
 800d116:	d00b      	beq.n	800d130 <_vfiprintf_r+0xa4>
 800d118:	465b      	mov	r3, fp
 800d11a:	4622      	mov	r2, r4
 800d11c:	4629      	mov	r1, r5
 800d11e:	4630      	mov	r0, r6
 800d120:	f7ff ffa1 	bl	800d066 <__sfputs_r>
 800d124:	3001      	adds	r0, #1
 800d126:	f000 80a7 	beq.w	800d278 <_vfiprintf_r+0x1ec>
 800d12a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d12c:	445a      	add	r2, fp
 800d12e:	9209      	str	r2, [sp, #36]	@ 0x24
 800d130:	f89a 3000 	ldrb.w	r3, [sl]
 800d134:	2b00      	cmp	r3, #0
 800d136:	f000 809f 	beq.w	800d278 <_vfiprintf_r+0x1ec>
 800d13a:	2300      	movs	r3, #0
 800d13c:	f04f 32ff 	mov.w	r2, #4294967295
 800d140:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d144:	f10a 0a01 	add.w	sl, sl, #1
 800d148:	9304      	str	r3, [sp, #16]
 800d14a:	9307      	str	r3, [sp, #28]
 800d14c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d150:	931a      	str	r3, [sp, #104]	@ 0x68
 800d152:	4654      	mov	r4, sl
 800d154:	2205      	movs	r2, #5
 800d156:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d15a:	4853      	ldr	r0, [pc, #332]	@ (800d2a8 <_vfiprintf_r+0x21c>)
 800d15c:	f7f3 f858 	bl	8000210 <memchr>
 800d160:	9a04      	ldr	r2, [sp, #16]
 800d162:	b9d8      	cbnz	r0, 800d19c <_vfiprintf_r+0x110>
 800d164:	06d1      	lsls	r1, r2, #27
 800d166:	bf44      	itt	mi
 800d168:	2320      	movmi	r3, #32
 800d16a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d16e:	0713      	lsls	r3, r2, #28
 800d170:	bf44      	itt	mi
 800d172:	232b      	movmi	r3, #43	@ 0x2b
 800d174:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d178:	f89a 3000 	ldrb.w	r3, [sl]
 800d17c:	2b2a      	cmp	r3, #42	@ 0x2a
 800d17e:	d015      	beq.n	800d1ac <_vfiprintf_r+0x120>
 800d180:	9a07      	ldr	r2, [sp, #28]
 800d182:	4654      	mov	r4, sl
 800d184:	2000      	movs	r0, #0
 800d186:	f04f 0c0a 	mov.w	ip, #10
 800d18a:	4621      	mov	r1, r4
 800d18c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d190:	3b30      	subs	r3, #48	@ 0x30
 800d192:	2b09      	cmp	r3, #9
 800d194:	d94b      	bls.n	800d22e <_vfiprintf_r+0x1a2>
 800d196:	b1b0      	cbz	r0, 800d1c6 <_vfiprintf_r+0x13a>
 800d198:	9207      	str	r2, [sp, #28]
 800d19a:	e014      	b.n	800d1c6 <_vfiprintf_r+0x13a>
 800d19c:	eba0 0308 	sub.w	r3, r0, r8
 800d1a0:	fa09 f303 	lsl.w	r3, r9, r3
 800d1a4:	4313      	orrs	r3, r2
 800d1a6:	9304      	str	r3, [sp, #16]
 800d1a8:	46a2      	mov	sl, r4
 800d1aa:	e7d2      	b.n	800d152 <_vfiprintf_r+0xc6>
 800d1ac:	9b03      	ldr	r3, [sp, #12]
 800d1ae:	1d19      	adds	r1, r3, #4
 800d1b0:	681b      	ldr	r3, [r3, #0]
 800d1b2:	9103      	str	r1, [sp, #12]
 800d1b4:	2b00      	cmp	r3, #0
 800d1b6:	bfbb      	ittet	lt
 800d1b8:	425b      	neglt	r3, r3
 800d1ba:	f042 0202 	orrlt.w	r2, r2, #2
 800d1be:	9307      	strge	r3, [sp, #28]
 800d1c0:	9307      	strlt	r3, [sp, #28]
 800d1c2:	bfb8      	it	lt
 800d1c4:	9204      	strlt	r2, [sp, #16]
 800d1c6:	7823      	ldrb	r3, [r4, #0]
 800d1c8:	2b2e      	cmp	r3, #46	@ 0x2e
 800d1ca:	d10a      	bne.n	800d1e2 <_vfiprintf_r+0x156>
 800d1cc:	7863      	ldrb	r3, [r4, #1]
 800d1ce:	2b2a      	cmp	r3, #42	@ 0x2a
 800d1d0:	d132      	bne.n	800d238 <_vfiprintf_r+0x1ac>
 800d1d2:	9b03      	ldr	r3, [sp, #12]
 800d1d4:	1d1a      	adds	r2, r3, #4
 800d1d6:	681b      	ldr	r3, [r3, #0]
 800d1d8:	9203      	str	r2, [sp, #12]
 800d1da:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d1de:	3402      	adds	r4, #2
 800d1e0:	9305      	str	r3, [sp, #20]
 800d1e2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d2b8 <_vfiprintf_r+0x22c>
 800d1e6:	7821      	ldrb	r1, [r4, #0]
 800d1e8:	2203      	movs	r2, #3
 800d1ea:	4650      	mov	r0, sl
 800d1ec:	f7f3 f810 	bl	8000210 <memchr>
 800d1f0:	b138      	cbz	r0, 800d202 <_vfiprintf_r+0x176>
 800d1f2:	9b04      	ldr	r3, [sp, #16]
 800d1f4:	eba0 000a 	sub.w	r0, r0, sl
 800d1f8:	2240      	movs	r2, #64	@ 0x40
 800d1fa:	4082      	lsls	r2, r0
 800d1fc:	4313      	orrs	r3, r2
 800d1fe:	3401      	adds	r4, #1
 800d200:	9304      	str	r3, [sp, #16]
 800d202:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d206:	4829      	ldr	r0, [pc, #164]	@ (800d2ac <_vfiprintf_r+0x220>)
 800d208:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d20c:	2206      	movs	r2, #6
 800d20e:	f7f2 ffff 	bl	8000210 <memchr>
 800d212:	2800      	cmp	r0, #0
 800d214:	d03f      	beq.n	800d296 <_vfiprintf_r+0x20a>
 800d216:	4b26      	ldr	r3, [pc, #152]	@ (800d2b0 <_vfiprintf_r+0x224>)
 800d218:	bb1b      	cbnz	r3, 800d262 <_vfiprintf_r+0x1d6>
 800d21a:	9b03      	ldr	r3, [sp, #12]
 800d21c:	3307      	adds	r3, #7
 800d21e:	f023 0307 	bic.w	r3, r3, #7
 800d222:	3308      	adds	r3, #8
 800d224:	9303      	str	r3, [sp, #12]
 800d226:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d228:	443b      	add	r3, r7
 800d22a:	9309      	str	r3, [sp, #36]	@ 0x24
 800d22c:	e76a      	b.n	800d104 <_vfiprintf_r+0x78>
 800d22e:	fb0c 3202 	mla	r2, ip, r2, r3
 800d232:	460c      	mov	r4, r1
 800d234:	2001      	movs	r0, #1
 800d236:	e7a8      	b.n	800d18a <_vfiprintf_r+0xfe>
 800d238:	2300      	movs	r3, #0
 800d23a:	3401      	adds	r4, #1
 800d23c:	9305      	str	r3, [sp, #20]
 800d23e:	4619      	mov	r1, r3
 800d240:	f04f 0c0a 	mov.w	ip, #10
 800d244:	4620      	mov	r0, r4
 800d246:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d24a:	3a30      	subs	r2, #48	@ 0x30
 800d24c:	2a09      	cmp	r2, #9
 800d24e:	d903      	bls.n	800d258 <_vfiprintf_r+0x1cc>
 800d250:	2b00      	cmp	r3, #0
 800d252:	d0c6      	beq.n	800d1e2 <_vfiprintf_r+0x156>
 800d254:	9105      	str	r1, [sp, #20]
 800d256:	e7c4      	b.n	800d1e2 <_vfiprintf_r+0x156>
 800d258:	fb0c 2101 	mla	r1, ip, r1, r2
 800d25c:	4604      	mov	r4, r0
 800d25e:	2301      	movs	r3, #1
 800d260:	e7f0      	b.n	800d244 <_vfiprintf_r+0x1b8>
 800d262:	ab03      	add	r3, sp, #12
 800d264:	9300      	str	r3, [sp, #0]
 800d266:	462a      	mov	r2, r5
 800d268:	4b12      	ldr	r3, [pc, #72]	@ (800d2b4 <_vfiprintf_r+0x228>)
 800d26a:	a904      	add	r1, sp, #16
 800d26c:	4630      	mov	r0, r6
 800d26e:	f7fc ffdb 	bl	800a228 <_printf_float>
 800d272:	4607      	mov	r7, r0
 800d274:	1c78      	adds	r0, r7, #1
 800d276:	d1d6      	bne.n	800d226 <_vfiprintf_r+0x19a>
 800d278:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d27a:	07d9      	lsls	r1, r3, #31
 800d27c:	d405      	bmi.n	800d28a <_vfiprintf_r+0x1fe>
 800d27e:	89ab      	ldrh	r3, [r5, #12]
 800d280:	059a      	lsls	r2, r3, #22
 800d282:	d402      	bmi.n	800d28a <_vfiprintf_r+0x1fe>
 800d284:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d286:	f7fd fec3 	bl	800b010 <__retarget_lock_release_recursive>
 800d28a:	89ab      	ldrh	r3, [r5, #12]
 800d28c:	065b      	lsls	r3, r3, #25
 800d28e:	f53f af1f 	bmi.w	800d0d0 <_vfiprintf_r+0x44>
 800d292:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d294:	e71e      	b.n	800d0d4 <_vfiprintf_r+0x48>
 800d296:	ab03      	add	r3, sp, #12
 800d298:	9300      	str	r3, [sp, #0]
 800d29a:	462a      	mov	r2, r5
 800d29c:	4b05      	ldr	r3, [pc, #20]	@ (800d2b4 <_vfiprintf_r+0x228>)
 800d29e:	a904      	add	r1, sp, #16
 800d2a0:	4630      	mov	r0, r6
 800d2a2:	f7fd fa59 	bl	800a758 <_printf_i>
 800d2a6:	e7e4      	b.n	800d272 <_vfiprintf_r+0x1e6>
 800d2a8:	0800dc20 	.word	0x0800dc20
 800d2ac:	0800dc2a 	.word	0x0800dc2a
 800d2b0:	0800a229 	.word	0x0800a229
 800d2b4:	0800d067 	.word	0x0800d067
 800d2b8:	0800dc26 	.word	0x0800dc26

0800d2bc <__sflush_r>:
 800d2bc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d2c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d2c4:	0716      	lsls	r6, r2, #28
 800d2c6:	4605      	mov	r5, r0
 800d2c8:	460c      	mov	r4, r1
 800d2ca:	d454      	bmi.n	800d376 <__sflush_r+0xba>
 800d2cc:	684b      	ldr	r3, [r1, #4]
 800d2ce:	2b00      	cmp	r3, #0
 800d2d0:	dc02      	bgt.n	800d2d8 <__sflush_r+0x1c>
 800d2d2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d2d4:	2b00      	cmp	r3, #0
 800d2d6:	dd48      	ble.n	800d36a <__sflush_r+0xae>
 800d2d8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d2da:	2e00      	cmp	r6, #0
 800d2dc:	d045      	beq.n	800d36a <__sflush_r+0xae>
 800d2de:	2300      	movs	r3, #0
 800d2e0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d2e4:	682f      	ldr	r7, [r5, #0]
 800d2e6:	6a21      	ldr	r1, [r4, #32]
 800d2e8:	602b      	str	r3, [r5, #0]
 800d2ea:	d030      	beq.n	800d34e <__sflush_r+0x92>
 800d2ec:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d2ee:	89a3      	ldrh	r3, [r4, #12]
 800d2f0:	0759      	lsls	r1, r3, #29
 800d2f2:	d505      	bpl.n	800d300 <__sflush_r+0x44>
 800d2f4:	6863      	ldr	r3, [r4, #4]
 800d2f6:	1ad2      	subs	r2, r2, r3
 800d2f8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d2fa:	b10b      	cbz	r3, 800d300 <__sflush_r+0x44>
 800d2fc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d2fe:	1ad2      	subs	r2, r2, r3
 800d300:	2300      	movs	r3, #0
 800d302:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d304:	6a21      	ldr	r1, [r4, #32]
 800d306:	4628      	mov	r0, r5
 800d308:	47b0      	blx	r6
 800d30a:	1c43      	adds	r3, r0, #1
 800d30c:	89a3      	ldrh	r3, [r4, #12]
 800d30e:	d106      	bne.n	800d31e <__sflush_r+0x62>
 800d310:	6829      	ldr	r1, [r5, #0]
 800d312:	291d      	cmp	r1, #29
 800d314:	d82b      	bhi.n	800d36e <__sflush_r+0xb2>
 800d316:	4a2a      	ldr	r2, [pc, #168]	@ (800d3c0 <__sflush_r+0x104>)
 800d318:	40ca      	lsrs	r2, r1
 800d31a:	07d6      	lsls	r6, r2, #31
 800d31c:	d527      	bpl.n	800d36e <__sflush_r+0xb2>
 800d31e:	2200      	movs	r2, #0
 800d320:	6062      	str	r2, [r4, #4]
 800d322:	04d9      	lsls	r1, r3, #19
 800d324:	6922      	ldr	r2, [r4, #16]
 800d326:	6022      	str	r2, [r4, #0]
 800d328:	d504      	bpl.n	800d334 <__sflush_r+0x78>
 800d32a:	1c42      	adds	r2, r0, #1
 800d32c:	d101      	bne.n	800d332 <__sflush_r+0x76>
 800d32e:	682b      	ldr	r3, [r5, #0]
 800d330:	b903      	cbnz	r3, 800d334 <__sflush_r+0x78>
 800d332:	6560      	str	r0, [r4, #84]	@ 0x54
 800d334:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d336:	602f      	str	r7, [r5, #0]
 800d338:	b1b9      	cbz	r1, 800d36a <__sflush_r+0xae>
 800d33a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d33e:	4299      	cmp	r1, r3
 800d340:	d002      	beq.n	800d348 <__sflush_r+0x8c>
 800d342:	4628      	mov	r0, r5
 800d344:	f7fe fcd4 	bl	800bcf0 <_free_r>
 800d348:	2300      	movs	r3, #0
 800d34a:	6363      	str	r3, [r4, #52]	@ 0x34
 800d34c:	e00d      	b.n	800d36a <__sflush_r+0xae>
 800d34e:	2301      	movs	r3, #1
 800d350:	4628      	mov	r0, r5
 800d352:	47b0      	blx	r6
 800d354:	4602      	mov	r2, r0
 800d356:	1c50      	adds	r0, r2, #1
 800d358:	d1c9      	bne.n	800d2ee <__sflush_r+0x32>
 800d35a:	682b      	ldr	r3, [r5, #0]
 800d35c:	2b00      	cmp	r3, #0
 800d35e:	d0c6      	beq.n	800d2ee <__sflush_r+0x32>
 800d360:	2b1d      	cmp	r3, #29
 800d362:	d001      	beq.n	800d368 <__sflush_r+0xac>
 800d364:	2b16      	cmp	r3, #22
 800d366:	d11e      	bne.n	800d3a6 <__sflush_r+0xea>
 800d368:	602f      	str	r7, [r5, #0]
 800d36a:	2000      	movs	r0, #0
 800d36c:	e022      	b.n	800d3b4 <__sflush_r+0xf8>
 800d36e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d372:	b21b      	sxth	r3, r3
 800d374:	e01b      	b.n	800d3ae <__sflush_r+0xf2>
 800d376:	690f      	ldr	r7, [r1, #16]
 800d378:	2f00      	cmp	r7, #0
 800d37a:	d0f6      	beq.n	800d36a <__sflush_r+0xae>
 800d37c:	0793      	lsls	r3, r2, #30
 800d37e:	680e      	ldr	r6, [r1, #0]
 800d380:	bf08      	it	eq
 800d382:	694b      	ldreq	r3, [r1, #20]
 800d384:	600f      	str	r7, [r1, #0]
 800d386:	bf18      	it	ne
 800d388:	2300      	movne	r3, #0
 800d38a:	eba6 0807 	sub.w	r8, r6, r7
 800d38e:	608b      	str	r3, [r1, #8]
 800d390:	f1b8 0f00 	cmp.w	r8, #0
 800d394:	dde9      	ble.n	800d36a <__sflush_r+0xae>
 800d396:	6a21      	ldr	r1, [r4, #32]
 800d398:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d39a:	4643      	mov	r3, r8
 800d39c:	463a      	mov	r2, r7
 800d39e:	4628      	mov	r0, r5
 800d3a0:	47b0      	blx	r6
 800d3a2:	2800      	cmp	r0, #0
 800d3a4:	dc08      	bgt.n	800d3b8 <__sflush_r+0xfc>
 800d3a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d3aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d3ae:	81a3      	strh	r3, [r4, #12]
 800d3b0:	f04f 30ff 	mov.w	r0, #4294967295
 800d3b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d3b8:	4407      	add	r7, r0
 800d3ba:	eba8 0800 	sub.w	r8, r8, r0
 800d3be:	e7e7      	b.n	800d390 <__sflush_r+0xd4>
 800d3c0:	20400001 	.word	0x20400001

0800d3c4 <_fflush_r>:
 800d3c4:	b538      	push	{r3, r4, r5, lr}
 800d3c6:	690b      	ldr	r3, [r1, #16]
 800d3c8:	4605      	mov	r5, r0
 800d3ca:	460c      	mov	r4, r1
 800d3cc:	b913      	cbnz	r3, 800d3d4 <_fflush_r+0x10>
 800d3ce:	2500      	movs	r5, #0
 800d3d0:	4628      	mov	r0, r5
 800d3d2:	bd38      	pop	{r3, r4, r5, pc}
 800d3d4:	b118      	cbz	r0, 800d3de <_fflush_r+0x1a>
 800d3d6:	6a03      	ldr	r3, [r0, #32]
 800d3d8:	b90b      	cbnz	r3, 800d3de <_fflush_r+0x1a>
 800d3da:	f7fd fb67 	bl	800aaac <__sinit>
 800d3de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d3e2:	2b00      	cmp	r3, #0
 800d3e4:	d0f3      	beq.n	800d3ce <_fflush_r+0xa>
 800d3e6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d3e8:	07d0      	lsls	r0, r2, #31
 800d3ea:	d404      	bmi.n	800d3f6 <_fflush_r+0x32>
 800d3ec:	0599      	lsls	r1, r3, #22
 800d3ee:	d402      	bmi.n	800d3f6 <_fflush_r+0x32>
 800d3f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d3f2:	f7fd fe0c 	bl	800b00e <__retarget_lock_acquire_recursive>
 800d3f6:	4628      	mov	r0, r5
 800d3f8:	4621      	mov	r1, r4
 800d3fa:	f7ff ff5f 	bl	800d2bc <__sflush_r>
 800d3fe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d400:	07da      	lsls	r2, r3, #31
 800d402:	4605      	mov	r5, r0
 800d404:	d4e4      	bmi.n	800d3d0 <_fflush_r+0xc>
 800d406:	89a3      	ldrh	r3, [r4, #12]
 800d408:	059b      	lsls	r3, r3, #22
 800d40a:	d4e1      	bmi.n	800d3d0 <_fflush_r+0xc>
 800d40c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d40e:	f7fd fdff 	bl	800b010 <__retarget_lock_release_recursive>
 800d412:	e7dd      	b.n	800d3d0 <_fflush_r+0xc>

0800d414 <__swhatbuf_r>:
 800d414:	b570      	push	{r4, r5, r6, lr}
 800d416:	460c      	mov	r4, r1
 800d418:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d41c:	2900      	cmp	r1, #0
 800d41e:	b096      	sub	sp, #88	@ 0x58
 800d420:	4615      	mov	r5, r2
 800d422:	461e      	mov	r6, r3
 800d424:	da0d      	bge.n	800d442 <__swhatbuf_r+0x2e>
 800d426:	89a3      	ldrh	r3, [r4, #12]
 800d428:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d42c:	f04f 0100 	mov.w	r1, #0
 800d430:	bf14      	ite	ne
 800d432:	2340      	movne	r3, #64	@ 0x40
 800d434:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d438:	2000      	movs	r0, #0
 800d43a:	6031      	str	r1, [r6, #0]
 800d43c:	602b      	str	r3, [r5, #0]
 800d43e:	b016      	add	sp, #88	@ 0x58
 800d440:	bd70      	pop	{r4, r5, r6, pc}
 800d442:	466a      	mov	r2, sp
 800d444:	f000 f862 	bl	800d50c <_fstat_r>
 800d448:	2800      	cmp	r0, #0
 800d44a:	dbec      	blt.n	800d426 <__swhatbuf_r+0x12>
 800d44c:	9901      	ldr	r1, [sp, #4]
 800d44e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d452:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d456:	4259      	negs	r1, r3
 800d458:	4159      	adcs	r1, r3
 800d45a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d45e:	e7eb      	b.n	800d438 <__swhatbuf_r+0x24>

0800d460 <__smakebuf_r>:
 800d460:	898b      	ldrh	r3, [r1, #12]
 800d462:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d464:	079d      	lsls	r5, r3, #30
 800d466:	4606      	mov	r6, r0
 800d468:	460c      	mov	r4, r1
 800d46a:	d507      	bpl.n	800d47c <__smakebuf_r+0x1c>
 800d46c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d470:	6023      	str	r3, [r4, #0]
 800d472:	6123      	str	r3, [r4, #16]
 800d474:	2301      	movs	r3, #1
 800d476:	6163      	str	r3, [r4, #20]
 800d478:	b003      	add	sp, #12
 800d47a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d47c:	ab01      	add	r3, sp, #4
 800d47e:	466a      	mov	r2, sp
 800d480:	f7ff ffc8 	bl	800d414 <__swhatbuf_r>
 800d484:	9f00      	ldr	r7, [sp, #0]
 800d486:	4605      	mov	r5, r0
 800d488:	4639      	mov	r1, r7
 800d48a:	4630      	mov	r0, r6
 800d48c:	f7fb ff0e 	bl	80092ac <_malloc_r>
 800d490:	b948      	cbnz	r0, 800d4a6 <__smakebuf_r+0x46>
 800d492:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d496:	059a      	lsls	r2, r3, #22
 800d498:	d4ee      	bmi.n	800d478 <__smakebuf_r+0x18>
 800d49a:	f023 0303 	bic.w	r3, r3, #3
 800d49e:	f043 0302 	orr.w	r3, r3, #2
 800d4a2:	81a3      	strh	r3, [r4, #12]
 800d4a4:	e7e2      	b.n	800d46c <__smakebuf_r+0xc>
 800d4a6:	89a3      	ldrh	r3, [r4, #12]
 800d4a8:	6020      	str	r0, [r4, #0]
 800d4aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d4ae:	81a3      	strh	r3, [r4, #12]
 800d4b0:	9b01      	ldr	r3, [sp, #4]
 800d4b2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d4b6:	b15b      	cbz	r3, 800d4d0 <__smakebuf_r+0x70>
 800d4b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d4bc:	4630      	mov	r0, r6
 800d4be:	f000 f837 	bl	800d530 <_isatty_r>
 800d4c2:	b128      	cbz	r0, 800d4d0 <__smakebuf_r+0x70>
 800d4c4:	89a3      	ldrh	r3, [r4, #12]
 800d4c6:	f023 0303 	bic.w	r3, r3, #3
 800d4ca:	f043 0301 	orr.w	r3, r3, #1
 800d4ce:	81a3      	strh	r3, [r4, #12]
 800d4d0:	89a3      	ldrh	r3, [r4, #12]
 800d4d2:	431d      	orrs	r5, r3
 800d4d4:	81a5      	strh	r5, [r4, #12]
 800d4d6:	e7cf      	b.n	800d478 <__smakebuf_r+0x18>

0800d4d8 <memmove>:
 800d4d8:	4288      	cmp	r0, r1
 800d4da:	b510      	push	{r4, lr}
 800d4dc:	eb01 0402 	add.w	r4, r1, r2
 800d4e0:	d902      	bls.n	800d4e8 <memmove+0x10>
 800d4e2:	4284      	cmp	r4, r0
 800d4e4:	4623      	mov	r3, r4
 800d4e6:	d807      	bhi.n	800d4f8 <memmove+0x20>
 800d4e8:	1e43      	subs	r3, r0, #1
 800d4ea:	42a1      	cmp	r1, r4
 800d4ec:	d008      	beq.n	800d500 <memmove+0x28>
 800d4ee:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d4f2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d4f6:	e7f8      	b.n	800d4ea <memmove+0x12>
 800d4f8:	4402      	add	r2, r0
 800d4fa:	4601      	mov	r1, r0
 800d4fc:	428a      	cmp	r2, r1
 800d4fe:	d100      	bne.n	800d502 <memmove+0x2a>
 800d500:	bd10      	pop	{r4, pc}
 800d502:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d506:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d50a:	e7f7      	b.n	800d4fc <memmove+0x24>

0800d50c <_fstat_r>:
 800d50c:	b538      	push	{r3, r4, r5, lr}
 800d50e:	4d07      	ldr	r5, [pc, #28]	@ (800d52c <_fstat_r+0x20>)
 800d510:	2300      	movs	r3, #0
 800d512:	4604      	mov	r4, r0
 800d514:	4608      	mov	r0, r1
 800d516:	4611      	mov	r1, r2
 800d518:	602b      	str	r3, [r5, #0]
 800d51a:	f7f4 fc8b 	bl	8001e34 <_fstat>
 800d51e:	1c43      	adds	r3, r0, #1
 800d520:	d102      	bne.n	800d528 <_fstat_r+0x1c>
 800d522:	682b      	ldr	r3, [r5, #0]
 800d524:	b103      	cbz	r3, 800d528 <_fstat_r+0x1c>
 800d526:	6023      	str	r3, [r4, #0]
 800d528:	bd38      	pop	{r3, r4, r5, pc}
 800d52a:	bf00      	nop
 800d52c:	20004828 	.word	0x20004828

0800d530 <_isatty_r>:
 800d530:	b538      	push	{r3, r4, r5, lr}
 800d532:	4d06      	ldr	r5, [pc, #24]	@ (800d54c <_isatty_r+0x1c>)
 800d534:	2300      	movs	r3, #0
 800d536:	4604      	mov	r4, r0
 800d538:	4608      	mov	r0, r1
 800d53a:	602b      	str	r3, [r5, #0]
 800d53c:	f7f4 fc8a 	bl	8001e54 <_isatty>
 800d540:	1c43      	adds	r3, r0, #1
 800d542:	d102      	bne.n	800d54a <_isatty_r+0x1a>
 800d544:	682b      	ldr	r3, [r5, #0]
 800d546:	b103      	cbz	r3, 800d54a <_isatty_r+0x1a>
 800d548:	6023      	str	r3, [r4, #0]
 800d54a:	bd38      	pop	{r3, r4, r5, pc}
 800d54c:	20004828 	.word	0x20004828

0800d550 <__assert_func>:
 800d550:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d552:	4614      	mov	r4, r2
 800d554:	461a      	mov	r2, r3
 800d556:	4b09      	ldr	r3, [pc, #36]	@ (800d57c <__assert_func+0x2c>)
 800d558:	681b      	ldr	r3, [r3, #0]
 800d55a:	4605      	mov	r5, r0
 800d55c:	68d8      	ldr	r0, [r3, #12]
 800d55e:	b14c      	cbz	r4, 800d574 <__assert_func+0x24>
 800d560:	4b07      	ldr	r3, [pc, #28]	@ (800d580 <__assert_func+0x30>)
 800d562:	9100      	str	r1, [sp, #0]
 800d564:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d568:	4906      	ldr	r1, [pc, #24]	@ (800d584 <__assert_func+0x34>)
 800d56a:	462b      	mov	r3, r5
 800d56c:	f000 f850 	bl	800d610 <fiprintf>
 800d570:	f000 f860 	bl	800d634 <abort>
 800d574:	4b04      	ldr	r3, [pc, #16]	@ (800d588 <__assert_func+0x38>)
 800d576:	461c      	mov	r4, r3
 800d578:	e7f3      	b.n	800d562 <__assert_func+0x12>
 800d57a:	bf00      	nop
 800d57c:	200004f0 	.word	0x200004f0
 800d580:	0800dc31 	.word	0x0800dc31
 800d584:	0800dc3e 	.word	0x0800dc3e
 800d588:	0800dc6c 	.word	0x0800dc6c

0800d58c <_calloc_r>:
 800d58c:	b570      	push	{r4, r5, r6, lr}
 800d58e:	fba1 5402 	umull	r5, r4, r1, r2
 800d592:	b934      	cbnz	r4, 800d5a2 <_calloc_r+0x16>
 800d594:	4629      	mov	r1, r5
 800d596:	f7fb fe89 	bl	80092ac <_malloc_r>
 800d59a:	4606      	mov	r6, r0
 800d59c:	b928      	cbnz	r0, 800d5aa <_calloc_r+0x1e>
 800d59e:	4630      	mov	r0, r6
 800d5a0:	bd70      	pop	{r4, r5, r6, pc}
 800d5a2:	220c      	movs	r2, #12
 800d5a4:	6002      	str	r2, [r0, #0]
 800d5a6:	2600      	movs	r6, #0
 800d5a8:	e7f9      	b.n	800d59e <_calloc_r+0x12>
 800d5aa:	462a      	mov	r2, r5
 800d5ac:	4621      	mov	r1, r4
 800d5ae:	f7fd fc31 	bl	800ae14 <memset>
 800d5b2:	e7f4      	b.n	800d59e <_calloc_r+0x12>

0800d5b4 <_realloc_r>:
 800d5b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d5b8:	4607      	mov	r7, r0
 800d5ba:	4614      	mov	r4, r2
 800d5bc:	460d      	mov	r5, r1
 800d5be:	b921      	cbnz	r1, 800d5ca <_realloc_r+0x16>
 800d5c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d5c4:	4611      	mov	r1, r2
 800d5c6:	f7fb be71 	b.w	80092ac <_malloc_r>
 800d5ca:	b92a      	cbnz	r2, 800d5d8 <_realloc_r+0x24>
 800d5cc:	f7fe fb90 	bl	800bcf0 <_free_r>
 800d5d0:	4625      	mov	r5, r4
 800d5d2:	4628      	mov	r0, r5
 800d5d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d5d8:	f000 f833 	bl	800d642 <_malloc_usable_size_r>
 800d5dc:	4284      	cmp	r4, r0
 800d5de:	4606      	mov	r6, r0
 800d5e0:	d802      	bhi.n	800d5e8 <_realloc_r+0x34>
 800d5e2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d5e6:	d8f4      	bhi.n	800d5d2 <_realloc_r+0x1e>
 800d5e8:	4621      	mov	r1, r4
 800d5ea:	4638      	mov	r0, r7
 800d5ec:	f7fb fe5e 	bl	80092ac <_malloc_r>
 800d5f0:	4680      	mov	r8, r0
 800d5f2:	b908      	cbnz	r0, 800d5f8 <_realloc_r+0x44>
 800d5f4:	4645      	mov	r5, r8
 800d5f6:	e7ec      	b.n	800d5d2 <_realloc_r+0x1e>
 800d5f8:	42b4      	cmp	r4, r6
 800d5fa:	4622      	mov	r2, r4
 800d5fc:	4629      	mov	r1, r5
 800d5fe:	bf28      	it	cs
 800d600:	4632      	movcs	r2, r6
 800d602:	f7fd fd06 	bl	800b012 <memcpy>
 800d606:	4629      	mov	r1, r5
 800d608:	4638      	mov	r0, r7
 800d60a:	f7fe fb71 	bl	800bcf0 <_free_r>
 800d60e:	e7f1      	b.n	800d5f4 <_realloc_r+0x40>

0800d610 <fiprintf>:
 800d610:	b40e      	push	{r1, r2, r3}
 800d612:	b503      	push	{r0, r1, lr}
 800d614:	4601      	mov	r1, r0
 800d616:	ab03      	add	r3, sp, #12
 800d618:	4805      	ldr	r0, [pc, #20]	@ (800d630 <fiprintf+0x20>)
 800d61a:	f853 2b04 	ldr.w	r2, [r3], #4
 800d61e:	6800      	ldr	r0, [r0, #0]
 800d620:	9301      	str	r3, [sp, #4]
 800d622:	f7ff fd33 	bl	800d08c <_vfiprintf_r>
 800d626:	b002      	add	sp, #8
 800d628:	f85d eb04 	ldr.w	lr, [sp], #4
 800d62c:	b003      	add	sp, #12
 800d62e:	4770      	bx	lr
 800d630:	200004f0 	.word	0x200004f0

0800d634 <abort>:
 800d634:	b508      	push	{r3, lr}
 800d636:	2006      	movs	r0, #6
 800d638:	f000 f834 	bl	800d6a4 <raise>
 800d63c:	2001      	movs	r0, #1
 800d63e:	f7f4 fba9 	bl	8001d94 <_exit>

0800d642 <_malloc_usable_size_r>:
 800d642:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d646:	1f18      	subs	r0, r3, #4
 800d648:	2b00      	cmp	r3, #0
 800d64a:	bfbc      	itt	lt
 800d64c:	580b      	ldrlt	r3, [r1, r0]
 800d64e:	18c0      	addlt	r0, r0, r3
 800d650:	4770      	bx	lr

0800d652 <_raise_r>:
 800d652:	291f      	cmp	r1, #31
 800d654:	b538      	push	{r3, r4, r5, lr}
 800d656:	4605      	mov	r5, r0
 800d658:	460c      	mov	r4, r1
 800d65a:	d904      	bls.n	800d666 <_raise_r+0x14>
 800d65c:	2316      	movs	r3, #22
 800d65e:	6003      	str	r3, [r0, #0]
 800d660:	f04f 30ff 	mov.w	r0, #4294967295
 800d664:	bd38      	pop	{r3, r4, r5, pc}
 800d666:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d668:	b112      	cbz	r2, 800d670 <_raise_r+0x1e>
 800d66a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d66e:	b94b      	cbnz	r3, 800d684 <_raise_r+0x32>
 800d670:	4628      	mov	r0, r5
 800d672:	f000 f831 	bl	800d6d8 <_getpid_r>
 800d676:	4622      	mov	r2, r4
 800d678:	4601      	mov	r1, r0
 800d67a:	4628      	mov	r0, r5
 800d67c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d680:	f000 b818 	b.w	800d6b4 <_kill_r>
 800d684:	2b01      	cmp	r3, #1
 800d686:	d00a      	beq.n	800d69e <_raise_r+0x4c>
 800d688:	1c59      	adds	r1, r3, #1
 800d68a:	d103      	bne.n	800d694 <_raise_r+0x42>
 800d68c:	2316      	movs	r3, #22
 800d68e:	6003      	str	r3, [r0, #0]
 800d690:	2001      	movs	r0, #1
 800d692:	e7e7      	b.n	800d664 <_raise_r+0x12>
 800d694:	2100      	movs	r1, #0
 800d696:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d69a:	4620      	mov	r0, r4
 800d69c:	4798      	blx	r3
 800d69e:	2000      	movs	r0, #0
 800d6a0:	e7e0      	b.n	800d664 <_raise_r+0x12>
	...

0800d6a4 <raise>:
 800d6a4:	4b02      	ldr	r3, [pc, #8]	@ (800d6b0 <raise+0xc>)
 800d6a6:	4601      	mov	r1, r0
 800d6a8:	6818      	ldr	r0, [r3, #0]
 800d6aa:	f7ff bfd2 	b.w	800d652 <_raise_r>
 800d6ae:	bf00      	nop
 800d6b0:	200004f0 	.word	0x200004f0

0800d6b4 <_kill_r>:
 800d6b4:	b538      	push	{r3, r4, r5, lr}
 800d6b6:	4d07      	ldr	r5, [pc, #28]	@ (800d6d4 <_kill_r+0x20>)
 800d6b8:	2300      	movs	r3, #0
 800d6ba:	4604      	mov	r4, r0
 800d6bc:	4608      	mov	r0, r1
 800d6be:	4611      	mov	r1, r2
 800d6c0:	602b      	str	r3, [r5, #0]
 800d6c2:	f7f4 fb57 	bl	8001d74 <_kill>
 800d6c6:	1c43      	adds	r3, r0, #1
 800d6c8:	d102      	bne.n	800d6d0 <_kill_r+0x1c>
 800d6ca:	682b      	ldr	r3, [r5, #0]
 800d6cc:	b103      	cbz	r3, 800d6d0 <_kill_r+0x1c>
 800d6ce:	6023      	str	r3, [r4, #0]
 800d6d0:	bd38      	pop	{r3, r4, r5, pc}
 800d6d2:	bf00      	nop
 800d6d4:	20004828 	.word	0x20004828

0800d6d8 <_getpid_r>:
 800d6d8:	f7f4 bb44 	b.w	8001d64 <_getpid>

0800d6dc <_init>:
 800d6dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d6de:	bf00      	nop
 800d6e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d6e2:	bc08      	pop	{r3}
 800d6e4:	469e      	mov	lr, r3
 800d6e6:	4770      	bx	lr

0800d6e8 <_fini>:
 800d6e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d6ea:	bf00      	nop
 800d6ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d6ee:	bc08      	pop	{r3}
 800d6f0:	469e      	mov	lr, r3
 800d6f2:	4770      	bx	lr
