

================================================================
== Vitis HLS Report for 'test'
================================================================
* Date:           Fri May 10 16:18:26 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D5
* Solution:       comb_19 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      136|      136|  1.360 us|  1.360 us|  137|  137|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 42
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 43 [1/1] (1.00ns)   --->   "%arg2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg2"   --->   Operation 43 'read' 'arg2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 44 [1/1] (1.00ns)   --->   "%arg1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg1"   --->   Operation 44 'read' 'arg1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 45 [1/1] (1.00ns)   --->   "%out1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out1"   --->   Operation 45 'read' 'out1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%add385_3185_loc = alloca i64 1"   --->   Operation 46 'alloca' 'add385_3185_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%add346186_loc = alloca i64 1"   --->   Operation 47 'alloca' 'add346186_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%add346_1104187_loc = alloca i64 1"   --->   Operation 48 'alloca' 'add346_1104187_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%add346_2118188_loc = alloca i64 1"   --->   Operation 49 'alloca' 'add346_2118188_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%add346_190189_loc = alloca i64 1"   --->   Operation 50 'alloca' 'add346_190189_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%add346_190_1190_loc = alloca i64 1"   --->   Operation 51 'alloca' 'add346_190_1190_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%add346_190_2191_loc = alloca i64 1"   --->   Operation 52 'alloca' 'add346_190_2191_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%add289192_loc = alloca i64 1"   --->   Operation 53 'alloca' 'add289192_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%add289_1162193_loc = alloca i64 1"   --->   Operation 54 'alloca' 'add289_1162193_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%add289_2194_loc = alloca i64 1"   --->   Operation 55 'alloca' 'add289_2194_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%add289_1146195_loc = alloca i64 1"   --->   Operation 56 'alloca' 'add289_1146195_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%add289_1146_1196_loc = alloca i64 1"   --->   Operation 57 'alloca' 'add289_1146_1196_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%add289_1146_2197_loc = alloca i64 1"   --->   Operation 58 'alloca' 'add289_1146_2197_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%add212199_loc = alloca i64 1"   --->   Operation 59 'alloca' 'add212199_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%add212_1174200_loc = alloca i64 1"   --->   Operation 60 'alloca' 'add212_1174200_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%add212_2183201_loc = alloca i64 1"   --->   Operation 61 'alloca' 'add212_2183201_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%add212_3202_loc = alloca i64 1"   --->   Operation 62 'alloca' 'add212_3202_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%add212_4203_loc = alloca i64 1"   --->   Operation 63 'alloca' 'add212_4203_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%add212_5204_loc = alloca i64 1"   --->   Operation 64 'alloca' 'add212_5204_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%add212_6205_loc = alloca i64 1"   --->   Operation 65 'alloca' 'add212_6205_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%add159206_loc = alloca i64 1"   --->   Operation 66 'alloca' 'add159206_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%add159_1207_loc = alloca i64 1"   --->   Operation 67 'alloca' 'add159_1207_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%add159_2208_loc = alloca i64 1"   --->   Operation 68 'alloca' 'add159_2208_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%add159_3209_loc = alloca i64 1"   --->   Operation 69 'alloca' 'add159_3209_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%add159_4210_loc = alloca i64 1"   --->   Operation 70 'alloca' 'add159_4210_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%add159_5211_loc = alloca i64 1"   --->   Operation 71 'alloca' 'add159_5211_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%add159_6212_loc = alloca i64 1"   --->   Operation 72 'alloca' 'add159_6212_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%add159_7213_loc = alloca i64 1"   --->   Operation 73 'alloca' 'add159_7213_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%add159_8214_loc = alloca i64 1"   --->   Operation 74 'alloca' 'add159_8214_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%add159_9215_loc = alloca i64 1"   --->   Operation 75 'alloca' 'add159_9215_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%add159_10216_loc = alloca i64 1"   --->   Operation 76 'alloca' 'add159_10216_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%add159_11217_loc = alloca i64 1"   --->   Operation 77 'alloca' 'add159_11217_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%add159_12218_loc = alloca i64 1"   --->   Operation 78 'alloca' 'add159_12218_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%add159_13219_loc = alloca i64 1"   --->   Operation 79 'alloca' 'add159_13219_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%add159_14220_loc = alloca i64 1"   --->   Operation 80 'alloca' 'add159_14220_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%add102221_loc = alloca i64 1"   --->   Operation 81 'alloca' 'add102221_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%add102_1222_loc = alloca i64 1"   --->   Operation 82 'alloca' 'add102_1222_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%add102_2223_loc = alloca i64 1"   --->   Operation 83 'alloca' 'add102_2223_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%add102_3224_loc = alloca i64 1"   --->   Operation 84 'alloca' 'add102_3224_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%add102_4225_loc = alloca i64 1"   --->   Operation 85 'alloca' 'add102_4225_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%add102_5226_loc = alloca i64 1"   --->   Operation 86 'alloca' 'add102_5226_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%add102_6227_loc = alloca i64 1"   --->   Operation 87 'alloca' 'add102_6227_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%add228_loc = alloca i64 1"   --->   Operation 88 'alloca' 'add228_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%add_1229_loc = alloca i64 1"   --->   Operation 89 'alloca' 'add_1229_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%add_2230_loc = alloca i64 1"   --->   Operation 90 'alloca' 'add_2230_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%add_3231_loc = alloca i64 1"   --->   Operation 91 'alloca' 'add_3231_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%add_4232_loc = alloca i64 1"   --->   Operation 92 'alloca' 'add_4232_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%add_5233_loc = alloca i64 1"   --->   Operation 93 'alloca' 'add_5233_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%add_6234_loc = alloca i64 1"   --->   Operation 94 'alloca' 'add_6234_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%arg2_r_loc = alloca i64 1"   --->   Operation 95 'alloca' 'arg2_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%arg2_r_1_loc = alloca i64 1"   --->   Operation 96 'alloca' 'arg2_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%arg2_r_2_loc = alloca i64 1"   --->   Operation 97 'alloca' 'arg2_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%arg2_r_3_loc = alloca i64 1"   --->   Operation 98 'alloca' 'arg2_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%arg2_r_4_loc = alloca i64 1"   --->   Operation 99 'alloca' 'arg2_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%arg2_r_5_loc = alloca i64 1"   --->   Operation 100 'alloca' 'arg2_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%arg2_r_6_loc = alloca i64 1"   --->   Operation 101 'alloca' 'arg2_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%arg2_r_7_loc = alloca i64 1"   --->   Operation 102 'alloca' 'arg2_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%arg2_r_8_loc = alloca i64 1"   --->   Operation 103 'alloca' 'arg2_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%arg2_r_9_loc = alloca i64 1"   --->   Operation 104 'alloca' 'arg2_r_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%arg2_r_10_loc = alloca i64 1"   --->   Operation 105 'alloca' 'arg2_r_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%arg2_r_11_loc = alloca i64 1"   --->   Operation 106 'alloca' 'arg2_r_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%arg2_r_12_loc = alloca i64 1"   --->   Operation 107 'alloca' 'arg2_r_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%arg2_r_13_loc = alloca i64 1"   --->   Operation 108 'alloca' 'arg2_r_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%arg2_r_14_loc = alloca i64 1"   --->   Operation 109 'alloca' 'arg2_r_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%arg2_r_15_loc = alloca i64 1"   --->   Operation 110 'alloca' 'arg2_r_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%arg1_r_loc = alloca i64 1"   --->   Operation 111 'alloca' 'arg1_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%arg1_r_1_loc = alloca i64 1"   --->   Operation 112 'alloca' 'arg1_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%arg1_r_2_loc = alloca i64 1"   --->   Operation 113 'alloca' 'arg1_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%arg1_r_3_loc = alloca i64 1"   --->   Operation 114 'alloca' 'arg1_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%arg1_r_4_loc = alloca i64 1"   --->   Operation 115 'alloca' 'arg1_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%arg1_r_5_loc = alloca i64 1"   --->   Operation 116 'alloca' 'arg1_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%arg1_r_6_loc = alloca i64 1"   --->   Operation 117 'alloca' 'arg1_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%arg1_r_7_loc = alloca i64 1"   --->   Operation 118 'alloca' 'arg1_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%arg1_r_8_loc = alloca i64 1"   --->   Operation 119 'alloca' 'arg1_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%arg1_r_9_loc = alloca i64 1"   --->   Operation 120 'alloca' 'arg1_r_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%arg1_r_10_loc = alloca i64 1"   --->   Operation 121 'alloca' 'arg1_r_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%arg1_r_11_loc = alloca i64 1"   --->   Operation 122 'alloca' 'arg1_r_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%arg1_r_12_loc = alloca i64 1"   --->   Operation 123 'alloca' 'arg1_r_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%arg1_r_13_loc = alloca i64 1"   --->   Operation 124 'alloca' 'arg1_r_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%arg1_r_14_loc = alloca i64 1"   --->   Operation 125 'alloca' 'arg1_r_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%arg1_r_15_loc = alloca i64 1"   --->   Operation 126 'alloca' 'arg1_r_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln18_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg1_read, i32 2, i32 63" [d5.cpp:18]   --->   Operation 127 'partselect' 'trunc_ln18_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln25_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg2_read, i32 2, i32 63" [d5.cpp:25]   --->   Operation 128 'partselect' 'trunc_ln25_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln219_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out1_read, i32 2, i32 63" [d5.cpp:219]   --->   Operation 129 'partselect' 'trunc_ln219_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i62 %trunc_ln18_1" [d5.cpp:18]   --->   Operation 130 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln18" [d5.cpp:18]   --->   Operation 131 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 132 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 133 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 133 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 134 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 134 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 135 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 135 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 136 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 136 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 137 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 137 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 138 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 138 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 139 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 16" [d5.cpp:18]   --->   Operation 139 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 140 [2/2] (0.00ns)   --->   "%call_ln18 = call void @test_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln18_1, i32 %arg1_r_15_loc, i32 %arg1_r_14_loc, i32 %arg1_r_13_loc, i32 %arg1_r_12_loc, i32 %arg1_r_11_loc, i32 %arg1_r_10_loc, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d5.cpp:18]   --->   Operation 140 'call' 'call_ln18' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.21>
ST_11 : Operation 141 [1/2] (1.21ns)   --->   "%call_ln18 = call void @test_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln18_1, i32 %arg1_r_15_loc, i32 %arg1_r_14_loc, i32 %arg1_r_13_loc, i32 %arg1_r_12_loc, i32 %arg1_r_11_loc, i32 %arg1_r_10_loc, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d5.cpp:18]   --->   Operation 141 'call' 'call_ln18' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i62 %trunc_ln25_1" [d5.cpp:25]   --->   Operation 142 'sext' 'sext_ln25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 %sext_ln25" [d5.cpp:25]   --->   Operation 143 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 144 [8/8] (7.30ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 144 'readreq' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 145 [7/8] (7.30ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 145 'readreq' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 146 [6/8] (7.30ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 146 'readreq' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 147 [5/8] (7.30ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 147 'readreq' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 148 [4/8] (7.30ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 148 'readreq' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 149 [3/8] (7.30ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 149 'readreq' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 150 [2/8] (7.30ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 150 'readreq' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 151 [1/8] (7.30ns)   --->   "%empty_41 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr_1, i32 16" [d5.cpp:25]   --->   Operation 151 'readreq' 'empty_41' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 152 [2/2] (0.00ns)   --->   "%call_ln25 = call void @test_Pipeline_ARRAY_2_READ, i32 %mem, i62 %trunc_ln25_1, i32 %arg2_r_15_loc, i32 %arg2_r_14_loc, i32 %arg2_r_13_loc, i32 %arg2_r_12_loc, i32 %arg2_r_11_loc, i32 %arg2_r_10_loc, i32 %arg2_r_9_loc, i32 %arg2_r_8_loc, i32 %arg2_r_7_loc, i32 %arg2_r_6_loc, i32 %arg2_r_5_loc, i32 %arg2_r_4_loc, i32 %arg2_r_3_loc, i32 %arg2_r_2_loc, i32 %arg2_r_1_loc, i32 %arg2_r_loc" [d5.cpp:25]   --->   Operation 152 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 1.21>
ST_21 : Operation 153 [1/2] (1.21ns)   --->   "%call_ln25 = call void @test_Pipeline_ARRAY_2_READ, i32 %mem, i62 %trunc_ln25_1, i32 %arg2_r_15_loc, i32 %arg2_r_14_loc, i32 %arg2_r_13_loc, i32 %arg2_r_12_loc, i32 %arg2_r_11_loc, i32 %arg2_r_10_loc, i32 %arg2_r_9_loc, i32 %arg2_r_8_loc, i32 %arg2_r_7_loc, i32 %arg2_r_6_loc, i32 %arg2_r_5_loc, i32 %arg2_r_4_loc, i32 %arg2_r_3_loc, i32 %arg2_r_2_loc, i32 %arg2_r_1_loc, i32 %arg2_r_loc" [d5.cpp:25]   --->   Operation 153 'call' 'call_ln25' <Predicate = true> <Delay = 1.21> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 4.50>
ST_22 : Operation 154 [1/1] (0.00ns)   --->   "%arg1_r_9_loc_load = load i32 %arg1_r_9_loc"   --->   Operation 154 'load' 'arg1_r_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 155 [1/1] (0.00ns)   --->   "%arg1_r_8_loc_load = load i32 %arg1_r_8_loc"   --->   Operation 155 'load' 'arg1_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 156 [1/1] (0.00ns)   --->   "%arg2_r_15_loc_load = load i32 %arg2_r_15_loc"   --->   Operation 156 'load' 'arg2_r_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 157 [1/1] (0.00ns)   --->   "%arg2_r_14_loc_load = load i32 %arg2_r_14_loc"   --->   Operation 157 'load' 'arg2_r_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 158 [1/1] (0.00ns)   --->   "%conv36 = zext i32 %arg2_r_15_loc_load"   --->   Operation 158 'zext' 'conv36' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln126_12 = zext i32 %arg1_r_9_loc_load" [d5.cpp:126]   --->   Operation 159 'zext' 'zext_ln126_12' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln126_13 = zext i32 %arg2_r_14_loc_load" [d5.cpp:126]   --->   Operation 160 'zext' 'zext_ln126_13' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 161 '%mul_ln126_6 = mul i64 %zext_ln126_13, i64 %zext_ln126_12'
ST_22 : Operation 161 [1/1] (2.10ns)   --->   "%mul_ln126_6 = mul i64 %zext_ln126_13, i64 %zext_ln126_12" [d5.cpp:126]   --->   Operation 161 'mul' 'mul_ln126_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln126_14 = zext i32 %arg1_r_8_loc_load" [d5.cpp:126]   --->   Operation 162 'zext' 'zext_ln126_14' <Predicate = true> <Delay = 0.00>
ST_22 : [1/1] (1.31ns)   --->   Input mux for Operation 163 '%mul_ln126_7 = mul i64 %conv36, i64 %zext_ln126_14'
ST_22 : Operation 163 [1/1] (2.10ns)   --->   "%mul_ln126_7 = mul i64 %conv36, i64 %zext_ln126_14" [d5.cpp:126]   --->   Operation 163 'mul' 'mul_ln126_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 164 [1/1] (1.08ns)   --->   "%add_ln126_4 = add i64 %mul_ln126_6, i64 %mul_ln126_7" [d5.cpp:126]   --->   Operation 164 'add' 'add_ln126_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.75>
ST_23 : Operation 165 [1/1] (0.00ns)   --->   "%arg1_r_15_loc_load = load i32 %arg1_r_15_loc"   --->   Operation 165 'load' 'arg1_r_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 166 [1/1] (0.00ns)   --->   "%arg1_r_14_loc_load = load i32 %arg1_r_14_loc"   --->   Operation 166 'load' 'arg1_r_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 167 [1/1] (0.00ns)   --->   "%arg1_r_13_loc_load = load i32 %arg1_r_13_loc"   --->   Operation 167 'load' 'arg1_r_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 168 [1/1] (0.00ns)   --->   "%arg1_r_12_loc_load = load i32 %arg1_r_12_loc"   --->   Operation 168 'load' 'arg1_r_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 169 [1/1] (0.00ns)   --->   "%arg1_r_11_loc_load = load i32 %arg1_r_11_loc"   --->   Operation 169 'load' 'arg1_r_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 170 [1/1] (0.00ns)   --->   "%arg1_r_10_loc_load = load i32 %arg1_r_10_loc"   --->   Operation 170 'load' 'arg1_r_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 171 [1/1] (0.00ns)   --->   "%arg2_r_13_loc_load = load i32 %arg2_r_13_loc"   --->   Operation 171 'load' 'arg2_r_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 172 [1/1] (0.00ns)   --->   "%arg2_r_12_loc_load = load i32 %arg2_r_12_loc"   --->   Operation 172 'load' 'arg2_r_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 173 [1/1] (0.00ns)   --->   "%arg2_r_11_loc_load = load i32 %arg2_r_11_loc"   --->   Operation 173 'load' 'arg2_r_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 174 [1/1] (0.00ns)   --->   "%arg2_r_10_loc_load = load i32 %arg2_r_10_loc"   --->   Operation 174 'load' 'arg2_r_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 175 [1/1] (0.00ns)   --->   "%arg2_r_9_loc_load = load i32 %arg2_r_9_loc"   --->   Operation 175 'load' 'arg2_r_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 176 [1/1] (0.00ns)   --->   "%arg2_r_8_loc_load = load i32 %arg2_r_8_loc"   --->   Operation 176 'load' 'arg2_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 177 [1/1] (0.00ns)   --->   "%arg2_r_7_loc_load = load i32 %arg2_r_7_loc"   --->   Operation 177 'load' 'arg2_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 178 [1/1] (0.00ns)   --->   "%arg2_r_6_loc_load = load i32 %arg2_r_6_loc"   --->   Operation 178 'load' 'arg2_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 179 [1/1] (0.00ns)   --->   "%arg2_r_5_loc_load = load i32 %arg2_r_5_loc"   --->   Operation 179 'load' 'arg2_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 180 [1/1] (0.00ns)   --->   "%arg2_r_4_loc_load = load i32 %arg2_r_4_loc"   --->   Operation 180 'load' 'arg2_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 181 [1/1] (0.00ns)   --->   "%arg2_r_3_loc_load = load i32 %arg2_r_3_loc"   --->   Operation 181 'load' 'arg2_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 182 [1/1] (0.00ns)   --->   "%arg2_r_2_loc_load = load i32 %arg2_r_2_loc"   --->   Operation 182 'load' 'arg2_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 183 [1/1] (0.00ns)   --->   "%arg2_r_1_loc_load = load i32 %arg2_r_1_loc"   --->   Operation 183 'load' 'arg2_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 184 [1/1] (0.00ns)   --->   "%arg2_r_loc_load = load i32 %arg2_r_loc"   --->   Operation 184 'load' 'arg2_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 185 [2/2] (0.00ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_37_1, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_9_loc_load, i64 %add_6234_loc, i64 %add_5233_loc, i64 %add_4232_loc, i64 %add_3231_loc, i64 %add_2230_loc, i64 %add_1229_loc, i64 %add228_loc"   --->   Operation 185 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 186 [2/2] (0.00ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_57_5, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_9_loc_load, i64 %add102_6227_loc, i64 %add102_5226_loc, i64 %add102_4225_loc, i64 %add102_3224_loc, i64 %add102_2223_loc, i64 %add102_1222_loc, i64 %add102221_loc"   --->   Operation 186 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i32 %arg2_r_8_loc_load" [d5.cpp:126]   --->   Operation 187 'zext' 'zext_ln126' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln126_1 = zext i32 %arg2_r_9_loc_load" [d5.cpp:126]   --->   Operation 188 'zext' 'zext_ln126_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln126_2 = zext i32 %arg2_r_10_loc_load" [d5.cpp:126]   --->   Operation 189 'zext' 'zext_ln126_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln126_3 = zext i32 %arg2_r_11_loc_load" [d5.cpp:126]   --->   Operation 190 'zext' 'zext_ln126_3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln126_4 = zext i32 %arg1_r_15_loc_load" [d5.cpp:126]   --->   Operation 191 'zext' 'zext_ln126_4' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 192 '%mul_ln126 = mul i64 %zext_ln126, i64 %zext_ln126_4'
ST_23 : Operation 192 [1/1] (2.10ns)   --->   "%mul_ln126 = mul i64 %zext_ln126, i64 %zext_ln126_4" [d5.cpp:126]   --->   Operation 192 'mul' 'mul_ln126' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln126_5 = zext i32 %arg1_r_14_loc_load" [d5.cpp:126]   --->   Operation 193 'zext' 'zext_ln126_5' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 194 '%mul_ln126_1 = mul i64 %zext_ln126_1, i64 %zext_ln126_5'
ST_23 : Operation 194 [1/1] (2.10ns)   --->   "%mul_ln126_1 = mul i64 %zext_ln126_1, i64 %zext_ln126_5" [d5.cpp:126]   --->   Operation 194 'mul' 'mul_ln126_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln126_6 = zext i32 %arg1_r_13_loc_load" [d5.cpp:126]   --->   Operation 195 'zext' 'zext_ln126_6' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 196 '%mul_ln126_2 = mul i64 %zext_ln126_2, i64 %zext_ln126_6'
ST_23 : Operation 196 [1/1] (2.10ns)   --->   "%mul_ln126_2 = mul i64 %zext_ln126_2, i64 %zext_ln126_6" [d5.cpp:126]   --->   Operation 196 'mul' 'mul_ln126_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln126_7 = zext i32 %arg1_r_12_loc_load" [d5.cpp:126]   --->   Operation 197 'zext' 'zext_ln126_7' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln126_8 = zext i32 %arg1_r_11_loc_load" [d5.cpp:126]   --->   Operation 198 'zext' 'zext_ln126_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln126_9 = zext i32 %arg2_r_12_loc_load" [d5.cpp:126]   --->   Operation 199 'zext' 'zext_ln126_9' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 200 '%mul_ln126_3 = mul i64 %zext_ln126_3, i64 %zext_ln126_7'
ST_23 : Operation 200 [1/1] (2.10ns)   --->   "%mul_ln126_3 = mul i64 %zext_ln126_3, i64 %zext_ln126_7" [d5.cpp:126]   --->   Operation 200 'mul' 'mul_ln126_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln126_10 = zext i32 %arg1_r_10_loc_load" [d5.cpp:126]   --->   Operation 201 'zext' 'zext_ln126_10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln126_11 = zext i32 %arg2_r_13_loc_load" [d5.cpp:126]   --->   Operation 202 'zext' 'zext_ln126_11' <Predicate = true> <Delay = 0.00>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 203 '%mul_ln126_4 = mul i64 %zext_ln126_11, i64 %zext_ln126_10'
ST_23 : Operation 203 [1/1] (2.10ns)   --->   "%mul_ln126_4 = mul i64 %zext_ln126_11, i64 %zext_ln126_10" [d5.cpp:126]   --->   Operation 203 'mul' 'mul_ln126_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.31ns)   --->   Input mux for Operation 204 '%mul_ln126_5 = mul i64 %zext_ln126_9, i64 %zext_ln126_8'
ST_23 : Operation 204 [1/1] (2.10ns)   --->   "%mul_ln126_5 = mul i64 %zext_ln126_9, i64 %zext_ln126_8" [d5.cpp:126]   --->   Operation 204 'mul' 'mul_ln126_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 205 [1/1] (1.08ns)   --->   "%add_ln126 = add i64 %mul_ln126_1, i64 %mul_ln126" [d5.cpp:126]   --->   Operation 205 'add' 'add_ln126' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 206 [1/1] (1.08ns)   --->   "%add_ln126_1 = add i64 %mul_ln126_2, i64 %mul_ln126_3" [d5.cpp:126]   --->   Operation 206 'add' 'add_ln126_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 207 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln126_2 = add i64 %add_ln126_1, i64 %add_ln126" [d5.cpp:126]   --->   Operation 207 'add' 'add_ln126_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln126_3 = add i64 %mul_ln126_5, i64 %mul_ln126_4" [d5.cpp:126]   --->   Operation 208 'add' 'add_ln126_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 209 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln126_5 = add i64 %add_ln126_4, i64 %add_ln126_3" [d5.cpp:126]   --->   Operation 209 'add' 'add_ln126_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 210 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_76 = add i64 %add_ln126_5, i64 %add_ln126_2" [d5.cpp:126]   --->   Operation 210 'add' 'arr_76' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 211 [2/2] (0.42ns)   --->   "%call_ln126 = call void @test_Pipeline_VITIS_LOOP_173_27, i64 %arr_76, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_loc_load, i32 %arg1_r_10_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_1_loc_load, i32 %arg1_r_9_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_2_loc_load, i32 %arg1_r_8_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_3_loc_load, i64 %add385_3185_loc" [d5.cpp:126]   --->   Operation 211 'call' 'call_ln126' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 0.79>
ST_24 : Operation 212 [1/2] (0.79ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_37_1, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_9_loc_load, i64 %add_6234_loc, i64 %add_5233_loc, i64 %add_4232_loc, i64 %add_3231_loc, i64 %add_2230_loc, i64 %add_1229_loc, i64 %add228_loc"   --->   Operation 212 'call' 'call_ln0' <Predicate = true> <Delay = 0.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 213 [1/2] (0.79ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_57_5, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_9_loc_load, i64 %add102_6227_loc, i64 %add102_5226_loc, i64 %add102_4225_loc, i64 %add102_3224_loc, i64 %add102_2223_loc, i64 %add102_1222_loc, i64 %add102221_loc"   --->   Operation 213 'call' 'call_ln0' <Predicate = true> <Delay = 0.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 214 [1/2] (0.00ns)   --->   "%call_ln126 = call void @test_Pipeline_VITIS_LOOP_173_27, i64 %arr_76, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_loc_load, i32 %arg1_r_10_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_1_loc_load, i32 %arg1_r_9_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_2_loc_load, i32 %arg1_r_8_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_3_loc_load, i64 %add385_3185_loc" [d5.cpp:126]   --->   Operation 214 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 0.42>
ST_25 : Operation 215 [1/1] (0.00ns)   --->   "%arg1_r_7_loc_load = load i32 %arg1_r_7_loc"   --->   Operation 215 'load' 'arg1_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 216 [1/1] (0.00ns)   --->   "%arg1_r_6_loc_load = load i32 %arg1_r_6_loc"   --->   Operation 216 'load' 'arg1_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 217 [1/1] (0.00ns)   --->   "%arg1_r_5_loc_load = load i32 %arg1_r_5_loc"   --->   Operation 217 'load' 'arg1_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 218 [1/1] (0.00ns)   --->   "%arg1_r_4_loc_load = load i32 %arg1_r_4_loc"   --->   Operation 218 'load' 'arg1_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 219 [1/1] (0.00ns)   --->   "%arg1_r_3_loc_load = load i32 %arg1_r_3_loc"   --->   Operation 219 'load' 'arg1_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 220 [1/1] (0.00ns)   --->   "%arg1_r_2_loc_load = load i32 %arg1_r_2_loc"   --->   Operation 220 'load' 'arg1_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 221 [1/1] (0.00ns)   --->   "%arg1_r_1_loc_load = load i32 %arg1_r_1_loc"   --->   Operation 221 'load' 'arg1_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 222 [1/1] (0.00ns)   --->   "%add_6234_loc_load = load i64 %add_6234_loc"   --->   Operation 222 'load' 'add_6234_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 223 [1/1] (0.00ns)   --->   "%add_5233_loc_load = load i64 %add_5233_loc"   --->   Operation 223 'load' 'add_5233_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 224 [1/1] (0.00ns)   --->   "%add_4232_loc_load = load i64 %add_4232_loc"   --->   Operation 224 'load' 'add_4232_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 225 [1/1] (0.00ns)   --->   "%add_3231_loc_load = load i64 %add_3231_loc"   --->   Operation 225 'load' 'add_3231_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 226 [1/1] (0.00ns)   --->   "%add_2230_loc_load = load i64 %add_2230_loc"   --->   Operation 226 'load' 'add_2230_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 227 [1/1] (0.00ns)   --->   "%add_1229_loc_load = load i64 %add_1229_loc"   --->   Operation 227 'load' 'add_1229_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 228 [1/1] (0.00ns)   --->   "%add228_loc_load = load i64 %add228_loc"   --->   Operation 228 'load' 'add228_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 229 [1/1] (0.00ns)   --->   "%add102_6227_loc_load = load i64 %add102_6227_loc"   --->   Operation 229 'load' 'add102_6227_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 230 [1/1] (0.00ns)   --->   "%add102_5226_loc_load = load i64 %add102_5226_loc"   --->   Operation 230 'load' 'add102_5226_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 231 [1/1] (0.00ns)   --->   "%add102_4225_loc_load = load i64 %add102_4225_loc"   --->   Operation 231 'load' 'add102_4225_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 232 [1/1] (0.00ns)   --->   "%add102_3224_loc_load = load i64 %add102_3224_loc"   --->   Operation 232 'load' 'add102_3224_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 233 [1/1] (0.00ns)   --->   "%add102_2223_loc_load = load i64 %add102_2223_loc"   --->   Operation 233 'load' 'add102_2223_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 234 [1/1] (0.00ns)   --->   "%add102_1222_loc_load = load i64 %add102_1222_loc"   --->   Operation 234 'load' 'add102_1222_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 235 [1/1] (0.00ns)   --->   "%add102221_loc_load = load i64 %add102221_loc"   --->   Operation 235 'load' 'add102221_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 236 [2/2] (0.42ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_77_9, i64 %add_6234_loc_load, i64 %add_5233_loc_load, i64 %add_4232_loc_load, i64 %add_3231_loc_load, i64 %add_2230_loc_load, i64 %add_1229_loc_load, i64 %add228_loc_load, i64 %add102_6227_loc_load, i64 %add102_5226_loc_load, i64 %add102_4225_loc_load, i64 %add102_3224_loc_load, i64 %add102_2223_loc_load, i64 %add102_1222_loc_load, i64 %add102221_loc_load, i32 %arg1_r_1_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_5_loc_load, i32 %arg1_r_6_loc_load, i32 %arg1_r_7_loc_load, i32 %arg1_r_8_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_1_loc_load, i64 %add159_14220_loc, i64 %add159_13219_loc, i64 %add159_12218_loc, i64 %add159_11217_loc, i64 %add159_10216_loc, i64 %add159_9215_loc, i64 %add159_8214_loc, i64 %add159_7213_loc, i64 %add159_6212_loc, i64 %add159_5211_loc, i64 %add159_4210_loc, i64 %add159_3209_loc, i64 %add159_2208_loc, i64 %add159_1207_loc, i64 %add159206_loc"   --->   Operation 236 'call' 'call_ln0' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 0.00>
ST_26 : Operation 237 [1/2] (0.00ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_77_9, i64 %add_6234_loc_load, i64 %add_5233_loc_load, i64 %add_4232_loc_load, i64 %add_3231_loc_load, i64 %add_2230_loc_load, i64 %add_1229_loc_load, i64 %add228_loc_load, i64 %add102_6227_loc_load, i64 %add102_5226_loc_load, i64 %add102_4225_loc_load, i64 %add102_3224_loc_load, i64 %add102_2223_loc_load, i64 %add102_1222_loc_load, i64 %add102221_loc_load, i32 %arg1_r_1_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_5_loc_load, i32 %arg1_r_6_loc_load, i32 %arg1_r_7_loc_load, i32 %arg1_r_8_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_1_loc_load, i64 %add159_14220_loc, i64 %add159_13219_loc, i64 %add159_12218_loc, i64 %add159_11217_loc, i64 %add159_10216_loc, i64 %add159_9215_loc, i64 %add159_8214_loc, i64 %add159_7213_loc, i64 %add159_6212_loc, i64 %add159_5211_loc, i64 %add159_4210_loc, i64 %add159_3209_loc, i64 %add159_2208_loc, i64 %add159_1207_loc, i64 %add159206_loc"   --->   Operation 237 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 0.42>
ST_27 : Operation 238 [1/1] (0.00ns)   --->   "%add159_6212_loc_load = load i64 %add159_6212_loc"   --->   Operation 238 'load' 'add159_6212_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 239 [1/1] (0.00ns)   --->   "%add159_5211_loc_load = load i64 %add159_5211_loc"   --->   Operation 239 'load' 'add159_5211_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 240 [1/1] (0.00ns)   --->   "%add159_4210_loc_load = load i64 %add159_4210_loc"   --->   Operation 240 'load' 'add159_4210_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 241 [1/1] (0.00ns)   --->   "%add159_3209_loc_load = load i64 %add159_3209_loc"   --->   Operation 241 'load' 'add159_3209_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 242 [1/1] (0.00ns)   --->   "%add159_2208_loc_load = load i64 %add159_2208_loc"   --->   Operation 242 'load' 'add159_2208_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 243 [1/1] (0.00ns)   --->   "%add159_1207_loc_load = load i64 %add159_1207_loc"   --->   Operation 243 'load' 'add159_1207_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 244 [1/1] (0.00ns)   --->   "%add159206_loc_load = load i64 %add159206_loc"   --->   Operation 244 'load' 'add159206_loc_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 245 [2/2] (0.42ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_99_13, i64 %add159_6212_loc_load, i64 %add159_5211_loc_load, i64 %add159_4210_loc_load, i64 %add159_3209_loc_load, i64 %add159_2208_loc_load, i64 %add159_1207_loc_load, i64 %add159206_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_1_loc_load, i32 %arg1_r_8_loc_load, i32 %arg2_r_14_loc_load, i32 %arg1_r_7_loc_load, i32 %arg2_r_15_loc_load, i64 %add212_6205_loc, i64 %add212_5204_loc, i64 %add212_4203_loc, i64 %add212_3202_loc, i64 %add212_2183201_loc, i64 %add212_1174200_loc, i64 %add212199_loc"   --->   Operation 245 'call' 'call_ln0' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.79>
ST_28 : Operation 246 [1/2] (0.79ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_99_13, i64 %add159_6212_loc_load, i64 %add159_5211_loc_load, i64 %add159_4210_loc_load, i64 %add159_3209_loc_load, i64 %add159_2208_loc_load, i64 %add159_1207_loc_load, i64 %add159206_loc_load, i32 %arg1_r_9_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg1_r_15_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_1_loc_load, i32 %arg1_r_8_loc_load, i32 %arg2_r_14_loc_load, i32 %arg1_r_7_loc_load, i32 %arg2_r_15_loc_load, i64 %add212_6205_loc, i64 %add212_5204_loc, i64 %add212_4203_loc, i64 %add212_3202_loc, i64 %add212_2183201_loc, i64 %add212_1174200_loc, i64 %add212199_loc"   --->   Operation 246 'call' 'call_ln0' <Predicate = true> <Delay = 0.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 0.67>
ST_29 : Operation 247 [1/1] (0.00ns)   --->   "%add212_6205_loc_load = load i64 %add212_6205_loc"   --->   Operation 247 'load' 'add212_6205_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 248 [1/1] (0.00ns)   --->   "%add212_5204_loc_load = load i64 %add212_5204_loc"   --->   Operation 248 'load' 'add212_5204_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 249 [1/1] (0.00ns)   --->   "%add212_4203_loc_load = load i64 %add212_4203_loc"   --->   Operation 249 'load' 'add212_4203_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 250 [1/1] (0.00ns)   --->   "%add212_3202_loc_load = load i64 %add212_3202_loc"   --->   Operation 250 'load' 'add212_3202_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 251 [1/1] (0.00ns)   --->   "%add212_2183201_loc_load = load i64 %add212_2183201_loc"   --->   Operation 251 'load' 'add212_2183201_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 252 [1/1] (0.00ns)   --->   "%add212_1174200_loc_load = load i64 %add212_1174200_loc"   --->   Operation 252 'load' 'add212_1174200_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 253 [2/2] (0.67ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_130_19, i64 %add212_6205_loc_load, i64 %add212_5204_loc_load, i64 %add212_4203_loc_load, i64 %add212_3202_loc_load, i64 %add212_2183201_loc_load, i64 %add212_1174200_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_6_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i32 %arg1_r_1_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_5_loc_load, i64 %add289_1146_2197_loc, i64 %add289_1146_1196_loc, i64 %add289_1146195_loc, i64 %add289_2194_loc, i64 %add289_1162193_loc, i64 %add289192_loc"   --->   Operation 253 'call' 'call_ln0' <Predicate = true> <Delay = 0.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 1.09>
ST_30 : Operation 254 [1/2] (1.09ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_130_19, i64 %add212_6205_loc_load, i64 %add212_5204_loc_load, i64 %add212_4203_loc_load, i64 %add212_3202_loc_load, i64 %add212_2183201_loc_load, i64 %add212_1174200_loc_load, i32 %arg1_r_2_loc_load, i32 %arg1_r_4_loc_load, i32 %arg1_r_6_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_14_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_10_loc_load, i32 %arg1_r_1_loc_load, i32 %arg1_r_3_loc_load, i32 %arg1_r_5_loc_load, i64 %add289_1146_2197_loc, i64 %add289_1146_1196_loc, i64 %add289_1146195_loc, i64 %add289_2194_loc, i64 %add289_1162193_loc, i64 %add289192_loc"   --->   Operation 254 'call' 'call_ln0' <Predicate = true> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 0.42>
ST_31 : Operation 255 [1/1] (0.00ns)   --->   "%add212199_loc_load = load i64 %add212199_loc"   --->   Operation 255 'load' 'add212199_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 256 [1/1] (0.00ns)   --->   "%add289_1146_1196_loc_load = load i64 %add289_1146_1196_loc"   --->   Operation 256 'load' 'add289_1146_1196_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 257 [1/1] (0.00ns)   --->   "%add289_1146195_loc_load = load i64 %add289_1146195_loc"   --->   Operation 257 'load' 'add289_1146195_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 258 [1/1] (0.00ns)   --->   "%add289_2194_loc_load = load i64 %add289_2194_loc"   --->   Operation 258 'load' 'add289_2194_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 259 [1/1] (0.00ns)   --->   "%add289_1162193_loc_load = load i64 %add289_1162193_loc"   --->   Operation 259 'load' 'add289_1162193_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 260 [1/1] (0.00ns)   --->   "%add289192_loc_load = load i64 %add289192_loc"   --->   Operation 260 'load' 'add289192_loc_load' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 261 [2/2] (0.42ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_151_23, i64 %add289_1146_1196_loc_load, i64 %add289_1146195_loc_load, i64 %add289_2194_loc_load, i64 %add289_1162193_loc_load, i64 %add289192_loc_load, i64 %add212199_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg2_r_loc_load, i32 %arg2_r_1_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_14_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_9_loc_load, i64 %add346_190_2191_loc, i64 %add346_190_1190_loc, i64 %add346_190189_loc, i64 %add346_2118188_loc, i64 %add346_1104187_loc, i64 %add346186_loc"   --->   Operation 261 'call' 'call_ln0' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 5.59>
ST_32 : Operation 262 [1/1] (0.00ns)   --->   "%arg1_r_loc_load = load i32 %arg1_r_loc"   --->   Operation 262 'load' 'arg1_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 263 [1/2] (1.22ns)   --->   "%call_ln0 = call void @test_Pipeline_VITIS_LOOP_151_23, i64 %add289_1146_1196_loc_load, i64 %add289_1146195_loc_load, i64 %add289_2194_loc_load, i64 %add289_1162193_loc_load, i64 %add289192_loc_load, i64 %add212199_loc_load, i32 %arg1_r_11_loc_load, i32 %arg1_r_12_loc_load, i32 %arg1_r_13_loc_load, i32 %arg1_r_14_loc_load, i32 %arg2_r_loc_load, i32 %arg2_r_1_loc_load, i32 %arg2_r_2_loc_load, i32 %arg2_r_3_loc_load, i32 %arg2_r_15_loc_load, i32 %arg2_r_4_loc_load, i32 %arg2_r_5_loc_load, i32 %arg2_r_6_loc_load, i32 %arg2_r_7_loc_load, i32 %arg2_r_8_loc_load, i32 %arg2_r_9_loc_load, i32 %arg2_r_10_loc_load, i32 %arg2_r_11_loc_load, i32 %arg2_r_12_loc_load, i32 %arg2_r_13_loc_load, i32 %arg2_r_14_loc_load, i32 %arg1_r_10_loc_load, i32 %arg1_r_9_loc_load, i64 %add346_190_2191_loc, i64 %add346_190_1190_loc, i64 %add346_190189_loc, i64 %add346_2118188_loc, i64 %add346_1104187_loc, i64 %add346186_loc"   --->   Operation 263 'call' 'call_ln0' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln184 = zext i32 %arg2_r_6_loc_load" [d5.cpp:184]   --->   Operation 264 'zext' 'zext_ln184' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln184_1 = zext i32 %arg1_r_7_loc_load" [d5.cpp:184]   --->   Operation 265 'zext' 'zext_ln184_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln184_2 = zext i32 %arg2_r_7_loc_load" [d5.cpp:184]   --->   Operation 266 'zext' 'zext_ln184_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln184_3 = zext i32 %arg1_r_6_loc_load" [d5.cpp:184]   --->   Operation 267 'zext' 'zext_ln184_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln184_4 = zext i32 %arg1_r_5_loc_load" [d5.cpp:184]   --->   Operation 268 'zext' 'zext_ln184_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln184_5 = zext i32 %arg1_r_4_loc_load" [d5.cpp:184]   --->   Operation 269 'zext' 'zext_ln184_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln184_6 = zext i32 %arg1_r_3_loc_load" [d5.cpp:184]   --->   Operation 270 'zext' 'zext_ln184_6' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln184_7 = zext i32 %arg1_r_2_loc_load" [d5.cpp:184]   --->   Operation 271 'zext' 'zext_ln184_7' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln184_8 = zext i32 %arg1_r_1_loc_load" [d5.cpp:184]   --->   Operation 272 'zext' 'zext_ln184_8' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln184_9 = zext i32 %arg1_r_loc_load" [d5.cpp:184]   --->   Operation 273 'zext' 'zext_ln184_9' <Predicate = true> <Delay = 0.00>
ST_32 : [1/1] (1.31ns)   --->   Input mux for Operation 274 '%mul_ln190 = mul i64 %conv36, i64 %zext_ln184_9'
ST_32 : Operation 274 [1/1] (2.10ns)   --->   "%mul_ln190 = mul i64 %conv36, i64 %zext_ln184_9" [d5.cpp:190]   --->   Operation 274 'mul' 'mul_ln190' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.31ns)   --->   Input mux for Operation 275 '%mul_ln190_1 = mul i64 %zext_ln126_13, i64 %zext_ln184_8'
ST_32 : Operation 275 [1/1] (2.10ns)   --->   "%mul_ln190_1 = mul i64 %zext_ln126_13, i64 %zext_ln184_8" [d5.cpp:190]   --->   Operation 275 'mul' 'mul_ln190_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.31ns)   --->   Input mux for Operation 276 '%mul_ln190_2 = mul i64 %zext_ln126_11, i64 %zext_ln184_7'
ST_32 : Operation 276 [1/1] (2.10ns)   --->   "%mul_ln190_2 = mul i64 %zext_ln126_11, i64 %zext_ln184_7" [d5.cpp:190]   --->   Operation 276 'mul' 'mul_ln190_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.31ns)   --->   Input mux for Operation 277 '%mul_ln190_3 = mul i64 %zext_ln126_9, i64 %zext_ln184_6'
ST_32 : Operation 277 [1/1] (2.10ns)   --->   "%mul_ln190_3 = mul i64 %zext_ln126_9, i64 %zext_ln184_6" [d5.cpp:190]   --->   Operation 277 'mul' 'mul_ln190_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.31ns)   --->   Input mux for Operation 278 '%mul_ln190_4 = mul i64 %zext_ln126_3, i64 %zext_ln184_5'
ST_32 : Operation 278 [1/1] (2.10ns)   --->   "%mul_ln190_4 = mul i64 %zext_ln126_3, i64 %zext_ln184_5" [d5.cpp:190]   --->   Operation 278 'mul' 'mul_ln190_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.31ns)   --->   Input mux for Operation 279 '%mul_ln190_5 = mul i64 %zext_ln126, i64 %zext_ln184_1'
ST_32 : Operation 279 [1/1] (2.10ns)   --->   "%mul_ln190_5 = mul i64 %zext_ln126, i64 %zext_ln184_1" [d5.cpp:190]   --->   Operation 279 'mul' 'mul_ln190_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.31ns)   --->   Input mux for Operation 280 '%mul_ln190_6 = mul i64 %zext_ln126_1, i64 %zext_ln184_3'
ST_32 : Operation 280 [1/1] (2.10ns)   --->   "%mul_ln190_6 = mul i64 %zext_ln126_1, i64 %zext_ln184_3" [d5.cpp:190]   --->   Operation 280 'mul' 'mul_ln190_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.31ns)   --->   Input mux for Operation 281 '%mul_ln190_7 = mul i64 %zext_ln126_2, i64 %zext_ln184_4'
ST_32 : Operation 281 [1/1] (2.10ns)   --->   "%mul_ln190_7 = mul i64 %zext_ln126_2, i64 %zext_ln184_4" [d5.cpp:190]   --->   Operation 281 'mul' 'mul_ln190_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 282 [1/1] (1.08ns)   --->   "%add_ln190 = add i64 %mul_ln190_2, i64 %mul_ln190_1" [d5.cpp:190]   --->   Operation 282 'add' 'add_ln190' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 283 [1/1] (1.08ns)   --->   "%add_ln190_1 = add i64 %mul_ln190_3, i64 %mul_ln190_4" [d5.cpp:190]   --->   Operation 283 'add' 'add_ln190_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln190 = trunc i64 %add_ln190" [d5.cpp:190]   --->   Operation 284 'trunc' 'trunc_ln190' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln190_1 = trunc i64 %add_ln190_1" [d5.cpp:190]   --->   Operation 285 'trunc' 'trunc_ln190_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 286 [1/1] (1.08ns)   --->   "%add_ln190_2 = add i64 %add_ln190_1, i64 %add_ln190" [d5.cpp:190]   --->   Operation 286 'add' 'add_ln190_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 287 [1/1] (1.08ns)   --->   "%add_ln190_3 = add i64 %mul_ln190_6, i64 %mul_ln190_7" [d5.cpp:190]   --->   Operation 287 'add' 'add_ln190_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 288 [1/1] (1.08ns)   --->   "%add_ln190_4 = add i64 %mul_ln190_5, i64 %mul_ln190" [d5.cpp:190]   --->   Operation 288 'add' 'add_ln190_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 289 [1/1] (0.00ns)   --->   "%trunc_ln190_2 = trunc i64 %add_ln190_3" [d5.cpp:190]   --->   Operation 289 'trunc' 'trunc_ln190_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 290 [1/1] (0.00ns)   --->   "%trunc_ln190_3 = trunc i64 %add_ln190_4" [d5.cpp:190]   --->   Operation 290 'trunc' 'trunc_ln190_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 291 [1/1] (1.08ns)   --->   "%add_ln190_5 = add i64 %add_ln190_4, i64 %add_ln190_3" [d5.cpp:190]   --->   Operation 291 'add' 'add_ln190_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 292 [1/1] (0.97ns)   --->   "%add_ln190_7 = add i28 %trunc_ln190_1, i28 %trunc_ln190" [d5.cpp:190]   --->   Operation 292 'add' 'add_ln190_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 293 [1/1] (0.97ns)   --->   "%add_ln190_8 = add i28 %trunc_ln190_3, i28 %trunc_ln190_2" [d5.cpp:190]   --->   Operation 293 'add' 'add_ln190_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.31ns)   --->   Input mux for Operation 294 '%mul_ln191 = mul i64 %zext_ln184_2, i64 %zext_ln184_9'
ST_32 : Operation 294 [1/1] (2.10ns)   --->   "%mul_ln191 = mul i64 %zext_ln184_2, i64 %zext_ln184_9" [d5.cpp:191]   --->   Operation 294 'mul' 'mul_ln191' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.31ns)   --->   Input mux for Operation 295 '%mul_ln191_1 = mul i64 %zext_ln184, i64 %zext_ln184_8'
ST_32 : Operation 295 [1/1] (2.10ns)   --->   "%mul_ln191_1 = mul i64 %zext_ln184, i64 %zext_ln184_8" [d5.cpp:191]   --->   Operation 295 'mul' 'mul_ln191_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i32 %arg2_r_5_loc_load" [d5.cpp:185]   --->   Operation 296 'zext' 'zext_ln185' <Predicate = true> <Delay = 0.00>
ST_32 : [1/1] (1.31ns)   --->   Input mux for Operation 297 '%mul_ln191_2 = mul i64 %zext_ln185, i64 %zext_ln184_7'
ST_32 : Operation 297 [1/1] (2.10ns)   --->   "%mul_ln191_2 = mul i64 %zext_ln185, i64 %zext_ln184_7" [d5.cpp:191]   --->   Operation 297 'mul' 'mul_ln191_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i32 %arg2_r_4_loc_load" [d5.cpp:186]   --->   Operation 298 'zext' 'zext_ln186' <Predicate = true> <Delay = 0.00>
ST_32 : [1/1] (1.31ns)   --->   Input mux for Operation 299 '%mul_ln191_3 = mul i64 %zext_ln186, i64 %zext_ln184_6'
ST_32 : Operation 299 [1/1] (2.10ns)   --->   "%mul_ln191_3 = mul i64 %zext_ln186, i64 %zext_ln184_6" [d5.cpp:191]   --->   Operation 299 'mul' 'mul_ln191_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln187 = zext i32 %arg2_r_3_loc_load" [d5.cpp:187]   --->   Operation 300 'zext' 'zext_ln187' <Predicate = true> <Delay = 0.00>
ST_32 : [1/1] (1.31ns)   --->   Input mux for Operation 301 '%mul_ln191_4 = mul i64 %zext_ln187, i64 %zext_ln184_5'
ST_32 : Operation 301 [1/1] (2.10ns)   --->   "%mul_ln191_4 = mul i64 %zext_ln187, i64 %zext_ln184_5" [d5.cpp:191]   --->   Operation 301 'mul' 'mul_ln191_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln188 = zext i32 %arg2_r_2_loc_load" [d5.cpp:188]   --->   Operation 302 'zext' 'zext_ln188' <Predicate = true> <Delay = 0.00>
ST_32 : [1/1] (1.31ns)   --->   Input mux for Operation 303 '%mul_ln189 = mul i64 %zext_ln188, i64 %zext_ln184_1'
ST_32 : Operation 303 [1/1] (2.10ns)   --->   "%mul_ln189 = mul i64 %zext_ln188, i64 %zext_ln184_1" [d5.cpp:189]   --->   Operation 303 'mul' 'mul_ln189' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.31ns)   --->   Input mux for Operation 304 '%mul_ln191_5 = mul i64 %zext_ln188, i64 %zext_ln184_4'
ST_32 : Operation 304 [1/1] (2.10ns)   --->   "%mul_ln191_5 = mul i64 %zext_ln188, i64 %zext_ln184_4" [d5.cpp:191]   --->   Operation 304 'mul' 'mul_ln191_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln189 = zext i32 %arg2_r_1_loc_load" [d5.cpp:189]   --->   Operation 305 'zext' 'zext_ln189' <Predicate = true> <Delay = 0.00>
ST_32 : [1/1] (1.31ns)   --->   Input mux for Operation 306 '%mul_ln189_1 = mul i64 %zext_ln189, i64 %zext_ln126_14'
ST_32 : Operation 306 [1/1] (2.10ns)   --->   "%mul_ln189_1 = mul i64 %zext_ln189, i64 %zext_ln126_14" [d5.cpp:189]   --->   Operation 306 'mul' 'mul_ln189_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 307 [1/1] (1.08ns)   --->   "%add_ln189 = add i64 %mul_ln189, i64 %mul_ln189_1" [d5.cpp:189]   --->   Operation 307 'add' 'add_ln189' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 308 [1/1] (0.00ns)   --->   "%trunc_ln189_1 = trunc i64 %add_ln189" [d5.cpp:189]   --->   Operation 308 'trunc' 'trunc_ln189_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln191 = zext i32 %arg2_r_loc_load" [d5.cpp:191]   --->   Operation 309 'zext' 'zext_ln191' <Predicate = true> <Delay = 0.00>
ST_32 : [1/1] (1.31ns)   --->   Input mux for Operation 310 '%mul_ln191_6 = mul i64 %zext_ln191, i64 %zext_ln184_1'
ST_32 : Operation 310 [1/1] (2.10ns)   --->   "%mul_ln191_6 = mul i64 %zext_ln191, i64 %zext_ln184_1" [d5.cpp:191]   --->   Operation 310 'mul' 'mul_ln191_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.31ns)   --->   Input mux for Operation 311 '%mul_ln191_7 = mul i64 %zext_ln189, i64 %zext_ln184_3'
ST_32 : Operation 311 [1/1] (2.10ns)   --->   "%mul_ln191_7 = mul i64 %zext_ln189, i64 %zext_ln184_3" [d5.cpp:191]   --->   Operation 311 'mul' 'mul_ln191_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 312 [1/1] (1.08ns)   --->   "%add_ln191 = add i64 %mul_ln191_2, i64 %mul_ln191_1" [d5.cpp:191]   --->   Operation 312 'add' 'add_ln191' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 313 [1/1] (1.08ns)   --->   "%add_ln191_1 = add i64 %mul_ln191_3, i64 %mul_ln191_4" [d5.cpp:191]   --->   Operation 313 'add' 'add_ln191_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln191 = trunc i64 %add_ln191" [d5.cpp:191]   --->   Operation 314 'trunc' 'trunc_ln191' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 315 [1/1] (0.00ns)   --->   "%trunc_ln191_1 = trunc i64 %add_ln191_1" [d5.cpp:191]   --->   Operation 315 'trunc' 'trunc_ln191_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 316 [1/1] (1.08ns)   --->   "%add_ln191_2 = add i64 %add_ln191_1, i64 %add_ln191" [d5.cpp:191]   --->   Operation 316 'add' 'add_ln191_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 317 [1/1] (1.08ns)   --->   "%add_ln191_3 = add i64 %mul_ln191_7, i64 %mul_ln191_5" [d5.cpp:191]   --->   Operation 317 'add' 'add_ln191_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 318 [1/1] (1.08ns)   --->   "%add_ln191_4 = add i64 %mul_ln191_6, i64 %mul_ln191" [d5.cpp:191]   --->   Operation 318 'add' 'add_ln191_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln191_2 = trunc i64 %add_ln191_3" [d5.cpp:191]   --->   Operation 319 'trunc' 'trunc_ln191_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 320 [1/1] (0.00ns)   --->   "%trunc_ln191_3 = trunc i64 %add_ln191_4" [d5.cpp:191]   --->   Operation 320 'trunc' 'trunc_ln191_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 321 [1/1] (1.08ns)   --->   "%add_ln191_5 = add i64 %add_ln191_4, i64 %add_ln191_3" [d5.cpp:191]   --->   Operation 321 'add' 'add_ln191_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 322 [1/1] (0.97ns)   --->   "%add_ln191_7 = add i28 %trunc_ln191_1, i28 %trunc_ln191" [d5.cpp:191]   --->   Operation 322 'add' 'add_ln191_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 323 [1/1] (0.97ns)   --->   "%add_ln191_8 = add i28 %trunc_ln191_3, i28 %trunc_ln191_2" [d5.cpp:191]   --->   Operation 323 'add' 'add_ln191_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.31ns)   --->   Input mux for Operation 324 '%mul_ln196 = mul i64 %zext_ln188, i64 %zext_ln184_9'
ST_32 : Operation 324 [1/1] (2.10ns)   --->   "%mul_ln196 = mul i64 %zext_ln188, i64 %zext_ln184_9" [d5.cpp:196]   --->   Operation 324 'mul' 'mul_ln196' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.31ns)   --->   Input mux for Operation 325 '%mul_ln196_1 = mul i64 %zext_ln189, i64 %zext_ln184_8'
ST_32 : Operation 325 [1/1] (2.10ns)   --->   "%mul_ln196_1 = mul i64 %zext_ln189, i64 %zext_ln184_8" [d5.cpp:196]   --->   Operation 325 'mul' 'mul_ln196_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.31ns)   --->   Input mux for Operation 326 '%mul_ln196_2 = mul i64 %zext_ln191, i64 %zext_ln184_7'
ST_32 : Operation 326 [1/1] (2.10ns)   --->   "%mul_ln196_2 = mul i64 %zext_ln191, i64 %zext_ln184_7" [d5.cpp:196]   --->   Operation 326 'mul' 'mul_ln196_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.31ns)   --->   Input mux for Operation 327 '%mul_ln197 = mul i64 %zext_ln191, i64 %zext_ln184_8'
ST_32 : Operation 327 [1/1] (2.10ns)   --->   "%mul_ln197 = mul i64 %zext_ln191, i64 %zext_ln184_8" [d5.cpp:197]   --->   Operation 327 'mul' 'mul_ln197' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.31ns)   --->   Input mux for Operation 328 '%mul_ln197_1 = mul i64 %zext_ln189, i64 %zext_ln184_9'
ST_32 : Operation 328 [1/1] (2.10ns)   --->   "%mul_ln197_1 = mul i64 %zext_ln189, i64 %zext_ln184_9" [d5.cpp:197]   --->   Operation 328 'mul' 'mul_ln197_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.31ns)   --->   Input mux for Operation 329 '%mul_ln198 = mul i64 %zext_ln191, i64 %zext_ln184_9'
ST_32 : Operation 329 [1/1] (2.10ns)   --->   "%mul_ln198 = mul i64 %zext_ln191, i64 %zext_ln184_9" [d5.cpp:198]   --->   Operation 329 'mul' 'mul_ln198' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.31ns)   --->   Input mux for Operation 330 '%mul_ln200 = mul i64 %zext_ln126, i64 %zext_ln184_9'
ST_32 : Operation 330 [1/1] (2.10ns)   --->   "%mul_ln200 = mul i64 %zext_ln126, i64 %zext_ln184_9" [d5.cpp:200]   --->   Operation 330 'mul' 'mul_ln200' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln200_1 = zext i64 %mul_ln200" [d5.cpp:200]   --->   Operation 331 'zext' 'zext_ln200_1' <Predicate = true> <Delay = 0.00>
ST_32 : [1/1] (1.31ns)   --->   Input mux for Operation 332 '%mul_ln200_1 = mul i64 %zext_ln184_2, i64 %zext_ln184_8'
ST_32 : Operation 332 [1/1] (2.10ns)   --->   "%mul_ln200_1 = mul i64 %zext_ln184_2, i64 %zext_ln184_8" [d5.cpp:200]   --->   Operation 332 'mul' 'mul_ln200_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln200_2 = zext i64 %mul_ln200_1" [d5.cpp:200]   --->   Operation 333 'zext' 'zext_ln200_2' <Predicate = true> <Delay = 0.00>
ST_32 : [1/1] (1.31ns)   --->   Input mux for Operation 334 '%mul_ln200_2 = mul i64 %zext_ln184, i64 %zext_ln184_7'
ST_32 : Operation 334 [1/1] (2.10ns)   --->   "%mul_ln200_2 = mul i64 %zext_ln184, i64 %zext_ln184_7" [d5.cpp:200]   --->   Operation 334 'mul' 'mul_ln200_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln200_3 = zext i64 %mul_ln200_2" [d5.cpp:200]   --->   Operation 335 'zext' 'zext_ln200_3' <Predicate = true> <Delay = 0.00>
ST_32 : [1/1] (1.31ns)   --->   Input mux for Operation 336 '%mul_ln200_3 = mul i64 %zext_ln185, i64 %zext_ln184_6'
ST_32 : Operation 336 [1/1] (2.10ns)   --->   "%mul_ln200_3 = mul i64 %zext_ln185, i64 %zext_ln184_6" [d5.cpp:200]   --->   Operation 336 'mul' 'mul_ln200_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln200_4 = zext i64 %mul_ln200_3" [d5.cpp:200]   --->   Operation 337 'zext' 'zext_ln200_4' <Predicate = true> <Delay = 0.00>
ST_32 : [1/1] (1.31ns)   --->   Input mux for Operation 338 '%mul_ln200_4 = mul i64 %zext_ln186, i64 %zext_ln184_5'
ST_32 : Operation 338 [1/1] (2.10ns)   --->   "%mul_ln200_4 = mul i64 %zext_ln186, i64 %zext_ln184_5" [d5.cpp:200]   --->   Operation 338 'mul' 'mul_ln200_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln200_5 = zext i64 %mul_ln200_4" [d5.cpp:200]   --->   Operation 339 'zext' 'zext_ln200_5' <Predicate = true> <Delay = 0.00>
ST_32 : [1/1] (1.31ns)   --->   Input mux for Operation 340 '%mul_ln200_5 = mul i64 %zext_ln187, i64 %zext_ln184_4'
ST_32 : Operation 340 [1/1] (2.10ns)   --->   "%mul_ln200_5 = mul i64 %zext_ln187, i64 %zext_ln184_4" [d5.cpp:200]   --->   Operation 340 'mul' 'mul_ln200_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln200_6 = zext i64 %mul_ln200_5" [d5.cpp:200]   --->   Operation 341 'zext' 'zext_ln200_6' <Predicate = true> <Delay = 0.00>
ST_32 : [1/1] (1.31ns)   --->   Input mux for Operation 342 '%mul_ln200_6 = mul i64 %zext_ln188, i64 %zext_ln184_3'
ST_32 : Operation 342 [1/1] (2.10ns)   --->   "%mul_ln200_6 = mul i64 %zext_ln188, i64 %zext_ln184_3" [d5.cpp:200]   --->   Operation 342 'mul' 'mul_ln200_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln200_7 = zext i64 %mul_ln200_6" [d5.cpp:200]   --->   Operation 343 'zext' 'zext_ln200_7' <Predicate = true> <Delay = 0.00>
ST_32 : [1/1] (1.31ns)   --->   Input mux for Operation 344 '%mul_ln200_7 = mul i64 %zext_ln189, i64 %zext_ln184_1'
ST_32 : Operation 344 [1/1] (2.10ns)   --->   "%mul_ln200_7 = mul i64 %zext_ln189, i64 %zext_ln184_1" [d5.cpp:200]   --->   Operation 344 'mul' 'mul_ln200_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln200_8 = zext i64 %mul_ln200_7" [d5.cpp:200]   --->   Operation 345 'zext' 'zext_ln200_8' <Predicate = true> <Delay = 0.00>
ST_32 : [1/1] (1.31ns)   --->   Input mux for Operation 346 '%mul_ln200_8 = mul i64 %zext_ln191, i64 %zext_ln126_14'
ST_32 : Operation 346 [1/1] (2.10ns)   --->   "%mul_ln200_8 = mul i64 %zext_ln191, i64 %zext_ln126_14" [d5.cpp:200]   --->   Operation 346 'mul' 'mul_ln200_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln200_9 = zext i64 %mul_ln200_8" [d5.cpp:200]   --->   Operation 347 'zext' 'zext_ln200_9' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 348 [1/1] (0.00ns)   --->   "%trunc_ln200_2 = trunc i64 %mul_ln200_8" [d5.cpp:200]   --->   Operation 348 'trunc' 'trunc_ln200_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 349 [1/1] (0.00ns)   --->   "%trunc_ln200_3 = trunc i64 %mul_ln200_7" [d5.cpp:200]   --->   Operation 349 'trunc' 'trunc_ln200_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 350 [1/1] (0.00ns)   --->   "%trunc_ln200_4 = trunc i64 %mul_ln200_6" [d5.cpp:200]   --->   Operation 350 'trunc' 'trunc_ln200_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 351 [1/1] (0.00ns)   --->   "%trunc_ln200_5 = trunc i64 %mul_ln200_5" [d5.cpp:200]   --->   Operation 351 'trunc' 'trunc_ln200_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 352 [1/1] (0.00ns)   --->   "%trunc_ln200_6 = trunc i64 %mul_ln200_4" [d5.cpp:200]   --->   Operation 352 'trunc' 'trunc_ln200_6' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln200_7 = trunc i64 %mul_ln200_3" [d5.cpp:200]   --->   Operation 353 'trunc' 'trunc_ln200_7' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 354 [1/1] (0.00ns)   --->   "%trunc_ln200_8 = trunc i64 %mul_ln200_2" [d5.cpp:200]   --->   Operation 354 'trunc' 'trunc_ln200_8' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln200_9 = trunc i64 %mul_ln200_1" [d5.cpp:200]   --->   Operation 355 'trunc' 'trunc_ln200_9' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 356 [1/1] (0.00ns)   --->   "%trunc_ln200_11 = trunc i64 %mul_ln200" [d5.cpp:200]   --->   Operation 356 'trunc' 'trunc_ln200_11' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 357 [1/1] (1.08ns)   --->   "%add_ln200_2 = add i65 %zext_ln200_9, i65 %zext_ln200_7" [d5.cpp:200]   --->   Operation 357 'add' 'add_ln200_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln200_12 = zext i65 %add_ln200_2" [d5.cpp:200]   --->   Operation 358 'zext' 'zext_ln200_12' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 359 [1/1] (1.09ns)   --->   "%add_ln200_3 = add i66 %zext_ln200_12, i66 %zext_ln200_8" [d5.cpp:200]   --->   Operation 359 'add' 'add_ln200_3' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 360 [1/1] (1.08ns)   --->   "%add_ln200_4 = add i65 %zext_ln200_5, i65 %zext_ln200_4" [d5.cpp:200]   --->   Operation 360 'add' 'add_ln200_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln200_14 = zext i65 %add_ln200_4" [d5.cpp:200]   --->   Operation 361 'zext' 'zext_ln200_14' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 362 [1/1] (1.09ns)   --->   "%add_ln200_5 = add i66 %zext_ln200_14, i66 %zext_ln200_6" [d5.cpp:200]   --->   Operation 362 'add' 'add_ln200_5' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 363 [1/1] (1.08ns)   --->   "%add_ln200_7 = add i65 %zext_ln200_2, i65 %zext_ln200_1" [d5.cpp:200]   --->   Operation 363 'add' 'add_ln200_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln200_17 = zext i65 %add_ln200_7" [d5.cpp:200]   --->   Operation 364 'zext' 'zext_ln200_17' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 365 [1/1] (1.09ns)   --->   "%add_ln200_8 = add i66 %zext_ln200_17, i66 %zext_ln200_3" [d5.cpp:200]   --->   Operation 365 'add' 'add_ln200_8' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 366 [1/1] (1.08ns)   --->   "%add_ln197 = add i64 %mul_ln197_1, i64 %mul_ln197" [d5.cpp:197]   --->   Operation 366 'add' 'add_ln197' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 367 [1/1] (0.00ns)   --->   "%trunc_ln197_1 = trunc i64 %add_ln197" [d5.cpp:197]   --->   Operation 367 'trunc' 'trunc_ln197_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 368 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln196 = add i64 %mul_ln196_2, i64 %mul_ln196" [d5.cpp:196]   --->   Operation 368 'add' 'add_ln196' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 369 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln196_1 = add i64 %add_ln196, i64 %mul_ln196_1" [d5.cpp:196]   --->   Operation 369 'add' 'add_ln196_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 370 [1/1] (0.00ns)   --->   "%trunc_ln196_1 = trunc i64 %add_ln196_1" [d5.cpp:196]   --->   Operation 370 'trunc' 'trunc_ln196_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 371 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_4 = add i28 %trunc_ln200_9, i28 %trunc_ln200_8" [d5.cpp:208]   --->   Operation 371 'add' 'add_ln208_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 372 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln208_5 = add i28 %add_ln208_4, i28 %trunc_ln200_7" [d5.cpp:208]   --->   Operation 372 'add' 'add_ln208_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 373 [1/1] (0.97ns)   --->   "%add_ln208_7 = add i28 %trunc_ln200_3, i28 %trunc_ln200_4" [d5.cpp:208]   --->   Operation 373 'add' 'add_ln208_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.12>
ST_33 : Operation 374 [1/1] (0.00ns)   --->   "%add159_14220_loc_load = load i64 %add159_14220_loc"   --->   Operation 374 'load' 'add159_14220_loc_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 375 [1/1] (0.00ns)   --->   "%add159_13219_loc_load = load i64 %add159_13219_loc"   --->   Operation 375 'load' 'add159_13219_loc_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 376 [1/1] (0.00ns)   --->   "%add159_12218_loc_load = load i64 %add159_12218_loc"   --->   Operation 376 'load' 'add159_12218_loc_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 377 [1/1] (0.00ns)   --->   "%add159_11217_loc_load = load i64 %add159_11217_loc"   --->   Operation 377 'load' 'add159_11217_loc_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 378 [1/1] (0.00ns)   --->   "%add159_7213_loc_load = load i64 %add159_7213_loc"   --->   Operation 378 'load' 'add159_7213_loc_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 379 [1/1] (0.00ns)   --->   "%add289_1146_2197_loc_load = load i64 %add289_1146_2197_loc"   --->   Operation 379 'load' 'add289_1146_2197_loc_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 380 [1/1] (0.00ns)   --->   "%add346_190_2191_loc_load = load i64 %add346_190_2191_loc"   --->   Operation 380 'load' 'add346_190_2191_loc_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 381 [1/1] (0.00ns)   --->   "%add346_190_1190_loc_load = load i64 %add346_190_1190_loc"   --->   Operation 381 'load' 'add346_190_1190_loc_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 382 [1/1] (0.00ns)   --->   "%add346_190189_loc_load = load i64 %add346_190189_loc"   --->   Operation 382 'load' 'add346_190189_loc_load' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 383 [1/1] (0.00ns)   --->   "%add385_3185_loc_load = load i64 %add385_3185_loc"   --->   Operation 383 'load' 'add385_3185_loc_load' <Predicate = true> <Delay = 0.00>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 384 '%mul_ln184 = mul i64 %zext_ln184, i64 %zext_ln126_14'
ST_33 : Operation 384 [1/1] (2.10ns)   --->   "%mul_ln184 = mul i64 %zext_ln184, i64 %zext_ln126_14" [d5.cpp:184]   --->   Operation 384 'mul' 'mul_ln184' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 385 '%mul_ln184_1 = mul i64 %zext_ln184_2, i64 %zext_ln184_1'
ST_33 : Operation 385 [1/1] (2.10ns)   --->   "%mul_ln184_1 = mul i64 %zext_ln184_2, i64 %zext_ln184_1" [d5.cpp:184]   --->   Operation 385 'mul' 'mul_ln184_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 386 '%mul_ln184_2 = mul i64 %zext_ln126, i64 %zext_ln184_3'
ST_33 : Operation 386 [1/1] (2.10ns)   --->   "%mul_ln184_2 = mul i64 %zext_ln126, i64 %zext_ln184_3" [d5.cpp:184]   --->   Operation 386 'mul' 'mul_ln184_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 387 '%mul_ln184_3 = mul i64 %zext_ln126_1, i64 %zext_ln184_4'
ST_33 : Operation 387 [1/1] (2.10ns)   --->   "%mul_ln184_3 = mul i64 %zext_ln126_1, i64 %zext_ln184_4" [d5.cpp:184]   --->   Operation 387 'mul' 'mul_ln184_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 388 '%mul_ln184_4 = mul i64 %zext_ln126_2, i64 %zext_ln184_5'
ST_33 : Operation 388 [1/1] (2.10ns)   --->   "%mul_ln184_4 = mul i64 %zext_ln126_2, i64 %zext_ln184_5" [d5.cpp:184]   --->   Operation 388 'mul' 'mul_ln184_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 389 '%mul_ln184_5 = mul i64 %zext_ln126_3, i64 %zext_ln184_6'
ST_33 : Operation 389 [1/1] (2.10ns)   --->   "%mul_ln184_5 = mul i64 %zext_ln126_3, i64 %zext_ln184_6" [d5.cpp:184]   --->   Operation 389 'mul' 'mul_ln184_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 390 '%mul_ln184_6 = mul i64 %zext_ln126_9, i64 %zext_ln184_7'
ST_33 : Operation 390 [1/1] (2.10ns)   --->   "%mul_ln184_6 = mul i64 %zext_ln126_9, i64 %zext_ln184_7" [d5.cpp:184]   --->   Operation 390 'mul' 'mul_ln184_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 391 '%mul_ln184_7 = mul i64 %zext_ln126_11, i64 %zext_ln184_8'
ST_33 : Operation 391 [1/1] (2.10ns)   --->   "%mul_ln184_7 = mul i64 %zext_ln126_11, i64 %zext_ln184_8" [d5.cpp:184]   --->   Operation 391 'mul' 'mul_ln184_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 392 '%mul_ln184_8 = mul i64 %zext_ln126_13, i64 %zext_ln184_9'
ST_33 : Operation 392 [1/1] (2.10ns)   --->   "%mul_ln184_8 = mul i64 %zext_ln126_13, i64 %zext_ln184_9" [d5.cpp:184]   --->   Operation 392 'mul' 'mul_ln184_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 393 '%mul_ln185 = mul i64 %zext_ln184, i64 %zext_ln184_1'
ST_33 : Operation 393 [1/1] (2.10ns)   --->   "%mul_ln185 = mul i64 %zext_ln184, i64 %zext_ln184_1" [d5.cpp:185]   --->   Operation 393 'mul' 'mul_ln185' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 394 '%mul_ln185_1 = mul i64 %zext_ln126, i64 %zext_ln184_4'
ST_33 : Operation 394 [1/1] (2.10ns)   --->   "%mul_ln185_1 = mul i64 %zext_ln126, i64 %zext_ln184_4" [d5.cpp:185]   --->   Operation 394 'mul' 'mul_ln185_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 395 '%mul_ln185_2 = mul i64 %zext_ln126_1, i64 %zext_ln184_5'
ST_33 : Operation 395 [1/1] (2.10ns)   --->   "%mul_ln185_2 = mul i64 %zext_ln126_1, i64 %zext_ln184_5" [d5.cpp:185]   --->   Operation 395 'mul' 'mul_ln185_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 396 '%mul_ln185_3 = mul i64 %zext_ln184_2, i64 %zext_ln184_3'
ST_33 : Operation 396 [1/1] (2.10ns)   --->   "%mul_ln185_3 = mul i64 %zext_ln184_2, i64 %zext_ln184_3" [d5.cpp:185]   --->   Operation 396 'mul' 'mul_ln185_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 397 '%mul_ln185_4 = mul i64 %zext_ln126_2, i64 %zext_ln184_6'
ST_33 : Operation 397 [1/1] (2.10ns)   --->   "%mul_ln185_4 = mul i64 %zext_ln126_2, i64 %zext_ln184_6" [d5.cpp:185]   --->   Operation 397 'mul' 'mul_ln185_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 398 '%mul_ln185_5 = mul i64 %zext_ln126_3, i64 %zext_ln184_7'
ST_33 : Operation 398 [1/1] (2.10ns)   --->   "%mul_ln185_5 = mul i64 %zext_ln126_3, i64 %zext_ln184_7" [d5.cpp:185]   --->   Operation 398 'mul' 'mul_ln185_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 399 '%mul_ln185_6 = mul i64 %zext_ln126_9, i64 %zext_ln184_8'
ST_33 : Operation 399 [1/1] (2.10ns)   --->   "%mul_ln185_6 = mul i64 %zext_ln126_9, i64 %zext_ln184_8" [d5.cpp:185]   --->   Operation 399 'mul' 'mul_ln185_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 400 '%mul_ln185_7 = mul i64 %zext_ln126_11, i64 %zext_ln184_9'
ST_33 : Operation 400 [1/1] (2.10ns)   --->   "%mul_ln185_7 = mul i64 %zext_ln126_11, i64 %zext_ln184_9" [d5.cpp:185]   --->   Operation 400 'mul' 'mul_ln185_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 401 '%mul_ln186 = mul i64 %zext_ln184, i64 %zext_ln184_3'
ST_33 : Operation 401 [1/1] (2.10ns)   --->   "%mul_ln186 = mul i64 %zext_ln184, i64 %zext_ln184_3" [d5.cpp:186]   --->   Operation 401 'mul' 'mul_ln186' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 402 '%mul_ln186_1 = mul i64 %zext_ln184_2, i64 %zext_ln184_4'
ST_33 : Operation 402 [1/1] (2.10ns)   --->   "%mul_ln186_1 = mul i64 %zext_ln184_2, i64 %zext_ln184_4" [d5.cpp:186]   --->   Operation 402 'mul' 'mul_ln186_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 403 '%mul_ln186_2 = mul i64 %zext_ln126, i64 %zext_ln184_5'
ST_33 : Operation 403 [1/1] (2.10ns)   --->   "%mul_ln186_2 = mul i64 %zext_ln126, i64 %zext_ln184_5" [d5.cpp:186]   --->   Operation 403 'mul' 'mul_ln186_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 404 '%mul_ln186_3 = mul i64 %zext_ln126_1, i64 %zext_ln184_6'
ST_33 : Operation 404 [1/1] (2.10ns)   --->   "%mul_ln186_3 = mul i64 %zext_ln126_1, i64 %zext_ln184_6" [d5.cpp:186]   --->   Operation 404 'mul' 'mul_ln186_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 405 '%mul_ln186_4 = mul i64 %zext_ln126_2, i64 %zext_ln184_7'
ST_33 : Operation 405 [1/1] (2.10ns)   --->   "%mul_ln186_4 = mul i64 %zext_ln126_2, i64 %zext_ln184_7" [d5.cpp:186]   --->   Operation 405 'mul' 'mul_ln186_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 406 '%mul_ln186_5 = mul i64 %zext_ln126_3, i64 %zext_ln184_8'
ST_33 : Operation 406 [1/1] (2.10ns)   --->   "%mul_ln186_5 = mul i64 %zext_ln126_3, i64 %zext_ln184_8" [d5.cpp:186]   --->   Operation 406 'mul' 'mul_ln186_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 407 '%mul_ln187 = mul i64 %zext_ln126, i64 %zext_ln184_6'
ST_33 : Operation 407 [1/1] (2.10ns)   --->   "%mul_ln187 = mul i64 %zext_ln126, i64 %zext_ln184_6" [d5.cpp:187]   --->   Operation 407 'mul' 'mul_ln187' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 408 '%mul_ln187_1 = mul i64 %zext_ln184, i64 %zext_ln184_4'
ST_33 : Operation 408 [1/1] (2.10ns)   --->   "%mul_ln187_1 = mul i64 %zext_ln184, i64 %zext_ln184_4" [d5.cpp:187]   --->   Operation 408 'mul' 'mul_ln187_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 409 '%mul_ln187_2 = mul i64 %zext_ln184_2, i64 %zext_ln184_5'
ST_33 : Operation 409 [1/1] (2.10ns)   --->   "%mul_ln187_2 = mul i64 %zext_ln184_2, i64 %zext_ln184_5" [d5.cpp:187]   --->   Operation 409 'mul' 'mul_ln187_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 410 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln190_6 = add i64 %add_ln190_5, i64 %add_ln190_2" [d5.cpp:190]   --->   Operation 410 'add' 'add_ln190_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 411 [1/1] (0.00ns)   --->   "%trunc_ln190_4 = trunc i64 %add385_3185_loc_load" [d5.cpp:190]   --->   Operation 411 'trunc' 'trunc_ln190_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 412 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln190_9 = add i28 %add_ln190_8, i28 %add_ln190_7" [d5.cpp:190]   --->   Operation 412 'add' 'add_ln190_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 413 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_74 = add i64 %add_ln190_6, i64 %add385_3185_loc_load" [d5.cpp:190]   --->   Operation 413 'add' 'arr_74' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 414 '%mul_ln185_8 = mul i64 %zext_ln185, i64 %zext_ln126_14'
ST_33 : Operation 414 [1/1] (2.10ns)   --->   "%mul_ln185_8 = mul i64 %zext_ln185, i64 %zext_ln126_14" [d5.cpp:185]   --->   Operation 414 'mul' 'mul_ln185_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 415 '%mul_ln186_6 = mul i64 %zext_ln185, i64 %zext_ln184_1'
ST_33 : Operation 415 [1/1] (2.10ns)   --->   "%mul_ln186_6 = mul i64 %zext_ln185, i64 %zext_ln184_1" [d5.cpp:186]   --->   Operation 415 'mul' 'mul_ln186_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 416 '%mul_ln187_3 = mul i64 %zext_ln185, i64 %zext_ln184_3'
ST_33 : Operation 416 [1/1] (2.10ns)   --->   "%mul_ln187_3 = mul i64 %zext_ln185, i64 %zext_ln184_3" [d5.cpp:187]   --->   Operation 416 'mul' 'mul_ln187_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 417 '%mul_ln188 = mul i64 %zext_ln185, i64 %zext_ln184_4'
ST_33 : Operation 417 [1/1] (2.10ns)   --->   "%mul_ln188 = mul i64 %zext_ln185, i64 %zext_ln184_4" [d5.cpp:188]   --->   Operation 417 'mul' 'mul_ln188' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 418 '%mul_ln186_7 = mul i64 %zext_ln186, i64 %zext_ln126_14'
ST_33 : Operation 418 [1/1] (2.10ns)   --->   "%mul_ln186_7 = mul i64 %zext_ln186, i64 %zext_ln126_14" [d5.cpp:186]   --->   Operation 418 'mul' 'mul_ln186_7' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 419 [1/1] (1.08ns)   --->   "%add_ln186 = add i64 %mul_ln186_3, i64 %mul_ln186_4" [d5.cpp:186]   --->   Operation 419 'add' 'add_ln186' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 420 [1/1] (1.08ns)   --->   "%add_ln186_1 = add i64 %mul_ln186_2, i64 %mul_ln186_1" [d5.cpp:186]   --->   Operation 420 'add' 'add_ln186_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 421 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i64 %add_ln186" [d5.cpp:186]   --->   Operation 421 'trunc' 'trunc_ln186' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 422 [1/1] (0.00ns)   --->   "%trunc_ln186_1 = trunc i64 %add_ln186_1" [d5.cpp:186]   --->   Operation 422 'trunc' 'trunc_ln186_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 423 [1/1] (1.08ns)   --->   "%add_ln186_2 = add i64 %add_ln186_1, i64 %add_ln186" [d5.cpp:186]   --->   Operation 423 'add' 'add_ln186_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 424 [1/1] (1.08ns)   --->   "%add_ln186_3 = add i64 %mul_ln186_6, i64 %mul_ln186" [d5.cpp:186]   --->   Operation 424 'add' 'add_ln186_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 425 [1/1] (1.08ns)   --->   "%add_ln186_4 = add i64 %mul_ln186_7, i64 %mul_ln186_5" [d5.cpp:186]   --->   Operation 425 'add' 'add_ln186_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 426 [1/1] (0.00ns)   --->   "%trunc_ln186_2 = trunc i64 %add_ln186_3" [d5.cpp:186]   --->   Operation 426 'trunc' 'trunc_ln186_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 427 [1/1] (0.00ns)   --->   "%trunc_ln186_3 = trunc i64 %add_ln186_4" [d5.cpp:186]   --->   Operation 427 'trunc' 'trunc_ln186_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 428 [1/1] (1.08ns)   --->   "%add_ln186_5 = add i64 %add_ln186_4, i64 %add_ln186_3" [d5.cpp:186]   --->   Operation 428 'add' 'add_ln186_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 429 [1/1] (0.97ns)   --->   "%add_ln186_8 = add i28 %trunc_ln186_3, i28 %trunc_ln186_2" [d5.cpp:186]   --->   Operation 429 'add' 'add_ln186_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 430 '%mul_ln187_4 = mul i64 %zext_ln186, i64 %zext_ln184_1'
ST_33 : Operation 430 [1/1] (2.10ns)   --->   "%mul_ln187_4 = mul i64 %zext_ln186, i64 %zext_ln184_1" [d5.cpp:187]   --->   Operation 430 'mul' 'mul_ln187_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 431 '%mul_ln188_1 = mul i64 %zext_ln186, i64 %zext_ln184_3'
ST_33 : Operation 431 [1/1] (2.10ns)   --->   "%mul_ln188_1 = mul i64 %zext_ln186, i64 %zext_ln184_3" [d5.cpp:188]   --->   Operation 431 'mul' 'mul_ln188_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 432 '%mul_ln187_5 = mul i64 %zext_ln187, i64 %zext_ln126_14'
ST_33 : Operation 432 [1/1] (2.10ns)   --->   "%mul_ln187_5 = mul i64 %zext_ln187, i64 %zext_ln126_14" [d5.cpp:187]   --->   Operation 432 'mul' 'mul_ln187_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 433 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln187 = add i64 %mul_ln187_2, i64 %mul_ln187_3" [d5.cpp:187]   --->   Operation 433 'add' 'add_ln187' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 434 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln187_1 = add i64 %add_ln187, i64 %mul_ln187_1" [d5.cpp:187]   --->   Operation 434 'add' 'add_ln187_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 435 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln187_2 = add i64 %mul_ln187_4, i64 %mul_ln187" [d5.cpp:187]   --->   Operation 435 'add' 'add_ln187_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 436 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln187_3 = add i64 %add_ln187_2, i64 %mul_ln187_5" [d5.cpp:187]   --->   Operation 436 'add' 'add_ln187_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 437 [1/1] (0.00ns)   --->   "%trunc_ln187 = trunc i64 %add_ln187_1" [d5.cpp:187]   --->   Operation 437 'trunc' 'trunc_ln187' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 438 [1/1] (0.00ns)   --->   "%trunc_ln187_1 = trunc i64 %add_ln187_3" [d5.cpp:187]   --->   Operation 438 'trunc' 'trunc_ln187_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 439 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln187_4 = add i64 %add_ln187_3, i64 %add_ln187_1" [d5.cpp:187]   --->   Operation 439 'add' 'add_ln187_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 440 [1/1] (0.00ns)   --->   "%trunc_ln187_2 = trunc i64 %add346_190189_loc_load" [d5.cpp:187]   --->   Operation 440 'trunc' 'trunc_ln187_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 441 [1/1] (0.97ns)   --->   "%add_ln187_5 = add i28 %trunc_ln187_1, i28 %trunc_ln187" [d5.cpp:187]   --->   Operation 441 'add' 'add_ln187_5' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 442 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_71 = add i64 %add_ln187_4, i64 %add346_190189_loc_load" [d5.cpp:187]   --->   Operation 442 'add' 'arr_71' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 443 '%mul_ln188_2 = mul i64 %zext_ln187, i64 %zext_ln184_1'
ST_33 : Operation 443 [1/1] (2.10ns)   --->   "%mul_ln188_2 = mul i64 %zext_ln187, i64 %zext_ln184_1" [d5.cpp:188]   --->   Operation 443 'mul' 'mul_ln188_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 444 '%mul_ln188_3 = mul i64 %zext_ln188, i64 %zext_ln126_14'
ST_33 : Operation 444 [1/1] (2.10ns)   --->   "%mul_ln188_3 = mul i64 %zext_ln188, i64 %zext_ln126_14" [d5.cpp:188]   --->   Operation 444 'mul' 'mul_ln188_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 445 [1/1] (1.08ns)   --->   "%add_ln188 = add i64 %mul_ln188_3, i64 %mul_ln188_1" [d5.cpp:188]   --->   Operation 445 'add' 'add_ln188' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 446 [1/1] (1.08ns)   --->   "%add_ln188_1 = add i64 %mul_ln188_2, i64 %mul_ln188" [d5.cpp:188]   --->   Operation 446 'add' 'add_ln188_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 447 [1/1] (0.00ns)   --->   "%trunc_ln188 = trunc i64 %add_ln188" [d5.cpp:188]   --->   Operation 447 'trunc' 'trunc_ln188' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 448 [1/1] (0.00ns)   --->   "%trunc_ln188_1 = trunc i64 %add_ln188_1" [d5.cpp:188]   --->   Operation 448 'trunc' 'trunc_ln188_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 449 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln188_2 = add i64 %add_ln188_1, i64 %add_ln188" [d5.cpp:188]   --->   Operation 449 'add' 'add_ln188_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 450 [1/1] (0.00ns)   --->   "%trunc_ln188_2 = trunc i64 %add346_190_1190_loc_load" [d5.cpp:188]   --->   Operation 450 'trunc' 'trunc_ln188_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 451 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_72 = add i64 %add_ln188_2, i64 %add346_190_1190_loc_load" [d5.cpp:188]   --->   Operation 451 'add' 'arr_72' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 452 [1/1] (0.00ns)   --->   "%trunc_ln189 = trunc i64 %add346_190_2191_loc_load" [d5.cpp:189]   --->   Operation 452 'trunc' 'trunc_ln189' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 453 [1/1] (1.08ns)   --->   "%arr_73 = add i64 %add_ln189, i64 %add346_190_2191_loc_load" [d5.cpp:189]   --->   Operation 453 'add' 'arr_73' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 454 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln191_6 = add i64 %add_ln191_5, i64 %add_ln191_2" [d5.cpp:191]   --->   Operation 454 'add' 'add_ln191_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 455 [1/1] (0.00ns)   --->   "%trunc_ln191_4 = trunc i64 %add159_7213_loc_load" [d5.cpp:191]   --->   Operation 455 'trunc' 'trunc_ln191_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 456 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln191_9 = add i28 %add_ln191_8, i28 %add_ln191_7" [d5.cpp:191]   --->   Operation 456 'add' 'add_ln191_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 457 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_75 = add i64 %add_ln191_6, i64 %add159_7213_loc_load" [d5.cpp:191]   --->   Operation 457 'add' 'arr_75' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 458 '%mul_ln192 = mul i64 %zext_ln184, i64 %zext_ln184_9'
ST_33 : Operation 458 [1/1] (2.10ns)   --->   "%mul_ln192 = mul i64 %zext_ln184, i64 %zext_ln184_9" [d5.cpp:192]   --->   Operation 458 'mul' 'mul_ln192' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 459 '%mul_ln192_1 = mul i64 %zext_ln185, i64 %zext_ln184_8'
ST_33 : Operation 459 [1/1] (2.10ns)   --->   "%mul_ln192_1 = mul i64 %zext_ln185, i64 %zext_ln184_8" [d5.cpp:192]   --->   Operation 459 'mul' 'mul_ln192_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 460 '%mul_ln192_2 = mul i64 %zext_ln186, i64 %zext_ln184_7'
ST_33 : Operation 460 [1/1] (2.10ns)   --->   "%mul_ln192_2 = mul i64 %zext_ln186, i64 %zext_ln184_7" [d5.cpp:192]   --->   Operation 460 'mul' 'mul_ln192_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 461 '%mul_ln192_3 = mul i64 %zext_ln187, i64 %zext_ln184_6'
ST_33 : Operation 461 [1/1] (2.10ns)   --->   "%mul_ln192_3 = mul i64 %zext_ln187, i64 %zext_ln184_6" [d5.cpp:192]   --->   Operation 461 'mul' 'mul_ln192_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 462 '%mul_ln192_4 = mul i64 %zext_ln188, i64 %zext_ln184_5'
ST_33 : Operation 462 [1/1] (2.10ns)   --->   "%mul_ln192_4 = mul i64 %zext_ln188, i64 %zext_ln184_5" [d5.cpp:192]   --->   Operation 462 'mul' 'mul_ln192_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 463 '%mul_ln192_5 = mul i64 %zext_ln189, i64 %zext_ln184_4'
ST_33 : Operation 463 [1/1] (2.10ns)   --->   "%mul_ln192_5 = mul i64 %zext_ln189, i64 %zext_ln184_4" [d5.cpp:192]   --->   Operation 463 'mul' 'mul_ln192_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 464 '%mul_ln192_6 = mul i64 %zext_ln191, i64 %zext_ln184_3'
ST_33 : Operation 464 [1/1] (2.10ns)   --->   "%mul_ln192_6 = mul i64 %zext_ln191, i64 %zext_ln184_3" [d5.cpp:192]   --->   Operation 464 'mul' 'mul_ln192_6' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 465 '%mul_ln193 = mul i64 %zext_ln185, i64 %zext_ln184_9'
ST_33 : Operation 465 [1/1] (2.10ns)   --->   "%mul_ln193 = mul i64 %zext_ln185, i64 %zext_ln184_9" [d5.cpp:193]   --->   Operation 465 'mul' 'mul_ln193' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 466 '%mul_ln193_1 = mul i64 %zext_ln186, i64 %zext_ln184_8'
ST_33 : Operation 466 [1/1] (2.10ns)   --->   "%mul_ln193_1 = mul i64 %zext_ln186, i64 %zext_ln184_8" [d5.cpp:193]   --->   Operation 466 'mul' 'mul_ln193_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 467 '%mul_ln193_2 = mul i64 %zext_ln187, i64 %zext_ln184_7'
ST_33 : Operation 467 [1/1] (2.10ns)   --->   "%mul_ln193_2 = mul i64 %zext_ln187, i64 %zext_ln184_7" [d5.cpp:193]   --->   Operation 467 'mul' 'mul_ln193_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 468 '%mul_ln193_3 = mul i64 %zext_ln188, i64 %zext_ln184_6'
ST_33 : Operation 468 [1/1] (2.10ns)   --->   "%mul_ln193_3 = mul i64 %zext_ln188, i64 %zext_ln184_6" [d5.cpp:193]   --->   Operation 468 'mul' 'mul_ln193_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 469 '%mul_ln193_4 = mul i64 %zext_ln189, i64 %zext_ln184_5'
ST_33 : Operation 469 [1/1] (2.10ns)   --->   "%mul_ln193_4 = mul i64 %zext_ln189, i64 %zext_ln184_5" [d5.cpp:193]   --->   Operation 469 'mul' 'mul_ln193_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 470 '%mul_ln193_5 = mul i64 %zext_ln191, i64 %zext_ln184_4'
ST_33 : Operation 470 [1/1] (2.10ns)   --->   "%mul_ln193_5 = mul i64 %zext_ln191, i64 %zext_ln184_4" [d5.cpp:193]   --->   Operation 470 'mul' 'mul_ln193_5' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 471 '%mul_ln194 = mul i64 %zext_ln186, i64 %zext_ln184_9'
ST_33 : Operation 471 [1/1] (2.10ns)   --->   "%mul_ln194 = mul i64 %zext_ln186, i64 %zext_ln184_9" [d5.cpp:194]   --->   Operation 471 'mul' 'mul_ln194' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 472 '%mul_ln194_1 = mul i64 %zext_ln187, i64 %zext_ln184_8'
ST_33 : Operation 472 [1/1] (2.10ns)   --->   "%mul_ln194_1 = mul i64 %zext_ln187, i64 %zext_ln184_8" [d5.cpp:194]   --->   Operation 472 'mul' 'mul_ln194_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 473 '%mul_ln194_2 = mul i64 %zext_ln188, i64 %zext_ln184_7'
ST_33 : Operation 473 [1/1] (2.10ns)   --->   "%mul_ln194_2 = mul i64 %zext_ln188, i64 %zext_ln184_7" [d5.cpp:194]   --->   Operation 473 'mul' 'mul_ln194_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 474 '%mul_ln194_3 = mul i64 %zext_ln189, i64 %zext_ln184_6'
ST_33 : Operation 474 [1/1] (2.10ns)   --->   "%mul_ln194_3 = mul i64 %zext_ln189, i64 %zext_ln184_6" [d5.cpp:194]   --->   Operation 474 'mul' 'mul_ln194_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 475 '%mul_ln194_4 = mul i64 %zext_ln191, i64 %zext_ln184_5'
ST_33 : Operation 475 [1/1] (2.10ns)   --->   "%mul_ln194_4 = mul i64 %zext_ln191, i64 %zext_ln184_5" [d5.cpp:194]   --->   Operation 475 'mul' 'mul_ln194_4' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 476 '%mul_ln195 = mul i64 %zext_ln187, i64 %zext_ln184_9'
ST_33 : Operation 476 [1/1] (2.10ns)   --->   "%mul_ln195 = mul i64 %zext_ln187, i64 %zext_ln184_9" [d5.cpp:195]   --->   Operation 476 'mul' 'mul_ln195' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 477 '%mul_ln195_1 = mul i64 %zext_ln188, i64 %zext_ln184_8'
ST_33 : Operation 477 [1/1] (2.10ns)   --->   "%mul_ln195_1 = mul i64 %zext_ln188, i64 %zext_ln184_8" [d5.cpp:195]   --->   Operation 477 'mul' 'mul_ln195_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 478 '%mul_ln195_2 = mul i64 %zext_ln191, i64 %zext_ln184_6'
ST_33 : Operation 478 [1/1] (2.10ns)   --->   "%mul_ln195_2 = mul i64 %zext_ln191, i64 %zext_ln184_6" [d5.cpp:195]   --->   Operation 478 'mul' 'mul_ln195_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 479 '%mul_ln195_3 = mul i64 %zext_ln189, i64 %zext_ln184_7'
ST_33 : Operation 479 [1/1] (2.10ns)   --->   "%mul_ln195_3 = mul i64 %zext_ln189, i64 %zext_ln184_7" [d5.cpp:195]   --->   Operation 479 'mul' 'mul_ln195_3' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 480 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %arr_74, i32 28, i32 63" [d5.cpp:200]   --->   Operation 480 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 481 [1/1] (0.00ns)   --->   "%zext_ln200_63 = zext i36 %lshr_ln" [d5.cpp:200]   --->   Operation 481 'zext' 'zext_ln200_63' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 482 [1/1] (1.08ns)   --->   "%arr_77 = add i64 %add159_14220_loc_load, i64 %mul_ln198" [d5.cpp:198]   --->   Operation 482 'add' 'arr_77' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 483 [1/1] (0.00ns)   --->   "%trunc_ln200_1 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %arr_74, i32 28, i32 55" [d5.cpp:200]   --->   Operation 483 'partselect' 'trunc_ln200_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 484 [1/1] (0.00ns)   --->   "%trunc_ln200 = trunc i64 %arr_77" [d5.cpp:200]   --->   Operation 484 'trunc' 'trunc_ln200' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 485 [1/1] (1.08ns)   --->   "%add_ln200 = add i64 %arr_77, i64 %zext_ln200_63" [d5.cpp:200]   --->   Operation 485 'add' 'add_ln200' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 486 [1/1] (0.97ns)   --->   "%add_ln200_1 = add i28 %trunc_ln200, i28 %trunc_ln200_1" [d5.cpp:200]   --->   Operation 486 'add' 'add_ln200_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 487 [1/1] (0.00ns)   --->   "%lshr_ln200_1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %arr_75, i32 28, i32 63" [d5.cpp:200]   --->   Operation 487 'partselect' 'lshr_ln200_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln200 = zext i36 %lshr_ln200_1" [d5.cpp:200]   --->   Operation 488 'zext' 'zext_ln200' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln200_10 = zext i64 %add289_1146_2197_loc_load" [d5.cpp:200]   --->   Operation 489 'zext' 'zext_ln200_10' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 490 [1/1] (0.00ns)   --->   "%zext_ln200_11 = zext i36 %lshr_ln" [d5.cpp:200]   --->   Operation 490 'zext' 'zext_ln200_11' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 491 [1/1] (0.00ns)   --->   "%trunc_ln200_s = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %arr_75, i32 28, i32 55" [d5.cpp:200]   --->   Operation 491 'partselect' 'trunc_ln200_s' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 492 [1/1] (0.00ns)   --->   "%trunc_ln200_13 = trunc i64 %add289_1146_2197_loc_load" [d5.cpp:200]   --->   Operation 492 'trunc' 'trunc_ln200_13' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 493 [1/1] (0.00ns)   --->   "%zext_ln200_13 = zext i66 %add_ln200_3" [d5.cpp:200]   --->   Operation 493 'zext' 'zext_ln200_13' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 494 [1/1] (0.00ns)   --->   "%zext_ln200_15 = zext i66 %add_ln200_5" [d5.cpp:200]   --->   Operation 494 'zext' 'zext_ln200_15' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 495 [1/1] (1.10ns)   --->   "%add_ln200_41 = add i66 %add_ln200_5, i66 %add_ln200_3" [d5.cpp:200]   --->   Operation 495 'add' 'add_ln200_41' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 496 [1/1] (1.10ns)   --->   "%add_ln200_6 = add i67 %zext_ln200_15, i67 %zext_ln200_13" [d5.cpp:200]   --->   Operation 496 'add' 'add_ln200_6' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 497 [1/1] (0.00ns)   --->   "%trunc_ln200_14 = trunc i66 %add_ln200_41" [d5.cpp:200]   --->   Operation 497 'trunc' 'trunc_ln200_14' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln200_16 = zext i67 %add_ln200_6" [d5.cpp:200]   --->   Operation 498 'zext' 'zext_ln200_16' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 499 [1/1] (0.00ns)   --->   "%zext_ln200_18 = zext i66 %add_ln200_8" [d5.cpp:200]   --->   Operation 499 'zext' 'zext_ln200_18' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 500 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln200_9 = add i65 %zext_ln200_10, i65 %zext_ln200_11" [d5.cpp:200]   --->   Operation 500 'add' 'add_ln200_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 501 [1/1] (0.82ns) (root node of TernaryAdder)   --->   "%add_ln200_10 = add i65 %add_ln200_9, i65 %zext_ln200" [d5.cpp:200]   --->   Operation 501 'add' 'add_ln200_10' <Predicate = true> <Delay = 0.82> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln200_19 = zext i65 %add_ln200_10" [d5.cpp:200]   --->   Operation 502 'zext' 'zext_ln200_19' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 503 [1/1] (1.10ns)   --->   "%add_ln200_12 = add i67 %zext_ln200_19, i67 %zext_ln200_18" [d5.cpp:200]   --->   Operation 503 'add' 'add_ln200_12' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 504 [1/1] (0.00ns)   --->   "%trunc_ln200_15 = trunc i67 %add_ln200_12" [d5.cpp:200]   --->   Operation 504 'trunc' 'trunc_ln200_15' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 505 [1/1] (0.00ns)   --->   "%zext_ln200_20 = zext i67 %add_ln200_12" [d5.cpp:200]   --->   Operation 505 'zext' 'zext_ln200_20' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 506 [1/1] (1.09ns)   --->   "%add_ln200_35 = add i56 %trunc_ln200_15, i56 %trunc_ln200_14" [d5.cpp:200]   --->   Operation 506 'add' 'add_ln200_35' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 507 [1/1] (1.10ns)   --->   "%add_ln200_11 = add i68 %zext_ln200_20, i68 %zext_ln200_16" [d5.cpp:200]   --->   Operation 507 'add' 'add_ln200_11' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 508 [1/1] (0.00ns)   --->   "%trunc_ln200_10 = partselect i40 @_ssdm_op_PartSelect.i40.i68.i32.i32, i68 %add_ln200_11, i32 28, i32 67" [d5.cpp:200]   --->   Operation 508 'partselect' 'trunc_ln200_10' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln200_21 = zext i40 %trunc_ln200_10" [d5.cpp:200]   --->   Operation 509 'zext' 'zext_ln200_21' <Predicate = true> <Delay = 0.00>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 510 '%mul_ln200_9 = mul i64 %zext_ln126_1, i64 %zext_ln184_9'
ST_33 : Operation 510 [1/1] (2.10ns)   --->   "%mul_ln200_9 = mul i64 %zext_ln126_1, i64 %zext_ln184_9" [d5.cpp:200]   --->   Operation 510 'mul' 'mul_ln200_9' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 511 [1/1] (0.00ns)   --->   "%zext_ln200_22 = zext i64 %mul_ln200_9" [d5.cpp:200]   --->   Operation 511 'zext' 'zext_ln200_22' <Predicate = true> <Delay = 0.00>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 512 '%mul_ln200_10 = mul i64 %zext_ln126, i64 %zext_ln184_8'
ST_33 : Operation 512 [1/1] (2.10ns)   --->   "%mul_ln200_10 = mul i64 %zext_ln126, i64 %zext_ln184_8" [d5.cpp:200]   --->   Operation 512 'mul' 'mul_ln200_10' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln200_23 = zext i64 %mul_ln200_10" [d5.cpp:200]   --->   Operation 513 'zext' 'zext_ln200_23' <Predicate = true> <Delay = 0.00>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 514 '%mul_ln200_11 = mul i64 %zext_ln184_2, i64 %zext_ln184_7'
ST_33 : Operation 514 [1/1] (2.10ns)   --->   "%mul_ln200_11 = mul i64 %zext_ln184_2, i64 %zext_ln184_7" [d5.cpp:200]   --->   Operation 514 'mul' 'mul_ln200_11' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 515 [1/1] (0.00ns)   --->   "%zext_ln200_24 = zext i64 %mul_ln200_11" [d5.cpp:200]   --->   Operation 515 'zext' 'zext_ln200_24' <Predicate = true> <Delay = 0.00>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 516 '%mul_ln200_12 = mul i64 %zext_ln184, i64 %zext_ln184_6'
ST_33 : Operation 516 [1/1] (2.10ns)   --->   "%mul_ln200_12 = mul i64 %zext_ln184, i64 %zext_ln184_6" [d5.cpp:200]   --->   Operation 516 'mul' 'mul_ln200_12' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln200_25 = zext i64 %mul_ln200_12" [d5.cpp:200]   --->   Operation 517 'zext' 'zext_ln200_25' <Predicate = true> <Delay = 0.00>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 518 '%mul_ln200_13 = mul i64 %zext_ln185, i64 %zext_ln184_5'
ST_33 : Operation 518 [1/1] (2.10ns)   --->   "%mul_ln200_13 = mul i64 %zext_ln185, i64 %zext_ln184_5" [d5.cpp:200]   --->   Operation 518 'mul' 'mul_ln200_13' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln200_26 = zext i64 %mul_ln200_13" [d5.cpp:200]   --->   Operation 519 'zext' 'zext_ln200_26' <Predicate = true> <Delay = 0.00>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 520 '%mul_ln200_14 = mul i64 %zext_ln186, i64 %zext_ln184_4'
ST_33 : Operation 520 [1/1] (2.10ns)   --->   "%mul_ln200_14 = mul i64 %zext_ln186, i64 %zext_ln184_4" [d5.cpp:200]   --->   Operation 520 'mul' 'mul_ln200_14' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 521 [1/1] (0.00ns)   --->   "%zext_ln200_27 = zext i64 %mul_ln200_14" [d5.cpp:200]   --->   Operation 521 'zext' 'zext_ln200_27' <Predicate = true> <Delay = 0.00>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 522 '%mul_ln200_15 = mul i64 %zext_ln187, i64 %zext_ln184_3'
ST_33 : Operation 522 [1/1] (2.10ns)   --->   "%mul_ln200_15 = mul i64 %zext_ln187, i64 %zext_ln184_3" [d5.cpp:200]   --->   Operation 522 'mul' 'mul_ln200_15' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 523 [1/1] (0.00ns)   --->   "%zext_ln200_28 = zext i64 %mul_ln200_15" [d5.cpp:200]   --->   Operation 523 'zext' 'zext_ln200_28' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 524 [1/1] (0.00ns)   --->   "%zext_ln200_29 = zext i64 %arr_73" [d5.cpp:200]   --->   Operation 524 'zext' 'zext_ln200_29' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 525 [1/1] (0.00ns)   --->   "%trunc_ln200_16 = trunc i64 %mul_ln200_15" [d5.cpp:200]   --->   Operation 525 'trunc' 'trunc_ln200_16' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 526 [1/1] (0.00ns)   --->   "%trunc_ln200_17 = trunc i64 %mul_ln200_14" [d5.cpp:200]   --->   Operation 526 'trunc' 'trunc_ln200_17' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 527 [1/1] (0.00ns)   --->   "%trunc_ln200_18 = trunc i64 %mul_ln200_13" [d5.cpp:200]   --->   Operation 527 'trunc' 'trunc_ln200_18' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 528 [1/1] (0.00ns)   --->   "%trunc_ln200_19 = trunc i64 %mul_ln200_12" [d5.cpp:200]   --->   Operation 528 'trunc' 'trunc_ln200_19' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 529 [1/1] (0.00ns)   --->   "%trunc_ln200_22 = trunc i64 %mul_ln200_11" [d5.cpp:200]   --->   Operation 529 'trunc' 'trunc_ln200_22' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 530 [1/1] (0.00ns)   --->   "%trunc_ln200_23 = trunc i64 %mul_ln200_10" [d5.cpp:200]   --->   Operation 530 'trunc' 'trunc_ln200_23' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 531 [1/1] (0.00ns)   --->   "%trunc_ln200_24 = trunc i64 %mul_ln200_9" [d5.cpp:200]   --->   Operation 531 'trunc' 'trunc_ln200_24' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 532 [1/1] (0.00ns)   --->   "%trunc_ln200_12 = partselect i28 @_ssdm_op_PartSelect.i28.i56.i32.i32, i56 %add_ln200_35, i32 28, i32 55" [d5.cpp:200]   --->   Operation 532 'partselect' 'trunc_ln200_12' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 533 [1/1] (1.08ns)   --->   "%add_ln200_13 = add i65 %zext_ln200_27, i65 %zext_ln200_28" [d5.cpp:200]   --->   Operation 533 'add' 'add_ln200_13' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln200_30 = zext i65 %add_ln200_13" [d5.cpp:200]   --->   Operation 534 'zext' 'zext_ln200_30' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 535 [1/1] (1.08ns)   --->   "%add_ln200_14 = add i65 %zext_ln200_26, i65 %zext_ln200_25" [d5.cpp:200]   --->   Operation 535 'add' 'add_ln200_14' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 536 [1/1] (0.00ns)   --->   "%zext_ln200_31 = zext i65 %add_ln200_14" [d5.cpp:200]   --->   Operation 536 'zext' 'zext_ln200_31' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 537 [1/1] (1.09ns)   --->   "%add_ln200_15 = add i66 %zext_ln200_31, i66 %zext_ln200_30" [d5.cpp:200]   --->   Operation 537 'add' 'add_ln200_15' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 538 [1/1] (1.08ns)   --->   "%add_ln200_16 = add i65 %zext_ln200_24, i65 %zext_ln200_23" [d5.cpp:200]   --->   Operation 538 'add' 'add_ln200_16' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 539 [1/1] (0.00ns)   --->   "%zext_ln200_33 = zext i65 %add_ln200_16" [d5.cpp:200]   --->   Operation 539 'zext' 'zext_ln200_33' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 540 [1/1] (1.08ns)   --->   "%add_ln200_17 = add i65 %zext_ln200_29, i65 %zext_ln200_21" [d5.cpp:200]   --->   Operation 540 'add' 'add_ln200_17' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 541 [1/1] (0.00ns)   --->   "%zext_ln200_34 = zext i65 %add_ln200_17" [d5.cpp:200]   --->   Operation 541 'zext' 'zext_ln200_34' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 542 [1/1] (1.09ns)   --->   "%add_ln200_18 = add i66 %zext_ln200_34, i66 %zext_ln200_22" [d5.cpp:200]   --->   Operation 542 'add' 'add_ln200_18' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 543 [1/1] (0.00ns)   --->   "%zext_ln200_35 = zext i66 %add_ln200_18" [d5.cpp:200]   --->   Operation 543 'zext' 'zext_ln200_35' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 544 [1/1] (1.10ns)   --->   "%add_ln200_20 = add i67 %zext_ln200_35, i67 %zext_ln200_33" [d5.cpp:200]   --->   Operation 544 'add' 'add_ln200_20' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 545 '%mul_ln200_16 = mul i64 %zext_ln126_2, i64 %zext_ln184_9'
ST_33 : Operation 545 [1/1] (2.10ns)   --->   "%mul_ln200_16 = mul i64 %zext_ln126_2, i64 %zext_ln184_9" [d5.cpp:200]   --->   Operation 545 'mul' 'mul_ln200_16' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 546 [1/1] (0.00ns)   --->   "%zext_ln200_38 = zext i64 %mul_ln200_16" [d5.cpp:200]   --->   Operation 546 'zext' 'zext_ln200_38' <Predicate = true> <Delay = 0.00>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 547 '%mul_ln200_17 = mul i64 %zext_ln126_1, i64 %zext_ln184_8'
ST_33 : Operation 547 [1/1] (2.10ns)   --->   "%mul_ln200_17 = mul i64 %zext_ln126_1, i64 %zext_ln184_8" [d5.cpp:200]   --->   Operation 547 'mul' 'mul_ln200_17' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 548 [1/1] (0.00ns)   --->   "%zext_ln200_39 = zext i64 %mul_ln200_17" [d5.cpp:200]   --->   Operation 548 'zext' 'zext_ln200_39' <Predicate = true> <Delay = 0.00>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 549 '%mul_ln200_18 = mul i64 %zext_ln126, i64 %zext_ln184_7'
ST_33 : Operation 549 [1/1] (2.10ns)   --->   "%mul_ln200_18 = mul i64 %zext_ln126, i64 %zext_ln184_7" [d5.cpp:200]   --->   Operation 549 'mul' 'mul_ln200_18' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 550 [1/1] (0.00ns)   --->   "%zext_ln200_40 = zext i64 %mul_ln200_18" [d5.cpp:200]   --->   Operation 550 'zext' 'zext_ln200_40' <Predicate = true> <Delay = 0.00>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 551 '%mul_ln200_19 = mul i64 %zext_ln184_2, i64 %zext_ln184_6'
ST_33 : Operation 551 [1/1] (2.10ns)   --->   "%mul_ln200_19 = mul i64 %zext_ln184_2, i64 %zext_ln184_6" [d5.cpp:200]   --->   Operation 551 'mul' 'mul_ln200_19' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 552 [1/1] (0.00ns)   --->   "%zext_ln200_41 = zext i64 %mul_ln200_19" [d5.cpp:200]   --->   Operation 552 'zext' 'zext_ln200_41' <Predicate = true> <Delay = 0.00>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 553 '%mul_ln200_20 = mul i64 %zext_ln184, i64 %zext_ln184_5'
ST_33 : Operation 553 [1/1] (2.10ns)   --->   "%mul_ln200_20 = mul i64 %zext_ln184, i64 %zext_ln184_5" [d5.cpp:200]   --->   Operation 553 'mul' 'mul_ln200_20' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 554 [1/1] (0.00ns)   --->   "%zext_ln200_42 = zext i64 %mul_ln200_20" [d5.cpp:200]   --->   Operation 554 'zext' 'zext_ln200_42' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 555 [1/1] (0.00ns)   --->   "%trunc_ln200_25 = trunc i64 %mul_ln200_20" [d5.cpp:200]   --->   Operation 555 'trunc' 'trunc_ln200_25' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 556 [1/1] (0.00ns)   --->   "%trunc_ln200_26 = trunc i64 %mul_ln200_19" [d5.cpp:200]   --->   Operation 556 'trunc' 'trunc_ln200_26' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 557 [1/1] (0.00ns)   --->   "%trunc_ln200_29 = trunc i64 %mul_ln200_18" [d5.cpp:200]   --->   Operation 557 'trunc' 'trunc_ln200_29' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 558 [1/1] (0.00ns)   --->   "%trunc_ln200_30 = trunc i64 %mul_ln200_17" [d5.cpp:200]   --->   Operation 558 'trunc' 'trunc_ln200_30' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 559 [1/1] (0.00ns)   --->   "%trunc_ln200_31 = trunc i64 %mul_ln200_16" [d5.cpp:200]   --->   Operation 559 'trunc' 'trunc_ln200_31' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 560 [1/1] (1.08ns)   --->   "%add_ln200_21 = add i65 %zext_ln200_42, i65 %zext_ln200_40" [d5.cpp:200]   --->   Operation 560 'add' 'add_ln200_21' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 561 [1/1] (0.00ns)   --->   "%zext_ln200_44 = zext i65 %add_ln200_21" [d5.cpp:200]   --->   Operation 561 'zext' 'zext_ln200_44' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 562 [1/1] (1.09ns)   --->   "%add_ln200_22 = add i66 %zext_ln200_44, i66 %zext_ln200_41" [d5.cpp:200]   --->   Operation 562 'add' 'add_ln200_22' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 563 [1/1] (0.00ns)   --->   "%trunc_ln200_34 = trunc i66 %add_ln200_22" [d5.cpp:200]   --->   Operation 563 'trunc' 'trunc_ln200_34' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 564 [1/1] (1.08ns)   --->   "%add_ln200_23 = add i65 %zext_ln200_39, i65 %zext_ln200_38" [d5.cpp:200]   --->   Operation 564 'add' 'add_ln200_23' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 565 '%mul_ln200_21 = mul i64 %zext_ln126_3, i64 %zext_ln184_9'
ST_33 : Operation 565 [1/1] (2.10ns)   --->   "%mul_ln200_21 = mul i64 %zext_ln126_3, i64 %zext_ln184_9" [d5.cpp:200]   --->   Operation 565 'mul' 'mul_ln200_21' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 566 '%mul_ln200_22 = mul i64 %zext_ln126_2, i64 %zext_ln184_8'
ST_33 : Operation 566 [1/1] (2.10ns)   --->   "%mul_ln200_22 = mul i64 %zext_ln126_2, i64 %zext_ln184_8" [d5.cpp:200]   --->   Operation 566 'mul' 'mul_ln200_22' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 567 [1/1] (0.00ns)   --->   "%zext_ln200_51 = zext i64 %mul_ln200_22" [d5.cpp:200]   --->   Operation 567 'zext' 'zext_ln200_51' <Predicate = true> <Delay = 0.00>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 568 '%mul_ln200_23 = mul i64 %zext_ln126_1, i64 %zext_ln184_7'
ST_33 : Operation 568 [1/1] (2.10ns)   --->   "%mul_ln200_23 = mul i64 %zext_ln126_1, i64 %zext_ln184_7" [d5.cpp:200]   --->   Operation 568 'mul' 'mul_ln200_23' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 569 [1/1] (0.00ns)   --->   "%zext_ln200_52 = zext i64 %mul_ln200_23" [d5.cpp:200]   --->   Operation 569 'zext' 'zext_ln200_52' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 570 [1/1] (0.00ns)   --->   "%trunc_ln200_40 = trunc i64 %mul_ln200_23" [d5.cpp:200]   --->   Operation 570 'trunc' 'trunc_ln200_40' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 571 [1/1] (0.00ns)   --->   "%trunc_ln200_41 = trunc i64 %mul_ln200_22" [d5.cpp:200]   --->   Operation 571 'trunc' 'trunc_ln200_41' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 572 [1/1] (0.00ns)   --->   "%trunc_ln200_42 = trunc i64 %mul_ln200_21" [d5.cpp:200]   --->   Operation 572 'trunc' 'trunc_ln200_42' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 573 [1/1] (1.08ns)   --->   "%add_ln200_27 = add i65 %zext_ln200_51, i65 %zext_ln200_52" [d5.cpp:200]   --->   Operation 573 'add' 'add_ln200_27' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.31ns)   --->   Input mux for Operation 574 '%mul_ln200_24 = mul i64 %zext_ln126_9, i64 %zext_ln184_9'
ST_33 : Operation 574 [1/1] (2.10ns)   --->   "%mul_ln200_24 = mul i64 %zext_ln126_9, i64 %zext_ln184_9" [d5.cpp:200]   --->   Operation 574 'mul' 'mul_ln200_24' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 575 [1/1] (0.00ns)   --->   "%trunc_ln200_43 = trunc i64 %mul_ln200_24" [d5.cpp:200]   --->   Operation 575 'trunc' 'trunc_ln200_43' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 576 [1/1] (1.08ns)   --->   "%add_ln185 = add i64 %mul_ln185_5, i64 %mul_ln185_6" [d5.cpp:185]   --->   Operation 576 'add' 'add_ln185' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 577 [1/1] (1.08ns)   --->   "%add_ln185_1 = add i64 %mul_ln185_4, i64 %mul_ln185_2" [d5.cpp:185]   --->   Operation 577 'add' 'add_ln185_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 578 [1/1] (0.00ns)   --->   "%trunc_ln185 = trunc i64 %add_ln185" [d5.cpp:185]   --->   Operation 578 'trunc' 'trunc_ln185' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 579 [1/1] (0.00ns)   --->   "%trunc_ln185_1 = trunc i64 %add_ln185_1" [d5.cpp:185]   --->   Operation 579 'trunc' 'trunc_ln185_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 580 [1/1] (1.08ns)   --->   "%add_ln185_2 = add i64 %add_ln185_1, i64 %add_ln185" [d5.cpp:185]   --->   Operation 580 'add' 'add_ln185_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 581 [1/1] (1.08ns)   --->   "%add_ln185_3 = add i64 %mul_ln185_8, i64 %mul_ln185" [d5.cpp:185]   --->   Operation 581 'add' 'add_ln185_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 582 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln185_4 = add i64 %mul_ln185_3, i64 %mul_ln185_7" [d5.cpp:185]   --->   Operation 582 'add' 'add_ln185_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 583 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln185_5 = add i64 %add_ln185_4, i64 %mul_ln185_1" [d5.cpp:185]   --->   Operation 583 'add' 'add_ln185_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 584 [1/1] (0.00ns)   --->   "%trunc_ln185_2 = trunc i64 %add_ln185_3" [d5.cpp:185]   --->   Operation 584 'trunc' 'trunc_ln185_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 585 [1/1] (0.00ns)   --->   "%trunc_ln185_3 = trunc i64 %add_ln185_5" [d5.cpp:185]   --->   Operation 585 'trunc' 'trunc_ln185_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 586 [1/1] (1.08ns)   --->   "%add_ln185_6 = add i64 %add_ln185_5, i64 %add_ln185_3" [d5.cpp:185]   --->   Operation 586 'add' 'add_ln185_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 587 [1/1] (0.97ns)   --->   "%add_ln185_8 = add i28 %trunc_ln185_1, i28 %trunc_ln185" [d5.cpp:185]   --->   Operation 587 'add' 'add_ln185_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 588 [1/1] (0.97ns)   --->   "%add_ln185_9 = add i28 %trunc_ln185_3, i28 %trunc_ln185_2" [d5.cpp:185]   --->   Operation 588 'add' 'add_ln185_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 589 [1/1] (1.08ns)   --->   "%add_ln184 = add i64 %mul_ln184_6, i64 %mul_ln184_7" [d5.cpp:184]   --->   Operation 589 'add' 'add_ln184' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 590 [1/1] (1.08ns)   --->   "%add_ln184_1 = add i64 %mul_ln184_5, i64 %mul_ln184_4" [d5.cpp:184]   --->   Operation 590 'add' 'add_ln184_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 591 [1/1] (0.00ns)   --->   "%trunc_ln184 = trunc i64 %add_ln184" [d5.cpp:184]   --->   Operation 591 'trunc' 'trunc_ln184' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 592 [1/1] (0.00ns)   --->   "%trunc_ln184_1 = trunc i64 %add_ln184_1" [d5.cpp:184]   --->   Operation 592 'trunc' 'trunc_ln184_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 593 [1/1] (1.08ns)   --->   "%add_ln184_2 = add i64 %add_ln184_1, i64 %add_ln184" [d5.cpp:184]   --->   Operation 593 'add' 'add_ln184_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 594 [1/1] (1.08ns)   --->   "%add_ln184_3 = add i64 %mul_ln184, i64 %mul_ln184_1" [d5.cpp:184]   --->   Operation 594 'add' 'add_ln184_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 595 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln184_4 = add i64 %mul_ln184_2, i64 %mul_ln184_8" [d5.cpp:184]   --->   Operation 595 'add' 'add_ln184_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 596 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln184_5 = add i64 %add_ln184_4, i64 %mul_ln184_3" [d5.cpp:184]   --->   Operation 596 'add' 'add_ln184_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 597 [1/1] (0.00ns)   --->   "%trunc_ln184_2 = trunc i64 %add_ln184_3" [d5.cpp:184]   --->   Operation 597 'trunc' 'trunc_ln184_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 598 [1/1] (0.00ns)   --->   "%trunc_ln184_3 = trunc i64 %add_ln184_5" [d5.cpp:184]   --->   Operation 598 'trunc' 'trunc_ln184_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 599 [1/1] (1.08ns)   --->   "%add_ln184_6 = add i64 %add_ln184_5, i64 %add_ln184_3" [d5.cpp:184]   --->   Operation 599 'add' 'add_ln184_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 600 [1/1] (0.97ns)   --->   "%add_ln184_8 = add i28 %trunc_ln184_1, i28 %trunc_ln184" [d5.cpp:184]   --->   Operation 600 'add' 'add_ln184_8' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 601 [1/1] (0.97ns)   --->   "%add_ln184_9 = add i28 %trunc_ln184_3, i28 %trunc_ln184_2" [d5.cpp:184]   --->   Operation 601 'add' 'add_ln184_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 602 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln200_39 = add i28 %add_ln190_9, i28 %trunc_ln190_4" [d5.cpp:200]   --->   Operation 602 'add' 'add_ln200_39' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 603 [1/1] (0.00ns)   --->   "%lshr_ln201_1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln200, i32 28, i32 63" [d5.cpp:201]   --->   Operation 603 'partselect' 'lshr_ln201_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 604 [1/1] (0.00ns)   --->   "%zext_ln201_3 = zext i36 %lshr_ln201_1" [d5.cpp:201]   --->   Operation 604 'zext' 'zext_ln201_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 605 [1/1] (0.00ns)   --->   "%trunc_ln197 = trunc i64 %add159_13219_loc_load" [d5.cpp:197]   --->   Operation 605 'trunc' 'trunc_ln197' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 606 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln200, i32 28, i32 55" [d5.cpp:201]   --->   Operation 606 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 607 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln201_2 = add i64 %add159_13219_loc_load, i64 %zext_ln201_3" [d5.cpp:201]   --->   Operation 607 'add' 'add_ln201_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 608 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln201_1 = add i64 %add_ln201_2, i64 %add_ln197" [d5.cpp:201]   --->   Operation 608 'add' 'add_ln201_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 609 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln201_4 = add i28 %trunc_ln197, i28 %trunc_ln" [d5.cpp:201]   --->   Operation 609 'add' 'add_ln201_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 610 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln201_3 = add i28 %add_ln201_4, i28 %trunc_ln197_1" [d5.cpp:201]   --->   Operation 610 'add' 'add_ln201_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 611 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln201_1, i32 28, i32 63" [d5.cpp:202]   --->   Operation 611 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 612 [1/1] (0.00ns)   --->   "%zext_ln202 = zext i36 %lshr_ln2" [d5.cpp:202]   --->   Operation 612 'zext' 'zext_ln202' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 613 [1/1] (0.00ns)   --->   "%trunc_ln196 = trunc i64 %add159_12218_loc_load" [d5.cpp:196]   --->   Operation 613 'trunc' 'trunc_ln196' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 614 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln201_1, i32 28, i32 55" [d5.cpp:202]   --->   Operation 614 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 615 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln202_1 = add i64 %add159_12218_loc_load, i64 %zext_ln202" [d5.cpp:202]   --->   Operation 615 'add' 'add_ln202_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 616 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln202 = add i64 %add_ln202_1, i64 %add_ln196_1" [d5.cpp:202]   --->   Operation 616 'add' 'add_ln202' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 617 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln202_2 = add i28 %trunc_ln196, i28 %trunc_ln1" [d5.cpp:202]   --->   Operation 617 'add' 'add_ln202_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 618 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_2 = add i28 %add_ln202_2, i28 %trunc_ln196_1" [d5.cpp:202]   --->   Operation 618 'add' 'out1_w_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 619 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln202, i32 28, i32 63" [d5.cpp:203]   --->   Operation 619 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 620 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i36 %lshr_ln3" [d5.cpp:203]   --->   Operation 620 'zext' 'zext_ln203' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 621 [1/1] (1.08ns)   --->   "%add_ln195 = add i64 %mul_ln195_2, i64 %mul_ln195_1" [d5.cpp:195]   --->   Operation 621 'add' 'add_ln195' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 622 [1/1] (1.08ns)   --->   "%add_ln195_1 = add i64 %mul_ln195_3, i64 %mul_ln195" [d5.cpp:195]   --->   Operation 622 'add' 'add_ln195_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 623 [1/1] (0.00ns)   --->   "%trunc_ln195 = trunc i64 %add_ln195" [d5.cpp:195]   --->   Operation 623 'trunc' 'trunc_ln195' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 624 [1/1] (0.00ns)   --->   "%trunc_ln195_1 = trunc i64 %add_ln195_1" [d5.cpp:195]   --->   Operation 624 'trunc' 'trunc_ln195_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 625 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln195_2 = add i64 %add_ln195_1, i64 %add_ln195" [d5.cpp:195]   --->   Operation 625 'add' 'add_ln195_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 626 [1/1] (0.00ns)   --->   "%trunc_ln195_2 = trunc i64 %add159_11217_loc_load" [d5.cpp:195]   --->   Operation 626 'trunc' 'trunc_ln195_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 627 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln195_3 = add i28 %trunc_ln195_1, i28 %trunc_ln195" [d5.cpp:195]   --->   Operation 627 'add' 'add_ln195_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 628 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln202, i32 28, i32 55" [d5.cpp:203]   --->   Operation 628 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 629 [1/1] (1.08ns)   --->   "%add_ln203_1 = add i64 %add159_11217_loc_load, i64 %zext_ln203" [d5.cpp:203]   --->   Operation 629 'add' 'add_ln203_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 630 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln203 = add i64 %add_ln203_1, i64 %add_ln195_2" [d5.cpp:203]   --->   Operation 630 'add' 'add_ln203' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 631 [1/1] (0.97ns)   --->   "%add_ln203_2 = add i28 %trunc_ln195_2, i28 %trunc_ln2" [d5.cpp:203]   --->   Operation 631 'add' 'add_ln203_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 632 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_3 = add i28 %add_ln203_2, i28 %add_ln195_3" [d5.cpp:203]   --->   Operation 632 'add' 'out1_w_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 633 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln203, i32 28, i32 63" [d5.cpp:204]   --->   Operation 633 'partselect' 'lshr_ln4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 634 [1/1] (1.08ns)   --->   "%add_ln194 = add i64 %mul_ln194_2, i64 %mul_ln194_1" [d5.cpp:194]   --->   Operation 634 'add' 'add_ln194' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 635 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_1 = add i64 %mul_ln194_3, i64 %mul_ln194" [d5.cpp:194]   --->   Operation 635 'add' 'add_ln194_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 636 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln194_2 = add i64 %add_ln194_1, i64 %mul_ln194_4" [d5.cpp:194]   --->   Operation 636 'add' 'add_ln194_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 637 [1/1] (0.00ns)   --->   "%trunc_ln194 = trunc i64 %add_ln194" [d5.cpp:194]   --->   Operation 637 'trunc' 'trunc_ln194' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 638 [1/1] (0.00ns)   --->   "%trunc_ln194_1 = trunc i64 %add_ln194_2" [d5.cpp:194]   --->   Operation 638 'trunc' 'trunc_ln194_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 639 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln203, i32 28, i32 55" [d5.cpp:204]   --->   Operation 639 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 640 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln193 = add i64 %mul_ln193_1, i64 %mul_ln193_3" [d5.cpp:193]   --->   Operation 640 'add' 'add_ln193' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 641 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln193_1 = add i64 %add_ln193, i64 %mul_ln193_2" [d5.cpp:193]   --->   Operation 641 'add' 'add_ln193_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 642 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln193_2 = add i64 %mul_ln193_4, i64 %mul_ln193" [d5.cpp:193]   --->   Operation 642 'add' 'add_ln193_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 643 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln193_3 = add i64 %add_ln193_2, i64 %mul_ln193_5" [d5.cpp:193]   --->   Operation 643 'add' 'add_ln193_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 644 [1/1] (0.00ns)   --->   "%trunc_ln193 = trunc i64 %add_ln193_1" [d5.cpp:193]   --->   Operation 644 'trunc' 'trunc_ln193' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 645 [1/1] (0.00ns)   --->   "%trunc_ln193_1 = trunc i64 %add_ln193_3" [d5.cpp:193]   --->   Operation 645 'trunc' 'trunc_ln193_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 646 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln192 = add i64 %mul_ln192_1, i64 %mul_ln192_3" [d5.cpp:192]   --->   Operation 646 'add' 'add_ln192' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 647 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln192_1 = add i64 %add_ln192, i64 %mul_ln192_2" [d5.cpp:192]   --->   Operation 647 'add' 'add_ln192_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 648 [1/1] (1.08ns)   --->   "%add_ln192_2 = add i64 %mul_ln192_5, i64 %mul_ln192_4" [d5.cpp:192]   --->   Operation 648 'add' 'add_ln192_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 649 [1/1] (1.08ns)   --->   "%add_ln192_3 = add i64 %mul_ln192_6, i64 %mul_ln192" [d5.cpp:192]   --->   Operation 649 'add' 'add_ln192_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 650 [1/1] (0.00ns)   --->   "%trunc_ln192 = trunc i64 %add_ln192_2" [d5.cpp:192]   --->   Operation 650 'trunc' 'trunc_ln192' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 651 [1/1] (0.00ns)   --->   "%trunc_ln192_1 = trunc i64 %add_ln192_3" [d5.cpp:192]   --->   Operation 651 'trunc' 'trunc_ln192_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 652 [1/1] (1.08ns)   --->   "%add_ln192_4 = add i64 %add_ln192_3, i64 %add_ln192_2" [d5.cpp:192]   --->   Operation 652 'add' 'add_ln192_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 653 [1/1] (0.00ns)   --->   "%trunc_ln192_2 = trunc i64 %add_ln192_1" [d5.cpp:192]   --->   Operation 653 'trunc' 'trunc_ln192_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 654 [1/1] (0.97ns)   --->   "%add_ln192_6 = add i28 %trunc_ln192_1, i28 %trunc_ln192" [d5.cpp:192]   --->   Operation 654 'add' 'add_ln192_6' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 655 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln207 = add i28 %add_ln191_9, i28 %trunc_ln191_4" [d5.cpp:207]   --->   Operation 655 'add' 'add_ln207' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 656 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_1 = add i28 %trunc_ln200_13, i28 %trunc_ln200_11" [d5.cpp:208]   --->   Operation 656 'add' 'add_ln208_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 657 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln208_2 = add i28 %add_ln208_1, i28 %trunc_ln200_s" [d5.cpp:208]   --->   Operation 657 'add' 'add_ln208_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 658 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_6 = add i28 %add_ln208_5, i28 %add_ln208_2" [d5.cpp:208]   --->   Operation 658 'add' 'add_ln208_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 659 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_8 = add i28 %add_ln208_7, i28 %trunc_ln200_2" [d5.cpp:208]   --->   Operation 659 'add' 'add_ln208_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 660 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_9 = add i28 %trunc_ln200_5, i28 %trunc_ln200_1" [d5.cpp:208]   --->   Operation 660 'add' 'add_ln208_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 661 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln208_10 = add i28 %add_ln208_9, i28 %trunc_ln200_6" [d5.cpp:208]   --->   Operation 661 'add' 'add_ln208_10' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 662 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln208_11 = add i28 %add_ln208_10, i28 %add_ln208_8" [d5.cpp:208]   --->   Operation 662 'add' 'add_ln208_11' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 663 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln208_3 = add i28 %add_ln208_11, i28 %add_ln208_6" [d5.cpp:208]   --->   Operation 663 'add' 'add_ln208_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 664 [1/1] (0.97ns)   --->   "%add_ln209_3 = add i28 %trunc_ln200_17, i28 %trunc_ln200_16" [d5.cpp:209]   --->   Operation 664 'add' 'add_ln209_3' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 665 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_4 = add i28 %trunc_ln200_19, i28 %trunc_ln200_22" [d5.cpp:209]   --->   Operation 665 'add' 'add_ln209_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 666 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln209_5 = add i28 %add_ln209_4, i28 %trunc_ln200_18" [d5.cpp:209]   --->   Operation 666 'add' 'add_ln209_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 667 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_6 = add i28 %add_ln209_5, i28 %add_ln209_3" [d5.cpp:209]   --->   Operation 667 'add' 'add_ln209_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 668 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_7 = add i28 %trunc_ln200_23, i28 %trunc_ln200_24" [d5.cpp:209]   --->   Operation 668 'add' 'add_ln209_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 669 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209_8 = add i28 %trunc_ln189_1, i28 %trunc_ln200_12" [d5.cpp:209]   --->   Operation 669 'add' 'add_ln209_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 670 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln209_9 = add i28 %add_ln209_8, i28 %trunc_ln189" [d5.cpp:209]   --->   Operation 670 'add' 'add_ln209_9' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 671 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln209_10 = add i28 %add_ln209_9, i28 %add_ln209_7" [d5.cpp:209]   --->   Operation 671 'add' 'add_ln209_10' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 672 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln209_2 = add i28 %add_ln209_10, i28 %add_ln209_6" [d5.cpp:209]   --->   Operation 672 'add' 'add_ln209_2' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 673 [1/1] (0.97ns)   --->   "%add_ln210 = add i28 %trunc_ln200_26, i28 %trunc_ln200_25" [d5.cpp:210]   --->   Operation 673 'add' 'add_ln210' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 674 [1/1] (0.97ns)   --->   "%add_ln210_1 = add i28 %trunc_ln200_29, i28 %trunc_ln200_30" [d5.cpp:210]   --->   Operation 674 'add' 'add_ln210_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 675 [1/1] (0.97ns)   --->   "%add_ln211 = add i28 %trunc_ln200_40, i28 %trunc_ln200_42" [d5.cpp:211]   --->   Operation 675 'add' 'add_ln211' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.73>
ST_34 : Operation 676 [1/1] (0.00ns)   --->   "%add159_10216_loc_load = load i64 %add159_10216_loc"   --->   Operation 676 'load' 'add159_10216_loc_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 677 [1/1] (0.00ns)   --->   "%add159_9215_loc_load = load i64 %add159_9215_loc"   --->   Operation 677 'load' 'add159_9215_loc_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 678 [1/1] (0.00ns)   --->   "%add159_8214_loc_load = load i64 %add159_8214_loc"   --->   Operation 678 'load' 'add159_8214_loc_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 679 [1/1] (0.00ns)   --->   "%add346_2118188_loc_load = load i64 %add346_2118188_loc"   --->   Operation 679 'load' 'add346_2118188_loc_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 680 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln186_7 = add i28 %trunc_ln186_1, i28 %trunc_ln186" [d5.cpp:186]   --->   Operation 680 'add' 'add_ln186_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 681 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln186_6 = add i64 %add_ln186_5, i64 %add_ln186_2" [d5.cpp:186]   --->   Operation 681 'add' 'add_ln186_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 682 [1/1] (0.00ns)   --->   "%trunc_ln186_4 = trunc i64 %add346_2118188_loc_load" [d5.cpp:186]   --->   Operation 682 'trunc' 'trunc_ln186_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 683 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln186_9 = add i28 %add_ln186_8, i28 %add_ln186_7" [d5.cpp:186]   --->   Operation 683 'add' 'add_ln186_9' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 684 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr = add i64 %add_ln186_6, i64 %add346_2118188_loc_load" [d5.cpp:186]   --->   Operation 684 'add' 'arr' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 685 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln188_3 = add i28 %trunc_ln188_1, i28 %trunc_ln188" [d5.cpp:188]   --->   Operation 685 'add' 'add_ln188_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 686 [1/1] (0.00ns)   --->   "%zext_ln200_32 = zext i66 %add_ln200_15" [d5.cpp:200]   --->   Operation 686 'zext' 'zext_ln200_32' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 687 [1/1] (0.00ns)   --->   "%zext_ln200_36 = zext i67 %add_ln200_20" [d5.cpp:200]   --->   Operation 687 'zext' 'zext_ln200_36' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 688 [1/1] (1.10ns)   --->   "%add_ln200_19 = add i68 %zext_ln200_36, i68 %zext_ln200_32" [d5.cpp:200]   --->   Operation 688 'add' 'add_ln200_19' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 689 [1/1] (0.00ns)   --->   "%trunc_ln200_20 = partselect i40 @_ssdm_op_PartSelect.i40.i68.i32.i32, i68 %add_ln200_19, i32 28, i32 67" [d5.cpp:200]   --->   Operation 689 'partselect' 'trunc_ln200_20' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 690 [1/1] (0.00ns)   --->   "%zext_ln200_37 = zext i40 %trunc_ln200_20" [d5.cpp:200]   --->   Operation 690 'zext' 'zext_ln200_37' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 691 [1/1] (0.00ns)   --->   "%zext_ln200_43 = zext i64 %arr_72" [d5.cpp:200]   --->   Operation 691 'zext' 'zext_ln200_43' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 692 [1/1] (0.00ns)   --->   "%trunc_ln200_21 = partselect i28 @_ssdm_op_PartSelect.i28.i68.i32.i32, i68 %add_ln200_19, i32 28, i32 55" [d5.cpp:200]   --->   Operation 692 'partselect' 'trunc_ln200_21' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 693 [1/1] (0.00ns)   --->   "%zext_ln200_45 = zext i66 %add_ln200_22" [d5.cpp:200]   --->   Operation 693 'zext' 'zext_ln200_45' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 694 [1/1] (0.00ns)   --->   "%zext_ln200_46 = zext i65 %add_ln200_23" [d5.cpp:200]   --->   Operation 694 'zext' 'zext_ln200_46' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 695 [1/1] (1.08ns)   --->   "%add_ln200_24 = add i65 %zext_ln200_43, i65 %zext_ln200_37" [d5.cpp:200]   --->   Operation 695 'add' 'add_ln200_24' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 696 [1/1] (0.00ns)   --->   "%zext_ln200_47 = zext i65 %add_ln200_24" [d5.cpp:200]   --->   Operation 696 'zext' 'zext_ln200_47' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 697 [1/1] (1.09ns)   --->   "%add_ln200_42 = add i65 %add_ln200_24, i65 %add_ln200_23" [d5.cpp:200]   --->   Operation 697 'add' 'add_ln200_42' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 698 [1/1] (1.09ns)   --->   "%add_ln200_26 = add i66 %zext_ln200_47, i66 %zext_ln200_46" [d5.cpp:200]   --->   Operation 698 'add' 'add_ln200_26' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 699 [1/1] (0.00ns)   --->   "%trunc_ln200_39 = trunc i65 %add_ln200_42" [d5.cpp:200]   --->   Operation 699 'trunc' 'trunc_ln200_39' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 700 [1/1] (0.00ns)   --->   "%zext_ln200_48 = zext i66 %add_ln200_26" [d5.cpp:200]   --->   Operation 700 'zext' 'zext_ln200_48' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 701 [1/1] (1.09ns)   --->   "%add_ln200_40 = add i56 %trunc_ln200_39, i56 %trunc_ln200_34" [d5.cpp:200]   --->   Operation 701 'add' 'add_ln200_40' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 702 [1/1] (1.10ns)   --->   "%add_ln200_25 = add i67 %zext_ln200_48, i67 %zext_ln200_45" [d5.cpp:200]   --->   Operation 702 'add' 'add_ln200_25' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 703 [1/1] (0.00ns)   --->   "%trunc_ln200_27 = partselect i39 @_ssdm_op_PartSelect.i39.i67.i32.i32, i67 %add_ln200_25, i32 28, i32 66" [d5.cpp:200]   --->   Operation 703 'partselect' 'trunc_ln200_27' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 704 [1/1] (0.00ns)   --->   "%zext_ln200_49 = zext i39 %trunc_ln200_27" [d5.cpp:200]   --->   Operation 704 'zext' 'zext_ln200_49' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 705 [1/1] (0.00ns)   --->   "%zext_ln200_50 = zext i64 %mul_ln200_21" [d5.cpp:200]   --->   Operation 705 'zext' 'zext_ln200_50' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 706 [1/1] (0.00ns)   --->   "%zext_ln200_53 = zext i64 %arr_71" [d5.cpp:200]   --->   Operation 706 'zext' 'zext_ln200_53' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 707 [1/1] (0.00ns)   --->   "%trunc_ln200_28 = partselect i28 @_ssdm_op_PartSelect.i28.i56.i32.i32, i56 %add_ln200_40, i32 28, i32 55" [d5.cpp:200]   --->   Operation 707 'partselect' 'trunc_ln200_28' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 708 [1/1] (1.08ns)   --->   "%add_ln200_28 = add i65 %zext_ln200_53, i65 %zext_ln200_49" [d5.cpp:200]   --->   Operation 708 'add' 'add_ln200_28' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 709 [1/1] (0.00ns)   --->   "%zext_ln200_55 = zext i65 %add_ln200_28" [d5.cpp:200]   --->   Operation 709 'zext' 'zext_ln200_55' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 710 [1/1] (1.09ns)   --->   "%add_ln200_30 = add i66 %zext_ln200_55, i66 %zext_ln200_50" [d5.cpp:200]   --->   Operation 710 'add' 'add_ln200_30' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 711 [1/1] (0.00ns)   --->   "%zext_ln204 = zext i36 %lshr_ln4" [d5.cpp:204]   --->   Operation 711 'zext' 'zext_ln204' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 712 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_3 = add i64 %add_ln194_2, i64 %add_ln194" [d5.cpp:194]   --->   Operation 712 'add' 'add_ln194_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 713 [1/1] (0.00ns)   --->   "%trunc_ln194_2 = trunc i64 %add159_10216_loc_load" [d5.cpp:194]   --->   Operation 713 'trunc' 'trunc_ln194_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 714 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln194_4 = add i28 %trunc_ln194_1, i28 %trunc_ln194" [d5.cpp:194]   --->   Operation 714 'add' 'add_ln194_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 715 [1/1] (1.08ns)   --->   "%add_ln204_1 = add i64 %add159_10216_loc_load, i64 %zext_ln204" [d5.cpp:204]   --->   Operation 715 'add' 'add_ln204_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 716 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln204 = add i64 %add_ln204_1, i64 %add_ln194_3" [d5.cpp:204]   --->   Operation 716 'add' 'add_ln204' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 717 [1/1] (0.97ns)   --->   "%add_ln204_2 = add i28 %trunc_ln194_2, i28 %trunc_ln3" [d5.cpp:204]   --->   Operation 717 'add' 'add_ln204_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 718 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_4 = add i28 %add_ln204_2, i28 %add_ln194_4" [d5.cpp:204]   --->   Operation 718 'add' 'out1_w_4' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 719 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln204, i32 28, i32 63" [d5.cpp:205]   --->   Operation 719 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 720 [1/1] (0.00ns)   --->   "%zext_ln205 = zext i36 %lshr_ln5" [d5.cpp:205]   --->   Operation 720 'zext' 'zext_ln205' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 721 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln193_4 = add i64 %add_ln193_3, i64 %add_ln193_1" [d5.cpp:193]   --->   Operation 721 'add' 'add_ln193_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 722 [1/1] (0.00ns)   --->   "%trunc_ln193_2 = trunc i64 %add159_9215_loc_load" [d5.cpp:193]   --->   Operation 722 'trunc' 'trunc_ln193_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 723 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln193_5 = add i28 %trunc_ln193_1, i28 %trunc_ln193" [d5.cpp:193]   --->   Operation 723 'add' 'add_ln193_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 724 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln204, i32 28, i32 55" [d5.cpp:205]   --->   Operation 724 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 725 [1/1] (1.08ns)   --->   "%add_ln205_1 = add i64 %add159_9215_loc_load, i64 %zext_ln205" [d5.cpp:205]   --->   Operation 725 'add' 'add_ln205_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 726 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln205 = add i64 %add_ln205_1, i64 %add_ln193_4" [d5.cpp:205]   --->   Operation 726 'add' 'add_ln205' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 727 [1/1] (0.97ns)   --->   "%add_ln205_2 = add i28 %trunc_ln193_2, i28 %trunc_ln4" [d5.cpp:205]   --->   Operation 727 'add' 'add_ln205_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 728 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_5 = add i28 %add_ln205_2, i28 %add_ln193_5" [d5.cpp:205]   --->   Operation 728 'add' 'out1_w_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 729 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln205, i32 28, i32 63" [d5.cpp:206]   --->   Operation 729 'partselect' 'lshr_ln6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 730 [1/1] (0.00ns)   --->   "%zext_ln206 = zext i36 %lshr_ln6" [d5.cpp:206]   --->   Operation 730 'zext' 'zext_ln206' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 731 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln192_5 = add i64 %add_ln192_4, i64 %add_ln192_1" [d5.cpp:192]   --->   Operation 731 'add' 'add_ln192_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 732 [1/1] (0.00ns)   --->   "%trunc_ln192_3 = trunc i64 %add159_8214_loc_load" [d5.cpp:192]   --->   Operation 732 'trunc' 'trunc_ln192_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 733 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln192_7 = add i28 %add_ln192_6, i28 %trunc_ln192_2" [d5.cpp:192]   --->   Operation 733 'add' 'add_ln192_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 734 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln205, i32 28, i32 55" [d5.cpp:206]   --->   Operation 734 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 735 [1/1] (1.08ns)   --->   "%add_ln206_1 = add i64 %add159_8214_loc_load, i64 %zext_ln206" [d5.cpp:206]   --->   Operation 735 'add' 'add_ln206_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 736 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln206 = add i64 %add_ln206_1, i64 %add_ln192_5" [d5.cpp:206]   --->   Operation 736 'add' 'add_ln206' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 737 [1/1] (0.97ns)   --->   "%add_ln206_2 = add i28 %trunc_ln192_3, i28 %trunc_ln5" [d5.cpp:206]   --->   Operation 737 'add' 'add_ln206_2' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 738 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_6 = add i28 %add_ln206_2, i28 %add_ln192_7" [d5.cpp:206]   --->   Operation 738 'add' 'out1_w_6' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 739 [1/1] (0.00ns)   --->   "%trunc_ln207_1 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln206, i32 28, i32 63" [d5.cpp:207]   --->   Operation 739 'partselect' 'trunc_ln207_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 740 [1/1] (0.00ns)   --->   "%zext_ln207 = zext i36 %trunc_ln207_1" [d5.cpp:207]   --->   Operation 740 'zext' 'zext_ln207' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 741 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln206, i32 28, i32 55" [d5.cpp:207]   --->   Operation 741 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 742 [1/1] (0.97ns)   --->   "%out1_w_7 = add i28 %trunc_ln6, i28 %add_ln207" [d5.cpp:207]   --->   Operation 742 'add' 'out1_w_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 743 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i28 %add_ln207" [d5.cpp:208]   --->   Operation 743 'zext' 'zext_ln208' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 744 [1/1] (1.02ns)   --->   "%add_ln208 = add i37 %zext_ln207, i37 %zext_ln208" [d5.cpp:208]   --->   Operation 744 'add' 'add_ln208' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 745 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i9 @_ssdm_op_PartSelect.i9.i37.i32.i32, i37 %add_ln208, i32 28, i32 36" [d5.cpp:208]   --->   Operation 745 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 746 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln210_2 = add i28 %add_ln210_1, i28 %add_ln210" [d5.cpp:210]   --->   Operation 746 'add' 'add_ln210_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 747 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln210_3 = add i28 %trunc_ln200_31, i28 %trunc_ln188_2" [d5.cpp:210]   --->   Operation 747 'add' 'add_ln210_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 748 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln210_4 = add i28 %add_ln188_3, i28 %trunc_ln200_21" [d5.cpp:210]   --->   Operation 748 'add' 'add_ln210_4' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 749 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln210_5 = add i28 %add_ln210_4, i28 %add_ln210_3" [d5.cpp:210]   --->   Operation 749 'add' 'add_ln210_5' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 750 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_10 = add i28 %add_ln210_5, i28 %add_ln210_2" [d5.cpp:210]   --->   Operation 750 'add' 'out1_w_10' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 751 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln211_1 = add i28 %add_ln211, i28 %trunc_ln200_41" [d5.cpp:211]   --->   Operation 751 'add' 'add_ln211_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 752 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln211_2 = add i28 %add_ln187_5, i28 %trunc_ln200_28" [d5.cpp:211]   --->   Operation 752 'add' 'add_ln211_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 753 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln211_3 = add i28 %add_ln211_2, i28 %trunc_ln187_2" [d5.cpp:211]   --->   Operation 753 'add' 'add_ln211_3' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 754 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_11 = add i28 %add_ln211_3, i28 %add_ln211_1" [d5.cpp:211]   --->   Operation 754 'add' 'out1_w_11' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 755 [1/1] (0.00ns)   --->   "%add346_1104187_loc_load = load i64 %add346_1104187_loc"   --->   Operation 755 'load' 'add346_1104187_loc_load' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 756 [1/1] (0.00ns)   --->   "%add346186_loc_load = load i64 %add346186_loc"   --->   Operation 756 'load' 'add346186_loc_load' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 757 [1/1] (0.00ns)   --->   "%zext_ln200_54 = zext i65 %add_ln200_27" [d5.cpp:200]   --->   Operation 757 'zext' 'zext_ln200_54' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 758 [1/1] (0.00ns)   --->   "%zext_ln200_56 = zext i66 %add_ln200_30" [d5.cpp:200]   --->   Operation 758 'zext' 'zext_ln200_56' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 759 [1/1] (1.10ns)   --->   "%add_ln200_29 = add i67 %zext_ln200_56, i67 %zext_ln200_54" [d5.cpp:200]   --->   Operation 759 'add' 'add_ln200_29' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 760 [1/1] (0.00ns)   --->   "%trunc_ln200_32 = partselect i39 @_ssdm_op_PartSelect.i39.i67.i32.i32, i67 %add_ln200_29, i32 28, i32 66" [d5.cpp:200]   --->   Operation 760 'partselect' 'trunc_ln200_32' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 761 [1/1] (0.00ns)   --->   "%zext_ln200_57 = zext i39 %trunc_ln200_32" [d5.cpp:200]   --->   Operation 761 'zext' 'zext_ln200_57' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 762 [1/1] (0.00ns)   --->   "%zext_ln200_58 = zext i64 %mul_ln200_24" [d5.cpp:200]   --->   Operation 762 'zext' 'zext_ln200_58' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 763 [1/1] (0.00ns)   --->   "%zext_ln200_59 = zext i64 %arr" [d5.cpp:200]   --->   Operation 763 'zext' 'zext_ln200_59' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 764 [1/1] (0.00ns)   --->   "%trunc_ln200_33 = partselect i28 @_ssdm_op_PartSelect.i28.i67.i32.i32, i67 %add_ln200_29, i32 28, i32 55" [d5.cpp:200]   --->   Operation 764 'partselect' 'trunc_ln200_33' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 765 [1/1] (1.08ns)   --->   "%add_ln200_36 = add i65 %zext_ln200_58, i65 %zext_ln200_57" [d5.cpp:200]   --->   Operation 765 'add' 'add_ln200_36' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 766 [1/1] (0.00ns)   --->   "%zext_ln200_60 = zext i65 %add_ln200_36" [d5.cpp:200]   --->   Operation 766 'zext' 'zext_ln200_60' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 767 [1/1] (1.09ns)   --->   "%add_ln200_31 = add i66 %zext_ln200_60, i66 %zext_ln200_59" [d5.cpp:200]   --->   Operation 767 'add' 'add_ln200_31' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 768 [1/1] (0.00ns)   --->   "%tmp_s = partselect i38 @_ssdm_op_PartSelect.i38.i66.i32.i32, i66 %add_ln200_31, i32 28, i32 65" [d5.cpp:200]   --->   Operation 768 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 769 [1/1] (0.00ns)   --->   "%zext_ln200_64 = zext i38 %tmp_s" [d5.cpp:200]   --->   Operation 769 'zext' 'zext_ln200_64' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 770 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln185_7 = add i64 %add_ln185_6, i64 %add_ln185_2" [d5.cpp:185]   --->   Operation 770 'add' 'add_ln185_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 771 [1/1] (0.00ns)   --->   "%trunc_ln185_4 = trunc i64 %add346_1104187_loc_load" [d5.cpp:185]   --->   Operation 771 'trunc' 'trunc_ln185_4' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 772 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln185_10 = add i28 %add_ln185_9, i28 %add_ln185_8" [d5.cpp:185]   --->   Operation 772 'add' 'add_ln185_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 773 [1/1] (0.00ns)   --->   "%trunc_ln200_35 = partselect i28 @_ssdm_op_PartSelect.i28.i66.i32.i32, i66 %add_ln200_31, i32 28, i32 55" [d5.cpp:200]   --->   Operation 773 'partselect' 'trunc_ln200_35' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 774 [1/1] (1.08ns)   --->   "%add_ln200_37 = add i64 %add346_1104187_loc_load, i64 %zext_ln200_64" [d5.cpp:200]   --->   Operation 774 'add' 'add_ln200_37' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 775 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln200_32 = add i64 %add_ln200_37, i64 %add_ln185_7" [d5.cpp:200]   --->   Operation 775 'add' 'add_ln200_32' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 776 [1/1] (0.00ns)   --->   "%lshr_ln200_7 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln200_32, i32 28, i32 63" [d5.cpp:200]   --->   Operation 776 'partselect' 'lshr_ln200_7' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 777 [1/1] (0.00ns)   --->   "%zext_ln200_65 = zext i36 %lshr_ln200_7" [d5.cpp:200]   --->   Operation 777 'zext' 'zext_ln200_65' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 778 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln184_7 = add i64 %add_ln184_6, i64 %add_ln184_2" [d5.cpp:184]   --->   Operation 778 'add' 'add_ln184_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 779 [1/1] (0.00ns)   --->   "%trunc_ln184_4 = trunc i64 %add346186_loc_load" [d5.cpp:184]   --->   Operation 779 'trunc' 'trunc_ln184_4' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 780 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln184_10 = add i28 %add_ln184_9, i28 %add_ln184_8" [d5.cpp:184]   --->   Operation 780 'add' 'add_ln184_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 781 [1/1] (0.00ns)   --->   "%trunc_ln200_36 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln200_32, i32 28, i32 55" [d5.cpp:200]   --->   Operation 781 'partselect' 'trunc_ln200_36' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 782 [1/1] (1.08ns)   --->   "%add_ln200_38 = add i64 %add346186_loc_load, i64 %zext_ln200_65" [d5.cpp:200]   --->   Operation 782 'add' 'add_ln200_38' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 783 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln200_33 = add i64 %add_ln200_38, i64 %add_ln184_7" [d5.cpp:200]   --->   Operation 783 'add' 'add_ln200_33' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 784 [1/1] (0.00ns)   --->   "%trunc_ln200_37 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %add_ln200_33, i32 28, i32 63" [d5.cpp:200]   --->   Operation 784 'partselect' 'trunc_ln200_37' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 785 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln212 = add i28 %add_ln186_9, i28 %trunc_ln186_4" [d5.cpp:212]   --->   Operation 785 'add' 'add_ln212' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 786 [1/1] (0.97ns)   --->   "%add_ln212_1 = add i28 %trunc_ln200_43, i28 %trunc_ln200_33" [d5.cpp:212]   --->   Operation 786 'add' 'add_ln212_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 787 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_12 = add i28 %add_ln212_1, i28 %add_ln212" [d5.cpp:212]   --->   Operation 787 'add' 'out1_w_12' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 788 [1/1] (0.97ns)   --->   "%add_ln213 = add i28 %trunc_ln185_4, i28 %trunc_ln200_35" [d5.cpp:213]   --->   Operation 788 'add' 'add_ln213' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 789 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_13 = add i28 %add_ln213, i28 %add_ln185_10" [d5.cpp:213]   --->   Operation 789 'add' 'out1_w_13' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 790 [1/1] (0.97ns)   --->   "%add_ln214 = add i28 %trunc_ln184_4, i28 %trunc_ln200_36" [d5.cpp:214]   --->   Operation 790 'add' 'add_ln214' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 791 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_14 = add i28 %add_ln214, i28 %add_ln184_10" [d5.cpp:214]   --->   Operation 791 'add' 'out1_w_14' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 792 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %add_ln200_33, i32 28, i32 55" [d5.cpp:215]   --->   Operation 792 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 793 [1/1] (0.00ns)   --->   "%sext_ln219 = sext i62 %trunc_ln219_1" [d5.cpp:219]   --->   Operation 793 'sext' 'sext_ln219' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 794 [1/1] (0.00ns)   --->   "%mem_addr_2 = getelementptr i32 %mem, i64 %sext_ln219" [d5.cpp:219]   --->   Operation 794 'getelementptr' 'mem_addr_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 795 [1/1] (7.30ns)   --->   "%empty_42 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %mem_addr_2, i32 16" [d5.cpp:219]   --->   Operation 795 'writereq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 3.46>
ST_36 : Operation 796 [1/1] (0.00ns)   --->   "%zext_ln200_61 = zext i36 %trunc_ln200_37" [d5.cpp:200]   --->   Operation 796 'zext' 'zext_ln200_61' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 797 [1/1] (0.00ns)   --->   "%zext_ln200_62 = zext i28 %add_ln200_39" [d5.cpp:200]   --->   Operation 797 'zext' 'zext_ln200_62' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 798 [1/1] (1.02ns)   --->   "%add_ln200_34 = add i37 %zext_ln200_61, i37 %zext_ln200_62" [d5.cpp:200]   --->   Operation 798 'add' 'add_ln200_34' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 799 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i9 @_ssdm_op_PartSelect.i9.i37.i32.i32, i37 %add_ln200_34, i32 28, i32 36" [d5.cpp:200]   --->   Operation 799 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 800 [1/1] (0.00ns)   --->   "%zext_ln200_66 = zext i9 %tmp_47" [d5.cpp:200]   --->   Operation 800 'zext' 'zext_ln200_66' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 801 [1/1] (0.00ns)   --->   "%zext_ln200_67 = zext i9 %tmp_47" [d5.cpp:200]   --->   Operation 801 'zext' 'zext_ln200_67' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 802 [1/1] (0.97ns)   --->   "%out1_w = add i28 %zext_ln200_67, i28 %add_ln200_1" [d5.cpp:200]   --->   Operation 802 'add' 'out1_w' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 803 [1/1] (0.00ns)   --->   "%zext_ln201 = zext i28 %add_ln200_1" [d5.cpp:201]   --->   Operation 803 'zext' 'zext_ln201' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 804 [1/1] (0.97ns)   --->   "%add_ln201 = add i29 %zext_ln200_66, i29 %zext_ln201" [d5.cpp:201]   --->   Operation 804 'add' 'add_ln201' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 805 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln201, i32 28" [d5.cpp:201]   --->   Operation 805 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 806 [1/1] (0.00ns)   --->   "%zext_ln201_1 = zext i1 %tmp" [d5.cpp:201]   --->   Operation 806 'zext' 'zext_ln201_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 807 [1/1] (0.00ns)   --->   "%zext_ln201_2 = zext i28 %add_ln201_3" [d5.cpp:201]   --->   Operation 807 'zext' 'zext_ln201_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 808 [1/1] (0.97ns)   --->   "%out1_w_1 = add i29 %zext_ln201_2, i29 %zext_ln201_1" [d5.cpp:201]   --->   Operation 808 'add' 'out1_w_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 809 [1/1] (0.00ns)   --->   "%zext_ln208_1 = zext i9 %tmp_48" [d5.cpp:208]   --->   Operation 809 'zext' 'zext_ln208_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 810 [1/1] (0.00ns)   --->   "%zext_ln208_2 = zext i9 %tmp_48" [d5.cpp:208]   --->   Operation 810 'zext' 'zext_ln208_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 811 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_12 = add i28 %add_ln208_3, i28 %zext_ln200_67" [d5.cpp:208]   --->   Operation 811 'add' 'add_ln208_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 812 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%out1_w_8 = add i28 %add_ln208_12, i28 %zext_ln208_2" [d5.cpp:208]   --->   Operation 812 'add' 'out1_w_8' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 813 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i28 %add_ln208_3" [d5.cpp:209]   --->   Operation 813 'zext' 'zext_ln209' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 814 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln209 = add i29 %zext_ln209, i29 %zext_ln200_66" [d5.cpp:209]   --->   Operation 814 'add' 'add_ln209' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 815 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln209_1 = add i29 %add_ln209, i29 %zext_ln208_1" [d5.cpp:209]   --->   Operation 815 'add' 'add_ln209_1' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 816 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i29.i32, i29 %add_ln209_1, i32 28" [d5.cpp:209]   --->   Operation 816 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 817 [1/1] (0.00ns)   --->   "%zext_ln209_1 = zext i1 %tmp_10" [d5.cpp:209]   --->   Operation 817 'zext' 'zext_ln209_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 818 [1/1] (0.00ns)   --->   "%zext_ln209_2 = zext i28 %add_ln209_2" [d5.cpp:209]   --->   Operation 818 'zext' 'zext_ln209_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 819 [1/1] (0.97ns)   --->   "%out1_w_9 = add i29 %zext_ln209_2, i29 %zext_ln209_1" [d5.cpp:209]   --->   Operation 819 'add' 'out1_w_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 820 [1/1] (0.97ns)   --->   "%out1_w_15 = add i28 %trunc_ln7, i28 %add_ln200_39" [d5.cpp:215]   --->   Operation 820 'add' 'out1_w_15' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 821 [2/2] (0.48ns)   --->   "%call_ln219 = call void @test_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln219_1, i28 %out1_w, i29 %out1_w_1, i28 %out1_w_2, i28 %out1_w_3, i28 %out1_w_4, i28 %out1_w_5, i28 %out1_w_6, i28 %out1_w_7, i28 %out1_w_8, i29 %out1_w_9, i28 %out1_w_10, i28 %out1_w_11, i28 %out1_w_12, i28 %out1_w_13, i28 %out1_w_14, i28 %out1_w_15" [d5.cpp:219]   --->   Operation 821 'call' 'call_ln219' <Predicate = true> <Delay = 0.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 0.00>
ST_37 : Operation 822 [1/2] (0.00ns)   --->   "%call_ln219 = call void @test_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln219_1, i28 %out1_w, i29 %out1_w_1, i28 %out1_w_2, i28 %out1_w_3, i28 %out1_w_4, i28 %out1_w_5, i28 %out1_w_6, i28 %out1_w_7, i28 %out1_w_8, i29 %out1_w_9, i28 %out1_w_10, i28 %out1_w_11, i28 %out1_w_12, i28 %out1_w_13, i28 %out1_w_14, i28 %out1_w_15" [d5.cpp:219]   --->   Operation 822 'call' 'call_ln219' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 823 [5/5] (7.30ns)   --->   "%empty_43 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:223]   --->   Operation 823 'writeresp' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 824 [4/5] (7.30ns)   --->   "%empty_43 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:223]   --->   Operation 824 'writeresp' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 825 [3/5] (7.30ns)   --->   "%empty_43 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:223]   --->   Operation 825 'writeresp' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 826 [2/5] (7.30ns)   --->   "%empty_43 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:223]   --->   Operation 826 'writeresp' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 7.30>
ST_42 : Operation 827 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_19" [d5.cpp:3]   --->   Operation 827 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 828 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 16, void @empty_6, void @empty_7, void @empty_5, i32 16, i32 16, i32 16, i32 16, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 828 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 829 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 829 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 830 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_13, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_11, void @empty, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_0, i32 4294967295, i32 0"   --->   Operation 830 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 831 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_1, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_0, i32 4294967295, i32 0"   --->   Operation 831 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 832 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_13, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_11, void @empty_2, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_0, i32 4294967295, i32 0"   --->   Operation 832 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 833 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_1, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_0, i32 4294967295, i32 0"   --->   Operation 833 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 834 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_13, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_11, void @empty_3, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_0, i32 4294967295, i32 0"   --->   Operation 834 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 835 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg2, void @empty_1, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_0, i32 4294967295, i32 0"   --->   Operation 835 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 836 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_13, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_11, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0"   --->   Operation 836 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 837 [1/5] (7.30ns)   --->   "%empty_43 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_2" [d5.cpp:223]   --->   Operation 837 'writeresp' 'empty_43' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 838 [1/1] (0.00ns)   --->   "%ret_ln223 = ret" [d5.cpp:223]   --->   Operation 838 'ret' 'ret_ln223' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('arg2_read') on port 'arg2' [5]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', d5.cpp:18) [101]  (0.000 ns)
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [102]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [102]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [102]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [102]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [102]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [102]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [102]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d5.cpp:18) on port 'mem' (d5.cpp:18) [102]  (7.300 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 1.216ns
The critical path consists of the following:
	'call' operation ('call_ln18', d5.cpp:18) to 'test_Pipeline_ARRAY_1_READ' [103]  (1.216 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_1', d5.cpp:25) [122]  (0.000 ns)
	bus request operation ('empty_41', d5.cpp:25) on port 'mem' (d5.cpp:25) [123]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_41', d5.cpp:25) on port 'mem' (d5.cpp:25) [123]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_41', d5.cpp:25) on port 'mem' (d5.cpp:25) [123]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_41', d5.cpp:25) on port 'mem' (d5.cpp:25) [123]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_41', d5.cpp:25) on port 'mem' (d5.cpp:25) [123]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_41', d5.cpp:25) on port 'mem' (d5.cpp:25) [123]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_41', d5.cpp:25) on port 'mem' (d5.cpp:25) [123]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_41', d5.cpp:25) on port 'mem' (d5.cpp:25) [123]  (7.300 ns)

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 1.216ns
The critical path consists of the following:
	'call' operation ('call_ln25', d5.cpp:25) to 'test_Pipeline_ARRAY_2_READ' [124]  (1.216 ns)

 <State 22>: 4.505ns
The critical path consists of the following:
	'load' operation ('arg1_r_9_loc_load') on local variable 'arg1_r_9_loc' [110]  (0.000 ns)
	multiplexor before operation 'mul' with delay (1.317 ns)
'mul' operation ('mul_ln126_6', d5.cpp:126) [216]  (2.103 ns)
	'add' operation ('add_ln126_4', d5.cpp:126) [223]  (1.085 ns)

 <State 23>: 5.751ns
The critical path consists of the following:
	'load' operation ('arg1_r_15_loc_load') on local variable 'arg1_r_15_loc' [104]  (0.000 ns)
	multiplexor before operation 'mul' with delay (1.317 ns)
'mul' operation ('mul_ln126', d5.cpp:126) [187]  (2.103 ns)
	'add' operation ('add_ln126', d5.cpp:126) [219]  (1.085 ns)
	'add' operation ('add_ln126_2', d5.cpp:126) [221]  (0.000 ns)
	'add' operation ('arr_76', d5.cpp:126) [225]  (0.819 ns)
	'call' operation ('call_ln126', d5.cpp:126) to 'test_Pipeline_VITIS_LOOP_173_27' [226]  (0.427 ns)

 <State 24>: 0.797ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'test_Pipeline_VITIS_LOOP_37_1' [142]  (0.797 ns)

 <State 25>: 0.427ns
The critical path consists of the following:
	'load' operation ('arg1_r_7_loc_load') on local variable 'arg1_r_7_loc' [112]  (0.000 ns)
	'call' operation ('call_ln0') to 'test_Pipeline_VITIS_LOOP_77_9' [158]  (0.427 ns)

 <State 26>: 0.000ns
The critical path consists of the following:

 <State 27>: 0.427ns
The critical path consists of the following:
	'load' operation ('add159_6212_loc_load') on local variable 'add159_6212_loc' [167]  (0.000 ns)
	'call' operation ('call_ln0') to 'test_Pipeline_VITIS_LOOP_99_13' [174]  (0.427 ns)

 <State 28>: 0.797ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'test_Pipeline_VITIS_LOOP_99_13' [174]  (0.797 ns)

 <State 29>: 0.672ns
The critical path consists of the following:
	'load' operation ('add212_6205_loc_load') on local variable 'add212_6205_loc' [175]  (0.000 ns)
	'call' operation ('call_ln0') to 'test_Pipeline_VITIS_LOOP_130_19' [194]  (0.672 ns)

 <State 30>: 1.100ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'test_Pipeline_VITIS_LOOP_130_19' [194]  (1.100 ns)

 <State 31>: 0.427ns
The critical path consists of the following:
	'load' operation ('add212199_loc_load') on local variable 'add212199_loc' [181]  (0.000 ns)
	'call' operation ('call_ln0') to 'test_Pipeline_VITIS_LOOP_151_23' [207]  (0.427 ns)

 <State 32>: 5.598ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (1.317 ns)
'mul' operation ('mul_ln200_6', d5.cpp:200) [417]  (2.103 ns)
	'add' operation ('add_ln200_2', d5.cpp:200) [436]  (1.085 ns)
	'add' operation ('add_ln200_3', d5.cpp:200) [438]  (1.093 ns)

 <State 33>: 7.127ns
The critical path consists of the following:
	'load' operation ('add159_7213_loc_load') on local variable 'add159_7213_loc' [166]  (0.000 ns)
	'add' operation ('arr', d5.cpp:191) [367]  (0.819 ns)
	'add' operation ('add_ln200_10', d5.cpp:200) [453]  (0.822 ns)
	'add' operation ('add_ln200_12', d5.cpp:200) [455]  (1.100 ns)
	'add' operation ('add_ln200_11', d5.cpp:200) [459]  (1.108 ns)
	'add' operation ('add_ln200_17', d5.cpp:200) [493]  (1.085 ns)
	'add' operation ('add_ln200_18', d5.cpp:200) [495]  (1.093 ns)
	'add' operation ('add_ln200_20', d5.cpp:200) [497]  (1.100 ns)

 <State 34>: 6.737ns
The critical path consists of the following:
	'load' operation ('add159_10216_loc_load') on local variable 'add159_10216_loc' [163]  (0.000 ns)
	'add' operation ('add_ln204_1', d5.cpp:204) [667]  (1.085 ns)
	'add' operation ('add_ln204', d5.cpp:204) [668]  (0.819 ns)
	'add' operation ('add_ln205_1', d5.cpp:205) [683]  (1.085 ns)
	'add' operation ('add_ln205', d5.cpp:205) [684]  (0.819 ns)
	'add' operation ('add_ln206_1', d5.cpp:206) [702]  (1.085 ns)
	'add' operation ('add_ln206', d5.cpp:206) [703]  (0.819 ns)
	'add' operation ('add_ln208', d5.cpp:208) [712]  (1.025 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_2', d5.cpp:219) [768]  (0.000 ns)
	bus request operation ('empty_42', d5.cpp:219) on port 'mem' (d5.cpp:219) [769]  (7.300 ns)

 <State 36>: 3.464ns
The critical path consists of the following:
	'add' operation ('add_ln200_34', d5.cpp:200) [610]  (1.025 ns)
	'add' operation ('add_ln201', d5.cpp:201) [616]  (0.975 ns)
	'add' operation ('out1_w', d5.cpp:201) [630]  (0.975 ns)
	'call' operation ('call_ln219', d5.cpp:219) to 'test_Pipeline_ARRAY_WRITE' [770]  (0.489 ns)

 <State 37>: 0.000ns
The critical path consists of the following:

 <State 38>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_43', d5.cpp:223) on port 'mem' (d5.cpp:223) [771]  (7.300 ns)

 <State 39>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_43', d5.cpp:223) on port 'mem' (d5.cpp:223) [771]  (7.300 ns)

 <State 40>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_43', d5.cpp:223) on port 'mem' (d5.cpp:223) [771]  (7.300 ns)

 <State 41>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_43', d5.cpp:223) on port 'mem' (d5.cpp:223) [771]  (7.300 ns)

 <State 42>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_43', d5.cpp:223) on port 'mem' (d5.cpp:223) [771]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
