$date
	Mon May 18 10:36:57 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module FA_TEST $end
$var wire 1 ! s $end
$var wire 1 " co $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % ci $end
$scope module A $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % ci $end
$var wire 1 " co $end
$var wire 1 ! s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10
1!
1#
#20
1"
0!
1$
#30
0"
1!
0#
#40
1%
0$
#50
0!
1"
1#
#60
1!
1$
#70
0!
0#
#80
