-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
-- Date        : Wed Apr 20 06:45:48 2022
-- Host        : MagusReborn running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               d:/School/sysFPGAlab/radio_periph_lab/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_lowlevel_dac_intfc_0_0/design_1_lowlevel_dac_intfc_0_0_sim_netlist.vhdl
-- Design      : design_1_lowlevel_dac_intfc_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_lowlevel_dac_intfc_0_0_clkdivider is
  port (
    \cnt_reg[1]_0\ : out STD_LOGIC;
    mclk : in STD_LOGIC;
    clk125 : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_lowlevel_dac_intfc_0_0_clkdivider : entity is "clkdivider";
end design_1_lowlevel_dac_intfc_0_0_clkdivider;

architecture STRUCTURE of design_1_lowlevel_dac_intfc_0_0_clkdivider is
  signal cnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 2 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of clk12p5_i_1 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \cnt[0]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \cnt[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \cnt[2]_i_1\ : label is "soft_lutpair5";
begin
clk12p5_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB04"
    )
        port map (
      I0 => cnt(1),
      I1 => cnt(2),
      I2 => cnt(0),
      I3 => mclk,
      O => \cnt_reg[1]_0\
    );
\cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => cnt(1),
      I1 => cnt(2),
      I2 => cnt(0),
      O => \cnt[0]_i_1_n_0\
    );
\cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => cnt(1),
      I1 => cnt(0),
      O => p_0_in(1)
    );
\cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => cnt(1),
      I1 => cnt(2),
      I2 => cnt(0),
      O => p_0_in(2)
    );
\cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk125,
      CE => '1',
      CLR => rst,
      D => \cnt[0]_i_1_n_0\,
      Q => cnt(0)
    );
\cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk125,
      CE => '1',
      CLR => rst,
      D => p_0_in(1),
      Q => cnt(1)
    );
\cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk125,
      CE => '1',
      CLR => rst,
      D => p_0_in(2),
      Q => cnt(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_lowlevel_dac_intfc_0_0_clkdivider__parameterized0\ is
  port (
    latched_data1_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    bclk_i_reg : out STD_LOGIC;
    bclk_i_reg_0 : out STD_LOGIC;
    bclk_i_reg_1 : in STD_LOGIC;
    latched_data_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    lrck_reg : in STD_LOGIC;
    \p_2_in__2\ : in STD_LOGIC;
    lrck : in STD_LOGIC;
    clk125 : in STD_LOGIC;
    rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_lowlevel_dac_intfc_0_0_clkdivider__parameterized0\ : entity is "clkdivider";
end \design_1_lowlevel_dac_intfc_0_0_clkdivider__parameterized0\;

architecture STRUCTURE of \design_1_lowlevel_dac_intfc_0_0_clkdivider__parameterized0\ is
  signal cnt : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \cnt[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal toggle_bclk : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of bclk_i_i_1 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \cnt[0]_i_1__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \cnt[1]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \cnt[2]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \cnt[4]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of latched_data_i_1 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of lrck_i_1 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \shiftreg[31]_i_1\ : label is "soft_lutpair1";
begin
bclk_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => toggle_bclk,
      I1 => bclk_i_reg_1,
      O => bclk_i_reg_0
    );
\cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cnt_reg_n_0_[0]\,
      O => \cnt[0]_i_1__0_n_0\
    );
\cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cnt_reg_n_0_[0]\,
      I1 => \cnt_reg_n_0_[1]\,
      O => cnt(1)
    );
\cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \cnt_reg_n_0_[2]\,
      I1 => \cnt_reg_n_0_[0]\,
      I2 => \cnt_reg_n_0_[1]\,
      O => cnt(2)
    );
\cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7870F0F07878F0F0"
    )
        port map (
      I0 => \cnt_reg_n_0_[2]\,
      I1 => \cnt_reg_n_0_[0]\,
      I2 => \cnt_reg_n_0_[3]\,
      I3 => \cnt_reg_n_0_[4]\,
      I4 => \cnt_reg_n_0_[1]\,
      I5 => \cnt_reg_n_0_[5]\,
      O => cnt(3)
    );
\cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FF00"
    )
        port map (
      I0 => \cnt_reg_n_0_[2]\,
      I1 => \cnt_reg_n_0_[0]\,
      I2 => \cnt_reg_n_0_[3]\,
      I3 => \cnt_reg_n_0_[4]\,
      I4 => \cnt_reg_n_0_[1]\,
      O => cnt(4)
    );
\cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF7FFFF80000000"
    )
        port map (
      I0 => \cnt_reg_n_0_[2]\,
      I1 => \cnt_reg_n_0_[0]\,
      I2 => \cnt_reg_n_0_[3]\,
      I3 => \cnt_reg_n_0_[4]\,
      I4 => \cnt_reg_n_0_[1]\,
      I5 => \cnt_reg_n_0_[5]\,
      O => cnt(5)
    );
\cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk125,
      CE => '1',
      CLR => rst,
      D => \cnt[0]_i_1__0_n_0\,
      Q => \cnt_reg_n_0_[0]\
    );
\cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk125,
      CE => '1',
      CLR => rst,
      D => cnt(1),
      Q => \cnt_reg_n_0_[1]\
    );
\cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk125,
      CE => '1',
      CLR => rst,
      D => cnt(2),
      Q => \cnt_reg_n_0_[2]\
    );
\cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk125,
      CE => '1',
      CLR => rst,
      D => cnt(3),
      Q => \cnt_reg_n_0_[3]\
    );
\cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk125,
      CE => '1',
      CLR => rst,
      D => cnt(4),
      Q => \cnt_reg_n_0_[4]\
    );
\cnt_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk125,
      CE => '1',
      CLR => rst,
      D => cnt(5),
      Q => \cnt_reg_n_0_[5]\
    );
latched_data_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => bclk_i_reg_1,
      I1 => toggle_bclk,
      I2 => latched_data_reg,
      I3 => Q(0),
      O => latched_data1_out
    );
lrck_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => lrck_reg,
      I1 => bclk_i_reg_1,
      I2 => toggle_bclk,
      I3 => \p_2_in__2\,
      I4 => lrck,
      O => bclk_i_reg
    );
\shiftreg[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => toggle_bclk,
      I1 => bclk_i_reg_1,
      O => E(0)
    );
\shiftreg[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \cnt_reg_n_0_[4]\,
      I1 => \cnt_reg_n_0_[5]\,
      I2 => \cnt_reg_n_0_[3]\,
      I3 => \cnt_reg_n_0_[2]\,
      I4 => \cnt_reg_n_0_[0]\,
      I5 => \cnt_reg_n_0_[1]\,
      O => toggle_bclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_lowlevel_dac_intfc_0_0_lowlevel_dac_intfc is
  port (
    sdata : out STD_LOGIC;
    latched_data : out STD_LOGIC;
    bclk_i_reg_0 : out STD_LOGIC;
    lrck : out STD_LOGIC;
    mclk : out STD_LOGIC;
    clk125 : in STD_LOGIC;
    rst : in STD_LOGIC;
    data_word : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_lowlevel_dac_intfc_0_0_lowlevel_dac_intfc : entity is "lowlevel_dac_intfc";
end design_1_lowlevel_dac_intfc_0_0_lowlevel_dac_intfc;

architecture STRUCTURE of design_1_lowlevel_dac_intfc_0_0_lowlevel_dac_intfc is
  signal SHIFT_LEFT : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \^bclk_i_reg_0\ : STD_LOGIC;
  signal bclk_tim_n_2 : STD_LOGIC;
  signal bclk_tim_n_3 : STD_LOGIC;
  signal bitcount_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal latched_data1_out : STD_LOGIC;
  signal \^lrck\ : STD_LOGIC;
  signal lrck_i_2_n_0 : STD_LOGIC;
  signal make12p5MHz_n_0 : STD_LOGIC;
  signal \^mclk\ : STD_LOGIC;
  signal \p_2_in__2\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal sel : STD_LOGIC;
  signal \shiftreg[0]_i_1_n_0\ : STD_LOGIC;
  signal \shiftreg[10]_i_1_n_0\ : STD_LOGIC;
  signal \shiftreg[11]_i_1_n_0\ : STD_LOGIC;
  signal \shiftreg[12]_i_1_n_0\ : STD_LOGIC;
  signal \shiftreg[13]_i_1_n_0\ : STD_LOGIC;
  signal \shiftreg[14]_i_1_n_0\ : STD_LOGIC;
  signal \shiftreg[15]_i_1_n_0\ : STD_LOGIC;
  signal \shiftreg[16]_i_1_n_0\ : STD_LOGIC;
  signal \shiftreg[17]_i_1_n_0\ : STD_LOGIC;
  signal \shiftreg[18]_i_1_n_0\ : STD_LOGIC;
  signal \shiftreg[19]_i_1_n_0\ : STD_LOGIC;
  signal \shiftreg[1]_i_1_n_0\ : STD_LOGIC;
  signal \shiftreg[20]_i_1_n_0\ : STD_LOGIC;
  signal \shiftreg[21]_i_1_n_0\ : STD_LOGIC;
  signal \shiftreg[22]_i_1_n_0\ : STD_LOGIC;
  signal \shiftreg[23]_i_1_n_0\ : STD_LOGIC;
  signal \shiftreg[24]_i_1_n_0\ : STD_LOGIC;
  signal \shiftreg[25]_i_1_n_0\ : STD_LOGIC;
  signal \shiftreg[26]_i_1_n_0\ : STD_LOGIC;
  signal \shiftreg[27]_i_1_n_0\ : STD_LOGIC;
  signal \shiftreg[28]_i_1_n_0\ : STD_LOGIC;
  signal \shiftreg[29]_i_1_n_0\ : STD_LOGIC;
  signal \shiftreg[2]_i_1_n_0\ : STD_LOGIC;
  signal \shiftreg[30]_i_1_n_0\ : STD_LOGIC;
  signal \shiftreg[31]_i_2_n_0\ : STD_LOGIC;
  signal \shiftreg[31]_i_4_n_0\ : STD_LOGIC;
  signal \shiftreg[3]_i_1_n_0\ : STD_LOGIC;
  signal \shiftreg[4]_i_1_n_0\ : STD_LOGIC;
  signal \shiftreg[5]_i_1_n_0\ : STD_LOGIC;
  signal \shiftreg[6]_i_1_n_0\ : STD_LOGIC;
  signal \shiftreg[7]_i_1_n_0\ : STD_LOGIC;
  signal \shiftreg[8]_i_1_n_0\ : STD_LOGIC;
  signal \shiftreg[9]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bitcount[0]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \bitcount[1]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \bitcount[3]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \bitcount[4]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of lrck_i_2 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of lrck_i_3 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \shiftreg[30]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \shiftreg[31]_i_2\ : label is "soft_lutpair8";
begin
  bclk_i_reg_0 <= \^bclk_i_reg_0\;
  lrck <= \^lrck\;
  mclk <= \^mclk\;
bclk_i_reg: unisim.vcomponents.FDCE
     port map (
      C => clk125,
      CE => '1',
      CLR => rst,
      D => bclk_tim_n_3,
      Q => \^bclk_i_reg_0\
    );
bclk_tim: entity work.\design_1_lowlevel_dac_intfc_0_0_clkdivider__parameterized0\
     port map (
      E(0) => sel,
      Q(0) => bitcount_reg(0),
      bclk_i_reg => bclk_tim_n_2,
      bclk_i_reg_0 => bclk_tim_n_3,
      bclk_i_reg_1 => \^bclk_i_reg_0\,
      clk125 => clk125,
      latched_data1_out => latched_data1_out,
      latched_data_reg => \shiftreg[31]_i_4_n_0\,
      lrck => \^lrck\,
      lrck_reg => lrck_i_2_n_0,
      \p_2_in__2\ => \p_2_in__2\,
      rst => rst
    );
\bitcount[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bitcount_reg(0),
      O => plusOp(0)
    );
\bitcount[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => bitcount_reg(0),
      I1 => bitcount_reg(1),
      O => plusOp(1)
    );
\bitcount[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => bitcount_reg(0),
      I1 => bitcount_reg(1),
      I2 => bitcount_reg(2),
      O => plusOp(2)
    );
\bitcount[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => bitcount_reg(1),
      I1 => bitcount_reg(0),
      I2 => bitcount_reg(2),
      I3 => bitcount_reg(3),
      O => plusOp(3)
    );
\bitcount[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => bitcount_reg(2),
      I1 => bitcount_reg(0),
      I2 => bitcount_reg(1),
      I3 => bitcount_reg(3),
      I4 => bitcount_reg(4),
      O => plusOp(4)
    );
\bitcount_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk125,
      CE => sel,
      CLR => rst,
      D => plusOp(0),
      Q => bitcount_reg(0)
    );
\bitcount_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk125,
      CE => sel,
      CLR => rst,
      D => plusOp(1),
      Q => bitcount_reg(1)
    );
\bitcount_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk125,
      CE => sel,
      CLR => rst,
      D => plusOp(2),
      Q => bitcount_reg(2)
    );
\bitcount_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk125,
      CE => sel,
      CLR => rst,
      D => plusOp(3),
      Q => bitcount_reg(3)
    );
\bitcount_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk125,
      CE => sel,
      CLR => rst,
      D => plusOp(4),
      Q => bitcount_reg(4)
    );
clk12p5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk125,
      CE => '1',
      D => make12p5MHz_n_0,
      Q => \^mclk\,
      R => '0'
    );
latched_data_reg: unisim.vcomponents.FDCE
     port map (
      C => clk125,
      CE => '1',
      CLR => rst,
      D => latched_data1_out,
      Q => latched_data
    );
lrck_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => bitcount_reg(3),
      I1 => bitcount_reg(4),
      I2 => bitcount_reg(0),
      I3 => bitcount_reg(1),
      I4 => bitcount_reg(2),
      O => lrck_i_2_n_0
    );
lrck_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => bitcount_reg(2),
      I1 => bitcount_reg(3),
      I2 => bitcount_reg(1),
      I3 => bitcount_reg(0),
      O => \p_2_in__2\
    );
lrck_reg: unisim.vcomponents.FDCE
     port map (
      C => clk125,
      CE => '1',
      CLR => rst,
      D => bclk_tim_n_2,
      Q => \^lrck\
    );
make12p5MHz: entity work.design_1_lowlevel_dac_intfc_0_0_clkdivider
     port map (
      clk125 => clk125,
      \cnt_reg[1]_0\ => make12p5MHz_n_0,
      mclk => \^mclk\,
      rst => rst
    );
\shiftreg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => data_word(0),
      I1 => bitcount_reg(0),
      I2 => bitcount_reg(2),
      I3 => bitcount_reg(1),
      I4 => bitcount_reg(4),
      I5 => bitcount_reg(3),
      O => \shiftreg[0]_i_1_n_0\
    );
\shiftreg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \shiftreg[31]_i_4_n_0\,
      I1 => data_word(10),
      I2 => bitcount_reg(0),
      I3 => SHIFT_LEFT(10),
      O => \shiftreg[10]_i_1_n_0\
    );
\shiftreg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \shiftreg[31]_i_4_n_0\,
      I1 => data_word(11),
      I2 => bitcount_reg(0),
      I3 => SHIFT_LEFT(11),
      O => \shiftreg[11]_i_1_n_0\
    );
\shiftreg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \shiftreg[31]_i_4_n_0\,
      I1 => data_word(12),
      I2 => bitcount_reg(0),
      I3 => SHIFT_LEFT(12),
      O => \shiftreg[12]_i_1_n_0\
    );
\shiftreg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \shiftreg[31]_i_4_n_0\,
      I1 => data_word(13),
      I2 => bitcount_reg(0),
      I3 => SHIFT_LEFT(13),
      O => \shiftreg[13]_i_1_n_0\
    );
\shiftreg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \shiftreg[31]_i_4_n_0\,
      I1 => data_word(14),
      I2 => bitcount_reg(0),
      I3 => SHIFT_LEFT(14),
      O => \shiftreg[14]_i_1_n_0\
    );
\shiftreg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \shiftreg[31]_i_4_n_0\,
      I1 => data_word(15),
      I2 => bitcount_reg(0),
      I3 => SHIFT_LEFT(15),
      O => \shiftreg[15]_i_1_n_0\
    );
\shiftreg[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \shiftreg[31]_i_4_n_0\,
      I1 => data_word(16),
      I2 => bitcount_reg(0),
      I3 => SHIFT_LEFT(16),
      O => \shiftreg[16]_i_1_n_0\
    );
\shiftreg[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \shiftreg[31]_i_4_n_0\,
      I1 => data_word(17),
      I2 => bitcount_reg(0),
      I3 => SHIFT_LEFT(17),
      O => \shiftreg[17]_i_1_n_0\
    );
\shiftreg[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \shiftreg[31]_i_4_n_0\,
      I1 => data_word(18),
      I2 => bitcount_reg(0),
      I3 => SHIFT_LEFT(18),
      O => \shiftreg[18]_i_1_n_0\
    );
\shiftreg[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \shiftreg[31]_i_4_n_0\,
      I1 => data_word(19),
      I2 => bitcount_reg(0),
      I3 => SHIFT_LEFT(19),
      O => \shiftreg[19]_i_1_n_0\
    );
\shiftreg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \shiftreg[31]_i_4_n_0\,
      I1 => data_word(1),
      I2 => bitcount_reg(0),
      I3 => SHIFT_LEFT(1),
      O => \shiftreg[1]_i_1_n_0\
    );
\shiftreg[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \shiftreg[31]_i_4_n_0\,
      I1 => data_word(20),
      I2 => bitcount_reg(0),
      I3 => SHIFT_LEFT(20),
      O => \shiftreg[20]_i_1_n_0\
    );
\shiftreg[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \shiftreg[31]_i_4_n_0\,
      I1 => data_word(21),
      I2 => bitcount_reg(0),
      I3 => SHIFT_LEFT(21),
      O => \shiftreg[21]_i_1_n_0\
    );
\shiftreg[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \shiftreg[31]_i_4_n_0\,
      I1 => data_word(22),
      I2 => bitcount_reg(0),
      I3 => SHIFT_LEFT(22),
      O => \shiftreg[22]_i_1_n_0\
    );
\shiftreg[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \shiftreg[31]_i_4_n_0\,
      I1 => data_word(23),
      I2 => bitcount_reg(0),
      I3 => SHIFT_LEFT(23),
      O => \shiftreg[23]_i_1_n_0\
    );
\shiftreg[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \shiftreg[31]_i_4_n_0\,
      I1 => data_word(24),
      I2 => bitcount_reg(0),
      I3 => SHIFT_LEFT(24),
      O => \shiftreg[24]_i_1_n_0\
    );
\shiftreg[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \shiftreg[31]_i_4_n_0\,
      I1 => data_word(25),
      I2 => bitcount_reg(0),
      I3 => SHIFT_LEFT(25),
      O => \shiftreg[25]_i_1_n_0\
    );
\shiftreg[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \shiftreg[31]_i_4_n_0\,
      I1 => data_word(26),
      I2 => bitcount_reg(0),
      I3 => SHIFT_LEFT(26),
      O => \shiftreg[26]_i_1_n_0\
    );
\shiftreg[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \shiftreg[31]_i_4_n_0\,
      I1 => data_word(27),
      I2 => bitcount_reg(0),
      I3 => SHIFT_LEFT(27),
      O => \shiftreg[27]_i_1_n_0\
    );
\shiftreg[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \shiftreg[31]_i_4_n_0\,
      I1 => data_word(28),
      I2 => bitcount_reg(0),
      I3 => SHIFT_LEFT(28),
      O => \shiftreg[28]_i_1_n_0\
    );
\shiftreg[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \shiftreg[31]_i_4_n_0\,
      I1 => data_word(29),
      I2 => bitcount_reg(0),
      I3 => SHIFT_LEFT(29),
      O => \shiftreg[29]_i_1_n_0\
    );
\shiftreg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \shiftreg[31]_i_4_n_0\,
      I1 => data_word(2),
      I2 => bitcount_reg(0),
      I3 => SHIFT_LEFT(2),
      O => \shiftreg[2]_i_1_n_0\
    );
\shiftreg[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \shiftreg[31]_i_4_n_0\,
      I1 => data_word(30),
      I2 => bitcount_reg(0),
      I3 => SHIFT_LEFT(30),
      O => \shiftreg[30]_i_1_n_0\
    );
\shiftreg[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \shiftreg[31]_i_4_n_0\,
      I1 => data_word(31),
      I2 => bitcount_reg(0),
      I3 => SHIFT_LEFT(31),
      O => \shiftreg[31]_i_2_n_0\
    );
\shiftreg[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => bitcount_reg(3),
      I1 => bitcount_reg(4),
      I2 => bitcount_reg(1),
      I3 => bitcount_reg(2),
      O => \shiftreg[31]_i_4_n_0\
    );
\shiftreg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \shiftreg[31]_i_4_n_0\,
      I1 => data_word(3),
      I2 => bitcount_reg(0),
      I3 => SHIFT_LEFT(3),
      O => \shiftreg[3]_i_1_n_0\
    );
\shiftreg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \shiftreg[31]_i_4_n_0\,
      I1 => data_word(4),
      I2 => bitcount_reg(0),
      I3 => SHIFT_LEFT(4),
      O => \shiftreg[4]_i_1_n_0\
    );
\shiftreg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \shiftreg[31]_i_4_n_0\,
      I1 => data_word(5),
      I2 => bitcount_reg(0),
      I3 => SHIFT_LEFT(5),
      O => \shiftreg[5]_i_1_n_0\
    );
\shiftreg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \shiftreg[31]_i_4_n_0\,
      I1 => data_word(6),
      I2 => bitcount_reg(0),
      I3 => SHIFT_LEFT(6),
      O => \shiftreg[6]_i_1_n_0\
    );
\shiftreg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \shiftreg[31]_i_4_n_0\,
      I1 => data_word(7),
      I2 => bitcount_reg(0),
      I3 => SHIFT_LEFT(7),
      O => \shiftreg[7]_i_1_n_0\
    );
\shiftreg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \shiftreg[31]_i_4_n_0\,
      I1 => data_word(8),
      I2 => bitcount_reg(0),
      I3 => SHIFT_LEFT(8),
      O => \shiftreg[8]_i_1_n_0\
    );
\shiftreg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \shiftreg[31]_i_4_n_0\,
      I1 => data_word(9),
      I2 => bitcount_reg(0),
      I3 => SHIFT_LEFT(9),
      O => \shiftreg[9]_i_1_n_0\
    );
\shiftreg_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk125,
      CE => sel,
      CLR => rst,
      D => \shiftreg[0]_i_1_n_0\,
      Q => SHIFT_LEFT(1)
    );
\shiftreg_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => clk125,
      CE => sel,
      CLR => rst,
      D => \shiftreg[10]_i_1_n_0\,
      Q => SHIFT_LEFT(11)
    );
\shiftreg_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => clk125,
      CE => sel,
      CLR => rst,
      D => \shiftreg[11]_i_1_n_0\,
      Q => SHIFT_LEFT(12)
    );
\shiftreg_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => clk125,
      CE => sel,
      CLR => rst,
      D => \shiftreg[12]_i_1_n_0\,
      Q => SHIFT_LEFT(13)
    );
\shiftreg_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => clk125,
      CE => sel,
      CLR => rst,
      D => \shiftreg[13]_i_1_n_0\,
      Q => SHIFT_LEFT(14)
    );
\shiftreg_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => clk125,
      CE => sel,
      CLR => rst,
      D => \shiftreg[14]_i_1_n_0\,
      Q => SHIFT_LEFT(15)
    );
\shiftreg_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => clk125,
      CE => sel,
      CLR => rst,
      D => \shiftreg[15]_i_1_n_0\,
      Q => SHIFT_LEFT(16)
    );
\shiftreg_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => clk125,
      CE => sel,
      CLR => rst,
      D => \shiftreg[16]_i_1_n_0\,
      Q => SHIFT_LEFT(17)
    );
\shiftreg_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => clk125,
      CE => sel,
      CLR => rst,
      D => \shiftreg[17]_i_1_n_0\,
      Q => SHIFT_LEFT(18)
    );
\shiftreg_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => clk125,
      CE => sel,
      CLR => rst,
      D => \shiftreg[18]_i_1_n_0\,
      Q => SHIFT_LEFT(19)
    );
\shiftreg_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => clk125,
      CE => sel,
      CLR => rst,
      D => \shiftreg[19]_i_1_n_0\,
      Q => SHIFT_LEFT(20)
    );
\shiftreg_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk125,
      CE => sel,
      CLR => rst,
      D => \shiftreg[1]_i_1_n_0\,
      Q => SHIFT_LEFT(2)
    );
\shiftreg_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => clk125,
      CE => sel,
      CLR => rst,
      D => \shiftreg[20]_i_1_n_0\,
      Q => SHIFT_LEFT(21)
    );
\shiftreg_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => clk125,
      CE => sel,
      CLR => rst,
      D => \shiftreg[21]_i_1_n_0\,
      Q => SHIFT_LEFT(22)
    );
\shiftreg_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => clk125,
      CE => sel,
      CLR => rst,
      D => \shiftreg[22]_i_1_n_0\,
      Q => SHIFT_LEFT(23)
    );
\shiftreg_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => clk125,
      CE => sel,
      CLR => rst,
      D => \shiftreg[23]_i_1_n_0\,
      Q => SHIFT_LEFT(24)
    );
\shiftreg_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => clk125,
      CE => sel,
      CLR => rst,
      D => \shiftreg[24]_i_1_n_0\,
      Q => SHIFT_LEFT(25)
    );
\shiftreg_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => clk125,
      CE => sel,
      CLR => rst,
      D => \shiftreg[25]_i_1_n_0\,
      Q => SHIFT_LEFT(26)
    );
\shiftreg_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => clk125,
      CE => sel,
      CLR => rst,
      D => \shiftreg[26]_i_1_n_0\,
      Q => SHIFT_LEFT(27)
    );
\shiftreg_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => clk125,
      CE => sel,
      CLR => rst,
      D => \shiftreg[27]_i_1_n_0\,
      Q => SHIFT_LEFT(28)
    );
\shiftreg_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => clk125,
      CE => sel,
      CLR => rst,
      D => \shiftreg[28]_i_1_n_0\,
      Q => SHIFT_LEFT(29)
    );
\shiftreg_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => clk125,
      CE => sel,
      CLR => rst,
      D => \shiftreg[29]_i_1_n_0\,
      Q => SHIFT_LEFT(30)
    );
\shiftreg_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk125,
      CE => sel,
      CLR => rst,
      D => \shiftreg[2]_i_1_n_0\,
      Q => SHIFT_LEFT(3)
    );
\shiftreg_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => clk125,
      CE => sel,
      CLR => rst,
      D => \shiftreg[30]_i_1_n_0\,
      Q => SHIFT_LEFT(31)
    );
\shiftreg_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => clk125,
      CE => sel,
      CLR => rst,
      D => \shiftreg[31]_i_2_n_0\,
      Q => sdata
    );
\shiftreg_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk125,
      CE => sel,
      CLR => rst,
      D => \shiftreg[3]_i_1_n_0\,
      Q => SHIFT_LEFT(4)
    );
\shiftreg_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk125,
      CE => sel,
      CLR => rst,
      D => \shiftreg[4]_i_1_n_0\,
      Q => SHIFT_LEFT(5)
    );
\shiftreg_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk125,
      CE => sel,
      CLR => rst,
      D => \shiftreg[5]_i_1_n_0\,
      Q => SHIFT_LEFT(6)
    );
\shiftreg_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => clk125,
      CE => sel,
      CLR => rst,
      D => \shiftreg[6]_i_1_n_0\,
      Q => SHIFT_LEFT(7)
    );
\shiftreg_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => clk125,
      CE => sel,
      CLR => rst,
      D => \shiftreg[7]_i_1_n_0\,
      Q => SHIFT_LEFT(8)
    );
\shiftreg_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => clk125,
      CE => sel,
      CLR => rst,
      D => \shiftreg[8]_i_1_n_0\,
      Q => SHIFT_LEFT(9)
    );
\shiftreg_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => clk125,
      CE => sel,
      CLR => rst,
      D => \shiftreg[9]_i_1_n_0\,
      Q => SHIFT_LEFT(10)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_lowlevel_dac_intfc_0_0 is
  port (
    rst : in STD_LOGIC;
    clk125 : in STD_LOGIC;
    data_word : in STD_LOGIC_VECTOR ( 31 downto 0 );
    sdata : out STD_LOGIC;
    lrck : out STD_LOGIC;
    bclk : out STD_LOGIC;
    mclk : out STD_LOGIC;
    latched_data : out STD_LOGIC;
    valid : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_lowlevel_dac_intfc_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_lowlevel_dac_intfc_0_0 : entity is "design_1_lowlevel_dac_intfc_0_0,lowlevel_dac_intfc,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_1_lowlevel_dac_intfc_0_0 : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of design_1_lowlevel_dac_intfc_0_0 : entity is "package_project";
  attribute x_core_info : string;
  attribute x_core_info of design_1_lowlevel_dac_intfc_0_0 : entity is "lowlevel_dac_intfc,Vivado 2021.2";
end design_1_lowlevel_dac_intfc_0_0;

architecture STRUCTURE of design_1_lowlevel_dac_intfc_0_0 is
  attribute x_interface_info : string;
  attribute x_interface_info of clk125 : signal is "xilinx.com:signal:clock:1.0 clk125 CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clk125 : signal is "XIL_INTERFACENAME clk125, ASSOCIATED_RESET rst, ASSOCIATED_BUSIF data_in, FREQ_TOLERANCE_HZ -1, FREQ_HZ 125000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute x_interface_info of latched_data : signal is "xilinx.com:interface:axis:1.0 data_in TREADY";
  attribute x_interface_info of rst : signal is "xilinx.com:signal:reset:1.0 rst RST";
  attribute x_interface_parameter of rst : signal is "XIL_INTERFACENAME rst, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute x_interface_info of valid : signal is "xilinx.com:interface:axis:1.0 data_in TVALID";
  attribute x_interface_info of data_word : signal is "xilinx.com:interface:axis:1.0 data_in TDATA";
  attribute x_interface_parameter of data_word : signal is "XIL_INTERFACENAME data_in, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 125000000, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0";
begin
U0: entity work.design_1_lowlevel_dac_intfc_0_0_lowlevel_dac_intfc
     port map (
      bclk_i_reg_0 => bclk,
      clk125 => clk125,
      data_word(31 downto 0) => data_word(31 downto 0),
      latched_data => latched_data,
      lrck => lrck,
      mclk => mclk,
      rst => rst,
      sdata => sdata
    );
end STRUCTURE;
