// Seed: 1576212753
module module_0 (
    output tri1 id_0
    , id_7,
    input uwire id_1,
    input wand id_2,
    input tri id_3,
    input tri1 id_4,
    input supply1 id_5
);
  wire id_8;
  module_2 modCall_1 (
      id_8,
      id_7
  );
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    output supply0 id_1,
    inout uwire id_2,
    input tri0 id_3,
    output supply0 id_4
);
  assign id_2 = 1'b0 - 1 ? 1'h0 : -1 == 1;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  output tri0 id_2;
  inout wire id_1;
  assign id_2 = 1;
  logic [-1 : -1] id_3;
  ;
  assign id_2 = id_3;
endmodule
