// Seed: 969135710
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input id_9;
  inout id_8;
  output id_7;
  inout id_6;
  output id_5;
  input id_4;
  inout id_3;
  inout id_2;
  inout id_1;
  assign id_2[1] = 1;
endmodule
module module_1 (
    input logic id_0
    , id_10,
    input id_1
);
  logic id_11 = id_10;
  assign id_5 = id_4;
endmodule
