{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1594269684391 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1594269684391 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 08 22:41:24 2020 " "Processing started: Wed Jul 08 22:41:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1594269684391 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1594269684391 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off asip -c asip --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off asip -c asip --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1594269684391 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1594269684954 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1594269684954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/if-stage/pc_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/if-stage/pc_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_ff " "Found entity 1: pc_ff" {  } { { "asip/processor/path/if-stage/pc_ff.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/pc_ff.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594269692706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594269692706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/if-stage/if_stage_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/if-stage/if_stage_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_stage_test " "Found entity 1: if_stage_test" {  } { { "asip/processor/path/if-stage/if_stage_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/if_stage_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594269692706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594269692706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/memories/instruction_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/memories/instruction_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_mem " "Found entity 1: instruction_mem" {  } { { "asip/memories/instruction_mem.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/memories/instruction_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594269692706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594269692706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/if-stage/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/if-stage/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "asip/processor/path/if-stage/adder.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/adder.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594269692722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594269692722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/if-stage/pc_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/if-stage/pc_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_mux " "Found entity 1: pc_mux" {  } { { "asip/processor/path/if-stage/pc_mux.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/pc_mux.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594269692722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594269692722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/ex-stage/alu/alu_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/ex-stage/alu/alu_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_test " "Found entity 1: alu_test" {  } { { "asip/processor/path/ex-stage/alu/alu_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/ex-stage/alu/alu_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594269692722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594269692722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/ex-stage/alu/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/ex-stage/alu/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "asip/processor/path/ex-stage/alu/alu.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/ex-stage/alu/alu.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594269692722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594269692722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/processor.sv 0 0 " "Found 0 design units, including 0 entities, in source file asip/processor/processor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594269692737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/data-to-color-converter/data_to_color_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file asip/data-to-color-converter/data_to_color_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594269692737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/clock-divider/clock_divider.sv 0 0 " "Found 0 design units, including 0 entities, in source file asip/clock-divider/clock_divider.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594269692737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/asip.sv 0 0 " "Found 0 design units, including 0 entities, in source file asip/asip.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594269692737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/wb-stage/wb_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file asip/processor/path/wb-stage/wb_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594269692737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/mem-stage/mem_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file asip/processor/path/mem-stage/mem_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594269692737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/if-stage/if_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file asip/processor/path/if-stage/if_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_stage " "Found entity 1: if_stage" {  } { { "asip/processor/path/if-stage/if_stage.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/if_stage.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594269692753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594269692753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/id-stage/id_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file asip/processor/path/id-stage/id_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594269692753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/ex-stage/ex_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file asip/processor/path/ex-stage/ex_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594269692753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/path/path.sv 0 0 " "Found 0 design units, including 0 entities, in source file asip/processor/path/path.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594269692753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/hazard_unit/hazard_unit.sv 0 0 " "Found 0 design units, including 0 entities, in source file asip/processor/hazard_unit/hazard_unit.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594269692753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/processor/control_unit/control_unit.sv 0 0 " "Found 0 design units, including 0 entities, in source file asip/processor/control_unit/control_unit.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594269692768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asip/vga-controller/vga_controller.sv 0 0 " "Found 0 design units, including 0 entities, in source file asip/vga-controller/vga_controller.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1594269692768 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "if_stage_test " "Elaborating entity \"if_stage_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1594269692800 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=0, reset=0, jmp_pc=0000ffff, pc_selector=0, pc=00000000\\n if_stage_test.sv(9) " "Verilog HDL Display System Task info at if_stage_test.sv(9): clk=0, reset=0, jmp_pc=0000ffff, pc_selector=0, pc=00000000\\n" {  } { { "asip/processor/path/if-stage/if_stage_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/if_stage_test.sv" 9 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1594269692800 "|if_stage_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=1, reset=0, jmp_pc=0000ffff, pc_selector=0, pc=00000000\\n\\n if_stage_test.sv(12) " "Verilog HDL Display System Task info at if_stage_test.sv(12): clk=1, reset=0, jmp_pc=0000ffff, pc_selector=0, pc=00000000\\n\\n" {  } { { "asip/processor/path/if-stage/if_stage_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/if_stage_test.sv" 12 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1594269692800 "|if_stage_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=0, reset=0, jmp_pc=0000ffff, pc_selector=0, pc=00000000\\n if_stage_test.sv(15) " "Verilog HDL Display System Task info at if_stage_test.sv(15): clk=0, reset=0, jmp_pc=0000ffff, pc_selector=0, pc=00000000\\n" {  } { { "asip/processor/path/if-stage/if_stage_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/if_stage_test.sv" 15 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1594269692800 "|if_stage_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=1, reset=0, jmp_pc=0000ffff, pc_selector=0, pc=00000000\\n\\n if_stage_test.sv(18) " "Verilog HDL Display System Task info at if_stage_test.sv(18): clk=1, reset=0, jmp_pc=0000ffff, pc_selector=0, pc=00000000\\n\\n" {  } { { "asip/processor/path/if-stage/if_stage_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/if_stage_test.sv" 18 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1594269692800 "|if_stage_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=0, reset=0, jmp_pc=0000ffff, pc_selector=0, pc=00000000\\n if_stage_test.sv(21) " "Verilog HDL Display System Task info at if_stage_test.sv(21): clk=0, reset=0, jmp_pc=0000ffff, pc_selector=0, pc=00000000\\n" {  } { { "asip/processor/path/if-stage/if_stage_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/if_stage_test.sv" 21 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1594269692800 "|if_stage_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=1, reset=0, jmp_pc=0000ffff, pc_selector=0, pc=00000000\\n\\n if_stage_test.sv(24) " "Verilog HDL Display System Task info at if_stage_test.sv(24): clk=1, reset=0, jmp_pc=0000ffff, pc_selector=0, pc=00000000\\n\\n" {  } { { "asip/processor/path/if-stage/if_stage_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/if_stage_test.sv" 24 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1594269692800 "|if_stage_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=0, reset=0, jmp_pc=0000ffff, pc_selector=0, pc=00000000\\n if_stage_test.sv(27) " "Verilog HDL Display System Task info at if_stage_test.sv(27): clk=0, reset=0, jmp_pc=0000ffff, pc_selector=0, pc=00000000\\n" {  } { { "asip/processor/path/if-stage/if_stage_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/if_stage_test.sv" 27 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1594269692800 "|if_stage_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=1, reset=0, jmp_pc=0000ffff, pc_selector=0, pc=00000000\\n\\n if_stage_test.sv(30) " "Verilog HDL Display System Task info at if_stage_test.sv(30): clk=1, reset=0, jmp_pc=0000ffff, pc_selector=0, pc=00000000\\n\\n" {  } { { "asip/processor/path/if-stage/if_stage_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/if_stage_test.sv" 30 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1594269692800 "|if_stage_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=0, reset=0, jmp_pc=0000ffff, pc_selector=0, pc=00000000\\n if_stage_test.sv(33) " "Verilog HDL Display System Task info at if_stage_test.sv(33): clk=0, reset=0, jmp_pc=0000ffff, pc_selector=0, pc=00000000\\n" {  } { { "asip/processor/path/if-stage/if_stage_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/if_stage_test.sv" 33 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1594269692800 "|if_stage_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=1, reset=0, jmp_pc=0000ffff, pc_selector=0, pc=00000000\\n\\n if_stage_test.sv(36) " "Verilog HDL Display System Task info at if_stage_test.sv(36): clk=1, reset=0, jmp_pc=0000ffff, pc_selector=0, pc=00000000\\n\\n" {  } { { "asip/processor/path/if-stage/if_stage_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/if_stage_test.sv" 36 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1594269692800 "|if_stage_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=0, reset=0, jmp_pc=0000ffff, pc_selector=1, pc=00000000\\n if_stage_test.sv(40) " "Verilog HDL Display System Task info at if_stage_test.sv(40): clk=0, reset=0, jmp_pc=0000ffff, pc_selector=1, pc=00000000\\n" {  } { { "asip/processor/path/if-stage/if_stage_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/if_stage_test.sv" 40 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1594269692800 "|if_stage_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=1, reset=0, jmp_pc=0000ffff, pc_selector=1, pc=00000000\\n\\n if_stage_test.sv(43) " "Verilog HDL Display System Task info at if_stage_test.sv(43): clk=1, reset=0, jmp_pc=0000ffff, pc_selector=1, pc=00000000\\n\\n" {  } { { "asip/processor/path/if-stage/if_stage_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/if_stage_test.sv" 43 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1594269692800 "|if_stage_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=0, reset=0, jmp_pc=0000ffff, pc_selector=0, pc=00000000\\n if_stage_test.sv(46) " "Verilog HDL Display System Task info at if_stage_test.sv(46): clk=0, reset=0, jmp_pc=0000ffff, pc_selector=0, pc=00000000\\n" {  } { { "asip/processor/path/if-stage/if_stage_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/if_stage_test.sv" 46 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1594269692800 "|if_stage_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=1, reset=0, jmp_pc=0000ffff, pc_selector=0, pc=00000000\\n\\n if_stage_test.sv(49) " "Verilog HDL Display System Task info at if_stage_test.sv(49): clk=1, reset=0, jmp_pc=0000ffff, pc_selector=0, pc=00000000\\n\\n" {  } { { "asip/processor/path/if-stage/if_stage_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/if_stage_test.sv" 49 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1594269692800 "|if_stage_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=0, reset=0, jmp_pc=0000ffff, pc_selector=0, pc=00000000\\n if_stage_test.sv(52) " "Verilog HDL Display System Task info at if_stage_test.sv(52): clk=0, reset=0, jmp_pc=0000ffff, pc_selector=0, pc=00000000\\n" {  } { { "asip/processor/path/if-stage/if_stage_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/if_stage_test.sv" 52 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1594269692800 "|if_stage_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=1, reset=0, jmp_pc=0000ffff, pc_selector=0, pc=00000000\\n\\n if_stage_test.sv(55) " "Verilog HDL Display System Task info at if_stage_test.sv(55): clk=1, reset=0, jmp_pc=0000ffff, pc_selector=0, pc=00000000\\n\\n" {  } { { "asip/processor/path/if-stage/if_stage_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/if_stage_test.sv" 55 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1594269692800 "|if_stage_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=0, reset=0, jmp_pc=0000ffff, pc_selector=0, pc=00000000\\n if_stage_test.sv(58) " "Verilog HDL Display System Task info at if_stage_test.sv(58): clk=0, reset=0, jmp_pc=0000ffff, pc_selector=0, pc=00000000\\n" {  } { { "asip/processor/path/if-stage/if_stage_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/if_stage_test.sv" 58 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1594269692800 "|if_stage_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=1, reset=0, jmp_pc=0000ffff, pc_selector=0, pc=00000000\\n\\n if_stage_test.sv(61) " "Verilog HDL Display System Task info at if_stage_test.sv(61): clk=1, reset=0, jmp_pc=0000ffff, pc_selector=0, pc=00000000\\n\\n" {  } { { "asip/processor/path/if-stage/if_stage_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/if_stage_test.sv" 61 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1594269692800 "|if_stage_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=0, reset=0, jmp_pc=0000ffff, pc_selector=1, pc=00000000\\n if_stage_test.sv(65) " "Verilog HDL Display System Task info at if_stage_test.sv(65): clk=0, reset=0, jmp_pc=0000ffff, pc_selector=1, pc=00000000\\n" {  } { { "asip/processor/path/if-stage/if_stage_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/if_stage_test.sv" 65 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1594269692800 "|if_stage_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=1, reset=0, jmp_pc=0000ffff, pc_selector=1, pc=00000000\\n\\n if_stage_test.sv(68) " "Verilog HDL Display System Task info at if_stage_test.sv(68): clk=1, reset=0, jmp_pc=0000ffff, pc_selector=1, pc=00000000\\n\\n" {  } { { "asip/processor/path/if-stage/if_stage_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/if_stage_test.sv" 68 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1594269692800 "|if_stage_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=0, reset=0, jmp_pc=0000ffff, pc_selector=0, pc=00000000\\n if_stage_test.sv(71) " "Verilog HDL Display System Task info at if_stage_test.sv(71): clk=0, reset=0, jmp_pc=0000ffff, pc_selector=0, pc=00000000\\n" {  } { { "asip/processor/path/if-stage/if_stage_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/if_stage_test.sv" 71 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1594269692800 "|if_stage_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=1, reset=0, jmp_pc=0000ffff, pc_selector=0, pc=00000000\\n\\n if_stage_test.sv(74) " "Verilog HDL Display System Task info at if_stage_test.sv(74): clk=1, reset=0, jmp_pc=0000ffff, pc_selector=0, pc=00000000\\n\\n" {  } { { "asip/processor/path/if-stage/if_stage_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/if_stage_test.sv" 74 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1594269692800 "|if_stage_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=0, reset=0, jmp_pc=0000ffff, pc_selector=0, pc=00000000\\n if_stage_test.sv(77) " "Verilog HDL Display System Task info at if_stage_test.sv(77): clk=0, reset=0, jmp_pc=0000ffff, pc_selector=0, pc=00000000\\n" {  } { { "asip/processor/path/if-stage/if_stage_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/if_stage_test.sv" 77 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1594269692800 "|if_stage_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=1, reset=0, jmp_pc=0000ffff, pc_selector=0, pc=00000000\\n\\n if_stage_test.sv(80) " "Verilog HDL Display System Task info at if_stage_test.sv(80): clk=1, reset=0, jmp_pc=0000ffff, pc_selector=0, pc=00000000\\n\\n" {  } { { "asip/processor/path/if-stage/if_stage_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/if_stage_test.sv" 80 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1594269692800 "|if_stage_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=0, reset=0, jmp_pc=0000ffff, pc_selector=0, pc=00000000\\n if_stage_test.sv(83) " "Verilog HDL Display System Task info at if_stage_test.sv(83): clk=0, reset=0, jmp_pc=0000ffff, pc_selector=0, pc=00000000\\n" {  } { { "asip/processor/path/if-stage/if_stage_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/if_stage_test.sv" 83 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1594269692800 "|if_stage_test"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "clk=1, reset=0, jmp_pc=0000ffff, pc_selector=0, pc=00000000\\n\\n if_stage_test.sv(86) " "Verilog HDL Display System Task info at if_stage_test.sv(86): clk=1, reset=0, jmp_pc=0000ffff, pc_selector=0, pc=00000000\\n\\n" {  } { { "asip/processor/path/if-stage/if_stage_test.sv" "" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/if_stage_test.sv" 86 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1594269692800 "|if_stage_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_stage if_stage:DUT " "Elaborating entity \"if_stage\" for hierarchy \"if_stage:DUT\"" {  } { { "asip/processor/path/if-stage/if_stage_test.sv" "DUT" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/if_stage_test.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594269692815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_ff if_stage:DUT\|pc_ff:pc_ff_instance " "Elaborating entity \"pc_ff\" for hierarchy \"if_stage:DUT\|pc_ff:pc_ff_instance\"" {  } { { "asip/processor/path/if-stage/if_stage.sv" "pc_ff_instance" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/if_stage.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594269692831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_mux if_stage:DUT\|pc_mux:pc_mux_instance " "Elaborating entity \"pc_mux\" for hierarchy \"if_stage:DUT\|pc_mux:pc_mux_instance\"" {  } { { "asip/processor/path/if-stage/if_stage.sv" "pc_mux_instance" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/if_stage.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594269692831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder if_stage:DUT\|adder:adder_instance " "Elaborating entity \"adder\" for hierarchy \"if_stage:DUT\|adder:adder_instance\"" {  } { { "asip/processor/path/if-stage/if_stage.sv" "adder_instance" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip/processor/path/if-stage/if_stage.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1594269692831 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1594269693050 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 08 22:41:33 2020 " "Processing ended: Wed Jul 08 22:41:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1594269693050 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1594269693050 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1594269693050 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1594269693050 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 1  " "Quartus Prime Flow was successful. 0 errors, 1 warning" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1594269693643 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1594269695888 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1594269695904 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 08 22:41:35 2020 " "Processing started: Wed Jul 08 22:41:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1594269695904 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1594269695904 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/18.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim asip asip " "Command: quartus_sh -t c:/intelfpga_lite/18.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim asip asip" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1594269695904 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim asip asip " "Quartus(args): --rtl_sim asip asip" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1594269695904 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1594269698169 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1594269698356 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1594269698356 ""}
{ "Warning" "0" "" "Warning: File asip_run_msim_rtl_verilog.do already exists - backing up current file as asip_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File asip_run_msim_rtl_verilog.do already exists - backing up current file as asip_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1594269699575 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/simulation/modelsim/asip_run_msim_rtl_verilog.do" {  } { { "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/simulation/modelsim/asip_run_msim_rtl_verilog.do" "0" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/simulation/modelsim/asip_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/simulation/modelsim/asip_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1594269699622 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1594269699653 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1594269699653 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1594269699653 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip_nativelink_simulation.rpt" {  } { { "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip_nativelink_simulation.rpt" "0" { Text "C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/erick/Documents/Git/ASIP-for-decryption-using-RSA/asip/asip_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1594269699653 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1594269699653 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1594269699653 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 08 22:41:39 2020 " "Processing ended: Wed Jul 08 22:41:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1594269699653 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1594269699653 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1594269699653 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1594269699653 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 2 s " "Quartus Prime Flow was successful. 0 errors, 2 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1594269814556 ""}
