Group Members:
* Andrew Byron [avgbyron]
* Eric Lichtenstein [elichten]
* Ken Steele [kensteele]

ECE574A

Assignment #3
Converts a C-like behavioral description into a
scheduled high-level statement machine implemented in Verilog.
Usage: [input C-like file] [a latency constraint specified in cycles] [output Verilog file]

Member Contributions
* Andrew -- FDS and all buggy/hard-to-read code
* Eric -- FDS, testing, and good code
* Ken -- Verilog-to-HLSM, Program Flow and architecture

