5 18 1fd91 4 4 ffffffff *
8 /home/bryce3/trevorw/devel/covered/diags/verilog 2 -t (main) 2 -vcd (exclude5.3.vcd) 2 -o (exclude5.3.cdd) 2 -v (exclude5.3.v) 1 -ef 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 exclude5.3.v 1 31 1 
2 1 3 3 3 f0012 1 0 21004 0 0 1 16 0 0
2 2 3 3 3 b000b 0 1 1410 0 0 1 1 e
2 3 3 3 3 b0012 1 48 16 1 2
2 4 6 6 6 d000d 2 1 100c 0 0 1 1 c
2 5 6 6 6 90009 2 1 100c 0 0 1 1 b
2 6 6 6 6 9000d 4 8 138c 4 5 1 18 0 1 1 1 1 0
2 7 6 6 6 50005 0 1 1410 0 0 1 1 a
2 8 6 6 6 5000d 4 36 e 6 7
2 9 8 8 8 c000c 2 1 100c 0 0 1 1 b
2 10 8 8 8 b000c 2 1b 100c 9 0 1 18 0 1 1 1 0 0
2 11 8 8 8 70007 0 1 1410 0 0 1 1 c
2 12 8 8 8 7000c 3 35 e 10 11
2 13 10 10 10 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
2 14 16 16 16 110011 2 1 100c 0 0 1 1 b
2 15 16 16 16 90011 3 27 100a 14 0 1 18 0 1 0 0 0 0
2 16 16 16 16 1a001a 1 1 1004 0 0 1 1 a
2 17 16 16 16 19001a 1 1b 1008 16 0 1 18 0 1 0 1 0 0
2 18 16 16 16 140014 0 1 1410 0 0 1 1 d
2 19 16 16 16 14001a 1 38 1a 17 18
1 b 1 3 1070005 1 0 0 0 1 17 0 1 0 1 0 0
1 d 2 3 70008 1 0 0 0 1 17 0 1 0 0 0 0
1 e 3 3 7000b 1 0 0 0 1 17 0 1 0 1 0 0
1 c 4 4 60005 1 0 0 0 1 17 1 1 0 0 1 0
1 a 5 6 60005 1 0 0 0 1 17 1 1 0 0 0 0
4 3 7 0 0 3
4 8 f 8 8 8
4 12 f 12 12 12
4 13 1 0 0 13
4 15 1 19 0 15
4 19 6 15 15 15
3 1 main.u$0 "main.u$0" 0 exclude5.3.v 10 14 1 
2 20 11 11 11 50008 1 0 21004 0 0 1 16 0 0
2 21 11 11 11 10001 0 1 1410 0 0 1 1 b
2 22 11 11 11 10008 1 37 16 20 21
2 23 12 12 12 20003 1 0 1008 0 0 32 48 a 0
2 24 12 12 12 10003 2 2c 900a 23 0 32 18 0 ffffffff 0 0 0 0
2 25 13 13 13 50008 1 0 21008 0 0 1 16 1 0
2 26 13 13 13 10001 0 1 1410 0 0 1 1 b
2 27 13 13 13 10008 1 37 1a 25 26
4 22 11 24 24 22
4 24 0 27 0 22
4 27 0 0 0 22
3 1 main.u$2 "main.u$2" 0 exclude5.3.v 22 29 1 
