design_file
/workspaces/avr_modification/tests/crafted/cav14_example_v/cav14_example_v.v
top_module
main
clock_sig
clk
timeout
1
memory_limit
118000
abstraction_type
sa+uf
split_signals
False
ab_granularity
2
random
False
minimize_inv_effort
0
interpolation
0
forward_check
0
fineness
2
lazy_assume
0
jg_preprocess
-
print_smt2_design
False
print_witness
False
print_dot
0000000
verbosity
0
bmc
False
kind
False
bmc_max_bound
1000
frontend
yosys
