INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SET253-09U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab5-Latches_FlipFlops/lab5_1_1/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SR_latch_dataflow
INFO: [VRFC 10-2458] undeclared symbol Q_i, assumed default net type wire [C:/Users/SET253-09U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab5-Latches_FlipFlops/lab5_1_1/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v:13]
INFO: [VRFC 10-2458] undeclared symbol Qbar_i, assumed default net type wire [C:/Users/SET253-09U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab5-Latches_FlipFlops/lab5_1_1/SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SET253-09U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab5-Latches_FlipFlops/lab5_1_1/SR_Latch.srcs/sim_1/imports/lab5_1_1/SR_latch_dataflow_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SR_latch_dataflow_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SET253-09U.HCCMAIN/Documents/GitHub/ENES247Kamran/lab5-Latches_FlipFlops/lab5_1_1/Lab5_101/Lab5_101.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
