ARM GAS  /tmp/ccHhZi3y.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_ADC_ConvCpltCallback,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_ADC_ConvCpltCallback
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_ADC_ConvCpltCallback:
  27              	.LVL0:
  28              	.LFB460:
  29              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/main.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/main.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                             www.st.com/SLA0044
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** #include "cmsis_os.h"
  23:Core/Src/main.c **** #include "adc.h"
  24:Core/Src/main.c **** #include "dac.h"
  25:Core/Src/main.c **** #include "dma.h"
  26:Core/Src/main.c **** #include "tim.h"
  27:Core/Src/main.c **** #include "usart.h"
  28:Core/Src/main.c **** #include "gpio.h"
  29:Core/Src/main.c **** #include "fsmc.h"
ARM GAS  /tmp/ccHhZi3y.s 			page 2


  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  32:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  33:Core/Src/main.c **** #include "lvgl.h"
  34:Core/Src/main.c **** #include "lvgl_app.h"
  35:Core/Src/main.c **** #include <stdio.h>
  36:Core/Src/main.c **** #include <string.h>
  37:Core/Src/main.c **** #include <math.h>
  38:Core/Src/main.c **** #include "arm_math.h"
  39:Core/Src/main.c **** #include "arm_const_structs.h"
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* USER CODE END Includes */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  44:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE END PTD */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  49:Core/Src/main.c **** /* USER CODE BEGIN PD */
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* USER CODE END PD */
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  54:Core/Src/main.c **** /* USER CODE BEGIN PM */
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* USER CODE END PM */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* USER CODE BEGIN PV */
  61:Core/Src/main.c **** uint8_t adc1CpltFlg=0;
  62:Core/Src/main.c **** uint16_t wave[wave_num];
  63:Core/Src/main.c **** uint16_t wave_auto_points[wave_num];
  64:Core/Src/main.c **** uint16_t AD1[AD_num];
  65:Core/Src/main.c **** uint16_t wave_auto_num=0;
  66:Core/Src/main.c **** uint16_t wave_max;
  67:Core/Src/main.c **** uint16_t wave_min;
  68:Core/Src/main.c **** float fft_inputbuf[FFT_LENGTH*2];		// FFTè¾“å…¥æ•°ç»„
  69:Core/Src/main.c **** float fft_outputbuf[FFT_LENGTH];		// FFTè¾“å‡ºæ•°ç»„
  70:Core/Src/main.c **** /* USER CODE END PV */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  73:Core/Src/main.c **** void SystemClock_Config(void);
  74:Core/Src/main.c **** void MX_FREERTOS_Init(void);
  75:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  76:Core/Src/main.c **** void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc){
  30              		.loc 1 76 55 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 76 55 is_stmt 0 view .LVU1
  35 0000 08B5     		push	{r3, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 8
  38              		.cfi_offset 3, -8
  39              		.cfi_offset 14, -4
ARM GAS  /tmp/ccHhZi3y.s 			page 3


  77:Core/Src/main.c ****   if(hadc->Instance == ADC1){
  40              		.loc 1 77 3 is_stmt 1 view .LVU2
  41              		.loc 1 77 10 is_stmt 0 view .LVU3
  42 0002 0268     		ldr	r2, [r0]
  43              		.loc 1 77 5 view .LVU4
  44 0004 054B     		ldr	r3, .L5
  45 0006 9A42     		cmp	r2, r3
  46 0008 00D0     		beq	.L4
  47              	.LVL1:
  48              	.L1:
  78:Core/Src/main.c ****     adc1CpltFlg =1;
  79:Core/Src/main.c ****     HAL_ADC_Stop_DMA(&hadc1);
  80:Core/Src/main.c ****   }
  81:Core/Src/main.c **** }
  49              		.loc 1 81 1 view .LVU5
  50 000a 08BD     		pop	{r3, pc}
  51              	.LVL2:
  52              	.L4:
  78:Core/Src/main.c ****     adc1CpltFlg =1;
  53              		.loc 1 78 5 is_stmt 1 view .LVU6
  78:Core/Src/main.c ****     adc1CpltFlg =1;
  54              		.loc 1 78 17 is_stmt 0 view .LVU7
  55 000c 044B     		ldr	r3, .L5+4
  56 000e 0122     		movs	r2, #1
  57 0010 1A70     		strb	r2, [r3]
  79:Core/Src/main.c ****   }
  58              		.loc 1 79 5 is_stmt 1 view .LVU8
  59 0012 0448     		ldr	r0, .L5+8
  60              	.LVL3:
  79:Core/Src/main.c ****   }
  61              		.loc 1 79 5 is_stmt 0 view .LVU9
  62 0014 FFF7FEFF 		bl	HAL_ADC_Stop_DMA
  63              	.LVL4:
  64              		.loc 1 81 1 view .LVU10
  65 0018 F7E7     		b	.L1
  66              	.L6:
  67 001a 00BF     		.align	2
  68              	.L5:
  69 001c 00200140 		.word	1073815552
  70 0020 00000000 		.word	.LANCHOR0
  71 0024 00000000 		.word	hadc1
  72              		.cfi_endproc
  73              	.LFE460:
  75              		.global	__aeabi_i2d
  76              		.global	__aeabi_dmul
  77              		.global	__aeabi_d2uiz
  78              		.section	.text.Wave_Data_Init,"ax",%progbits
  79              		.align	1
  80              		.global	Wave_Data_Init
  81              		.syntax unified
  82              		.thumb
  83              		.thumb_func
  84              		.fpu fpv4-sp-d16
  86              	Wave_Data_Init:
  87              	.LFB461:
  82:Core/Src/main.c **** extern uint8_t waveAutoFlg;
  83:Core/Src/main.c **** void Wave_Data_Init(void){
ARM GAS  /tmp/ccHhZi3y.s 			page 4


  88              		.loc 1 83 26 is_stmt 1 view -0
  89              		.cfi_startproc
  90              		@ args = 0, pretend = 0, frame = 0
  91              		@ frame_needed = 0, uses_anonymous_args = 0
  92 0000 38B5     		push	{r3, r4, r5, lr}
  93              	.LCFI1:
  94              		.cfi_def_cfa_offset 16
  95              		.cfi_offset 3, -16
  96              		.cfi_offset 4, -12
  97              		.cfi_offset 5, -8
  98              		.cfi_offset 14, -4
  84:Core/Src/main.c ****   //AD1_Max=0;
  85:Core/Src/main.c ****   //AD1_Min=4096;
  86:Core/Src/main.c ****   uint16_t Point_num=AD_num;
  99              		.loc 1 86 3 view .LVU12
 100              	.LVL5:
  87:Core/Src/main.c ****   wave_max=0;
 101              		.loc 1 87 3 view .LVU13
 102              		.loc 1 87 11 is_stmt 0 view .LVU14
 103 0002 0025     		movs	r5, #0
 104 0004 264B     		ldr	r3, .L17+8
 105 0006 1D80     		strh	r5, [r3]	@ movhi
  88:Core/Src/main.c ****   wave_min=3300;
 106              		.loc 1 88 3 is_stmt 1 view .LVU15
 107              		.loc 1 88 11 is_stmt 0 view .LVU16
 108 0008 264B     		ldr	r3, .L17+12
 109 000a 40F6E442 		movw	r2, #3300
 110 000e 1A80     		strh	r2, [r3]	@ movhi
  89:Core/Src/main.c ****   for(int i = 0,k=0; i < Point_num;) {
 111              		.loc 1 89 3 is_stmt 1 view .LVU17
 112              	.LBB4:
 113              		.loc 1 89 7 view .LVU18
 114              	.LVL6:
 115              		.loc 1 89 17 is_stmt 0 view .LVU19
 116 0010 2C46     		mov	r4, r5
 117              		.loc 1 89 3 view .LVU20
 118 0012 35E0     		b	.L8
 119              	.LVL7:
 120              	.L10:
 121              	.LBB5:
  90:Core/Src/main.c ****     wave[k]=0;
  91:Core/Src/main.c ****     for (int j = 0; j < Point_num/wave_num; ++j) {
  92:Core/Src/main.c ****       wave[k]+=AD1[i++];
 122              		.loc 1 92 7 is_stmt 1 discriminator 3 view .LVU21
 123              		.loc 1 92 19 is_stmt 0 discriminator 3 view .LVU22
 124 0014 244A     		ldr	r2, .L17+16
 125 0016 32F81520 		ldrh	r2, [r2, r5, lsl #1]
 126              		.loc 1 92 14 discriminator 3 view .LVU23
 127 001a 2449     		ldr	r1, .L17+20
 128 001c 31F81400 		ldrh	r0, [r1, r4, lsl #1]
 129 0020 0244     		add	r2, r2, r0
 130 0022 21F81420 		strh	r2, [r1, r4, lsl #1]	@ movhi
  91:Core/Src/main.c ****       wave[k]+=AD1[i++];
 131              		.loc 1 91 45 is_stmt 1 discriminator 3 view .LVU24
 132 0026 0133     		adds	r3, r3, #1
 133              	.LVL8:
 134              		.loc 1 92 21 is_stmt 0 discriminator 3 view .LVU25
ARM GAS  /tmp/ccHhZi3y.s 			page 5


 135 0028 0135     		adds	r5, r5, #1
 136              	.LVL9:
 137              	.L9:
  91:Core/Src/main.c ****       wave[k]+=AD1[i++];
 138              		.loc 1 91 21 is_stmt 1 discriminator 1 view .LVU26
  91:Core/Src/main.c ****       wave[k]+=AD1[i++];
 139              		.loc 1 91 5 is_stmt 0 discriminator 1 view .LVU27
 140 002a 012B     		cmp	r3, #1
 141 002c F2DD     		ble	.L10
  91:Core/Src/main.c ****       wave[k]+=AD1[i++];
 142              		.loc 1 91 5 discriminator 1 view .LVU28
 143              	.LBE5:
  93:Core/Src/main.c ****     }
  94:Core/Src/main.c ****     //printf("%ld\r\n",AD1[i]);
  95:Core/Src/main.c ****     wave[k]/=(Point_num/wave_num);
 144              		.loc 1 95 5 is_stmt 1 view .LVU29
 145              		.loc 1 95 12 is_stmt 0 view .LVU30
 146 002e 1F4B     		ldr	r3, .L17+20
 147              	.LVL10:
 148              		.loc 1 95 12 view .LVU31
 149 0030 33F81400 		ldrh	r0, [r3, r4, lsl #1]
 150 0034 4008     		lsrs	r0, r0, #1
 151 0036 23F81400 		strh	r0, [r3, r4, lsl #1]	@ movhi
  96:Core/Src/main.c ****     if (!waveAutoFlg){
 152              		.loc 1 96 5 is_stmt 1 view .LVU32
 153              		.loc 1 96 9 is_stmt 0 view .LVU33
 154 003a 1D4B     		ldr	r3, .L17+24
 155 003c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 156              		.loc 1 96 8 view .LVU34
 157 003e 7BB9     		cbnz	r3, .L11
  97:Core/Src/main.c ****       wave[k]=(wave[k]/4096.0)*3300;
 158              		.loc 1 97 7 is_stmt 1 view .LVU35
 159              		.loc 1 97 23 is_stmt 0 view .LVU36
 160 0040 FFF7FEFF 		bl	__aeabi_i2d
 161              	.LVL11:
 162 0044 0022     		movs	r2, #0
 163 0046 1B4B     		ldr	r3, .L17+28
 164 0048 FFF7FEFF 		bl	__aeabi_dmul
 165              	.LVL12:
 166              		.loc 1 97 31 view .LVU37
 167 004c 12A3     		adr	r3, .L17
 168 004e D3E90023 		ldrd	r2, [r3]
 169 0052 FFF7FEFF 		bl	__aeabi_dmul
 170              	.LVL13:
 171              		.loc 1 97 14 view .LVU38
 172 0056 FFF7FEFF 		bl	__aeabi_d2uiz
 173              	.LVL14:
 174 005a 144B     		ldr	r3, .L17+20
 175 005c 23F81400 		strh	r0, [r3, r4, lsl #1]	@ movhi
 176              	.L11:
  98:Core/Src/main.c ****     }
  99:Core/Src/main.c ****     if(wave_max<wave[k]){
 177              		.loc 1 99 5 is_stmt 1 view .LVU39
 178              		.loc 1 99 21 is_stmt 0 view .LVU40
 179 0060 124B     		ldr	r3, .L17+20
 180 0062 33F81430 		ldrh	r3, [r3, r4, lsl #1]
 181              		.loc 1 99 16 view .LVU41
ARM GAS  /tmp/ccHhZi3y.s 			page 6


 182 0066 0E4A     		ldr	r2, .L17+8
 183 0068 1288     		ldrh	r2, [r2]
 184              		.loc 1 99 7 view .LVU42
 185 006a 9342     		cmp	r3, r2
 186 006c 01D9     		bls	.L12
 100:Core/Src/main.c ****       wave_max=wave[k];
 187              		.loc 1 100 7 is_stmt 1 view .LVU43
 188              		.loc 1 100 15 is_stmt 0 view .LVU44
 189 006e 0C4A     		ldr	r2, .L17+8
 190 0070 1380     		strh	r3, [r2]	@ movhi
 191              	.L12:
 101:Core/Src/main.c ****     }
 102:Core/Src/main.c ****     if(wave_min>wave[k]){
 192              		.loc 1 102 5 is_stmt 1 view .LVU45
 193              		.loc 1 102 16 is_stmt 0 view .LVU46
 194 0072 0C4A     		ldr	r2, .L17+12
 195 0074 1288     		ldrh	r2, [r2]
 196              		.loc 1 102 7 view .LVU47
 197 0076 9342     		cmp	r3, r2
 198 0078 01D2     		bcs	.L13
 103:Core/Src/main.c ****       wave_min=wave[k];
 199              		.loc 1 103 7 is_stmt 1 view .LVU48
 200              		.loc 1 103 15 is_stmt 0 view .LVU49
 201 007a 0A4A     		ldr	r2, .L17+12
 202 007c 1380     		strh	r3, [r2]	@ movhi
 203              	.L13:
 104:Core/Src/main.c ****     }
 105:Core/Src/main.c ****     k++;
 204              		.loc 1 105 5 is_stmt 1 view .LVU50
 205              		.loc 1 105 6 is_stmt 0 view .LVU51
 206 007e 0134     		adds	r4, r4, #1
 207              	.LVL15:
 208              	.L8:
  89:Core/Src/main.c ****     wave[k]=0;
 209              		.loc 1 89 22 is_stmt 1 discriminator 1 view .LVU52
  89:Core/Src/main.c ****     wave[k]=0;
 210              		.loc 1 89 3 is_stmt 0 discriminator 1 view .LVU53
 211 0080 B5F5806F 		cmp	r5, #1024
 212 0084 04DA     		bge	.L16
  90:Core/Src/main.c ****     for (int j = 0; j < Point_num/wave_num; ++j) {
 213              		.loc 1 90 5 is_stmt 1 view .LVU54
  90:Core/Src/main.c ****     for (int j = 0; j < Point_num/wave_num; ++j) {
 214              		.loc 1 90 12 is_stmt 0 view .LVU55
 215 0086 0023     		movs	r3, #0
 216 0088 084A     		ldr	r2, .L17+20
 217 008a 22F81430 		strh	r3, [r2, r4, lsl #1]	@ movhi
  91:Core/Src/main.c ****       wave[k]+=AD1[i++];
 218              		.loc 1 91 5 is_stmt 1 view .LVU56
 219              	.LBB6:
  91:Core/Src/main.c ****       wave[k]+=AD1[i++];
 220              		.loc 1 91 10 view .LVU57
 221              	.LVL16:
  91:Core/Src/main.c ****       wave[k]+=AD1[i++];
 222              		.loc 1 91 5 is_stmt 0 view .LVU58
 223 008e CCE7     		b	.L9
 224              	.LVL17:
 225              	.L16:
ARM GAS  /tmp/ccHhZi3y.s 			page 7


  91:Core/Src/main.c ****       wave[k]+=AD1[i++];
 226              		.loc 1 91 5 view .LVU59
 227              	.LBE6:
 228              	.LBE4:
 106:Core/Src/main.c ****   }
 107:Core/Src/main.c **** }
 229              		.loc 1 107 1 view .LVU60
 230 0090 38BD     		pop	{r3, r4, r5, pc}
 231              	.LVL18:
 232              	.L18:
 233              		.loc 1 107 1 view .LVU61
 234 0092 00BFAFF3 		.align	3
 234      0080
 235              	.L17:
 236 0098 00000000 		.word	0
 237 009c 00C8A940 		.word	1084868608
 238 00a0 00000000 		.word	.LANCHOR1
 239 00a4 00000000 		.word	.LANCHOR2
 240 00a8 00000000 		.word	.LANCHOR4
 241 00ac 00000000 		.word	.LANCHOR3
 242 00b0 00000000 		.word	waveAutoFlg
 243 00b4 0000303F 		.word	1060110336
 244              		.cfi_endproc
 245              	.LFE461:
 247              		.section	.text.Wave_Auto,"ax",%progbits
 248              		.align	1
 249              		.global	Wave_Auto
 250              		.syntax unified
 251              		.thumb
 252              		.thumb_func
 253              		.fpu fpv4-sp-d16
 255              	Wave_Auto:
 256              	.LFB462:
 108:Core/Src/main.c **** void Wave_Auto(void){
 257              		.loc 1 108 21 is_stmt 1 view -0
 258              		.cfi_startproc
 259              		@ args = 0, pretend = 0, frame = 0
 260              		@ frame_needed = 0, uses_anonymous_args = 0
 261 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 262              	.LCFI2:
 263              		.cfi_def_cfa_offset 24
 264              		.cfi_offset 4, -24
 265              		.cfi_offset 5, -20
 266              		.cfi_offset 6, -16
 267              		.cfi_offset 7, -12
 268              		.cfi_offset 8, -8
 269              		.cfi_offset 14, -4
 109:Core/Src/main.c ****   uint16_t wave_trigger;
 270              		.loc 1 109 3 view .LVU63
 110:Core/Src/main.c ****   uint8_t triggerFlg=0;
 271              		.loc 1 110 3 view .LVU64
 272              	.LVL19:
 111:Core/Src/main.c ****   uint8_t endFlg=0;
 273              		.loc 1 111 3 view .LVU65
 112:Core/Src/main.c ****   uint8_t k=0;
 274              		.loc 1 112 3 view .LVU66
 113:Core/Src/main.c ****   wave_auto_num=0;
ARM GAS  /tmp/ccHhZi3y.s 			page 8


 275              		.loc 1 113 3 view .LVU67
 276              		.loc 1 113 16 is_stmt 0 view .LVU68
 277 0004 0024     		movs	r4, #0
 278 0006 3A4B     		ldr	r3, .L32+8
 279 0008 1C80     		strh	r4, [r3]	@ movhi
 114:Core/Src/main.c ****   memset(wave_auto_points,0,wave_num);
 280              		.loc 1 114 3 is_stmt 1 view .LVU69
 281 000a 4FF40072 		mov	r2, #512
 282 000e 2146     		mov	r1, r4
 283 0010 3848     		ldr	r0, .L32+12
 284 0012 FFF7FEFF 		bl	memset
 285              	.LVL20:
 115:Core/Src/main.c ****   wave_trigger=(wave_max-wave_min)/5*1+wave_min;
 286              		.loc 1 115 3 view .LVU70
 287              		.loc 1 115 25 is_stmt 0 view .LVU71
 288 0016 384B     		ldr	r3, .L32+16
 289 0018 1988     		ldrh	r1, [r3]
 290 001a 384B     		ldr	r3, .L32+20
 291 001c 1B88     		ldrh	r3, [r3]
 292 001e 5B1A     		subs	r3, r3, r1
 293              		.loc 1 115 37 view .LVU72
 294 0020 374A     		ldr	r2, .L32+24
 295 0022 82FB0302 		smull	r0, r2, r2, r3
 296 0026 DE17     		asrs	r6, r3, #31
 297 0028 C6EB6206 		rsb	r6, r6, r2, asr #1
 298              		.loc 1 115 15 view .LVU73
 299 002c 11FA86F6 		uxtah	r6, r1, r6
 300 0030 B6B2     		uxth	r6, r6
 301              	.LVL21:
 116:Core/Src/main.c ****   int i=0;
 302              		.loc 1 116 3 is_stmt 1 view .LVU74
 117:Core/Src/main.c ****   /* 
 118:Core/Src/main.c ****   A<B<C
 119:Core/Src/main.c ****   A<=B<C
 120:Core/Src/main.c ****   A<B<=C
 121:Core/Src/main.c ****    */
 122:Core/Src/main.c ****   while (!(wave[i]<=wave_trigger&&wave_trigger<wave[i+1])&&i<wave_num)
 303              		.loc 1 122 3 view .LVU75
 304              		.loc 1 122 9 is_stmt 0 view .LVU76
 305 0032 03E0     		b	.L20
 306              	.LVL22:
 307              	.L21:
 308              		.loc 1 122 58 discriminator 3 view .LVU77
 309 0034 B4F5007F 		cmp	r4, #512
 310 0038 0BDA     		bge	.L22
 123:Core/Src/main.c ****   {
 124:Core/Src/main.c ****     i++;
 311              		.loc 1 124 5 is_stmt 1 view .LVU78
 312              		.loc 1 124 6 is_stmt 0 view .LVU79
 313 003a 0134     		adds	r4, r4, #1
 314              	.LVL23:
 315              	.L20:
 122:Core/Src/main.c ****   {
 316              		.loc 1 122 9 is_stmt 1 view .LVU80
 122:Core/Src/main.c ****   {
 317              		.loc 1 122 16 is_stmt 0 view .LVU81
 318 003c 314B     		ldr	r3, .L32+28
ARM GAS  /tmp/ccHhZi3y.s 			page 9


 319 003e 33F81430 		ldrh	r3, [r3, r4, lsl #1]
 122:Core/Src/main.c ****   {
 320              		.loc 1 122 9 view .LVU82
 321 0042 B342     		cmp	r3, r6
 322 0044 F6D8     		bhi	.L21
 122:Core/Src/main.c ****   {
 323              		.loc 1 122 54 discriminator 2 view .LVU83
 324 0046 631C     		adds	r3, r4, #1
 122:Core/Src/main.c ****   {
 325              		.loc 1 122 52 discriminator 2 view .LVU84
 326 0048 2E4A     		ldr	r2, .L32+28
 327 004a 32F81330 		ldrh	r3, [r2, r3, lsl #1]
 122:Core/Src/main.c ****   {
 328              		.loc 1 122 10 discriminator 2 view .LVU85
 329 004e B342     		cmp	r3, r6
 330 0050 F0D9     		bls	.L21
 331              	.L22:
 125:Core/Src/main.c ****   }    
 126:Core/Src/main.c ****   i+=1;
 332              		.loc 1 126 3 is_stmt 1 view .LVU86
 333              		.loc 1 126 4 is_stmt 0 view .LVU87
 334 0052 0134     		adds	r4, r4, #1
 335              	.LVL24:
 127:Core/Src/main.c ****   for (uint8_t j = 0; j < 3; j++)
 336              		.loc 1 127 3 is_stmt 1 view .LVU88
 337              	.LBB7:
 338              		.loc 1 127 8 view .LVU89
 339              		.loc 1 127 16 is_stmt 0 view .LVU90
 340 0054 4FF00008 		mov	r8, #0
 341              		.loc 1 127 3 view .LVU91
 342 0058 26E0     		b	.L24
 343              	.LVL25:
 344              	.L26:
 128:Core/Src/main.c ****   {
 129:Core/Src/main.c ****     wave_auto_points[wave_auto_num]=(wave[i]/4096.0)*3300;
 130:Core/Src/main.c ****     wave_auto_num++;
 131:Core/Src/main.c ****     i++;
 132:Core/Src/main.c ****     while (!(wave[i]<=wave_trigger&&wave_trigger<wave[i+1])&&i<wave_num)
 345              		.loc 1 132 60 discriminator 3 view .LVU92
 346 005a B4F5007F 		cmp	r4, #512
 347 005e 1FDA     		bge	.L27
 133:Core/Src/main.c ****     {
 134:Core/Src/main.c ****       wave_auto_points[wave_auto_num]=(wave[i]/4096.0)*3300;
 348              		.loc 1 134 7 is_stmt 1 view .LVU93
 349              		.loc 1 134 47 is_stmt 0 view .LVU94
 350 0060 FFF7FEFF 		bl	__aeabi_i2d
 351              	.LVL26:
 352 0064 0022     		movs	r2, #0
 353 0066 284B     		ldr	r3, .L32+32
 354 0068 FFF7FEFF 		bl	__aeabi_dmul
 355              	.LVL27:
 356              		.loc 1 134 55 view .LVU95
 357 006c 1EA3     		adr	r3, .L32
 358 006e D3E90023 		ldrd	r2, [r3]
 359 0072 FFF7FEFF 		bl	__aeabi_dmul
 360              	.LVL28:
 361              		.loc 1 134 23 view .LVU96
ARM GAS  /tmp/ccHhZi3y.s 			page 10


 362 0076 1E4F     		ldr	r7, .L32+8
 363 0078 3D88     		ldrh	r5, [r7]
 364              		.loc 1 134 38 view .LVU97
 365 007a FFF7FEFF 		bl	__aeabi_d2uiz
 366              	.LVL29:
 367 007e 1D4B     		ldr	r3, .L32+12
 368 0080 23F81500 		strh	r0, [r3, r5, lsl #1]	@ movhi
 135:Core/Src/main.c ****       wave_auto_num++;
 369              		.loc 1 135 7 is_stmt 1 view .LVU98
 370              		.loc 1 135 20 is_stmt 0 view .LVU99
 371 0084 0135     		adds	r5, r5, #1
 372 0086 3D80     		strh	r5, [r7]	@ movhi
 136:Core/Src/main.c ****       i++;
 373              		.loc 1 136 7 is_stmt 1 view .LVU100
 374              		.loc 1 136 8 is_stmt 0 view .LVU101
 375 0088 0134     		adds	r4, r4, #1
 376              	.LVL30:
 377              	.L25:
 132:Core/Src/main.c ****     {
 378              		.loc 1 132 11 is_stmt 1 view .LVU102
 132:Core/Src/main.c ****     {
 379              		.loc 1 132 18 is_stmt 0 view .LVU103
 380 008a 1E4B     		ldr	r3, .L32+28
 381 008c 33F81400 		ldrh	r0, [r3, r4, lsl #1]
 132:Core/Src/main.c ****     {
 382              		.loc 1 132 11 view .LVU104
 383 0090 B042     		cmp	r0, r6
 384 0092 E2D8     		bhi	.L26
 132:Core/Src/main.c ****     {
 385              		.loc 1 132 56 discriminator 2 view .LVU105
 386 0094 631C     		adds	r3, r4, #1
 132:Core/Src/main.c ****     {
 387              		.loc 1 132 54 discriminator 2 view .LVU106
 388 0096 1B4A     		ldr	r2, .L32+28
 389 0098 32F81330 		ldrh	r3, [r2, r3, lsl #1]
 132:Core/Src/main.c ****     {
 390              		.loc 1 132 12 discriminator 2 view .LVU107
 391 009c B342     		cmp	r3, r6
 392 009e DCD9     		bls	.L26
 393              	.L27:
 127:Core/Src/main.c ****   {
 394              		.loc 1 127 30 is_stmt 1 discriminator 2 view .LVU108
 127:Core/Src/main.c ****   {
 395              		.loc 1 127 31 is_stmt 0 discriminator 2 view .LVU109
 396 00a0 08F10108 		add	r8, r8, #1
 397              	.LVL31:
 127:Core/Src/main.c ****   {
 398              		.loc 1 127 31 discriminator 2 view .LVU110
 399 00a4 5FFA88F8 		uxtb	r8, r8
 400              	.LVL32:
 401              	.L24:
 127:Core/Src/main.c ****   {
 402              		.loc 1 127 23 is_stmt 1 discriminator 1 view .LVU111
 127:Core/Src/main.c ****   {
 403              		.loc 1 127 3 is_stmt 0 discriminator 1 view .LVU112
 404 00a8 B8F1020F 		cmp	r8, #2
 405 00ac 18D8     		bhi	.L31
ARM GAS  /tmp/ccHhZi3y.s 			page 11


 129:Core/Src/main.c ****     wave_auto_num++;
 406              		.loc 1 129 5 is_stmt 1 view .LVU113
 129:Core/Src/main.c ****     wave_auto_num++;
 407              		.loc 1 129 45 is_stmt 0 view .LVU114
 408 00ae 154B     		ldr	r3, .L32+28
 409 00b0 33F81400 		ldrh	r0, [r3, r4, lsl #1]
 410 00b4 FFF7FEFF 		bl	__aeabi_i2d
 411              	.LVL33:
 412 00b8 0022     		movs	r2, #0
 413 00ba 134B     		ldr	r3, .L32+32
 414 00bc FFF7FEFF 		bl	__aeabi_dmul
 415              	.LVL34:
 129:Core/Src/main.c ****     wave_auto_num++;
 416              		.loc 1 129 53 view .LVU115
 417 00c0 09A3     		adr	r3, .L32
 418 00c2 D3E90023 		ldrd	r2, [r3]
 419 00c6 FFF7FEFF 		bl	__aeabi_dmul
 420              	.LVL35:
 129:Core/Src/main.c ****     wave_auto_num++;
 421              		.loc 1 129 21 view .LVU116
 422 00ca 094F     		ldr	r7, .L32+8
 423 00cc 3D88     		ldrh	r5, [r7]
 129:Core/Src/main.c ****     wave_auto_num++;
 424              		.loc 1 129 36 view .LVU117
 425 00ce FFF7FEFF 		bl	__aeabi_d2uiz
 426              	.LVL36:
 427 00d2 084B     		ldr	r3, .L32+12
 428 00d4 23F81500 		strh	r0, [r3, r5, lsl #1]	@ movhi
 130:Core/Src/main.c ****     i++;
 429              		.loc 1 130 5 is_stmt 1 view .LVU118
 130:Core/Src/main.c ****     i++;
 430              		.loc 1 130 18 is_stmt 0 view .LVU119
 431 00d8 0135     		adds	r5, r5, #1
 432 00da 3D80     		strh	r5, [r7]	@ movhi
 131:Core/Src/main.c ****     while (!(wave[i]<=wave_trigger&&wave_trigger<wave[i+1])&&i<wave_num)
 433              		.loc 1 131 5 is_stmt 1 view .LVU120
 131:Core/Src/main.c ****     while (!(wave[i]<=wave_trigger&&wave_trigger<wave[i+1])&&i<wave_num)
 434              		.loc 1 131 6 is_stmt 0 view .LVU121
 435 00dc 0134     		adds	r4, r4, #1
 436              	.LVL37:
 132:Core/Src/main.c ****     {
 437              		.loc 1 132 5 is_stmt 1 view .LVU122
 132:Core/Src/main.c ****     {
 438              		.loc 1 132 11 is_stmt 0 view .LVU123
 439 00de D4E7     		b	.L25
 440              	.L31:
 132:Core/Src/main.c ****     {
 441              		.loc 1 132 11 view .LVU124
 442              	.LBE7:
 137:Core/Src/main.c ****     }
 138:Core/Src/main.c ****   }
 139:Core/Src/main.c ****   //printf("triggerFlg: %d\r\n",triggerFlg);
 140:Core/Src/main.c **** }
 443              		.loc 1 140 1 view .LVU125
 444 00e0 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 445              	.LVL38:
 446              	.L33:
ARM GAS  /tmp/ccHhZi3y.s 			page 12


 447              		.loc 1 140 1 view .LVU126
 448 00e4 AFF30080 		.align	3
 449              	.L32:
 450 00e8 00000000 		.word	0
 451 00ec 00C8A940 		.word	1084868608
 452 00f0 00000000 		.word	.LANCHOR5
 453 00f4 00000000 		.word	.LANCHOR6
 454 00f8 00000000 		.word	.LANCHOR2
 455 00fc 00000000 		.word	.LANCHOR1
 456 0100 67666666 		.word	1717986919
 457 0104 00000000 		.word	.LANCHOR3
 458 0108 0000303F 		.word	1060110336
 459              		.cfi_endproc
 460              	.LFE462:
 462              		.global	__aeabi_ddiv
 463              		.global	__aeabi_d2f
 464              		.global	__aeabi_f2d
 465              		.section	.rodata.FFT.str1.4,"aMS",%progbits,1
 466              		.align	2
 467              	.LC0:
 468 0000 5448443A 		.ascii	"THD:%.2f%%\000"
 468      252E3266 
 468      252500
 469              		.section	.text.FFT,"ax",%progbits
 470              		.align	1
 471              		.global	FFT
 472              		.syntax unified
 473              		.thumb
 474              		.thumb_func
 475              		.fpu fpv4-sp-d16
 477              	FFT:
 478              	.LFB463:
 141:Core/Src/main.c **** 
 142:Core/Src/main.c **** void FFT(void)
 143:Core/Src/main.c **** {
 479              		.loc 1 143 1 is_stmt 1 view -0
 480              		.cfi_startproc
 481              		@ args = 0, pretend = 0, frame = 16
 482              		@ frame_needed = 0, uses_anonymous_args = 0
 483 0000 30B5     		push	{r4, r5, lr}
 484              	.LCFI3:
 485              		.cfi_def_cfa_offset 12
 486              		.cfi_offset 4, -12
 487              		.cfi_offset 5, -8
 488              		.cfi_offset 14, -4
 489 0002 85B0     		sub	sp, sp, #20
 490              	.LCFI4:
 491              		.cfi_def_cfa_offset 32
 144:Core/Src/main.c **** 	int i = 0;
 492              		.loc 1 144 2 view .LVU128
 493              	.LVL39:
 145:Core/Src/main.c **** 	
 146:Core/Src/main.c **** 	for(i=0;i < FFT_LENGTH;i++)
 494              		.loc 1 146 2 view .LVU129
 495              		.loc 1 146 7 is_stmt 0 view .LVU130
 496 0004 0024     		movs	r4, #0
 497              		.loc 1 146 2 view .LVU131
ARM GAS  /tmp/ccHhZi3y.s 			page 13


 498 0006 1BE0     		b	.L35
 499              	.LVL40:
 500              	.L36:
 147:Core/Src/main.c **** 	{
 148:Core/Src/main.c **** 		fft_inputbuf[i*2] = AD1[i]*3.3/4095;
 501              		.loc 1 148 3 is_stmt 1 discriminator 3 view .LVU132
 502              		.loc 1 148 29 is_stmt 0 discriminator 3 view .LVU133
 503 0008 454B     		ldr	r3, .L40+16
 504 000a 33F81400 		ldrh	r0, [r3, r4, lsl #1]
 505 000e FFF7FEFF 		bl	__aeabi_i2d
 506              	.LVL41:
 507 0012 3FA3     		adr	r3, .L40
 508 0014 D3E90023 		ldrd	r2, [r3]
 509 0018 FFF7FEFF 		bl	__aeabi_dmul
 510              	.LVL42:
 511              		.loc 1 148 17 discriminator 3 view .LVU134
 512 001c 6500     		lsls	r5, r4, #1
 513              		.loc 1 148 33 discriminator 3 view .LVU135
 514 001e 3EA3     		adr	r3, .L40+8
 515 0020 D3E90023 		ldrd	r2, [r3]
 516 0024 FFF7FEFF 		bl	__aeabi_ddiv
 517              	.LVL43:
 518 0028 FFF7FEFF 		bl	__aeabi_d2f
 519              	.LVL44:
 520              		.loc 1 148 21 discriminator 3 view .LVU136
 521 002c 3D4B     		ldr	r3, .L40+20
 522 002e 03EBC402 		add	r2, r3, r4, lsl #3
 523 0032 1060     		str	r0, [r2]	@ float
 149:Core/Src/main.c **** 		fft_inputbuf[2*i +1] = 0;
 524              		.loc 1 149 3 is_stmt 1 discriminator 3 view .LVU137
 525              		.loc 1 149 20 is_stmt 0 discriminator 3 view .LVU138
 526 0034 0135     		adds	r5, r5, #1
 527              		.loc 1 149 24 discriminator 3 view .LVU139
 528 0036 03EB8503 		add	r3, r3, r5, lsl #2
 529 003a 0022     		movs	r2, #0
 530 003c 1A60     		str	r2, [r3]	@ float
 146:Core/Src/main.c **** 	{
 531              		.loc 1 146 25 is_stmt 1 discriminator 3 view .LVU140
 146:Core/Src/main.c **** 	{
 532              		.loc 1 146 26 is_stmt 0 discriminator 3 view .LVU141
 533 003e 0134     		adds	r4, r4, #1
 534              	.LVL45:
 535              	.L35:
 146:Core/Src/main.c **** 	{
 536              		.loc 1 146 10 is_stmt 1 discriminator 1 view .LVU142
 146:Core/Src/main.c **** 	{
 537              		.loc 1 146 2 is_stmt 0 discriminator 1 view .LVU143
 538 0040 B4F5806F 		cmp	r4, #1024
 539 0044 E0DB     		blt	.L36
 150:Core/Src/main.c **** 	}
 151:Core/Src/main.c **** 	arm_cfft_f32(&arm_cfft_sR_f32_len1024,fft_inputbuf,0,1); //
 540              		.loc 1 151 2 is_stmt 1 view .LVU144
 541 0046 374C     		ldr	r4, .L40+20
 542              	.LVL46:
 543              		.loc 1 151 2 is_stmt 0 view .LVU145
 544 0048 0123     		movs	r3, #1
 545 004a 0022     		movs	r2, #0
ARM GAS  /tmp/ccHhZi3y.s 			page 14


 546 004c 2146     		mov	r1, r4
 547 004e 3648     		ldr	r0, .L40+24
 548 0050 FFF7FEFF 		bl	arm_cfft_f32
 549              	.LVL47:
 152:Core/Src/main.c **** 	arm_cmplx_mag_f32(fft_inputbuf,fft_outputbuf,FFT_LENGTH);    // æŠŠè¿ç®—ç»“æžœå¤æ•°æ±‚æ¨¡å¾—å¹…å
 550              		.loc 1 152 2 is_stmt 1 view .LVU146
 551 0054 4FF48062 		mov	r2, #1024
 552 0058 3449     		ldr	r1, .L40+28
 553 005a 2046     		mov	r0, r4
 554 005c FFF7FEFF 		bl	arm_cmplx_mag_f32
 555              	.LVL48:
 153:Core/Src/main.c ****   for (int i = 0; i < FFT_LENGTH/2; i++)
 556              		.loc 1 153 3 view .LVU147
 557              	.LBB8:
 558              		.loc 1 153 8 view .LVU148
 559              		.loc 1 153 12 is_stmt 0 view .LVU149
 560 0060 0024     		movs	r4, #0
 561              		.loc 1 153 3 view .LVU150
 562 0062 11E0     		b	.L37
 563              	.LVL49:
 564              	.L38:
 154:Core/Src/main.c ****   {
 155:Core/Src/main.c ****     wave[i]=round(fft_outputbuf[i]);
 565              		.loc 1 155 5 is_stmt 1 discriminator 3 view .LVU151
 566              		.loc 1 155 32 is_stmt 0 discriminator 3 view .LVU152
 567 0064 314B     		ldr	r3, .L40+28
 568 0066 03EB8403 		add	r3, r3, r4, lsl #2
 569              		.loc 1 155 13 discriminator 3 view .LVU153
 570 006a 1868     		ldr	r0, [r3]	@ float
 571 006c FFF7FEFF 		bl	__aeabi_f2d
 572              	.LVL50:
 573 0070 41EC100B 		vmov	d0, r0, r1
 574 0074 FFF7FEFF 		bl	round
 575              	.LVL51:
 576 0078 51EC100B 		vmov	r0, r1, d0
 577              		.loc 1 155 12 discriminator 3 view .LVU154
 578 007c FFF7FEFF 		bl	__aeabi_d2uiz
 579              	.LVL52:
 580 0080 2B4B     		ldr	r3, .L40+32
 581 0082 23F81400 		strh	r0, [r3, r4, lsl #1]	@ movhi
 153:Core/Src/main.c ****   for (int i = 0; i < FFT_LENGTH/2; i++)
 582              		.loc 1 153 37 is_stmt 1 discriminator 3 view .LVU155
 153:Core/Src/main.c ****   for (int i = 0; i < FFT_LENGTH/2; i++)
 583              		.loc 1 153 38 is_stmt 0 discriminator 3 view .LVU156
 584 0086 0134     		adds	r4, r4, #1
 585              	.LVL53:
 586              	.L37:
 153:Core/Src/main.c ****   for (int i = 0; i < FFT_LENGTH/2; i++)
 587              		.loc 1 153 19 is_stmt 1 discriminator 1 view .LVU157
 153:Core/Src/main.c ****   for (int i = 0; i < FFT_LENGTH/2; i++)
 588              		.loc 1 153 3 is_stmt 0 discriminator 1 view .LVU158
 589 0088 B4F5007F 		cmp	r4, #512
 590 008c EADB     		blt	.L38
 591              	.LBE8:
 156:Core/Src/main.c ****   }
 157:Core/Src/main.c **** 
 158:Core/Src/main.c ****   // for (int i = 0; i < 120; i++)
ARM GAS  /tmp/ccHhZi3y.s 			page 15


 159:Core/Src/main.c ****   // {
 160:Core/Src/main.c ****   //   printf("%d : %f\r\n",i,fft_outputbuf[i]);
 161:Core/Src/main.c ****   //   osDelay(15);
 162:Core/Src/main.c ****   // }
 163:Core/Src/main.c ****   
 164:Core/Src/main.c ****   
 165:Core/Src/main.c ****   // printf("\r\n\r\n");
 166:Core/Src/main.c ****   // osDelay(2000);
 167:Core/Src/main.c ****   extern lv_obj_t * THD_text;
 592              		.loc 1 167 3 is_stmt 1 view .LVU159
 168:Core/Src/main.c ****   float temp,THD;
 593              		.loc 1 168 3 view .LVU160
 169:Core/Src/main.c ****   temp=sqrt(fft_outputbuf[18]*fft_outputbuf[18]+fft_outputbuf[27]*fft_outputbuf[27]+fft_outputbuf[3
 594              		.loc 1 169 3 view .LVU161
 595              		.loc 1 169 26 is_stmt 0 view .LVU162
 596 008e 274C     		ldr	r4, .L40+28
 597              	.LVL54:
 598              		.loc 1 169 26 view .LVU163
 599 0090 D4ED127A 		vldr.32	s15, [r4, #72]
 600              		.loc 1 169 30 view .LVU164
 601 0094 67EEA77A 		vmul.f32	s15, s15, s15
 602              		.loc 1 169 62 view .LVU165
 603 0098 94ED1B7A 		vldr.32	s14, [r4, #108]
 604              		.loc 1 169 66 view .LVU166
 605 009c 27EE077A 		vmul.f32	s14, s14, s14
 606              		.loc 1 169 48 view .LVU167
 607 00a0 77EE877A 		vadd.f32	s15, s15, s14
 608              		.loc 1 169 98 view .LVU168
 609 00a4 94ED247A 		vldr.32	s14, [r4, #144]
 610              		.loc 1 169 102 view .LVU169
 611 00a8 27EE077A 		vmul.f32	s14, s14, s14
 612              		.loc 1 169 84 view .LVU170
 613 00ac 77EE877A 		vadd.f32	s15, s15, s14
 614              		.loc 1 169 134 view .LVU171
 615 00b0 94ED2E7A 		vldr.32	s14, [r4, #184]
 616              		.loc 1 169 138 view .LVU172
 617 00b4 27EE077A 		vmul.f32	s14, s14, s14
 618              		.loc 1 169 8 view .LVU173
 619 00b8 77EE877A 		vadd.f32	s15, s15, s14
 620 00bc 17EE900A 		vmov	r0, s15
 621 00c0 FFF7FEFF 		bl	__aeabi_f2d
 622              	.LVL55:
 623 00c4 41EC100B 		vmov	d0, r0, r1
 624 00c8 FFF7FEFF 		bl	sqrt
 625              	.LVL56:
 626 00cc 51EC100B 		vmov	r0, r1, d0
 627              		.loc 1 169 7 view .LVU174
 628 00d0 FFF7FEFF 		bl	__aeabi_d2f
 629              	.LVL57:
 630 00d4 06EE900A 		vmov	s13, r0
 631              	.LVL58:
 170:Core/Src/main.c ****   THD=temp/fft_outputbuf[9]*100;
 632              		.loc 1 170 3 is_stmt 1 view .LVU175
 633              		.loc 1 170 25 is_stmt 0 view .LVU176
 634 00d8 D4ED097A 		vldr.32	s15, [r4, #36]
 635              		.loc 1 170 11 view .LVU177
 636 00dc 86EEA77A 		vdiv.f32	s14, s13, s15
ARM GAS  /tmp/ccHhZi3y.s 			page 16


 637              	.LVL59:
 171:Core/Src/main.c ****   char THD_temp[10];
 638              		.loc 1 171 3 is_stmt 1 view .LVU178
 172:Core/Src/main.c ****   sprintf(THD_temp,"THD:%.2f%%",THD);
 639              		.loc 1 172 3 view .LVU179
 640 00e0 DFED147A 		vldr.32	s15, .L40+36
 641 00e4 67EE277A 		vmul.f32	s15, s14, s15
 642              	.LVL60:
 643              		.loc 1 172 3 is_stmt 0 view .LVU180
 644 00e8 17EE900A 		vmov	r0, s15
 645              	.LVL61:
 646              		.loc 1 172 3 view .LVU181
 647 00ec FFF7FEFF 		bl	__aeabi_f2d
 648              	.LVL62:
 649              		.loc 1 172 3 view .LVU182
 650 00f0 0246     		mov	r2, r0
 651 00f2 0B46     		mov	r3, r1
 652 00f4 1049     		ldr	r1, .L40+40
 653 00f6 01A8     		add	r0, sp, #4
 654 00f8 FFF7FEFF 		bl	sprintf
 655              	.LVL63:
 173:Core/Src/main.c ****   lv_label_set_text(THD_text, THD_temp);
 656              		.loc 1 173 3 is_stmt 1 view .LVU183
 657 00fc 01A9     		add	r1, sp, #4
 658 00fe 0F4B     		ldr	r3, .L40+44
 659 0100 1868     		ldr	r0, [r3]
 660 0102 FFF7FEFF 		bl	lv_label_set_text
 661              	.LVL64:
 174:Core/Src/main.c ****   // for (int i = 0; i < 110; i++)
 175:Core/Src/main.c ****   // {
 176:Core/Src/main.c ****   //   printf("%.2f\r\n",fft_outputbuf[i]);
 177:Core/Src/main.c ****   //   //osDelay(5);
 178:Core/Src/main.c ****   // }
 179:Core/Src/main.c ****     // printf("\r\n\r\n");
 180:Core/Src/main.c ****   
 181:Core/Src/main.c **** }
 662              		.loc 1 181 1 is_stmt 0 view .LVU184
 663 0106 05B0     		add	sp, sp, #20
 664              	.LCFI5:
 665              		.cfi_def_cfa_offset 12
 666              		@ sp needed
 667 0108 30BD     		pop	{r4, r5, pc}
 668              	.L41:
 669 010a 00BFAFF3 		.align	3
 669      0080
 670              	.L40:
 671 0110 66666666 		.word	1717986918
 672 0114 66660A40 		.word	1074423398
 673 0118 00000000 		.word	0
 674 011c 00FEAF40 		.word	1085275648
 675 0120 00000000 		.word	.LANCHOR4
 676 0124 00000000 		.word	fft_inputbuf
 677 0128 00000000 		.word	arm_cfft_sR_f32_len1024
 678 012c 00000000 		.word	fft_outputbuf
 679 0130 00000000 		.word	.LANCHOR3
 680 0134 0000C842 		.word	1120403456
 681 0138 00000000 		.word	.LC0
ARM GAS  /tmp/ccHhZi3y.s 			page 17


 682 013c 00000000 		.word	THD_text
 683              		.cfi_endproc
 684              	.LFE463:
 686              		.section	.text.TIM2_Callback,"ax",%progbits
 687              		.align	1
 688              		.global	TIM2_Callback
 689              		.syntax unified
 690              		.thumb
 691              		.thumb_func
 692              		.fpu fpv4-sp-d16
 694              	TIM2_Callback:
 695              	.LFB464:
 182:Core/Src/main.c **** 
 183:Core/Src/main.c **** void TIM2_Callback(){
 696              		.loc 1 183 21 is_stmt 1 view -0
 697              		.cfi_startproc
 698              		@ args = 0, pretend = 0, frame = 0
 699              		@ frame_needed = 0, uses_anonymous_args = 0
 700              		@ link register save eliminated.
 184:Core/Src/main.c ****   //lv_task_handler();
 185:Core/Src/main.c **** }
 701              		.loc 1 185 1 view .LVU186
 702 0000 7047     		bx	lr
 703              		.cfi_endproc
 704              	.LFE464:
 706              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 707              		.align	1
 708              		.global	HAL_TIM_PeriodElapsedCallback
 709              		.syntax unified
 710              		.thumb
 711              		.thumb_func
 712              		.fpu fpv4-sp-d16
 714              	HAL_TIM_PeriodElapsedCallback:
 715              	.LVL65:
 716              	.LFB467:
 186:Core/Src/main.c **** /* USER CODE END PFP */
 187:Core/Src/main.c **** 
 188:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
 189:Core/Src/main.c **** /* USER CODE BEGIN 0 */
 190:Core/Src/main.c **** 
 191:Core/Src/main.c **** /* USER CODE END 0 */
 192:Core/Src/main.c **** 
 193:Core/Src/main.c **** /**
 194:Core/Src/main.c ****   * @brief  The application entry point.
 195:Core/Src/main.c ****   * @retval int
 196:Core/Src/main.c ****   */
 197:Core/Src/main.c **** int main(void)
 198:Core/Src/main.c **** {
 199:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 200:Core/Src/main.c ****   
 201:Core/Src/main.c ****   /* USER CODE END 1 */
 202:Core/Src/main.c **** 
 203:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 204:Core/Src/main.c **** 
 205:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 206:Core/Src/main.c ****   HAL_Init();
 207:Core/Src/main.c **** 
ARM GAS  /tmp/ccHhZi3y.s 			page 18


 208:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 209:Core/Src/main.c **** 
 210:Core/Src/main.c ****   /* USER CODE END Init */
 211:Core/Src/main.c **** 
 212:Core/Src/main.c ****   /* Configure the system clock */
 213:Core/Src/main.c ****   SystemClock_Config();
 214:Core/Src/main.c **** 
 215:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 216:Core/Src/main.c **** 
 217:Core/Src/main.c ****   /* USER CODE END SysInit */
 218:Core/Src/main.c **** 
 219:Core/Src/main.c ****   /* Initialize all configured peripherals */
 220:Core/Src/main.c ****   MX_GPIO_Init();
 221:Core/Src/main.c ****   MX_DMA_Init();
 222:Core/Src/main.c ****   MX_USART1_UART_Init();
 223:Core/Src/main.c ****   MX_FSMC_Init();
 224:Core/Src/main.c ****   MX_TIM2_Init();
 225:Core/Src/main.c ****   MX_DAC_Init();
 226:Core/Src/main.c ****   MX_ADC1_Init();
 227:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 228:Core/Src/main.c ****   // lv_init();
 229:Core/Src/main.c ****   // lv_port_disp_init();        // æ˜¾ç¤ºå™¨åˆå§‹åŒ–
 230:Core/Src/main.c ****   // lv_port_indev_init();       // è¾“å…¥è®¾å¤‡åˆå§‹åŒ–ï¼ˆå¦‚æžœæ²¡æœ‰å®žçŽ°å°±æ³¨é‡ŠæŽ‰ï¼‰
 231:Core/Src/main.c ****   // // lv_port_fs_init();          // æ–‡ä»¶ç³»ç»Ÿè®¾å¤‡åˆå§‹åŒ–ï¼ˆå¦‚æžœæ²¡æœ‰å®žçŽ°å°±æ³¨é‡ŠæŽ‰
 232:Core/Src/main.c **** 
 233:Core/Src/main.c ****   // wave_chart_init();
 234:Core/Src/main.c ****   // wave_btn();
 235:Core/Src/main.c ****   // HAL_TIM_Base_Start_IT(&htim2);
 236:Core/Src/main.c ****   /* USER CODE END 2 */
 237:Core/Src/main.c **** 
 238:Core/Src/main.c ****   /* Call init function for freertos objects (in freertos.c) */
 239:Core/Src/main.c ****   MX_FREERTOS_Init();
 240:Core/Src/main.c ****   /* Start scheduler */
 241:Core/Src/main.c ****   osKernelStart();
 242:Core/Src/main.c **** 
 243:Core/Src/main.c ****   /* We should never get here as control is now taken by the scheduler */
 244:Core/Src/main.c ****   /* Infinite loop */
 245:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 246:Core/Src/main.c ****   while (1)
 247:Core/Src/main.c ****   {
 248:Core/Src/main.c ****     
 249:Core/Src/main.c ****     /* USER CODE END WHILE */
 250:Core/Src/main.c **** 
 251:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 252:Core/Src/main.c ****   }
 253:Core/Src/main.c ****   /* USER CODE END 3 */
 254:Core/Src/main.c **** }
 255:Core/Src/main.c **** 
 256:Core/Src/main.c **** /**
 257:Core/Src/main.c ****   * @brief System Clock Configuration
 258:Core/Src/main.c ****   * @retval None
 259:Core/Src/main.c ****   */
 260:Core/Src/main.c **** void SystemClock_Config(void)
 261:Core/Src/main.c **** {
 262:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 263:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 264:Core/Src/main.c **** 
ARM GAS  /tmp/ccHhZi3y.s 			page 19


 265:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 266:Core/Src/main.c ****   */
 267:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 268:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 269:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 270:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 271:Core/Src/main.c ****   */
 272:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 273:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 274:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 275:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 276:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 277:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 278:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 279:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 280:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 281:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 282:Core/Src/main.c ****   {
 283:Core/Src/main.c ****     Error_Handler();
 284:Core/Src/main.c ****   }
 285:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 286:Core/Src/main.c ****   */
 287:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 288:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 289:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 290:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 291:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 292:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 293:Core/Src/main.c **** 
 294:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 295:Core/Src/main.c ****   {
 296:Core/Src/main.c ****     Error_Handler();
 297:Core/Src/main.c ****   }
 298:Core/Src/main.c **** }
 299:Core/Src/main.c **** 
 300:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 301:Core/Src/main.c **** 
 302:Core/Src/main.c **** /* USER CODE END 4 */
 303:Core/Src/main.c **** 
 304:Core/Src/main.c ****  /**
 305:Core/Src/main.c ****   * @brief  Period elapsed callback in non blocking mode
 306:Core/Src/main.c ****   * @note   This function is called  when TIM14 interrupt took place, inside
 307:Core/Src/main.c ****   * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 308:Core/Src/main.c ****   * a global variable "uwTick" used as application time base.
 309:Core/Src/main.c ****   * @param  htim : TIM handle
 310:Core/Src/main.c ****   * @retval None
 311:Core/Src/main.c ****   */
 312:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 313:Core/Src/main.c **** {
 717              		.loc 1 313 1 view -0
 718              		.cfi_startproc
 719              		@ args = 0, pretend = 0, frame = 0
 720              		@ frame_needed = 0, uses_anonymous_args = 0
 721              		.loc 1 313 1 is_stmt 0 view .LVU188
 722 0000 08B5     		push	{r3, lr}
 723              	.LCFI6:
 724              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccHhZi3y.s 			page 20


 725              		.cfi_offset 3, -8
 726              		.cfi_offset 14, -4
 314:Core/Src/main.c ****   /* USER CODE BEGIN Callback 0 */
 315:Core/Src/main.c **** 
 316:Core/Src/main.c ****   /* USER CODE END Callback 0 */
 317:Core/Src/main.c ****   if (htim->Instance == TIM14) {
 727              		.loc 1 317 3 is_stmt 1 view .LVU189
 728              		.loc 1 317 11 is_stmt 0 view .LVU190
 729 0002 0268     		ldr	r2, [r0]
 730              		.loc 1 317 6 view .LVU191
 731 0004 034B     		ldr	r3, .L47
 732 0006 9A42     		cmp	r2, r3
 733 0008 00D0     		beq	.L46
 734              	.LVL66:
 735              	.L43:
 318:Core/Src/main.c ****     HAL_IncTick();
 319:Core/Src/main.c ****   }
 320:Core/Src/main.c ****   /* USER CODE BEGIN Callback 1 */
 321:Core/Src/main.c ****   if(htim->Instance == htim2.Instance)
 322:Core/Src/main.c ****     TIM2_Callback();
 323:Core/Src/main.c ****   /* USER CODE END Callback 1 */
 324:Core/Src/main.c **** }
 736              		.loc 1 324 1 view .LVU192
 737 000a 08BD     		pop	{r3, pc}
 738              	.LVL67:
 739              	.L46:
 318:Core/Src/main.c ****     HAL_IncTick();
 740              		.loc 1 318 5 is_stmt 1 view .LVU193
 741 000c FFF7FEFF 		bl	HAL_IncTick
 742              	.LVL68:
 321:Core/Src/main.c ****     TIM2_Callback();
 743              		.loc 1 321 3 view .LVU194
 744              		.loc 1 324 1 is_stmt 0 view .LVU195
 745 0010 FBE7     		b	.L43
 746              	.L48:
 747 0012 00BF     		.align	2
 748              	.L47:
 749 0014 00200040 		.word	1073750016
 750              		.cfi_endproc
 751              	.LFE467:
 753              		.section	.text.Error_Handler,"ax",%progbits
 754              		.align	1
 755              		.global	Error_Handler
 756              		.syntax unified
 757              		.thumb
 758              		.thumb_func
 759              		.fpu fpv4-sp-d16
 761              	Error_Handler:
 762              	.LFB468:
 325:Core/Src/main.c **** 
 326:Core/Src/main.c **** /**
 327:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 328:Core/Src/main.c ****   * @retval None
 329:Core/Src/main.c ****   */
 330:Core/Src/main.c **** void Error_Handler(void)
 331:Core/Src/main.c **** {
 763              		.loc 1 331 1 is_stmt 1 view -0
ARM GAS  /tmp/ccHhZi3y.s 			page 21


 764              		.cfi_startproc
 765              		@ Volatile: function does not return.
 766              		@ args = 0, pretend = 0, frame = 0
 767              		@ frame_needed = 0, uses_anonymous_args = 0
 768              		@ link register save eliminated.
 332:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 333:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 334:Core/Src/main.c ****   __disable_irq();
 769              		.loc 1 334 3 view .LVU197
 770              	.LBB9:
 771              	.LBI9:
 772              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccHhZi3y.s 			page 22


  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
ARM GAS  /tmp/ccHhZi3y.s 			page 23


 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 773              		.loc 2 140 27 view .LVU198
 774              	.LBB10:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 775              		.loc 2 142 3 view .LVU199
 776              		.syntax unified
 777              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 778 0000 72B6     		cpsid i
 779              	@ 0 "" 2
 780              		.thumb
 781              		.syntax unified
 782              	.L50:
 783              	.LBE10:
 784              	.LBE9:
 335:Core/Src/main.c ****   while (1)
 785              		.loc 1 335 3 discriminator 1 view .LVU200
 336:Core/Src/main.c ****   {
 337:Core/Src/main.c ****   }
 786              		.loc 1 337 3 discriminator 1 view .LVU201
ARM GAS  /tmp/ccHhZi3y.s 			page 24


 335:Core/Src/main.c ****   while (1)
 787              		.loc 1 335 9 discriminator 1 view .LVU202
 788 0002 FEE7     		b	.L50
 789              		.cfi_endproc
 790              	.LFE468:
 792              		.section	.text.SystemClock_Config,"ax",%progbits
 793              		.align	1
 794              		.global	SystemClock_Config
 795              		.syntax unified
 796              		.thumb
 797              		.thumb_func
 798              		.fpu fpv4-sp-d16
 800              	SystemClock_Config:
 801              	.LFB466:
 261:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 802              		.loc 1 261 1 view -0
 803              		.cfi_startproc
 804              		@ args = 0, pretend = 0, frame = 80
 805              		@ frame_needed = 0, uses_anonymous_args = 0
 806 0000 00B5     		push	{lr}
 807              	.LCFI7:
 808              		.cfi_def_cfa_offset 4
 809              		.cfi_offset 14, -4
 810 0002 95B0     		sub	sp, sp, #84
 811              	.LCFI8:
 812              		.cfi_def_cfa_offset 88
 262:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 813              		.loc 1 262 3 view .LVU204
 262:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 814              		.loc 1 262 22 is_stmt 0 view .LVU205
 815 0004 3022     		movs	r2, #48
 816 0006 0021     		movs	r1, #0
 817 0008 08A8     		add	r0, sp, #32
 818 000a FFF7FEFF 		bl	memset
 819              	.LVL69:
 263:Core/Src/main.c **** 
 820              		.loc 1 263 3 is_stmt 1 view .LVU206
 263:Core/Src/main.c **** 
 821              		.loc 1 263 22 is_stmt 0 view .LVU207
 822 000e 0023     		movs	r3, #0
 823 0010 0393     		str	r3, [sp, #12]
 824 0012 0493     		str	r3, [sp, #16]
 825 0014 0593     		str	r3, [sp, #20]
 826 0016 0693     		str	r3, [sp, #24]
 827 0018 0793     		str	r3, [sp, #28]
 267:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 828              		.loc 1 267 3 is_stmt 1 view .LVU208
 829              	.LBB11:
 267:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 830              		.loc 1 267 3 view .LVU209
 831 001a 0193     		str	r3, [sp, #4]
 267:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 832              		.loc 1 267 3 view .LVU210
 833 001c 1F4A     		ldr	r2, .L57
 834 001e 116C     		ldr	r1, [r2, #64]
 835 0020 41F08051 		orr	r1, r1, #268435456
 836 0024 1164     		str	r1, [r2, #64]
ARM GAS  /tmp/ccHhZi3y.s 			page 25


 267:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 837              		.loc 1 267 3 view .LVU211
 838 0026 126C     		ldr	r2, [r2, #64]
 839 0028 02F08052 		and	r2, r2, #268435456
 840 002c 0192     		str	r2, [sp, #4]
 267:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 841              		.loc 1 267 3 view .LVU212
 842 002e 019A     		ldr	r2, [sp, #4]
 843              	.LBE11:
 267:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 844              		.loc 1 267 3 view .LVU213
 268:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 845              		.loc 1 268 3 view .LVU214
 846              	.LBB12:
 268:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 847              		.loc 1 268 3 view .LVU215
 848 0030 0293     		str	r3, [sp, #8]
 268:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 849              		.loc 1 268 3 view .LVU216
 850 0032 1B4A     		ldr	r2, .L57+4
 851 0034 1168     		ldr	r1, [r2]
 852 0036 41F48041 		orr	r1, r1, #16384
 853 003a 1160     		str	r1, [r2]
 268:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 854              		.loc 1 268 3 view .LVU217
 855 003c 1268     		ldr	r2, [r2]
 856 003e 02F48042 		and	r2, r2, #16384
 857 0042 0292     		str	r2, [sp, #8]
 268:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 858              		.loc 1 268 3 view .LVU218
 859 0044 029A     		ldr	r2, [sp, #8]
 860              	.LBE12:
 268:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 861              		.loc 1 268 3 view .LVU219
 272:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 862              		.loc 1 272 3 view .LVU220
 272:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 863              		.loc 1 272 36 is_stmt 0 view .LVU221
 864 0046 0222     		movs	r2, #2
 865 0048 0892     		str	r2, [sp, #32]
 273:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 866              		.loc 1 273 3 is_stmt 1 view .LVU222
 273:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 867              		.loc 1 273 30 is_stmt 0 view .LVU223
 868 004a 0121     		movs	r1, #1
 869 004c 0B91     		str	r1, [sp, #44]
 274:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 870              		.loc 1 274 3 is_stmt 1 view .LVU224
 274:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 871              		.loc 1 274 41 is_stmt 0 view .LVU225
 872 004e 1021     		movs	r1, #16
 873 0050 0C91     		str	r1, [sp, #48]
 275:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 874              		.loc 1 275 3 is_stmt 1 view .LVU226
 275:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 875              		.loc 1 275 34 is_stmt 0 view .LVU227
 876 0052 0E92     		str	r2, [sp, #56]
ARM GAS  /tmp/ccHhZi3y.s 			page 26


 276:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 877              		.loc 1 276 3 is_stmt 1 view .LVU228
 276:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 878              		.loc 1 276 35 is_stmt 0 view .LVU229
 879 0054 0F93     		str	r3, [sp, #60]
 277:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 880              		.loc 1 277 3 is_stmt 1 view .LVU230
 277:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 168;
 881              		.loc 1 277 30 is_stmt 0 view .LVU231
 882 0056 0823     		movs	r3, #8
 883 0058 1093     		str	r3, [sp, #64]
 278:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 884              		.loc 1 278 3 is_stmt 1 view .LVU232
 278:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 885              		.loc 1 278 30 is_stmt 0 view .LVU233
 886 005a A823     		movs	r3, #168
 887 005c 1193     		str	r3, [sp, #68]
 279:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 888              		.loc 1 279 3 is_stmt 1 view .LVU234
 279:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 889              		.loc 1 279 30 is_stmt 0 view .LVU235
 890 005e 1292     		str	r2, [sp, #72]
 280:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 891              		.loc 1 280 3 is_stmt 1 view .LVU236
 280:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 892              		.loc 1 280 30 is_stmt 0 view .LVU237
 893 0060 0423     		movs	r3, #4
 894 0062 1393     		str	r3, [sp, #76]
 281:Core/Src/main.c ****   {
 895              		.loc 1 281 3 is_stmt 1 view .LVU238
 281:Core/Src/main.c ****   {
 896              		.loc 1 281 7 is_stmt 0 view .LVU239
 897 0064 08A8     		add	r0, sp, #32
 898 0066 FFF7FEFF 		bl	HAL_RCC_OscConfig
 899              	.LVL70:
 281:Core/Src/main.c ****   {
 900              		.loc 1 281 6 view .LVU240
 901 006a 98B9     		cbnz	r0, .L55
 287:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 902              		.loc 1 287 3 is_stmt 1 view .LVU241
 287:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 903              		.loc 1 287 31 is_stmt 0 view .LVU242
 904 006c 0F23     		movs	r3, #15
 905 006e 0393     		str	r3, [sp, #12]
 289:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 906              		.loc 1 289 3 is_stmt 1 view .LVU243
 289:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 907              		.loc 1 289 34 is_stmt 0 view .LVU244
 908 0070 0223     		movs	r3, #2
 909 0072 0493     		str	r3, [sp, #16]
 290:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 910              		.loc 1 290 3 is_stmt 1 view .LVU245
 290:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 911              		.loc 1 290 35 is_stmt 0 view .LVU246
 912 0074 0023     		movs	r3, #0
 913 0076 0593     		str	r3, [sp, #20]
 291:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
ARM GAS  /tmp/ccHhZi3y.s 			page 27


 914              		.loc 1 291 3 is_stmt 1 view .LVU247
 291:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 915              		.loc 1 291 36 is_stmt 0 view .LVU248
 916 0078 4FF4A053 		mov	r3, #5120
 917 007c 0693     		str	r3, [sp, #24]
 292:Core/Src/main.c **** 
 918              		.loc 1 292 3 is_stmt 1 view .LVU249
 292:Core/Src/main.c **** 
 919              		.loc 1 292 36 is_stmt 0 view .LVU250
 920 007e 4FF48053 		mov	r3, #4096
 921 0082 0793     		str	r3, [sp, #28]
 294:Core/Src/main.c ****   {
 922              		.loc 1 294 3 is_stmt 1 view .LVU251
 294:Core/Src/main.c ****   {
 923              		.loc 1 294 7 is_stmt 0 view .LVU252
 924 0084 0521     		movs	r1, #5
 925 0086 03A8     		add	r0, sp, #12
 926 0088 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 927              	.LVL71:
 294:Core/Src/main.c ****   {
 928              		.loc 1 294 6 view .LVU253
 929 008c 20B9     		cbnz	r0, .L56
 298:Core/Src/main.c **** 
 930              		.loc 1 298 1 view .LVU254
 931 008e 15B0     		add	sp, sp, #84
 932              	.LCFI9:
 933              		.cfi_remember_state
 934              		.cfi_def_cfa_offset 4
 935              		@ sp needed
 936 0090 5DF804FB 		ldr	pc, [sp], #4
 937              	.L55:
 938              	.LCFI10:
 939              		.cfi_restore_state
 283:Core/Src/main.c ****   }
 940              		.loc 1 283 5 is_stmt 1 view .LVU255
 941 0094 FFF7FEFF 		bl	Error_Handler
 942              	.LVL72:
 943              	.L56:
 296:Core/Src/main.c ****   }
 944              		.loc 1 296 5 view .LVU256
 945 0098 FFF7FEFF 		bl	Error_Handler
 946              	.LVL73:
 947              	.L58:
 948              		.align	2
 949              	.L57:
 950 009c 00380240 		.word	1073887232
 951 00a0 00700040 		.word	1073770496
 952              		.cfi_endproc
 953              	.LFE466:
 955              		.section	.text.main,"ax",%progbits
 956              		.align	1
 957              		.global	main
 958              		.syntax unified
 959              		.thumb
 960              		.thumb_func
 961              		.fpu fpv4-sp-d16
 963              	main:
ARM GAS  /tmp/ccHhZi3y.s 			page 28


 964              	.LFB465:
 198:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 965              		.loc 1 198 1 view -0
 966              		.cfi_startproc
 967              		@ Volatile: function does not return.
 968              		@ args = 0, pretend = 0, frame = 0
 969              		@ frame_needed = 0, uses_anonymous_args = 0
 970 0000 08B5     		push	{r3, lr}
 971              	.LCFI11:
 972              		.cfi_def_cfa_offset 8
 973              		.cfi_offset 3, -8
 974              		.cfi_offset 14, -4
 206:Core/Src/main.c **** 
 975              		.loc 1 206 3 view .LVU258
 976 0002 FFF7FEFF 		bl	HAL_Init
 977              	.LVL74:
 213:Core/Src/main.c **** 
 978              		.loc 1 213 3 view .LVU259
 979 0006 FFF7FEFF 		bl	SystemClock_Config
 980              	.LVL75:
 220:Core/Src/main.c ****   MX_DMA_Init();
 981              		.loc 1 220 3 view .LVU260
 982 000a FFF7FEFF 		bl	MX_GPIO_Init
 983              	.LVL76:
 221:Core/Src/main.c ****   MX_USART1_UART_Init();
 984              		.loc 1 221 3 view .LVU261
 985 000e FFF7FEFF 		bl	MX_DMA_Init
 986              	.LVL77:
 222:Core/Src/main.c ****   MX_FSMC_Init();
 987              		.loc 1 222 3 view .LVU262
 988 0012 FFF7FEFF 		bl	MX_USART1_UART_Init
 989              	.LVL78:
 223:Core/Src/main.c ****   MX_TIM2_Init();
 990              		.loc 1 223 3 view .LVU263
 991 0016 FFF7FEFF 		bl	MX_FSMC_Init
 992              	.LVL79:
 224:Core/Src/main.c ****   MX_DAC_Init();
 993              		.loc 1 224 3 view .LVU264
 994 001a FFF7FEFF 		bl	MX_TIM2_Init
 995              	.LVL80:
 225:Core/Src/main.c ****   MX_ADC1_Init();
 996              		.loc 1 225 3 view .LVU265
 997 001e FFF7FEFF 		bl	MX_DAC_Init
 998              	.LVL81:
 226:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 999              		.loc 1 226 3 view .LVU266
 1000 0022 FFF7FEFF 		bl	MX_ADC1_Init
 1001              	.LVL82:
 239:Core/Src/main.c ****   /* Start scheduler */
 1002              		.loc 1 239 3 view .LVU267
 1003 0026 FFF7FEFF 		bl	MX_FREERTOS_Init
 1004              	.LVL83:
 241:Core/Src/main.c **** 
 1005              		.loc 1 241 3 view .LVU268
 1006 002a FFF7FEFF 		bl	osKernelStart
 1007              	.LVL84:
 1008              	.L60:
ARM GAS  /tmp/ccHhZi3y.s 			page 29


 246:Core/Src/main.c ****   {
 1009              		.loc 1 246 3 discriminator 1 view .LVU269
 252:Core/Src/main.c ****   /* USER CODE END 3 */
 1010              		.loc 1 252 3 discriminator 1 view .LVU270
 246:Core/Src/main.c ****   {
 1011              		.loc 1 246 9 discriminator 1 view .LVU271
 1012 002e FEE7     		b	.L60
 1013              		.cfi_endproc
 1014              	.LFE465:
 1016              		.global	fft_outputbuf
 1017              		.global	fft_inputbuf
 1018              		.global	wave_min
 1019              		.global	wave_max
 1020              		.global	wave_auto_num
 1021              		.global	AD1
 1022              		.global	wave_auto_points
 1023              		.global	wave
 1024              		.global	adc1CpltFlg
 1025              		.section	.bss.AD1,"aw",%nobits
 1026              		.align	2
 1027              		.set	.LANCHOR4,. + 0
 1030              	AD1:
 1031 0000 00000000 		.space	2048
 1031      00000000 
 1031      00000000 
 1031      00000000 
 1031      00000000 
 1032              		.section	.bss.adc1CpltFlg,"aw",%nobits
 1033              		.set	.LANCHOR0,. + 0
 1036              	adc1CpltFlg:
 1037 0000 00       		.space	1
 1038              		.section	.bss.fft_inputbuf,"aw",%nobits
 1039              		.align	2
 1042              	fft_inputbuf:
 1043 0000 00000000 		.space	8192
 1043      00000000 
 1043      00000000 
 1043      00000000 
 1043      00000000 
 1044              		.section	.bss.fft_outputbuf,"aw",%nobits
 1045              		.align	2
 1048              	fft_outputbuf:
 1049 0000 00000000 		.space	4096
 1049      00000000 
 1049      00000000 
 1049      00000000 
 1049      00000000 
 1050              		.section	.bss.wave,"aw",%nobits
 1051              		.align	2
 1052              		.set	.LANCHOR3,. + 0
 1055              	wave:
 1056 0000 00000000 		.space	1024
 1056      00000000 
 1056      00000000 
 1056      00000000 
 1056      00000000 
 1057              		.section	.bss.wave_auto_num,"aw",%nobits
ARM GAS  /tmp/ccHhZi3y.s 			page 30


 1058              		.align	1
 1059              		.set	.LANCHOR5,. + 0
 1062              	wave_auto_num:
 1063 0000 0000     		.space	2
 1064              		.section	.bss.wave_auto_points,"aw",%nobits
 1065              		.align	2
 1066              		.set	.LANCHOR6,. + 0
 1069              	wave_auto_points:
 1070 0000 00000000 		.space	1024
 1070      00000000 
 1070      00000000 
 1070      00000000 
 1070      00000000 
 1071              		.section	.bss.wave_max,"aw",%nobits
 1072              		.align	1
 1073              		.set	.LANCHOR1,. + 0
 1076              	wave_max:
 1077 0000 0000     		.space	2
 1078              		.section	.bss.wave_min,"aw",%nobits
 1079              		.align	1
 1080              		.set	.LANCHOR2,. + 0
 1083              	wave_min:
 1084 0000 0000     		.space	2
 1085              		.text
 1086              	.Letext0:
 1087              		.file 3 "/home/akinya/gcc-arm-none-eabi/arm-none-eabi/include/machine/_default_types.h"
 1088              		.file 4 "/home/akinya/gcc-arm-none-eabi/arm-none-eabi/include/sys/_stdint.h"
 1089              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 1090              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 1091              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1092              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1093              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 1094              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1095              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 1096              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1097              		.file 13 "Core/Inc/adc.h"
 1098              		.file 14 "Core/Inc/tim.h"
 1099              		.file 15 "Middlewares/lvgl/src/misc/lv_ll.h"
 1100              		.file 16 "Middlewares/lvgl/src/hal/../misc/lv_color.h"
 1101              		.file 17 "Middlewares/lvgl/src/hal/../misc/lv_area.h"
 1102              		.file 18 "Middlewares/lvgl/src/core/lv_obj.h"
 1103              		.file 19 "Middlewares/lvgl/src/core/lv_group.h"
 1104              		.file 20 "Middlewares/lvgl/src/core/../misc/lv_style.h"
 1105              		.file 21 "Middlewares/lvgl/src/core/lv_obj_scroll.h"
 1106              		.file 22 "Middlewares/lvgl/src/core/lv_obj_style.h"
 1107              		.file 23 "Middlewares/lvgl/src/core/lv_obj_class.h"
 1108              		.file 24 "Middlewares/lvgl/src/core/lv_event.h"
 1109              		.file 25 "Middlewares/lvgl/src/widgets/lv_bar.h"
 1110              		.file 26 "Middlewares/lvgl/src/extra/widgets/imgbtn/lv_imgbtn.h"
 1111              		.file 27 "Drivers/DSP/Include/arm_math.h"
 1112              		.file 28 "Drivers/DSP/Include/arm_const_structs.h"
 1113              		.file 29 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 1114              		.file 30 "Core/Inc/gpio.h"
 1115              		.file 31 "Core/Inc/dma.h"
 1116              		.file 32 "Core/Inc/usart.h"
 1117              		.file 33 "Core/Inc/fsmc.h"
 1118              		.file 34 "Core/Inc/dac.h"
ARM GAS  /tmp/ccHhZi3y.s 			page 31


 1119              		.file 35 "Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS/cmsis_os.h"
 1120              		.file 36 "/home/akinya/gcc-arm-none-eabi/arm-none-eabi/include/math.h"
 1121              		.file 37 "/home/akinya/gcc-arm-none-eabi/arm-none-eabi/include/stdio.h"
 1122              		.file 38 "Middlewares/lvgl/src/widgets/lv_label.h"
 1123              		.file 39 "<built-in>"
ARM GAS  /tmp/ccHhZi3y.s 			page 32


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/ccHhZi3y.s:18     .text.HAL_ADC_ConvCpltCallback:0000000000000000 $t
     /tmp/ccHhZi3y.s:26     .text.HAL_ADC_ConvCpltCallback:0000000000000000 HAL_ADC_ConvCpltCallback
     /tmp/ccHhZi3y.s:69     .text.HAL_ADC_ConvCpltCallback:000000000000001c $d
     /tmp/ccHhZi3y.s:79     .text.Wave_Data_Init:0000000000000000 $t
     /tmp/ccHhZi3y.s:86     .text.Wave_Data_Init:0000000000000000 Wave_Data_Init
     /tmp/ccHhZi3y.s:236    .text.Wave_Data_Init:0000000000000098 $d
     /tmp/ccHhZi3y.s:248    .text.Wave_Auto:0000000000000000 $t
     /tmp/ccHhZi3y.s:255    .text.Wave_Auto:0000000000000000 Wave_Auto
     /tmp/ccHhZi3y.s:450    .text.Wave_Auto:00000000000000e8 $d
     /tmp/ccHhZi3y.s:466    .rodata.FFT.str1.4:0000000000000000 $d
     /tmp/ccHhZi3y.s:470    .text.FFT:0000000000000000 $t
     /tmp/ccHhZi3y.s:477    .text.FFT:0000000000000000 FFT
     /tmp/ccHhZi3y.s:671    .text.FFT:0000000000000110 $d
     /tmp/ccHhZi3y.s:1042   .bss.fft_inputbuf:0000000000000000 fft_inputbuf
     /tmp/ccHhZi3y.s:1048   .bss.fft_outputbuf:0000000000000000 fft_outputbuf
     /tmp/ccHhZi3y.s:687    .text.TIM2_Callback:0000000000000000 $t
     /tmp/ccHhZi3y.s:694    .text.TIM2_Callback:0000000000000000 TIM2_Callback
     /tmp/ccHhZi3y.s:707    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 $t
     /tmp/ccHhZi3y.s:714    .text.HAL_TIM_PeriodElapsedCallback:0000000000000000 HAL_TIM_PeriodElapsedCallback
     /tmp/ccHhZi3y.s:749    .text.HAL_TIM_PeriodElapsedCallback:0000000000000014 $d
     /tmp/ccHhZi3y.s:754    .text.Error_Handler:0000000000000000 $t
     /tmp/ccHhZi3y.s:761    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/ccHhZi3y.s:793    .text.SystemClock_Config:0000000000000000 $t
     /tmp/ccHhZi3y.s:800    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/ccHhZi3y.s:950    .text.SystemClock_Config:000000000000009c $d
     /tmp/ccHhZi3y.s:956    .text.main:0000000000000000 $t
     /tmp/ccHhZi3y.s:963    .text.main:0000000000000000 main
     /tmp/ccHhZi3y.s:1083   .bss.wave_min:0000000000000000 wave_min
     /tmp/ccHhZi3y.s:1076   .bss.wave_max:0000000000000000 wave_max
     /tmp/ccHhZi3y.s:1062   .bss.wave_auto_num:0000000000000000 wave_auto_num
     /tmp/ccHhZi3y.s:1030   .bss.AD1:0000000000000000 AD1
     /tmp/ccHhZi3y.s:1069   .bss.wave_auto_points:0000000000000000 wave_auto_points
     /tmp/ccHhZi3y.s:1055   .bss.wave:0000000000000000 wave
     /tmp/ccHhZi3y.s:1036   .bss.adc1CpltFlg:0000000000000000 adc1CpltFlg
     /tmp/ccHhZi3y.s:1026   .bss.AD1:0000000000000000 $d
     /tmp/ccHhZi3y.s:1037   .bss.adc1CpltFlg:0000000000000000 $d
     /tmp/ccHhZi3y.s:1039   .bss.fft_inputbuf:0000000000000000 $d
     /tmp/ccHhZi3y.s:1045   .bss.fft_outputbuf:0000000000000000 $d
     /tmp/ccHhZi3y.s:1051   .bss.wave:0000000000000000 $d
     /tmp/ccHhZi3y.s:1058   .bss.wave_auto_num:0000000000000000 $d
     /tmp/ccHhZi3y.s:1065   .bss.wave_auto_points:0000000000000000 $d
     /tmp/ccHhZi3y.s:1072   .bss.wave_max:0000000000000000 $d
     /tmp/ccHhZi3y.s:1079   .bss.wave_min:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_ADC_Stop_DMA
hadc1
__aeabi_i2d
__aeabi_dmul
__aeabi_d2uiz
waveAutoFlg
memset
__aeabi_ddiv
__aeabi_d2f
__aeabi_f2d
ARM GAS  /tmp/ccHhZi3y.s 			page 33


arm_cfft_f32
arm_cmplx_mag_f32
round
sqrt
sprintf
lv_label_set_text
arm_cfft_sR_f32_len1024
THD_text
HAL_IncTick
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_GPIO_Init
MX_DMA_Init
MX_USART1_UART_Init
MX_FSMC_Init
MX_TIM2_Init
MX_DAC_Init
MX_ADC1_Init
MX_FREERTOS_Init
osKernelStart
