# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1640 3.2e-05 512 0.89 410 731136 31.2946 16.6764 178.692 523.275 750.13 750.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1640 3.2e-05 512 0.89 410 730368 31.4084 16.7219 202.581 523.925 774.834 774.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1640 3.2e-05 512 0.89 410 729600 31.3493 16.7068 211.577 524.143 783.969 784.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1640 3.2e-05 512 0.89 410 731136 31.2077 16.6728 197.171 523.851 769.091 769.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1640 3.2e-05 512 0.89 410 729600 31.4233 16.724 198.998 524.199 771.536 771.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1640 3.2e-05 512 0.89 410 727552 31.1868 16.6669 205.015 521.792 774.856 775.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1640 3.2e-05 512 0.89 410 729600 31.3307 16.7109 206.546 522.998 777.777 777.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1640 3.2e-05 512 0.89 410 729088 31.1514 16.6562 199.854 522.564 770.424 770.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1640 3.2e-05 512 0.89 410 731136 31.2514 16.6768 201.295 523.488 772.9 773.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1640 3.2e-05 512 0.89 410 729600 31.3703 16.7139 215.366 523.908 787.553 787.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1640 3.2e-05 512 0.89 410 729088 31.0791 16.6493 253.643 522.16 823.734 823.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1640 3.2e-05 512 0.89 420 729088 31.4579 16.68 211.618 523.815 783.772 783.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1640 3.2e-05 512 0.89 420 729600 31.4895 16.7099 183.584 523.609 755.583 755.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1640 3.2e-05 512 0.89 420 728064 31.5193 16.6932 177.356 523.453 749.221 749.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1640 3.2e-05 512 0.89 420 727552 31.4663 16.7078 181.897 522.81 753.075 753.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1640 3.2e-05 512 0.89 420 729088 31.3718 16.6748 186.259 523.889 758.386 758.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1640 3.2e-05 512 0.89 420 728064 31.5099 16.7278 211.1 523.917 783.446 783.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1640 3.2e-05 512 0.89 420 729600 31.3347 16.6973 206.626 523.74 778.595 778.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1640 3.2e-05 512 0.89 420 728064 31.3629 16.6739 221.549 523.366 793.141 793.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1640 3.2e-05 512 0.89 420 729600 31.4055 16.7268 220.399 523.752 792.475 792.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1640 3.2e-05 512 0.89 420 723968 31.3546 16.6625 219.748 521.781 789.739 789.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1640 3.2e-05 512 0.89 420 725760 31.5058 16.7079 215.832 522.917 787.16 787.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1640 3.2e-05 512 0.89 420 724992 31.3583 16.6502 206.305 522.564 777.067 777.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1640 3.2e-05 512 0.89 420 724992 31.588 16.6775 242.572 523.348 814.381 814.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1640 3.2e-05 512 0.89 420 729600 31.3905 16.7146 245.605 524.328 818.23 818.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1640 3.2e-05 512 0.89 420 720896 31.5948 16.6597 219.303 522.648 790.403 790.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1640 3.2e-05 512 0.89 420 730112 31.3735 16.676 179.482 523.374 751.107 751.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1640 3.2e-05 512 0.89 420 729600 31.4195 16.7185 189.007 524.161 761.498 761.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1640 3.2e-05 512 0.89 420 729600 31.4069 16.6951 176.488 523.392 748.178 748.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1640 3.2e-05 512 0.89 420 729344 31.3693 16.7012 180.754 523.372 752.395 752.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1640 3.2e-05 512 0.89 420 729088 31.3322 16.6708 181.558 523.476 753.224 753.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1640 3.2e-05 512 0.89 420 730368 31.3436 16.7163 224.937 523.917 797.108 797.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1640 3.2e-05 512 0.89 420 728064 31.2615 16.6863 156.922 522.42 727.478 727.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1640 3.2e-05 512 0.89 420 729600 31.3144 16.724 216.035 523.699 787.972 788.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1640 3.2e-05 512 0.89 420 727040 31.2076 16.6506 151.748 522.809 722.612 722.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1640 3.2e-05 512 0.89 420 728064 31.3553 16.6771 201.874 523.915 774.013 774.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1640 3.2e-05 512 0.89 420 724992 31.6261 16.6728 144.708 524.117 717.316 717.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1640 3.2e-05 512 0.89 420 729600 31.3995 16.7242 211.463 523.771 783.558 783.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1640 3.2e-05 512 0.89 420 729600 31.4001 16.7158 150.089 524.346 722.742 722.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1640 3.2e-05 512 0.89 420 727552 31.1482 16.6687 270.103 522.158 840.275 840.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1640 3.2e-05 512 0.89 420 723968 31.0089 16.614 176.687 519.465 743.966 744.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1640 3.2e-05 512 0.89 420 725760 31.4892 16.7096 258.746 522.918 830.054 830.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1640 3.2e-05 512 0.89 420 721920 31.2968 16.646 174.24 520.865 743.236 743.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1640 3.2e-05 512 0.89 420 724992 31.3127 16.6516 250.532 522.45 821.143 821.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1640 3.2e-05 512 0.89 420 720896 31.6087 16.6558 167.598 522.649 738.704 738.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1640 3.2e-05 512 0.89 420 724992 31.5733 16.6794 216.923 523.363 788.736 788.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1640 3.2e-05 512 0.89 420 712704 31.7381 16.6133 151.422 519.428 719.394 719.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1640 3.2e-05 512 0.89 420 729600 31.3909 16.7178 228.649 523.905 800.856 801.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1640 3.2e-05 512 0.89 420 729600 31.3583 18.0948 162.754 524.341 736.742 736.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1640 3.2e-05 512 0.89 432 723968 31.7565 16.6813 184.158 523.826 756.615 756.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1640 3.2e-05 512 0.89 432 724480 31.8062 16.7166 181.572 524.17 754.461 754.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1640 3.2e-05 512 0.89 432 723456 31.7568 16.6967 180.153 523.628 752.432 752.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1640 3.2e-05 512 0.89 432 721920 31.7097 16.6733 120.559 523.423 692.557 692.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1640 3.2e-05 512 0.89 432 723968 31.6333 16.7097 208.952 522.866 780.358 780.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1640 3.2e-05 512 0.89 432 720384 31.624 16.666 132.319 522.214 703.013 703.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1640 3.2e-05 512 0.89 432 722944 31.7212 16.6675 201.92 523.892 774.395 774.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1640 3.2e-05 512 0.89 432 720896 31.6045 16.6544 134.394 522.498 705.338 705.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1640 3.2e-05 512 0.89 432 723456 31.8043 16.7257 221.171 524.418 794.309 794.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1640 3.2e-05 512 0.89 432 718848 31.7765 16.6789 154.216 522.337 725.206 725.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1640 3.2e-05 512 0.89 432 724480 31.6739 16.707 210.105 523.733 782.413 782.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1640 3.2e-05 512 0.89 432 721920 31.5014 16.6464 150.895 522.53 721.764 721.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1640 3.2e-05 512 0.89 432 721920 31.7009 16.6789 269.661 523.913 842.15 842.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1640 3.2e-05 512 0.89 432 718848 31.9158 16.6748 174.281 523.923 746.993 747.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1640 3.2e-05 512 0.89 432 723200 31.7791 16.7295 266.753 523.726 839.181 839.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1640 3.2e-05 512 0.89 432 723200 31.7804 16.7137 180.502 523.76 752.95 753.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1640 3.2e-05 512 0.89 432 720384 31.6026 16.6648 259.013 522.145 829.616 829.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1640 3.2e-05 512 0.89 432 716800 31.4947 16.6163 171.079 519.869 739.25 739.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1640 3.2e-05 512 0.89 432 721920 31.7343 16.7033 254.222 523.353 826.208 826.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1640 3.2e-05 512 0.89 432 714240 31.7766 16.6513 163.091 520.856 732.568 732.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1640 3.2e-05 512 0.89 432 720896 31.585 16.6608 242.338 522.07 812.848 812.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1640 3.2e-05 512 0.89 432 720896 31.6223 16.6462 163.258 522.64 734.363 734.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1640 3.2e-05 512 0.89 425 731136 31.2344 16.6749 200.996 523.453 772.554 772.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1640 3.2e-05 512 0.89 425 732160 31.3513 16.7158 169.642 523.806 741.712 741.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1640 3.2e-05 512 0.89 425 732160 31.2451 16.7031 124.806 523.715 696.661 696.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1640 3.2e-05 512 0.89 425 731136 31.288 16.7014 180.929 523.38 752.498 752.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1640 3.2e-05 512 0.89 425 731136 31.2252 16.6817 117.042 523.389 688.531 688.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1640 3.2e-05 512 0.89 425 729344 31.3396 16.7137 194.468 523.265 765.975 766.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1640 3.2e-05 512 0.89 425 727552 31.187 16.6748 123.506 521.704 693.272 693.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1640 3.2e-05 512 0.89 425 731136 31.2064 16.6691 202.896 523.891 774.852 774.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1640 3.2e-05 512 0.89 425 729088 31.0906 16.6541 135.049 522.142 705.128 705.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1640 3.2e-05 512 0.89 425 730368 31.3922 16.7206 214.281 523.993 786.579 786.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1640 3.2e-05 512 0.89 425 728064 31.2708 16.6797 153.778 522.856 724.784 724.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1640 3.2e-05 512 0.89 425 732160 31.2163 16.7051 208.801 524.116 781.037 781.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1640 3.2e-05 512 0.89 425 727040 31.2111 16.6502 146.698 522.088 716.837 716.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1640 3.2e-05 512 0.89 425 731136 31.1654 16.6756 256.589 523.906 828.534 828.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1640 3.2e-05 512 0.89 425 731136 31.2024 16.6789 171.742 523.466 743.286 743.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1640 3.2e-05 512 0.89 425 729600 31.3747 16.7307 255.553 524.199 828.052 828.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1640 3.2e-05 512 0.89 425 729600 31.4021 16.7158 171.423 524.265 743.994 744.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1640 3.2e-05 512 0.89 425 727552 31.1417 16.6639 245.042 521.795 814.845 815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1640 3.2e-05 512 0.89 425 723968 31.0183 16.6062 162.169 519.817 729.805 729.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1640 3.2e-05 512 0.89 425 729600 31.3031 16.7058 241.327 522.88 812.407 812.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1640 3.2e-05 512 0.89 425 721920 31.295 16.6469 158.32 520.421 726.878 727.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1640 3.2e-05 512 0.89 425 729088 31.0922 16.6568 230.3 521.975 800.216 800.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1640 3.2e-05 512 0.89 425 729088 31.1241 16.6489 162.028 522.231 732.225 732.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1640 3.2e-05 512 0.89 416 723968 31.7138 16.6705 167.48 523.872 739.927 740.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1640 3.2e-05 512 0.89 416 722944 31.7485 16.6749 151.246 523.393 723.255 723.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1640 3.2e-05 512 0.89 416 724480 31.8175 16.7167 169.057 524.223 742.007 742.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1640 3.2e-05 512 0.89 416 724480 31.7055 16.7047 113.524 523.829 685.949 686.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1640 3.2e-05 512 0.89 416 723456 31.7348 16.7007 182.786 523.883 755.297 755.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1640 3.2e-05 512 0.89 416 721920 31.7414 16.6697 118.694 523.85 691.143 691.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1640 3.2e-05 512 0.89 416 722176 31.7606 16.7039 179.603 522.872 751.134 751.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1640 3.2e-05 512 0.89 416 720384 31.6319 16.6736 115.526 521.6 685.621 685.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1640 3.2e-05 512 0.89 416 720384 31.7823 16.7076 95.7245 523.038 667.444 667.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1640 3.2e-05 512 0.89 416 722944 31.7294 16.681 183.249 523.896 755.755 755.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1640 3.2e-05 512 0.89 416 720896 31.6135 16.6523 124.301 522.499 695.253 695.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1640 3.2e-05 512 0.89 416 718848 31.9115 16.6814 102.79 523.476 675.048 675.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1640 3.2e-05 512 0.89 416 723456 31.7648 16.7178 260.574 524.406 833.653 833.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1640 3.2e-05 512 0.89 416 718848 31.7571 16.6813 167.383 522.296 738.312 738.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1640 3.2e-05 512 0.89 416 711936 31.8531 16.6441 137.038 519.374 705.101 705.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1640 3.2e-05 512 0.89 416 724480 31.6448 16.7042 245.491 524.14 818.168 818.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1640 3.2e-05 512 0.89 416 721920 31.4968 16.6516 164.407 522.456 735.202 735.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1640 3.2e-05 512 0.89 416 714240 31.7784 16.6503 137.045 520.773 706.446 706.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1640 3.2e-05 512 0.89 416 721920 31.7179 16.6713 229.865 523.851 802.301 802.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1640 3.2e-05 512 0.89 416 718848 31.9085 16.6779 151.069 523.41 723.262 723.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1640 3.2e-05 512 0.89 416 709632 31.8588 16.6194 129.623 519.934 698.224 698.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1640 3.2e-05 512 0.89 416 723200 31.7824 16.7275 229.592 523.843 802.135 802.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1640 3.2e-05 512 0.89 416 723200 31.7939 16.7158 159.678 523.857 732.238 732.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1640 3.2e-05 512 0.89 416 720000 31.7553 16.7013 132.67 521.616 702.938 703.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1640 3.2e-05 512 0.89 416 720384 31.6093 16.6728 220.62 521.707 790.805 790.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1640 3.2e-05 512 0.89 416 716800 31.4823 16.6154 153.154 519.387 720.835 720.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1640 3.2e-05 512 0.89 416 709632 31.9243 16.6264 126.143 519.457 694.342 694.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1640 3.2e-05 512 0.89 416 721920 31.7347 16.7076 215.048 523.412 787.09 787.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1640 3.2e-05 512 0.89 416 714240 31.7789 16.6527 154 520.923 723.549 723.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1640 3.2e-05 512 0.89 416 714240 31.6156 16.6605 128.032 518.301 694.802 694.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1640 3.2e-05 512 0.89 416 720896 31.5892 16.6539 217.789 522.449 788.68 788.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1640 3.2e-05 512 0.89 416 720896 31.6262 16.6543 149.034 522.198 719.706 719.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1640 3.2e-05 512 0.89 416 712704 31.745 16.6155 131.716 524.588 704.853 704.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1640 3.2e-05 512 0.89 440 720896 31.8367 16.6789 179.383 523.378 751.48 751.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1640 3.2e-05 512 0.89 440 720896 31.8404 16.6787 130.209 523.826 702.75 702.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1640 3.2e-05 512 0.89 440 721920 31.8564 16.714 197.663 524.218 770.643 770.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1640 3.2e-05 512 0.89 440 721920 31.7884 16.6994 134.659 523.83 707.172 707.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1640 3.2e-05 512 0.89 440 718080 31.9535 16.7055 111.913 522.917 683.679 683.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1640 3.2e-05 512 0.89 440 720384 31.8873 16.6934 183.526 523.833 756.133 756.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1640 3.2e-05 512 0.89 440 718848 31.8823 16.6824 120.529 523.851 693.126 693.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1640 3.2e-05 512 0.89 440 718848 31.7673 16.6842 100.35 522.414 671.405 671.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1640 3.2e-05 512 0.89 440 720384 31.7811 16.7131 261.731 523.275 833.69 833.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1640 3.2e-05 512 0.89 440 716800 31.7892 16.6726 168.143 522.15 738.945 739.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1640 3.2e-05 512 0.89 440 720384 31.8074 16.7137 138.074 522.96 709.761 709.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1640 3.2e-05 512 0.89 440 720896 31.7713 16.6769 245.893 523.835 818.364 818.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1640 3.2e-05 512 0.89 440 716800 31.8423 16.6461 160.094 521.971 730.746 730.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1640 3.2e-05 512 0.89 440 718848 31.9187 16.6744 129.827 523.352 701.968 702.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1640 3.2e-05 512 0.89 440 721152 31.8753 16.7208 251.33 524.354 824.472 824.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1640 3.2e-05 512 0.89 440 718848 31.7513 16.6759 165.729 522.636 736.984 737.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1640 3.2e-05 512 0.89 440 711936 31.851 16.6463 143.457 519.873 712.02 712.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1640 3.2e-05 512 0.89 440 709632 31.8703 16.6113 128.171 519.414 696.256 696.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1640 3.2e-05 512 0.89 440 721920 31.7492 16.7021 238.998 523.748 811.398 811.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1640 3.2e-05 512 0.89 440 716800 31.8037 16.6519 162.311 521.994 732.953 733.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1640 3.2e-05 512 0.89 440 714240 31.7656 16.6418 135.905 520.908 705.408 705.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1640 3.2e-05 512 0.89 440 716800 31.8327 16.6561 130.952 522.196 701.824 701.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1640 3.2e-05 512 0.89 440 718848 31.8767 16.676 223.075 523.408 795.235 795.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1640 3.2e-05 512 0.89 440 718848 31.9305 16.6704 158.767 523.475 731.035 731.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1640 3.2e-05 512 0.89 440 709632 31.8505 16.6236 131.001 519.868 699.537 699.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1640 3.2e-05 512 0.89 440 712704 31.7434 16.6139 123.297 519.386 691.231 691.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1640 3.2e-05 512 0.89 440 720000 31.9702 16.7264 231.32 524.197 804.41 804.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1640 3.2e-05 512 0.89 440 716800 32.1505 16.7137 158.405 523.832 731.301 731.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1640 3.2e-05 512 0.89 440 710400 32.2551 16.6953 135.631 521.68 706.462 706.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1640 3.2e-05 512 0.89 440 716800 32.095 16.703 125.99 524.481 699.457 699.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1640 3.2e-05 512 0.89 432 717824 31.9543 16.6757 196.028 523.868 768.717 768.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1640 3.2e-05 512 0.89 432 716800 32.0371 16.6692 145.833 523.262 717.991 718.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1640 3.2e-05 512 0.89 432 715776 32.0616 16.6716 171.131 523.857 743.913 744.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1640 3.2e-05 512 0.89 432 718080 32.1089 16.7193 185.958 523.709 758.69 758.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1640 3.2e-05 512 0.89 432 716800 32.0619 16.6962 122.114 523.841 694.905 695.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1640 3.2e-05 512 0.89 432 714240 32.1828 16.7134 105.49 522.918 677.497 677.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1640 3.2e-05 512 0.89 432 717312 32.0268 16.6994 256.498 523.819 829.239 829.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1640 3.2e-05 512 0.89 432 715776 32.0529 16.6766 166.247 523.414 738.586 738.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1640 3.2e-05 512 0.89 432 714240 32.0256 16.683 134.912 522.865 706.675 706.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1640 3.2e-05 512 0.89 432 712704 32.2382 16.6789 121.181 523.556 693.845 693.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1640 3.2e-05 512 0.89 432 716800 32.0164 16.7012 239.847 523.26 812.016 812.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1640 3.2e-05 512 0.89 432 713216 31.991 16.6727 156.554 521.796 727.211 727.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1640 3.2e-05 512 0.89 432 715008 32.1319 16.7035 127.674 523.033 699.732 699.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1640 3.2e-05 512 0.89 432 709632 31.8396 16.6101 114.56 519.388 682.59 682.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1640 3.2e-05 512 0.89 432 716800 32.0008 16.683 238.323 523.774 810.974 811.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1640 3.2e-05 512 0.89 432 712704 32.0471 16.6441 151.497 522.068 722.44 722.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1640 3.2e-05 512 0.89 432 712704 32.2579 16.6712 128.019 523.478 700.635 700.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1640 3.2e-05 512 0.89 432 712704 32.0489 16.6507 112.614 522.647 684.159 684.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1640 3.2e-05 512 0.89 432 718848 32.0211 16.7175 230.121 523.844 802.891 803.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1640 3.2e-05 512 0.89 432 714240 32.0532 16.683 160.078 522.369 731.37 731.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1640 3.2e-05 512 0.89 432 711936 31.8559 16.6505 135.249 519.868 703.825 703.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1640 3.2e-05 512 0.89 432 709632 31.8689 16.6134 133.603 519.425 701.703 701.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1640 3.2e-05 512 0.89 432 716800 32.0397 16.7009 226.151 523.824 798.911 799.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1640 3.2e-05 512 0.89 432 711680 32.0363 16.6496 161.007 527.206 737.095 737.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1640 3.2e-05 512 0.89 432 706560 32.1468 16.6509 133.757 520.919 703.665 703.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1640 3.2e-05 512 0.89 432 706560 32.4042 16.6559 125.038 522.194 696.483 696.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1640 3.2e-05 512 0.89 450 729088 31.2957 16.6681 200.227 523.737 772.122 772.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1640 3.2e-05 512 0.89 450 729088 31.3221 16.6667 143.931 523.888 716 716.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1640 3.2e-05 512 0.89 450 728064 31.3581 16.6769 157.664 523.429 729.322 729.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1640 3.2e-05 512 0.89 450 729600 40.3375 16.7178 186.259 523.638 767.15 767.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1640 3.2e-05 512 0.89 450 729600 31.3281 16.7055 120.329 524.184 692.74 692.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1640 3.2e-05 512 0.89 450 725760 31.491 16.7055 104.899 523.561 676.847 676.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1640 3.2e-05 512 0.89 450 727040 31.1784 16.6523 102.233 522.083 672.341 672.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1640 3.2e-05 512 0.89 450 728064 31.3841 16.6955 249.819 523.363 821.455 821.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1640 3.2e-05 512 0.89 450 728064 31.342 16.6792 160.194 523.916 732.321 732.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1640 3.2e-05 512 0.89 450 723456 31.512 16.6769 130.078 522.809 701.262 701.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1640 3.2e-05 512 0.89 450 724992 31.6151 16.6831 119.002 523.865 691.356 691.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1640 3.2e-05 512 0.89 450 727552 31.3965 16.7076 230.028 523.319 801.647 801.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1640 3.2e-05 512 0.89 450 723968 31.3611 16.6706 152.223 521.706 722.151 722.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1640 3.2e-05 512 0.89 450 725760 31.4955 16.7007 123.607 523.292 695.291 695.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1640 3.2e-05 512 0.89 450 716800 31.4796 16.616 109.842 519.418 677.548 677.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1640 3.2e-05 512 0.89 450 729088 31.3052 16.6728 234.935 523.278 806.39 806.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1640 3.2e-05 512 0.89 450 724992 31.3493 16.6453 150.824 522.073 721.078 721.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1640 3.2e-05 512 0.89 450 724992 31.6237 16.6823 128.505 523.57 700.571 700.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1640 3.2e-05 512 0.89 450 720896 31.6159 16.6556 113.221 522.233 683.919 684.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1640 3.2e-05 512 0.89 450 728064 31.4927 16.7245 237.576 524.497 810.49 810.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1640 3.2e-05 512 0.89 450 723456 31.5235 16.6793 167.458 522.336 738.19 738.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1640 3.2e-05 512 0.89 450 718848 31.451 16.6484 138.384 519.763 706.436 706.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1640 3.2e-05 512 0.89 450 718848 31.3528 16.6093 131.819 519.358 699.331 699.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1640 3.2e-05 512 0.89 450 714240 31.6292 16.6543 119.539 518.315 686.334 686.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1640 3.2e-05 512 0.89 450 729600 31.3282 16.7076 228.938 523.617 800.786 800.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1640 3.2e-05 512 0.89 450 727040 31.186 16.6518 159.194 522.087 729.306 729.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1640 3.2e-05 512 0.89 450 721920 31.3052 16.64 134.255 520.311 702.701 702.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1640 3.2e-05 512 0.89 450 727040 31.2477 16.6523 125.15 522.1 695.339 695.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1640 3.2e-05 512 0.89 450 729600 31.3573 16.6954 119.923 524.406 692.571 692.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1640 3.2e-05 512 0.89 420 718848 31.9203 16.6749 182.543 523.378 754.711 754.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1640 3.2e-05 512 0.89 420 718848 31.9126 16.6731 133.937 523.742 706.455 706.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1640 3.2e-05 512 0.89 420 718848 31.8705 16.6873 114.961 523.79 687.502 687.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1640 3.2e-05 512 0.89 420 716800 31.8317 16.6536 139.38 522.562 710.617 710.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1640 3.2e-05 512 0.89 420 719360 31.9574 16.7102 243.436 524.22 816.516 816.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1640 3.2e-05 512 0.89 420 719360 31.952 16.6963 157.127 524.25 730.225 730.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1640 3.2e-05 512 0.89 420 718080 31.9657 16.7115 136.366 523.407 708.64 708.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1640 3.2e-05 512 0.89 420 716800 31.7783 16.6461 118.309 522.587 689.511 689.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1640 3.2e-05 512 0.89 420 718848 31.9263 16.6882 222.465 524.032 795.306 795.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1640 3.2e-05 512 0.89 420 718848 31.8854 16.6732 148.787 523.424 720.979 721.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1640 3.2e-05 512 0.89 420 714240 32.0148 16.683 119.646 522.418 690.955 691.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1640 3.2e-05 512 0.89 420 718848 31.909 16.6773 107.784 523.484 680.048 680.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1640 3.2e-05 512 0.89 420 714240 31.7773 16.6921 99.9694 520.918 669.549 669.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1640 3.2e-05 512 0.89 420 718592 31.9176 16.7075 220.453 523.37 792.646 792.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1640 3.2e-05 512 0.89 420 716800 31.7999 16.6646 140.861 521.697 711.211 711.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1640 3.2e-05 512 0.89 420 715008 32.1278 16.7055 118.65 522.946 690.62 690.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1640 3.2e-05 512 0.89 420 709632 31.8394 16.6254 102.721 519.77 671.152 671.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1640 3.2e-05 512 0.89 420 716800 32.0326 16.7031 92.5642 523.523 665.016 665.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1640 3.2e-05 512 0.89 420 718848 31.892 16.6748 212.037 523.88 784.679 784.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1640 3.2e-05 512 0.89 420 716800 31.834 16.6535 142.606 522.558 713.856 714.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1640 3.2e-05 512 0.89 420 718848 31.9188 16.6767 119.072 523.496 691.354 691.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1640 3.2e-05 512 0.89 420 712704 32.0389 16.6564 109.403 522.545 680.84 680.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1640 3.2e-05 512 0.89 420 716800 31.8179 16.6482 100.988 522.195 671.841 671.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1640 3.2e-05 512 0.89 448 720896 31.7847 16.675 191.779 523.956 764.38 764.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1640 3.2e-05 512 0.89 448 720896 31.8147 16.6757 138.074 523.528 710.293 710.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1640 3.2e-05 512 0.89 448 718848 31.8659 16.6772 119.268 523.911 691.913 692.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1640 3.2e-05 512 0.89 448 716800 31.8231 16.6467 142.731 522.067 713.46 713.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1640 3.2e-05 512 0.89 448 721920 31.8154 16.7219 249.137 524.096 821.963 822.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1640 3.2e-05 512 0.89 448 721920 31.7808 16.6965 159.893 523.824 732.387 732.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1640 3.2e-05 512 0.89 448 718080 31.9625 16.928 137.712 522.797 709.591 709.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1640 3.2e-05 512 0.89 448 716800 31.7936 16.6531 121.512 522.473 692.619 692.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1640 3.2e-05 512 0.89 448 716800 32.1022 16.726 131.402 524.151 704.574 704.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1640 3.2e-05 512 0.89 448 720384 31.854 16.7046 228.511 523.388 800.647 800.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1640 3.2e-05 512 0.89 448 718848 31.8911 16.6788 152.368 523.917 725.053 725.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1640 3.2e-05 512 0.89 448 718848 31.785 16.6788 122.828 522.415 693.895 694.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1640 3.2e-05 512 0.89 448 718848 31.8923 16.6676 108.216 523.481 680.45 680.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1640 3.2e-05 512 0.89 448 714240 31.7392 16.6482 95.158 520.501 664.233 664.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1640 3.2e-05 512 0.89 448 720384 31.7963 16.7021 222.693 522.871 794.255 794.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1640 3.2e-05 512 0.89 448 716800 31.7823 16.6704 142.62 521.787 713.048 713.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1640 3.2e-05 512 0.89 448 720384 31.827 16.7103 120.857 523.342 692.927 693.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1640 3.2e-05 512 0.89 448 709632 31.8475 16.6092 104.595 519.465 672.705 672.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1640 3.2e-05 512 0.89 448 716800 32.0226 16.7021 94.0845 522.898 665.898 666.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1640 3.2e-05 512 0.89 448 720896 31.7933 16.6748 223.151 523.426 795.237 795.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1640 3.2e-05 512 0.89 448 716800 31.835 16.6502 148.497 522.559 719.741 719.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1640 3.2e-05 512 0.89 448 718848 31.9101 16.6776 122.949 523.467 695.197 695.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1640 3.2e-05 512 0.89 448 712704 32.0378 16.6563 112.617 522.23 683.733 683.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1640 3.2e-05 512 0.89 448 716800 31.8338 16.6564 104.916 522.569 676.167 676.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1640 3.2e-05 512 0.89 448 712704 31.744 16.6092 98.2524 519.869 666.669 666.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1640 3.2e-05 512 0.89 512 720896 32.1153 16.6996 372.876 523.709 945.596 945.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1640 3.2e-05 512 0.89 512 719872 31.8315 16.6707 238.993 523.461 811.147 811.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1640 3.2e-05 512 0.89 512 718848 31.8924 16.6778 166.144 523.403 738.308 738.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1640 3.2e-05 512 0.89 512 718848 31.8893 16.681 136.954 523.414 709.13 709.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1640 3.2e-05 512 0.89 512 716800 31.8041 16.6495 135.758 522.563 706.964 707.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1640 3.2e-05 512 0.89 512 716800 31.7699 16.6459 127.725 522.584 698.912 699.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1640 3.2e-05 512 0.89 512 718848 31.914 16.6707 119.675 523.919 692.372 692.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1640 3.2e-05 512 0.89 512 709632 31.8829 16.6093 163.225 519.392 731.302 731.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1640 3.2e-05 512 0.89 512 712704 32.0476 16.6514 162.371 522.587 733.85 734.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1640 3.2e-05 512 0.89 420 709632 31.8624 16.6215 128.653 519.237 696.568 696.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1640 3.2e-05 512 0.89 448 709632 31.8409 16.6113 131.417 519.818 699.881 700.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1640 3.2e-05 512 0.89 450 725760 31.4972 16.7035 122.082 523.029 693.504 693.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1640 3.2e-05 512 0.89 432 716800 32.2607 16.7039 326.049 522.898 898.104 898.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1640 3.2e-05 512 0.89 416 720896 31.8915 16.6601 296.005 522.066 866.822 866.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1640 3.2e-05 512 0.89 416 706560 31.589 17.2222 189.509 515.508 754.028 754.193
