{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1673176792505 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1673176792505 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 08 14:49:52 2023 " "Processing started: Sun Jan 08 14:49:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1673176792505 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1673176792505 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ARM -c ARM " "Command: quartus_map --read_settings_files=on --write_settings_files=off ARM -c ARM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1673176792505 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1673176792937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb.v 1 1 " "Found 1 design units, including 1 entities, in source file wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB " "Found entity 1: WB" {  } { { "WB.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/WB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176792994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673176792994 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Sram_Controller.v(42) " "Verilog HDL information at Sram_Controller.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/Sram_Controller.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1673176792997 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sram_Controller.v(137) " "Verilog HDL warning at Sram_Controller.v(137): extended using \"x\" or \"z\"" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/Sram_Controller.v" 137 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1673176792998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sram_Controller " "Found entity 1: Sram_Controller" {  } { { "Sram_Controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/Sram_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176792998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673176792998 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM.v(11) " "Verilog HDL warning at SRAM.v(11): extended using \"x\" or \"z\"" {  } { { "SRAM.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/SRAM.v" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1673176793001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.v 1 1 " "Found 1 design units, including 1 entities, in source file sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "SRAM.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/SRAM.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176793001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673176793001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB " "Found entity 1: MEM_WB" {  } { { "MEM_WB.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/MEM_WB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176793005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673176793005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Found entity 1: MEM" {  } { { "MEM.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/MEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176793009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673176793009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "IF_ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/IF_ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176793013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673176793013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if.v 5 5 " "Found 5 design units, including 5 entities, in source file if.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF " "Found entity 1: IF" {  } { { "IF.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/IF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176793019 ""} { "Info" "ISGN_ENTITY_NAME" "2 Adder " "Found entity 2: Adder" {  } { { "IF.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/IF.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176793019 ""} { "Info" "ISGN_ENTITY_NAME" "3 inst_mem " "Found entity 3: inst_mem" {  } { { "IF.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/IF.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176793019 ""} { "Info" "ISGN_ENTITY_NAME" "4 IF_MUX " "Found entity 4: IF_MUX" {  } { { "IF.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/IF.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176793019 ""} { "Info" "ISGN_ENTITY_NAME" "5 PC_reg " "Found entity 5: PC_reg" {  } { { "IF.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/IF.v" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176793019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673176793019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_exe.v 1 1 " "Found 1 design units, including 1 entities, in source file id_exe.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EXE " "Found entity 1: ID_EXE" {  } { { "ID_EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/ID_EXE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176793023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673176793023 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 ID.v(189) " "Verilog HDL Expression warning at ID.v(189): truncated literal to match 4 bits" {  } { { "ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/ID.v" 189 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1673176793028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id.v 8 8 " "Found 8 design units, including 8 entities, in source file id.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176793030 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg_file " "Found entity 2: reg_file" {  } { { "ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/ID.v" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176793030 ""} { "Info" "ISGN_ENTITY_NAME" "3 ID_controlUnit " "Found entity 3: ID_controlUnit" {  } { { "ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/ID.v" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176793030 ""} { "Info" "ISGN_ENTITY_NAME" "4 Condition_Check " "Found entity 4: Condition_Check" {  } { { "ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/ID.v" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176793030 ""} { "Info" "ISGN_ENTITY_NAME" "5 Not_1_bit " "Found entity 5: Not_1_bit" {  } { { "ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/ID.v" 260 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176793030 ""} { "Info" "ISGN_ENTITY_NAME" "6 Or_1_bit " "Found entity 6: Or_1_bit" {  } { { "ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/ID.v" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176793030 ""} { "Info" "ISGN_ENTITY_NAME" "7 Mux2_4_bit " "Found entity 7: Mux2_4_bit" {  } { { "ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/ID.v" 268 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176793030 ""} { "Info" "ISGN_ENTITY_NAME" "8 Mux2_9_bit " "Found entity 8: Mux2_9_bit" {  } { { "ID.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/ID.v" 272 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176793030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673176793030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_detection_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard_detection_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_Detection_Unit " "Found entity 1: hazard_Detection_Unit" {  } { { "hazard_Detection_Unit.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/hazard_Detection_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176793035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673176793035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file exe_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXE_MEM " "Found entity 1: EXE_MEM" {  } { { "EXE_MEM.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/EXE_MEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176793038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673176793038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exe.v 6 6 " "Found 6 design units, including 6 entities, in source file exe.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXE " "Found entity 1: EXE" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/EXE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176793042 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALU " "Found entity 2: ALU" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/EXE.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176793042 ""} { "Info" "ISGN_ENTITY_NAME" "3 Status_Register " "Found entity 3: Status_Register" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/EXE.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176793042 ""} { "Info" "ISGN_ENTITY_NAME" "4 Adder_32_EXE " "Found entity 4: Adder_32_EXE" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/EXE.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176793042 ""} { "Info" "ISGN_ENTITY_NAME" "5 Or_1_bit_EXE " "Found entity 5: Or_1_bit_EXE" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/EXE.v" 118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176793042 ""} { "Info" "ISGN_ENTITY_NAME" "6 Val_2Generate " "Found entity 6: Val_2Generate" {  } { { "EXE.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/EXE.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176793042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673176793042 ""}
{ "Error" "EVRFX_VERI_BAD_DIRECTIVE" "cache_controller.v(35) " "Verilog HDL Compiler Directive error at cache_controller.v(35): missing Compiler Directive" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 35 0 0 } }  } 0 10108 "Verilog HDL Compiler Directive error at %1!s!: missing Compiler Directive" 0 0 "Quartus II" 0 -1 1673176793045 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\]\";  expecting an operand cache_controller.v(35) " "Verilog HDL syntax error at cache_controller.v(35) near text \"\]\";  expecting an operand" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 35 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1673176793045 ""}
{ "Error" "EVRFX_VERI_BAD_DIRECTIVE" "cache_controller.v(36) " "Verilog HDL Compiler Directive error at cache_controller.v(36): missing Compiler Directive" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 36 0 0 } }  } 0 10108 "Verilog HDL Compiler Directive error at %1!s!: missing Compiler Directive" 0 0 "Quartus II" 0 -1 1673176793046 ""}
{ "Error" "EVRFX_VERI_BAD_DIRECTIVE" "cache_controller.v(40) " "Verilog HDL Compiler Directive error at cache_controller.v(40): missing Compiler Directive" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 40 0 0 } }  } 0 10108 "Verilog HDL Compiler Directive error at %1!s!: missing Compiler Directive" 0 0 "Quartus II" 0 -1 1673176793046 ""}
{ "Error" "EVRFX_VERI_BAD_DIRECTIVE" "cache_controller.v(41) " "Verilog HDL Compiler Directive error at cache_controller.v(41): missing Compiler Directive" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 41 0 0 } }  } 0 10108 "Verilog HDL Compiler Directive error at %1!s!: missing Compiler Directive" 0 0 "Quartus II" 0 -1 1673176793046 ""}
{ "Error" "EVRFX_VERI_BAD_DIRECTIVE" "cache_controller.v(48) " "Verilog HDL Compiler Directive error at cache_controller.v(48): missing Compiler Directive" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 48 0 0 } }  } 0 10108 "Verilog HDL Compiler Directive error at %1!s!: missing Compiler Directive" 0 0 "Quartus II" 0 -1 1673176793046 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\]\";  expecting an operand cache_controller.v(48) " "Verilog HDL syntax error at cache_controller.v(48) near text \"\]\";  expecting an operand" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 48 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1673176793046 ""}
{ "Error" "EVRFX_VERI_BAD_DIRECTIVE" "cache_controller.v(51) " "Verilog HDL Compiler Directive error at cache_controller.v(51): missing Compiler Directive" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 51 0 0 } }  } 0 10108 "Verilog HDL Compiler Directive error at %1!s!: missing Compiler Directive" 0 0 "Quartus II" 0 -1 1673176793046 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\]\";  expecting an operand cache_controller.v(51) " "Verilog HDL syntax error at cache_controller.v(51) near text \"\]\";  expecting an operand" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 51 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1673176793046 ""}
{ "Error" "EVRFX_VERI_BAD_DIRECTIVE" "cache_controller.v(54) " "Verilog HDL Compiler Directive error at cache_controller.v(54): missing Compiler Directive" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 54 0 0 } }  } 0 10108 "Verilog HDL Compiler Directive error at %1!s!: missing Compiler Directive" 0 0 "Quartus II" 0 -1 1673176793046 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\]\";  expecting an operand cache_controller.v(54) " "Verilog HDL syntax error at cache_controller.v(54) near text \"\]\";  expecting an operand" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 54 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1673176793046 ""}
{ "Error" "EVRFX_VERI_BAD_DIRECTIVE" "cache_controller.v(100) " "Verilog HDL Compiler Directive error at cache_controller.v(100): missing Compiler Directive" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 100 0 0 } }  } 0 10108 "Verilog HDL Compiler Directive error at %1!s!: missing Compiler Directive" 0 0 "Quartus II" 0 -1 1673176793046 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\]\";  expecting an operand cache_controller.v(100) " "Verilog HDL syntax error at cache_controller.v(100) near text \"\]\";  expecting an operand" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 100 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1673176793046 ""}
{ "Error" "EVRFX_VERI_BAD_DIRECTIVE" "cache_controller.v(101) " "Verilog HDL Compiler Directive error at cache_controller.v(101): missing Compiler Directive" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 101 0 0 } }  } 0 10108 "Verilog HDL Compiler Directive error at %1!s!: missing Compiler Directive" 0 0 "Quartus II" 0 -1 1673176793046 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\]\";  expecting an operand cache_controller.v(101) " "Verilog HDL syntax error at cache_controller.v(101) near text \"\]\";  expecting an operand" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 101 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1673176793046 ""}
{ "Error" "EVRFX_VERI_BAD_DIRECTIVE" "cache_controller.v(102) " "Verilog HDL Compiler Directive error at cache_controller.v(102): missing Compiler Directive" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 102 0 0 } }  } 0 10108 "Verilog HDL Compiler Directive error at %1!s!: missing Compiler Directive" 0 0 "Quartus II" 0 -1 1673176793047 ""}
{ "Error" "EVRFX_VERI_BAD_DIRECTIVE" "cache_controller.v(109) " "Verilog HDL Compiler Directive error at cache_controller.v(109): missing Compiler Directive" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 109 0 0 } }  } 0 10108 "Verilog HDL Compiler Directive error at %1!s!: missing Compiler Directive" 0 0 "Quartus II" 0 -1 1673176793047 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\]\";  expecting an operand cache_controller.v(109) " "Verilog HDL syntax error at cache_controller.v(109) near text \"\]\";  expecting an operand" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 109 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1673176793047 ""}
{ "Error" "EVRFX_VERI_BAD_DIRECTIVE" "cache_controller.v(111) " "Verilog HDL Compiler Directive error at cache_controller.v(111): missing Compiler Directive" {  } { { "cache_controller.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/cache_controller.v" 111 0 0 } }  } 0 10108 "Verilog HDL Compiler Directive error at %1!s!: missing Compiler Directive" 0 0 "Quartus II" 0 -1 1673176793047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file cache_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673176793047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.v 1 1 " "Found 1 design units, including 1 entities, in source file arm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ARM " "Found entity 1: ARM" {  } { { "ARM.v" "" { Text "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/ARM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1673176793051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1673176793051 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/output_files/ARM.map.smsg " "Generated suppressed messages file C:/Users/iman/Desktop/DLD2/ARM-WithSRAM-WithCache_FPGA/output_files/ARM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1673176793088 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4580 " "Peak virtual memory: 4580 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1673176793157 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jan 08 14:49:53 2023 " "Processing ended: Sun Jan 08 14:49:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1673176793157 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1673176793157 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1673176793157 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1673176793157 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 1  " "Quartus II Full Compilation was unsuccessful. 21 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1673176793776 ""}
