
---------- Begin Simulation Statistics ----------
final_tick                               81939689380500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  54407                       # Simulator instruction rate (inst/s)
host_mem_usage                                 793504                       # Number of bytes of host memory used
host_op_rate                                    87266                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   183.80                       # Real time elapsed on the host
host_tick_rate                               14260749                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      16039482                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002621                       # Number of seconds simulated
sim_ticks                                  2621123000                       # Number of ticks simulated
system.cpu.committedInsts                          11                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          16                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   20                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    16                       # Number of integer alu accesses
system.cpu.num_int_insts                           16                       # number of integer instructions
system.cpu.num_int_register_reads                  43                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 14                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         9     56.25%     56.25% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::MemRead                        5     31.25%     87.50% # Class of executed instruction
system.cpu.op_class::MemWrite                       2     12.50%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           36                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2768                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       645041                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        20728                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       862641                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       499831                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       645041                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       145210                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          946445                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           40991                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         2852                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14092742                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          7121130                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        20755                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             716889                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1257726                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      1259336                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16039466                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      5063729                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.167521                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.117151                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       790421     15.61%     15.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1880921     37.14%     52.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       417379      8.24%     61.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       201657      3.98%     64.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       152647      3.01%     67.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       173581      3.43%     71.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       147264      2.91%     74.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        42133      0.83%     75.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1257726     24.84%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      5063729                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            1422468                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        32268                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14820827                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3605608                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        95096      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9834473     61.31%     61.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        85136      0.53%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        32304      0.20%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        21092      0.13%     62.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       328288      2.05%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       126484      0.79%     65.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       158973      0.99%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift        63276      0.39%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     66.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       107593      0.67%     67.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           32      0.00%     67.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       150578      0.94%     68.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        21316      0.13%     68.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        11022      0.07%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3381319     21.08%     89.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1397848      8.72%     98.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       224289      1.40%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          347      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16039466                       # Class of committed instruction
system.switch_cpus.commit.refs                5003803                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16039466                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.524223                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.524223                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       2329322                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       17652742                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           552881                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1569860                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          20975                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        759546                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3696494                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                    61                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1412384                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                    78                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              946445                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            857302                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               4340075                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          4061                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10970991                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          164                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           41950                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.180543                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       871351                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       540822                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.092812                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      5232592                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.419802                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.554947                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2421916     46.29%     46.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           133826      2.56%     48.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           104612      2.00%     50.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           149267      2.85%     53.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           180528      3.45%     57.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           342551      6.55%     63.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           169228      3.23%     66.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           191972      3.67%     70.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1538692     29.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      5232592                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           2747099                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          1369404                       # number of floating regfile writes
system.switch_cpus.idleCycles                    9633                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        34295                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           781964                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.202295                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5103307                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1412384                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          149016                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3724150                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          677                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1430047                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     17298848                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3690923                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        35279                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      16787150                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            115                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         18312                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          20975                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         18444                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          133                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       383338                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           47                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          257                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       118525                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        31847                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          257                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        28708                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         5587                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          26964133                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              16769198                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.498526                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          13442313                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.198870                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               16776445                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         29053455                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        13104164                       # number of integer regfile writes
system.switch_cpus.ipc                       1.907587                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.907587                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       100228      0.60%      0.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10416254     61.92%     62.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        86854      0.52%     63.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        35078      0.21%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        21092      0.13%     63.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       342987      2.04%     65.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       129422      0.77%     66.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       161129      0.96%     67.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift        63354      0.38%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       139052      0.83%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp           49      0.00%     68.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       176478      1.05%     69.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        23360      0.14%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        13125      0.08%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3419391     20.33%     89.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1414112      8.41%     98.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       279992      1.66%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite          480      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       16822437                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         1587988                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      3152924                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1547534                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1900590                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              198899                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011823                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          118266     59.46%     59.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     59.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu             97      0.05%     59.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     59.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt           3350      1.68%     61.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            26      0.01%     61.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     61.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     61.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            3      0.00%     61.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     61.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     61.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     61.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         2350      1.18%     62.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     62.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     62.39% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt         9873      4.96%     67.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     67.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     67.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     67.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     67.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     67.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     67.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     67.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     67.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     67.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     67.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     67.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     67.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     67.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     67.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     67.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     67.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     67.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     67.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     67.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          56700     28.51%     95.86% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           409      0.21%     96.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead         7825      3.93%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       15333120                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     35998612                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     15221664                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     16657816                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           17298834                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          16822437                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           14                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1259302                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        75179                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1778099                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      5232592                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.214934                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.235509                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       691262     13.21%     13.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       613895     11.73%     24.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       880723     16.83%     41.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       847702     16.20%     57.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       720064     13.76%     71.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       619136     11.83%     83.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       347963      6.65%     90.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       254500      4.86%     95.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       257347      4.92%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      5232592                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.209026                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              857330                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    44                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       335355                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       286900                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3724150                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1430047                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6739654                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  5242225                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          201743                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20732556                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         139331                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           874015                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         510730                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          2631                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      54999671                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       17534572                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     22506310                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           1997907                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1234912                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          20975                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2137944                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1773616                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      3014205                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     30084851                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4197516                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             21104805                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            34767159                       # The number of ROB writes
system.switch_cpus.timesIdled                     140                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        24702                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           30                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        50553                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             30                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 81939689380500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                670                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           20                       # Transaction distribution
system.membus.trans_dist::CleanEvict               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2062                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2062                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           670                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5500                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         5500                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5500                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       176128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       176128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  176128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2732                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2732    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2732                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3537500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           14506500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   2621123000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 81939689380500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 81939689380500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 81939689380500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              6519                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        19026                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          249                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5491                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19332                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19332                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           374                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         6145                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          997                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        75407                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 76404                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        39872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2846912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2886784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              64                       # Total snoops (count)
system.tol2bus.snoopTraffic                      1280                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            25915                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001158                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.034005                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  25885     99.88%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     30      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              25915                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           44528000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          38206500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            560498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 81939689380500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          244                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        22875                       # number of demand (read+write) hits
system.l2.demand_hits::total                    23119                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          244                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        22875                       # number of overall hits
system.l2.overall_hits::total                   23119                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          129                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data         2596                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2732                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 6                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          129                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data         2596                       # number of overall misses
system.l2.overall_misses::total                  2732                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     10670000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    205854000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        216524000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     10670000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    205854000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       216524000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          373                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        25471                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                25851                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          373                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        25471                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               25851                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.345845                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.101920                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.105683                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.345845                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.101920                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.105683                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 82713.178295                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 79296.610169                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79254.758419                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 82713.178295                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 79296.610169                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79254.758419                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  20                       # number of writebacks
system.l2.writebacks::total                        20                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          129                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data         2596                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2725                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          129                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data         2596                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2725                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      9380000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    179894000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    189274000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      9380000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    179894000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    189274000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.345845                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.101920                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.105412                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.345845                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.101920                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.105412                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72713.178295                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 69296.610169                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69458.348624                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72713.178295                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 69296.610169                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69458.348624                       # average overall mshr miss latency
system.l2.replacements                             64                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        19006                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            19006                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        19006                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        19006                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          249                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              249                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          249                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          249                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        17270                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 17270                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data         2061                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2062                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    159862000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     159862000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        19331                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19332                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.106616                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.106663                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 77565.259583                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77527.643065                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         2061                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2061                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    139252000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    139252000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.106616                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.106611                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 67565.259583                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67565.259583                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          244                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                244                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          129                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              130                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     10670000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     10670000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          373                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            374                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.345845                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.347594                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 82713.178295                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82076.923077                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          129                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          129                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      9380000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      9380000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.345845                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.344920                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72713.178295                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72713.178295                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         5605                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5605                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data          535                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             540                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     45992000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     45992000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data         6140                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          6145                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.087134                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.087876                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85966.355140                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85170.370370                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          535                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          535                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     40642000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     40642000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.087134                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.087063                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75966.355140                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75966.355140                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 81939689380500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2218.639955                       # Cycle average of tags in use
system.l2.tags.total_refs                         391                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                        64                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.109375                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              81937068258000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.502553                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         1.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         5.999988                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   108.276478                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2101.860936                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000183                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000732                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.013217                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.256575                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.270830                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2678                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          129                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2549                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.326904                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    103848                       # Number of tag accesses
system.l2.tags.data_accesses                   103848                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 81939689380500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         8256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data       166144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             174848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         8256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          8320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         1280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            1280                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          129                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data         2596                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2732                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           20                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 20                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             24417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            146502                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      3149795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     63386571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              66707285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        24417                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3149795                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3174212                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         488340                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               488340                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         488340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            24417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           146502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3149795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     63386571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             67195626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        20.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       129.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples      2590.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000577000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                6087                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2725                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         20                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2725                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       20                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               83                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               95                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       9.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     26215000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   13595000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                77196250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9641.41                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28391.41                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2008                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2725                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   20                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          711                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    244.748242                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   157.792122                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   271.327342                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          256     36.01%     36.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          258     36.29%     72.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           47      6.61%     78.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           66      9.28%     88.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           11      1.55%     89.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            4      0.56%     90.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      0.70%     91.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           18      2.53%     93.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           46      6.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          711                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 174016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  174400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 1280                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        66.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     66.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2517052000                       # Total gap between requests
system.mem_ctrls.avgGap                     916958.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         8256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data       165760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3149794.954300122801                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 63240069.237498581409                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          129                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data         2596                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           20                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      4067250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data     73129000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31529.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28169.88                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2577540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1369995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             6261780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     206519040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        261563880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        786220800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1264513035                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        482.431780                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2041569500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     87360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    492183000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2499000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1328250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            13151880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     206519040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        324500430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        733222560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1281221160                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        488.806195                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1903451250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     87360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    630301250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 81937068257500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     2621112500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 81939689380500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           15                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       856884                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           856899                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           15                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       856884                       # number of overall hits
system.cpu.icache.overall_hits::total          856899                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          418                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            419                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          418                       # number of overall misses
system.cpu.icache.overall_misses::total           419                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     15497000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     15497000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     15497000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     15497000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           16                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       857302                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       857318                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           16                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       857302                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       857318                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.062500                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000488                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000489                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.062500                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000488                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000489                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 37074.162679                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 36985.680191                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 37074.162679                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 36985.680191                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          249                       # number of writebacks
system.cpu.icache.writebacks::total               249                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           45                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           45                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           45                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           45                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          373                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          373                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          373                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          373                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     13813500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13813500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     13813500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13813500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000435                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000435                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000435                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000435                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 37033.512064                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37033.512064                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 37033.512064                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37033.512064                       # average overall mshr miss latency
system.cpu.icache.replacements                    249                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           15                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       856884                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          856899                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          418                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           419                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     15497000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     15497000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           16                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       857302                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       857318                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.062500                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000488                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000489                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 37074.162679                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 36985.680191                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           45                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          373                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          373                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     13813500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13813500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000435                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000435                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 37033.512064                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37033.512064                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 81939689380500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.003780                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               41951                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               249                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            168.477912                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000032                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.003748                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          125                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          116                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.244141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1715010                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1715010                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 81939689380500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81939689380500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81939689380500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 81939689380500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81939689380500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81939689380500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 81939689380500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4684692                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4684693                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4684692                       # number of overall hits
system.cpu.dcache.overall_hits::total         4684693                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        26580                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26586                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        26580                       # number of overall misses
system.cpu.dcache.overall_misses::total         26586                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data    527255496                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    527255496                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data    527255496                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    527255496                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4711272                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4711279                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4711272                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4711279                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005642                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005643                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005642                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005643                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 19836.549887                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19832.073121                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 19836.549887                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19832.073121                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2522                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          118                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               170                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.835294                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          118                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19006                       # number of writebacks
system.cpu.dcache.writebacks::total             19006                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         1109                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1109                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         1109                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1109                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        25471                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25471                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        25471                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        25471                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data    485656496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    485656496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data    485656496                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    485656496                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005406                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005406                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005406                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005406                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 19067.036865                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19067.036865                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 19067.036865                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19067.036865                       # average overall mshr miss latency
system.cpu.dcache.replacements                  24453                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3305854                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3305854                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         7248                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7253                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    137658500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    137658500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3313102                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3313107                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002188                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002189                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 18992.618653                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18979.525713                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         1108                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1108                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         6140                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6140                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    115428000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    115428000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001853                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001853                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 18799.348534                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18799.348534                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1378838                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1378839                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        19332                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19333                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    389596996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    389596996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1398170                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1398172                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.013827                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013827                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 20152.958618                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 20151.916205                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        19331                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19331                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    370228496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    370228496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.013826                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013826                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 19152.061249                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 19152.061249                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 81939689380500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.031465                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2382246                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24453                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             97.421421                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000100                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.031365                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000031                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000031                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          153                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          723                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9448035                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9448035                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               81947114100500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  72966                       # Simulator instruction rate (inst/s)
host_mem_usage                                 794556                       # Number of bytes of host memory used
host_op_rate                                   117041                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   548.20                       # Real time elapsed on the host
host_tick_rate                               13543716                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000015                       # Number of instructions simulated
sim_ops                                      64162347                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007425                       # Number of seconds simulated
sim_ticks                                  7424720000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          163                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1090                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1818501                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        57024                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      2587505                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1494044                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1818501                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       324457                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2826501                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          117997                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         6337                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          42278629                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         21356269                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        57024                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2153726                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       3820905                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      3610048                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000004                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48122865                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     14367309                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.349470                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.128235                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1602233     11.15%     11.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5671735     39.48%     50.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1201479      8.36%     58.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       575032      4.00%     62.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       436917      3.04%     66.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       486525      3.39%     69.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       431838      3.01%     72.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       140645      0.98%     73.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3820905     26.59%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     14367309                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            4274612                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        96738                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          44462529                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10813518                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       285182      0.59%      0.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     29509200     61.32%     61.91% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       255168      0.53%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     62.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        96812      0.20%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd        63248      0.13%     62.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     62.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       984980      2.05%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     64.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt       380548      0.79%     65.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       477394      0.99%     66.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     66.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     66.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift       189744      0.39%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     67.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       324691      0.67%     67.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     67.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp           93      0.00%     67.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       453519      0.94%     68.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        63885      0.13%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     68.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult        32964      0.07%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     68.82% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10138358     21.07%     89.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      4190973      8.71%     98.60% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead       675160      1.40%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite          946      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48122865                       # Class of committed instruction
system.switch_cpus.commit.refs               15005437                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48122865                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.494981                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.494981                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       6200055                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       52732797                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1655440                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4533401                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          57634                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2402244                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            11060117                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                   115                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             4225365                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   197                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2826501                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2537974                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              12224399                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          9806                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               32767086                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          115268                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.190344                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2566741                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1612041                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                2.206621                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     14848774                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.597006                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.552943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          6433162     43.32%     43.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           409168      2.76%     46.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           326450      2.20%     48.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           445139      3.00%     51.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           554572      3.73%     55.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1021138      6.88%     61.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           503262      3.39%     65.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           576965      3.89%     69.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4578918     30.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     14848774                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads           8236232                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          4101163                       # number of floating regfile writes
system.switch_cpus.idleCycles                     666                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        98103                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2342047                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             3.383454                       # Inst execution rate
system.switch_cpus.iew.exec_refs             15268534                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            4225365                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          425324                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11138232                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            2                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         1127                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4268898                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     51732873                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      11043169                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        92139                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      50242395                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            239                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents          2080                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          57634                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles          2372                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          427                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1188257                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          107                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          723                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       324714                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        76978                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          723                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        83649                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        14454                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          80969557                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              50194538                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.497438                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          40277316                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               3.380231                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               50214321                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         86975917                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        39217270                       # number of integer regfile writes
system.switch_cpus.ipc                       2.020278                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.020278                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       299633      0.60%      0.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      31166730     61.92%     62.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       259998      0.52%     63.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     63.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       103992      0.21%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     63.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd        63248      0.13%     63.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     63.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1024662      2.04%     65.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt       387680      0.77%     66.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       482873      0.96%     67.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift       189831      0.38%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       419871      0.83%     68.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp          136      0.00%     68.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       531161      1.06%     69.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        69522      0.14%     69.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult        38711      0.08%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     10226068     20.32%     89.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      4228693      8.40%     98.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       840415      1.67%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite         1306      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       50334530                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         4754076                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      9445116                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      4638763                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      5687818                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              569244                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011309                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          342996     60.25%     60.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     60.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     60.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     60.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     60.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     60.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     60.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     60.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     60.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     60.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     60.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     60.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     60.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            414      0.07%     60.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     60.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt          10221      1.80%     62.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            69      0.01%     62.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     62.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     62.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            2      0.00%     62.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     62.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     62.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     62.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         7787      1.37%     63.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     63.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     63.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        30166      5.30%     68.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     68.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         159866     28.08%     96.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          1356      0.24%     97.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        16367      2.88%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       45850065                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    106877479                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     45555775                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     49655798                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           51732859                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          50334530                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           14                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      3610034                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       235513                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5209648                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     14848774                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     3.389810                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.179383                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1384373      9.32%      9.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1739434     11.71%     21.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2559486     17.24%     38.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2554975     17.21%     55.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2174647     14.65%     70.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1833472     12.35%     82.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1051733      7.08%     89.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       770379      5.19%     94.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       780275      5.25%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     14848774                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   3.389658                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2537974                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       982347                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       737231                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11138232                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4268898                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20162716                       # number of misc regfile reads
system.switch_cpus.numCycles                 14849440                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          480484                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62202103                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         381344                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2629257                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         958182                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          7650                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     164544146                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       52400579                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     67317996                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5930533                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        3574066                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          57634                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       5750866                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          5115943                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups      9039982                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     89900465                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12947780                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             62279317                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           103948922                       # The number of ROB writes
system.switch_cpus.timesIdled                     169                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        80057                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           77                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       160121                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             77                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   7424720000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                176                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          101                       # Transaction distribution
system.membus.trans_dist::CleanEvict               62                       # Transaction distribution
system.membus.trans_dist::ReadExReq               751                       # Transaction distribution
system.membus.trans_dist::ReadExResp              751                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           176                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2017                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         2017                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2017                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        65792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        65792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   65792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               927                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     927    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 927                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1765000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4920500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7424720000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED   7424720000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED   7424720000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   7424720000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19105                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        62668                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          664                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           16959                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            60959                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           60959                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           671                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18434                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2006                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       238179                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                240185                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        85440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9085440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9170880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             234                       # Total snoops (count)
system.tol2bus.snoopTraffic                      6464                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            80298                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000959                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.030952                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  80221     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     77      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              80298                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          143291500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         119089999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1006999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   7424720000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          664                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        78473                       # number of demand (read+write) hits
system.l2.demand_hits::total                    79137                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          664                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        78473                       # number of overall hits
system.l2.overall_hits::total                   79137                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            7                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data          920                       # number of demand (read+write) misses
system.l2.demand_misses::total                    927                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            7                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data          920                       # number of overall misses
system.l2.overall_misses::total                   927                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       749000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data     71239500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         71988500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       749000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data     71239500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        71988500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          671                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        79393                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                80064                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          671                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        79393                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               80064                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.010432                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.011588                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.011578                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.010432                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.011588                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.011578                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst       107000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 77434.239130                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77657.497303                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst       107000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 77434.239130                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77657.497303                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 101                       # number of writebacks
system.l2.writebacks::total                       101                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data          920                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               927                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data          920                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              927                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       679000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data     62039500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     62718500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       679000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data     62039500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     62718500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.010432                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.011588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.011578                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.010432                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.011588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.011578                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        97000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 67434.239130                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67657.497303                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        97000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 67434.239130                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67657.497303                       # average overall mshr miss latency
system.l2.replacements                            234                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        62567                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            62567                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        62567                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        62567                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          664                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              664                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          664                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          664                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            6                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             6                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        60208                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 60208                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          751                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 751                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     56230500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      56230500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        60959                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             60959                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.012320                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.012320                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 74874.167776                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74874.167776                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          751                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            751                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     48720500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     48720500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.012320                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.012320                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 64874.167776                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64874.167776                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          664                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                664                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst            7                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                7                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       749000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       749000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          671                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            671                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.010432                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.010432                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst       107000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total       107000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       679000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       679000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.010432                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.010432                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        97000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        97000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        18265                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             18265                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data          169                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             169                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     15009000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     15009000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        18434                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18434                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.009168                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.009168                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 88810.650888                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88810.650888                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          169                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          169                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     13319000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     13319000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.009168                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.009168                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 78810.650888                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78810.650888                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   7424720000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3336.796570                       # Cycle average of tags in use
system.l2.tags.total_refs                      210275                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3661                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     57.436493                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.275972                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.002785                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data                6                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    97.885822                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3227.631992                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000644                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000732                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.011949                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.393998                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.407324                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3427                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2963                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          424                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.418335                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    321225                       # Number of tag accesses
system.l2.tags.data_accesses                   321225                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   7424720000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data        58880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              59328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         6464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            6464                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data          920                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 927                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          101                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                101                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst        60339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data      7930265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               7990604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst        60339                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            60339                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         870605                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               870605                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         870605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst        60339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data      7930265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              8861210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        69.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         7.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples       836.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.012584277500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            4                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            4                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                3684                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                 66                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         927                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        101                       # Number of write requests accepted
system.mem_ctrls.readBursts                       927                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      101                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     84                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    32                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                99                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                53                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                89                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               46                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.62                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      9614250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    4215000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                25420500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11404.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30154.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      577                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      57                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.61                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   927                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  101                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          279                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    209.433692                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.715253                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   240.549510                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          113     40.50%     40.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          109     39.07%     79.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           18      6.45%     86.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           12      4.30%     90.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            7      2.51%     92.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            1      0.36%     93.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            1      0.36%     93.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      2.51%     96.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           11      3.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          279                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            4                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     890.250000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    156.151209                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1589.905946                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             2     50.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1     25.00%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1     25.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             4                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            4                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.500000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.477704                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev             1                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1     25.00%     25.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                3     75.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             4                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  53952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5376                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    4480                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   59328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 6464                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         7.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      7.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7203776000                       # Total gap between requests
system.mem_ctrls.avgGap                    7007564.20                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data        53504                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         4480                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 60338.975745886710                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 7206197.674794469960                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 603389.757458867156                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            7                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data          920                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          101                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       391000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data     25029500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 191830968500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     55857.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     27205.98                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 1899316519.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               999600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               531300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2584680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy              20880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     586366560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        175135350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2703610080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3469248450                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        467.256469                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   7027111250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    248040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    149568750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               992460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               527505                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             3434340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             344520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     586366560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        343136010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2562135840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         3496937235                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        470.985739                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6657771000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    248040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    518909000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 81937068257500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    10045832500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 81947114100500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           15                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      3394135                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3394150                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           15                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3394135                       # number of overall hits
system.cpu.icache.overall_hits::total         3394150                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1141                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1142                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1141                       # number of overall misses
system.cpu.icache.overall_misses::total          1142                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     25261500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     25261500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     25261500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     25261500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           16                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      3395276                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3395292                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           16                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3395276                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3395292                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.062500                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000336                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000336                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.062500                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000336                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000336                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 22139.789658                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 22120.402802                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 22139.789658                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 22120.402802                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          913                       # number of writebacks
system.cpu.icache.writebacks::total               913                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           97                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           97                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           97                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           97                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         1044                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1044                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         1044                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1044                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     22576500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     22576500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     22576500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     22576500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000307                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000307                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000307                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000307                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        21625                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        21625                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        21625                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        21625                       # average overall mshr miss latency
system.cpu.icache.replacements                    913                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           15                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3394135                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3394150                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1141                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1142                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     25261500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     25261500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           16                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3395276                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3395292                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.062500                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000336                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000336                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 22139.789658                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 22120.402802                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           97                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           97                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         1044                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1044                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     22576500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     22576500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000307                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000307                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        21625                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        21625                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 81947114100500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.015450                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3395195                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1045                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3248.990431                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000123                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.015328                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000030                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000030                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          132                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          105                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.257812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6791629                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6791629                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 81947114100500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81947114100500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81947114100500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 81947114100500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 81947114100500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 81947114100500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 81947114100500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     18666348                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18666349                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     18666348                       # number of overall hits
system.cpu.dcache.overall_hits::total        18666349                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       108582                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         108588                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       108582                       # number of overall misses
system.cpu.dcache.overall_misses::total        108588                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1654174987                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1654174987                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1654174987                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1654174987                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     18774930                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     18774937                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     18774930                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     18774937                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005783                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005784                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005783                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005784                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 15234.338905                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15233.497136                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 15234.338905                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15233.497136                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         7499                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          118                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               675                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.109630                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          118                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        81573                       # number of writebacks
system.cpu.dcache.writebacks::total             81573                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         3718                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3718                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         3718                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3718                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       104864                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       104864                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       104864                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       104864                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1504634987                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1504634987                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1504634987                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1504634987                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005585                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005585                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005585                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005585                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 14348.441667                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14348.441667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 14348.441667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14348.441667                       # average overall mshr miss latency
system.cpu.dcache.replacements                 103846                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13156550                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13156550                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        28291                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         28296                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    423643000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    423643000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     13184841                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13184846                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002146                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002146                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 14974.479516                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14971.833475                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         3717                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3717                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        24574                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24574                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    354430500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    354430500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001864                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001864                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 14422.987711                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14422.987711                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5509798                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5509799                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        80291                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        80292                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1230531987                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1230531987                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5590089                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5590091                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014363                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014363                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 15325.901869                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15325.710992                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        80290                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        80290                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1150204487                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1150204487                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014363                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014363                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 14325.625694                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 14325.625694                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 81947114100500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.124240                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            18771219                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            104870                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            178.995127                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      81937068258000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000372                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.123869                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000121                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000121                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          595                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          337                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          37654744                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         37654744                       # Number of data accesses

---------- End Simulation Statistics   ----------
