Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Aug  1 17:59:06 2025
| Host         : Vivobook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fir_uart_top_timing_summary_routed.rpt -pb fir_uart_top_timing_summary_routed.pb -rpx fir_uart_top_timing_summary_routed.rpx -warn_on_violation
| Design       : fir_uart_top
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  89          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (89)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (237)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (89)
-------------------------
 There are 89 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (237)
--------------------------------------------------
 There are 237 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  238          inf        0.000                      0                  238           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           238 Endpoints
Min Delay           238 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fir_block/input_wrapper/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fir_block/input_wrapper/fir_inst/y_out_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.249ns  (logic 2.527ns (40.437%)  route 3.722ns (59.563%))
  Logic Levels:           12  (CARRY4=6 FDCE=1 LUT2=3 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE                         0.000     0.000 r  fir_block/input_wrapper/shift_reg_reg[6]/C
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.308     0.308 r  fir_block/input_wrapper/shift_reg_reg[6]/Q
                         net (fo=38, routed)          1.398     1.706    fir_block/input_wrapper/fir_inst/shift_reg[5]
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.053     1.759 r  fir_block/input_wrapper/fir_inst/y_out[11]_i_81/O
                         net (fo=1, routed)           0.000     1.759    fir_block/input_wrapper/fir_inst/y_out[11]_i_81_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     1.994 r  fir_block/input_wrapper/fir_inst/y_out_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000     1.994    fir_block/input_wrapper/fir_inst/y_out_reg[11]_i_72_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     2.133 r  fir_block/input_wrapper/fir_inst/y_out_reg[11]_i_84/O[0]
                         net (fo=1, routed)           0.544     2.677    fir_block/input_wrapper/fir_inst/csr_out[2][1]_3[5]
    SLICE_X3Y7           LUT2 (Prop_lut2_I1_O)        0.155     2.832 r  fir_block/input_wrapper/fir_inst/y_out[11]_i_76/O
                         net (fo=1, routed)           0.000     2.832    fir_block/input_wrapper/fir_inst/y_out[11]_i_76_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.357     3.189 r  fir_block/input_wrapper/fir_inst/y_out_reg[11]_i_63/O[3]
                         net (fo=1, routed)           0.567     3.756    fir_block/input_wrapper/fir_inst/y_out5[8]
    SLICE_X4Y7           LUT2 (Prop_lut2_I1_O)        0.142     3.898 r  fir_block/input_wrapper/fir_inst/y_out[11]_i_33/O
                         net (fo=1, routed)           0.000     3.898    fir_block/input_wrapper/fir_inst/y_out[11]_i_33_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     4.131 r  fir_block/input_wrapper/fir_inst/y_out_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.131    fir_block/input_wrapper/fir_inst/y_out_reg[11]_i_20_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     4.344 r  fir_block/input_wrapper/fir_inst/y_out_reg[15]_i_9/O[1]
                         net (fo=2, routed)           0.656     5.000    fir_block/input_wrapper/fir_inst/y_out_reg[15]_i_9_n_6
    SLICE_X4Y4           LUT3 (Prop_lut3_I0_O)        0.167     5.167 r  fir_block/input_wrapper/fir_inst/y_out[15]_i_4/O
                         net (fo=2, routed)           0.557     5.724    fir_block/input_wrapper/fir_inst/y_out[15]_i_4_n_0
    SLICE_X4Y5           LUT4 (Prop_lut4_I3_O)        0.168     5.892 r  fir_block/input_wrapper/fir_inst/y_out[15]_i_8/O
                         net (fo=1, routed)           0.000     5.892    fir_block/input_wrapper/fir_inst/y_out[15]_i_8_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.357     6.249 r  fir_block/input_wrapper/fir_inst/y_out_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.249    fir_block/input_wrapper/fir_inst/p_0_in[15]
    SLICE_X4Y5           FDCE                                         r  fir_block/input_wrapper/fir_inst/y_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_block/input_wrapper/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fir_block/input_wrapper/fir_inst/y_out_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.215ns  (logic 2.493ns (40.111%)  route 3.722ns (59.889%))
  Logic Levels:           12  (CARRY4=6 FDCE=1 LUT2=3 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE                         0.000     0.000 r  fir_block/input_wrapper/shift_reg_reg[6]/C
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.308     0.308 r  fir_block/input_wrapper/shift_reg_reg[6]/Q
                         net (fo=38, routed)          1.398     1.706    fir_block/input_wrapper/fir_inst/shift_reg[5]
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.053     1.759 r  fir_block/input_wrapper/fir_inst/y_out[11]_i_81/O
                         net (fo=1, routed)           0.000     1.759    fir_block/input_wrapper/fir_inst/y_out[11]_i_81_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     1.994 r  fir_block/input_wrapper/fir_inst/y_out_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000     1.994    fir_block/input_wrapper/fir_inst/y_out_reg[11]_i_72_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     2.133 r  fir_block/input_wrapper/fir_inst/y_out_reg[11]_i_84/O[0]
                         net (fo=1, routed)           0.544     2.677    fir_block/input_wrapper/fir_inst/csr_out[2][1]_3[5]
    SLICE_X3Y7           LUT2 (Prop_lut2_I1_O)        0.155     2.832 r  fir_block/input_wrapper/fir_inst/y_out[11]_i_76/O
                         net (fo=1, routed)           0.000     2.832    fir_block/input_wrapper/fir_inst/y_out[11]_i_76_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.357     3.189 r  fir_block/input_wrapper/fir_inst/y_out_reg[11]_i_63/O[3]
                         net (fo=1, routed)           0.567     3.756    fir_block/input_wrapper/fir_inst/y_out5[8]
    SLICE_X4Y7           LUT2 (Prop_lut2_I1_O)        0.142     3.898 r  fir_block/input_wrapper/fir_inst/y_out[11]_i_33/O
                         net (fo=1, routed)           0.000     3.898    fir_block/input_wrapper/fir_inst/y_out[11]_i_33_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     4.131 r  fir_block/input_wrapper/fir_inst/y_out_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.131    fir_block/input_wrapper/fir_inst/y_out_reg[11]_i_20_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     4.344 r  fir_block/input_wrapper/fir_inst/y_out_reg[15]_i_9/O[1]
                         net (fo=2, routed)           0.656     5.000    fir_block/input_wrapper/fir_inst/y_out_reg[15]_i_9_n_6
    SLICE_X4Y4           LUT3 (Prop_lut3_I0_O)        0.167     5.167 r  fir_block/input_wrapper/fir_inst/y_out[15]_i_4/O
                         net (fo=2, routed)           0.557     5.724    fir_block/input_wrapper/fir_inst/y_out[15]_i_4_n_0
    SLICE_X4Y5           LUT4 (Prop_lut4_I3_O)        0.168     5.892 r  fir_block/input_wrapper/fir_inst/y_out[15]_i_8/O
                         net (fo=1, routed)           0.000     5.892    fir_block/input_wrapper/fir_inst/y_out[15]_i_8_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.323     6.215 r  fir_block/input_wrapper/fir_inst/y_out_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.215    fir_block/input_wrapper/fir_inst/p_0_in[14]
    SLICE_X4Y5           FDCE                                         r  fir_block/input_wrapper/fir_inst/y_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_block/input_wrapper/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fir_block/input_wrapper/fir_inst/y_out_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.163ns  (logic 2.441ns (39.606%)  route 3.722ns (60.394%))
  Logic Levels:           12  (CARRY4=6 FDCE=1 LUT2=3 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE                         0.000     0.000 r  fir_block/input_wrapper/shift_reg_reg[6]/C
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.308     0.308 r  fir_block/input_wrapper/shift_reg_reg[6]/Q
                         net (fo=38, routed)          1.398     1.706    fir_block/input_wrapper/fir_inst/shift_reg[5]
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.053     1.759 r  fir_block/input_wrapper/fir_inst/y_out[11]_i_81/O
                         net (fo=1, routed)           0.000     1.759    fir_block/input_wrapper/fir_inst/y_out[11]_i_81_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     1.994 r  fir_block/input_wrapper/fir_inst/y_out_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000     1.994    fir_block/input_wrapper/fir_inst/y_out_reg[11]_i_72_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     2.133 r  fir_block/input_wrapper/fir_inst/y_out_reg[11]_i_84/O[0]
                         net (fo=1, routed)           0.544     2.677    fir_block/input_wrapper/fir_inst/csr_out[2][1]_3[5]
    SLICE_X3Y7           LUT2 (Prop_lut2_I1_O)        0.155     2.832 r  fir_block/input_wrapper/fir_inst/y_out[11]_i_76/O
                         net (fo=1, routed)           0.000     2.832    fir_block/input_wrapper/fir_inst/y_out[11]_i_76_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.357     3.189 r  fir_block/input_wrapper/fir_inst/y_out_reg[11]_i_63/O[3]
                         net (fo=1, routed)           0.567     3.756    fir_block/input_wrapper/fir_inst/y_out5[8]
    SLICE_X4Y7           LUT2 (Prop_lut2_I1_O)        0.142     3.898 r  fir_block/input_wrapper/fir_inst/y_out[11]_i_33/O
                         net (fo=1, routed)           0.000     3.898    fir_block/input_wrapper/fir_inst/y_out[11]_i_33_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     4.131 r  fir_block/input_wrapper/fir_inst/y_out_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.131    fir_block/input_wrapper/fir_inst/y_out_reg[11]_i_20_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     4.344 r  fir_block/input_wrapper/fir_inst/y_out_reg[15]_i_9/O[1]
                         net (fo=2, routed)           0.656     5.000    fir_block/input_wrapper/fir_inst/y_out_reg[15]_i_9_n_6
    SLICE_X4Y4           LUT3 (Prop_lut3_I0_O)        0.167     5.167 r  fir_block/input_wrapper/fir_inst/y_out[15]_i_4/O
                         net (fo=2, routed)           0.557     5.724    fir_block/input_wrapper/fir_inst/y_out[15]_i_4_n_0
    SLICE_X4Y5           LUT4 (Prop_lut4_I3_O)        0.168     5.892 r  fir_block/input_wrapper/fir_inst/y_out[15]_i_8/O
                         net (fo=1, routed)           0.000     5.892    fir_block/input_wrapper/fir_inst/y_out[15]_i_8_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.271     6.163 r  fir_block/input_wrapper/fir_inst/y_out_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.163    fir_block/input_wrapper/fir_inst/p_0_in[13]
    SLICE_X4Y5           FDCE                                         r  fir_block/input_wrapper/fir_inst/y_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_block/input_wrapper/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fir_block/input_wrapper/fir_inst/y_out_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.067ns  (logic 2.466ns (40.648%)  route 3.601ns (59.352%))
  Logic Levels:           13  (CARRY4=7 FDCE=1 LUT2=3 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE                         0.000     0.000 r  fir_block/input_wrapper/shift_reg_reg[6]/C
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.308     0.308 r  fir_block/input_wrapper/shift_reg_reg[6]/Q
                         net (fo=38, routed)          1.398     1.706    fir_block/input_wrapper/fir_inst/shift_reg[5]
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.053     1.759 r  fir_block/input_wrapper/fir_inst/y_out[11]_i_81/O
                         net (fo=1, routed)           0.000     1.759    fir_block/input_wrapper/fir_inst/y_out[11]_i_81_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     1.994 r  fir_block/input_wrapper/fir_inst/y_out_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000     1.994    fir_block/input_wrapper/fir_inst/y_out_reg[11]_i_72_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     2.133 r  fir_block/input_wrapper/fir_inst/y_out_reg[11]_i_84/O[0]
                         net (fo=1, routed)           0.544     2.677    fir_block/input_wrapper/fir_inst/csr_out[2][1]_3[5]
    SLICE_X3Y7           LUT2 (Prop_lut2_I1_O)        0.155     2.832 r  fir_block/input_wrapper/fir_inst/y_out[11]_i_76/O
                         net (fo=1, routed)           0.000     2.832    fir_block/input_wrapper/fir_inst/y_out[11]_i_76_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.357     3.189 r  fir_block/input_wrapper/fir_inst/y_out_reg[11]_i_63/O[3]
                         net (fo=1, routed)           0.567     3.756    fir_block/input_wrapper/fir_inst/y_out5[8]
    SLICE_X4Y7           LUT2 (Prop_lut2_I1_O)        0.142     3.898 r  fir_block/input_wrapper/fir_inst/y_out[11]_i_33/O
                         net (fo=1, routed)           0.000     3.898    fir_block/input_wrapper/fir_inst/y_out[11]_i_33_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     4.131 r  fir_block/input_wrapper/fir_inst/y_out_reg[11]_i_20/CO[3]
                         net (fo=1, routed)           0.000     4.131    fir_block/input_wrapper/fir_inst/y_out_reg[11]_i_20_n_0
    SLICE_X4Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     4.270 r  fir_block/input_wrapper/fir_inst/y_out_reg[15]_i_9/O[0]
                         net (fo=2, routed)           0.620     4.890    fir_block/input_wrapper/fir_inst/y_out_reg[15]_i_9_n_7
    SLICE_X4Y4           LUT3 (Prop_lut3_I0_O)        0.168     5.058 r  fir_block/input_wrapper/fir_inst/y_out[11]_i_3/O
                         net (fo=2, routed)           0.472     5.530    fir_block/input_wrapper/fir_inst/y_out[11]_i_3_n_0
    SLICE_X4Y4           LUT4 (Prop_lut4_I3_O)        0.165     5.695 r  fir_block/input_wrapper/fir_inst/y_out[11]_i_7/O
                         net (fo=1, routed)           0.000     5.695    fir_block/input_wrapper/fir_inst/y_out[11]_i_7_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     5.928 r  fir_block/input_wrapper/fir_inst/y_out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.928    fir_block/input_wrapper/fir_inst/y_out_reg[11]_i_1_n_0
    SLICE_X4Y5           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     6.067 r  fir_block/input_wrapper/fir_inst/y_out_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.067    fir_block/input_wrapper/fir_inst/p_0_in[12]
    SLICE_X4Y5           FDCE                                         r  fir_block/input_wrapper/fir_inst/y_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_block/input_wrapper/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fir_block/input_wrapper/fir_inst/y_out_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.856ns  (logic 2.144ns (36.613%)  route 3.712ns (63.387%))
  Logic Levels:           11  (CARRY4=5 FDCE=1 LUT2=3 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE                         0.000     0.000 r  fir_block/input_wrapper/shift_reg_reg[6]/C
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.308     0.308 r  fir_block/input_wrapper/shift_reg_reg[6]/Q
                         net (fo=38, routed)          1.398     1.706    fir_block/input_wrapper/fir_inst/shift_reg[5]
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.053     1.759 r  fir_block/input_wrapper/fir_inst/y_out[11]_i_81/O
                         net (fo=1, routed)           0.000     1.759    fir_block/input_wrapper/fir_inst/y_out[11]_i_81_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     1.994 r  fir_block/input_wrapper/fir_inst/y_out_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000     1.994    fir_block/input_wrapper/fir_inst/y_out_reg[11]_i_72_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     2.133 r  fir_block/input_wrapper/fir_inst/y_out_reg[11]_i_84/O[0]
                         net (fo=1, routed)           0.544     2.677    fir_block/input_wrapper/fir_inst/csr_out[2][1]_3[5]
    SLICE_X3Y7           LUT2 (Prop_lut2_I1_O)        0.155     2.832 r  fir_block/input_wrapper/fir_inst/y_out[11]_i_76/O
                         net (fo=1, routed)           0.000     2.832    fir_block/input_wrapper/fir_inst/y_out[11]_i_76_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.147     2.979 r  fir_block/input_wrapper/fir_inst/y_out_reg[11]_i_63/O[0]
                         net (fo=1, routed)           0.414     3.394    fir_block/input_wrapper/fir_inst/y_out5[5]
    SLICE_X4Y7           LUT2 (Prop_lut2_I1_O)        0.155     3.549 r  fir_block/input_wrapper/fir_inst/y_out[11]_i_36/O
                         net (fo=1, routed)           0.000     3.549    fir_block/input_wrapper/fir_inst/y_out[11]_i_36_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.271     3.820 r  fir_block/input_wrapper/fir_inst/y_out_reg[11]_i_20/O[1]
                         net (fo=2, routed)           0.571     4.391    fir_block/input_wrapper/fir_inst/y_out_reg[11]_i_20_n_6
    SLICE_X4Y3           LUT3 (Prop_lut3_I0_O)        0.156     4.547 r  fir_block/input_wrapper/fir_inst/y_out[11]_i_6/O
                         net (fo=2, routed)           0.784     5.331    fir_block/input_wrapper/fir_inst/y_out[11]_i_6_n_0
    SLICE_X4Y4           LUT4 (Prop_lut4_I3_O)        0.168     5.499 r  fir_block/input_wrapper/fir_inst/y_out[11]_i_10/O
                         net (fo=1, routed)           0.000     5.499    fir_block/input_wrapper/fir_inst/y_out[11]_i_10_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.357     5.856 r  fir_block/input_wrapper/fir_inst/y_out_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.856    fir_block/input_wrapper/fir_inst/p_0_in[11]
    SLICE_X4Y4           FDCE                                         r  fir_block/input_wrapper/fir_inst/y_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_block/input_wrapper/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fir_block/input_wrapper/fir_inst/y_out_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.822ns  (logic 2.110ns (36.242%)  route 3.712ns (63.758%))
  Logic Levels:           11  (CARRY4=5 FDCE=1 LUT2=3 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE                         0.000     0.000 r  fir_block/input_wrapper/shift_reg_reg[6]/C
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.308     0.308 r  fir_block/input_wrapper/shift_reg_reg[6]/Q
                         net (fo=38, routed)          1.398     1.706    fir_block/input_wrapper/fir_inst/shift_reg[5]
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.053     1.759 r  fir_block/input_wrapper/fir_inst/y_out[11]_i_81/O
                         net (fo=1, routed)           0.000     1.759    fir_block/input_wrapper/fir_inst/y_out[11]_i_81_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     1.994 r  fir_block/input_wrapper/fir_inst/y_out_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000     1.994    fir_block/input_wrapper/fir_inst/y_out_reg[11]_i_72_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     2.133 r  fir_block/input_wrapper/fir_inst/y_out_reg[11]_i_84/O[0]
                         net (fo=1, routed)           0.544     2.677    fir_block/input_wrapper/fir_inst/csr_out[2][1]_3[5]
    SLICE_X3Y7           LUT2 (Prop_lut2_I1_O)        0.155     2.832 r  fir_block/input_wrapper/fir_inst/y_out[11]_i_76/O
                         net (fo=1, routed)           0.000     2.832    fir_block/input_wrapper/fir_inst/y_out[11]_i_76_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.147     2.979 r  fir_block/input_wrapper/fir_inst/y_out_reg[11]_i_63/O[0]
                         net (fo=1, routed)           0.414     3.394    fir_block/input_wrapper/fir_inst/y_out5[5]
    SLICE_X4Y7           LUT2 (Prop_lut2_I1_O)        0.155     3.549 r  fir_block/input_wrapper/fir_inst/y_out[11]_i_36/O
                         net (fo=1, routed)           0.000     3.549    fir_block/input_wrapper/fir_inst/y_out[11]_i_36_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.271     3.820 r  fir_block/input_wrapper/fir_inst/y_out_reg[11]_i_20/O[1]
                         net (fo=2, routed)           0.571     4.391    fir_block/input_wrapper/fir_inst/y_out_reg[11]_i_20_n_6
    SLICE_X4Y3           LUT3 (Prop_lut3_I0_O)        0.156     4.547 r  fir_block/input_wrapper/fir_inst/y_out[11]_i_6/O
                         net (fo=2, routed)           0.784     5.331    fir_block/input_wrapper/fir_inst/y_out[11]_i_6_n_0
    SLICE_X4Y4           LUT4 (Prop_lut4_I3_O)        0.168     5.499 r  fir_block/input_wrapper/fir_inst/y_out[11]_i_10/O
                         net (fo=1, routed)           0.000     5.499    fir_block/input_wrapper/fir_inst/y_out[11]_i_10_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.323     5.822 r  fir_block/input_wrapper/fir_inst/y_out_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.822    fir_block/input_wrapper/fir_inst/p_0_in[10]
    SLICE_X4Y4           FDCE                                         r  fir_block/input_wrapper/fir_inst/y_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_block/input_wrapper/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fir_block/input_wrapper/fir_inst/y_out_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.770ns  (logic 2.058ns (35.668%)  route 3.712ns (64.332%))
  Logic Levels:           11  (CARRY4=5 FDCE=1 LUT2=3 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE                         0.000     0.000 r  fir_block/input_wrapper/shift_reg_reg[6]/C
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.308     0.308 r  fir_block/input_wrapper/shift_reg_reg[6]/Q
                         net (fo=38, routed)          1.398     1.706    fir_block/input_wrapper/fir_inst/shift_reg[5]
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.053     1.759 r  fir_block/input_wrapper/fir_inst/y_out[11]_i_81/O
                         net (fo=1, routed)           0.000     1.759    fir_block/input_wrapper/fir_inst/y_out[11]_i_81_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     1.994 r  fir_block/input_wrapper/fir_inst/y_out_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000     1.994    fir_block/input_wrapper/fir_inst/y_out_reg[11]_i_72_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     2.133 r  fir_block/input_wrapper/fir_inst/y_out_reg[11]_i_84/O[0]
                         net (fo=1, routed)           0.544     2.677    fir_block/input_wrapper/fir_inst/csr_out[2][1]_3[5]
    SLICE_X3Y7           LUT2 (Prop_lut2_I1_O)        0.155     2.832 r  fir_block/input_wrapper/fir_inst/y_out[11]_i_76/O
                         net (fo=1, routed)           0.000     2.832    fir_block/input_wrapper/fir_inst/y_out[11]_i_76_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.147     2.979 r  fir_block/input_wrapper/fir_inst/y_out_reg[11]_i_63/O[0]
                         net (fo=1, routed)           0.414     3.394    fir_block/input_wrapper/fir_inst/y_out5[5]
    SLICE_X4Y7           LUT2 (Prop_lut2_I1_O)        0.155     3.549 r  fir_block/input_wrapper/fir_inst/y_out[11]_i_36/O
                         net (fo=1, routed)           0.000     3.549    fir_block/input_wrapper/fir_inst/y_out[11]_i_36_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.271     3.820 r  fir_block/input_wrapper/fir_inst/y_out_reg[11]_i_20/O[1]
                         net (fo=2, routed)           0.571     4.391    fir_block/input_wrapper/fir_inst/y_out_reg[11]_i_20_n_6
    SLICE_X4Y3           LUT3 (Prop_lut3_I0_O)        0.156     4.547 r  fir_block/input_wrapper/fir_inst/y_out[11]_i_6/O
                         net (fo=2, routed)           0.784     5.331    fir_block/input_wrapper/fir_inst/y_out[11]_i_6_n_0
    SLICE_X4Y4           LUT4 (Prop_lut4_I3_O)        0.168     5.499 r  fir_block/input_wrapper/fir_inst/y_out[11]_i_10/O
                         net (fo=1, routed)           0.000     5.499    fir_block/input_wrapper/fir_inst/y_out[11]_i_10_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.271     5.770 r  fir_block/input_wrapper/fir_inst/y_out_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.770    fir_block/input_wrapper/fir_inst/p_0_in[9]
    SLICE_X4Y4           FDCE                                         r  fir_block/input_wrapper/fir_inst/y_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_block/input_wrapper/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fir_block/input_wrapper/fir_inst/y_out_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.646ns  (logic 1.934ns (34.255%)  route 3.712ns (65.745%))
  Logic Levels:           11  (CARRY4=5 FDCE=1 LUT2=3 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE                         0.000     0.000 r  fir_block/input_wrapper/shift_reg_reg[6]/C
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.308     0.308 r  fir_block/input_wrapper/shift_reg_reg[6]/Q
                         net (fo=38, routed)          1.398     1.706    fir_block/input_wrapper/fir_inst/shift_reg[5]
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.053     1.759 r  fir_block/input_wrapper/fir_inst/y_out[11]_i_81/O
                         net (fo=1, routed)           0.000     1.759    fir_block/input_wrapper/fir_inst/y_out[11]_i_81_n_0
    SLICE_X1Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     1.994 r  fir_block/input_wrapper/fir_inst/y_out_reg[11]_i_72/CO[3]
                         net (fo=1, routed)           0.000     1.994    fir_block/input_wrapper/fir_inst/y_out_reg[11]_i_72_n_0
    SLICE_X1Y7           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     2.133 r  fir_block/input_wrapper/fir_inst/y_out_reg[11]_i_84/O[0]
                         net (fo=1, routed)           0.544     2.677    fir_block/input_wrapper/fir_inst/csr_out[2][1]_3[5]
    SLICE_X3Y7           LUT2 (Prop_lut2_I1_O)        0.155     2.832 r  fir_block/input_wrapper/fir_inst/y_out[11]_i_76/O
                         net (fo=1, routed)           0.000     2.832    fir_block/input_wrapper/fir_inst/y_out[11]_i_76_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.147     2.979 r  fir_block/input_wrapper/fir_inst/y_out_reg[11]_i_63/O[0]
                         net (fo=1, routed)           0.414     3.394    fir_block/input_wrapper/fir_inst/y_out5[5]
    SLICE_X4Y7           LUT2 (Prop_lut2_I1_O)        0.155     3.549 r  fir_block/input_wrapper/fir_inst/y_out[11]_i_36/O
                         net (fo=1, routed)           0.000     3.549    fir_block/input_wrapper/fir_inst/y_out[11]_i_36_n_0
    SLICE_X4Y7           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.271     3.820 r  fir_block/input_wrapper/fir_inst/y_out_reg[11]_i_20/O[1]
                         net (fo=2, routed)           0.571     4.391    fir_block/input_wrapper/fir_inst/y_out_reg[11]_i_20_n_6
    SLICE_X4Y3           LUT3 (Prop_lut3_I0_O)        0.156     4.547 r  fir_block/input_wrapper/fir_inst/y_out[11]_i_6/O
                         net (fo=2, routed)           0.784     5.331    fir_block/input_wrapper/fir_inst/y_out[11]_i_6_n_0
    SLICE_X4Y4           LUT4 (Prop_lut4_I3_O)        0.168     5.499 r  fir_block/input_wrapper/fir_inst/y_out[11]_i_10/O
                         net (fo=1, routed)           0.000     5.499    fir_block/input_wrapper/fir_inst/y_out[11]_i_10_n_0
    SLICE_X4Y4           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.147     5.646 r  fir_block/input_wrapper/fir_inst/y_out_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.646    fir_block/input_wrapper/fir_inst/p_0_in[8]
    SLICE_X4Y4           FDCE                                         r  fir_block/input_wrapper/fir_inst/y_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_transmitter/tx_line_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            uart_tx_line
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.966ns  (logic 2.715ns (68.461%)  route 1.251ns (31.539%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDPE                         0.000     0.000 r  uart_transmitter/tx_line_reg/C
    SLICE_X5Y2           FDPE (Prop_fdpe_C_Q)         0.269     0.269 r  uart_transmitter/tx_line_reg/Q
                         net (fo=1, routed)           1.251     1.520    uart_tx_line_OBUF
    R18                  OBUF (Prop_obuf_I_O)         2.446     3.966 r  uart_tx_line_OBUF_inst/O
                         net (fo=0)                   0.000     3.966    uart_tx_line
    R18                                                               r  uart_tx_line (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_transmitter/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_transmitter/tx_shift_reg_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.053ns  (logic 0.467ns (15.294%)  route 2.586ns (84.706%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1          FDCE                         0.000     0.000 r  uart_transmitter/clk_count_reg[0]/C
    SLICE_X10Y1          FDCE (Prop_fdce_C_Q)         0.308     0.308 r  uart_transmitter/clk_count_reg[0]/Q
                         net (fo=8, routed)           0.575     0.883    uart_transmitter/clk_count_reg_n_0_[0]
    SLICE_X10Y1          LUT6 (Prop_lut6_I4_O)        0.053     0.936 f  uart_transmitter/clk_count[9]_i_6/O
                         net (fo=2, routed)           0.447     1.382    uart_transmitter/clk_count[9]_i_6_n_0
    SLICE_X10Y2          LUT6 (Prop_lut6_I0_O)        0.053     1.435 f  uart_transmitter/tx_shift_reg[9]_i_3/O
                         net (fo=3, routed)           0.942     2.378    uart_transmitter/tx_line1
    SLICE_X8Y4           LUT3 (Prop_lut3_I0_O)        0.053     2.431 r  uart_transmitter/tx_shift_reg[9]_i_1/O
                         net (fo=14, routed)          0.623     3.053    uart_transmitter/bit_index
    SLICE_X7Y6           FDCE                                         r  uart_transmitter/tx_shift_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fir_block/input_wrapper/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fir_block/input_wrapper/shift_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.200ns  (logic 0.091ns (45.603%)  route 0.109ns (54.397%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDCE                         0.000     0.000 r  fir_block/input_wrapper/shift_reg_reg[0]/C
    SLICE_X3Y2           FDCE (Prop_fdce_C_Q)         0.091     0.091 r  fir_block/input_wrapper/shift_reg_reg[0]/Q
                         net (fo=1, routed)           0.109     0.200    fir_block/input_wrapper/shift_reg[0]
    SLICE_X3Y2           FDCE                                         r  fir_block/input_wrapper/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_transmitter/clk_count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_transmitter/clk_count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.214ns  (logic 0.128ns (59.777%)  route 0.086ns (40.223%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE                         0.000     0.000 r  uart_transmitter/clk_count_reg[6]/C
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  uart_transmitter/clk_count_reg[6]/Q
                         net (fo=6, routed)           0.086     0.186    uart_transmitter/clk_count_reg_n_0_[6]
    SLICE_X10Y2          LUT6 (Prop_lut6_I2_O)        0.028     0.214 r  uart_transmitter/clk_count[9]_i_2__0/O
                         net (fo=1, routed)           0.000     0.214    uart_transmitter/clk_count[9]_i_2__0_n_0
    SLICE_X10Y2          FDCE                                         r  uart_transmitter/clk_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_transmitter/clk_count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_transmitter/clk_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.216ns  (logic 0.128ns (59.166%)  route 0.088ns (40.834%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDCE                         0.000     0.000 r  uart_transmitter/clk_count_reg[4]/C
    SLICE_X11Y2          FDCE (Prop_fdce_C_Q)         0.100     0.100 r  uart_transmitter/clk_count_reg[4]/Q
                         net (fo=4, routed)           0.088     0.188    uart_transmitter/clk_count_reg_n_0_[4]
    SLICE_X10Y2          LUT6 (Prop_lut6_I3_O)        0.028     0.216 r  uart_transmitter/clk_count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.216    uart_transmitter/clk_count[5]_i_1__0_n_0
    SLICE_X10Y2          FDCE                                         r  uart_transmitter/clk_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_block/input_wrapper/yt_out_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_tx_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.218ns  (logic 0.118ns (54.181%)  route 0.100ns (45.819%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDCE                         0.000     0.000 r  fir_block/input_wrapper/yt_out_reg[12]/C
    SLICE_X6Y4           FDCE (Prop_fdce_C_Q)         0.118     0.118 r  fir_block/input_wrapper/yt_out_reg[12]/Q
                         net (fo=1, routed)           0.100     0.218    p_1_in[4]
    SLICE_X7Y3           FDCE                                         r  uart_tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_block/input_wrapper/yt_out_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_tx_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.218ns  (logic 0.118ns (54.181%)  route 0.100ns (45.819%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDCE                         0.000     0.000 r  fir_block/input_wrapper/yt_out_reg[13]/C
    SLICE_X6Y4           FDCE (Prop_fdce_C_Q)         0.118     0.118 r  fir_block/input_wrapper/yt_out_reg[13]/Q
                         net (fo=1, routed)           0.100     0.218    p_1_in[5]
    SLICE_X7Y3           FDCE                                         r  uart_tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_block/input_wrapper/yt_out_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_tx_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.218ns  (logic 0.118ns (54.181%)  route 0.100ns (45.819%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDCE                         0.000     0.000 r  fir_block/input_wrapper/yt_out_reg[14]/C
    SLICE_X6Y4           FDCE (Prop_fdce_C_Q)         0.118     0.118 r  fir_block/input_wrapper/yt_out_reg[14]/Q
                         net (fo=1, routed)           0.100     0.218    p_1_in[6]
    SLICE_X7Y3           FDCE                                         r  uart_tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_block/input_wrapper/yt_out_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_tx_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.218ns  (logic 0.118ns (54.181%)  route 0.100ns (45.819%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y4           FDCE                         0.000     0.000 r  fir_block/input_wrapper/yt_out_reg[15]/C
    SLICE_X6Y4           FDCE (Prop_fdce_C_Q)         0.118     0.118 r  fir_block/input_wrapper/yt_out_reg[15]/Q
                         net (fo=1, routed)           0.100     0.218    fir_parallel_out[15]
    SLICE_X7Y3           FDCE                                         r  uart_tx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_block/input_wrapper/fir_inst/y_valid_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            fir_block/input_wrapper/yt_out_reg[10]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.100ns (45.585%)  route 0.119ns (54.415%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDCE                         0.000     0.000 r  fir_block/input_wrapper/fir_inst/y_valid_reg/C
    SLICE_X7Y4           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  fir_block/input_wrapper/fir_inst/y_valid_reg/Q
                         net (fo=9, routed)           0.119     0.219    fir_block/input_wrapper/fir_y_valid
    SLICE_X6Y3           FDCE                                         r  fir_block/input_wrapper/yt_out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_block/input_wrapper/fir_inst/y_valid_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            fir_block/input_wrapper/yt_out_reg[11]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.100ns (45.585%)  route 0.119ns (54.415%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDCE                         0.000     0.000 r  fir_block/input_wrapper/fir_inst/y_valid_reg/C
    SLICE_X7Y4           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  fir_block/input_wrapper/fir_inst/y_valid_reg/Q
                         net (fo=9, routed)           0.119     0.219    fir_block/input_wrapper/fir_y_valid
    SLICE_X6Y3           FDCE                                         r  fir_block/input_wrapper/yt_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fir_block/input_wrapper/fir_inst/y_valid_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            fir_block/input_wrapper/yt_out_reg[8]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.100ns (45.585%)  route 0.119ns (54.415%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDCE                         0.000     0.000 r  fir_block/input_wrapper/fir_inst/y_valid_reg/C
    SLICE_X7Y4           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  fir_block/input_wrapper/fir_inst/y_valid_reg/Q
                         net (fo=9, routed)           0.119     0.219    fir_block/input_wrapper/fir_y_valid
    SLICE_X6Y3           FDCE                                         r  fir_block/input_wrapper/yt_out_reg[8]/CE
  -------------------------------------------------------------------    -------------------





