$date
	Mon Jul 22 21:46:25 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module decoder_24_tb $end
$var wire 1 ! z $end
$var wire 1 " y $end
$var wire 1 # x $end
$var wire 1 $ w $end
$var reg 1 % a $end
$var reg 1 & b $end
$var reg 1 ' en $end
$scope module uut $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 ' en $end
$var wire 1 $ w $end
$var wire 1 # x $end
$var wire 1 " y $end
$var wire 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
0%
0$
0#
0"
0!
$end
#20000
1&
#30000
0&
1%
#40000
1&
#50000
1$
0&
0%
1'
#60000
0$
1#
1&
#70000
1"
0#
0&
1%
#80000
0"
1!
1&
#90000
