// Seed: 3490477979
module module_0;
  assign id_33 = 1;
endmodule : id_44
module module_1 (
    input  tri1  id_0,
    input  uwire id_1,
    output wire  id_2,
    output wand  id_3
);
  wire id_5;
  tri0 id_6 = 1;
  tri  id_7;
  assign id_7 = id_0;
  always @(1'b0, 1 or posedge 1) begin
    $display(id_7 - id_0, id_1, 1);
    deassign id_3#(.id_6(id_7));
  end
  assign id_3 = id_6;
  module_0();
  assign id_7 = 1 ? 1 : id_7;
  wire id_8;
endmodule
