#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon Apr 03 11:21:11 2017
# Process ID: 5760
# Current directory: C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2/ex2.runs/ex2_top_concat_memory_0_0_synth_1
# Command line: vivado.exe -log ex2_top_concat_memory_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ex2_top_concat_memory_0_0.tcl
# Log file: C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2/ex2.runs/ex2_top_concat_memory_0_0_synth_1/ex2_top_concat_memory_0_0.vds
# Journal file: C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2/ex2.runs/ex2_top_concat_memory_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source ex2_top_concat_memory_0_0.tcl -notrace
Command: synth_design -top ex2_top_concat_memory_0_0 -part xc7a100tcsg324-3 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7112 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 291.723 ; gain = 81.566
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ex2_top_concat_memory_0_0' [c:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2/ex2.srcs/sources_1/bd/ex2_top/ip/ex2_top_concat_memory_0_0/synth/ex2_top_concat_memory_0_0.vhd:65]
INFO: [Synth 8-3491] module 'concat_memory' declared at 'c:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2/ex2.srcs/sources_1/bd/ex2_top/ipshared/e3d2/concat_memory.vhd:34' bound to instance 'U0' of component 'concat_memory' [c:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2/ex2.srcs/sources_1/bd/ex2_top/ip/ex2_top_concat_memory_0_0/synth/ex2_top_concat_memory_0_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'concat_memory' [c:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2/ex2.srcs/sources_1/bd/ex2_top/ipshared/e3d2/concat_memory.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'concat_memory' (1#1) [c:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2/ex2.srcs/sources_1/bd/ex2_top/ipshared/e3d2/concat_memory.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'ex2_top_concat_memory_0_0' (2#1) [c:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2/ex2.srcs/sources_1/bd/ex2_top/ip/ex2_top_concat_memory_0_0/synth/ex2_top_concat_memory_0_0.vhd:65]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 329.070 ; gain = 118.914
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 329.070 ; gain = 118.914
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 633.398 ; gain = 2.211
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 633.398 ; gain = 423.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 633.398 ; gain = 423.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 633.398 ; gain = 423.242
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "vector_s_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[50]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[51]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[52]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[53]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[54]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[55]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[56]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[57]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[58]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[59]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[60]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[61]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[62]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[63]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[64]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[65]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[66]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[67]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[68]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[69]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[70]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[71]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[72]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[73]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[74]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[75]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[76]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[77]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[78]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[79]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[80]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[81]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[82]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[83]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[84]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[85]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[86]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[87]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[88]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[89]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[90]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[91]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[92]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[93]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[94]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[95]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[96]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[97]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[98]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vector_s_reg[99]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 633.398 ; gain = 423.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 128   
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 128   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module concat_memory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 128   
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 128   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 633.398 ; gain = 423.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 633.398 ; gain = 423.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 633.398 ; gain = 423.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 633.398 ; gain = 423.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 633.398 ; gain = 423.242
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 633.398 ; gain = 423.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 633.398 ; gain = 423.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 633.398 ; gain = 423.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 633.398 ; gain = 423.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 633.398 ; gain = 423.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     9|
|4     |LUT4 |     3|
|5     |LUT5 |   129|
|6     |LUT6 |     1|
|7     |FDRE |  2055|
+------+-----+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |  2199|
|2     |  U0     |concat_memory |  2199|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 633.398 ; gain = 423.242
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 633.398 ; gain = 113.664
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 633.398 ; gain = 423.242
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Netlist 29-101] Netlist 'ex2_top_concat_memory_0_0' is not ideal for floorplanning, since the cellview 'concat_memory' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
115 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 633.398 ; gain = 417.992
INFO: [Common 17-1381] The checkpoint 'C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2/ex2.runs/ex2_top_concat_memory_0_0_synth_1/ex2_top_concat_memory_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2/ex2.srcs/sources_1/bd/ex2_top/ip/ex2_top_concat_memory_0_0/ex2_top_concat_memory_0_0.xci
INFO: [Common 17-1381] The checkpoint 'C:/Users/jduarte/Documents/GitHub/CR/Aula5/ex2/ex2.runs/ex2_top_concat_memory_0_0_synth_1/ex2_top_concat_memory_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 633.398 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr 03 11:21:53 2017...
