
Selected circuits
===================
 - **Circuit**: 8-bit signed adders (no overflow)
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and mse parameters

Parameters of selected circuits
----------------------------

| Circuit name | MAE<sub>%</sub> | WCE<sub>%</sub> | EP<sub>%</sub> | MRE<sub>%</sub> | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| add8se_7A2 | 0.00 | 0.00 | 0.00 | 0.00 | 0 |  [[Verilog](add8se_7A2.v)]  [[C](add8se_7A2.c)] |
| add8se_8YC | 0.078 | 0.39 | 25.00 | 0.87 | 0.2 |  [[Verilog](add8se_8YC.v)]  [[C](add8se_8YC.c)] |
| add8se_8V4 | 0.20 | 0.39 | 50.00 | 2.28 | 0.5 |  [[Verilog](add8se_8V4.v)]  [[C](add8se_8V4.c)] |
| add8se_91Y | 0.39 | 0.78 | 75.00 | 4.02 | 1.5 |  [[Verilog](add8se_91Y.v)]  [[C](add8se_91Y.c)] |
| add8se_90R | 0.78 | 1.56 | 87.50 | 8.05 | 5.5 |  [[Verilog](add8se_90R.v)]  [[C](add8se_90R.c)] |
| add8se_8UT | 1.21 | 3.91 | 90.62 | 12.28 | 15 |  [[Verilog](add8se_8UT.v)]  [[C](add8se_8UT.c)] |
| add8se_8ZX | 2.23 | 6.64 | 94.73 | 22.56 | 48 |  [[Verilog](add8se_8ZX.v)]  [[C](add8se_8ZX.c)] |
| add8se_8TX | 4.22 | 13.28 | 97.07 | 38.69 | 175 |  [[Verilog](add8se_8TX.v)]  [[C](add8se_8TX.c)] |
| add8se_91V | 7.42 | 25.00 | 98.45 | 67.81 | 545 |  [[Verilog](add8se_91V.v)]  [[C](add8se_91V.c)] |
| add8se_8XS | 25.00 | 50.00 | 99.95 | 249.36 | 4798 |  [[Verilog](add8se_8XS.v)]  [[C](add8se_8XS.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)

References
--------------
   - V. Mrazek, L. Sekanina, Z. Vasicek "Libraries of Approximate Circuits: Automated Design and Application in CNN Accelerators" IEEE Journal on Emerging and Selected Topics in Circuits and Systems, Vol 10, No 4, 2020

             