Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  9 21:43:06 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     85.671        0.000                      0                 1570        0.036        0.000                      0                 1570       54.305        0.000                       0                   581  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              85.671        0.000                      0                 1566        0.036        0.000                      0                 1566       54.305        0.000                       0                   581  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  105.952        0.000                      0                    4        1.149        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       85.671ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             85.671ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        25.335ns  (logic 3.610ns (14.249%)  route 21.725ns (85.751%))
  Logic Levels:           22  (LUT5=5 LUT6=17)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 116.023 - 111.111 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.623     5.207    sm/clk_IBUF_BUFG
    SLICE_X59Y59         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y59         FDRE (Prop_fdre_C_Q)         0.456     5.663 f  sm/D_states_q_reg[6]/Q
                         net (fo=169, routed)         4.317     9.980    sm/D_states_q[6]
    SLICE_X49Y59         LUT5 (Prop_lut5_I0_O)        0.124    10.104 r  sm/ram_reg_i_138/O
                         net (fo=2, routed)           1.051    11.155    sm/ram_reg_i_138_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I2_O)        0.124    11.279 r  sm/ram_reg_i_121/O
                         net (fo=32, routed)          1.707    12.986    L_reg/M_sm_ra2[1]
    SLICE_X50Y61         LUT6 (Prop_lut6_I2_O)        0.124    13.110 r  L_reg/ram_reg_i_102/O
                         net (fo=4, routed)           0.465    13.575    sm/M_sm_rd2[0]
    SLICE_X51Y61         LUT5 (Prop_lut5_I4_O)        0.124    13.699 r  sm/D_registers_q[7][31]_i_107/O
                         net (fo=90, routed)          1.595    15.295    sm/D_states_q_reg[3]_rep_0[0]
    SLICE_X54Y64         LUT5 (Prop_lut5_I3_O)        0.150    15.445 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.546    15.990    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I0_O)        0.328    16.318 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.475    16.794    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I0_O)        0.124    16.918 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=4, routed)           0.473    17.391    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X55Y65         LUT5 (Prop_lut5_I0_O)        0.118    17.509 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.852    18.361    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X53Y65         LUT5 (Prop_lut5_I0_O)        0.326    18.687 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.643    19.330    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X51Y65         LUT6 (Prop_lut6_I3_O)        0.124    19.454 r  sm/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.445    19.899    sm/D_registers_q[7][0]_i_121_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I2_O)        0.124    20.023 r  sm/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.620    20.643    sm/D_registers_q[7][0]_i_119_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I2_O)        0.124    20.767 r  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.575    21.342    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X49Y69         LUT6 (Prop_lut6_I2_O)        0.124    21.466 r  sm/D_registers_q[7][0]_i_116/O
                         net (fo=1, routed)           0.406    21.872    sm/D_registers_q[7][0]_i_116_n_0
    SLICE_X49Y70         LUT6 (Prop_lut6_I2_O)        0.124    21.996 r  sm/D_registers_q[7][0]_i_99/O
                         net (fo=1, routed)           0.441    22.437    sm/D_registers_q[7][0]_i_99_n_0
    SLICE_X51Y71         LUT6 (Prop_lut6_I2_O)        0.124    22.561 r  sm/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.752    23.313    sm/D_registers_q[7][0]_i_76_n_0
    SLICE_X53Y71         LUT6 (Prop_lut6_I2_O)        0.124    23.437 r  sm/D_registers_q[7][0]_i_42/O
                         net (fo=1, routed)           0.755    24.192    sm/D_registers_q[7][0]_i_42_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I2_O)        0.124    24.316 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.466    24.782    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I2_O)        0.124    24.906 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.564    25.470    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I1_O)        0.124    25.594 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=25, routed)          1.839    27.433    sm/M_alum_out[0]
    SLICE_X58Y53         LUT6 (Prop_lut6_I4_O)        0.124    27.557 r  sm/D_states_q[1]_i_12/O
                         net (fo=1, routed)           1.190    28.746    sm/D_states_q[1]_i_12_n_0
    SLICE_X58Y58         LUT6 (Prop_lut6_I2_O)        0.124    28.870 r  sm/D_states_q[1]_i_3/O
                         net (fo=3, routed)           1.168    30.039    sm/D_states_q[1]_i_3_n_0
    SLICE_X59Y55         LUT6 (Prop_lut6_I1_O)        0.124    30.163 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.379    30.542    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X59Y55         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.508   116.023    sm/clk_IBUF_BUFG
    SLICE_X59Y55         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.272   116.295    
                         clock uncertainty           -0.035   116.260    
    SLICE_X59Y55         FDRE (Setup_fdre_C_D)       -0.047   116.213    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        116.213    
                         arrival time                         -30.542    
  -------------------------------------------------------------------
                         slack                                 85.671    

Slack (MET) :             86.128ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.954ns  (logic 3.610ns (14.467%)  route 21.344ns (85.533%))
  Logic Levels:           22  (LUT5=5 LUT6=17)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 116.023 - 111.111 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.623     5.207    sm/clk_IBUF_BUFG
    SLICE_X59Y59         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y59         FDRE (Prop_fdre_C_Q)         0.456     5.663 f  sm/D_states_q_reg[6]/Q
                         net (fo=169, routed)         4.317     9.980    sm/D_states_q[6]
    SLICE_X49Y59         LUT5 (Prop_lut5_I0_O)        0.124    10.104 r  sm/ram_reg_i_138/O
                         net (fo=2, routed)           1.051    11.155    sm/ram_reg_i_138_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I2_O)        0.124    11.279 r  sm/ram_reg_i_121/O
                         net (fo=32, routed)          1.707    12.986    L_reg/M_sm_ra2[1]
    SLICE_X50Y61         LUT6 (Prop_lut6_I2_O)        0.124    13.110 r  L_reg/ram_reg_i_102/O
                         net (fo=4, routed)           0.465    13.575    sm/M_sm_rd2[0]
    SLICE_X51Y61         LUT5 (Prop_lut5_I4_O)        0.124    13.699 r  sm/D_registers_q[7][31]_i_107/O
                         net (fo=90, routed)          1.595    15.295    sm/D_states_q_reg[3]_rep_0[0]
    SLICE_X54Y64         LUT5 (Prop_lut5_I3_O)        0.150    15.445 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.546    15.990    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I0_O)        0.328    16.318 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.475    16.794    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I0_O)        0.124    16.918 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=4, routed)           0.473    17.391    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X55Y65         LUT5 (Prop_lut5_I0_O)        0.118    17.509 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.852    18.361    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X53Y65         LUT5 (Prop_lut5_I0_O)        0.326    18.687 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.643    19.330    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X51Y65         LUT6 (Prop_lut6_I3_O)        0.124    19.454 r  sm/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.445    19.899    sm/D_registers_q[7][0]_i_121_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I2_O)        0.124    20.023 r  sm/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.620    20.643    sm/D_registers_q[7][0]_i_119_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I2_O)        0.124    20.767 r  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.575    21.342    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X49Y69         LUT6 (Prop_lut6_I2_O)        0.124    21.466 r  sm/D_registers_q[7][0]_i_116/O
                         net (fo=1, routed)           0.406    21.872    sm/D_registers_q[7][0]_i_116_n_0
    SLICE_X49Y70         LUT6 (Prop_lut6_I2_O)        0.124    21.996 r  sm/D_registers_q[7][0]_i_99/O
                         net (fo=1, routed)           0.441    22.437    sm/D_registers_q[7][0]_i_99_n_0
    SLICE_X51Y71         LUT6 (Prop_lut6_I2_O)        0.124    22.561 r  sm/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.752    23.313    sm/D_registers_q[7][0]_i_76_n_0
    SLICE_X53Y71         LUT6 (Prop_lut6_I2_O)        0.124    23.437 r  sm/D_registers_q[7][0]_i_42/O
                         net (fo=1, routed)           0.755    24.192    sm/D_registers_q[7][0]_i_42_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I2_O)        0.124    24.316 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.466    24.782    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I2_O)        0.124    24.906 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.564    25.470    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I1_O)        0.124    25.594 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=25, routed)          1.839    27.433    sm/M_alum_out[0]
    SLICE_X58Y53         LUT6 (Prop_lut6_I4_O)        0.124    27.557 r  sm/D_states_q[1]_i_12/O
                         net (fo=1, routed)           1.190    28.746    sm/D_states_q[1]_i_12_n_0
    SLICE_X58Y58         LUT6 (Prop_lut6_I2_O)        0.124    28.870 r  sm/D_states_q[1]_i_3/O
                         net (fo=3, routed)           1.166    30.037    sm/D_states_q[1]_i_3_n_0
    SLICE_X59Y55         LUT6 (Prop_lut6_I1_O)        0.124    30.161 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.000    30.161    sm/D_states_d__0[1]
    SLICE_X59Y55         FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.508   116.023    sm/clk_IBUF_BUFG
    SLICE_X59Y55         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.272   116.295    
                         clock uncertainty           -0.035   116.260    
    SLICE_X59Y55         FDRE (Setup_fdre_C_D)        0.029   116.289    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.289    
                         arrival time                         -30.161    
  -------------------------------------------------------------------
                         slack                                 86.128    

Slack (MET) :             86.151ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.089ns  (logic 3.742ns (15.534%)  route 20.347ns (84.466%))
  Logic Levels:           21  (LUT4=1 LUT5=6 LUT6=14)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 115.999 - 111.111 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.623     5.207    sm/clk_IBUF_BUFG
    SLICE_X59Y59         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y59         FDRE (Prop_fdre_C_Q)         0.456     5.663 f  sm/D_states_q_reg[6]/Q
                         net (fo=169, routed)         4.317     9.980    sm/D_states_q[6]
    SLICE_X49Y59         LUT5 (Prop_lut5_I0_O)        0.124    10.104 r  sm/ram_reg_i_138/O
                         net (fo=2, routed)           1.051    11.155    sm/ram_reg_i_138_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I2_O)        0.124    11.279 r  sm/ram_reg_i_121/O
                         net (fo=32, routed)          1.707    12.986    L_reg/M_sm_ra2[1]
    SLICE_X50Y61         LUT6 (Prop_lut6_I2_O)        0.124    13.110 r  L_reg/ram_reg_i_102/O
                         net (fo=4, routed)           0.465    13.575    sm/M_sm_rd2[0]
    SLICE_X51Y61         LUT5 (Prop_lut5_I4_O)        0.124    13.699 r  sm/D_registers_q[7][31]_i_107/O
                         net (fo=90, routed)          1.595    15.295    sm/D_states_q_reg[3]_rep_0[0]
    SLICE_X54Y64         LUT5 (Prop_lut5_I3_O)        0.150    15.445 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.546    15.990    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I0_O)        0.328    16.318 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.475    16.794    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I0_O)        0.124    16.918 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=4, routed)           0.473    17.391    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X55Y65         LUT5 (Prop_lut5_I0_O)        0.118    17.509 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.852    18.361    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X53Y65         LUT5 (Prop_lut5_I0_O)        0.326    18.687 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.643    19.330    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X51Y65         LUT6 (Prop_lut6_I3_O)        0.124    19.454 r  sm/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.445    19.899    sm/D_registers_q[7][0]_i_121_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I2_O)        0.124    20.023 r  sm/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.620    20.643    sm/D_registers_q[7][0]_i_119_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I2_O)        0.124    20.767 r  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.575    21.342    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X49Y69         LUT6 (Prop_lut6_I2_O)        0.124    21.466 r  sm/D_registers_q[7][0]_i_116/O
                         net (fo=1, routed)           0.406    21.872    sm/D_registers_q[7][0]_i_116_n_0
    SLICE_X49Y70         LUT6 (Prop_lut6_I2_O)        0.124    21.996 r  sm/D_registers_q[7][0]_i_99/O
                         net (fo=1, routed)           0.441    22.437    sm/D_registers_q[7][0]_i_99_n_0
    SLICE_X51Y71         LUT6 (Prop_lut6_I2_O)        0.124    22.561 r  sm/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.752    23.313    sm/D_registers_q[7][0]_i_76_n_0
    SLICE_X53Y71         LUT6 (Prop_lut6_I2_O)        0.124    23.437 r  sm/D_registers_q[7][0]_i_42/O
                         net (fo=1, routed)           0.755    24.192    sm/D_registers_q[7][0]_i_42_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I2_O)        0.124    24.316 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.466    24.782    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I2_O)        0.124    24.906 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.564    25.470    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I1_O)        0.124    25.594 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=25, routed)          1.709    27.303    sm/M_alum_out[0]
    SLICE_X49Y51         LUT5 (Prop_lut5_I4_O)        0.150    27.453 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           0.848    28.300    sm/brams/override_address[0]
    SLICE_X49Y51         LUT4 (Prop_lut4_I2_O)        0.354    28.654 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.642    29.296    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y21         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.483   115.999    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y21         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258   116.256    
                         clock uncertainty           -0.035   116.221    
    RAMB18_X1Y21         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.774   115.447    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.447    
                         arrival time                         -29.296    
  -------------------------------------------------------------------
                         slack                                 86.151    

Slack (MET) :             86.320ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.762ns  (logic 3.610ns (14.579%)  route 21.152ns (85.421%))
  Logic Levels:           22  (LUT5=5 LUT6=17)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 116.023 - 111.111 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.623     5.207    sm/clk_IBUF_BUFG
    SLICE_X59Y59         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y59         FDRE (Prop_fdre_C_Q)         0.456     5.663 f  sm/D_states_q_reg[6]/Q
                         net (fo=169, routed)         4.317     9.980    sm/D_states_q[6]
    SLICE_X49Y59         LUT5 (Prop_lut5_I0_O)        0.124    10.104 r  sm/ram_reg_i_138/O
                         net (fo=2, routed)           1.051    11.155    sm/ram_reg_i_138_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I2_O)        0.124    11.279 r  sm/ram_reg_i_121/O
                         net (fo=32, routed)          1.707    12.986    L_reg/M_sm_ra2[1]
    SLICE_X50Y61         LUT6 (Prop_lut6_I2_O)        0.124    13.110 r  L_reg/ram_reg_i_102/O
                         net (fo=4, routed)           0.465    13.575    sm/M_sm_rd2[0]
    SLICE_X51Y61         LUT5 (Prop_lut5_I4_O)        0.124    13.699 r  sm/D_registers_q[7][31]_i_107/O
                         net (fo=90, routed)          1.595    15.295    sm/D_states_q_reg[3]_rep_0[0]
    SLICE_X54Y64         LUT5 (Prop_lut5_I3_O)        0.150    15.445 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.546    15.990    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I0_O)        0.328    16.318 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.475    16.794    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I0_O)        0.124    16.918 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=4, routed)           0.473    17.391    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X55Y65         LUT5 (Prop_lut5_I0_O)        0.118    17.509 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.852    18.361    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X53Y65         LUT5 (Prop_lut5_I0_O)        0.326    18.687 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.643    19.330    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X51Y65         LUT6 (Prop_lut6_I3_O)        0.124    19.454 r  sm/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.445    19.899    sm/D_registers_q[7][0]_i_121_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I2_O)        0.124    20.023 r  sm/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.620    20.643    sm/D_registers_q[7][0]_i_119_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I2_O)        0.124    20.767 r  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.575    21.342    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X49Y69         LUT6 (Prop_lut6_I2_O)        0.124    21.466 r  sm/D_registers_q[7][0]_i_116/O
                         net (fo=1, routed)           0.406    21.872    sm/D_registers_q[7][0]_i_116_n_0
    SLICE_X49Y70         LUT6 (Prop_lut6_I2_O)        0.124    21.996 r  sm/D_registers_q[7][0]_i_99/O
                         net (fo=1, routed)           0.441    22.437    sm/D_registers_q[7][0]_i_99_n_0
    SLICE_X51Y71         LUT6 (Prop_lut6_I2_O)        0.124    22.561 r  sm/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.752    23.313    sm/D_registers_q[7][0]_i_76_n_0
    SLICE_X53Y71         LUT6 (Prop_lut6_I2_O)        0.124    23.437 r  sm/D_registers_q[7][0]_i_42/O
                         net (fo=1, routed)           0.755    24.192    sm/D_registers_q[7][0]_i_42_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I2_O)        0.124    24.316 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.466    24.782    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I2_O)        0.124    24.906 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.564    25.470    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I1_O)        0.124    25.594 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=25, routed)          1.839    27.433    sm/M_alum_out[0]
    SLICE_X58Y53         LUT6 (Prop_lut6_I4_O)        0.124    27.557 r  sm/D_states_q[1]_i_12/O
                         net (fo=1, routed)           1.190    28.746    sm/D_states_q[1]_i_12_n_0
    SLICE_X58Y58         LUT6 (Prop_lut6_I2_O)        0.124    28.870 r  sm/D_states_q[1]_i_3/O
                         net (fo=3, routed)           0.975    29.845    sm/D_states_q[1]_i_3_n_0
    SLICE_X58Y55         LUT6 (Prop_lut6_I1_O)        0.124    29.969 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.000    29.969    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X58Y55         FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.508   116.023    sm/clk_IBUF_BUFG
    SLICE_X58Y55         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.272   116.295    
                         clock uncertainty           -0.035   116.260    
    SLICE_X58Y55         FDRE (Setup_fdre_C_D)        0.029   116.289    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.289    
                         arrival time                         -29.969    
  -------------------------------------------------------------------
                         slack                                 86.320    

Slack (MET) :             86.439ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.010ns  (logic 3.714ns (15.469%)  route 20.296ns (84.531%))
  Logic Levels:           21  (LUT4=1 LUT5=6 LUT6=14)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 115.999 - 111.111 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.623     5.207    sm/clk_IBUF_BUFG
    SLICE_X59Y59         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y59         FDRE (Prop_fdre_C_Q)         0.456     5.663 f  sm/D_states_q_reg[6]/Q
                         net (fo=169, routed)         4.317     9.980    sm/D_states_q[6]
    SLICE_X49Y59         LUT5 (Prop_lut5_I0_O)        0.124    10.104 r  sm/ram_reg_i_138/O
                         net (fo=2, routed)           1.051    11.155    sm/ram_reg_i_138_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I2_O)        0.124    11.279 r  sm/ram_reg_i_121/O
                         net (fo=32, routed)          1.707    12.986    L_reg/M_sm_ra2[1]
    SLICE_X50Y61         LUT6 (Prop_lut6_I2_O)        0.124    13.110 r  L_reg/ram_reg_i_102/O
                         net (fo=4, routed)           0.465    13.575    sm/M_sm_rd2[0]
    SLICE_X51Y61         LUT5 (Prop_lut5_I4_O)        0.124    13.699 r  sm/D_registers_q[7][31]_i_107/O
                         net (fo=90, routed)          1.595    15.295    sm/D_states_q_reg[3]_rep_0[0]
    SLICE_X54Y64         LUT5 (Prop_lut5_I3_O)        0.150    15.445 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.546    15.990    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I0_O)        0.328    16.318 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.475    16.794    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I0_O)        0.124    16.918 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=4, routed)           0.473    17.391    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X55Y65         LUT5 (Prop_lut5_I0_O)        0.118    17.509 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.852    18.361    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X53Y65         LUT5 (Prop_lut5_I0_O)        0.326    18.687 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.643    19.330    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X51Y65         LUT6 (Prop_lut6_I3_O)        0.124    19.454 r  sm/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.445    19.899    sm/D_registers_q[7][0]_i_121_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I2_O)        0.124    20.023 r  sm/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.620    20.643    sm/D_registers_q[7][0]_i_119_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I2_O)        0.124    20.767 r  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.575    21.342    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X49Y69         LUT6 (Prop_lut6_I2_O)        0.124    21.466 r  sm/D_registers_q[7][0]_i_116/O
                         net (fo=1, routed)           0.406    21.872    sm/D_registers_q[7][0]_i_116_n_0
    SLICE_X49Y70         LUT6 (Prop_lut6_I2_O)        0.124    21.996 r  sm/D_registers_q[7][0]_i_99/O
                         net (fo=1, routed)           0.441    22.437    sm/D_registers_q[7][0]_i_99_n_0
    SLICE_X51Y71         LUT6 (Prop_lut6_I2_O)        0.124    22.561 r  sm/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.752    23.313    sm/D_registers_q[7][0]_i_76_n_0
    SLICE_X53Y71         LUT6 (Prop_lut6_I2_O)        0.124    23.437 r  sm/D_registers_q[7][0]_i_42/O
                         net (fo=1, routed)           0.755    24.192    sm/D_registers_q[7][0]_i_42_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I2_O)        0.124    24.316 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.466    24.782    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I2_O)        0.124    24.906 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.564    25.470    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I1_O)        0.124    25.594 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=25, routed)          1.709    27.303    sm/M_alum_out[0]
    SLICE_X49Y51         LUT5 (Prop_lut5_I4_O)        0.150    27.453 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           0.848    28.300    sm/brams/override_address[0]
    SLICE_X49Y51         LUT4 (Prop_lut4_I0_O)        0.326    28.626 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.590    29.217    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y20         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.483   115.999    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y20         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258   116.256    
                         clock uncertainty           -0.035   116.221    
    RAMB18_X1Y20         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.655    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.655    
                         arrival time                         -29.217    
  -------------------------------------------------------------------
                         slack                                 86.439    

Slack (MET) :             86.574ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.331ns  (logic 4.070ns (16.728%)  route 20.261ns (83.272%))
  Logic Levels:           22  (LUT5=7 LUT6=15)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 115.956 - 111.111 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.623     5.207    sm/clk_IBUF_BUFG
    SLICE_X59Y59         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y59         FDRE (Prop_fdre_C_Q)         0.456     5.663 f  sm/D_states_q_reg[6]/Q
                         net (fo=169, routed)         4.317     9.980    sm/D_states_q[6]
    SLICE_X49Y59         LUT5 (Prop_lut5_I0_O)        0.124    10.104 r  sm/ram_reg_i_138/O
                         net (fo=2, routed)           1.051    11.155    sm/ram_reg_i_138_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I2_O)        0.124    11.279 r  sm/ram_reg_i_121/O
                         net (fo=32, routed)          1.707    12.986    L_reg/M_sm_ra2[1]
    SLICE_X50Y61         LUT6 (Prop_lut6_I2_O)        0.124    13.110 r  L_reg/ram_reg_i_102/O
                         net (fo=4, routed)           0.465    13.575    sm/M_sm_rd2[0]
    SLICE_X51Y61         LUT5 (Prop_lut5_I4_O)        0.124    13.699 r  sm/D_registers_q[7][31]_i_107/O
                         net (fo=90, routed)          1.595    15.295    sm/D_states_q_reg[3]_rep_0[0]
    SLICE_X54Y64         LUT5 (Prop_lut5_I3_O)        0.150    15.445 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.546    15.990    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I0_O)        0.328    16.318 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.475    16.794    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I0_O)        0.124    16.918 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=4, routed)           0.473    17.391    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X55Y65         LUT5 (Prop_lut5_I0_O)        0.118    17.509 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.852    18.361    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X53Y65         LUT5 (Prop_lut5_I0_O)        0.326    18.687 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.643    19.330    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X51Y65         LUT6 (Prop_lut6_I3_O)        0.124    19.454 r  sm/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.445    19.899    sm/D_registers_q[7][0]_i_121_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I2_O)        0.124    20.023 r  sm/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.620    20.643    sm/D_registers_q[7][0]_i_119_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I2_O)        0.124    20.767 r  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.575    21.342    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X49Y69         LUT6 (Prop_lut6_I2_O)        0.124    21.466 r  sm/D_registers_q[7][0]_i_116/O
                         net (fo=1, routed)           0.406    21.872    sm/D_registers_q[7][0]_i_116_n_0
    SLICE_X49Y70         LUT6 (Prop_lut6_I2_O)        0.124    21.996 r  sm/D_registers_q[7][0]_i_99/O
                         net (fo=1, routed)           0.441    22.437    sm/D_registers_q[7][0]_i_99_n_0
    SLICE_X51Y71         LUT6 (Prop_lut6_I2_O)        0.124    22.561 r  sm/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.752    23.313    sm/D_registers_q[7][0]_i_76_n_0
    SLICE_X53Y71         LUT6 (Prop_lut6_I2_O)        0.124    23.437 r  sm/D_registers_q[7][0]_i_42/O
                         net (fo=1, routed)           0.755    24.192    sm/D_registers_q[7][0]_i_42_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I2_O)        0.124    24.316 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.466    24.782    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I2_O)        0.124    24.906 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.564    25.470    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I1_O)        0.124    25.594 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=25, routed)          1.441    27.035    sm/M_alum_out[0]
    SLICE_X59Y61         LUT5 (Prop_lut5_I0_O)        0.152    27.187 f  sm/D_states_q[6]_i_12/O
                         net (fo=3, routed)           0.829    28.016    sm/D_states_q[6]_i_12_n_0
    SLICE_X59Y59         LUT5 (Prop_lut5_I3_O)        0.354    28.370 f  sm/D_states_q[5]_i_2/O
                         net (fo=1, routed)           0.502    28.872    sm/D_states_q[5]_i_2_n_0
    SLICE_X57Y59         LUT6 (Prop_lut6_I1_O)        0.326    29.198 r  sm/D_states_q[5]_i_1/O
                         net (fo=1, routed)           0.340    29.538    sm/D_states_d__0[5]
    SLICE_X57Y59         FDSE                                         r  sm/D_states_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.441   115.956    sm/clk_IBUF_BUFG
    SLICE_X57Y59         FDSE                                         r  sm/D_states_q_reg[5]/C
                         clock pessimism              0.258   116.214    
                         clock uncertainty           -0.035   116.179    
    SLICE_X57Y59         FDSE (Setup_fdse_C_D)       -0.067   116.112    sm/D_states_q_reg[5]
  -------------------------------------------------------------------
                         required time                        116.112    
                         arrival time                         -29.538    
  -------------------------------------------------------------------
                         slack                                 86.574    

Slack (MET) :             86.615ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.394ns  (logic 3.610ns (14.799%)  route 20.784ns (85.201%))
  Logic Levels:           22  (LUT5=5 LUT6=17)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 116.021 - 111.111 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.623     5.207    sm/clk_IBUF_BUFG
    SLICE_X59Y59         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y59         FDRE (Prop_fdre_C_Q)         0.456     5.663 f  sm/D_states_q_reg[6]/Q
                         net (fo=169, routed)         4.317     9.980    sm/D_states_q[6]
    SLICE_X49Y59         LUT5 (Prop_lut5_I0_O)        0.124    10.104 r  sm/ram_reg_i_138/O
                         net (fo=2, routed)           1.051    11.155    sm/ram_reg_i_138_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I2_O)        0.124    11.279 r  sm/ram_reg_i_121/O
                         net (fo=32, routed)          1.707    12.986    L_reg/M_sm_ra2[1]
    SLICE_X50Y61         LUT6 (Prop_lut6_I2_O)        0.124    13.110 r  L_reg/ram_reg_i_102/O
                         net (fo=4, routed)           0.465    13.575    sm/M_sm_rd2[0]
    SLICE_X51Y61         LUT5 (Prop_lut5_I4_O)        0.124    13.699 r  sm/D_registers_q[7][31]_i_107/O
                         net (fo=90, routed)          1.595    15.295    sm/D_states_q_reg[3]_rep_0[0]
    SLICE_X54Y64         LUT5 (Prop_lut5_I3_O)        0.150    15.445 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.546    15.990    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I0_O)        0.328    16.318 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.475    16.794    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I0_O)        0.124    16.918 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=4, routed)           0.473    17.391    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X55Y65         LUT5 (Prop_lut5_I0_O)        0.118    17.509 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.852    18.361    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X53Y65         LUT5 (Prop_lut5_I0_O)        0.326    18.687 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.643    19.330    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X51Y65         LUT6 (Prop_lut6_I3_O)        0.124    19.454 r  sm/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.445    19.899    sm/D_registers_q[7][0]_i_121_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I2_O)        0.124    20.023 r  sm/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.620    20.643    sm/D_registers_q[7][0]_i_119_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I2_O)        0.124    20.767 r  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.575    21.342    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X49Y69         LUT6 (Prop_lut6_I2_O)        0.124    21.466 r  sm/D_registers_q[7][0]_i_116/O
                         net (fo=1, routed)           0.406    21.872    sm/D_registers_q[7][0]_i_116_n_0
    SLICE_X49Y70         LUT6 (Prop_lut6_I2_O)        0.124    21.996 r  sm/D_registers_q[7][0]_i_99/O
                         net (fo=1, routed)           0.441    22.437    sm/D_registers_q[7][0]_i_99_n_0
    SLICE_X51Y71         LUT6 (Prop_lut6_I2_O)        0.124    22.561 r  sm/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.752    23.313    sm/D_registers_q[7][0]_i_76_n_0
    SLICE_X53Y71         LUT6 (Prop_lut6_I2_O)        0.124    23.437 r  sm/D_registers_q[7][0]_i_42/O
                         net (fo=1, routed)           0.755    24.192    sm/D_registers_q[7][0]_i_42_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I2_O)        0.124    24.316 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.466    24.782    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I2_O)        0.124    24.906 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.564    25.470    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I1_O)        0.124    25.594 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=25, routed)          1.434    27.028    sm/M_alum_out[0]
    SLICE_X53Y58         LUT6 (Prop_lut6_I0_O)        0.124    27.152 r  sm/D_states_q[7]_i_9/O
                         net (fo=2, routed)           0.815    27.967    sm/D_states_q[7]_i_9_n_0
    SLICE_X55Y60         LUT6 (Prop_lut6_I2_O)        0.124    28.091 r  sm/D_states_q[6]_i_2/O
                         net (fo=1, routed)           1.046    29.137    sm/D_states_q[6]_i_2_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I0_O)        0.124    29.261 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.340    29.601    sm/D_states_d__0[6]
    SLICE_X59Y59         FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.506   116.021    sm/clk_IBUF_BUFG
    SLICE_X59Y59         FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.297   116.318    
                         clock uncertainty           -0.035   116.283    
    SLICE_X59Y59         FDRE (Setup_fdre_C_D)       -0.067   116.216    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        116.216    
                         arrival time                         -29.601    
  -------------------------------------------------------------------
                         slack                                 86.615    

Slack (MET) :             86.735ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.266ns  (logic 3.610ns (14.877%)  route 20.656ns (85.123%))
  Logic Levels:           22  (LUT5=6 LUT6=16)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 115.957 - 111.111 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.623     5.207    sm/clk_IBUF_BUFG
    SLICE_X59Y59         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y59         FDRE (Prop_fdre_C_Q)         0.456     5.663 f  sm/D_states_q_reg[6]/Q
                         net (fo=169, routed)         4.317     9.980    sm/D_states_q[6]
    SLICE_X49Y59         LUT5 (Prop_lut5_I0_O)        0.124    10.104 r  sm/ram_reg_i_138/O
                         net (fo=2, routed)           1.051    11.155    sm/ram_reg_i_138_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I2_O)        0.124    11.279 r  sm/ram_reg_i_121/O
                         net (fo=32, routed)          1.707    12.986    L_reg/M_sm_ra2[1]
    SLICE_X50Y61         LUT6 (Prop_lut6_I2_O)        0.124    13.110 r  L_reg/ram_reg_i_102/O
                         net (fo=4, routed)           0.465    13.575    sm/M_sm_rd2[0]
    SLICE_X51Y61         LUT5 (Prop_lut5_I4_O)        0.124    13.699 r  sm/D_registers_q[7][31]_i_107/O
                         net (fo=90, routed)          1.595    15.295    sm/D_states_q_reg[3]_rep_0[0]
    SLICE_X54Y64         LUT5 (Prop_lut5_I3_O)        0.150    15.445 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.546    15.990    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I0_O)        0.328    16.318 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.475    16.794    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I0_O)        0.124    16.918 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=4, routed)           0.473    17.391    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X55Y65         LUT5 (Prop_lut5_I0_O)        0.118    17.509 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.852    18.361    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X53Y65         LUT5 (Prop_lut5_I0_O)        0.326    18.687 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.643    19.330    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X51Y65         LUT6 (Prop_lut6_I3_O)        0.124    19.454 f  sm/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.445    19.899    sm/D_registers_q[7][0]_i_121_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I2_O)        0.124    20.023 f  sm/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.620    20.643    sm/D_registers_q[7][0]_i_119_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I2_O)        0.124    20.767 f  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.575    21.342    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X49Y69         LUT6 (Prop_lut6_I2_O)        0.124    21.466 f  sm/D_registers_q[7][0]_i_116/O
                         net (fo=1, routed)           0.406    21.872    sm/D_registers_q[7][0]_i_116_n_0
    SLICE_X49Y70         LUT6 (Prop_lut6_I2_O)        0.124    21.996 f  sm/D_registers_q[7][0]_i_99/O
                         net (fo=1, routed)           0.441    22.437    sm/D_registers_q[7][0]_i_99_n_0
    SLICE_X51Y71         LUT6 (Prop_lut6_I2_O)        0.124    22.561 f  sm/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.752    23.313    sm/D_registers_q[7][0]_i_76_n_0
    SLICE_X53Y71         LUT6 (Prop_lut6_I2_O)        0.124    23.437 f  sm/D_registers_q[7][0]_i_42/O
                         net (fo=1, routed)           0.755    24.192    sm/D_registers_q[7][0]_i_42_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I2_O)        0.124    24.316 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.466    24.782    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I2_O)        0.124    24.906 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.564    25.470    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I1_O)        0.124    25.594 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=25, routed)          1.739    27.333    sm/M_alum_out[0]
    SLICE_X59Y56         LUT6 (Prop_lut6_I5_O)        0.124    27.457 r  sm/D_states_q[2]_i_8/O
                         net (fo=1, routed)           0.799    28.256    sm/D_states_q[2]_i_8_n_0
    SLICE_X59Y55         LUT5 (Prop_lut5_I3_O)        0.124    28.380 r  sm/D_states_q[2]_i_3/O
                         net (fo=4, routed)           0.969    29.349    sm/D_states_q[2]_i_3_n_0
    SLICE_X57Y58         LUT6 (Prop_lut6_I1_O)        0.124    29.473 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000    29.473    sm/D_states_d__0[2]
    SLICE_X57Y58         FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.442   115.957    sm/clk_IBUF_BUFG
    SLICE_X57Y58         FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.258   116.215    
                         clock uncertainty           -0.035   116.180    
    SLICE_X57Y58         FDRE (Setup_fdre_C_D)        0.029   116.209    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.209    
                         arrival time                         -29.473    
  -------------------------------------------------------------------
                         slack                                 86.735    

Slack (MET) :             86.736ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.234ns  (logic 3.840ns (15.845%)  route 20.394ns (84.155%))
  Logic Levels:           22  (LUT4=1 LUT5=5 LUT6=16)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 116.022 - 111.111 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.623     5.207    sm/clk_IBUF_BUFG
    SLICE_X59Y59         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y59         FDRE (Prop_fdre_C_Q)         0.456     5.663 f  sm/D_states_q_reg[6]/Q
                         net (fo=169, routed)         4.317     9.980    sm/D_states_q[6]
    SLICE_X49Y59         LUT5 (Prop_lut5_I0_O)        0.124    10.104 r  sm/ram_reg_i_138/O
                         net (fo=2, routed)           1.051    11.155    sm/ram_reg_i_138_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I2_O)        0.124    11.279 r  sm/ram_reg_i_121/O
                         net (fo=32, routed)          1.707    12.986    L_reg/M_sm_ra2[1]
    SLICE_X50Y61         LUT6 (Prop_lut6_I2_O)        0.124    13.110 r  L_reg/ram_reg_i_102/O
                         net (fo=4, routed)           0.465    13.575    sm/M_sm_rd2[0]
    SLICE_X51Y61         LUT5 (Prop_lut5_I4_O)        0.124    13.699 r  sm/D_registers_q[7][31]_i_107/O
                         net (fo=90, routed)          1.595    15.295    sm/D_states_q_reg[3]_rep_0[0]
    SLICE_X54Y64         LUT5 (Prop_lut5_I3_O)        0.150    15.445 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.546    15.990    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I0_O)        0.328    16.318 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.475    16.794    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I0_O)        0.124    16.918 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=4, routed)           0.473    17.391    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X55Y65         LUT5 (Prop_lut5_I0_O)        0.118    17.509 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.852    18.361    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X53Y65         LUT5 (Prop_lut5_I0_O)        0.326    18.687 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.643    19.330    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X51Y65         LUT6 (Prop_lut6_I3_O)        0.124    19.454 f  sm/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.445    19.899    sm/D_registers_q[7][0]_i_121_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I2_O)        0.124    20.023 f  sm/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.620    20.643    sm/D_registers_q[7][0]_i_119_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I2_O)        0.124    20.767 f  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.575    21.342    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X49Y69         LUT6 (Prop_lut6_I2_O)        0.124    21.466 f  sm/D_registers_q[7][0]_i_116/O
                         net (fo=1, routed)           0.406    21.872    sm/D_registers_q[7][0]_i_116_n_0
    SLICE_X49Y70         LUT6 (Prop_lut6_I2_O)        0.124    21.996 f  sm/D_registers_q[7][0]_i_99/O
                         net (fo=1, routed)           0.441    22.437    sm/D_registers_q[7][0]_i_99_n_0
    SLICE_X51Y71         LUT6 (Prop_lut6_I2_O)        0.124    22.561 f  sm/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.752    23.313    sm/D_registers_q[7][0]_i_76_n_0
    SLICE_X53Y71         LUT6 (Prop_lut6_I2_O)        0.124    23.437 f  sm/D_registers_q[7][0]_i_42/O
                         net (fo=1, routed)           0.755    24.192    sm/D_registers_q[7][0]_i_42_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I2_O)        0.124    24.316 r  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.466    24.782    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I2_O)        0.124    24.906 r  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.564    25.470    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I1_O)        0.124    25.594 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=25, routed)          1.459    27.053    sm/M_alum_out[0]
    SLICE_X58Y61         LUT4 (Prop_lut4_I3_O)        0.152    27.205 r  sm/D_states_q[4]_i_13/O
                         net (fo=1, routed)           0.441    27.645    sm/D_states_q[4]_i_13_n_0
    SLICE_X58Y61         LUT6 (Prop_lut6_I3_O)        0.326    27.971 r  sm/D_states_q[4]_i_3/O
                         net (fo=3, routed)           0.730    28.702    sm/D_states_q[4]_i_3_n_0
    SLICE_X58Y57         LUT6 (Prop_lut6_I2_O)        0.124    28.826 r  sm/D_states_q[4]_rep__0_i_1/O
                         net (fo=1, routed)           0.616    29.441    sm/D_states_q[4]_rep__0_i_1_n_0
    SLICE_X58Y57         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.507   116.022    sm/clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
                         clock pessimism              0.272   116.294    
                         clock uncertainty           -0.035   116.259    
    SLICE_X58Y57         FDRE (Setup_fdre_C_D)       -0.081   116.178    sm/D_states_q_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                        116.178    
                         arrival time                         -29.441    
  -------------------------------------------------------------------
                         slack                                 86.736    

Slack (MET) :             86.770ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.281ns  (logic 3.610ns (14.868%)  route 20.671ns (85.132%))
  Logic Levels:           22  (LUT5=5 LUT6=17)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 115.956 - 111.111 ) 
    Source Clock Delay      (SCD):    5.207ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.623     5.207    sm/clk_IBUF_BUFG
    SLICE_X59Y59         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y59         FDRE (Prop_fdre_C_Q)         0.456     5.663 f  sm/D_states_q_reg[6]/Q
                         net (fo=169, routed)         4.317     9.980    sm/D_states_q[6]
    SLICE_X49Y59         LUT5 (Prop_lut5_I0_O)        0.124    10.104 r  sm/ram_reg_i_138/O
                         net (fo=2, routed)           1.051    11.155    sm/ram_reg_i_138_n_0
    SLICE_X46Y57         LUT6 (Prop_lut6_I2_O)        0.124    11.279 r  sm/ram_reg_i_121/O
                         net (fo=32, routed)          1.707    12.986    L_reg/M_sm_ra2[1]
    SLICE_X50Y61         LUT6 (Prop_lut6_I2_O)        0.124    13.110 r  L_reg/ram_reg_i_102/O
                         net (fo=4, routed)           0.465    13.575    sm/M_sm_rd2[0]
    SLICE_X51Y61         LUT5 (Prop_lut5_I4_O)        0.124    13.699 r  sm/D_registers_q[7][31]_i_107/O
                         net (fo=90, routed)          1.595    15.295    sm/D_states_q_reg[3]_rep_0[0]
    SLICE_X54Y64         LUT5 (Prop_lut5_I3_O)        0.150    15.445 r  sm/D_registers_q[7][3]_i_9/O
                         net (fo=4, routed)           0.546    15.990    sm/D_registers_q[7][3]_i_9_n_0
    SLICE_X57Y65         LUT6 (Prop_lut6_I0_O)        0.328    16.318 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=4, routed)           0.475    16.794    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X55Y65         LUT6 (Prop_lut6_I0_O)        0.124    16.918 r  sm/D_registers_q[7][8]_i_13/O
                         net (fo=4, routed)           0.473    17.391    sm/D_registers_q[7][8]_i_13_n_0
    SLICE_X55Y65         LUT5 (Prop_lut5_I0_O)        0.118    17.509 r  sm/D_registers_q[7][8]_i_9/O
                         net (fo=4, routed)           0.852    18.361    sm/D_registers_q[7][8]_i_9_n_0
    SLICE_X53Y65         LUT5 (Prop_lut5_I0_O)        0.326    18.687 r  sm/D_registers_q[7][10]_i_10/O
                         net (fo=2, routed)           0.643    19.330    sm/D_registers_q[7][10]_i_10_n_0
    SLICE_X51Y65         LUT6 (Prop_lut6_I3_O)        0.124    19.454 r  sm/D_registers_q[7][0]_i_121/O
                         net (fo=1, routed)           0.445    19.899    sm/D_registers_q[7][0]_i_121_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I2_O)        0.124    20.023 r  sm/D_registers_q[7][0]_i_119/O
                         net (fo=1, routed)           0.620    20.643    sm/D_registers_q[7][0]_i_119_n_0
    SLICE_X49Y67         LUT6 (Prop_lut6_I2_O)        0.124    20.767 r  sm/D_registers_q[7][0]_i_118/O
                         net (fo=1, routed)           0.575    21.342    sm/D_registers_q[7][0]_i_118_n_0
    SLICE_X49Y69         LUT6 (Prop_lut6_I2_O)        0.124    21.466 r  sm/D_registers_q[7][0]_i_116/O
                         net (fo=1, routed)           0.406    21.872    sm/D_registers_q[7][0]_i_116_n_0
    SLICE_X49Y70         LUT6 (Prop_lut6_I2_O)        0.124    21.996 r  sm/D_registers_q[7][0]_i_99/O
                         net (fo=1, routed)           0.441    22.437    sm/D_registers_q[7][0]_i_99_n_0
    SLICE_X51Y71         LUT6 (Prop_lut6_I2_O)        0.124    22.561 r  sm/D_registers_q[7][0]_i_76/O
                         net (fo=1, routed)           0.752    23.313    sm/D_registers_q[7][0]_i_76_n_0
    SLICE_X53Y71         LUT6 (Prop_lut6_I2_O)        0.124    23.437 r  sm/D_registers_q[7][0]_i_42/O
                         net (fo=1, routed)           0.755    24.192    sm/D_registers_q[7][0]_i_42_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I2_O)        0.124    24.316 f  sm/D_registers_q[7][0]_i_13/O
                         net (fo=1, routed)           0.466    24.782    sm/D_registers_q[7][0]_i_13_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I2_O)        0.124    24.906 f  sm/D_registers_q[7][0]_i_5/O
                         net (fo=1, routed)           0.564    25.470    sm/D_registers_q[7][0]_i_5_n_0
    SLICE_X54Y69         LUT6 (Prop_lut6_I1_O)        0.124    25.594 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=25, routed)          1.909    27.503    sm/M_alum_out[0]
    SLICE_X59Y56         LUT6 (Prop_lut6_I3_O)        0.124    27.627 f  sm/D_states_q[3]_i_19/O
                         net (fo=1, routed)           0.495    28.122    sm/D_states_q[3]_i_19_n_0
    SLICE_X58Y56         LUT6 (Prop_lut6_I0_O)        0.124    28.246 f  sm/D_states_q[3]_i_5/O
                         net (fo=4, routed)           1.118    29.364    sm/D_states_q[3]_i_5_n_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I4_O)        0.124    29.488 r  sm/D_states_q[3]_rep_i_1/O
                         net (fo=1, routed)           0.000    29.488    sm/D_states_q[3]_rep_i_1_n_0
    SLICE_X54Y58         FDRE                                         r  sm/D_states_q_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.441   115.956    sm/clk_IBUF_BUFG
    SLICE_X54Y58         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.258   116.214    
                         clock uncertainty           -0.035   116.179    
    SLICE_X54Y58         FDRE (Setup_fdre_C_D)        0.079   116.258    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        116.258    
                         arrival time                         -29.488    
  -------------------------------------------------------------------
                         slack                                 86.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.567     1.511    sr2/clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.218     1.870    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y49         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.838     2.028    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y49         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.504     1.524    
    SLICE_X52Y49         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.567     1.511    sr2/clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.218     1.870    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y49         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.838     2.028    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y49         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.504     1.524    
    SLICE_X52Y49         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.567     1.511    sr2/clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.218     1.870    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y49         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.838     2.028    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y49         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.504     1.524    
    SLICE_X52Y49         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.567     1.511    sr2/clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.218     1.870    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y49         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.838     2.028    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y49         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.504     1.524    
    SLICE_X52Y49         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (34.993%)  route 0.238ns (65.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.567     1.511    sr2/clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.128     1.639 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.238     1.876    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X52Y49         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.838     2.028    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y49         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.504     1.524    
    SLICE_X52Y49         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.779    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (34.993%)  route 0.238ns (65.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.567     1.511    sr2/clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.128     1.639 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.238     1.876    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X52Y49         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.838     2.028    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y49         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.504     1.524    
    SLICE_X52Y49         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.779    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (34.993%)  route 0.238ns (65.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.567     1.511    sr2/clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.128     1.639 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.238     1.876    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X52Y49         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.838     2.028    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y49         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.504     1.524    
    SLICE_X52Y49         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.779    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (34.993%)  route 0.238ns (65.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.567     1.511    sr2/clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.128     1.639 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.238     1.876    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X52Y49         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.838     2.028    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y49         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.504     1.524    
    SLICE_X52Y49         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.779    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.164ns (35.728%)  route 0.295ns (64.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.565     1.509    sr3/clk_IBUF_BUFG
    SLICE_X54Y51         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.295     1.968    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y51         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.835     2.025    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y51         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.546    
    SLICE_X56Y51         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.855    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.164ns (35.728%)  route 0.295ns (64.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.565     1.509    sr3/clk_IBUF_BUFG
    SLICE_X54Y51         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.295     1.968    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y51         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.835     2.025    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y51         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.546    
    SLICE_X56Y51         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.855    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y20   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y21   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X50Y61   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X47Y67   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X48Y65   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X43Y70   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X44Y68   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X44Y68   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X46Y69   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y50   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y50   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y50   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y50   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y50   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y50   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y50   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y50   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y49   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X52Y49   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y50   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y50   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y50   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y50   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y50   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y50   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y50   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y50   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y49   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X52Y49   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      105.952ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.149ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             105.952ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.656ns  (logic 0.842ns (18.086%)  route 3.814ns (81.914%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 115.954 - 111.111 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.419     5.627 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=103, routed)         1.779     7.406    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X54Y57         LUT2 (Prop_lut2_I1_O)        0.299     7.705 f  sm/D_stage_q[3]_i_2/O
                         net (fo=12, routed)          1.057     8.761    sm/D_stage_q[3]_i_2_n_0
    SLICE_X50Y54         LUT6 (Prop_lut6_I2_O)        0.124     8.885 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.978     9.864    fifo_reset_cond/AS[0]
    SLICE_X46Y51         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.439   115.954    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X46Y51         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258   116.212    
                         clock uncertainty           -0.035   116.177    
    SLICE_X46Y51         FDPE (Recov_fdpe_C_PRE)     -0.361   115.816    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.816    
                         arrival time                          -9.864    
  -------------------------------------------------------------------
                         slack                                105.952    

Slack (MET) :             105.952ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.656ns  (logic 0.842ns (18.086%)  route 3.814ns (81.914%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 115.954 - 111.111 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.419     5.627 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=103, routed)         1.779     7.406    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X54Y57         LUT2 (Prop_lut2_I1_O)        0.299     7.705 f  sm/D_stage_q[3]_i_2/O
                         net (fo=12, routed)          1.057     8.761    sm/D_stage_q[3]_i_2_n_0
    SLICE_X50Y54         LUT6 (Prop_lut6_I2_O)        0.124     8.885 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.978     9.864    fifo_reset_cond/AS[0]
    SLICE_X46Y51         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.439   115.954    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X46Y51         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258   116.212    
                         clock uncertainty           -0.035   116.177    
    SLICE_X46Y51         FDPE (Recov_fdpe_C_PRE)     -0.361   115.816    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.816    
                         arrival time                          -9.864    
  -------------------------------------------------------------------
                         slack                                105.952    

Slack (MET) :             105.952ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.656ns  (logic 0.842ns (18.086%)  route 3.814ns (81.914%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 115.954 - 111.111 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.419     5.627 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=103, routed)         1.779     7.406    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X54Y57         LUT2 (Prop_lut2_I1_O)        0.299     7.705 f  sm/D_stage_q[3]_i_2/O
                         net (fo=12, routed)          1.057     8.761    sm/D_stage_q[3]_i_2_n_0
    SLICE_X50Y54         LUT6 (Prop_lut6_I2_O)        0.124     8.885 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.978     9.864    fifo_reset_cond/AS[0]
    SLICE_X46Y51         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.439   115.954    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X46Y51         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258   116.212    
                         clock uncertainty           -0.035   116.177    
    SLICE_X46Y51         FDPE (Recov_fdpe_C_PRE)     -0.361   115.816    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.816    
                         arrival time                          -9.864    
  -------------------------------------------------------------------
                         slack                                105.952    

Slack (MET) :             105.952ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.656ns  (logic 0.842ns (18.086%)  route 3.814ns (81.914%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 115.954 - 111.111 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.624     5.208    sm/clk_IBUF_BUFG
    SLICE_X58Y57         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y57         FDRE (Prop_fdre_C_Q)         0.419     5.627 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=103, routed)         1.779     7.406    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X54Y57         LUT2 (Prop_lut2_I1_O)        0.299     7.705 f  sm/D_stage_q[3]_i_2/O
                         net (fo=12, routed)          1.057     8.761    sm/D_stage_q[3]_i_2_n_0
    SLICE_X50Y54         LUT6 (Prop_lut6_I2_O)        0.124     8.885 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.978     9.864    fifo_reset_cond/AS[0]
    SLICE_X46Y51         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.439   115.954    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X46Y51         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258   116.212    
                         clock uncertainty           -0.035   116.177    
    SLICE_X46Y51         FDPE (Recov_fdpe_C_PRE)     -0.361   115.816    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.816    
                         arrival time                          -9.864    
  -------------------------------------------------------------------
                         slack                                105.952    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.149ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.186ns (16.692%)  route 0.928ns (83.308%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X55Y57         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDSE (Prop_fdse_C_Q)         0.141     1.648 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=116, routed)         0.513     2.161    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X50Y54         LUT6 (Prop_lut6_I5_O)        0.045     2.206 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.415     2.621    fifo_reset_cond/AS[0]
    SLICE_X46Y51         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.833     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X46Y51         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.543    
    SLICE_X46Y51         FDPE (Remov_fdpe_C_PRE)     -0.071     1.472    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  1.149    

Slack (MET) :             1.149ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.186ns (16.692%)  route 0.928ns (83.308%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X55Y57         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDSE (Prop_fdse_C_Q)         0.141     1.648 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=116, routed)         0.513     2.161    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X50Y54         LUT6 (Prop_lut6_I5_O)        0.045     2.206 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.415     2.621    fifo_reset_cond/AS[0]
    SLICE_X46Y51         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.833     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X46Y51         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.543    
    SLICE_X46Y51         FDPE (Remov_fdpe_C_PRE)     -0.071     1.472    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  1.149    

Slack (MET) :             1.149ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.186ns (16.692%)  route 0.928ns (83.308%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X55Y57         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDSE (Prop_fdse_C_Q)         0.141     1.648 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=116, routed)         0.513     2.161    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X50Y54         LUT6 (Prop_lut6_I5_O)        0.045     2.206 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.415     2.621    fifo_reset_cond/AS[0]
    SLICE_X46Y51         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.833     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X46Y51         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.543    
    SLICE_X46Y51         FDPE (Remov_fdpe_C_PRE)     -0.071     1.472    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  1.149    

Slack (MET) :             1.149ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.186ns (16.692%)  route 0.928ns (83.308%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X55Y57         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDSE (Prop_fdse_C_Q)         0.141     1.648 r  sm/D_states_q_reg[0]_rep/Q
                         net (fo=116, routed)         0.513     2.161    sm/D_states_q_reg[0]_rep_n_0
    SLICE_X50Y54         LUT6 (Prop_lut6_I5_O)        0.045     2.206 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.415     2.621    fifo_reset_cond/AS[0]
    SLICE_X46Y51         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.833     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X46Y51         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.543    
    SLICE_X46Y51         FDPE (Remov_fdpe_C_PRE)     -0.071     1.472    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  1.149    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.097ns  (logic 11.675ns (32.344%)  route 24.421ns (67.656%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=3 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X50Y64         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.478     5.616 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          2.302     7.918    L_reg/M_sm_pac[7]
    SLICE_X34Y64         LUT5 (Prop_lut5_I0_O)        0.301     8.219 f  L_reg/L_53214a02_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.771     8.990    L_reg/L_53214a02_remainder0_carry_i_24_n_0
    SLICE_X34Y63         LUT6 (Prop_lut6_I1_O)        0.124     9.114 f  L_reg/L_53214a02_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.822     9.936    L_reg/L_53214a02_remainder0_carry__1_i_7_n_0
    SLICE_X35Y61         LUT3 (Prop_lut3_I2_O)        0.152    10.088 f  L_reg/L_53214a02_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.941    11.029    L_reg/L_53214a02_remainder0_carry_i_20_n_0
    SLICE_X35Y60         LUT5 (Prop_lut5_I4_O)        0.354    11.383 r  L_reg/L_53214a02_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.874    12.257    L_reg/L_53214a02_remainder0_carry_i_10_n_0
    SLICE_X34Y60         LUT4 (Prop_lut4_I1_O)        0.326    12.583 r  L_reg/L_53214a02_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.583    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.116 r  aseg_driver/decimal_renderer/L_53214a02_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.116    aseg_driver/decimal_renderer/L_53214a02_remainder0_carry_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.431 f  aseg_driver/decimal_renderer/L_53214a02_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.112    14.544    L_reg/L_53214a02_remainder0[7]
    SLICE_X31Y63         LUT5 (Prop_lut5_I2_O)        0.307    14.851 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.826    15.677    L_reg/i__carry__1_i_10_n_0
    SLICE_X29Y63         LUT4 (Prop_lut4_I0_O)        0.124    15.801 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.015    16.816    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X30Y63         LUT6 (Prop_lut6_I0_O)        0.124    16.940 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.965    17.905    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X31Y62         LUT3 (Prop_lut3_I2_O)        0.152    18.057 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.954    19.011    L_reg/i__carry_i_20__0_n_0
    SLICE_X33Y61         LUT3 (Prop_lut3_I1_O)        0.354    19.365 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.830    20.195    L_reg/i__carry_i_11_n_0
    SLICE_X31Y60         LUT2 (Prop_lut2_I1_O)        0.326    20.521 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.465    20.986    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X32Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.493 r  aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.493    aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.607 r  aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.607    aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.846 r  aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.977    22.823    L_reg/L_53214a02_remainder0_inferred__1/i__carry__2[2]
    SLICE_X31Y61         LUT5 (Prop_lut5_I1_O)        0.302    23.125 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    23.558    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X31Y61         LUT5 (Prop_lut5_I0_O)        0.124    23.682 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.827    24.509    aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry__0_0
    SLICE_X31Y58         LUT2 (Prop_lut2_I0_O)        0.149    24.658 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.467    25.126    L_reg/i__carry_i_13_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I1_O)        0.332    25.458 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.797    26.255    L_reg/i__carry_i_18_n_0
    SLICE_X29Y59         LUT6 (Prop_lut6_I5_O)        0.124    26.379 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.809    27.188    L_reg/i__carry_i_13_n_0
    SLICE_X29Y58         LUT3 (Prop_lut3_I1_O)        0.152    27.340 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.812    28.152    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X30Y58         LUT5 (Prop_lut5_I0_O)        0.326    28.478 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.478    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.011 r  aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.011    aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.128 r  aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.128    aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.443 r  aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    30.069    aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X31Y60         LUT6 (Prop_lut6_I0_O)        0.307    30.376 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.404    30.780    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I1_O)        0.124    30.904 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.819    31.723    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X34Y59         LUT3 (Prop_lut3_I1_O)        0.124    31.847 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.833    32.680    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X33Y59         LUT6 (Prop_lut6_I4_O)        0.124    32.804 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.155    33.959    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X30Y57         LUT4 (Prop_lut4_I2_O)        0.124    34.083 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.583    37.666    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    41.235 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.235    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.051ns  (logic 11.909ns (33.033%)  route 24.142ns (66.967%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=3 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X50Y64         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.478     5.616 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          2.302     7.918    L_reg/M_sm_pac[7]
    SLICE_X34Y64         LUT5 (Prop_lut5_I0_O)        0.301     8.219 f  L_reg/L_53214a02_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.771     8.990    L_reg/L_53214a02_remainder0_carry_i_24_n_0
    SLICE_X34Y63         LUT6 (Prop_lut6_I1_O)        0.124     9.114 f  L_reg/L_53214a02_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.822     9.936    L_reg/L_53214a02_remainder0_carry__1_i_7_n_0
    SLICE_X35Y61         LUT3 (Prop_lut3_I2_O)        0.152    10.088 f  L_reg/L_53214a02_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.941    11.029    L_reg/L_53214a02_remainder0_carry_i_20_n_0
    SLICE_X35Y60         LUT5 (Prop_lut5_I4_O)        0.354    11.383 r  L_reg/L_53214a02_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.874    12.257    L_reg/L_53214a02_remainder0_carry_i_10_n_0
    SLICE_X34Y60         LUT4 (Prop_lut4_I1_O)        0.326    12.583 r  L_reg/L_53214a02_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.583    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.116 r  aseg_driver/decimal_renderer/L_53214a02_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.116    aseg_driver/decimal_renderer/L_53214a02_remainder0_carry_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.431 f  aseg_driver/decimal_renderer/L_53214a02_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.112    14.544    L_reg/L_53214a02_remainder0[7]
    SLICE_X31Y63         LUT5 (Prop_lut5_I2_O)        0.307    14.851 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.826    15.677    L_reg/i__carry__1_i_10_n_0
    SLICE_X29Y63         LUT4 (Prop_lut4_I0_O)        0.124    15.801 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.015    16.816    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X30Y63         LUT6 (Prop_lut6_I0_O)        0.124    16.940 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.965    17.905    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X31Y62         LUT3 (Prop_lut3_I2_O)        0.152    18.057 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.954    19.011    L_reg/i__carry_i_20__0_n_0
    SLICE_X33Y61         LUT3 (Prop_lut3_I1_O)        0.354    19.365 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.830    20.195    L_reg/i__carry_i_11_n_0
    SLICE_X31Y60         LUT2 (Prop_lut2_I1_O)        0.326    20.521 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.465    20.986    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X32Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.493 r  aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.493    aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.607 r  aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.607    aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.846 r  aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.977    22.823    L_reg/L_53214a02_remainder0_inferred__1/i__carry__2[2]
    SLICE_X31Y61         LUT5 (Prop_lut5_I1_O)        0.302    23.125 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    23.558    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X31Y61         LUT5 (Prop_lut5_I0_O)        0.124    23.682 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.827    24.509    aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry__0_0
    SLICE_X31Y58         LUT2 (Prop_lut2_I0_O)        0.149    24.658 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.467    25.126    L_reg/i__carry_i_13_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I1_O)        0.332    25.458 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.797    26.255    L_reg/i__carry_i_18_n_0
    SLICE_X29Y59         LUT6 (Prop_lut6_I5_O)        0.124    26.379 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.809    27.188    L_reg/i__carry_i_13_n_0
    SLICE_X29Y58         LUT3 (Prop_lut3_I1_O)        0.152    27.340 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.812    28.152    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X30Y58         LUT5 (Prop_lut5_I0_O)        0.326    28.478 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.478    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.011 r  aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.011    aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.128 r  aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.128    aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.443 r  aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    30.069    aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X31Y60         LUT6 (Prop_lut6_I0_O)        0.307    30.376 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.404    30.780    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I1_O)        0.124    30.904 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.819    31.723    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X34Y59         LUT3 (Prop_lut3_I1_O)        0.124    31.847 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.833    32.680    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X33Y59         LUT6 (Prop_lut6_I4_O)        0.124    32.804 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.155    33.959    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X30Y57         LUT4 (Prop_lut4_I1_O)        0.146    34.105 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.304    37.409    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.780    41.189 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.189    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.655ns  (logic 11.860ns (33.263%)  route 23.795ns (66.737%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=3 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X50Y64         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.478     5.616 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          2.302     7.918    L_reg/M_sm_pac[7]
    SLICE_X34Y64         LUT5 (Prop_lut5_I0_O)        0.301     8.219 f  L_reg/L_53214a02_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.771     8.990    L_reg/L_53214a02_remainder0_carry_i_24_n_0
    SLICE_X34Y63         LUT6 (Prop_lut6_I1_O)        0.124     9.114 f  L_reg/L_53214a02_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.822     9.936    L_reg/L_53214a02_remainder0_carry__1_i_7_n_0
    SLICE_X35Y61         LUT3 (Prop_lut3_I2_O)        0.152    10.088 f  L_reg/L_53214a02_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.941    11.029    L_reg/L_53214a02_remainder0_carry_i_20_n_0
    SLICE_X35Y60         LUT5 (Prop_lut5_I4_O)        0.354    11.383 r  L_reg/L_53214a02_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.874    12.257    L_reg/L_53214a02_remainder0_carry_i_10_n_0
    SLICE_X34Y60         LUT4 (Prop_lut4_I1_O)        0.326    12.583 r  L_reg/L_53214a02_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.583    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.116 r  aseg_driver/decimal_renderer/L_53214a02_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.116    aseg_driver/decimal_renderer/L_53214a02_remainder0_carry_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.431 f  aseg_driver/decimal_renderer/L_53214a02_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.112    14.544    L_reg/L_53214a02_remainder0[7]
    SLICE_X31Y63         LUT5 (Prop_lut5_I2_O)        0.307    14.851 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.826    15.677    L_reg/i__carry__1_i_10_n_0
    SLICE_X29Y63         LUT4 (Prop_lut4_I0_O)        0.124    15.801 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.015    16.816    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X30Y63         LUT6 (Prop_lut6_I0_O)        0.124    16.940 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.965    17.905    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X31Y62         LUT3 (Prop_lut3_I2_O)        0.152    18.057 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.954    19.011    L_reg/i__carry_i_20__0_n_0
    SLICE_X33Y61         LUT3 (Prop_lut3_I1_O)        0.354    19.365 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.830    20.195    L_reg/i__carry_i_11_n_0
    SLICE_X31Y60         LUT2 (Prop_lut2_I1_O)        0.326    20.521 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.465    20.986    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X32Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.493 r  aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.493    aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.607 r  aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.607    aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.846 r  aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.977    22.823    L_reg/L_53214a02_remainder0_inferred__1/i__carry__2[2]
    SLICE_X31Y61         LUT5 (Prop_lut5_I1_O)        0.302    23.125 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    23.558    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X31Y61         LUT5 (Prop_lut5_I0_O)        0.124    23.682 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.827    24.509    aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry__0_0
    SLICE_X31Y58         LUT2 (Prop_lut2_I0_O)        0.149    24.658 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.467    25.126    L_reg/i__carry_i_13_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I1_O)        0.332    25.458 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.797    26.255    L_reg/i__carry_i_18_n_0
    SLICE_X29Y59         LUT6 (Prop_lut6_I5_O)        0.124    26.379 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.809    27.188    L_reg/i__carry_i_13_n_0
    SLICE_X29Y58         LUT3 (Prop_lut3_I1_O)        0.152    27.340 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.812    28.152    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X30Y58         LUT5 (Prop_lut5_I0_O)        0.326    28.478 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.478    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.011 r  aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.011    aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.128 r  aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.128    aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.443 r  aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    30.069    aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X31Y60         LUT6 (Prop_lut6_I0_O)        0.307    30.376 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.404    30.780    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I1_O)        0.124    30.904 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.819    31.723    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X34Y59         LUT3 (Prop_lut3_I1_O)        0.124    31.847 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.833    32.680    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X33Y59         LUT6 (Prop_lut6_I4_O)        0.124    32.804 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.958    33.763    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X31Y57         LUT4 (Prop_lut4_I0_O)        0.152    33.915 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.154    37.068    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.725    40.793 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.793    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.652ns  (logic 11.680ns (32.762%)  route 23.971ns (67.238%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X50Y64         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.478     5.616 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          2.302     7.918    L_reg/M_sm_pac[7]
    SLICE_X34Y64         LUT5 (Prop_lut5_I0_O)        0.301     8.219 f  L_reg/L_53214a02_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.771     8.990    L_reg/L_53214a02_remainder0_carry_i_24_n_0
    SLICE_X34Y63         LUT6 (Prop_lut6_I1_O)        0.124     9.114 f  L_reg/L_53214a02_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.822     9.936    L_reg/L_53214a02_remainder0_carry__1_i_7_n_0
    SLICE_X35Y61         LUT3 (Prop_lut3_I2_O)        0.152    10.088 f  L_reg/L_53214a02_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.941    11.029    L_reg/L_53214a02_remainder0_carry_i_20_n_0
    SLICE_X35Y60         LUT5 (Prop_lut5_I4_O)        0.354    11.383 r  L_reg/L_53214a02_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.874    12.257    L_reg/L_53214a02_remainder0_carry_i_10_n_0
    SLICE_X34Y60         LUT4 (Prop_lut4_I1_O)        0.326    12.583 r  L_reg/L_53214a02_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.583    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.116 r  aseg_driver/decimal_renderer/L_53214a02_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.116    aseg_driver/decimal_renderer/L_53214a02_remainder0_carry_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.431 f  aseg_driver/decimal_renderer/L_53214a02_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.112    14.544    L_reg/L_53214a02_remainder0[7]
    SLICE_X31Y63         LUT5 (Prop_lut5_I2_O)        0.307    14.851 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.826    15.677    L_reg/i__carry__1_i_10_n_0
    SLICE_X29Y63         LUT4 (Prop_lut4_I0_O)        0.124    15.801 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.015    16.816    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X30Y63         LUT6 (Prop_lut6_I0_O)        0.124    16.940 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.965    17.905    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X31Y62         LUT3 (Prop_lut3_I2_O)        0.152    18.057 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.954    19.011    L_reg/i__carry_i_20__0_n_0
    SLICE_X33Y61         LUT3 (Prop_lut3_I1_O)        0.354    19.365 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.830    20.195    L_reg/i__carry_i_11_n_0
    SLICE_X31Y60         LUT2 (Prop_lut2_I1_O)        0.326    20.521 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.465    20.986    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X32Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.493 r  aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.493    aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.607 r  aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.607    aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.846 r  aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.977    22.823    L_reg/L_53214a02_remainder0_inferred__1/i__carry__2[2]
    SLICE_X31Y61         LUT5 (Prop_lut5_I1_O)        0.302    23.125 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    23.558    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X31Y61         LUT5 (Prop_lut5_I0_O)        0.124    23.682 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.827    24.509    aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry__0_0
    SLICE_X31Y58         LUT2 (Prop_lut2_I0_O)        0.149    24.658 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.467    25.126    L_reg/i__carry_i_13_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I1_O)        0.332    25.458 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.797    26.255    L_reg/i__carry_i_18_n_0
    SLICE_X29Y59         LUT6 (Prop_lut6_I5_O)        0.124    26.379 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.809    27.188    L_reg/i__carry_i_13_n_0
    SLICE_X29Y58         LUT3 (Prop_lut3_I1_O)        0.152    27.340 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.812    28.152    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X30Y58         LUT5 (Prop_lut5_I0_O)        0.326    28.478 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.478    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.011 r  aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.011    aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.128 r  aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.128    aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.443 f  aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    30.069    aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X31Y60         LUT6 (Prop_lut6_I0_O)        0.307    30.376 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.404    30.780    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I1_O)        0.124    30.904 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.819    31.723    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X33Y59         LUT6 (Prop_lut6_I1_O)        0.124    31.847 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.714    32.561    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X32Y59         LUT6 (Prop_lut6_I5_O)        0.124    32.685 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.962    33.647    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X30Y57         LUT3 (Prop_lut3_I2_O)        0.124    33.771 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.445    37.216    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    40.790 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.790    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.607ns  (logic 11.872ns (33.342%)  route 23.735ns (66.658%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=3 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X50Y64         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.478     5.616 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          2.302     7.918    L_reg/M_sm_pac[7]
    SLICE_X34Y64         LUT5 (Prop_lut5_I0_O)        0.301     8.219 f  L_reg/L_53214a02_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.771     8.990    L_reg/L_53214a02_remainder0_carry_i_24_n_0
    SLICE_X34Y63         LUT6 (Prop_lut6_I1_O)        0.124     9.114 f  L_reg/L_53214a02_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.822     9.936    L_reg/L_53214a02_remainder0_carry__1_i_7_n_0
    SLICE_X35Y61         LUT3 (Prop_lut3_I2_O)        0.152    10.088 f  L_reg/L_53214a02_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.941    11.029    L_reg/L_53214a02_remainder0_carry_i_20_n_0
    SLICE_X35Y60         LUT5 (Prop_lut5_I4_O)        0.354    11.383 r  L_reg/L_53214a02_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.874    12.257    L_reg/L_53214a02_remainder0_carry_i_10_n_0
    SLICE_X34Y60         LUT4 (Prop_lut4_I1_O)        0.326    12.583 r  L_reg/L_53214a02_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.583    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.116 r  aseg_driver/decimal_renderer/L_53214a02_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.116    aseg_driver/decimal_renderer/L_53214a02_remainder0_carry_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.431 f  aseg_driver/decimal_renderer/L_53214a02_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.112    14.544    L_reg/L_53214a02_remainder0[7]
    SLICE_X31Y63         LUT5 (Prop_lut5_I2_O)        0.307    14.851 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.826    15.677    L_reg/i__carry__1_i_10_n_0
    SLICE_X29Y63         LUT4 (Prop_lut4_I0_O)        0.124    15.801 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.015    16.816    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X30Y63         LUT6 (Prop_lut6_I0_O)        0.124    16.940 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.965    17.905    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X31Y62         LUT3 (Prop_lut3_I2_O)        0.152    18.057 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.954    19.011    L_reg/i__carry_i_20__0_n_0
    SLICE_X33Y61         LUT3 (Prop_lut3_I1_O)        0.354    19.365 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.830    20.195    L_reg/i__carry_i_11_n_0
    SLICE_X31Y60         LUT2 (Prop_lut2_I1_O)        0.326    20.521 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.465    20.986    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X32Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.493 r  aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.493    aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.607 r  aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.607    aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.846 r  aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.977    22.823    L_reg/L_53214a02_remainder0_inferred__1/i__carry__2[2]
    SLICE_X31Y61         LUT5 (Prop_lut5_I1_O)        0.302    23.125 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    23.558    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X31Y61         LUT5 (Prop_lut5_I0_O)        0.124    23.682 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.827    24.509    aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry__0_0
    SLICE_X31Y58         LUT2 (Prop_lut2_I0_O)        0.149    24.658 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.467    25.126    L_reg/i__carry_i_13_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I1_O)        0.332    25.458 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.797    26.255    L_reg/i__carry_i_18_n_0
    SLICE_X29Y59         LUT6 (Prop_lut6_I5_O)        0.124    26.379 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.809    27.188    L_reg/i__carry_i_13_n_0
    SLICE_X29Y58         LUT3 (Prop_lut3_I1_O)        0.152    27.340 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.812    28.152    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X30Y58         LUT5 (Prop_lut5_I0_O)        0.326    28.478 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.478    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.011 r  aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.011    aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.128 r  aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.128    aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.443 r  aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    30.069    aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X31Y60         LUT6 (Prop_lut6_I0_O)        0.307    30.376 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.404    30.780    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I1_O)        0.124    30.904 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.819    31.723    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X34Y59         LUT3 (Prop_lut3_I1_O)        0.124    31.847 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.833    32.680    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X33Y59         LUT6 (Prop_lut6_I4_O)        0.124    32.804 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.960    33.765    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X31Y57         LUT4 (Prop_lut4_I1_O)        0.152    33.917 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.091    37.008    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.737    40.745 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.745    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.587ns  (logic 11.643ns (32.718%)  route 23.943ns (67.282%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=3 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X50Y64         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.478     5.616 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          2.302     7.918    L_reg/M_sm_pac[7]
    SLICE_X34Y64         LUT5 (Prop_lut5_I0_O)        0.301     8.219 f  L_reg/L_53214a02_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.771     8.990    L_reg/L_53214a02_remainder0_carry_i_24_n_0
    SLICE_X34Y63         LUT6 (Prop_lut6_I1_O)        0.124     9.114 f  L_reg/L_53214a02_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.822     9.936    L_reg/L_53214a02_remainder0_carry__1_i_7_n_0
    SLICE_X35Y61         LUT3 (Prop_lut3_I2_O)        0.152    10.088 f  L_reg/L_53214a02_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.941    11.029    L_reg/L_53214a02_remainder0_carry_i_20_n_0
    SLICE_X35Y60         LUT5 (Prop_lut5_I4_O)        0.354    11.383 r  L_reg/L_53214a02_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.874    12.257    L_reg/L_53214a02_remainder0_carry_i_10_n_0
    SLICE_X34Y60         LUT4 (Prop_lut4_I1_O)        0.326    12.583 r  L_reg/L_53214a02_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.583    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.116 r  aseg_driver/decimal_renderer/L_53214a02_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.116    aseg_driver/decimal_renderer/L_53214a02_remainder0_carry_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.431 f  aseg_driver/decimal_renderer/L_53214a02_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.112    14.544    L_reg/L_53214a02_remainder0[7]
    SLICE_X31Y63         LUT5 (Prop_lut5_I2_O)        0.307    14.851 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.826    15.677    L_reg/i__carry__1_i_10_n_0
    SLICE_X29Y63         LUT4 (Prop_lut4_I0_O)        0.124    15.801 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.015    16.816    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X30Y63         LUT6 (Prop_lut6_I0_O)        0.124    16.940 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.965    17.905    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X31Y62         LUT3 (Prop_lut3_I2_O)        0.152    18.057 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.954    19.011    L_reg/i__carry_i_20__0_n_0
    SLICE_X33Y61         LUT3 (Prop_lut3_I1_O)        0.354    19.365 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.830    20.195    L_reg/i__carry_i_11_n_0
    SLICE_X31Y60         LUT2 (Prop_lut2_I1_O)        0.326    20.521 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.465    20.986    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X32Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.493 r  aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.493    aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.607 r  aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.607    aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.846 r  aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.977    22.823    L_reg/L_53214a02_remainder0_inferred__1/i__carry__2[2]
    SLICE_X31Y61         LUT5 (Prop_lut5_I1_O)        0.302    23.125 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    23.558    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X31Y61         LUT5 (Prop_lut5_I0_O)        0.124    23.682 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.827    24.509    aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry__0_0
    SLICE_X31Y58         LUT2 (Prop_lut2_I0_O)        0.149    24.658 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.467    25.126    L_reg/i__carry_i_13_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I1_O)        0.332    25.458 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.797    26.255    L_reg/i__carry_i_18_n_0
    SLICE_X29Y59         LUT6 (Prop_lut6_I5_O)        0.124    26.379 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.809    27.188    L_reg/i__carry_i_13_n_0
    SLICE_X29Y58         LUT3 (Prop_lut3_I1_O)        0.152    27.340 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.812    28.152    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X30Y58         LUT5 (Prop_lut5_I0_O)        0.326    28.478 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.478    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.011 r  aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.011    aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.128 r  aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.128    aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.443 r  aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    30.069    aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X31Y60         LUT6 (Prop_lut6_I0_O)        0.307    30.376 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.404    30.780    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I1_O)        0.124    30.904 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.819    31.723    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X34Y59         LUT3 (Prop_lut3_I1_O)        0.124    31.847 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.833    32.680    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X33Y59         LUT6 (Prop_lut6_I4_O)        0.124    32.804 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.958    33.763    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X31Y57         LUT4 (Prop_lut4_I1_O)        0.124    33.887 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.302    37.188    aseg_OBUF[10]
    N1                   OBUF (Prop_obuf_I_O)         3.536    40.725 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.725    aseg[10]
    N1                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.287ns  (logic 11.645ns (33.002%)  route 23.641ns (66.998%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=3 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.554     5.138    L_reg/clk_IBUF_BUFG
    SLICE_X50Y64         FDRE                                         r  L_reg/D_registers_q_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y64         FDRE (Prop_fdre_C_Q)         0.478     5.616 f  L_reg/D_registers_q_reg[2][7]/Q
                         net (fo=19, routed)          2.302     7.918    L_reg/M_sm_pac[7]
    SLICE_X34Y64         LUT5 (Prop_lut5_I0_O)        0.301     8.219 f  L_reg/L_53214a02_remainder0_carry_i_24/O
                         net (fo=2, routed)           0.771     8.990    L_reg/L_53214a02_remainder0_carry_i_24_n_0
    SLICE_X34Y63         LUT6 (Prop_lut6_I1_O)        0.124     9.114 f  L_reg/L_53214a02_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.822     9.936    L_reg/L_53214a02_remainder0_carry__1_i_7_n_0
    SLICE_X35Y61         LUT3 (Prop_lut3_I2_O)        0.152    10.088 f  L_reg/L_53214a02_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.941    11.029    L_reg/L_53214a02_remainder0_carry_i_20_n_0
    SLICE_X35Y60         LUT5 (Prop_lut5_I4_O)        0.354    11.383 r  L_reg/L_53214a02_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.874    12.257    L_reg/L_53214a02_remainder0_carry_i_10_n_0
    SLICE_X34Y60         LUT4 (Prop_lut4_I1_O)        0.326    12.583 r  L_reg/L_53214a02_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.583    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.116 r  aseg_driver/decimal_renderer/L_53214a02_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.116    aseg_driver/decimal_renderer/L_53214a02_remainder0_carry_n_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.431 f  aseg_driver/decimal_renderer/L_53214a02_remainder0_carry__0/O[3]
                         net (fo=5, routed)           1.112    14.544    L_reg/L_53214a02_remainder0[7]
    SLICE_X31Y63         LUT5 (Prop_lut5_I2_O)        0.307    14.851 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.826    15.677    L_reg/i__carry__1_i_10_n_0
    SLICE_X29Y63         LUT4 (Prop_lut4_I0_O)        0.124    15.801 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.015    16.816    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X30Y63         LUT6 (Prop_lut6_I0_O)        0.124    16.940 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.965    17.905    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X31Y62         LUT3 (Prop_lut3_I2_O)        0.152    18.057 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.954    19.011    L_reg/i__carry_i_20__0_n_0
    SLICE_X33Y61         LUT3 (Prop_lut3_I1_O)        0.354    19.365 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.830    20.195    L_reg/i__carry_i_11_n_0
    SLICE_X31Y60         LUT2 (Prop_lut2_I1_O)        0.326    20.521 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.465    20.986    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X32Y61         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.493 r  aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.493    aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry_n_0
    SLICE_X32Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.607 r  aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.607    aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X32Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.846 r  aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.977    22.823    L_reg/L_53214a02_remainder0_inferred__1/i__carry__2[2]
    SLICE_X31Y61         LUT5 (Prop_lut5_I1_O)        0.302    23.125 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.433    23.558    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X31Y61         LUT5 (Prop_lut5_I0_O)        0.124    23.682 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.827    24.509    aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry__0_0
    SLICE_X31Y58         LUT2 (Prop_lut2_I0_O)        0.149    24.658 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.467    25.126    L_reg/i__carry_i_13_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I1_O)        0.332    25.458 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.797    26.255    L_reg/i__carry_i_18_n_0
    SLICE_X29Y59         LUT6 (Prop_lut6_I5_O)        0.124    26.379 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.809    27.188    L_reg/i__carry_i_13_n_0
    SLICE_X29Y58         LUT3 (Prop_lut3_I1_O)        0.152    27.340 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.812    28.152    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X30Y58         LUT5 (Prop_lut5_I0_O)        0.326    28.478 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.478    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X30Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.011 r  aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.011    aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.128 r  aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.128    aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.443 r  aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    30.069    aseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X31Y60         LUT6 (Prop_lut6_I0_O)        0.307    30.376 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.404    30.780    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I1_O)        0.124    30.904 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.819    31.723    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X34Y59         LUT3 (Prop_lut3_I1_O)        0.124    31.847 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.833    32.680    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X33Y59         LUT6 (Prop_lut6_I4_O)        0.124    32.804 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.960    33.765    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X31Y57         LUT4 (Prop_lut4_I1_O)        0.124    33.889 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.998    36.886    aseg_OBUF[6]
    M2                   OBUF (Prop_obuf_I_O)         3.538    40.425 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.425    aseg[6]
    M2                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.287ns  (logic 11.701ns (34.125%)  route 22.587ns (65.875%))
  Logic Levels:           31  (CARRY4=7 LUT2=4 LUT3=4 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.543     5.127    L_reg/clk_IBUF_BUFG
    SLICE_X43Y68         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.456     5.583 r  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.493     7.076    L_reg/M_sm_timer[12]
    SLICE_X43Y65         LUT2 (Prop_lut2_I0_O)        0.152     7.228 r  L_reg/L_53214a02_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           1.002     8.231    L_reg/L_53214a02_remainder0_carry_i_23__1_n_0
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.326     8.557 f  L_reg/L_53214a02_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.982     9.539    L_reg/L_53214a02_remainder0_carry_i_18__1_n_0
    SLICE_X43Y67         LUT3 (Prop_lut3_I1_O)        0.152     9.691 f  L_reg/L_53214a02_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.359    L_reg/L_53214a02_remainder0_carry_i_20__1_n_0
    SLICE_X43Y67         LUT5 (Prop_lut5_I4_O)        0.360    10.719 r  L_reg/L_53214a02_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.833    11.552    L_reg/L_53214a02_remainder0_carry_i_10__1_n_0
    SLICE_X42Y66         LUT4 (Prop_lut4_I1_O)        0.326    11.878 r  L_reg/L_53214a02_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.878    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y66         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.521 r  timerseg_driver/decimal_renderer/L_53214a02_remainder0_carry/O[3]
                         net (fo=1, routed)           0.652    13.174    L_reg/L_53214a02_remainder0_3[3]
    SLICE_X44Y66         LUT4 (Prop_lut4_I1_O)        0.307    13.481 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.293    14.774    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X37Y67         LUT2 (Prop_lut2_I1_O)        0.124    14.898 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.809    15.706    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I1_O)        0.124    15.830 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           0.795    16.625    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X41Y68         LUT5 (Prop_lut5_I1_O)        0.150    16.775 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.848    17.623    L_reg/i__carry_i_19__3_n_0
    SLICE_X41Y68         LUT3 (Prop_lut3_I0_O)        0.354    17.977 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.827    18.804    L_reg/i__carry_i_11__3_n_0
    SLICE_X39Y66         LUT2 (Prop_lut2_I1_O)        0.332    19.136 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.496    19.632    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X40Y66         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.139 r  timerseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.139    timerseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.253 r  timerseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.253    timerseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.492 r  timerseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.009    21.500    L_reg/L_53214a02_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X37Y66         LUT5 (Prop_lut5_I1_O)        0.302    21.802 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.236    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X37Y66         LUT5 (Prop_lut5_I0_O)        0.124    22.360 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.980    23.339    timerseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y64         LUT2 (Prop_lut2_I0_O)        0.124    23.463 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.436    23.899    L_reg/i__carry_i_13__3_0
    SLICE_X36Y65         LUT5 (Prop_lut5_I0_O)        0.118    24.017 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.828    24.845    L_reg/i__carry_i_23__3_n_0
    SLICE_X36Y64         LUT6 (Prop_lut6_I0_O)        0.326    25.171 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.963    26.134    L_reg/i__carry_i_13__3_n_0
    SLICE_X39Y64         LUT3 (Prop_lut3_I1_O)        0.152    26.286 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.808    27.094    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X38Y64         LUT5 (Prop_lut5_I0_O)        0.332    27.426 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.426    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.959 r  timerseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.959    timerseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.076 r  timerseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.076    timerseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.391 r  timerseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    29.016    timerseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y66         LUT6 (Prop_lut6_I0_O)        0.307    29.323 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    29.586    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I1_O)        0.124    29.710 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.809    30.520    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X36Y66         LUT3 (Prop_lut3_I1_O)        0.124    30.644 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.581    31.225    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I4_O)        0.124    31.349 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.320    32.669    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X47Y69         LUT4 (Prop_lut4_I0_O)        0.152    32.821 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.833    35.654    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    39.414 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.414    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.275ns  (logic 11.697ns (34.126%)  route 22.578ns (65.874%))
  Logic Levels:           31  (CARRY4=7 LUT2=4 LUT3=4 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.543     5.127    L_reg/clk_IBUF_BUFG
    SLICE_X43Y68         FDRE                                         r  L_reg/D_registers_q_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y68         FDRE (Prop_fdre_C_Q)         0.456     5.583 r  L_reg/D_registers_q_reg[6][12]/Q
                         net (fo=12, routed)          1.493     7.076    L_reg/M_sm_timer[12]
    SLICE_X43Y65         LUT2 (Prop_lut2_I0_O)        0.152     7.228 r  L_reg/L_53214a02_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           1.002     8.231    L_reg/L_53214a02_remainder0_carry_i_23__1_n_0
    SLICE_X44Y65         LUT6 (Prop_lut6_I0_O)        0.326     8.557 f  L_reg/L_53214a02_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           0.982     9.539    L_reg/L_53214a02_remainder0_carry_i_18__1_n_0
    SLICE_X43Y67         LUT3 (Prop_lut3_I1_O)        0.152     9.691 f  L_reg/L_53214a02_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.359    L_reg/L_53214a02_remainder0_carry_i_20__1_n_0
    SLICE_X43Y67         LUT5 (Prop_lut5_I4_O)        0.360    10.719 r  L_reg/L_53214a02_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.833    11.552    L_reg/L_53214a02_remainder0_carry_i_10__1_n_0
    SLICE_X42Y66         LUT4 (Prop_lut4_I1_O)        0.326    11.878 r  L_reg/L_53214a02_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.878    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y66         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.521 r  timerseg_driver/decimal_renderer/L_53214a02_remainder0_carry/O[3]
                         net (fo=1, routed)           0.652    13.174    L_reg/L_53214a02_remainder0_3[3]
    SLICE_X44Y66         LUT4 (Prop_lut4_I1_O)        0.307    13.481 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.293    14.774    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X37Y67         LUT2 (Prop_lut2_I1_O)        0.124    14.898 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.809    15.706    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I1_O)        0.124    15.830 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           0.795    16.625    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X41Y68         LUT5 (Prop_lut5_I1_O)        0.150    16.775 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.848    17.623    L_reg/i__carry_i_19__3_n_0
    SLICE_X41Y68         LUT3 (Prop_lut3_I0_O)        0.354    17.977 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.827    18.804    L_reg/i__carry_i_11__3_n_0
    SLICE_X39Y66         LUT2 (Prop_lut2_I1_O)        0.332    19.136 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.496    19.632    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X40Y66         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.139 r  timerseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.139    timerseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.253 r  timerseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.253    timerseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.492 r  timerseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.009    21.500    L_reg/L_53214a02_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X37Y66         LUT5 (Prop_lut5_I1_O)        0.302    21.802 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.236    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X37Y66         LUT5 (Prop_lut5_I0_O)        0.124    22.360 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.980    23.339    timerseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y64         LUT2 (Prop_lut2_I0_O)        0.124    23.463 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.436    23.899    L_reg/i__carry_i_13__3_0
    SLICE_X36Y65         LUT5 (Prop_lut5_I0_O)        0.118    24.017 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.828    24.845    L_reg/i__carry_i_23__3_n_0
    SLICE_X36Y64         LUT6 (Prop_lut6_I0_O)        0.326    25.171 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.963    26.134    L_reg/i__carry_i_13__3_n_0
    SLICE_X39Y64         LUT3 (Prop_lut3_I1_O)        0.152    26.286 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.808    27.094    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X38Y64         LUT5 (Prop_lut5_I0_O)        0.332    27.426 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.426    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.959 r  timerseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.959    timerseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.076 r  timerseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.076    timerseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.391 r  timerseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    29.016    timerseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X39Y66         LUT6 (Prop_lut6_I0_O)        0.307    29.323 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    29.586    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I1_O)        0.124    29.710 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.809    30.520    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X36Y66         LUT3 (Prop_lut3_I1_O)        0.124    30.644 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.581    31.225    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I4_O)        0.124    31.349 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.319    32.668    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X47Y69         LUT4 (Prop_lut4_I1_O)        0.152    32.820 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.826    35.645    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    39.402 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.402    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.910ns  (logic 11.419ns (33.673%)  route 22.491ns (66.327%))
  Logic Levels:           30  (CARRY4=7 LUT2=4 LUT3=4 LUT4=3 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.550     5.134    L_reg/clk_IBUF_BUFG
    SLICE_X44Y64         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y64         FDRE (Prop_fdre_C_Q)         0.456     5.590 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=18, routed)          1.525     7.115    L_reg/M_sm_pbc[8]
    SLICE_X42Y63         LUT2 (Prop_lut2_I0_O)        0.146     7.261 r  L_reg/L_53214a02_remainder0_carry_i_26__0/O
                         net (fo=1, routed)           0.575     7.836    L_reg/L_53214a02_remainder0_carry_i_26__0_n_0
    SLICE_X43Y64         LUT6 (Prop_lut6_I4_O)        0.328     8.164 f  L_reg/L_53214a02_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           1.150     9.314    L_reg/L_53214a02_remainder0_carry_i_13__0_n_0
    SLICE_X40Y62         LUT3 (Prop_lut3_I1_O)        0.150     9.464 f  L_reg/L_53214a02_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.799    10.263    L_reg/L_53214a02_remainder0_carry_i_19__0_n_0
    SLICE_X42Y62         LUT5 (Prop_lut5_I3_O)        0.348    10.611 r  L_reg/L_53214a02_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.774    11.385    L_reg/L_53214a02_remainder0_carry_i_10__0_n_0
    SLICE_X43Y61         LUT4 (Prop_lut4_I1_O)        0.328    11.713 r  L_reg/L_53214a02_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.713    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.353 r  bseg_driver/decimal_renderer/L_53214a02_remainder0_carry/O[3]
                         net (fo=1, routed)           0.972    13.325    L_reg/L_53214a02_remainder0_1[3]
    SLICE_X44Y63         LUT4 (Prop_lut4_I1_O)        0.306    13.631 f  L_reg/i__carry__0_i_13__2/O
                         net (fo=12, routed)          1.290    14.921    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X44Y61         LUT2 (Prop_lut2_I1_O)        0.124    15.045 f  L_reg/i__carry__1_i_11__0/O
                         net (fo=3, routed)           1.028    16.073    L_reg/i__carry__1_i_11__0_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I1_O)        0.124    16.197 r  L_reg/i__carry__1_i_8__0/O
                         net (fo=3, routed)           0.813    17.010    L_reg/i__carry__1_i_8__0_n_0
    SLICE_X42Y61         LUT5 (Prop_lut5_I1_O)        0.146    17.156 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.594    17.750    L_reg/i__carry_i_19__1_n_0
    SLICE_X44Y61         LUT3 (Prop_lut3_I0_O)        0.354    18.104 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.823    18.927    L_reg/i__carry_i_11__1_n_0
    SLICE_X46Y60         LUT2 (Prop_lut2_I1_O)        0.326    19.253 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.323    19.575    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X45Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.082 r  bseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.082    bseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry_n_0
    SLICE_X45Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.304 r  bseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.959    21.263    L_reg/L_53214a02_remainder0_inferred__1/i__carry__1_0[0]
    SLICE_X45Y63         LUT3 (Prop_lut3_I2_O)        0.327    21.590 r  L_reg/i__carry__0_i_9__1/O
                         net (fo=11, routed)          0.833    22.423    bseg_driver/decimal_renderer/i__carry_i_23__1
    SLICE_X47Y62         LUT2 (Prop_lut2_I1_O)        0.326    22.749 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.038    23.788    L_reg/i__carry_i_13__1_0
    SLICE_X47Y61         LUT5 (Prop_lut5_I0_O)        0.152    23.940 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.714    24.653    L_reg/i__carry_i_23__1_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I0_O)        0.326    24.979 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.646    25.625    L_reg/i__carry_i_13__1_n_0
    SLICE_X49Y61         LUT3 (Prop_lut3_I1_O)        0.118    25.743 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.963    26.707    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X48Y60         LUT5 (Prop_lut5_I0_O)        0.326    27.033 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.033    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X48Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.583 r  bseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.583    bseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.697 r  bseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.697    bseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.811 r  bseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.811    bseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.033 r  bseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.000    29.033    bseg_driver/decimal_renderer/L_53214a02_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X49Y62         LUT6 (Prop_lut6_I5_O)        0.299    29.332 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.151    29.483    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X49Y62         LUT6 (Prop_lut6_I1_O)        0.124    29.607 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.002    30.609    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X49Y60         LUT6 (Prop_lut6_I1_O)        0.124    30.733 f  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.433    31.166    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X49Y60         LUT6 (Prop_lut6_I5_O)        0.124    31.290 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.467    32.757    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X60Y55         LUT4 (Prop_lut4_I2_O)        0.124    32.881 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.619    35.500    bseg_OBUF[10]
    T4                   OBUF (Prop_obuf_I_O)         3.544    39.044 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.044    bseg[10]
    T4                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.753ns  (logic 1.373ns (78.331%)  route 0.380ns (21.669%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.592     1.536    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y53         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDPE (Prop_fdpe_C_Q)         0.141     1.677 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.380     2.057    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.289 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.289    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_614774907[1].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.984ns  (logic 1.458ns (73.456%)  route 0.527ns (26.544%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.589     1.533    forLoop_idx_0_614774907[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X63Y63         FDRE                                         r  forLoop_idx_0_614774907[1].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  forLoop_idx_0_614774907[1].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.079     1.753    forLoop_idx_0_614774907[1].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X62Y63         LUT6 (Prop_lut6_I5_O)        0.045     1.798 r  forLoop_idx_0_614774907[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.059     1.858    forLoop_idx_0_614774907[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_3_n_0
    SLICE_X62Y63         LUT4 (Prop_lut4_I3_O)        0.045     1.903 r  forLoop_idx_0_614774907[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_1/O
                         net (fo=16, routed)          0.388     2.290    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.517 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.517    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_498968345[0].cond_butt_sel_desel/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.992ns  (logic 1.466ns (73.554%)  route 0.527ns (26.446%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.593     1.537    forLoop_idx_0_498968345[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X62Y56         FDRE                                         r  forLoop_idx_0_498968345[0].cond_butt_sel_desel/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_498968345[0].cond_butt_sel_desel/D_ctr_q_reg[4]/Q
                         net (fo=3, routed)           0.125     1.803    forLoop_idx_0_498968345[0].cond_butt_sel_desel/D_ctr_q_reg[4]
    SLICE_X64Y56         LUT6 (Prop_lut6_I0_O)        0.045     1.848 r  forLoop_idx_0_498968345[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.900    forLoop_idx_0_498968345[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3_n_0
    SLICE_X64Y56         LUT4 (Prop_lut4_I3_O)        0.045     1.945 r  forLoop_idx_0_498968345[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=25, routed)          0.350     2.295    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.529 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.529    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_498968345[1].cond_butt_sel_desel/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.999ns  (logic 1.415ns (70.819%)  route 0.583ns (29.181%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.593     1.537    forLoop_idx_0_498968345[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y54         FDRE                                         r  forLoop_idx_0_498968345[1].cond_butt_sel_desel/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_498968345[1].cond_butt_sel_desel/D_ctr_q_reg[1]/Q
                         net (fo=3, routed)           0.245     1.923    forLoop_idx_0_498968345[1].cond_butt_sel_desel/D_ctr_q_reg[1]
    SLICE_X64Y55         LUT4 (Prop_lut4_I2_O)        0.045     1.968 r  forLoop_idx_0_498968345[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=20, routed)          0.338     2.306    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.535 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.535    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_614774907[2].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.007ns  (logic 1.453ns (72.399%)  route 0.554ns (27.601%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.592     1.536    forLoop_idx_0_614774907[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  forLoop_idx_0_614774907[2].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_614774907[2].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.079     1.756    forLoop_idx_0_614774907[2].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X62Y59         LUT6 (Prop_lut6_I5_O)        0.045     1.801 r  forLoop_idx_0_614774907[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.059     1.861    forLoop_idx_0_614774907[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_3_n_0
    SLICE_X62Y59         LUT4 (Prop_lut4_I3_O)        0.045     1.906 r  forLoop_idx_0_614774907[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_1/O
                         net (fo=17, routed)          0.415     2.321    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.543 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.543    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.060ns  (logic 1.350ns (65.506%)  route 0.711ns (34.494%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X47Y51         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.711     2.358    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.567 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.567    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_614774907[0].cond_butt_dirs/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.055ns  (logic 1.457ns (70.892%)  route 0.598ns (29.108%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.585     1.529    forLoop_idx_0_614774907[0].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X63Y69         FDRE                                         r  forLoop_idx_0_614774907[0].cond_butt_dirs/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  forLoop_idx_0_614774907[0].cond_butt_dirs/D_ctr_q_reg[3]/Q
                         net (fo=3, routed)           0.120     1.790    forLoop_idx_0_614774907[0].cond_butt_dirs/D_ctr_q_reg[3]
    SLICE_X64Y69         LUT6 (Prop_lut6_I3_O)        0.045     1.835 r  forLoop_idx_0_614774907[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.887    forLoop_idx_0_614774907[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_3_n_0
    SLICE_X64Y69         LUT4 (Prop_lut4_I3_O)        0.045     1.932 r  forLoop_idx_0_614774907[0].cond_butt_dirs/io_led_OBUF[0]_inst_i_1/O
                         net (fo=21, routed)          0.426     2.358    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.584 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.584    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_614774907[3].cond_butt_dirs/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.477ns (71.337%)  route 0.594ns (28.663%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.589     1.533    forLoop_idx_0_614774907[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X60Y62         FDRE                                         r  forLoop_idx_0_614774907[3].cond_butt_dirs/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  forLoop_idx_0_614774907[3].cond_butt_dirs/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.072     1.769    forLoop_idx_0_614774907[3].cond_butt_dirs/D_ctr_q_reg[2]
    SLICE_X61Y62         LUT6 (Prop_lut6_I2_O)        0.045     1.814 r  forLoop_idx_0_614774907[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.866    forLoop_idx_0_614774907[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_3_n_0
    SLICE_X61Y62         LUT4 (Prop_lut4_I3_O)        0.045     1.911 r  forLoop_idx_0_614774907[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_1/O
                         net (fo=16, routed)          0.470     2.380    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.604 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.604    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.265ns  (logic 1.373ns (60.624%)  route 0.892ns (39.376%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X45Y51         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=9, routed)           0.892     2.539    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.771 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.771    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.290ns  (logic 1.383ns (60.382%)  route 0.907ns (39.618%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.907     2.554    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.796 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.796    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_614774907[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.177ns  (logic 1.502ns (29.019%)  route 3.674ns (70.981%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.674     5.177    forLoop_idx_0_614774907[0].cond_butt_dirs/sync/D[0]
    SLICE_X57Y72         FDRE                                         r  forLoop_idx_0_614774907[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.429     4.833    forLoop_idx_0_614774907[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X57Y72         FDRE                                         r  forLoop_idx_0_614774907[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_614774907[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.173ns  (logic 1.490ns (28.797%)  route 3.683ns (71.203%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.683     5.173    forLoop_idx_0_614774907[2].cond_butt_dirs/sync/D[0]
    SLICE_X61Y63         FDRE                                         r  forLoop_idx_0_614774907[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.503     4.907    forLoop_idx_0_614774907[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X61Y63         FDRE                                         r  forLoop_idx_0_614774907[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_614774907[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.054ns  (logic 1.500ns (29.680%)  route 3.554ns (70.320%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.554     5.054    forLoop_idx_0_614774907[1].cond_butt_dirs/sync/D[0]
    SLICE_X61Y63         FDRE                                         r  forLoop_idx_0_614774907[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.503     4.907    forLoop_idx_0_614774907[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X61Y63         FDRE                                         r  forLoop_idx_0_614774907[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_614774907[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.778ns  (logic 1.488ns (31.134%)  route 3.290ns (68.866%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.290     4.778    forLoop_idx_0_614774907[3].cond_butt_dirs/sync/D[0]
    SLICE_X56Y64         FDRE                                         r  forLoop_idx_0_614774907[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.438     4.842    forLoop_idx_0_614774907[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y64         FDRE                                         r  forLoop_idx_0_614774907[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.466ns  (logic 1.496ns (43.145%)  route 1.971ns (56.855%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.971     3.466    reset_cond/AS[0]
    SLICE_X58Y53         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y53         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.466ns  (logic 1.496ns (43.145%)  route 1.971ns (56.855%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.971     3.466    reset_cond/AS[0]
    SLICE_X58Y53         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y53         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.466ns  (logic 1.496ns (43.145%)  route 1.971ns (56.855%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.971     3.466    reset_cond/AS[0]
    SLICE_X58Y53         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y53         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.466ns  (logic 1.496ns (43.145%)  route 1.971ns (56.855%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.971     3.466    reset_cond/AS[0]
    SLICE_X58Y53         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y53         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.462ns  (logic 1.496ns (43.199%)  route 1.966ns (56.801%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.966     3.462    reset_cond/AS[0]
    SLICE_X59Y53         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y53         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.425ns  (logic 1.493ns (43.603%)  route 1.932ns (56.397%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.932     3.425    cond_butt_next_play/sync/D[0]
    SLICE_X58Y52         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         1.509     4.913    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X58Y52         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_498968345[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.655ns  (logic 0.230ns (35.111%)  route 0.425ns (64.889%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.425     0.655    forLoop_idx_0_498968345[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y60         FDRE                                         r  forLoop_idx_0_498968345[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.861     2.051    forLoop_idx_0_498968345[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y60         FDRE                                         r  forLoop_idx_0_498968345[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_498968345[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.677ns  (logic 0.236ns (34.844%)  route 0.441ns (65.156%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.441     0.677    forLoop_idx_0_498968345[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y60         FDRE                                         r  forLoop_idx_0_498968345[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.861     2.051    forLoop_idx_0_498968345[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y60         FDRE                                         r  forLoop_idx_0_498968345[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.016ns  (logic 0.263ns (25.917%)  route 0.752ns (74.083%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.752     1.016    reset_cond/AS[0]
    SLICE_X59Y53         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y53         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.020ns  (logic 0.261ns (25.606%)  route 0.759ns (74.394%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.759     1.020    cond_butt_next_play/sync/D[0]
    SLICE_X58Y52         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.863     2.052    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X58Y52         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.020ns  (logic 0.263ns (25.806%)  route 0.757ns (74.194%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.757     1.020    reset_cond/AS[0]
    SLICE_X58Y53         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y53         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.020ns  (logic 0.263ns (25.806%)  route 0.757ns (74.194%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.757     1.020    reset_cond/AS[0]
    SLICE_X58Y53         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y53         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.020ns  (logic 0.263ns (25.806%)  route 0.757ns (74.194%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.757     1.020    reset_cond/AS[0]
    SLICE_X58Y53         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y53         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.020ns  (logic 0.263ns (25.806%)  route 0.757ns (74.194%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.757     1.020    reset_cond/AS[0]
    SLICE_X58Y53         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X58Y53         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_614774907[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.780ns  (logic 0.255ns (14.345%)  route 1.524ns (85.655%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.524     1.780    forLoop_idx_0_614774907[3].cond_butt_dirs/sync/D[0]
    SLICE_X56Y64         FDRE                                         r  forLoop_idx_0_614774907[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.829     2.019    forLoop_idx_0_614774907[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y64         FDRE                                         r  forLoop_idx_0_614774907[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_614774907[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.935ns  (logic 0.268ns (13.826%)  route 1.668ns (86.174%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.668     1.935    forLoop_idx_0_614774907[1].cond_butt_dirs/sync/D[0]
    SLICE_X61Y63         FDRE                                         r  forLoop_idx_0_614774907[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=580, routed)         0.856     2.046    forLoop_idx_0_614774907[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X61Y63         FDRE                                         r  forLoop_idx_0_614774907[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





