<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p5056" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_5056{left:69px;bottom:1141px;letter-spacing:-0.2px;}
#t2_5056{left:69px;bottom:68px;letter-spacing:0.09px;}
#t3_5056{left:126px;bottom:68px;letter-spacing:0.09px;}
#t4_5056{left:87px;bottom:1089px;letter-spacing:0.1px;word-spacing:-0.05px;}
#t5_5056{left:242px;bottom:1089px;letter-spacing:0.09px;}
#t6_5056{left:87px;bottom:1076px;letter-spacing:0.09px;}
#t7_5056{left:245px;bottom:1076px;letter-spacing:0.1px;}
#t8_5056{left:87px;bottom:1062px;letter-spacing:0.09px;}
#t9_5056{left:295px;bottom:1062px;letter-spacing:0.09px;word-spacing:0.01px;}
#ta_5056{left:87px;bottom:1048px;letter-spacing:0.11px;}
#tb_5056{left:225px;bottom:1048px;letter-spacing:0.1px;}
#tc_5056{left:87px;bottom:1034px;letter-spacing:0.1px;word-spacing:-0.03px;}
#td_5056{left:255px;bottom:1034px;letter-spacing:0.1px;}
#te_5056{left:87px;bottom:1021px;letter-spacing:0.1px;word-spacing:-0.02px;}
#tf_5056{left:290px;bottom:1021px;letter-spacing:0.09px;word-spacing:0.01px;}
#tg_5056{left:87px;bottom:1007px;letter-spacing:0.1px;}
#th_5056{left:154px;bottom:1007px;letter-spacing:0.09px;word-spacing:0.01px;}
#ti_5056{left:87px;bottom:993px;letter-spacing:0.09px;word-spacing:-0.03px;}
#tj_5056{left:223px;bottom:993px;letter-spacing:0.1px;}
#tk_5056{left:87px;bottom:979px;letter-spacing:0.09px;}
#tl_5056{left:286px;bottom:979px;letter-spacing:0.09px;word-spacing:0.01px;}
#tm_5056{left:87px;bottom:966px;letter-spacing:0.09px;}
#tn_5056{left:324px;bottom:966px;letter-spacing:0.09px;word-spacing:0.05px;}
#to_5056{left:87px;bottom:952px;letter-spacing:0.09px;word-spacing:-0.03px;}
#tp_5056{left:268px;bottom:952px;letter-spacing:0.1px;}
#tq_5056{left:87px;bottom:938px;letter-spacing:0.1px;}
#tr_5056{left:176px;bottom:938px;letter-spacing:0.09px;}
#ts_5056{left:87px;bottom:924px;letter-spacing:0.09px;}
#tt_5056{left:183px;bottom:924px;letter-spacing:0.1px;}
#tu_5056{left:87px;bottom:911px;letter-spacing:0.11px;}
#tv_5056{left:196px;bottom:911px;letter-spacing:0.1px;}
#tw_5056{left:87px;bottom:897px;letter-spacing:0.09px;word-spacing:-0.01px;}
#tx_5056{left:287px;bottom:897px;letter-spacing:0.09px;word-spacing:0.01px;}
#ty_5056{left:87px;bottom:883px;letter-spacing:0.1px;}
#tz_5056{left:201px;bottom:883px;letter-spacing:0.1px;}
#t10_5056{left:69px;bottom:869px;letter-spacing:0.09px;}
#t11_5056{left:87px;bottom:856px;letter-spacing:0.1px;}
#t12_5056{left:177px;bottom:856px;letter-spacing:0.09px;word-spacing:0.01px;}
#t13_5056{left:69px;bottom:842px;letter-spacing:0.1px;}
#t14_5056{left:87px;bottom:828px;letter-spacing:0.09px;}
#t15_5056{left:164px;bottom:828px;letter-spacing:0.09px;word-spacing:0.01px;}
#t16_5056{left:87px;bottom:814px;letter-spacing:0.09px;}
#t17_5056{left:106px;bottom:801px;letter-spacing:0.1px;}
#t18_5056{left:187px;bottom:801px;letter-spacing:0.09px;}
#t19_5056{left:87px;bottom:787px;letter-spacing:0.11px;}
#t1a_5056{left:149px;bottom:787px;letter-spacing:0.1px;}
#t1b_5056{left:69px;bottom:773px;letter-spacing:0.1px;}
#t1c_5056{left:162px;bottom:773px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1d_5056{left:87px;bottom:759px;letter-spacing:0.11px;}
#t1e_5056{left:151px;bottom:759px;letter-spacing:0.1px;}
#t1f_5056{left:87px;bottom:746px;letter-spacing:0.11px;word-spacing:-0.1px;}
#t1g_5056{left:206px;bottom:746px;letter-spacing:0.1px;}
#t1h_5056{left:87px;bottom:732px;letter-spacing:0.1px;}
#t1i_5056{left:194px;bottom:732px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1j_5056{left:87px;bottom:718px;letter-spacing:0.09px;}
#t1k_5056{left:185px;bottom:718px;letter-spacing:0.1px;}
#t1l_5056{left:87px;bottom:704px;letter-spacing:0.09px;}
#t1m_5056{left:141px;bottom:704px;letter-spacing:0.1px;}
#t1n_5056{left:87px;bottom:691px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1o_5056{left:142px;bottom:691px;letter-spacing:0.1px;}
#t1p_5056{left:87px;bottom:677px;letter-spacing:0.1px;}
#t1q_5056{left:170px;bottom:677px;letter-spacing:0.1px;}
#t1r_5056{left:87px;bottom:663px;letter-spacing:0.1px;}
#t1s_5056{left:138px;bottom:663px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1t_5056{left:87px;bottom:649px;letter-spacing:0.09px;}
#t1u_5056{left:290px;bottom:649px;letter-spacing:0.09px;word-spacing:0.01px;}
#t1v_5056{left:87px;bottom:636px;letter-spacing:0.1px;}
#t1w_5056{left:144px;bottom:636px;letter-spacing:0.1px;word-spacing:0.09px;}
#t1x_5056{left:87px;bottom:622px;letter-spacing:0.09px;}
#t1y_5056{left:272px;bottom:622px;letter-spacing:0.1px;}
#t1z_5056{left:87px;bottom:608px;letter-spacing:0.1px;}
#t20_5056{left:197px;bottom:608px;letter-spacing:0.09px;word-spacing:0.01px;}
#t21_5056{left:87px;bottom:594px;letter-spacing:0.09px;}
#t22_5056{left:275px;bottom:594px;letter-spacing:0.1px;}
#t23_5056{left:87px;bottom:581px;letter-spacing:0.09px;}
#t24_5056{left:245px;bottom:581px;letter-spacing:0.1px;}
#t25_5056{left:87px;bottom:567px;letter-spacing:0.09px;}
#t26_5056{left:266px;bottom:567px;letter-spacing:0.1px;}
#t27_5056{left:87px;bottom:553px;letter-spacing:0.09px;}
#t28_5056{left:209px;bottom:553px;letter-spacing:0.09px;word-spacing:0.01px;}
#t29_5056{left:87px;bottom:539px;letter-spacing:0.09px;word-spacing:-0.03px;}
#t2a_5056{left:257px;bottom:539px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2b_5056{left:87px;bottom:526px;letter-spacing:0.09px;}
#t2c_5056{left:222px;bottom:526px;letter-spacing:0.1px;}
#t2d_5056{left:87px;bottom:512px;letter-spacing:0.11px;}
#t2e_5056{left:225px;bottom:512px;letter-spacing:0.1px;}
#t2f_5056{left:69px;bottom:498px;letter-spacing:0.1px;}
#t2g_5056{left:87px;bottom:484px;letter-spacing:0.09px;}
#t2h_5056{left:164px;bottom:484px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2i_5056{left:87px;bottom:471px;letter-spacing:0.11px;}
#t2j_5056{left:149px;bottom:471px;letter-spacing:0.1px;}
#t2k_5056{left:69px;bottom:457px;letter-spacing:0.1px;}
#t2l_5056{left:87px;bottom:443px;letter-spacing:0.11px;}
#t2m_5056{left:151px;bottom:443px;letter-spacing:0.09px;}
#t2n_5056{left:87px;bottom:429px;letter-spacing:0.1px;}
#t2o_5056{left:199px;bottom:429px;letter-spacing:0.1px;}
#t2p_5056{left:87px;bottom:416px;letter-spacing:0.09px;}
#t2q_5056{left:201px;bottom:416px;letter-spacing:0.1px;}
#t2r_5056{left:87px;bottom:402px;letter-spacing:0.1px;}
#t2s_5056{left:138px;bottom:402px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2t_5056{left:87px;bottom:388px;letter-spacing:0.09px;}
#t2u_5056{left:223px;bottom:388px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2v_5056{left:87px;bottom:374px;letter-spacing:0.09px;}
#t2w_5056{left:156px;bottom:374px;letter-spacing:0.09px;word-spacing:0.05px;}
#t2x_5056{left:87px;bottom:361px;letter-spacing:0.09px;}
#t2y_5056{left:158px;bottom:361px;letter-spacing:0.09px;}
#t2z_5056{left:87px;bottom:347px;letter-spacing:0.09px;}
#t30_5056{left:289px;bottom:347px;letter-spacing:0.09px;word-spacing:0.01px;}
#t31_5056{left:87px;bottom:333px;letter-spacing:0.11px;}
#t32_5056{left:160px;bottom:333px;letter-spacing:0.1px;}
#t33_5056{left:87px;bottom:319px;letter-spacing:0.11px;word-spacing:-0.1px;}
#t34_5056{left:170px;bottom:319px;letter-spacing:0.09px;word-spacing:0.1px;}
#t35_5056{left:87px;bottom:306px;letter-spacing:0.1px;}
#t36_5056{left:150px;bottom:306px;letter-spacing:0.09px;word-spacing:0.01px;}
#t37_5056{left:87px;bottom:292px;letter-spacing:0.1px;}
#t38_5056{left:205px;bottom:292px;letter-spacing:0.09px;word-spacing:0.01px;}
#t39_5056{left:87px;bottom:278px;letter-spacing:0.1px;}
#t3a_5056{left:192px;bottom:278px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3b_5056{left:87px;bottom:264px;letter-spacing:0.1px;}
#t3c_5056{left:239px;bottom:264px;letter-spacing:0.1px;}
#t3d_5056{left:87px;bottom:251px;letter-spacing:0.1px;}
#t3e_5056{left:180px;bottom:251px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3f_5056{left:87px;bottom:237px;letter-spacing:0.09px;}
#t3g_5056{left:219px;bottom:237px;letter-spacing:0.1px;}
#t3h_5056{left:87px;bottom:223px;letter-spacing:0.09px;}
#t3i_5056{left:144px;bottom:223px;letter-spacing:0.1px;}
#t3j_5056{left:87px;bottom:209px;letter-spacing:0.1px;word-spacing:0.01px;}
#t3k_5056{left:163px;bottom:209px;letter-spacing:0.09px;word-spacing:-0.04px;}
#t3l_5056{left:87px;bottom:196px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t3m_5056{left:287px;bottom:196px;letter-spacing:0.1px;}
#t3n_5056{left:87px;bottom:182px;letter-spacing:0.09px;}
#t3o_5056{left:106px;bottom:168px;letter-spacing:0.09px;}
#t3p_5056{left:330px;bottom:168px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3q_5056{left:106px;bottom:154px;letter-spacing:0.09px;}
#t3r_5056{left:246px;bottom:154px;letter-spacing:0.09px;word-spacing:0.05px;}
#t3s_5056{left:106px;bottom:141px;letter-spacing:0.08px;word-spacing:0.01px;}
#t3t_5056{left:183px;bottom:141px;letter-spacing:0.1px;}
#t3u_5056{left:87px;bottom:127px;letter-spacing:0.11px;}
#t3v_5056{left:117px;bottom:127px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t3w_5056{left:69px;bottom:113px;letter-spacing:0.09px;}
#t3x_5056{left:209px;bottom:113px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3y_5056{left:472px;bottom:1089px;letter-spacing:0.09px;word-spacing:0.01px;}
#t3z_5056{left:578px;bottom:1089px;letter-spacing:0.1px;word-spacing:0.01px;}
#t40_5056{left:472px;bottom:1076px;letter-spacing:0.09px;}
#t41_5056{left:490px;bottom:1062px;letter-spacing:0.09px;}
#t42_5056{left:655px;bottom:1062px;letter-spacing:0.1px;}
#t43_5056{left:490px;bottom:1048px;letter-spacing:0.08px;word-spacing:0.01px;}
#t44_5056{left:524px;bottom:1048px;letter-spacing:0.1px;}
#t45_5056{left:472px;bottom:1034px;letter-spacing:0.1px;word-spacing:0.01px;}
#t46_5056{left:490px;bottom:1021px;letter-spacing:0.08px;word-spacing:0.01px;}
#t47_5056{left:538px;bottom:1021px;letter-spacing:0.1px;}
#t48_5056{left:490px;bottom:1007px;letter-spacing:0.09px;}
#t49_5056{left:725px;bottom:1007px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t4a_5056{left:490px;bottom:993px;letter-spacing:0.08px;word-spacing:0.01px;}
#t4b_5056{left:595px;bottom:993px;letter-spacing:0.09px;word-spacing:0.1px;}
#t4c_5056{left:472px;bottom:979px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4d_5056{left:490px;bottom:966px;letter-spacing:0.1px;}
#t4e_5056{left:723px;bottom:966px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4f_5056{left:490px;bottom:952px;letter-spacing:0.1px;word-spacing:0.01px;}
#t4g_5056{left:557px;bottom:952px;letter-spacing:0.1px;}
#t4h_5056{left:490px;bottom:938px;letter-spacing:0.08px;word-spacing:0.01px;}
#t4i_5056{left:615px;bottom:938px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t4j_5056{left:472px;bottom:924px;letter-spacing:0.09px;}
#t4k_5056{left:613px;bottom:924px;letter-spacing:0.1px;}
#t4l_5056{left:472px;bottom:911px;letter-spacing:0.1px;}
#t4m_5056{left:490px;bottom:897px;letter-spacing:0.11px;word-spacing:-0.05px;}
#t4n_5056{left:583px;bottom:897px;letter-spacing:0.1px;word-spacing:0.01px;}
#t4o_5056{left:490px;bottom:883px;letter-spacing:0.09px;}
#t4p_5056{left:520px;bottom:883px;letter-spacing:0.1px;}
#t4q_5056{left:490px;bottom:869px;letter-spacing:0.08px;word-spacing:-0.01px;}
#t4r_5056{left:643px;bottom:869px;letter-spacing:0.1px;}
#t4s_5056{left:490px;bottom:856px;letter-spacing:0.09px;}
#t4t_5056{left:508px;bottom:842px;letter-spacing:0.09px;}
#t4u_5056{left:686px;bottom:842px;letter-spacing:0.1px;}
#t4v_5056{left:490px;bottom:828px;letter-spacing:0.09px;}
#t4w_5056{left:664px;bottom:828px;letter-spacing:0.1px;}
#t4x_5056{left:490px;bottom:814px;letter-spacing:0.1px;}
#t4y_5056{left:508px;bottom:801px;letter-spacing:0.09px;}
#t4z_5056{left:664px;bottom:801px;letter-spacing:0.09px;word-spacing:0.01px;}
#t50_5056{left:490px;bottom:787px;letter-spacing:0.1px;}
#t51_5056{left:645px;bottom:787px;letter-spacing:0.1px;word-spacing:0.01px;}
#t52_5056{left:490px;bottom:773px;letter-spacing:0.09px;word-spacing:0.01px;}
#t53_5056{left:582px;bottom:773px;letter-spacing:0.09px;word-spacing:0.01px;}
#t54_5056{left:490px;bottom:759px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t55_5056{left:570px;bottom:759px;letter-spacing:0.09px;}
#t56_5056{left:490px;bottom:746px;letter-spacing:0.1px;word-spacing:-0.05px;}
#t57_5056{left:508px;bottom:732px;letter-spacing:0.09px;}
#t58_5056{left:610px;bottom:732px;letter-spacing:0.1px;word-spacing:0.01px;}
#t59_5056{left:472px;bottom:718px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t5a_5056{left:598px;bottom:718px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5b_5056{left:472px;bottom:704px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5c_5056{left:490px;bottom:691px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t5d_5056{left:545px;bottom:691px;letter-spacing:0.1px;}
#t5e_5056{left:490px;bottom:677px;letter-spacing:0.1px;word-spacing:-0.04px;}
#t5f_5056{left:726px;bottom:677px;letter-spacing:0.09px;word-spacing:-0.04px;}
#t5g_5056{left:472px;bottom:663px;letter-spacing:0.09px;}
#t5h_5056{left:490px;bottom:649px;letter-spacing:0.11px;word-spacing:-0.1px;}
#t5i_5056{left:574px;bottom:649px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5j_5056{left:472px;bottom:636px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5k_5056{left:623px;bottom:636px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5l_5056{left:527px;bottom:622px;letter-spacing:0.1px;word-spacing:0.01px;}
#t5m_5056{left:472px;bottom:608px;letter-spacing:0.09px;}
#t5n_5056{left:550px;bottom:608px;letter-spacing:0.09px;word-spacing:0.04px;}
#t5o_5056{left:472px;bottom:594px;letter-spacing:0.09px;}
#t5p_5056{left:551px;bottom:594px;letter-spacing:0.09px;word-spacing:0.04px;}
#t5q_5056{left:472px;bottom:581px;letter-spacing:0.09px;}
#t5r_5056{left:580px;bottom:581px;letter-spacing:0.1px;}
#t5s_5056{left:472px;bottom:567px;letter-spacing:0.09px;}
#t5t_5056{left:796px;bottom:567px;}
#t5u_5056{left:527px;bottom:553px;letter-spacing:0.09px;}
#t5v_5056{left:472px;bottom:539px;letter-spacing:0.09px;word-spacing:0.01px;}
#t5w_5056{left:547px;bottom:539px;letter-spacing:0.09px;word-spacing:0.03px;}
#t5x_5056{left:472px;bottom:526px;letter-spacing:0.08px;}
#t5y_5056{left:525px;bottom:526px;letter-spacing:0.1px;}
#t5z_5056{left:472px;bottom:512px;letter-spacing:0.1px;}
#t60_5056{left:581px;bottom:512px;letter-spacing:0.1px;word-spacing:0.01px;}
#t61_5056{left:472px;bottom:498px;letter-spacing:0.09px;}
#t62_5056{left:490px;bottom:484px;letter-spacing:0.09px;}
#t63_5056{left:594px;bottom:484px;letter-spacing:0.09px;word-spacing:0.1px;}
#t64_5056{left:490px;bottom:471px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t65_5056{left:579px;bottom:471px;letter-spacing:0.1px;}
#t66_5056{left:490px;bottom:457px;letter-spacing:0.09px;}
#t67_5056{left:561px;bottom:457px;letter-spacing:0.1px;}
#t68_5056{left:490px;bottom:443px;letter-spacing:0.09px;word-spacing:0.01px;}
#t69_5056{left:590px;bottom:443px;letter-spacing:0.1px;word-spacing:0.01px;}
#t6a_5056{left:490px;bottom:429px;letter-spacing:0.09px;}
#t6b_5056{left:545px;bottom:429px;letter-spacing:0.1px;}
#t6c_5056{left:490px;bottom:416px;letter-spacing:0.1px;}
#t6d_5056{left:554px;bottom:416px;letter-spacing:0.1px;}
#t6e_5056{left:472px;bottom:402px;letter-spacing:0.1px;}
#t6f_5056{left:558px;bottom:402px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6g_5056{left:472px;bottom:388px;letter-spacing:0.1px;word-spacing:-0.09px;}
#t6h_5056{left:565px;bottom:388px;letter-spacing:0.1px;}
#t6i_5056{left:472px;bottom:374px;letter-spacing:0.1px;}
#t6j_5056{left:565px;bottom:374px;letter-spacing:0.1px;}
#t6k_5056{left:472px;bottom:361px;letter-spacing:0.1px;}
#t6l_5056{left:566px;bottom:361px;letter-spacing:0.1px;word-spacing:0.01px;}
#t6m_5056{left:472px;bottom:347px;letter-spacing:0.1px;}
#t6n_5056{left:568px;bottom:347px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6o_5056{left:472px;bottom:333px;letter-spacing:0.1px;word-spacing:0.01px;}
#t6p_5056{left:538px;bottom:333px;letter-spacing:0.1px;}
#t6q_5056{left:472px;bottom:319px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6r_5056{left:551px;bottom:319px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6s_5056{left:472px;bottom:306px;letter-spacing:0.1px;}
#t6t_5056{left:472px;bottom:292px;letter-spacing:0.1px;}
#t6u_5056{left:472px;bottom:278px;letter-spacing:0.09px;word-spacing:0.01px;}
#t6v_5056{left:555px;bottom:278px;letter-spacing:0.1px;}
#t6w_5056{left:472px;bottom:264px;letter-spacing:0.08px;word-spacing:-0.08px;}
#t6x_5056{left:567px;bottom:264px;letter-spacing:0.09px;word-spacing:-0.18px;}
#t6y_5056{left:527px;bottom:251px;letter-spacing:0.09px;word-spacing:0.06px;}
#t6z_5056{left:472px;bottom:237px;letter-spacing:0.1px;}
#t70_5056{left:490px;bottom:223px;letter-spacing:0.09px;}
#t71_5056{left:561px;bottom:223px;letter-spacing:0.1px;}
#t72_5056{left:490px;bottom:209px;letter-spacing:0.1px;}
#t73_5056{left:630px;bottom:209px;letter-spacing:0.1px;}
#t74_5056{left:490px;bottom:196px;letter-spacing:0.1px;}
#t75_5056{left:522px;bottom:196px;letter-spacing:0.09px;}
#t76_5056{left:472px;bottom:182px;letter-spacing:0.09px;word-spacing:0.01px;}
#t77_5056{left:612px;bottom:182px;letter-spacing:0.09px;word-spacing:0.01px;}
#t78_5056{left:472px;bottom:168px;letter-spacing:0.1px;}
#t79_5056{left:531px;bottom:168px;letter-spacing:0.09px;word-spacing:0.1px;}
#t7a_5056{left:472px;bottom:154px;letter-spacing:0.09px;word-spacing:0.01px;}
#t7b_5056{left:552px;bottom:154px;letter-spacing:0.09px;word-spacing:0.01px;}
#t7c_5056{left:527px;bottom:141px;letter-spacing:0.09px;word-spacing:0.01px;}
#t7d_5056{left:472px;bottom:127px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t7e_5056{left:800px;bottom:127px;}
#t7f_5056{left:527px;bottom:113px;letter-spacing:0.09px;}

.s1_5056{font-size:14px;font-family:Verdana-Bold_b5u;color:#0860A8;}
.s2_5056{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s3_5056{font-size:12px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts5056" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg5056Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg5056" style="-webkit-user-select: none;"><object width="935" height="1210" data="5056/5056.svg" type="image/svg+xml" id="pdf5056" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_5056" class="t s1_5056">INDEX </span>
<span id="t2_5056" class="t s2_5056">Index-32 </span><span id="t3_5056" class="t s2_5056">Combined Volumes 1, 2A, 2B, 2C, 2D, 3A, 3B, 3C, 3D, and 4 </span>
<span id="t4_5056" class="t s2_5056">MMX technology compatibility</span><span id="t5_5056" class="t s3_5056">, Vol.1-12-1 </span>
<span id="t6_5056" class="t s2_5056">numeric error flag and IGNNE#</span><span id="t7_5056" class="t s3_5056">, Vol.1-12-9 </span>
<span id="t8_5056" class="t s2_5056">packed addition/subtraction instructions</span><span id="t9_5056" class="t s3_5056">, Vol.1-12-4 </span>
<span id="ta_5056" class="t s2_5056">programming environment</span><span id="tb_5056" class="t s3_5056">, Vol.1-12-1 </span>
<span id="tc_5056" class="t s2_5056">providing exception handlers for</span><span id="td_5056" class="t s3_5056">, Vol.1-14-4, Vol.1-14-5 </span>
<span id="te_5056" class="t s2_5056">providing operating system support for</span><span id="tf_5056" class="t s3_5056">, Vol.1-14-1 </span>
<span id="tg_5056" class="t s2_5056">REX prefixes</span><span id="th_5056" class="t s3_5056">, Vol.1-12-1 </span>
<span id="ti_5056" class="t s2_5056">saving and restoring state</span><span id="tj_5056" class="t s3_5056">, Vol.1-14-6 </span>
<span id="tk_5056" class="t s2_5056">saving state on task, context switches</span><span id="tl_5056" class="t s3_5056">, Vol.1-14-6 </span>
<span id="tm_5056" class="t s2_5056">SIMD floating-point exception cross reference</span><span id="tn_5056" class="t s3_5056">, Vol.1-C-7, Vol.1-C-8 </span>
<span id="to_5056" class="t s2_5056">specialized 120-bit load instruction</span><span id="tp_5056" class="t s3_5056">, Vol.1-12-3 </span>
<span id="tq_5056" class="t s2_5056">SSE compatibility</span><span id="tr_5056" class="t s3_5056">, Vol.1-12-1 </span>
<span id="ts_5056" class="t s2_5056">SSE2 compatibility</span><span id="tt_5056" class="t s3_5056">, Vol.1-12-1 </span>
<span id="tu_5056" class="t s2_5056">system programming</span><span id="tv_5056" class="t s3_5056">, Vol.1-13-23 </span>
<span id="tw_5056" class="t s2_5056">using TS flag to control saving of state</span><span id="tx_5056" class="t s3_5056">, Vol.1-14-7 </span>
<span id="ty_5056" class="t s2_5056">x87 FPU compatibility</span><span id="tz_5056" class="t s3_5056">, Vol.1-12-1 </span>
<span id="t10_5056" class="t s2_5056">SSE3 feature flag </span>
<span id="t11_5056" class="t s2_5056">CPUID instruction</span><span id="t12_5056" class="t s3_5056">, Vol.1-14-2 </span>
<span id="t13_5056" class="t s2_5056">SSE3 instructions </span>
<span id="t14_5056" class="t s2_5056">descriptions of</span><span id="t15_5056" class="t s3_5056">, Vol.1-12-2 </span>
<span id="t16_5056" class="t s2_5056">SIMD floating-point exception </span>
<span id="t17_5056" class="t s2_5056">cross-reference</span><span id="t18_5056" class="t s3_5056">, Vol.1-C-7, Vol.1-C-8 </span>
<span id="t19_5056" class="t s2_5056">summary of</span><span id="t1a_5056" class="t s3_5056">, Vol.1-5-23 </span>
<span id="t1b_5056" class="t s2_5056">SSSE3 extensions</span><span id="t1c_5056" class="t s3_5056">, Vol.1-B-58, Vol.1-B-64, Vol.1-B-70 </span>
<span id="t1d_5056" class="t s2_5056">64-bit mode</span><span id="t1e_5056" class="t s3_5056">, Vol.1-12-1 </span>
<span id="t1f_5056" class="t s2_5056">asymmetric processing</span><span id="t1g_5056" class="t s3_5056">, Vol.1-12-1 </span>
<span id="t1h_5056" class="t s2_5056">checking for support</span><span id="t1i_5056" class="t s3_5056">, Vol.1-12-9 </span>
<span id="t1j_5056" class="t s2_5056">compatibility mode</span><span id="t1k_5056" class="t s3_5056">, Vol.1-12-1 </span>
<span id="t1l_5056" class="t s2_5056">CPUID flag</span><span id="t1m_5056" class="t s3_5056">, Vol.2-3-242 </span>
<span id="t1n_5056" class="t s2_5056">data types</span><span id="t1o_5056" class="t s3_5056">, Vol.1-12-1 </span>
<span id="t1p_5056" class="t s2_5056">DNA exceptions</span><span id="t1q_5056" class="t s3_5056">, Vol.1-12-9 </span>
<span id="t1r_5056" class="t s2_5056">emulation</span><span id="t1s_5056" class="t s3_5056">, Vol.1-12-10 </span>
<span id="t1t_5056" class="t s2_5056">enabling support in a system executive</span><span id="t1u_5056" class="t s3_5056">, Vol.1-12-9 </span>
<span id="t1v_5056" class="t s2_5056">exceptions</span><span id="t1w_5056" class="t s3_5056">, Vol.1-12-9 </span>
<span id="t1x_5056" class="t s2_5056">horizontal add/subtract instructions</span><span id="t1y_5056" class="t s3_5056">, Vol.1-12-7 </span>
<span id="t1z_5056" class="t s2_5056">horizontal processing</span><span id="t20_5056" class="t s3_5056">, Vol.1-12-1 </span>
<span id="t21_5056" class="t s2_5056">multiply and add packed instructions</span><span id="t22_5056" class="t s3_5056">, Vol.1-12-8 </span>
<span id="t23_5056" class="t s2_5056">numeric error flag and IGNNE#</span><span id="t24_5056" class="t s3_5056">, Vol.1-12-9 </span>
<span id="t25_5056" class="t s2_5056">packed absolute value instructions</span><span id="t26_5056" class="t s3_5056">, Vol.1-12-7 </span>
<span id="t27_5056" class="t s2_5056">packed align instruction</span><span id="t28_5056" class="t s3_5056">, Vol.1-12-8 </span>
<span id="t29_5056" class="t s2_5056">packed multiply high instructions</span><span id="t2a_5056" class="t s3_5056">, Vol.1-12-8 </span>
<span id="t2b_5056" class="t s2_5056">packed shuffle instruction</span><span id="t2c_5056" class="t s3_5056">, Vol.1-12-8 </span>
<span id="t2d_5056" class="t s2_5056">programming environment</span><span id="t2e_5056" class="t s3_5056">, Vol.1-12-1 </span>
<span id="t2f_5056" class="t s2_5056">SSSE3 instructions </span>
<span id="t2g_5056" class="t s2_5056">descriptions of</span><span id="t2h_5056" class="t s3_5056">, Vol.1-12-6 </span>
<span id="t2i_5056" class="t s2_5056">summary of</span><span id="t2j_5056" class="t s3_5056">, Vol.1-5-24 </span>
<span id="t2k_5056" class="t s2_5056">Stack </span>
<span id="t2l_5056" class="t s2_5056">64-bit mode</span><span id="t2m_5056" class="t s3_5056">, Vol.1-3-5, Vol.1-6-4 </span>
<span id="t2n_5056" class="t s2_5056">64-bit mode behavior</span><span id="t2o_5056" class="t s3_5056">, Vol.1-6-19 </span>
<span id="t2p_5056" class="t s2_5056">address-size attribute</span><span id="t2q_5056" class="t s3_5056">, Vol.1-6-3 </span>
<span id="t2r_5056" class="t s2_5056">alignment</span><span id="t2s_5056" class="t s3_5056">, Vol.1-6-2 </span>
<span id="t2t_5056" class="t s2_5056">alignment of stack pointer</span><span id="t2u_5056" class="t s3_5056">, Vol.1-6-2 </span>
<span id="t2v_5056" class="t s2_5056">current stack</span><span id="t2w_5056" class="t s3_5056">, Vol.1-6-1, Vol.1-6-3 </span>
<span id="t2x_5056" class="t s2_5056">description of</span><span id="t2y_5056" class="t s3_5056">, Vol.1-6-1 </span>
<span id="t2z_5056" class="t s2_5056">EIP register (return instruction pointer)</span><span id="t30_5056" class="t s3_5056">, Vol.1-6-3 </span>
<span id="t31_5056" class="t s2_5056">maximum size</span><span id="t32_5056" class="t s3_5056">, Vol.1-6-1 </span>
<span id="t33_5056" class="t s2_5056">number allowed</span><span id="t34_5056" class="t s3_5056">, Vol.1-6-1 </span>
<span id="t35_5056" class="t s2_5056">overview of</span><span id="t36_5056" class="t s3_5056">, Vol.1-3-4 </span>
<span id="t37_5056" class="t s2_5056">passing parameters on</span><span id="t38_5056" class="t s3_5056">, Vol.1-6-7 </span>
<span id="t39_5056" class="t s2_5056">popping values from</span><span id="t3a_5056" class="t s3_5056">, Vol.1-6-1 </span>
<span id="t3b_5056" class="t s2_5056">procedure linking information</span><span id="t3c_5056" class="t s3_5056">, Vol.1-6-3 </span>
<span id="t3d_5056" class="t s2_5056">pushing values on</span><span id="t3e_5056" class="t s3_5056">, Vol.1-6-1 </span>
<span id="t3f_5056" class="t s2_5056">return instruction pointer</span><span id="t3g_5056" class="t s3_5056">, Vol.1-6-3 </span>
<span id="t3h_5056" class="t s2_5056">SS register</span><span id="t3i_5056" class="t s3_5056">, Vol.1-6-1 </span>
<span id="t3j_5056" class="t s2_5056">stack segment</span><span id="t3k_5056" class="t s3_5056">, Vol.1-3-14, Vol.1-6-1 </span>
<span id="t3l_5056" class="t s2_5056">stack-frame base pointer, EBP register</span><span id="t3m_5056" class="t s3_5056">, Vol.1-6-3 </span>
<span id="t3n_5056" class="t s2_5056">switching </span>
<span id="t3o_5056" class="t s2_5056">on calls to interrupt and exception handlers</span><span id="t3p_5056" class="t s3_5056">, Vol.1-6-14 </span>
<span id="t3q_5056" class="t s2_5056">on inter-privilege level calls</span><span id="t3r_5056" class="t s3_5056">, Vol.1-6-10, Vol.1-6-17 </span>
<span id="t3s_5056" class="t s2_5056">privilege levels</span><span id="t3t_5056" class="t s3_5056">, Vol.1-6-8 </span>
<span id="t3u_5056" class="t s2_5056">width</span><span id="t3v_5056" class="t s3_5056">, Vol.1-6-2 </span>
<span id="t3w_5056" class="t s2_5056">Stack fault exception (#SS)</span><span id="t3x_5056" class="t s3_5056">, Vol.3-6-40 </span>
<span id="t3y_5056" class="t s2_5056">Stack fault, x87 FPU</span><span id="t3z_5056" class="t s3_5056">, Vol.1-23-8, Vol.1-23-13 </span>
<span id="t40_5056" class="t s2_5056">Stack pointers </span>
<span id="t41_5056" class="t s2_5056">privilege level 0, 1, and 2 stacks</span><span id="t42_5056" class="t s3_5056">, Vol.3-8-5 </span>
<span id="t43_5056" class="t s2_5056">size of</span><span id="t44_5056" class="t s3_5056">, Vol.3-3-11 </span>
<span id="t45_5056" class="t s2_5056">Stack segments </span>
<span id="t46_5056" class="t s2_5056">paging of</span><span id="t47_5056" class="t s3_5056">, Vol.3-2-6 </span>
<span id="t48_5056" class="t s2_5056">privilege level check when loading SS register</span><span id="t49_5056" class="t s3_5056">, Vol.3-5-10 </span>
<span id="t4a_5056" class="t s2_5056">size of stack pointer</span><span id="t4b_5056" class="t s3_5056">, Vol.3-3-11 </span>
<span id="t4c_5056" class="t s2_5056">Stack switching </span>
<span id="t4d_5056" class="t s2_5056">exceptions/interrupts when switching stacks</span><span id="t4e_5056" class="t s3_5056">, Vol.3-6-8 </span>
<span id="t4f_5056" class="t s2_5056">IA-32e mode</span><span id="t4g_5056" class="t s3_5056">, Vol.3-6-21 </span>
<span id="t4h_5056" class="t s2_5056">inter-privilege level calls</span><span id="t4i_5056" class="t s3_5056">, Vol.3-5-17 </span>
<span id="t4j_5056" class="t s2_5056">Stack-fault exception (#SS)</span><span id="t4k_5056" class="t s3_5056">, Vol.1-23-34 </span>
<span id="t4l_5056" class="t s2_5056">Stacks </span>
<span id="t4m_5056" class="t s2_5056">error code pushes</span><span id="t4n_5056" class="t s3_5056">, Vol.1-23-32 </span>
<span id="t4o_5056" class="t s2_5056">faults</span><span id="t4p_5056" class="t s3_5056">, Vol.3-6-40 </span>
<span id="t4q_5056" class="t s2_5056">for privilege levels 0, 1, and 2</span><span id="t4r_5056" class="t s3_5056">, Vol.3-5-17 </span>
<span id="t4s_5056" class="t s2_5056">interlevel RET/IRET </span>
<span id="t4t_5056" class="t s2_5056">from a 16-bit interrupt or call gate</span><span id="t4u_5056" class="t s3_5056">, Vol.1-23-33 </span>
<span id="t4v_5056" class="t s2_5056">interrupt stack table, 64-bit mode</span><span id="t4w_5056" class="t s3_5056">, Vol.3-6-22 </span>
<span id="t4x_5056" class="t s2_5056">management of control transfers for </span>
<span id="t4y_5056" class="t s2_5056">16- and 32-bit procedure calls</span><span id="t4z_5056" class="t s3_5056">, Vol.3-22-4 </span>
<span id="t50_5056" class="t s2_5056">operation on pushes and pops</span><span id="t51_5056" class="t s3_5056">, Vol.1-23-32 </span>
<span id="t52_5056" class="t s2_5056">pointers to in TSS</span><span id="t53_5056" class="t s3_5056">, Vol.3-8-5 </span>
<span id="t54_5056" class="t s2_5056">stack switching</span><span id="t55_5056" class="t s3_5056">, Vol.3-5-17, Vol.3-6-21 </span>
<span id="t56_5056" class="t s2_5056">usage on call to exception </span>
<span id="t57_5056" class="t s2_5056">or interrupt handler</span><span id="t58_5056" class="t s3_5056">, Vol.1-23-33 </span>
<span id="t59_5056" class="t s2_5056">Stack, pushing values on</span><span id="t5a_5056" class="t s3_5056">, Vol.2-4-516 </span>
<span id="t5b_5056" class="t s2_5056">Stack, x87 FPU </span>
<span id="t5c_5056" class="t s2_5056">stack fault</span><span id="t5d_5056" class="t s3_5056">, Vol.1-8-6 </span>
<span id="t5e_5056" class="t s2_5056">stack overflow and underflow exception (#IS)</span><span id="t5f_5056" class="t s3_5056">, Vol.1-8-4, Vol.1-8-26 </span>
<span id="t5g_5056" class="t s2_5056">Status flags </span>
<span id="t5h_5056" class="t s2_5056">EFLAGS register</span><span id="t5i_5056" class="t s3_5056">, Vol.1-3-16, Vol.1-8-6, Vol.1-8-7, Vol.1-8-19 </span>
<span id="t5j_5056" class="t s2_5056">Status flags, EFLAGS register</span><span id="t5k_5056" class="t s3_5056">, Vol.2-3-177, Vol.2-3-179, Vol.2-3-372, </span>
<span id="t5l_5056" class="t s3_5056">Vol.2-3-377, Vol.2-3-550, Vol.2-4-612, Vol.2-4-703 </span>
<span id="t5m_5056" class="t s2_5056">STC instruction</span><span id="t5n_5056" class="t s3_5056">, Vol.1-3-16, Vol.1-7-21, Vol.2-4-660 </span>
<span id="t5o_5056" class="t s2_5056">STD instruction</span><span id="t5p_5056" class="t s3_5056">, Vol.1-3-17, Vol.1-7-21, Vol.2-4-661 </span>
<span id="t5q_5056" class="t s2_5056">Stepping information</span><span id="t5r_5056" class="t s3_5056">, Vol.2-3-250 </span>
<span id="t5s_5056" class="t s2_5056">Stepping information, following processor initialization or reset</span><span id="t5t_5056" class="t s3_5056">, </span>
<span id="t5u_5056" class="t s3_5056">Vol.3-10-5 </span>
<span id="t5v_5056" class="t s2_5056">STI instruction</span><span id="t5w_5056" class="t s3_5056">, Vol.1-7-22, Vol.1-19-4, Vol.2-4-662, Vol.3-6-7 </span>
<span id="t5x_5056" class="t s2_5056">Sticky bits</span><span id="t5y_5056" class="t s3_5056">, Vol.1-8-5 </span>
<span id="t5z_5056" class="t s2_5056">STMXCSR instruction</span><span id="t60_5056" class="t s3_5056">, Vol.1-10-12, Vol.1-11-24, Vol.2-4-664 </span>
<span id="t61_5056" class="t s2_5056">Store buffer </span>
<span id="t62_5056" class="t s2_5056">caching terminology</span><span id="t63_5056" class="t s3_5056">, Vol.3-12-5 </span>
<span id="t64_5056" class="t s2_5056">characteristics of</span><span id="t65_5056" class="t s3_5056">, Vol.3-12-4 </span>
<span id="t66_5056" class="t s2_5056">description of</span><span id="t67_5056" class="t s3_5056">, Vol.3-12-5, Vol.3-12-20 </span>
<span id="t68_5056" class="t s2_5056">in IA-32 processors</span><span id="t69_5056" class="t s3_5056">, Vol.1-23-34 </span>
<span id="t6a_5056" class="t s2_5056">location of</span><span id="t6b_5056" class="t s3_5056">, Vol.3-12-1 </span>
<span id="t6c_5056" class="t s2_5056">operation of</span><span id="t6d_5056" class="t s3_5056">, Vol.3-12-20 </span>
<span id="t6e_5056" class="t s2_5056">STOS instruction</span><span id="t6f_5056" class="t s3_5056">, Vol.1-3-17, Vol.1-7-19, Vol.2-4-555, Vol.2-4-665 </span>
<span id="t6g_5056" class="t s2_5056">STOSB instruction</span><span id="t6h_5056" class="t s3_5056">, Vol.2-4-665 </span>
<span id="t6i_5056" class="t s2_5056">STOSD instruction</span><span id="t6j_5056" class="t s3_5056">, Vol.2-4-665 </span>
<span id="t6k_5056" class="t s2_5056">STOSQ instruction</span><span id="t6l_5056" class="t s3_5056">, Vol.2-4-665 </span>
<span id="t6m_5056" class="t s2_5056">STOSW instruction</span><span id="t6n_5056" class="t s3_5056">, Vol.2-4-665 </span>
<span id="t6o_5056" class="t s2_5056">STPCLK# pin</span><span id="t6p_5056" class="t s3_5056">, Vol.3-6-3 </span>
<span id="t6q_5056" class="t s2_5056">STR instruction</span><span id="t6r_5056" class="t s3_5056">, Vol.2-4-668, Vol.3-2-24, Vol.3-3-16, Vol.3-8-7 </span>
<span id="t6s_5056" class="t s2_5056">Streaming SIMD extensions 2 (see SSE2 extensions) </span>
<span id="t6t_5056" class="t s2_5056">Streaming SIMD extensions (see SSE extensions) </span>
<span id="t6u_5056" class="t s2_5056">String data type</span><span id="t6v_5056" class="t s3_5056">, Vol.1-4-8 </span>
<span id="t6w_5056" class="t s2_5056">String instructions</span><span id="t6x_5056" class="t s3_5056">, Vol.2-3-195, Vol.2-3-510, Vol.2-3-611, Vol.2-4-110, </span>
<span id="t6y_5056" class="t s3_5056">Vol.2-4-178, Vol.2-4-604, Vol.2-4-665 </span>
<span id="t6z_5056" class="t s2_5056">Strong uncached (UC) memory type </span>
<span id="t70_5056" class="t s2_5056">description of</span><span id="t71_5056" class="t s3_5056">, Vol.3-12-6 </span>
<span id="t72_5056" class="t s2_5056">effect on memory ordering</span><span id="t73_5056" class="t s3_5056">, Vol.3-9-17 </span>
<span id="t74_5056" class="t s2_5056">use of</span><span id="t75_5056" class="t s3_5056">, Vol.3-10-8, Vol.3-12-8 </span>
<span id="t76_5056" class="t s2_5056">ST(0), top-of-stack register</span><span id="t77_5056" class="t s3_5056">, Vol.1-8-3 </span>
<span id="t78_5056" class="t s2_5056">Sub C-state</span><span id="t79_5056" class="t s3_5056">, Vol.3-15-35 </span>
<span id="t7a_5056" class="t s2_5056">SUB instruction</span><span id="t7b_5056" class="t s3_5056">, Vol.1-7-8, Vol.2-3-25, Vol.2-3-318, Vol.2-3-609, </span>
<span id="t7c_5056" class="t s3_5056">Vol.2-4-673, Vol.3-9-4 </span>
<span id="t7d_5056" class="t s2_5056">SUBPD- Subtract Packed Double Precision Floating-Point Values</span><span id="t7e_5056" class="t s3_5056">, </span>
<span id="t7f_5056" class="t s3_5056">Vol.2-4-675 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
