#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001d1a7b70830 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
enum000001d1a7b67270 .enum2/s (32)
   "READ" 0,
   "WRITE" 1
 ;
S_000001d1a7a26ab0 .scope module, "cache_controller" "cache_controller" 3 77;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
o000001d1a7b7cc38 .functor BUFZ 1, C4<z>; HiZ drive
v000001d1a7a2bdc0_0 .net "clk", 0 0, o000001d1a7b7cc38;  0 drivers
S_000001d1a7a26c40 .scope module, "tb" "tb" 3 3;
 .timescale 0 0;
v000001d1a7bcf8b0_0 .var "activate", 0 0;
v000001d1a7bcf3b0_0 .var "address", 15 0;
v000001d1a7bced70_0 .net "address_f_cache", 15 0, v000001d1a7b60340_0;  1 drivers
v000001d1a7bceff0_0 .net "block_f_cache", 31 0, v000001d1a7b71e90_0;  1 drivers
v000001d1a7bceeb0_0 .var "clk", 0 0;
v000001d1a7bcef50_0 .var "data", 15 0;
v000001d1a7bcf090_0 .net "data_f_dut", 15 0, v000001d1a7b60660_0;  1 drivers
v000001d1a7bd0f50_0 .var/2s "instr_type", 31 0;
v000001d1a7bd0910 .array "instructions", 31 0, 15 0;
v000001d1a7bd1130_0 .net "mem_load_req_f_cache", 0 0, v000001d1a7bcf590_0;  1 drivers
v000001d1a7bd16d0_0 .net "mem_load_req_rdy", 0 0, v000001d1a7bcf770_0;  1 drivers
v000001d1a7bd13b0_0 .net "mem_store_ack", 0 0, v000001d1a7bcf9f0_0;  1 drivers
v000001d1a7bd0230_0 .net "mem_store_completed", 0 0, v000001d1a7bcf310_0;  1 drivers
v000001d1a7bcffb0_0 .net "mem_store_req_f_cache", 0 0, v000001d1a7bcfb30_0;  1 drivers
S_000001d1a7a26dd0 .scope module, "dut" "cache" 3 36, 3 83 0, S_000001d1a7a26c40;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "address_in";
    .port_info 1 /INPUT 16 "data_in";
    .port_info 2 /OUTPUT 16 "data_out";
    .port_info 3 /INPUT 1 "activate";
    .port_info 4 /INPUT 32 "instr_type";
    .port_info 5 /OUTPUT 32 "data_to_mem";
    .port_info 6 /OUTPUT 1 "mem_load_req";
    .port_info 7 /OUTPUT 1 "mem_store_req";
    .port_info 8 /OUTPUT 1 "mem_store_ack";
    .port_info 9 /INPUT 1 "mem_store_processed";
    .port_info 10 /INPUT 1 "mem_load_req_rdy";
    .port_info 11 /OUTPUT 16 "address_to_mem";
P_000001d1a7b6e1b0 .param/l "BL_NUM_BYTES" 0 3 111, +C4<00000000000000000000000000000100>;
P_000001d1a7b6e1e8 .param/l "CACHE_NUM_COL" 0 3 83, +C4<00000000000000000000000000001000>;
v000001d1a7b49910_0 .net "activate", 0 0, v000001d1a7bcf8b0_0;  1 drivers
v000001d1a7b602a0_0 .net "address_in", 15 0, v000001d1a7bcf3b0_0;  1 drivers
v000001d1a7b60340_0 .var "address_to_mem", 15 0;
v000001d1a7b603e0_0 .var "block_address", 15 0;
v000001d1a7b60480_0 .var "block_num", 15 0;
v000001d1a7b60520 .array "cache_data", 7 0, 31 0;
v000001d1a7b605c0_0 .net "data_in", 15 0, v000001d1a7bcef50_0;  1 drivers
v000001d1a7b60660_0 .var "data_out", 15 0;
v000001d1a7b71e90_0 .var "data_to_mem", 31 0;
v000001d1a7b71f30_0 .net/2s "instr_type", 31 0, v000001d1a7bd0f50_0;  1 drivers
v000001d1a7bcf590_0 .var "mem_load_req", 0 0;
v000001d1a7bcf950_0 .net "mem_load_req_rdy", 0 0, v000001d1a7bcf770_0;  alias, 1 drivers
v000001d1a7bcf9f0_0 .var "mem_store_ack", 0 0;
v000001d1a7bcfa90_0 .net "mem_store_processed", 0 0, v000001d1a7bcf310_0;  alias, 1 drivers
v000001d1a7bcfb30_0 .var "mem_store_req", 0 0;
v000001d1a7bcee10_0 .var "read_success", 0 0;
v000001d1a7bcfbd0 .array "tag_number", 7 0, 10 0;
v000001d1a7bcfc70_0 .var "to_evict", 7 0;
v000001d1a7bcf630_0 .var "vld", 7 0;
E_000001d1a7b75c70/0 .event anyedge, v000001d1a7b49910_0, v000001d1a7b602a0_0, v000001d1a7b603e0_0, v000001d1a7b60480_0;
v000001d1a7bcfbd0_0 .array/port v000001d1a7bcfbd0, 0;
v000001d1a7bcfbd0_1 .array/port v000001d1a7bcfbd0, 1;
E_000001d1a7b75c70/1 .event anyedge, v000001d1a7b71f30_0, v000001d1a7bcf630_0, v000001d1a7bcfbd0_0, v000001d1a7bcfbd0_1;
v000001d1a7bcfbd0_2 .array/port v000001d1a7bcfbd0, 2;
v000001d1a7bcfbd0_3 .array/port v000001d1a7bcfbd0, 3;
v000001d1a7bcfbd0_4 .array/port v000001d1a7bcfbd0, 4;
v000001d1a7bcfbd0_5 .array/port v000001d1a7bcfbd0, 5;
E_000001d1a7b75c70/2 .event anyedge, v000001d1a7bcfbd0_2, v000001d1a7bcfbd0_3, v000001d1a7bcfbd0_4, v000001d1a7bcfbd0_5;
v000001d1a7bcfbd0_6 .array/port v000001d1a7bcfbd0, 6;
v000001d1a7bcfbd0_7 .array/port v000001d1a7bcfbd0, 7;
v000001d1a7b60520_0 .array/port v000001d1a7b60520, 0;
v000001d1a7b60520_1 .array/port v000001d1a7b60520, 1;
E_000001d1a7b75c70/3 .event anyedge, v000001d1a7bcfbd0_6, v000001d1a7bcfbd0_7, v000001d1a7b60520_0, v000001d1a7b60520_1;
v000001d1a7b60520_2 .array/port v000001d1a7b60520, 2;
v000001d1a7b60520_3 .array/port v000001d1a7b60520, 3;
v000001d1a7b60520_4 .array/port v000001d1a7b60520, 4;
v000001d1a7b60520_5 .array/port v000001d1a7b60520, 5;
E_000001d1a7b75c70/4 .event anyedge, v000001d1a7b60520_2, v000001d1a7b60520_3, v000001d1a7b60520_4, v000001d1a7b60520_5;
v000001d1a7b60520_6 .array/port v000001d1a7b60520, 6;
v000001d1a7b60520_7 .array/port v000001d1a7b60520, 7;
E_000001d1a7b75c70/5 .event anyedge, v000001d1a7b60520_6, v000001d1a7b60520_7, v000001d1a7bcee10_0, v000001d1a7bcf950_0;
E_000001d1a7b75c70/6 .event anyedge, v000001d1a7b605c0_0, v000001d1a7bcfc70_0;
E_000001d1a7b75c70 .event/or E_000001d1a7b75c70/0, E_000001d1a7b75c70/1, E_000001d1a7b75c70/2, E_000001d1a7b75c70/3, E_000001d1a7b75c70/4, E_000001d1a7b75c70/5, E_000001d1a7b75c70/6;
E_000001d1a7b757f0 .event anyedge, v000001d1a7bcf950_0;
S_000001d1a7b49550 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 198, 3 198 0, S_000001d1a7a26dd0;
 .timescale 0 0;
v000001d1a7b709c0_0 .var/2s "i", 31 0;
S_000001d1a7b496e0 .scope task, "send_to_mem" "send_to_mem" 3 115, 3 115 0, S_000001d1a7a26dd0;
 .timescale 0 0;
v000001d1a7b49870_0 .var/2s "i", 31 0;
E_000001d1a7b75bb0 .event anyedge, v000001d1a7bcfa90_0;
TD_tb.dut.send_to_mem ;
    %ix/getv/s 4, v000001d1a7b49870_0;
    %load/vec4a v000001d1a7b60520, 4;
    %store/vec4 v000001d1a7b71e90_0, 0, 32;
    %vpi_call/w 3 118 "$display", "Cache data[%d] is %h", v000001d1a7b49870_0, &A<v000001d1a7b60520, v000001d1a7b49870_0 > {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d1a7bcfb30_0, 0, 1;
    %load/vec4 v000001d1a7b602a0_0;
    %store/vec4 v000001d1a7b60340_0, 0, 16;
    %vpi_call/w 3 121 "$display", "%0t", $time {0 0 0};
T_0.0 ;
    %load/vec4 v000001d1a7bcfa90_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.1, 6;
    %wait E_000001d1a7b75bb0;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call/w 3 123 "$display", "Memory store has been processed - from cache" {0 0 0};
    %vpi_call/w 3 124 "$display", "%0t", $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d1a7bcf9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d1a7bcfb30_0, 0, 1;
T_0.2 ;
    %load/vec4 v000001d1a7bcfa90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.3, 6;
    %wait E_000001d1a7b75bb0;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d1a7bcf9f0_0, 0, 1;
    %vpi_call/w 3 129 "$display", "Memory store has fully completed - from cache" {0 0 0};
    %vpi_call/w 3 130 "$display", "%0t", $time {0 0 0};
    %end;
S_000001d1a7bcfd30 .scope module, "simple_ram" "RAM" 3 53, 3 216 0, S_000001d1a7a26c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "address_in";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /OUTPUT 32 "data_out";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 1 "load_completed";
    .port_info 6 /OUTPUT 1 "store_completed";
    .port_info 7 /INPUT 1 "store_ack";
P_000001d1a7b720e0 .param/l "D_WIDTH" 0 3 217, +C4<00000000000000000000000000100000>;
P_000001d1a7b72118 .param/l "WIDTH_AD" 0 3 218, +C4<00000000000000000000000000010000>;
v000001d1a7bcf6d0_0 .net "address_in", 15 0, v000001d1a7b60340_0;  alias, 1 drivers
v000001d1a7bcf270_0 .net "clk", 0 0, v000001d1a7bceeb0_0;  1 drivers
v000001d1a7bcf4f0_0 .net "data_in", 31 0, v000001d1a7b71e90_0;  alias, 1 drivers
v000001d1a7bcf1d0_0 .var "data_out", 31 0;
v000001d1a7bcf770_0 .var "load_completed", 0 0;
v000001d1a7bcf450 .array "mem", 65535 0, 31 0;
v000001d1a7bcf810_0 .net "store_ack", 0 0, v000001d1a7bcf9f0_0;  alias, 1 drivers
v000001d1a7bcf310_0 .var "store_completed", 0 0;
v000001d1a7bcf130_0 .net "wren", 0 0, v000001d1a7bcfb30_0;  alias, 1 drivers
E_000001d1a7b75c30 .event posedge, v000001d1a7bcf270_0;
    .scope S_000001d1a7a26dd0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d1a7bcee10_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_000001d1a7a26dd0;
T_2 ;
    %wait E_000001d1a7b75c70;
    %load/vec4 v000001d1a7b49910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000001d1a7b602a0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %vpi_call/w 3 144 "$display", "Address needs to be word aligned (divisible by 2) for now" {0 0 0};
    %vpi_call/w 3 145 "$display", "This most likely means to load a byte. If address 0x03, we should actually load word at 0x02. Then only return the upper 8 bits" {0 0 0};
    %vpi_call/w 3 146 "$finish" {0 0 0};
T_2.2 ;
    %load/vec4 v000001d1a7b602a0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %div;
    %pad/u 16;
    %store/vec4 v000001d1a7b603e0_0, 0, 16;
    %load/vec4 v000001d1a7b603e0_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %mod;
    %pad/u 16;
    %store/vec4 v000001d1a7b60480_0, 0, 16;
    %vpi_call/w 3 151 "$display", "block_address is %d", v000001d1a7b603e0_0 {0 0 0};
    %vpi_call/w 3 152 "$display", "block_num is %d", v000001d1a7b60480_0 {0 0 0};
    %load/vec4 v000001d1a7b71f30_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v000001d1a7bcf630_0;
    %load/vec4 v000001d1a7b60480_0;
    %part/u 1;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %ix/getv 4, v000001d1a7b60480_0;
    %load/vec4a v000001d1a7bcfbd0, 4;
    %load/vec4 v000001d1a7b602a0_0;
    %parti/s 11, 5, 4;
    %cmp/e;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d1a7bcee10_0, 0, 1;
    %load/vec4 v000001d1a7b602a0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %ix/getv 4, v000001d1a7b60480_0;
    %load/vec4a v000001d1a7b60520, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v000001d1a7b60660_0, 0, 16;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v000001d1a7b602a0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.12, 4;
    %ix/getv 4, v000001d1a7b60480_0;
    %load/vec4a v000001d1a7b60520, 4;
    %parti/s 16, 16, 6;
    %store/vec4 v000001d1a7b60660_0, 0, 16;
T_2.12 ;
T_2.11 ;
T_2.8 ;
T_2.6 ;
    %load/vec4 v000001d1a7bcee10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.14, 4;
    %vpi_call/w 3 168 "$display", "Shouldn't get here just yet \012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d1a7bcf590_0, 0, 1;
T_2.16 ;
    %load/vec4 v000001d1a7bcf950_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.17, 6;
    %wait E_000001d1a7b757f0;
    %jmp T_2.16;
T_2.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d1a7bcf590_0, 0, 1;
T_2.14 ;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v000001d1a7b71f30_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.18, 4;
    %vpi_call/w 3 179 "$display", "Got a write instruction" {0 0 0};
    %load/vec4 v000001d1a7bcf630_0;
    %load/vec4 v000001d1a7b60480_0;
    %part/u 1;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.20, 4;
    %pushi/vec4 1, 0, 1;
    %ix/getv 4, v000001d1a7b60480_0;
    %store/vec4 v000001d1a7bcf630_0, 4, 1;
    %pushi/vec4 0, 0, 32;
    %ix/getv 4, v000001d1a7b60480_0;
    %store/vec4a v000001d1a7b60520, 4, 0;
    %load/vec4 v000001d1a7b602a0_0;
    %parti/s 10, 6, 4;
    %pad/u 11;
    %ix/getv 4, v000001d1a7b60480_0;
    %store/vec4a v000001d1a7bcfbd0, 4, 0;
T_2.20 ;
    %load/vec4 v000001d1a7b602a0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.22, 4;
    %load/vec4 v000001d1a7b605c0_0;
    %ix/getv 4, v000001d1a7b60480_0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d1a7b60520, 4, 5;
    %jmp T_2.23;
T_2.22 ;
    %load/vec4 v000001d1a7b602a0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.24, 4;
    %load/vec4 v000001d1a7b605c0_0;
    %ix/getv 4, v000001d1a7b60480_0;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001d1a7b60520, 4, 5;
T_2.24 ;
T_2.23 ;
T_2.18 ;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %ix/getv 4, v000001d1a7b60480_0;
    %store/vec4 v000001d1a7bcfc70_0, 4, 1;
    %fork t_1, S_000001d1a7b49550;
    %jmp t_0;
    .scope S_000001d1a7b49550;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d1a7b709c0_0, 0, 32;
T_2.26 ;
    %load/vec4 v000001d1a7b709c0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.27, 5;
    %load/vec4 v000001d1a7bcfc70_0;
    %load/vec4 v000001d1a7b709c0_0;
    %part/s 1;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.28, 4;
    %load/vec4 v000001d1a7b709c0_0;
    %store/vec4 v000001d1a7b49870_0, 0, 32;
    %fork TD_tb.dut.send_to_mem, S_000001d1a7b496e0;
    %join;
T_2.28 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001d1a7b709c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001d1a7b709c0_0, 0, 32;
    %jmp T_2.26;
T_2.27 ;
    %end;
    .scope S_000001d1a7a26dd0;
t_0 %join;
    %pushi/vec4 0, 0, 1;
    %ix/getv 4, v000001d1a7b60480_0;
    %store/vec4 v000001d1a7bcfc70_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d1a7bcee10_0, 0, 1;
    %vpi_call/w 3 209 "$display", "Block number is %d", v000001d1a7b60480_0 {0 0 0};
    %vpi_call/w 3 210 "$display", "Data at cache_data[block_num] is %h", &A<v000001d1a7b60520, v000001d1a7b60480_0 > {0 0 0};
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001d1a7bcfd30;
T_3 ;
    %wait E_000001d1a7b75c30;
    %load/vec4 v000001d1a7bcf810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001d1a7bcf4f0_0;
    %load/vec4 v000001d1a7bcf6d0_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d1a7bcf450, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d1a7bcf310_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001d1a7bcf130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001d1a7bcf4f0_0;
    %load/vec4 v000001d1a7bcf6d0_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d1a7bcf450, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d1a7bcf310_0, 0;
T_3.2 ;
T_3.1 ;
    %load/vec4 v000001d1a7bcf130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
T_3.4 ;
    %load/vec4 v000001d1a7bcf6d0_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v000001d1a7bcf450, 4;
    %assign/vec4 v000001d1a7bcf1d0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_000001d1a7a26c40;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d1a7bceeb0_0, 0, 1;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v000001d1a7bcf3b0_0, 0, 16;
    %pushi/vec4 256, 0, 16;
    %store/vec4 v000001d1a7bcef50_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d1a7bcf8b0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_000001d1a7a26c40;
T_5 ;
    %vpi_call/w 3 6 "$readmemb", "instructions3.mem", v000001d1a7bd0910 {0 0 0};
    %end;
    .thread T_5;
    .scope S_000001d1a7a26c40;
T_6 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000001d1a7bd0f50_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_000001d1a7a26c40;
T_7 ;
    %delay 5, 0;
    %load/vec4 v000001d1a7bceeb0_0;
    %inv;
    %store/vec4 v000001d1a7bceeb0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_000001d1a7a26c40;
T_8 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d1a7bcf8b0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v000001d1a7bcf3b0_0, 0, 16;
    %pushi/vec4 57005, 0, 16;
    %store/vec4 v000001d1a7bcef50_0, 0, 16;
    %delay 200, 0;
    %vpi_call/w 3 71 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "cache_test.sv";
