Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date             : Mon Apr 13 17:26:01 2020
| Host             : vitis running 64-bit Ubuntu 18.04.4 LTS
| Command          : report_power -file sram_power_routed.rpt -pb sram_power_summary_routed.pb -rpx sram_power_routed.rpx
| Design           : sram
| Device           : xczu3eg-sfvc784-1-i
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 6.527        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 6.275        |
| Device Static (W)        | 0.251        |
| Effective TJA (C/W)      | 2.4          |
| Max Ambient (C)          | 84.6         |
| Junction Temperature (C) | 40.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| CLB Logic                |     0.255 |       64 |       --- |             --- |
|   LUT as Distributed RAM |     0.180 |       40 |     28800 |            0.14 |
|   LUT as Logic           |     0.072 |       12 |     70560 |            0.02 |
|   Register               |     0.003 |        8 |    141120 |           <0.01 |
|   BUFG                   |    <0.001 |        1 |        24 |            4.17 |
|   Others                 |     0.000 |        3 |       --- |             --- |
| Signals                  |     0.389 |       63 |       --- |             --- |
| I/O                      |     5.631 |       18 |       252 |            7.14 |
| Static Power             |     0.251 |          |           |                 |
| Total                    |     6.527 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------------+-------------+-----------+-------------+------------+
| Vccint          |       0.850 |     0.838 |       0.758 |      0.080 |
| Vccint_io       |       0.850 |     0.320 |       0.291 |      0.029 |
| Vccbram         |       0.850 |     0.001 |       0.000 |      0.001 |
| Vccaux          |       1.800 |     0.046 |       0.000 |      0.046 |
| Vccaux_io       |       1.800 |     0.678 |       0.653 |      0.025 |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18          |       1.800 |     2.338 |       2.338 |      0.000 |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |
| VCC_PSINTFP     |       0.850 |     0.000 |       0.000 |      0.000 |
| VCC_PSINTLP     |       0.850 |     0.008 |       0.000 |      0.008 |
| VPS_MGTRAVCC    |       0.850 |     0.000 |       0.000 |      0.000 |
| VCC_PSINTFP_DDR |       0.850 |     0.000 |       0.000 |      0.000 |
| VCC_PSPLL       |       1.200 |     0.002 |       0.000 |      0.002 |
| VPS_MGTRAVTT    |       1.800 |     0.000 |       0.000 |      0.000 |
| VCCO_PSDDR_504  |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSDDR_PLL   |       1.800 |     0.000 |       0.000 |      0.000 |
| VCCO_PSIO0_500  |       3.300 |     0.000 |       0.000 |      0.000 |
| VCCO_PSIO1_501  |       3.300 |     0.000 |       0.000 |      0.000 |
| VCCO_PSIO2_502  |       3.300 |     0.000 |       0.000 |      0.000 |
| VCCO_PSIO3_503  |       3.300 |     0.000 |       0.000 |      0.000 |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |
+-----------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 5.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------+-----------+
| Name                      | Power (W) |
+---------------------------+-----------+
| sram                      |     6.275 |
|   address_IBUF[0]_inst    |     0.015 |
|   address_IBUF[1]_inst    |     0.016 |
|   address_IBUF[2]_inst    |     0.012 |
|   address_IBUF[3]_inst    |     0.013 |
|   address_IBUF[4]_inst    |     0.012 |
|   address_IBUF[5]_inst    |     0.011 |
|   address_IBUF[6]_inst    |     0.009 |
|   address_IBUF[7]_inst    |     0.008 |
|   clk_IBUF_inst           |     0.006 |
|   content_reg_0_63_0_6    |     0.062 |
|   content_reg_0_63_7_7    |     0.011 |
|   content_reg_128_191_0_6 |     0.063 |
|   content_reg_128_191_7_7 |     0.013 |
|   content_reg_192_255_0_6 |     0.047 |
|   content_reg_192_255_7_7 |     0.011 |
|   content_reg_64_127_0_6  |     0.052 |
|   content_reg_64_127_7_7  |     0.011 |
|   write_en_IBUF_inst      |     0.008 |
+---------------------------+-----------+


