

================================================================
== Vitis HLS Report for 'decoder'
================================================================
* Date:           Fri Jul 26 23:06:47 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        decoder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.119 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       29|       29|  0.290 us|  0.290 us|    8|    8|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                             |                                                                 |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                   Instance                                  |                              Module                             |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_59    |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  |        8|        8|  80.000 ns|  80.000 ns|    8|    8|      yes|
        |call_ret2_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_67  |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s      |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_87    |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s  |        9|        9|  90.000 ns|  90.000 ns|    8|    8|      yes|
        |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_107     |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s    |        9|        9|  90.000 ns|  90.000 ns|    1|    1|      yes|
        +-----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     14|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        9|  52|   6897|  12926|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|    127|    -|
|Register         |        -|   -|    817|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        9|  52|   7714|  13067|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        9|  57|     18|     62|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+------+------+-----+
    |                                   Instance                                  |                              Module                             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+------+------+-----+
    |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_59    |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  |        0|   4|   634|   874|    0|
    |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_87    |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s  |        0|  32|  4141|  7649|    0|
    |call_ret2_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_67  |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s      |        0|   0|     0|   608|    0|
    |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_107     |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s    |        9|  16|  2122|  3795|    0|
    +-----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                        |                                                                 |        9|  52|  6897| 12926|    0|
    +-----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                    Variable Name                                   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_block_pp0_stage0_11001                                                           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp105                                           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp33                                            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp81                                            |       and|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0                                                    |        or|   0|  0|   2|           1|           1|
    |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_59_ap_start  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                                                                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                               |          |   0|  0|  14|           7|           8|
    +------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  37|          9|    1|          9|
    |ap_enable_reg_pp0_iter0   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3   |   9|          2|    1|          2|
    |input_24_0_ap_vld_in_sig  |   9|          2|    1|          2|
    |input_24_0_ap_vld_preg    |   9|          2|    1|          2|
    |input_24_0_blk_n          |   9|          2|    1|          2|
    |input_24_0_in_sig         |   9|          2|   16|         32|
    |input_24_1_ap_vld_in_sig  |   9|          2|    1|          2|
    |input_24_1_ap_vld_preg    |   9|          2|    1|          2|
    |input_24_1_blk_n          |   9|          2|    1|          2|
    |input_24_1_in_sig         |   9|          2|   16|         32|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 127|         29|   41|         89|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                          Name                                          | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                               |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0_reg                                                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                                                 |   1|   0|    1|          0|
    |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_59_ap_start_reg  |   1|   0|    1|          0|
    |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_87_ap_start_reg  |   1|   0|    1|          0|
    |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config5_s_fu_107_ap_start_reg   |   1|   0|    1|          0|
    |input_24_0_ap_vld_preg                                                                  |   1|   0|    1|          0|
    |input_24_0_preg                                                                         |  16|   0|   16|          0|
    |input_24_1_ap_vld_preg                                                                  |   1|   0|    1|          0|
    |input_24_1_preg                                                                         |  16|   0|   16|          0|
    |layer2_out_10_reg_379                                                                   |  16|   0|   16|          0|
    |layer2_out_11_reg_384                                                                   |  16|   0|   16|          0|
    |layer2_out_12_reg_389                                                                   |  16|   0|   16|          0|
    |layer2_out_13_reg_394                                                                   |  16|   0|   16|          0|
    |layer2_out_14_reg_399                                                                   |  16|   0|   16|          0|
    |layer2_out_15_reg_404                                                                   |  16|   0|   16|          0|
    |layer2_out_1_reg_334                                                                    |  16|   0|   16|          0|
    |layer2_out_2_reg_339                                                                    |  16|   0|   16|          0|
    |layer2_out_3_reg_344                                                                    |  16|   0|   16|          0|
    |layer2_out_4_reg_349                                                                    |  16|   0|   16|          0|
    |layer2_out_5_reg_354                                                                    |  16|   0|   16|          0|
    |layer2_out_6_reg_359                                                                    |  16|   0|   16|          0|
    |layer2_out_7_reg_364                                                                    |  16|   0|   16|          0|
    |layer2_out_8_reg_369                                                                    |  16|   0|   16|          0|
    |layer2_out_9_reg_374                                                                    |  16|   0|   16|          0|
    |layer2_out_reg_329                                                                      |  16|   0|   16|          0|
    |layer3_out_10_reg_459                                                                   |  16|   0|   16|          0|
    |layer3_out_11_reg_464                                                                   |  16|   0|   16|          0|
    |layer3_out_12_reg_469                                                                   |  16|   0|   16|          0|
    |layer3_out_13_reg_474                                                                   |  16|   0|   16|          0|
    |layer3_out_14_reg_479                                                                   |  16|   0|   16|          0|
    |layer3_out_15_reg_484                                                                   |  16|   0|   16|          0|
    |layer3_out_1_reg_414                                                                    |  16|   0|   16|          0|
    |layer3_out_2_reg_419                                                                    |  16|   0|   16|          0|
    |layer3_out_3_reg_424                                                                    |  16|   0|   16|          0|
    |layer3_out_4_reg_429                                                                    |  16|   0|   16|          0|
    |layer3_out_5_reg_434                                                                    |  16|   0|   16|          0|
    |layer3_out_6_reg_439                                                                    |  16|   0|   16|          0|
    |layer3_out_7_reg_444                                                                    |  16|   0|   16|          0|
    |layer3_out_8_reg_449                                                                    |  16|   0|   16|          0|
    |layer3_out_9_reg_454                                                                    |  16|   0|   16|          0|
    |layer3_out_reg_409                                                                      |  16|   0|   16|          0|
    |layer4_out_10_reg_539                                                                   |  16|   0|   16|          0|
    |layer4_out_11_reg_544                                                                   |  16|   0|   16|          0|
    |layer4_out_12_reg_549                                                                   |  16|   0|   16|          0|
    |layer4_out_13_reg_554                                                                   |  16|   0|   16|          0|
    |layer4_out_14_reg_559                                                                   |  16|   0|   16|          0|
    |layer4_out_15_reg_564                                                                   |  16|   0|   16|          0|
    |layer4_out_1_reg_494                                                                    |  16|   0|   16|          0|
    |layer4_out_2_reg_499                                                                    |  16|   0|   16|          0|
    |layer4_out_3_reg_504                                                                    |  16|   0|   16|          0|
    |layer4_out_4_reg_509                                                                    |  16|   0|   16|          0|
    |layer4_out_5_reg_514                                                                    |  16|   0|   16|          0|
    |layer4_out_6_reg_519                                                                    |  16|   0|   16|          0|
    |layer4_out_7_reg_524                                                                    |  16|   0|   16|          0|
    |layer4_out_8_reg_529                                                                    |  16|   0|   16|          0|
    |layer4_out_9_reg_534                                                                    |  16|   0|   16|          0|
    |layer4_out_reg_489                                                                      |  16|   0|   16|          0|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                   | 817|   0|  817|          0|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|       decoder|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|       decoder|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|       decoder|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|       decoder|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|       decoder|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|       decoder|  return value|
|input_24_0         |   in|   16|      ap_vld|    input_24_0|       pointer|
|input_24_0_ap_vld  |   in|    1|      ap_vld|    input_24_0|       pointer|
|input_24_1         |   in|   16|      ap_vld|    input_24_1|       pointer|
|input_24_1_ap_vld  |   in|    1|      ap_vld|    input_24_1|       pointer|
|layer5_out         |  out|  256|      ap_vld|    layer5_out|       pointer|
|layer5_out_ap_vld  |  out|    1|      ap_vld|    layer5_out|       pointer|
+-------------------+-----+-----+------------+--------------+--------------+

