INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sreeram/Documents/GitHub/VLSI-DESIGN-COURSE/FSM/FSM.srcs/sources_1/new/Module_assigment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Module_assigment
