{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1613467399081 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613467399081 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 16 01:23:18 2021 " "Processing started: Tue Feb 16 01:23:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613467399081 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613467399081 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ISA -c ISA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ISA -c ISA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613467399081 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1613467399319 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1613467399319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel_tb " "Found entity 1: TopLevel_tb" {  } { { "TopLevel_tb.sv" "" { Text "C:/Users/blade/Desktop/ISA/TopLevel_tb.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613467404671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613467404671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.sv" "" { Text "C:/Users/blade/Desktop/ISA/TopLevel.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613467404673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613467404673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "RegFile.sv" "" { Text "C:/Users/blade/Desktop/ISA/RegFile.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613467404673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613467404673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LUT " "Found entity 1: LUT" {  } { { "LUT.sv" "" { Text "C:/Users/blade/Desktop/ISA/LUT.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613467404674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613467404674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file instrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstROM " "Found entity 1: InstROM" {  } { { "InstROM.sv" "" { Text "C:/Users/blade/Desktop/ISA/InstROM.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613467404675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613467404675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instfetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file instfetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstFetch " "Found entity 1: InstFetch" {  } { { "InstFetch.sv" "" { Text "C:/Users/blade/Desktop/ISA/InstFetch.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613467404676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613467404676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "definitions.sv 1 0 " "Found 1 design units, including 0 entities, in source file definitions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 definitions (SystemVerilog) " "Found design unit 1: definitions (SystemVerilog)" {  } { { "Definitions.sv" "" { Text "C:/Users/blade/Desktop/ISA/Definitions.sv" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613467404677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613467404677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMem " "Found entity 1: DataMem" {  } { { "DataMem.sv" "" { Text "C:/Users/blade/Desktop/ISA/DataMem.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613467404678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613467404678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Ctrl " "Found entity 1: Ctrl" {  } { { "Ctrl.sv" "" { Text "C:/Users/blade/Desktop/ISA/Ctrl.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613467404679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613467404679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/blade/Desktop/ISA/ALU.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613467404680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613467404680 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LoadInst TopLevel.sv(62) " "Verilog HDL Implicit Net warning at TopLevel.sv(62): created implicit net for \"LoadInst\"" {  } { { "TopLevel.sv" "" { Text "C:/Users/blade/Desktop/ISA/TopLevel.sv" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613467404681 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1613467404705 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MemWriteValue 0 TopLevel.sv(20) " "Net \"MemWriteValue\" at TopLevel.sv(20) has no driver or initial value, using a default initial value '0'" {  } { { "TopLevel.sv" "" { Text "C:/Users/blade/Desktop/ISA/TopLevel.sv" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1613467404705 "|TopLevel"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RegWrEn 0 TopLevel.sv(25) " "Net \"RegWrEn\" at TopLevel.sv(25) has no driver or initial value, using a default initial value '0'" {  } { { "TopLevel.sv" "" { Text "C:/Users/blade/Desktop/ISA/TopLevel.sv" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1613467404705 "|TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstFetch InstFetch:IF1 " "Elaborating entity \"InstFetch\" for hierarchy \"InstFetch:IF1\"" {  } { { "TopLevel.sv" "IF1" { Text "C:/Users/blade/Desktop/ISA/TopLevel.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613467404706 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 InstFetch.sv(30) " "Verilog HDL assignment warning at InstFetch.sv(30): truncated value with size 32 to match size of target (10)" {  } { { "InstFetch.sv" "" { Text "C:/Users/blade/Desktop/ISA/InstFetch.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613467404706 "|TopLevel|InstFetch:IF1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ctrl Ctrl:Ctrl1 " "Elaborating entity \"Ctrl\" for hierarchy \"Ctrl:Ctrl1\"" {  } { { "TopLevel.sv" "Ctrl1" { Text "C:/Users/blade/Desktop/ISA/TopLevel.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613467404707 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Ctrl.sv(35) " "Verilog HDL Case Statement warning at Ctrl.sv(35): incomplete case statement has no default case item" {  } { { "Ctrl.sv" "" { Text "C:/Users/blade/Desktop/ISA/Ctrl.sv" 35 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1613467404708 "|TopLevel|Ctrl:Ctrl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstROM InstROM:IR1 " "Elaborating entity \"InstROM\" for hierarchy \"InstROM:IR1\"" {  } { { "TopLevel.sv" "IR1" { Text "C:/Users/blade/Desktop/ISA/TopLevel.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613467404739 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "19 0 1023 InstROM.sv(42) " "Verilog HDL warning at InstROM.sv(42): number of words (19) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "InstROM.sv" "" { Text "C:/Users/blade/Desktop/ISA/InstROM.sv" 42 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1613467404740 "|TopLevel|InstROM:IR1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_rom.data_a 0 InstROM.sv(38) " "Net \"inst_rom.data_a\" at InstROM.sv(38) has no driver or initial value, using a default initial value '0'" {  } { { "InstROM.sv" "" { Text "C:/Users/blade/Desktop/ISA/InstROM.sv" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1613467404740 "|TopLevel|InstROM:IR1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_rom.waddr_a 0 InstROM.sv(38) " "Net \"inst_rom.waddr_a\" at InstROM.sv(38) has no driver or initial value, using a default initial value '0'" {  } { { "InstROM.sv" "" { Text "C:/Users/blade/Desktop/ISA/InstROM.sv" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1613467404740 "|TopLevel|InstROM:IR1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_rom.we_a 0 InstROM.sv(38) " "Net \"inst_rom.we_a\" at InstROM.sv(38) has no driver or initial value, using a default initial value '0'" {  } { { "InstROM.sv" "" { Text "C:/Users/blade/Desktop/ISA/InstROM.sv" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1613467404740 "|TopLevel|InstROM:IR1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile RegFile:RF1 " "Elaborating entity \"RegFile\" for hierarchy \"RegFile:RF1\"" {  } { { "TopLevel.sv" "RF1" { Text "C:/Users/blade/Desktop/ISA/TopLevel.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613467404740 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "Registers RegFile.sv(36) " "Verilog HDL warning at RegFile.sv(36): initial value for variable Registers should be constant" {  } { { "RegFile.sv" "" { Text "C:/Users/blade/Desktop/ISA/RegFile.sv" 36 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1613467404741 "|TopLevel|RegFile:RF1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU1\"" {  } { { "TopLevel.sv" "ALU1" { Text "C:/Users/blade/Desktop/ISA/TopLevel.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613467404742 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 ALU.sv(30) " "Verilog HDL assignment warning at ALU.sv(30): truncated value with size 9 to match size of target (8)" {  } { { "ALU.sv" "" { Text "C:/Users/blade/Desktop/ISA/ALU.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1613467404742 "|TopLevel|ALU:ALU1"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ALU.sv(31) " "Verilog HDL Case Statement warning at ALU.sv(31): case item expression never matches the case expression" {  } { { "ALU.sv" "" { Text "C:/Users/blade/Desktop/ISA/ALU.sv" 31 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1613467404742 "|TopLevel|ALU:ALU1"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ALU.sv(32) " "Verilog HDL Case Statement warning at ALU.sv(32): case item expression never matches the case expression" {  } { { "ALU.sv" "" { Text "C:/Users/blade/Desktop/ISA/ALU.sv" 32 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1613467404742 "|TopLevel|ALU:ALU1"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ALU.sv(33) " "Verilog HDL Case Statement warning at ALU.sv(33): case item expression never matches the case expression" {  } { { "ALU.sv" "" { Text "C:/Users/blade/Desktop/ISA/ALU.sv" 33 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1613467404742 "|TopLevel|ALU:ALU1"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ALU.sv(34) " "Verilog HDL Case Statement warning at ALU.sv(34): case item expression never matches the case expression" {  } { { "ALU.sv" "" { Text "C:/Users/blade/Desktop/ISA/ALU.sv" 34 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1613467404742 "|TopLevel|ALU:ALU1"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ALU.sv(35) " "Verilog HDL Case Statement warning at ALU.sv(35): case item expression never matches the case expression" {  } { { "ALU.sv" "" { Text "C:/Users/blade/Desktop/ISA/ALU.sv" 35 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1613467404742 "|TopLevel|ALU:ALU1"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ALU.sv(36) " "Verilog HDL Case Statement warning at ALU.sv(36): case item expression never matches the case expression" {  } { { "ALU.sv" "" { Text "C:/Users/blade/Desktop/ISA/ALU.sv" 36 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1613467404742 "|TopLevel|ALU:ALU1"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ALU.sv(37) " "Verilog HDL Case Statement warning at ALU.sv(37): case item expression never matches the case expression" {  } { { "ALU.sv" "" { Text "C:/Users/blade/Desktop/ISA/ALU.sv" 37 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1613467404742 "|TopLevel|ALU:ALU1"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ALU.sv(38) " "Verilog HDL Case Statement warning at ALU.sv(38): case item expression never matches the case expression" {  } { { "ALU.sv" "" { Text "C:/Users/blade/Desktop/ISA/ALU.sv" 38 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1613467404742 "|TopLevel|ALU:ALU1"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ALU.sv(39) " "Verilog HDL Case Statement warning at ALU.sv(39): case item expression never matches the case expression" {  } { { "ALU.sv" "" { Text "C:/Users/blade/Desktop/ISA/ALU.sv" 39 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1613467404742 "|TopLevel|ALU:ALU1"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ALU.sv(40) " "Verilog HDL Case Statement warning at ALU.sv(40): case item expression never matches the case expression" {  } { { "ALU.sv" "" { Text "C:/Users/blade/Desktop/ISA/ALU.sv" 40 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1613467404743 "|TopLevel|ALU:ALU1"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "ALU.sv(41) " "Verilog HDL Case Statement warning at ALU.sv(41): case item expression never matches the case expression" {  } { { "ALU.sv" "" { Text "C:/Users/blade/Desktop/ISA/ALU.sv" 41 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1613467404743 "|TopLevel|ALU:ALU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMem DataMem:DM1 " "Elaborating entity \"DataMem\" for hierarchy \"DataMem:DM1\"" {  } { { "TopLevel.sv" "DM1" { Text "C:/Users/blade/Desktop/ISA/TopLevel.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613467404758 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/blade/Desktop/ISA/db/ISA.ram0_InstROM_15efe571.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/blade/Desktop/ISA/db/ISA.ram0_InstROM_15efe571.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1613467405104 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1613467405295 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2048 " "2048 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1613467405489 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1613467405617 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613467405617 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1613467405695 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1613467405695 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Implemented 21 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1613467405695 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1613467405695 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613467405732 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 16 01:23:25 2021 " "Processing ended: Tue Feb 16 01:23:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613467405732 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613467405732 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613467405732 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1613467405732 ""}
