

================================================================
== Vitis HLS Report for 'case_3_Pipeline_L_n11_1_L_n11_2'
================================================================
* Date:           Tue Jan 20 09:52:12 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  7.670 ns|     3.24 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       69|       69|  0.828 us|  0.828 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_n11_1_L_n11_2  |       67|       67|         5|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|     84|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     63|    -|
|Register         |        -|    -|     125|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     125|    179|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +--------------------------------+----------------------------+--------------+
    |            Instance            |           Module           |  Expression  |
    +--------------------------------+----------------------------+--------------+
    |mac_muladd_8s_4s_7s_12_4_1_U97  |mac_muladd_8s_4s_7s_12_4_1  |  i0 + i1 * i2|
    +--------------------------------+----------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln234_fu_136_p2    |         +|   0|  0|  14|           7|           1|
    |add_ln235_fu_164_p2    |         +|   0|  0|  13|           4|           1|
    |m27_10_fu_190_p2       |         +|   0|  0|  23|          16|          16|
    |icmp_ln234_fu_130_p2   |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln235_fu_145_p2   |      icmp|   0|  0|  13|           4|           5|
    |select_ln22_fu_151_p3  |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  84|          40|          34|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_n11_1_load            |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten116_load  |   9|          2|    7|         14|
    |i_n11_1_fu_58                            |   9|          2|    4|          8|
    |indvar_flatten116_fu_62                  |   9|          2|    7|         14|
    |m27_fu_54                                |   9|          2|   16|         32|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    |  63|         14|   40|         80|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   1|   0|    1|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg      |   1|   0|    1|          0|
    |i_n11_1_fu_58                         |   4|   0|    4|          0|
    |icmp_ln234_reg_244                    |   1|   0|    1|          0|
    |in_scalar_load_6_cast34_cast_reg_239  |  12|   0|   12|          0|
    |indvar_flatten116_fu_62               |   7|   0|    7|          0|
    |m27_fu_54                             |  16|   0|   16|          0|
    |sext_ln22_3_cast_reg_234              |  12|   0|   12|          0|
    |icmp_ln234_reg_244                    |  64|  32|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 125|  32|   62|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+-------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  case_3_Pipeline_L_n11_1_L_n11_2|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  case_3_Pipeline_L_n11_1_L_n11_2|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  case_3_Pipeline_L_n11_1_L_n11_2|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  case_3_Pipeline_L_n11_1_L_n11_2|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  case_3_Pipeline_L_n11_1_L_n11_2|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  case_3_Pipeline_L_n11_1_L_n11_2|  return value|
|m27_17_reload            |   in|   16|     ap_none|                    m27_17_reload|        scalar|
|in_data_8_address0       |  out|    4|   ap_memory|                        in_data_8|         array|
|in_data_8_ce0            |  out|    1|   ap_memory|                        in_data_8|         array|
|in_data_8_q0             |   in|    8|   ap_memory|                        in_data_8|         array|
|in_scalar_load_6_cast34  |   in|    4|     ap_none|          in_scalar_load_6_cast34|        scalar|
|sext_ln22_3              |   in|    7|     ap_none|                      sext_ln22_3|        scalar|
|m27_19_out               |  out|   16|      ap_vld|                       m27_19_out|       pointer|
|m27_19_out_ap_vld        |  out|    1|      ap_vld|                       m27_19_out|       pointer|
+-------------------------+-----+-----+------------+---------------------------------+--------------+

