#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Feb 14 19:42:09 2022
# Process ID: 12620
# Current directory: C:/Users/AERO/Desktop/2022 spring/HW2/AES_core
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26128 C:\Users\AERO\Desktop\2022 spring\HW2\AES_core\AES.xpr
# Log file: C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/vivado.log
# Journal file: C:/Users/AERO/Desktop/2022 spring/HW2/AES_core\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Jianing/Desktop/9453HW2/lab2/AES_core' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 748.277 ; gain = 137.801
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AES_enc_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj AES_enc_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/AddRoundKey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddRoundKey
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/mix_column.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mix_column
INFO: [VRFC 10-311] analyzing module mix
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/round_last.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module round_last
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/shiftrows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrows
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/AES_enc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES_enc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 263ad228b72743e88f109db5ece163c6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AES_enc_top_behav xil_defaultlib.AES_enc_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes
Compiling module xil_defaultlib.shiftrows
Compiling module xil_defaultlib.mix
Compiling module xil_defaultlib.mix_column
Compiling module xil_defaultlib.AddRoundKey
Compiling module xil_defaultlib.round
Compiling module xil_defaultlib.round_last
Compiling module xil_defaultlib.AES_enc_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot AES_enc_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AES_enc_top_behav -key {Behavioral:sim_1:Functional:AES_enc_top} -tclbatch {AES_enc_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source AES_enc_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AES_enc_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 782.570 ; gain = 8.375
add_force {/AES_enc_top/plain_text} -radix hex {00112233445566778899aabbccddeeff 0ns}
add_force {/AES_enc_top/key} -radix hex {000102030405060708090a0b0c0d0e0f 0ns}
run 1000 ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.runs/synth_1

launch_runs synth_1 -jobs 6
[Mon Feb 14 19:50:02 2022] Launched synth_1...
Run output will be captured here: C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a12ticsg325-1L
INFO: [Netlist 29-17] Analyzing 4649 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a12ticsg325-1L
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1138.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1255.070 ; gain = 388.352
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property is_enabled false [get_files  {{C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/AES_enc_top.v}}]
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  {{C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/AES_enc.v}}]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  {{C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/round_last.v}}]
set_property is_enabled false [get_files  {{C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/round.v}}]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top AEC_enc [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mix_column' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mix_column_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 263ad228b72743e88f109db5ece163c6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mix_column_behav xil_defaultlib.mix_column xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mix
Compiling module xil_defaultlib.mix_column
Compiling module xil_defaultlib.glbl
Built simulation snapshot mix_column_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/AERO/Desktop/2022 -notrace
couldn't read file "C:/Users/AERO/Desktop/2022": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 14 20:02:35 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mix_column_behav -key {Behavioral:sim_1:Functional:mix_column} -tclbatch {mix_column.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source mix_column.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mix_column_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1731.602 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top AEC_enc [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a12ticsg325-1L
Top: AEC_enc
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-344] 'synth_design' was cancelled
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AEC_enc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj AEC_enc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/AES_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AEC_enc
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 263ad228b72743e88f109db5ece163c6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AEC_enc_behav xil_defaultlib.AEC_enc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'round_key' is not permitted [C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/AES_enc.v:18]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'round_key' is not permitted [C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/AES_enc.v:19]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'round_key' is not permitted [C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/AES_enc.v:20]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'round_key' is not permitted [C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/AES_enc.v:21]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'round_key' is not permitted [C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/AES_enc.v:22]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'round_key' is not permitted [C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/AES_enc.v:23]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'round_key' is not permitted [C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/AES_enc.v:24]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'round_key' is not permitted [C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/AES_enc.v:25]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'round_key' is not permitted [C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/AES_enc.v:26]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'round_key' is not permitted [C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/AES_enc.v:27]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'round_key' is not permitted [C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/AES_enc.v:28]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AEC_enc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj AEC_enc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/AES_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AEC_enc
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 263ad228b72743e88f109db5ece163c6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AEC_enc_behav xil_defaultlib.AEC_enc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.AEC_enc
Compiling module xil_defaultlib.glbl
Built simulation snapshot AEC_enc_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/AERO/Desktop/2022 -notrace
couldn't read file "C:/Users/AERO/Desktop/2022": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 14 20:05:51 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AEC_enc_behav -key {Behavioral:sim_1:Functional:AEC_enc} -tclbatch {AEC_enc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source AEC_enc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AEC_enc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1731.602 ; gain = 0.000
add_force {/AEC_enc/key} -radix hex {000102030405060708090a0b0c0d0e0f 0ns}
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AEC_enc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj AEC_enc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/AES_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AEC_enc
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 263ad228b72743e88f109db5ece163c6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AEC_enc_behav xil_defaultlib.AEC_enc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.AEC_enc
Compiling module xil_defaultlib.glbl
Built simulation snapshot AEC_enc_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AEC_enc_behav -key {Behavioral:sim_1:Functional:AEC_enc} -tclbatch {AEC_enc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source AEC_enc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AEC_enc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1731.602 ; gain = 0.000
add_force {/AEC_enc/clk} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/AEC_enc/reset} -radix hex {0 0ns}
run 1000 ns
run 1000 ns
add_force {/AEC_enc/reset} -radix hex {1 0ns}
run 1000 ns
add_force {/AEC_enc/reset} -radix hex {0 0ns}
run 1000 ns
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AEC_enc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj AEC_enc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/AddRoundKey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddRoundKey
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/mix_column.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mix_column
INFO: [VRFC 10-311] analyzing module mix
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/shiftrows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrows
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/AES_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AEC_enc
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 263ad228b72743e88f109db5ece163c6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AEC_enc_behav xil_defaultlib.AEC_enc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/AES_enc.v:63]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/AES_enc.v:64]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/AES_enc.v:65]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/AES_enc.v:66]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/AES_enc.v:68]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/AES_enc.v:70]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AEC_enc' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj AEC_enc_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/AddRoundKey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddRoundKey
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/key_expansion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_expansion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/mix_column.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mix_column
INFO: [VRFC 10-311] analyzing module mix
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/shiftrows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrows
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.srcs/sources_1/new/AES_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AEC_enc
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 263ad228b72743e88f109db5ece163c6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AEC_enc_behav xil_defaultlib.AEC_enc xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key_expansion
Compiling module xil_defaultlib.subbytes
Compiling module xil_defaultlib.shiftrows
Compiling module xil_defaultlib.mix
Compiling module xil_defaultlib.mix_column
Compiling module xil_defaultlib.AddRoundKey
Compiling module xil_defaultlib.AEC_enc
Compiling module xil_defaultlib.glbl
Built simulation snapshot AEC_enc_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/AERO/Desktop/2022 spring/HW2/AES_core/AES.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AEC_enc_behav -key {Behavioral:sim_1:Functional:AEC_enc} -tclbatch {AEC_enc.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source AEC_enc.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AEC_enc_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1731.602 ; gain = 0.000
add_force {/AEC_enc/plain_text} -radix hex {00112233445566778899aabbccddeeff 0ns}
add_force {/AEC_enc/key} -radix hex {000102030405060708090a0b0c0d0e0f 0ns}
add_force {/AEC_enc/reset} -radix hex {1 0ns}
add_force {/AEC_enc/clk} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
run 1000 ns
add_force {/AEC_enc/reset} -radix hex {0 0ns}
run 1000 ns
run 1000 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb 14 21:27:23 2022...
