#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Sep 10 18:04:35 2021
# Process ID: 14228
# Current directory: D:/Reposgit/Arquitectura-TP1/TP1_ALU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10660 D:\Reposgit\Arquitectura-TP1\TP1_ALU\TP1_ALU.xpr
# Log file: D:/Reposgit/Arquitectura-TP1/TP1_ALU/vivado.log
# Journal file: D:/Reposgit/Arquitectura-TP1/TP1_ALU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Reposgit/Arquitectura-TP1/TP1_ALU/TP1_ALU.xpr
INFO: [Project 1-313] Project file moved from 'D:/Xilinx/TP1_ALU' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'D:/Reposgit/Arquitectura-TP1/TP1_ALU/TP1_ALU.gen/sources_1', nor could it be found using path 'D:/Xilinx/TP1_ALU/TP1_ALU.gen/sources_1'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/Reposgit/Reposgit/Arquitectura-TP1/ALU.v', nor could it be found using path 'D:/Reposgit/Arquitectura-TP1/ALU.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/Reposgit/Reposgit/Arquitectura-TP1/tb_ALU.v', nor could it be found using path 'D:/Reposgit/Arquitectura-TP1/tb_ALU.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
add_files -norecurse D:/Reposgit/Arquitectura-TP1/src/ALU.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/Reposgit/Arquitectura-TP1/src/tb_ALU.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_ALU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Reposgit/Arquitectura-TP1/TP1_ALU/TP1_ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Reposgit/Arquitectura-TP1/TP1_ALU/TP1_ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ALU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Reposgit/Arquitectura-TP1/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
ERROR: [VRFC 10-2951] 'i_A' is not a constant [D:/Reposgit/Arquitectura-TP1/src/ALU.v:26]
ERROR: [VRFC 10-2951] 'i_B' is not a constant [D:/Reposgit/Arquitectura-TP1/src/ALU.v:27]
ERROR: [VRFC 10-2951] 'i_OP' is not a constant [D:/Reposgit/Arquitectura-TP1/src/ALU.v:28]
ERROR: [VRFC 10-2865] module 'ALU' ignored due to previous errors [D:/Reposgit/Arquitectura-TP1/src/ALU.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Reposgit/Arquitectura-TP1/TP1_ALU/TP1_ALU.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Reposgit/Arquitectura-TP1/TP1_ALU/TP1_ALU.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_ALU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Reposgit/Arquitectura-TP1/TP1_ALU/TP1_ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Reposgit/Arquitectura-TP1/TP1_ALU/TP1_ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ALU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Reposgit/Arquitectura-TP1/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
ERROR: [VRFC 10-2951] 'i_A' is not a constant [D:/Reposgit/Arquitectura-TP1/src/ALU.v:26]
ERROR: [VRFC 10-2951] 'i_B' is not a constant [D:/Reposgit/Arquitectura-TP1/src/ALU.v:27]
ERROR: [VRFC 10-2951] 'i_OP' is not a constant [D:/Reposgit/Arquitectura-TP1/src/ALU.v:28]
ERROR: [VRFC 10-2865] module 'ALU' ignored due to previous errors [D:/Reposgit/Arquitectura-TP1/src/ALU.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Reposgit/Arquitectura-TP1/TP1_ALU/TP1_ALU.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Reposgit/Arquitectura-TP1/TP1_ALU/TP1_ALU.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_ALU'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Reposgit/Arquitectura-TP1/TP1_ALU/TP1_ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Reposgit/Arquitectura-TP1/TP1_ALU/TP1_ALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_ALU_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Reposgit/Arquitectura-TP1/src/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Reposgit/Arquitectura-TP1/src/tb_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Reposgit/Arquitectura-TP1/TP1_ALU/TP1_ALU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Reposgit/Arquitectura-TP1/TP1_ALU/TP1_ALU.sim/sim_1/behav/xsim'
"xelab -wto d66a438673254bd38afa944ba15ee34f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto d66a438673254bd38afa944ba15ee34f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Reposgit/Arquitectura-TP1/TP1_ALU/TP1_ALU.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Reposgit/Arquitectura-TP1/TP1_ALU/TP1_ALU.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.tb_ALU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_ALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Reposgit/Arquitectura-TP1/TP1_ALU/TP1_ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ALU_behav -key {Behavioral:sim_1:Functional:tb_ALU} -tclbatch {tb_ALU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_ALU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ALU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1237.422 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Sep 10 18:39:23 2021...
