

================================================================
== Vivado HLS Report for 'load_input'
================================================================
* Date:           Tue Mar 19 14:53:32 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        test_conv
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3746|     3746| 37.460 us | 37.460 us |  3746|  3746|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     3744|     3744|        25|          1|          1|  3721|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 1
  Pipeline-0 : II = 1, D = 25, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 27 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 2 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.56>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%fm_col_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %fm_col)"   --->   Operation 28 'read' 'fm_col_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%fm_row_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %fm_row)"   --->   Operation 29 'read' 'fm_row_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%in3_V_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %in3_V_offset)"   --->   Operation 30 'read' 'in3_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%in2_V_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %in2_V_offset)"   --->   Operation 31 'read' 'in2_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%in1_V_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %in1_V_offset)"   --->   Operation 32 'read' 'in1_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in3_V, [6 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 151040, [4 x i8]* @p_str11, [6 x i8]* @p_str7, [1 x i8]* @p_str1, i32 16, i32 16, i32 64, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in2_V, [6 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 151040, [4 x i8]* @p_str10, [6 x i8]* @p_str7, [1 x i8]* @p_str1, i32 16, i32 16, i32 64, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in1_V, [6 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 151040, [4 x i8]* @p_str9, [6 x i8]* @p_str7, [1 x i8]* @p_str1, i32 16, i32 16, i32 64, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %fm_row_read, i1 false)" [test_conv/src/test.cpp:30]   --->   Operation 36 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i17 %shl_ln to i18" [test_conv/src/test.cpp:30]   --->   Operation 37 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln30_1 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %fm_col_read, i1 false)" [test_conv/src/test.cpp:30]   --->   Operation 38 'bitconcatenate' 'shl_ln30_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i17 %shl_ln30_1 to i18" [test_conv/src/test.cpp:30]   --->   Operation 39 'zext' 'zext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.55ns)   --->   "%add_ln30_1 = add i18 %zext_ln30_1, -3" [test_conv/src/test.cpp:30]   --->   Operation 40 'add' 'add_ln30_1' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i18 %add_ln30_1 to i27" [test_conv/src/test.cpp:30]   --->   Operation 41 'sext' 'sext_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.55ns)   --->   "%add_ln31 = add i18 %zext_ln30_1, 50173" [test_conv/src/test.cpp:31]   --->   Operation 42 'add' 'add_ln31' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i18 %add_ln31 to i27" [test_conv/src/test.cpp:31]   --->   Operation 43 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.56ns)   --->   "%add_ln32 = add i18 %zext_ln30_1, 100349" [test_conv/src/test.cpp:32]   --->   Operation 44 'add' 'add_ln32' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i18 %add_ln32 to i27" [test_conv/src/test.cpp:32]   --->   Operation 45 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i31 %in1_V_offset_read to i33" [test_conv/src/test.cpp:31]   --->   Operation 46 'zext' 'zext_ln31_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i31 %in2_V_offset_read to i33" [test_conv/src/test.cpp:32]   --->   Operation 47 'zext' 'zext_ln32_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln27_2 = zext i31 %in3_V_offset_read to i33" [test_conv/src/test.cpp:27]   --->   Operation 48 'zext' 'zext_ln27_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.46ns)   --->   "br label %.preheader" [test_conv/src/test.cpp:27]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 6.48>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i12 [ 0, %0 ], [ %add_ln27_4, %hls_label_0_end ]" [test_conv/src/test.cpp:27]   --->   Operation 50 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ 0, %0 ], [ %select_ln27_2, %hls_label_0_end ]" [test_conv/src/test.cpp:27]   --->   Operation 51 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%j_0 = phi i6 [ 0, %0 ], [ %j, %hls_label_0_end ]"   --->   Operation 52 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i6 %i_0 to i18" [test_conv/src/test.cpp:27]   --->   Operation 53 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.55ns)   --->   "%add_ln30 = add i18 %zext_ln27, %zext_ln30" [test_conv/src/test.cpp:30]   --->   Operation 54 'add' 'add_ln30' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln30_2 = call i26 @_ssdm_op_BitConcatenate.i26.i18.i8(i18 %add_ln30, i8 0)" [test_conv/src/test.cpp:30]   --->   Operation 55 'bitconcatenate' 'shl_ln30_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln30_2 = zext i26 %shl_ln30_2 to i27" [test_conv/src/test.cpp:30]   --->   Operation 56 'zext' 'zext_ln30_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln30_3 = call i23 @_ssdm_op_BitConcatenate.i23.i18.i5(i18 %add_ln30, i5 0)" [test_conv/src/test.cpp:30]   --->   Operation 57 'bitconcatenate' 'shl_ln30_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln30_3 = zext i23 %shl_ln30_3 to i27" [test_conv/src/test.cpp:30]   --->   Operation 58 'zext' 'zext_ln30_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.74ns)   --->   "%sub_ln30 = sub i27 %zext_ln30_2, %zext_ln30_3" [test_conv/src/test.cpp:30]   --->   Operation 59 'sub' 'sub_ln30' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (2.08ns)   --->   "%icmp_ln33 = icmp ult i18 %add_ln30, 3" [test_conv/src/test.cpp:33]   --->   Operation 60 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 2.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (2.08ns)   --->   "%icmp_ln33_1 = icmp ugt i18 %add_ln30, 226" [test_conv/src/test.cpp:33]   --->   Operation 61 'icmp' 'icmp_ln33_1' <Predicate = true> <Delay = 2.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.80ns)   --->   "%or_ln33 = or i1 %icmp_ln33, %icmp_ln33_1" [test_conv/src/test.cpp:33]   --->   Operation 62 'or' 'or_ln33' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.82ns)   --->   "%icmp_ln27 = icmp eq i12 %indvar_flatten, -375" [test_conv/src/test.cpp:27]   --->   Operation 63 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (1.54ns)   --->   "%add_ln27_4 = add i12 %indvar_flatten, 1" [test_conv/src/test.cpp:27]   --->   Operation 64 'add' 'add_ln27_4' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %icmp_ln27, label %3, label %hls_label_0_begin" [test_conv/src/test.cpp:27]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.28ns)   --->   "%i = add i6 %i_0, 1" [test_conv/src/test.cpp:27]   --->   Operation 66 'add' 'i' <Predicate = (!icmp_ln27)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (1.07ns)   --->   "%icmp_ln28 = icmp eq i6 %j_0, -3" [test_conv/src/test.cpp:28]   --->   Operation 67 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln27)> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.97ns)   --->   "%select_ln27 = select i1 %icmp_ln28, i6 0, i6 %j_0" [test_conv/src/test.cpp:27]   --->   Operation 68 'select' 'select_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i6 %i to i18" [test_conv/src/test.cpp:27]   --->   Operation 69 'zext' 'zext_ln27_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.55ns)   --->   "%add_ln30_2 = add i18 %zext_ln30, %zext_ln27_1" [test_conv/src/test.cpp:30]   --->   Operation 70 'add' 'add_ln30_2' <Predicate = (!icmp_ln27)> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%shl_ln30_2_mid1 = call i26 @_ssdm_op_BitConcatenate.i26.i18.i8(i18 %add_ln30_2, i8 0)" [test_conv/src/test.cpp:30]   --->   Operation 71 'bitconcatenate' 'shl_ln30_2_mid1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln30_4 = zext i26 %shl_ln30_2_mid1 to i27" [test_conv/src/test.cpp:30]   --->   Operation 72 'zext' 'zext_ln30_4' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln30_3_mid1 = call i23 @_ssdm_op_BitConcatenate.i23.i18.i5(i18 %add_ln30_2, i5 0)" [test_conv/src/test.cpp:30]   --->   Operation 73 'bitconcatenate' 'shl_ln30_3_mid1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln30_5 = zext i23 %shl_ln30_3_mid1 to i27" [test_conv/src/test.cpp:30]   --->   Operation 74 'zext' 'zext_ln30_5' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (1.74ns)   --->   "%sub_ln30_1 = sub i27 %zext_ln30_4, %zext_ln30_5" [test_conv/src/test.cpp:30]   --->   Operation 75 'sub' 'sub_ln30_1' <Predicate = (!icmp_ln27)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node add_ln27)   --->   "%select_ln27_1 = select i1 %icmp_ln28, i27 %sub_ln30_1, i27 %sub_ln30" [test_conv/src/test.cpp:27]   --->   Operation 76 'select' 'select_ln27_1' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (1.77ns) (out node of the LUT)   --->   "%add_ln27 = add i27 %select_ln27_1, -672" [test_conv/src/test.cpp:27]   --->   Operation 77 'add' 'add_ln27' <Predicate = (!icmp_ln27)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.97ns)   --->   "%select_ln27_2 = select i1 %icmp_ln28, i6 %i, i6 %i_0" [test_conv/src/test.cpp:27]   --->   Operation 78 'select' 'select_ln27_2' <Predicate = (!icmp_ln27)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (2.08ns)   --->   "%icmp_ln33_4 = icmp ult i18 %add_ln30_2, 3" [test_conv/src/test.cpp:33]   --->   Operation 79 'icmp' 'icmp_ln33_4' <Predicate = (!icmp_ln27)> <Delay = 2.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (2.08ns)   --->   "%icmp_ln33_5 = icmp ugt i18 %add_ln30_2, 226" [test_conv/src/test.cpp:33]   --->   Operation 80 'icmp' 'icmp_ln33_5' <Predicate = (!icmp_ln27)> <Delay = 2.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln27_3)   --->   "%or_ln33_1 = or i1 %icmp_ln33_4, %icmp_ln33_5" [test_conv/src/test.cpp:33]   --->   Operation 81 'or' 'or_ln33_1' <Predicate = (!icmp_ln27)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.81ns) (out node of the LUT)   --->   "%select_ln27_3 = select i1 %icmp_ln28, i1 %or_ln33_1, i1 %or_ln33" [test_conv/src/test.cpp:27]   --->   Operation 82 'select' 'select_ln27_3' <Predicate = (!icmp_ln27)> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i6 %select_ln27 to i18" [test_conv/src/test.cpp:28]   --->   Operation 83 'zext' 'zext_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 84 [16/16] (2.71ns)   --->   "%empty_14 = urem i12 %indvar_flatten, 61" [test_conv/src/test.cpp:27]   --->   Operation 84 'urem' 'empty_14' <Predicate = (!icmp_ln27)> <Delay = 2.71> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 15> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %select_ln27_3, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i72, label %1" [test_conv/src/test.cpp:33]   --->   Operation 85 'br' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (1.55ns)   --->   "%add_ln33 = add i18 %zext_ln28, %zext_ln30_1" [test_conv/src/test.cpp:33]   --->   Operation 86 'add' 'add_ln33' <Predicate = (!icmp_ln27 & !select_ln27_3)> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (2.08ns)   --->   "%icmp_ln33_2 = icmp ugt i18 %add_ln33, 2" [test_conv/src/test.cpp:33]   --->   Operation 87 'icmp' 'icmp_ln33_2' <Predicate = (!icmp_ln27 & !select_ln27_3)> <Delay = 2.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (2.08ns)   --->   "%icmp_ln33_3 = icmp ult i18 %add_ln33, 227" [test_conv/src/test.cpp:33]   --->   Operation 88 'icmp' 'icmp_ln33_3' <Predicate = (!icmp_ln27 & !select_ln27_3)> <Delay = 2.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.80ns)   --->   "%and_ln33 = and i1 %icmp_ln33_2, %icmp_ln33_3" [test_conv/src/test.cpp:33]   --->   Operation 89 'and' 'and_ln33' <Predicate = (!icmp_ln27 & !select_ln27_3)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %and_ln33, label %2, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i72" [test_conv/src/test.cpp:33]   --->   Operation 90 'br' <Predicate = (!icmp_ln27 & !select_ln27_3)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (1.28ns)   --->   "%j = add i6 %select_ln27, 1" [test_conv/src/test.cpp:28]   --->   Operation 91 'add' 'j' <Predicate = (!icmp_ln27)> <Delay = 1.28> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.71>
ST_3 : Operation 92 [15/16] (2.71ns)   --->   "%empty_14 = urem i12 %indvar_flatten, 61" [test_conv/src/test.cpp:27]   --->   Operation 92 'urem' 'empty_14' <Predicate = (!icmp_ln27)> <Delay = 2.71> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 15> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.71>
ST_4 : Operation 93 [14/16] (2.71ns)   --->   "%empty_14 = urem i12 %indvar_flatten, 61" [test_conv/src/test.cpp:27]   --->   Operation 93 'urem' 'empty_14' <Predicate = (!icmp_ln27)> <Delay = 2.71> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 15> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.71>
ST_5 : Operation 94 [13/16] (2.71ns)   --->   "%empty_14 = urem i12 %indvar_flatten, 61" [test_conv/src/test.cpp:27]   --->   Operation 94 'urem' 'empty_14' <Predicate = (!icmp_ln27)> <Delay = 2.71> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 15> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.71>
ST_6 : Operation 95 [12/16] (2.71ns)   --->   "%empty_14 = urem i12 %indvar_flatten, 61" [test_conv/src/test.cpp:27]   --->   Operation 95 'urem' 'empty_14' <Predicate = (!icmp_ln27)> <Delay = 2.71> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 15> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.71>
ST_7 : Operation 96 [11/16] (2.71ns)   --->   "%empty_14 = urem i12 %indvar_flatten, 61" [test_conv/src/test.cpp:27]   --->   Operation 96 'urem' 'empty_14' <Predicate = (!icmp_ln27)> <Delay = 2.71> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 15> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.71>
ST_8 : Operation 97 [10/16] (2.71ns)   --->   "%empty_14 = urem i12 %indvar_flatten, 61" [test_conv/src/test.cpp:27]   --->   Operation 97 'urem' 'empty_14' <Predicate = (!icmp_ln27)> <Delay = 2.71> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 15> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.71>
ST_9 : Operation 98 [9/16] (2.71ns)   --->   "%empty_14 = urem i12 %indvar_flatten, 61" [test_conv/src/test.cpp:27]   --->   Operation 98 'urem' 'empty_14' <Predicate = (!icmp_ln27)> <Delay = 2.71> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 15> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.71>
ST_10 : Operation 99 [8/16] (2.71ns)   --->   "%empty_14 = urem i12 %indvar_flatten, 61" [test_conv/src/test.cpp:27]   --->   Operation 99 'urem' 'empty_14' <Predicate = (!icmp_ln27)> <Delay = 2.71> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 15> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.71>
ST_11 : Operation 100 [7/16] (2.71ns)   --->   "%empty_14 = urem i12 %indvar_flatten, 61" [test_conv/src/test.cpp:27]   --->   Operation 100 'urem' 'empty_14' <Predicate = (!icmp_ln27)> <Delay = 2.71> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 15> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.71>
ST_12 : Operation 101 [6/16] (2.71ns)   --->   "%empty_14 = urem i12 %indvar_flatten, 61" [test_conv/src/test.cpp:27]   --->   Operation 101 'urem' 'empty_14' <Predicate = (!icmp_ln27)> <Delay = 2.71> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 15> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.71>
ST_13 : Operation 102 [5/16] (2.71ns)   --->   "%empty_14 = urem i12 %indvar_flatten, 61" [test_conv/src/test.cpp:27]   --->   Operation 102 'urem' 'empty_14' <Predicate = (!icmp_ln27)> <Delay = 2.71> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 15> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.71>
ST_14 : Operation 103 [4/16] (2.71ns)   --->   "%empty_14 = urem i12 %indvar_flatten, 61" [test_conv/src/test.cpp:27]   --->   Operation 103 'urem' 'empty_14' <Predicate = (!icmp_ln27)> <Delay = 2.71> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 15> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.71>
ST_15 : Operation 104 [3/16] (2.71ns)   --->   "%empty_14 = urem i12 %indvar_flatten, 61" [test_conv/src/test.cpp:27]   --->   Operation 104 'urem' 'empty_14' <Predicate = (!icmp_ln27)> <Delay = 2.71> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 15> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.71>
ST_16 : Operation 105 [2/16] (2.71ns)   --->   "%empty_14 = urem i12 %indvar_flatten, 61" [test_conv/src/test.cpp:27]   --->   Operation 105 'urem' 'empty_14' <Predicate = (!icmp_ln27)> <Delay = 2.71> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 15> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.78>
ST_17 : Operation 106 [1/1] (1.77ns)   --->   "%add_ln27_1 = add i27 %sext_ln30, %add_ln27" [test_conv/src/test.cpp:27]   --->   Operation 106 'add' 'add_ln27_1' <Predicate = (!icmp_ln27)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i27 %add_ln27_1 to i33" [test_conv/src/test.cpp:27]   --->   Operation 107 'sext' 'sext_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_17 : Operation 108 [1/1] (1.77ns)   --->   "%add_ln27_2 = add i27 %zext_ln31, %add_ln27" [test_conv/src/test.cpp:27]   --->   Operation 108 'add' 'add_ln27_2' <Predicate = (!icmp_ln27)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln27_1 = sext i27 %add_ln27_2 to i33" [test_conv/src/test.cpp:27]   --->   Operation 109 'sext' 'sext_ln27_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_17 : Operation 110 [1/1] (1.77ns)   --->   "%add_ln27_3 = add i27 %zext_ln32, %add_ln27" [test_conv/src/test.cpp:27]   --->   Operation 110 'add' 'add_ln27_3' <Predicate = (!icmp_ln27)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i27 %add_ln27_3 to i33" [test_conv/src/test.cpp:28]   --->   Operation 111 'sext' 'sext_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_17 : Operation 112 [1/1] (1.87ns)   --->   "%add_ln30_3 = add i33 %sext_ln27, %zext_ln31_1" [test_conv/src/test.cpp:30]   --->   Operation 112 'add' 'add_ln30_3' <Predicate = (!icmp_ln27)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln30_1 = sext i33 %add_ln30_3 to i64" [test_conv/src/test.cpp:30]   --->   Operation 113 'sext' 'sext_ln30_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_17 : Operation 114 [1/1] (0.00ns)   --->   "%in1_V_addr = getelementptr i16* %in1_V, i64 %sext_ln30_1" [test_conv/src/test.cpp:30]   --->   Operation 114 'getelementptr' 'in1_V_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_17 : Operation 115 [1/16] (2.71ns)   --->   "%empty_14 = urem i12 %indvar_flatten, 61" [test_conv/src/test.cpp:27]   --->   Operation 115 'urem' 'empty_14' <Predicate = (!icmp_ln27)> <Delay = 2.71> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 15> <II = 1> <Delay = 2.71> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 116 [1/1] (1.06ns)   --->   "%empty_15 = icmp eq i12 %empty_14, 0" [test_conv/src/test.cpp:27]   --->   Operation 116 'icmp' 'empty_15' <Predicate = (!icmp_ln27)> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 117 [1/1] (0.00ns)   --->   "br i1 %empty_15, label %ReqBB, label %BurstBB" [test_conv/src/test.cpp:27]   --->   Operation 117 'br' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_17 : Operation 118 [1/1] (1.87ns)   --->   "%add_ln31_1 = add i33 %zext_ln32_1, %sext_ln27_1" [test_conv/src/test.cpp:31]   --->   Operation 118 'add' 'add_ln31_1' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i33 %add_ln31_1 to i64" [test_conv/src/test.cpp:31]   --->   Operation 119 'sext' 'sext_ln31' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 120 [1/1] (0.00ns)   --->   "%in2_V_addr = getelementptr i16* %in2_V, i64 %sext_ln31" [test_conv/src/test.cpp:31]   --->   Operation 120 'getelementptr' 'in2_V_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 121 [1/1] (0.00ns)   --->   "br i1 %empty_15, label %ReqBB3, label %BurstBB1" [test_conv/src/test.cpp:27]   --->   Operation 121 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 122 [1/1] (1.87ns)   --->   "%add_ln32_1 = add i33 %zext_ln27_2, %sext_ln28" [test_conv/src/test.cpp:32]   --->   Operation 122 'add' 'add_ln32_1' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i33 %add_ln32_1 to i64" [test_conv/src/test.cpp:32]   --->   Operation 123 'sext' 'sext_ln32' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 124 [1/1] (0.00ns)   --->   "%in3_V_addr = getelementptr i16* %in3_V, i64 %sext_ln32" [test_conv/src/test.cpp:32]   --->   Operation 124 'getelementptr' 'in3_V_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %empty_15, label %ReqBB6, label %BurstBB4" [test_conv/src/test.cpp:27]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 8.75>
ST_18 : Operation 126 [7/7] (8.75ns)   --->   "%in1_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in1_V_addr, i32 61)" [test_conv/src/test.cpp:30]   --->   Operation 126 'readreq' 'in1_V_addr_1_rd_req' <Predicate = (empty_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 127 [7/7] (8.75ns)   --->   "%in2_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in2_V_addr, i32 61)" [test_conv/src/test.cpp:31]   --->   Operation 127 'readreq' 'in2_V_addr_1_rd_req' <Predicate = (empty_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 128 [7/7] (8.75ns)   --->   "%in3_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in3_V_addr, i32 61)" [test_conv/src/test.cpp:32]   --->   Operation 128 'readreq' 'in3_V_addr_1_rd_req' <Predicate = (empty_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 8.75>
ST_19 : Operation 129 [6/7] (8.75ns)   --->   "%in1_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in1_V_addr, i32 61)" [test_conv/src/test.cpp:30]   --->   Operation 129 'readreq' 'in1_V_addr_1_rd_req' <Predicate = (empty_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 130 [6/7] (8.75ns)   --->   "%in2_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in2_V_addr, i32 61)" [test_conv/src/test.cpp:31]   --->   Operation 130 'readreq' 'in2_V_addr_1_rd_req' <Predicate = (empty_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 131 [6/7] (8.75ns)   --->   "%in3_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in3_V_addr, i32 61)" [test_conv/src/test.cpp:32]   --->   Operation 131 'readreq' 'in3_V_addr_1_rd_req' <Predicate = (empty_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 8.75>
ST_20 : Operation 132 [5/7] (8.75ns)   --->   "%in1_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in1_V_addr, i32 61)" [test_conv/src/test.cpp:30]   --->   Operation 132 'readreq' 'in1_V_addr_1_rd_req' <Predicate = (empty_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 133 [5/7] (8.75ns)   --->   "%in2_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in2_V_addr, i32 61)" [test_conv/src/test.cpp:31]   --->   Operation 133 'readreq' 'in2_V_addr_1_rd_req' <Predicate = (empty_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 134 [5/7] (8.75ns)   --->   "%in3_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in3_V_addr, i32 61)" [test_conv/src/test.cpp:32]   --->   Operation 134 'readreq' 'in3_V_addr_1_rd_req' <Predicate = (empty_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 8.75>
ST_21 : Operation 135 [4/7] (8.75ns)   --->   "%in1_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in1_V_addr, i32 61)" [test_conv/src/test.cpp:30]   --->   Operation 135 'readreq' 'in1_V_addr_1_rd_req' <Predicate = (empty_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 136 [4/7] (8.75ns)   --->   "%in2_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in2_V_addr, i32 61)" [test_conv/src/test.cpp:31]   --->   Operation 136 'readreq' 'in2_V_addr_1_rd_req' <Predicate = (empty_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 137 [4/7] (8.75ns)   --->   "%in3_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in3_V_addr, i32 61)" [test_conv/src/test.cpp:32]   --->   Operation 137 'readreq' 'in3_V_addr_1_rd_req' <Predicate = (empty_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 8.75>
ST_22 : Operation 138 [3/7] (8.75ns)   --->   "%in1_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in1_V_addr, i32 61)" [test_conv/src/test.cpp:30]   --->   Operation 138 'readreq' 'in1_V_addr_1_rd_req' <Predicate = (empty_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 139 [3/7] (8.75ns)   --->   "%in2_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in2_V_addr, i32 61)" [test_conv/src/test.cpp:31]   --->   Operation 139 'readreq' 'in2_V_addr_1_rd_req' <Predicate = (empty_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 140 [3/7] (8.75ns)   --->   "%in3_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in3_V_addr, i32 61)" [test_conv/src/test.cpp:32]   --->   Operation 140 'readreq' 'in3_V_addr_1_rd_req' <Predicate = (empty_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 8.75>
ST_23 : Operation 141 [2/7] (8.75ns)   --->   "%in1_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in1_V_addr, i32 61)" [test_conv/src/test.cpp:30]   --->   Operation 141 'readreq' 'in1_V_addr_1_rd_req' <Predicate = (empty_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 142 [2/7] (8.75ns)   --->   "%in2_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in2_V_addr, i32 61)" [test_conv/src/test.cpp:31]   --->   Operation 142 'readreq' 'in2_V_addr_1_rd_req' <Predicate = (empty_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 143 [2/7] (8.75ns)   --->   "%in3_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in3_V_addr, i32 61)" [test_conv/src/test.cpp:32]   --->   Operation 143 'readreq' 'in3_V_addr_1_rd_req' <Predicate = (empty_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 8.75>
ST_24 : Operation 144 [1/7] (8.75ns)   --->   "%in1_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in1_V_addr, i32 61)" [test_conv/src/test.cpp:30]   --->   Operation 144 'readreq' 'in1_V_addr_1_rd_req' <Predicate = (empty_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 145 [1/1] (0.00ns)   --->   "br label %BurstBB"   --->   Operation 145 'br' <Predicate = (empty_15)> <Delay = 0.00>
ST_24 : Operation 146 [1/7] (8.75ns)   --->   "%in2_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in2_V_addr, i32 61)" [test_conv/src/test.cpp:31]   --->   Operation 146 'readreq' 'in2_V_addr_1_rd_req' <Predicate = (empty_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 147 [1/1] (0.00ns)   --->   "br label %BurstBB1"   --->   Operation 147 'br' <Predicate = (empty_15)> <Delay = 0.00>
ST_24 : Operation 148 [1/7] (8.75ns)   --->   "%in3_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in3_V_addr, i32 61)" [test_conv/src/test.cpp:32]   --->   Operation 148 'readreq' 'in3_V_addr_1_rd_req' <Predicate = (empty_15)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 149 [1/1] (0.00ns)   --->   "br label %BurstBB4"   --->   Operation 149 'br' <Predicate = (empty_15)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 8.75>
ST_25 : Operation 150 [1/1] (8.75ns)   --->   "%tmp1_V = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %in1_V_addr)" [test_conv/src/test.cpp:30]   --->   Operation 150 'read' 'tmp1_V' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 151 [1/1] (8.75ns)   --->   "%tmp2_V = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %in2_V_addr)" [test_conv/src/test.cpp:31]   --->   Operation 151 'read' 'tmp2_V' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 152 [1/1] (8.75ns)   --->   "%tmp3_V = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %in3_V_addr)" [test_conv/src/test.cpp:32]   --->   Operation 152 'read' 'tmp3_V' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.70>
ST_26 : Operation 153 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3721, i64 3721, i64 3721)"   --->   Operation 153 'speclooptripcount' 'empty_13' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_26 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i6 %select_ln27_2 to i12" [test_conv/src/test.cpp:34]   --->   Operation 154 'zext' 'zext_ln203' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_26 : Operation 155 [1/1] (3.39ns)   --->   "%mul_ln203 = mul i12 %zext_ln203, 61" [test_conv/src/test.cpp:34]   --->   Operation 155 'mul' 'mul_ln203' <Predicate = (!icmp_ln27)> <Delay = 3.39> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 156 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)" [test_conv/src/test.cpp:28]   --->   Operation 156 'specregionbegin' 'tmp' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_26 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [test_conv/src/test.cpp:29]   --->   Operation 157 'specpipeline' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_26 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i6 %select_ln27 to i12" [test_conv/src/test.cpp:34]   --->   Operation 158 'zext' 'zext_ln203_1' <Predicate = (!select_ln27_3 & and_ln33)> <Delay = 0.00>
ST_26 : Operation 159 [1/1] (1.54ns)   --->   "%add_ln203 = add i12 %mul_ln203, %zext_ln203_1" [test_conv/src/test.cpp:34]   --->   Operation 159 'add' 'add_ln203' <Predicate = (!select_ln27_3 & and_ln33)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln203_2 = zext i12 %add_ln203 to i64" [test_conv/src/test.cpp:34]   --->   Operation 160 'zext' 'zext_ln203_2' <Predicate = (!select_ln27_3 & and_ln33)> <Delay = 0.00>
ST_26 : Operation 161 [1/1] (0.00ns)   --->   "%fm_in_buff_0_V_addr = getelementptr [3721 x i16]* %fm_in_buff_0_V, i64 0, i64 %zext_ln203_2" [test_conv/src/test.cpp:34]   --->   Operation 161 'getelementptr' 'fm_in_buff_0_V_addr' <Predicate = (!select_ln27_3 & and_ln33)> <Delay = 0.00>
ST_26 : Operation 162 [1/1] (0.00ns)   --->   "%fm_in_buff_1_V_addr = getelementptr [3721 x i16]* %fm_in_buff_1_V, i64 0, i64 %zext_ln203_2" [test_conv/src/test.cpp:35]   --->   Operation 162 'getelementptr' 'fm_in_buff_1_V_addr' <Predicate = (!select_ln27_3 & and_ln33)> <Delay = 0.00>
ST_26 : Operation 163 [1/1] (0.00ns)   --->   "%fm_in_buff_2_V_addr = getelementptr [3721 x i16]* %fm_in_buff_2_V, i64 0, i64 %zext_ln203_2" [test_conv/src/test.cpp:36]   --->   Operation 163 'getelementptr' 'fm_in_buff_2_V_addr' <Predicate = (!select_ln27_3 & and_ln33)> <Delay = 0.00>
ST_26 : Operation 164 [1/1] (2.77ns)   --->   "store i16 %tmp1_V, i16* %fm_in_buff_0_V_addr, align 2" [test_conv/src/test.cpp:34]   --->   Operation 164 'store' <Predicate = (!select_ln27_3 & and_ln33)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3721> <RAM>
ST_26 : Operation 165 [1/1] (2.77ns)   --->   "store i16 %tmp2_V, i16* %fm_in_buff_1_V_addr, align 2" [test_conv/src/test.cpp:35]   --->   Operation 165 'store' <Predicate = (!select_ln27_3 & and_ln33)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3721> <RAM>
ST_26 : Operation 166 [1/1] (2.77ns)   --->   "store i16 %tmp3_V, i16* %fm_in_buff_2_V_addr, align 2" [test_conv/src/test.cpp:36]   --->   Operation 166 'store' <Predicate = (!select_ln27_3 & and_ln33)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3721> <RAM>
ST_26 : Operation 167 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [test_conv/src/test.cpp:37]   --->   Operation 167 'br' <Predicate = (!select_ln27_3 & and_ln33)> <Delay = 0.00>
ST_26 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln203_3 = zext i6 %select_ln27 to i12" [test_conv/src/test.cpp:39]   --->   Operation 168 'zext' 'zext_ln203_3' <Predicate = (!and_ln33) | (select_ln27_3)> <Delay = 0.00>
ST_26 : Operation 169 [1/1] (1.54ns)   --->   "%add_ln203_1 = add i12 %mul_ln203, %zext_ln203_3" [test_conv/src/test.cpp:39]   --->   Operation 169 'add' 'add_ln203_1' <Predicate = (!and_ln33) | (select_ln27_3)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln203_4 = zext i12 %add_ln203_1 to i64" [test_conv/src/test.cpp:39]   --->   Operation 170 'zext' 'zext_ln203_4' <Predicate = (!and_ln33) | (select_ln27_3)> <Delay = 0.00>
ST_26 : Operation 171 [1/1] (0.00ns)   --->   "%fm_in_buff_0_V_addr_1 = getelementptr [3721 x i16]* %fm_in_buff_0_V, i64 0, i64 %zext_ln203_4" [test_conv/src/test.cpp:39]   --->   Operation 171 'getelementptr' 'fm_in_buff_0_V_addr_1' <Predicate = (!and_ln33) | (select_ln27_3)> <Delay = 0.00>
ST_26 : Operation 172 [1/1] (0.00ns)   --->   "%fm_in_buff_1_V_addr_1 = getelementptr [3721 x i16]* %fm_in_buff_1_V, i64 0, i64 %zext_ln203_4" [test_conv/src/test.cpp:40]   --->   Operation 172 'getelementptr' 'fm_in_buff_1_V_addr_1' <Predicate = (!and_ln33) | (select_ln27_3)> <Delay = 0.00>
ST_26 : Operation 173 [1/1] (0.00ns)   --->   "%fm_in_buff_2_V_addr_1 = getelementptr [3721 x i16]* %fm_in_buff_2_V, i64 0, i64 %zext_ln203_4" [test_conv/src/test.cpp:41]   --->   Operation 173 'getelementptr' 'fm_in_buff_2_V_addr_1' <Predicate = (!and_ln33) | (select_ln27_3)> <Delay = 0.00>
ST_26 : Operation 174 [1/1] (2.77ns)   --->   "store i16 0, i16* %fm_in_buff_0_V_addr_1, align 2" [test_conv/src/test.cpp:39]   --->   Operation 174 'store' <Predicate = (!and_ln33) | (select_ln27_3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3721> <RAM>
ST_26 : Operation 175 [1/1] (2.77ns)   --->   "store i16 0, i16* %fm_in_buff_1_V_addr_1, align 2" [test_conv/src/test.cpp:40]   --->   Operation 175 'store' <Predicate = (!and_ln33) | (select_ln27_3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3721> <RAM>
ST_26 : Operation 176 [1/1] (2.77ns)   --->   "store i16 0, i16* %fm_in_buff_2_V_addr_1, align 2" [test_conv/src/test.cpp:41]   --->   Operation 176 'store' <Predicate = (!and_ln33) | (select_ln27_3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 3721> <RAM>
ST_26 : Operation 177 [1/1] (0.00ns)   --->   "br label %hls_label_0_end"   --->   Operation 177 'br' <Predicate = (!and_ln33) | (select_ln27_3)> <Delay = 0.00>
ST_26 : Operation 178 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp)" [test_conv/src/test.cpp:43]   --->   Operation 178 'specregionend' 'empty' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_26 : Operation 179 [1/1] (0.00ns)   --->   "br label %.preheader" [test_conv/src/test.cpp:28]   --->   Operation 179 'br' <Predicate = (!icmp_ln27)> <Delay = 0.00>

State 27 <SV = 2> <Delay = 0.00>
ST_27 : Operation 180 [1/1] (0.00ns)   --->   "ret void" [test_conv/src/test.cpp:44]   --->   Operation 180 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in1_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in2_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in3_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fm_in_buff_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ fm_in_buff_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ fm_in_buff_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ fm_row]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fm_col]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
fm_col_read           (read             ) [ 0000000000000000000000000000]
fm_row_read           (read             ) [ 0000000000000000000000000000]
in3_V_offset_read     (read             ) [ 0000000000000000000000000000]
in2_V_offset_read     (read             ) [ 0000000000000000000000000000]
in1_V_offset_read     (read             ) [ 0000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000000000000000]
shl_ln                (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln30             (zext             ) [ 0011111111111111111111111110]
shl_ln30_1            (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln30_1           (zext             ) [ 0011111111111111111111111110]
add_ln30_1            (add              ) [ 0000000000000000000000000000]
sext_ln30             (sext             ) [ 0011111111111111111111111110]
add_ln31              (add              ) [ 0000000000000000000000000000]
zext_ln31             (zext             ) [ 0011111111111111111111111110]
add_ln32              (add              ) [ 0000000000000000000000000000]
zext_ln32             (zext             ) [ 0011111111111111111111111110]
zext_ln31_1           (zext             ) [ 0011111111111111111111111110]
zext_ln32_1           (zext             ) [ 0011111111111111111111111110]
zext_ln27_2           (zext             ) [ 0011111111111111111111111110]
br_ln27               (br               ) [ 0111111111111111111111111110]
indvar_flatten        (phi              ) [ 0011111111111111110000000000]
i_0                   (phi              ) [ 0010000000000000000000000000]
j_0                   (phi              ) [ 0010000000000000000000000000]
zext_ln27             (zext             ) [ 0000000000000000000000000000]
add_ln30              (add              ) [ 0000000000000000000000000000]
shl_ln30_2            (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln30_2           (zext             ) [ 0000000000000000000000000000]
shl_ln30_3            (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln30_3           (zext             ) [ 0000000000000000000000000000]
sub_ln30              (sub              ) [ 0000000000000000000000000000]
icmp_ln33             (icmp             ) [ 0000000000000000000000000000]
icmp_ln33_1           (icmp             ) [ 0000000000000000000000000000]
or_ln33               (or               ) [ 0000000000000000000000000000]
icmp_ln27             (icmp             ) [ 0011111111111111111111111110]
add_ln27_4            (add              ) [ 0111111111111111111111111110]
br_ln27               (br               ) [ 0000000000000000000000000000]
i                     (add              ) [ 0000000000000000000000000000]
icmp_ln28             (icmp             ) [ 0000000000000000000000000000]
select_ln27           (select           ) [ 0011111111111111111111111110]
zext_ln27_1           (zext             ) [ 0000000000000000000000000000]
add_ln30_2            (add              ) [ 0000000000000000000000000000]
shl_ln30_2_mid1       (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln30_4           (zext             ) [ 0000000000000000000000000000]
shl_ln30_3_mid1       (bitconcatenate   ) [ 0000000000000000000000000000]
zext_ln30_5           (zext             ) [ 0000000000000000000000000000]
sub_ln30_1            (sub              ) [ 0000000000000000000000000000]
select_ln27_1         (select           ) [ 0000000000000000000000000000]
add_ln27              (add              ) [ 0011111111111111110000000000]
select_ln27_2         (select           ) [ 0111111111111111111111111110]
icmp_ln33_4           (icmp             ) [ 0000000000000000000000000000]
icmp_ln33_5           (icmp             ) [ 0000000000000000000000000000]
or_ln33_1             (or               ) [ 0000000000000000000000000000]
select_ln27_3         (select           ) [ 0011111111111111111111111110]
zext_ln28             (zext             ) [ 0000000000000000000000000000]
br_ln33               (br               ) [ 0000000000000000000000000000]
add_ln33              (add              ) [ 0000000000000000000000000000]
icmp_ln33_2           (icmp             ) [ 0000000000000000000000000000]
icmp_ln33_3           (icmp             ) [ 0000000000000000000000000000]
and_ln33              (and              ) [ 0011111111111111111111111110]
br_ln33               (br               ) [ 0000000000000000000000000000]
j                     (add              ) [ 0111111111111111111111111110]
add_ln27_1            (add              ) [ 0000000000000000000000000000]
sext_ln27             (sext             ) [ 0000000000000000000000000000]
add_ln27_2            (add              ) [ 0000000000000000000000000000]
sext_ln27_1           (sext             ) [ 0000000000000000000000000000]
add_ln27_3            (add              ) [ 0000000000000000000000000000]
sext_ln28             (sext             ) [ 0000000000000000000000000000]
add_ln30_3            (add              ) [ 0000000000000000000000000000]
sext_ln30_1           (sext             ) [ 0000000000000000000000000000]
in1_V_addr            (getelementptr    ) [ 0010000000000000001111111100]
empty_14              (urem             ) [ 0000000000000000000000000000]
empty_15              (icmp             ) [ 0010000000000000001111111000]
br_ln27               (br               ) [ 0000000000000000000000000000]
add_ln31_1            (add              ) [ 0000000000000000000000000000]
sext_ln31             (sext             ) [ 0000000000000000000000000000]
in2_V_addr            (getelementptr    ) [ 0010000000000000001111111100]
br_ln27               (br               ) [ 0000000000000000000000000000]
add_ln32_1            (add              ) [ 0000000000000000000000000000]
sext_ln32             (sext             ) [ 0000000000000000000000000000]
in3_V_addr            (getelementptr    ) [ 0010000000000000001111111100]
br_ln27               (br               ) [ 0000000000000000000000000000]
in1_V_addr_1_rd_req   (readreq          ) [ 0000000000000000000000000000]
br_ln0                (br               ) [ 0000000000000000000000000000]
in2_V_addr_1_rd_req   (readreq          ) [ 0000000000000000000000000000]
br_ln0                (br               ) [ 0000000000000000000000000000]
in3_V_addr_1_rd_req   (readreq          ) [ 0000000000000000000000000000]
br_ln0                (br               ) [ 0000000000000000000000000000]
tmp1_V                (read             ) [ 0010000000000000000000000010]
tmp2_V                (read             ) [ 0010000000000000000000000010]
tmp3_V                (read             ) [ 0010000000000000000000000010]
empty_13              (speclooptripcount) [ 0000000000000000000000000000]
zext_ln203            (zext             ) [ 0000000000000000000000000000]
mul_ln203             (mul              ) [ 0000000000000000000000000000]
tmp                   (specregionbegin  ) [ 0000000000000000000000000000]
specpipeline_ln29     (specpipeline     ) [ 0000000000000000000000000000]
zext_ln203_1          (zext             ) [ 0000000000000000000000000000]
add_ln203             (add              ) [ 0000000000000000000000000000]
zext_ln203_2          (zext             ) [ 0000000000000000000000000000]
fm_in_buff_0_V_addr   (getelementptr    ) [ 0000000000000000000000000000]
fm_in_buff_1_V_addr   (getelementptr    ) [ 0000000000000000000000000000]
fm_in_buff_2_V_addr   (getelementptr    ) [ 0000000000000000000000000000]
store_ln34            (store            ) [ 0000000000000000000000000000]
store_ln35            (store            ) [ 0000000000000000000000000000]
store_ln36            (store            ) [ 0000000000000000000000000000]
br_ln37               (br               ) [ 0000000000000000000000000000]
zext_ln203_3          (zext             ) [ 0000000000000000000000000000]
add_ln203_1           (add              ) [ 0000000000000000000000000000]
zext_ln203_4          (zext             ) [ 0000000000000000000000000000]
fm_in_buff_0_V_addr_1 (getelementptr    ) [ 0000000000000000000000000000]
fm_in_buff_1_V_addr_1 (getelementptr    ) [ 0000000000000000000000000000]
fm_in_buff_2_V_addr_1 (getelementptr    ) [ 0000000000000000000000000000]
store_ln39            (store            ) [ 0000000000000000000000000000]
store_ln40            (store            ) [ 0000000000000000000000000000]
store_ln41            (store            ) [ 0000000000000000000000000000]
br_ln0                (br               ) [ 0000000000000000000000000000]
empty                 (specregionend    ) [ 0000000000000000000000000000]
br_ln28               (br               ) [ 0111111111111111111111111110]
ret_ln44              (ret              ) [ 0000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in1_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in1_V_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1_V_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in2_V_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2_V_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in3_V_offset">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in3_V_offset"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fm_in_buff_0_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fm_in_buff_0_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fm_in_buff_1_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fm_in_buff_1_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="fm_in_buff_2_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fm_in_buff_2_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="fm_row">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fm_row"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="fm_col">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fm_col"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i16.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i18.i8"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i18.i5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="fm_col_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fm_col_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="fm_row_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fm_row_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="in3_V_offset_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="31" slack="0"/>
<pin id="128" dir="0" index="1" bw="31" slack="0"/>
<pin id="129" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in3_V_offset_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="in2_V_offset_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="31" slack="0"/>
<pin id="134" dir="0" index="1" bw="31" slack="0"/>
<pin id="135" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in2_V_offset_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="in1_V_offset_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="31" slack="0"/>
<pin id="140" dir="0" index="1" bw="31" slack="0"/>
<pin id="141" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in1_V_offset_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_readreq_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="16" slack="1"/>
<pin id="147" dir="0" index="2" bw="7" slack="0"/>
<pin id="148" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="in1_V_addr_1_rd_req/18 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_readreq_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="16" slack="1"/>
<pin id="154" dir="0" index="2" bw="7" slack="0"/>
<pin id="155" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="in2_V_addr_1_rd_req/18 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_readreq_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="1"/>
<pin id="161" dir="0" index="2" bw="7" slack="0"/>
<pin id="162" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="in3_V_addr_1_rd_req/18 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmp1_V_read_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="0"/>
<pin id="167" dir="0" index="1" bw="16" slack="8"/>
<pin id="168" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp1_V/25 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp2_V_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="8"/>
<pin id="173" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp2_V/25 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp3_V_read_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="16" slack="0"/>
<pin id="177" dir="0" index="1" bw="16" slack="8"/>
<pin id="178" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp3_V/25 "/>
</bind>
</comp>

<comp id="180" class="1004" name="fm_in_buff_0_V_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="12" slack="0"/>
<pin id="184" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fm_in_buff_0_V_addr/26 "/>
</bind>
</comp>

<comp id="187" class="1004" name="fm_in_buff_1_V_addr_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="16" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="12" slack="0"/>
<pin id="191" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fm_in_buff_1_V_addr/26 "/>
</bind>
</comp>

<comp id="194" class="1004" name="fm_in_buff_2_V_addr_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="12" slack="0"/>
<pin id="198" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fm_in_buff_2_V_addr/26 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_access_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="12" slack="0"/>
<pin id="203" dir="0" index="1" bw="16" slack="0"/>
<pin id="204" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/26 store_ln39/26 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="12" slack="0"/>
<pin id="209" dir="0" index="1" bw="16" slack="0"/>
<pin id="210" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/26 store_ln40/26 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="12" slack="0"/>
<pin id="215" dir="0" index="1" bw="16" slack="0"/>
<pin id="216" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/26 store_ln41/26 "/>
</bind>
</comp>

<comp id="219" class="1004" name="fm_in_buff_0_V_addr_1_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="16" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="12" slack="0"/>
<pin id="223" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fm_in_buff_0_V_addr_1/26 "/>
</bind>
</comp>

<comp id="226" class="1004" name="fm_in_buff_1_V_addr_1_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="12" slack="0"/>
<pin id="230" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fm_in_buff_1_V_addr_1/26 "/>
</bind>
</comp>

<comp id="233" class="1004" name="fm_in_buff_2_V_addr_1_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="12" slack="0"/>
<pin id="237" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fm_in_buff_2_V_addr_1/26 "/>
</bind>
</comp>

<comp id="246" class="1005" name="indvar_flatten_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="12" slack="1"/>
<pin id="248" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="250" class="1004" name="indvar_flatten_phi_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="1"/>
<pin id="252" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="12" slack="0"/>
<pin id="254" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="258" class="1005" name="i_0_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="6" slack="1"/>
<pin id="260" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="i_0_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="1"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="6" slack="0"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="269" class="1005" name="j_0_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="6" slack="1"/>
<pin id="271" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="273" class="1004" name="j_0_phi_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="1"/>
<pin id="275" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="6" slack="0"/>
<pin id="277" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="shl_ln_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="17" slack="0"/>
<pin id="282" dir="0" index="1" bw="16" slack="0"/>
<pin id="283" dir="0" index="2" bw="1" slack="0"/>
<pin id="284" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="zext_ln30_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="17" slack="0"/>
<pin id="290" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="shl_ln30_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="17" slack="0"/>
<pin id="294" dir="0" index="1" bw="16" slack="0"/>
<pin id="295" dir="0" index="2" bw="1" slack="0"/>
<pin id="296" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln30_1/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="zext_ln30_1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="17" slack="0"/>
<pin id="302" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_1/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="add_ln30_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="17" slack="0"/>
<pin id="306" dir="0" index="1" bw="3" slack="0"/>
<pin id="307" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_1/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="sext_ln30_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="18" slack="0"/>
<pin id="312" dir="1" index="1" bw="27" slack="16"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="add_ln31_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="17" slack="0"/>
<pin id="316" dir="0" index="1" bw="17" slack="0"/>
<pin id="317" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="zext_ln31_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="18" slack="0"/>
<pin id="322" dir="1" index="1" bw="27" slack="16"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="add_ln32_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="17" slack="0"/>
<pin id="326" dir="0" index="1" bw="18" slack="0"/>
<pin id="327" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="zext_ln32_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="18" slack="0"/>
<pin id="332" dir="1" index="1" bw="27" slack="16"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="zext_ln31_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="31" slack="0"/>
<pin id="336" dir="1" index="1" bw="33" slack="16"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_1/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="zext_ln32_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="31" slack="0"/>
<pin id="340" dir="1" index="1" bw="33" slack="16"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_1/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="zext_ln27_2_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="31" slack="0"/>
<pin id="344" dir="1" index="1" bw="33" slack="16"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_2/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="zext_ln27_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="6" slack="0"/>
<pin id="348" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="add_ln30_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="6" slack="0"/>
<pin id="352" dir="0" index="1" bw="17" slack="1"/>
<pin id="353" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="shl_ln30_2_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="26" slack="0"/>
<pin id="357" dir="0" index="1" bw="18" slack="0"/>
<pin id="358" dir="0" index="2" bw="1" slack="0"/>
<pin id="359" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln30_2/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln30_2_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="26" slack="0"/>
<pin id="365" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_2/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="shl_ln30_3_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="23" slack="0"/>
<pin id="369" dir="0" index="1" bw="18" slack="0"/>
<pin id="370" dir="0" index="2" bw="1" slack="0"/>
<pin id="371" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln30_3/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="zext_ln30_3_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="23" slack="0"/>
<pin id="377" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_3/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="sub_ln30_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="26" slack="0"/>
<pin id="381" dir="0" index="1" bw="23" slack="0"/>
<pin id="382" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln30/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="icmp_ln33_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="18" slack="0"/>
<pin id="387" dir="0" index="1" bw="3" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="icmp_ln33_1_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="18" slack="0"/>
<pin id="393" dir="0" index="1" bw="9" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33_1/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="or_ln33_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln33/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="icmp_ln27_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="12" slack="0"/>
<pin id="405" dir="0" index="1" bw="10" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="add_ln27_4_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="12" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_4/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="i_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="6" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="icmp_ln28_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="6" slack="0"/>
<pin id="423" dir="0" index="1" bw="3" slack="0"/>
<pin id="424" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/2 "/>
</bind>
</comp>

<comp id="427" class="1004" name="select_ln27_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="0" index="2" bw="6" slack="0"/>
<pin id="431" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="zext_ln27_1_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="6" slack="0"/>
<pin id="437" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_1/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="add_ln30_2_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="17" slack="1"/>
<pin id="441" dir="0" index="1" bw="6" slack="0"/>
<pin id="442" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_2/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="shl_ln30_2_mid1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="26" slack="0"/>
<pin id="446" dir="0" index="1" bw="18" slack="0"/>
<pin id="447" dir="0" index="2" bw="1" slack="0"/>
<pin id="448" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln30_2_mid1/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="zext_ln30_4_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="26" slack="0"/>
<pin id="454" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_4/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="shl_ln30_3_mid1_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="23" slack="0"/>
<pin id="458" dir="0" index="1" bw="18" slack="0"/>
<pin id="459" dir="0" index="2" bw="1" slack="0"/>
<pin id="460" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln30_3_mid1/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="zext_ln30_5_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="23" slack="0"/>
<pin id="466" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_5/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="sub_ln30_1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="26" slack="0"/>
<pin id="470" dir="0" index="1" bw="23" slack="0"/>
<pin id="471" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln30_1/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="select_ln27_1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="27" slack="0"/>
<pin id="477" dir="0" index="2" bw="27" slack="0"/>
<pin id="478" dir="1" index="3" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_1/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="add_ln27_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="27" slack="0"/>
<pin id="484" dir="0" index="1" bw="11" slack="0"/>
<pin id="485" dir="1" index="2" bw="27" slack="15"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="select_ln27_2_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="6" slack="0"/>
<pin id="491" dir="0" index="2" bw="6" slack="0"/>
<pin id="492" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_2/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="icmp_ln33_4_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="18" slack="0"/>
<pin id="498" dir="0" index="1" bw="3" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33_4/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="icmp_ln33_5_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="18" slack="0"/>
<pin id="504" dir="0" index="1" bw="9" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33_5/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="or_ln33_1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln33_1/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="select_ln27_3_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="0" index="2" bw="1" slack="0"/>
<pin id="518" dir="1" index="3" bw="1" slack="24"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln27_3/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="zext_ln28_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="6" slack="0"/>
<pin id="524" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="grp_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="12" slack="0"/>
<pin id="528" dir="0" index="1" bw="7" slack="0"/>
<pin id="529" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="empty_14/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="add_ln33_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="6" slack="0"/>
<pin id="534" dir="0" index="1" bw="17" slack="1"/>
<pin id="535" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="icmp_ln33_2_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="18" slack="0"/>
<pin id="539" dir="0" index="1" bw="3" slack="0"/>
<pin id="540" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33_2/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="icmp_ln33_3_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="18" slack="0"/>
<pin id="545" dir="0" index="1" bw="9" slack="0"/>
<pin id="546" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33_3/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="and_ln33_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="1" index="2" bw="1" slack="24"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln33/2 "/>
</bind>
</comp>

<comp id="555" class="1004" name="j_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="6" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="561" class="1004" name="add_ln27_1_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="18" slack="16"/>
<pin id="563" dir="0" index="1" bw="27" slack="15"/>
<pin id="564" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_1/17 "/>
</bind>
</comp>

<comp id="565" class="1004" name="sext_ln27_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="27" slack="0"/>
<pin id="567" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27/17 "/>
</bind>
</comp>

<comp id="569" class="1004" name="add_ln27_2_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="18" slack="16"/>
<pin id="571" dir="0" index="1" bw="27" slack="15"/>
<pin id="572" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_2/17 "/>
</bind>
</comp>

<comp id="573" class="1004" name="sext_ln27_1_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="27" slack="0"/>
<pin id="575" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln27_1/17 "/>
</bind>
</comp>

<comp id="577" class="1004" name="add_ln27_3_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="18" slack="16"/>
<pin id="579" dir="0" index="1" bw="27" slack="15"/>
<pin id="580" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27_3/17 "/>
</bind>
</comp>

<comp id="581" class="1004" name="sext_ln28_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="27" slack="0"/>
<pin id="583" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28/17 "/>
</bind>
</comp>

<comp id="585" class="1004" name="add_ln30_3_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="27" slack="0"/>
<pin id="587" dir="0" index="1" bw="31" slack="16"/>
<pin id="588" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_3/17 "/>
</bind>
</comp>

<comp id="590" class="1004" name="sext_ln30_1_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="33" slack="0"/>
<pin id="592" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30_1/17 "/>
</bind>
</comp>

<comp id="594" class="1004" name="in1_V_addr_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="16" slack="0"/>
<pin id="596" dir="0" index="1" bw="33" slack="0"/>
<pin id="597" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in1_V_addr/17 "/>
</bind>
</comp>

<comp id="600" class="1004" name="empty_15_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="7" slack="0"/>
<pin id="602" dir="0" index="1" bw="1" slack="0"/>
<pin id="603" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_15/17 "/>
</bind>
</comp>

<comp id="606" class="1004" name="add_ln31_1_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="31" slack="16"/>
<pin id="608" dir="0" index="1" bw="27" slack="0"/>
<pin id="609" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_1/17 "/>
</bind>
</comp>

<comp id="611" class="1004" name="sext_ln31_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="33" slack="0"/>
<pin id="613" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31/17 "/>
</bind>
</comp>

<comp id="615" class="1004" name="in2_V_addr_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="16" slack="0"/>
<pin id="617" dir="0" index="1" bw="33" slack="0"/>
<pin id="618" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in2_V_addr/17 "/>
</bind>
</comp>

<comp id="621" class="1004" name="add_ln32_1_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="31" slack="16"/>
<pin id="623" dir="0" index="1" bw="27" slack="0"/>
<pin id="624" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_1/17 "/>
</bind>
</comp>

<comp id="626" class="1004" name="sext_ln32_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="33" slack="0"/>
<pin id="628" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32/17 "/>
</bind>
</comp>

<comp id="630" class="1004" name="in3_V_addr_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="16" slack="0"/>
<pin id="632" dir="0" index="1" bw="33" slack="0"/>
<pin id="633" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in3_V_addr/17 "/>
</bind>
</comp>

<comp id="636" class="1004" name="zext_ln203_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="6" slack="24"/>
<pin id="638" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/26 "/>
</bind>
</comp>

<comp id="639" class="1004" name="mul_ln203_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="6" slack="0"/>
<pin id="641" dir="0" index="1" bw="7" slack="0"/>
<pin id="642" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln203/26 "/>
</bind>
</comp>

<comp id="645" class="1004" name="zext_ln203_1_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="6" slack="24"/>
<pin id="647" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_1/26 "/>
</bind>
</comp>

<comp id="648" class="1004" name="add_ln203_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="12" slack="0"/>
<pin id="650" dir="0" index="1" bw="6" slack="0"/>
<pin id="651" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/26 "/>
</bind>
</comp>

<comp id="654" class="1004" name="zext_ln203_2_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="12" slack="0"/>
<pin id="656" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_2/26 "/>
</bind>
</comp>

<comp id="661" class="1004" name="zext_ln203_3_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="6" slack="24"/>
<pin id="663" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_3/26 "/>
</bind>
</comp>

<comp id="664" class="1004" name="add_ln203_1_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="12" slack="0"/>
<pin id="666" dir="0" index="1" bw="6" slack="0"/>
<pin id="667" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_1/26 "/>
</bind>
</comp>

<comp id="670" class="1004" name="zext_ln203_4_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="12" slack="0"/>
<pin id="672" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_4/26 "/>
</bind>
</comp>

<comp id="677" class="1005" name="zext_ln30_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="18" slack="1"/>
<pin id="679" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln30 "/>
</bind>
</comp>

<comp id="683" class="1005" name="zext_ln30_1_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="18" slack="1"/>
<pin id="685" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln30_1 "/>
</bind>
</comp>

<comp id="688" class="1005" name="sext_ln30_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="27" slack="16"/>
<pin id="690" dir="1" index="1" bw="27" slack="16"/>
</pin_list>
<bind>
<opset="sext_ln30 "/>
</bind>
</comp>

<comp id="693" class="1005" name="zext_ln31_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="27" slack="16"/>
<pin id="695" dir="1" index="1" bw="27" slack="16"/>
</pin_list>
<bind>
<opset="zext_ln31 "/>
</bind>
</comp>

<comp id="698" class="1005" name="zext_ln32_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="27" slack="16"/>
<pin id="700" dir="1" index="1" bw="27" slack="16"/>
</pin_list>
<bind>
<opset="zext_ln32 "/>
</bind>
</comp>

<comp id="703" class="1005" name="zext_ln31_1_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="33" slack="16"/>
<pin id="705" dir="1" index="1" bw="33" slack="16"/>
</pin_list>
<bind>
<opset="zext_ln31_1 "/>
</bind>
</comp>

<comp id="708" class="1005" name="zext_ln32_1_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="33" slack="16"/>
<pin id="710" dir="1" index="1" bw="33" slack="16"/>
</pin_list>
<bind>
<opset="zext_ln32_1 "/>
</bind>
</comp>

<comp id="713" class="1005" name="zext_ln27_2_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="33" slack="16"/>
<pin id="715" dir="1" index="1" bw="33" slack="16"/>
</pin_list>
<bind>
<opset="zext_ln27_2 "/>
</bind>
</comp>

<comp id="718" class="1005" name="icmp_ln27_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="1"/>
<pin id="720" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln27 "/>
</bind>
</comp>

<comp id="722" class="1005" name="add_ln27_4_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="12" slack="0"/>
<pin id="724" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="add_ln27_4 "/>
</bind>
</comp>

<comp id="727" class="1005" name="select_ln27_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="6" slack="24"/>
<pin id="729" dir="1" index="1" bw="6" slack="24"/>
</pin_list>
<bind>
<opset="select_ln27 "/>
</bind>
</comp>

<comp id="733" class="1005" name="add_ln27_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="27" slack="15"/>
<pin id="735" dir="1" index="1" bw="27" slack="15"/>
</pin_list>
<bind>
<opset="add_ln27 "/>
</bind>
</comp>

<comp id="740" class="1005" name="select_ln27_2_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="6" slack="0"/>
<pin id="742" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln27_2 "/>
</bind>
</comp>

<comp id="746" class="1005" name="select_ln27_3_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="24"/>
<pin id="748" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln27_3 "/>
</bind>
</comp>

<comp id="750" class="1005" name="and_ln33_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="24"/>
<pin id="752" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln33 "/>
</bind>
</comp>

<comp id="754" class="1005" name="j_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="6" slack="0"/>
<pin id="756" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="759" class="1005" name="in1_V_addr_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="16" slack="1"/>
<pin id="761" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in1_V_addr "/>
</bind>
</comp>

<comp id="765" class="1005" name="empty_15_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="1"/>
<pin id="767" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_15 "/>
</bind>
</comp>

<comp id="769" class="1005" name="in2_V_addr_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="16" slack="1"/>
<pin id="771" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in2_V_addr "/>
</bind>
</comp>

<comp id="775" class="1005" name="in3_V_addr_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="16" slack="1"/>
<pin id="777" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in3_V_addr "/>
</bind>
</comp>

<comp id="781" class="1005" name="tmp1_V_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="16" slack="1"/>
<pin id="783" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp1_V "/>
</bind>
</comp>

<comp id="786" class="1005" name="tmp2_V_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="16" slack="1"/>
<pin id="788" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp2_V "/>
</bind>
</comp>

<comp id="791" class="1005" name="tmp3_V_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="16" slack="1"/>
<pin id="793" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp3_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="118"><net_src comp="22" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="20" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="22" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="24" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="24" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="24" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="2" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="90" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="92" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="156"><net_src comp="90" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="92" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="163"><net_src comp="90" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="92" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="169"><net_src comp="94" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="94" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="94" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="12" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="108" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="14" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="108" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="16" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="108" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="180" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="212"><net_src comp="187" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="218"><net_src comp="194" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="224"><net_src comp="12" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="108" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="14" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="108" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="16" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="108" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="110" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="241"><net_src comp="219" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="242"><net_src comp="110" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="243"><net_src comp="226" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="244"><net_src comp="110" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="245"><net_src comp="233" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="249"><net_src comp="58" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="246" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="250" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="261"><net_src comp="60" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="258" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="60" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="269" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="285"><net_src comp="48" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="120" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="50" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="291"><net_src comp="280" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="297"><net_src comp="48" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="114" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="50" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="303"><net_src comp="292" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="300" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="52" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="313"><net_src comp="304" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="318"><net_src comp="300" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="54" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="323"><net_src comp="314" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="328"><net_src comp="300" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="56" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="333"><net_src comp="324" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="138" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="132" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="126" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="262" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="346" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="360"><net_src comp="62" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="350" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="64" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="366"><net_src comp="355" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="372"><net_src comp="66" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="350" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="68" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="378"><net_src comp="367" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="383"><net_src comp="363" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="375" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="350" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="70" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="350" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="72" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="385" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="391" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="250" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="74" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="250" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="76" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="262" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="78" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="273" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="80" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="432"><net_src comp="421" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="60" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="273" pin="4"/><net_sink comp="427" pin=2"/></net>

<net id="438"><net_src comp="415" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="443"><net_src comp="435" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="62" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="439" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="64" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="455"><net_src comp="444" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="461"><net_src comp="66" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="439" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="463"><net_src comp="68" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="467"><net_src comp="456" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="472"><net_src comp="452" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="464" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="479"><net_src comp="421" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="468" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="481"><net_src comp="379" pin="2"/><net_sink comp="474" pin=2"/></net>

<net id="486"><net_src comp="474" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="82" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="493"><net_src comp="421" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="415" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="262" pin="4"/><net_sink comp="488" pin=2"/></net>

<net id="500"><net_src comp="439" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="70" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="439" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="72" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="496" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="502" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="519"><net_src comp="421" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="508" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="521"><net_src comp="397" pin="2"/><net_sink comp="514" pin=2"/></net>

<net id="525"><net_src comp="427" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="530"><net_src comp="250" pin="4"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="84" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="522" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="541"><net_src comp="532" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="86" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="532" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="88" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="537" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="543" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="427" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="78" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="568"><net_src comp="561" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="576"><net_src comp="569" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="584"><net_src comp="577" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="589"><net_src comp="565" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="593"><net_src comp="585" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="598"><net_src comp="0" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="590" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="526" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="58" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="573" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="614"><net_src comp="606" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="619"><net_src comp="4" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="611" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="625"><net_src comp="581" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="629"><net_src comp="621" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="634"><net_src comp="8" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="626" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="643"><net_src comp="636" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="84" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="652"><net_src comp="639" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="645" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="657"><net_src comp="648" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="659"><net_src comp="654" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="660"><net_src comp="654" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="668"><net_src comp="639" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="661" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="673"><net_src comp="664" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="675"><net_src comp="670" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="676"><net_src comp="670" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="680"><net_src comp="288" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="682"><net_src comp="677" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="686"><net_src comp="300" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="691"><net_src comp="310" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="696"><net_src comp="320" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="701"><net_src comp="330" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="706"><net_src comp="334" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="711"><net_src comp="338" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="716"><net_src comp="342" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="721"><net_src comp="403" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="725"><net_src comp="409" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="730"><net_src comp="427" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="732"><net_src comp="727" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="736"><net_src comp="482" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="738"><net_src comp="733" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="739"><net_src comp="733" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="743"><net_src comp="488" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="745"><net_src comp="740" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="749"><net_src comp="514" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="753"><net_src comp="549" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="757"><net_src comp="555" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="273" pin=2"/></net>

<net id="762"><net_src comp="594" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="764"><net_src comp="759" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="768"><net_src comp="600" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="772"><net_src comp="615" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="774"><net_src comp="769" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="778"><net_src comp="630" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="780"><net_src comp="775" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="784"><net_src comp="165" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="789"><net_src comp="170" pin="2"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="794"><net_src comp="175" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="213" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fm_in_buff_0_V | {26 }
	Port: fm_in_buff_1_V | {26 }
	Port: fm_in_buff_2_V | {26 }
 - Input state : 
	Port: load_input : in1_V | {18 19 20 21 22 23 24 25 }
	Port: load_input : in1_V_offset | {1 }
	Port: load_input : in2_V | {18 19 20 21 22 23 24 25 }
	Port: load_input : in2_V_offset | {1 }
	Port: load_input : in3_V | {18 19 20 21 22 23 24 25 }
	Port: load_input : in3_V_offset | {1 }
	Port: load_input : fm_row | {1 }
	Port: load_input : fm_col | {1 }
  - Chain level:
	State 1
		zext_ln30 : 1
		zext_ln30_1 : 1
		add_ln30_1 : 2
		sext_ln30 : 3
		add_ln31 : 2
		zext_ln31 : 3
		add_ln32 : 2
		zext_ln32 : 3
	State 2
		zext_ln27 : 1
		add_ln30 : 2
		shl_ln30_2 : 3
		zext_ln30_2 : 4
		shl_ln30_3 : 3
		zext_ln30_3 : 4
		sub_ln30 : 5
		icmp_ln33 : 3
		icmp_ln33_1 : 3
		or_ln33 : 4
		icmp_ln27 : 1
		add_ln27_4 : 1
		br_ln27 : 2
		i : 1
		icmp_ln28 : 1
		select_ln27 : 2
		zext_ln27_1 : 2
		add_ln30_2 : 3
		shl_ln30_2_mid1 : 4
		zext_ln30_4 : 5
		shl_ln30_3_mid1 : 4
		zext_ln30_5 : 5
		sub_ln30_1 : 6
		select_ln27_1 : 7
		add_ln27 : 8
		select_ln27_2 : 2
		icmp_ln33_4 : 4
		icmp_ln33_5 : 4
		or_ln33_1 : 5
		select_ln27_3 : 5
		zext_ln28 : 3
		empty_14 : 1
		br_ln33 : 6
		add_ln33 : 4
		icmp_ln33_2 : 5
		icmp_ln33_3 : 5
		and_ln33 : 6
		br_ln33 : 6
		j : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		sext_ln27 : 1
		sext_ln27_1 : 1
		sext_ln28 : 1
		add_ln30_3 : 2
		sext_ln30_1 : 3
		in1_V_addr : 4
		empty_15 : 1
		br_ln27 : 2
		add_ln31_1 : 2
		sext_ln31 : 3
		in2_V_addr : 4
		br_ln27 : 2
		add_ln32_1 : 2
		sext_ln32 : 3
		in3_V_addr : 4
		br_ln27 : 2
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
		mul_ln203 : 1
		add_ln203 : 2
		zext_ln203_2 : 3
		fm_in_buff_0_V_addr : 4
		fm_in_buff_1_V_addr : 4
		fm_in_buff_2_V_addr : 4
		store_ln34 : 5
		store_ln35 : 5
		store_ln36 : 5
		add_ln203_1 : 2
		zext_ln203_4 : 3
		fm_in_buff_0_V_addr_1 : 4
		fm_in_buff_1_V_addr_1 : 4
		fm_in_buff_2_V_addr_1 : 4
		store_ln39 : 5
		store_ln40 : 5
		store_ln41 : 5
		empty : 1
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|   urem   |           grp_fu_526          |    0    |   403   |   295   |
|----------|-------------------------------|---------|---------|---------|
|          |       add_ln30_1_fu_304       |    0    |    0    |    17   |
|          |        add_ln31_fu_314        |    0    |    0    |    17   |
|          |        add_ln32_fu_324        |    0    |    0    |    18   |
|          |        add_ln30_fu_350        |    0    |    0    |    17   |
|          |       add_ln27_4_fu_409       |    0    |    0    |    12   |
|          |            i_fu_415           |    0    |    0    |    6    |
|          |       add_ln30_2_fu_439       |    0    |    0    |    17   |
|          |        add_ln27_fu_482        |    0    |    0    |    27   |
|    add   |        add_ln33_fu_532        |    0    |    0    |    17   |
|          |            j_fu_555           |    0    |    0    |    6    |
|          |       add_ln27_1_fu_561       |    0    |    0    |    27   |
|          |       add_ln27_2_fu_569       |    0    |    0    |    27   |
|          |       add_ln27_3_fu_577       |    0    |    0    |    27   |
|          |       add_ln30_3_fu_585       |    0    |    0    |    31   |
|          |       add_ln31_1_fu_606       |    0    |    0    |    31   |
|          |       add_ln32_1_fu_621       |    0    |    0    |    31   |
|          |        add_ln203_fu_648       |    0    |    0    |    12   |
|          |       add_ln203_1_fu_664      |    0    |    0    |    12   |
|----------|-------------------------------|---------|---------|---------|
|          |        icmp_ln33_fu_385       |    0    |    0    |    8    |
|          |       icmp_ln33_1_fu_391      |    0    |    0    |    8    |
|          |        icmp_ln27_fu_403       |    0    |    0    |    5    |
|          |        icmp_ln28_fu_421       |    0    |    0    |    3    |
|   icmp   |       icmp_ln33_4_fu_496      |    0    |    0    |    8    |
|          |       icmp_ln33_5_fu_502      |    0    |    0    |    8    |
|          |       icmp_ln33_2_fu_537      |    0    |    0    |    8    |
|          |       icmp_ln33_3_fu_543      |    0    |    0    |    8    |
|          |        empty_15_fu_600        |    0    |    0    |    3    |
|----------|-------------------------------|---------|---------|---------|
|    sub   |        sub_ln30_fu_379        |    0    |    0    |    26   |
|          |       sub_ln30_1_fu_468       |    0    |    0    |    26   |
|----------|-------------------------------|---------|---------|---------|
|          |       select_ln27_fu_427      |    0    |    0    |    6    |
|  select  |      select_ln27_1_fu_474     |    0    |    0    |    27   |
|          |      select_ln27_2_fu_488     |    0    |    0    |    6    |
|          |      select_ln27_3_fu_514     |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|    mul   |        mul_ln203_fu_639       |    0    |    0    |    30   |
|----------|-------------------------------|---------|---------|---------|
|    or    |         or_ln33_fu_397        |    0    |    0    |    1    |
|          |        or_ln33_1_fu_508       |    0    |    0    |    1    |
|----------|-------------------------------|---------|---------|---------|
|    and   |        and_ln33_fu_549        |    0    |    0    |    1    |
|----------|-------------------------------|---------|---------|---------|
|          |    fm_col_read_read_fu_114    |    0    |    0    |    0    |
|          |    fm_row_read_read_fu_120    |    0    |    0    |    0    |
|          | in3_V_offset_read_read_fu_126 |    0    |    0    |    0    |
|   read   | in2_V_offset_read_read_fu_132 |    0    |    0    |    0    |
|          | in1_V_offset_read_read_fu_138 |    0    |    0    |    0    |
|          |       tmp1_V_read_fu_165      |    0    |    0    |    0    |
|          |       tmp2_V_read_fu_170      |    0    |    0    |    0    |
|          |       tmp3_V_read_fu_175      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       grp_readreq_fu_144      |    0    |    0    |    0    |
|  readreq |       grp_readreq_fu_151      |    0    |    0    |    0    |
|          |       grp_readreq_fu_158      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         shl_ln_fu_280         |    0    |    0    |    0    |
|          |       shl_ln30_1_fu_292       |    0    |    0    |    0    |
|bitconcatenate|       shl_ln30_2_fu_355       |    0    |    0    |    0    |
|          |       shl_ln30_3_fu_367       |    0    |    0    |    0    |
|          |     shl_ln30_2_mid1_fu_444    |    0    |    0    |    0    |
|          |     shl_ln30_3_mid1_fu_456    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        zext_ln30_fu_288       |    0    |    0    |    0    |
|          |       zext_ln30_1_fu_300      |    0    |    0    |    0    |
|          |        zext_ln31_fu_320       |    0    |    0    |    0    |
|          |        zext_ln32_fu_330       |    0    |    0    |    0    |
|          |       zext_ln31_1_fu_334      |    0    |    0    |    0    |
|          |       zext_ln32_1_fu_338      |    0    |    0    |    0    |
|          |       zext_ln27_2_fu_342      |    0    |    0    |    0    |
|          |        zext_ln27_fu_346       |    0    |    0    |    0    |
|          |       zext_ln30_2_fu_363      |    0    |    0    |    0    |
|   zext   |       zext_ln30_3_fu_375      |    0    |    0    |    0    |
|          |       zext_ln27_1_fu_435      |    0    |    0    |    0    |
|          |       zext_ln30_4_fu_452      |    0    |    0    |    0    |
|          |       zext_ln30_5_fu_464      |    0    |    0    |    0    |
|          |        zext_ln28_fu_522       |    0    |    0    |    0    |
|          |       zext_ln203_fu_636       |    0    |    0    |    0    |
|          |      zext_ln203_1_fu_645      |    0    |    0    |    0    |
|          |      zext_ln203_2_fu_654      |    0    |    0    |    0    |
|          |      zext_ln203_3_fu_661      |    0    |    0    |    0    |
|          |      zext_ln203_4_fu_670      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        sext_ln30_fu_310       |    0    |    0    |    0    |
|          |        sext_ln27_fu_565       |    0    |    0    |    0    |
|          |       sext_ln27_1_fu_573      |    0    |    0    |    0    |
|   sext   |        sext_ln28_fu_581       |    0    |    0    |    0    |
|          |       sext_ln30_1_fu_590      |    0    |    0    |    0    |
|          |        sext_ln31_fu_611       |    0    |    0    |    0    |
|          |        sext_ln32_fu_626       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    0    |   403   |   832   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  add_ln27_4_reg_722  |   12   |
|   add_ln27_reg_733   |   27   |
|   and_ln33_reg_750   |    1   |
|   empty_15_reg_765   |    1   |
|      i_0_reg_258     |    6   |
|   icmp_ln27_reg_718  |    1   |
|  in1_V_addr_reg_759  |   16   |
|  in2_V_addr_reg_769  |   16   |
|  in3_V_addr_reg_775  |   16   |
|indvar_flatten_reg_246|   12   |
|      j_0_reg_269     |    6   |
|       j_reg_754      |    6   |
| select_ln27_2_reg_740|    6   |
| select_ln27_3_reg_746|    1   |
|  select_ln27_reg_727 |    6   |
|   sext_ln30_reg_688  |   27   |
|    tmp1_V_reg_781    |   16   |
|    tmp2_V_reg_786    |   16   |
|    tmp3_V_reg_791    |   16   |
|  zext_ln27_2_reg_713 |   33   |
|  zext_ln30_1_reg_683 |   18   |
|   zext_ln30_reg_677  |   18   |
|  zext_ln31_1_reg_703 |   33   |
|   zext_ln31_reg_693  |   27   |
|  zext_ln32_1_reg_708 |   33   |
|   zext_ln32_reg_698  |   27   |
+----------------------+--------+
|         Total        |   397  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_201   |  p0  |   2  |  12  |   24   ||    3    |
|    grp_access_fu_201   |  p1  |   2  |  16  |   32   ||    3    |
|    grp_access_fu_207   |  p0  |   2  |  12  |   24   ||    3    |
|    grp_access_fu_207   |  p1  |   2  |  16  |   32   ||    3    |
|    grp_access_fu_213   |  p0  |   2  |  12  |   24   ||    3    |
|    grp_access_fu_213   |  p1  |   2  |  16  |   32   ||    3    |
| indvar_flatten_reg_246 |  p0  |   2  |  12  |   24   ||    3    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   192  ||  3.262  ||    21   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   403  |   832  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   21   |
|  Register |    -   |    -   |   397  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    3   |   800  |   853  |
+-----------+--------+--------+--------+--------+
