

================================================================
== Vivado HLS Report for 'relu_16_s'
================================================================
* Date:           Sun Nov 17 19:51:38 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        mlp.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.322 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       33|       33| 0.330 us | 0.330 us |   33|   33|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       32|       32|         2|          -|          -|    16|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     26|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     45|    -|
|Register         |        -|      -|      17|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      17|     71|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_fu_51_p2          |     +    |      0|  0|  15|           5|           1|
    |icmp_ln25_fu_45_p2  |   icmp   |      0|  0|  11|           5|           6|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  26|          10|           7|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  21|          4|    1|          4|
    |data_V_address0  |  15|          3|    4|         12|
    |i_0_reg_34       |   9|          2|    5|         10|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  45|          9|   10|         26|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+---+----+-----+-----------+
    |        Name        | FF| LUT| Bits| Const Bits|
    +--------------------+---+----+-----+-----------+
    |ap_CS_fsm           |  3|   0|    3|          0|
    |data_V_addr_reg_78  |  4|   0|    4|          0|
    |i_0_reg_34          |  5|   0|    5|          0|
    |i_reg_73            |  5|   0|    5|          0|
    +--------------------+---+----+-----+-----------+
    |Total               | 17|   0|   17|          0|
    +--------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |   relu<16>   | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |   relu<16>   | return value |
|ap_start         |  in |    1| ap_ctrl_hs |   relu<16>   | return value |
|ap_done          | out |    1| ap_ctrl_hs |   relu<16>   | return value |
|ap_idle          | out |    1| ap_ctrl_hs |   relu<16>   | return value |
|ap_ready         | out |    1| ap_ctrl_hs |   relu<16>   | return value |
|data_V_address0  | out |    4|  ap_memory |    data_V    |     array    |
|data_V_ce0       | out |    1|  ap_memory |    data_V    |     array    |
|data_V_we0       | out |    1|  ap_memory |    data_V    |     array    |
|data_V_d0        | out |   16|  ap_memory |    data_V    |     array    |
|data_V_q0        |  in |   16|  ap_memory |    data_V    |     array    |
+-----------------+-----+-----+------------+--------------+--------------+

