#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~31.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[23] (multiply)                                    1.523     2.651
$mul~15[0].a[23] (multiply)                                      2.851     5.501
$mul~15[0].out[23] (multiply)                                    1.523     7.024
$mul~16[0].a[23] (multiply)                                      2.838     9.863
$mul~16[0].out[2] (multiply)                                     1.523    11.386
new_n1589.in[4] (.names)                                         2.380    13.765
new_n1589.out[0] (.names)                                        0.261    14.026
new_n1597.in[1] (.names)                                         0.100    14.126
new_n1597.out[0] (.names)                                        0.261    14.387
new_n1609.in[1] (.names)                                         0.100    14.487
new_n1609.out[0] (.names)                                        0.261    14.748
new_n1618.in[2] (.names)                                         0.481    15.229
new_n1618.out[0] (.names)                                        0.261    15.490
new_n1627_1.in[0] (.names)                                       0.466    15.956
new_n1627_1.out[0] (.names)                                      0.235    16.191
new_n1645.in[1] (.names)                                         0.479    16.670
new_n1645.out[0] (.names)                                        0.261    16.931
new_n1657.in[0] (.names)                                         0.476    17.407
new_n1657.out[0] (.names)                                        0.261    17.668
new_n1674.in[1] (.names)                                         0.475    18.143
new_n1674.out[0] (.names)                                        0.261    18.404
new_n1687.in[1] (.names)                                         0.100    18.504
new_n1687.out[0] (.names)                                        0.261    18.765
new_n1704.in[1] (.names)                                         0.337    19.101
new_n1704.out[0] (.names)                                        0.261    19.362
new_n1717.in[0] (.names)                                         0.478    19.840
new_n1717.out[0] (.names)                                        0.261    20.101
new_n1735.in[1] (.names)                                         0.476    20.577
new_n1735.out[0] (.names)                                        0.261    20.838
new_n1748.in[1] (.names)                                         0.332    21.170
new_n1748.out[0] (.names)                                        0.261    21.431
new_n1751.in[1] (.names)                                         0.334    21.765
new_n1751.out[0] (.names)                                        0.261    22.026
n1230.in[1] (.names)                                             0.100    22.126
n1230.out[0] (.names)                                            0.261    22.387
$sdffe~3^Q~31.D[0] (.latch)                                      0.000    22.387
data arrival time                                                         22.387

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.387
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.411


#Path 2
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~29.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[23] (multiply)                                    1.523     2.651
$mul~15[0].a[23] (multiply)                                      2.851     5.501
$mul~15[0].out[23] (multiply)                                    1.523     7.024
$mul~16[0].a[23] (multiply)                                      2.838     9.863
$mul~16[0].out[2] (multiply)                                     1.523    11.386
new_n1589.in[4] (.names)                                         2.380    13.765
new_n1589.out[0] (.names)                                        0.261    14.026
new_n1597.in[1] (.names)                                         0.100    14.126
new_n1597.out[0] (.names)                                        0.261    14.387
new_n1609.in[1] (.names)                                         0.100    14.487
new_n1609.out[0] (.names)                                        0.261    14.748
new_n1618.in[2] (.names)                                         0.481    15.229
new_n1618.out[0] (.names)                                        0.261    15.490
new_n1627_1.in[0] (.names)                                       0.466    15.956
new_n1627_1.out[0] (.names)                                      0.235    16.191
new_n1645.in[1] (.names)                                         0.479    16.670
new_n1645.out[0] (.names)                                        0.261    16.931
new_n1657.in[0] (.names)                                         0.476    17.407
new_n1657.out[0] (.names)                                        0.261    17.668
new_n1674.in[1] (.names)                                         0.475    18.143
new_n1674.out[0] (.names)                                        0.261    18.404
new_n1687.in[1] (.names)                                         0.100    18.504
new_n1687.out[0] (.names)                                        0.261    18.765
new_n1704.in[1] (.names)                                         0.337    19.101
new_n1704.out[0] (.names)                                        0.261    19.362
new_n1717.in[0] (.names)                                         0.478    19.840
new_n1717.out[0] (.names)                                        0.261    20.101
new_n1735.in[1] (.names)                                         0.476    20.577
new_n1735.out[0] (.names)                                        0.261    20.838
new_n1734.in[1] (.names)                                         0.332    21.170
new_n1734.out[0] (.names)                                        0.235    21.405
new_n1739.in[1] (.names)                                         0.100    21.505
new_n1739.out[0] (.names)                                        0.235    21.740
n1220.in[2] (.names)                                             0.100    21.840
n1220.out[0] (.names)                                            0.261    22.101
$sdffe~3^Q~29.D[0] (.latch)                                      0.000    22.101
data arrival time                                                         22.101

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~29.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.101
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.125


#Path 3
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~28.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[23] (multiply)                                    1.523     2.651
$mul~15[0].a[23] (multiply)                                      2.851     5.501
$mul~15[0].out[23] (multiply)                                    1.523     7.024
$mul~16[0].a[23] (multiply)                                      2.838     9.863
$mul~16[0].out[2] (multiply)                                     1.523    11.386
new_n1589.in[4] (.names)                                         2.380    13.765
new_n1589.out[0] (.names)                                        0.261    14.026
new_n1597.in[1] (.names)                                         0.100    14.126
new_n1597.out[0] (.names)                                        0.261    14.387
new_n1609.in[1] (.names)                                         0.100    14.487
new_n1609.out[0] (.names)                                        0.261    14.748
new_n1618.in[2] (.names)                                         0.481    15.229
new_n1618.out[0] (.names)                                        0.261    15.490
new_n1627_1.in[0] (.names)                                       0.466    15.956
new_n1627_1.out[0] (.names)                                      0.235    16.191
new_n1645.in[1] (.names)                                         0.479    16.670
new_n1645.out[0] (.names)                                        0.261    16.931
new_n1657.in[0] (.names)                                         0.476    17.407
new_n1657.out[0] (.names)                                        0.261    17.668
new_n1674.in[1] (.names)                                         0.475    18.143
new_n1674.out[0] (.names)                                        0.261    18.404
new_n1687.in[1] (.names)                                         0.100    18.504
new_n1687.out[0] (.names)                                        0.261    18.765
new_n1704.in[1] (.names)                                         0.337    19.101
new_n1704.out[0] (.names)                                        0.261    19.362
new_n1717.in[0] (.names)                                         0.478    19.840
new_n1717.out[0] (.names)                                        0.261    20.101
new_n1735.in[1] (.names)                                         0.476    20.577
new_n1735.out[0] (.names)                                        0.261    20.838
new_n1734.in[1] (.names)                                         0.332    21.170
new_n1734.out[0] (.names)                                        0.235    21.405
new_n1733.in[2] (.names)                                         0.100    21.505
new_n1733.out[0] (.names)                                        0.235    21.740
n1215.in[1] (.names)                                             0.100    21.840
n1215.out[0] (.names)                                            0.261    22.101
$sdffe~3^Q~28.D[0] (.latch)                                      0.000    22.101
data arrival time                                                         22.101

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~28.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.101
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.125


#Path 4
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~30.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[23] (multiply)                                    1.523     2.651
$mul~15[0].a[23] (multiply)                                      2.851     5.501
$mul~15[0].out[23] (multiply)                                    1.523     7.024
$mul~16[0].a[23] (multiply)                                      2.838     9.863
$mul~16[0].out[2] (multiply)                                     1.523    11.386
new_n1589.in[4] (.names)                                         2.380    13.765
new_n1589.out[0] (.names)                                        0.261    14.026
new_n1597.in[1] (.names)                                         0.100    14.126
new_n1597.out[0] (.names)                                        0.261    14.387
new_n1609.in[1] (.names)                                         0.100    14.487
new_n1609.out[0] (.names)                                        0.261    14.748
new_n1618.in[2] (.names)                                         0.481    15.229
new_n1618.out[0] (.names)                                        0.261    15.490
new_n1627_1.in[0] (.names)                                       0.466    15.956
new_n1627_1.out[0] (.names)                                      0.235    16.191
new_n1645.in[1] (.names)                                         0.479    16.670
new_n1645.out[0] (.names)                                        0.261    16.931
new_n1657.in[0] (.names)                                         0.476    17.407
new_n1657.out[0] (.names)                                        0.261    17.668
new_n1674.in[1] (.names)                                         0.475    18.143
new_n1674.out[0] (.names)                                        0.261    18.404
new_n1687.in[1] (.names)                                         0.100    18.504
new_n1687.out[0] (.names)                                        0.261    18.765
new_n1704.in[1] (.names)                                         0.337    19.101
new_n1704.out[0] (.names)                                        0.261    19.362
new_n1717.in[0] (.names)                                         0.478    19.840
new_n1717.out[0] (.names)                                        0.261    20.101
new_n1735.in[1] (.names)                                         0.476    20.577
new_n1735.out[0] (.names)                                        0.261    20.838
new_n1748.in[1] (.names)                                         0.332    21.170
new_n1748.out[0] (.names)                                        0.261    21.431
n1225.in[3] (.names)                                             0.334    21.765
n1225.out[0] (.names)                                            0.261    22.026
$sdffe~3^Q~30.D[0] (.latch)                                      0.000    22.026
data arrival time                                                         22.026

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~30.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -22.026
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.050


#Path 5
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~26.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[23] (multiply)                                    1.523     2.651
$mul~15[0].a[23] (multiply)                                      2.851     5.501
$mul~15[0].out[23] (multiply)                                    1.523     7.024
$mul~16[0].a[23] (multiply)                                      2.838     9.863
$mul~16[0].out[2] (multiply)                                     1.523    11.386
new_n1589.in[4] (.names)                                         2.380    13.765
new_n1589.out[0] (.names)                                        0.261    14.026
new_n1597.in[1] (.names)                                         0.100    14.126
new_n1597.out[0] (.names)                                        0.261    14.387
new_n1609.in[1] (.names)                                         0.100    14.487
new_n1609.out[0] (.names)                                        0.261    14.748
new_n1618.in[2] (.names)                                         0.481    15.229
new_n1618.out[0] (.names)                                        0.261    15.490
new_n1627_1.in[0] (.names)                                       0.466    15.956
new_n1627_1.out[0] (.names)                                      0.235    16.191
new_n1645.in[1] (.names)                                         0.479    16.670
new_n1645.out[0] (.names)                                        0.261    16.931
new_n1657.in[0] (.names)                                         0.476    17.407
new_n1657.out[0] (.names)                                        0.261    17.668
new_n1674.in[1] (.names)                                         0.475    18.143
new_n1674.out[0] (.names)                                        0.261    18.404
new_n1687.in[1] (.names)                                         0.100    18.504
new_n1687.out[0] (.names)                                        0.261    18.765
new_n1704.in[1] (.names)                                         0.337    19.101
new_n1704.out[0] (.names)                                        0.261    19.362
new_n1717.in[0] (.names)                                         0.478    19.840
new_n1717.out[0] (.names)                                        0.261    20.101
new_n1721.in[1] (.names)                                         0.100    20.201
new_n1721.out[0] (.names)                                        0.235    20.436
new_n1720.in[1] (.names)                                         0.481    20.918
new_n1720.out[0] (.names)                                        0.261    21.179
n1205.in[2] (.names)                                             0.482    21.661
n1205.out[0] (.names)                                            0.235    21.896
$sdffe~3^Q~26.D[0] (.latch)                                      0.000    21.896
data arrival time                                                         21.896

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.896
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.919


#Path 6
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~27.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[23] (multiply)                                    1.523     2.651
$mul~15[0].a[23] (multiply)                                      2.851     5.501
$mul~15[0].out[23] (multiply)                                    1.523     7.024
$mul~16[0].a[23] (multiply)                                      2.838     9.863
$mul~16[0].out[2] (multiply)                                     1.523    11.386
new_n1589.in[4] (.names)                                         2.380    13.765
new_n1589.out[0] (.names)                                        0.261    14.026
new_n1597.in[1] (.names)                                         0.100    14.126
new_n1597.out[0] (.names)                                        0.261    14.387
new_n1609.in[1] (.names)                                         0.100    14.487
new_n1609.out[0] (.names)                                        0.261    14.748
new_n1618.in[2] (.names)                                         0.481    15.229
new_n1618.out[0] (.names)                                        0.261    15.490
new_n1627_1.in[0] (.names)                                       0.466    15.956
new_n1627_1.out[0] (.names)                                      0.235    16.191
new_n1645.in[1] (.names)                                         0.479    16.670
new_n1645.out[0] (.names)                                        0.261    16.931
new_n1657.in[0] (.names)                                         0.476    17.407
new_n1657.out[0] (.names)                                        0.261    17.668
new_n1674.in[1] (.names)                                         0.475    18.143
new_n1674.out[0] (.names)                                        0.261    18.404
new_n1687.in[1] (.names)                                         0.100    18.504
new_n1687.out[0] (.names)                                        0.261    18.765
new_n1704.in[1] (.names)                                         0.337    19.101
new_n1704.out[0] (.names)                                        0.261    19.362
new_n1717.in[0] (.names)                                         0.478    19.840
new_n1717.out[0] (.names)                                        0.261    20.101
new_n1721.in[1] (.names)                                         0.100    20.201
new_n1721.out[0] (.names)                                        0.235    20.436
new_n1727.in[0] (.names)                                         0.481    20.918
new_n1727.out[0] (.names)                                        0.235    21.153
n1210.in[1] (.names)                                             0.337    21.489
n1210.out[0] (.names)                                            0.261    21.750
$sdffe~3^Q~27.D[0] (.latch)                                      0.000    21.750
data arrival time                                                         21.750

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~27.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -21.750
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.774


#Path 7
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~24.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[23] (multiply)                                    1.523     2.651
$mul~15[0].a[23] (multiply)                                      2.851     5.501
$mul~15[0].out[23] (multiply)                                    1.523     7.024
$mul~16[0].a[23] (multiply)                                      2.838     9.863
$mul~16[0].out[2] (multiply)                                     1.523    11.386
new_n1589.in[4] (.names)                                         2.380    13.765
new_n1589.out[0] (.names)                                        0.261    14.026
new_n1597.in[1] (.names)                                         0.100    14.126
new_n1597.out[0] (.names)                                        0.261    14.387
new_n1609.in[1] (.names)                                         0.100    14.487
new_n1609.out[0] (.names)                                        0.261    14.748
new_n1618.in[2] (.names)                                         0.481    15.229
new_n1618.out[0] (.names)                                        0.261    15.490
new_n1627_1.in[0] (.names)                                       0.466    15.956
new_n1627_1.out[0] (.names)                                      0.235    16.191
new_n1645.in[1] (.names)                                         0.479    16.670
new_n1645.out[0] (.names)                                        0.261    16.931
new_n1657.in[0] (.names)                                         0.476    17.407
new_n1657.out[0] (.names)                                        0.261    17.668
new_n1674.in[1] (.names)                                         0.475    18.143
new_n1674.out[0] (.names)                                        0.261    18.404
new_n1687.in[1] (.names)                                         0.100    18.504
new_n1687.out[0] (.names)                                        0.261    18.765
new_n1704.in[1] (.names)                                         0.337    19.101
new_n1704.out[0] (.names)                                        0.261    19.362
new_n1703.in[0] (.names)                                         0.100    19.462
new_n1703.out[0] (.names)                                        0.235    19.697
new_n1709.in[0] (.names)                                         0.335    20.032
new_n1709.out[0] (.names)                                        0.235    20.267
n1195.in[1] (.names)                                             0.337    20.604
n1195.out[0] (.names)                                            0.261    20.865
$sdffe~3^Q~24.D[0] (.latch)                                      0.000    20.865
data arrival time                                                         20.865

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~24.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -20.865
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.888


#Path 8
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~23.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[23] (multiply)                                    1.523     2.651
$mul~15[0].a[23] (multiply)                                      2.851     5.501
$mul~15[0].out[23] (multiply)                                    1.523     7.024
$mul~16[0].a[23] (multiply)                                      2.838     9.863
$mul~16[0].out[2] (multiply)                                     1.523    11.386
new_n1589.in[4] (.names)                                         2.380    13.765
new_n1589.out[0] (.names)                                        0.261    14.026
new_n1597.in[1] (.names)                                         0.100    14.126
new_n1597.out[0] (.names)                                        0.261    14.387
new_n1609.in[1] (.names)                                         0.100    14.487
new_n1609.out[0] (.names)                                        0.261    14.748
new_n1618.in[2] (.names)                                         0.481    15.229
new_n1618.out[0] (.names)                                        0.261    15.490
new_n1627_1.in[0] (.names)                                       0.466    15.956
new_n1627_1.out[0] (.names)                                      0.235    16.191
new_n1645.in[1] (.names)                                         0.479    16.670
new_n1645.out[0] (.names)                                        0.261    16.931
new_n1657.in[0] (.names)                                         0.476    17.407
new_n1657.out[0] (.names)                                        0.261    17.668
new_n1674.in[1] (.names)                                         0.475    18.143
new_n1674.out[0] (.names)                                        0.261    18.404
new_n1687.in[1] (.names)                                         0.100    18.504
new_n1687.out[0] (.names)                                        0.261    18.765
new_n1704.in[1] (.names)                                         0.337    19.101
new_n1704.out[0] (.names)                                        0.261    19.362
new_n1703.in[0] (.names)                                         0.100    19.462
new_n1703.out[0] (.names)                                        0.235    19.697
new_n1702.in[3] (.names)                                         0.335    20.032
new_n1702.out[0] (.names)                                        0.261    20.293
n1190.in[2] (.names)                                             0.335    20.628
n1190.out[0] (.names)                                            0.235    20.863
$sdffe~3^Q~23.D[0] (.latch)                                      0.000    20.863
data arrival time                                                         20.863

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -20.863
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.886


#Path 9
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~25.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[23] (multiply)                                    1.523     2.651
$mul~15[0].a[23] (multiply)                                      2.851     5.501
$mul~15[0].out[23] (multiply)                                    1.523     7.024
$mul~16[0].a[23] (multiply)                                      2.838     9.863
$mul~16[0].out[2] (multiply)                                     1.523    11.386
new_n1589.in[4] (.names)                                         2.380    13.765
new_n1589.out[0] (.names)                                        0.261    14.026
new_n1597.in[1] (.names)                                         0.100    14.126
new_n1597.out[0] (.names)                                        0.261    14.387
new_n1609.in[1] (.names)                                         0.100    14.487
new_n1609.out[0] (.names)                                        0.261    14.748
new_n1618.in[2] (.names)                                         0.481    15.229
new_n1618.out[0] (.names)                                        0.261    15.490
new_n1627_1.in[0] (.names)                                       0.466    15.956
new_n1627_1.out[0] (.names)                                      0.235    16.191
new_n1645.in[1] (.names)                                         0.479    16.670
new_n1645.out[0] (.names)                                        0.261    16.931
new_n1657.in[0] (.names)                                         0.476    17.407
new_n1657.out[0] (.names)                                        0.261    17.668
new_n1674.in[1] (.names)                                         0.475    18.143
new_n1674.out[0] (.names)                                        0.261    18.404
new_n1687.in[1] (.names)                                         0.100    18.504
new_n1687.out[0] (.names)                                        0.261    18.765
new_n1704.in[1] (.names)                                         0.337    19.101
new_n1704.out[0] (.names)                                        0.261    19.362
new_n1717.in[0] (.names)                                         0.478    19.840
new_n1717.out[0] (.names)                                        0.261    20.101
new_n1713.in[2] (.names)                                         0.100    20.201
new_n1713.out[0] (.names)                                        0.235    20.436
n1200.in[1] (.names)                                             0.100    20.536
n1200.out[0] (.names)                                            0.261    20.797
$sdffe~3^Q~25.D[0] (.latch)                                      0.000    20.797
data arrival time                                                         20.797

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~25.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -20.797
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.821


#Path 10
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~22.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[23] (multiply)                                    1.523     2.651
$mul~15[0].a[23] (multiply)                                      2.851     5.501
$mul~15[0].out[23] (multiply)                                    1.523     7.024
$mul~16[0].a[23] (multiply)                                      2.838     9.863
$mul~16[0].out[2] (multiply)                                     1.523    11.386
new_n1589.in[4] (.names)                                         2.380    13.765
new_n1589.out[0] (.names)                                        0.261    14.026
new_n1597.in[1] (.names)                                         0.100    14.126
new_n1597.out[0] (.names)                                        0.261    14.387
new_n1609.in[1] (.names)                                         0.100    14.487
new_n1609.out[0] (.names)                                        0.261    14.748
new_n1618.in[2] (.names)                                         0.481    15.229
new_n1618.out[0] (.names)                                        0.261    15.490
new_n1627_1.in[0] (.names)                                       0.466    15.956
new_n1627_1.out[0] (.names)                                      0.235    16.191
new_n1645.in[1] (.names)                                         0.479    16.670
new_n1645.out[0] (.names)                                        0.261    16.931
new_n1657.in[0] (.names)                                         0.476    17.407
new_n1657.out[0] (.names)                                        0.261    17.668
new_n1674.in[1] (.names)                                         0.475    18.143
new_n1674.out[0] (.names)                                        0.261    18.404
new_n1687.in[1] (.names)                                         0.100    18.504
new_n1687.out[0] (.names)                                        0.261    18.765
new_n1697.in[0] (.names)                                         0.337    19.101
new_n1697.out[0] (.names)                                        0.235    19.336
new_n1696.in[2] (.names)                                         0.478    19.814
new_n1696.out[0] (.names)                                        0.235    20.049
n1185.in[1] (.names)                                             0.100    20.149
n1185.out[0] (.names)                                            0.261    20.410
$sdffe~3^Q~22.D[0] (.latch)                                      0.000    20.410
data arrival time                                                         20.410

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -20.410
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.434


#Path 11
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~18.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[23] (multiply)                                    1.523     2.651
$mul~15[0].a[23] (multiply)                                      2.851     5.501
$mul~15[0].out[23] (multiply)                                    1.523     7.024
$mul~16[0].a[23] (multiply)                                      2.838     9.863
$mul~16[0].out[2] (multiply)                                     1.523    11.386
new_n1589.in[4] (.names)                                         2.380    13.765
new_n1589.out[0] (.names)                                        0.261    14.026
new_n1597.in[1] (.names)                                         0.100    14.126
new_n1597.out[0] (.names)                                        0.261    14.387
new_n1609.in[1] (.names)                                         0.100    14.487
new_n1609.out[0] (.names)                                        0.261    14.748
new_n1618.in[2] (.names)                                         0.481    15.229
new_n1618.out[0] (.names)                                        0.261    15.490
new_n1627_1.in[0] (.names)                                       0.466    15.956
new_n1627_1.out[0] (.names)                                      0.235    16.191
new_n1645.in[1] (.names)                                         0.479    16.670
new_n1645.out[0] (.names)                                        0.261    16.931
new_n1657.in[0] (.names)                                         0.476    17.407
new_n1657.out[0] (.names)                                        0.261    17.668
new_n1674.in[1] (.names)                                         0.475    18.143
new_n1674.out[0] (.names)                                        0.261    18.404
new_n1673.in[0] (.names)                                         0.100    18.504
new_n1673.out[0] (.names)                                        0.235    18.739
new_n1672.in[3] (.names)                                         0.482    19.221
new_n1672.out[0] (.names)                                        0.261    19.482
n1165.in[2] (.names)                                             0.608    20.090
n1165.out[0] (.names)                                            0.235    20.325
$sdffe~3^Q~18.D[0] (.latch)                                      0.000    20.325
data arrival time                                                         20.325

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~18.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -20.325
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.348


#Path 12
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~19.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[23] (multiply)                                    1.523     2.651
$mul~15[0].a[23] (multiply)                                      2.851     5.501
$mul~15[0].out[23] (multiply)                                    1.523     7.024
$mul~16[0].a[23] (multiply)                                      2.838     9.863
$mul~16[0].out[2] (multiply)                                     1.523    11.386
new_n1589.in[4] (.names)                                         2.380    13.765
new_n1589.out[0] (.names)                                        0.261    14.026
new_n1597.in[1] (.names)                                         0.100    14.126
new_n1597.out[0] (.names)                                        0.261    14.387
new_n1609.in[1] (.names)                                         0.100    14.487
new_n1609.out[0] (.names)                                        0.261    14.748
new_n1618.in[2] (.names)                                         0.481    15.229
new_n1618.out[0] (.names)                                        0.261    15.490
new_n1627_1.in[0] (.names)                                       0.466    15.956
new_n1627_1.out[0] (.names)                                      0.235    16.191
new_n1645.in[1] (.names)                                         0.479    16.670
new_n1645.out[0] (.names)                                        0.261    16.931
new_n1657.in[0] (.names)                                         0.476    17.407
new_n1657.out[0] (.names)                                        0.261    17.668
new_n1674.in[1] (.names)                                         0.475    18.143
new_n1674.out[0] (.names)                                        0.261    18.404
new_n1673.in[0] (.names)                                         0.100    18.504
new_n1673.out[0] (.names)                                        0.235    18.739
new_n1680.in[1] (.names)                                         0.336    19.074
new_n1680.out[0] (.names)                                        0.235    19.309
new_n1679.in[1] (.names)                                         0.100    19.409
new_n1679.out[0] (.names)                                        0.261    19.670
n1170.in[2] (.names)                                             0.332    20.003
n1170.out[0] (.names)                                            0.235    20.238
$sdffe~3^Q~19.D[0] (.latch)                                      0.000    20.238
data arrival time                                                         20.238

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~19.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -20.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.261


#Path 13
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~21.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[23] (multiply)                                    1.523     2.651
$mul~15[0].a[23] (multiply)                                      2.851     5.501
$mul~15[0].out[23] (multiply)                                    1.523     7.024
$mul~16[0].a[23] (multiply)                                      2.838     9.863
$mul~16[0].out[2] (multiply)                                     1.523    11.386
new_n1589.in[4] (.names)                                         2.380    13.765
new_n1589.out[0] (.names)                                        0.261    14.026
new_n1597.in[1] (.names)                                         0.100    14.126
new_n1597.out[0] (.names)                                        0.261    14.387
new_n1609.in[1] (.names)                                         0.100    14.487
new_n1609.out[0] (.names)                                        0.261    14.748
new_n1618.in[2] (.names)                                         0.481    15.229
new_n1618.out[0] (.names)                                        0.261    15.490
new_n1627_1.in[0] (.names)                                       0.466    15.956
new_n1627_1.out[0] (.names)                                      0.235    16.191
new_n1645.in[1] (.names)                                         0.479    16.670
new_n1645.out[0] (.names)                                        0.261    16.931
new_n1657.in[0] (.names)                                         0.476    17.407
new_n1657.out[0] (.names)                                        0.261    17.668
new_n1674.in[1] (.names)                                         0.475    18.143
new_n1674.out[0] (.names)                                        0.261    18.404
new_n1687.in[1] (.names)                                         0.100    18.504
new_n1687.out[0] (.names)                                        0.261    18.765
new_n1690.in[0] (.names)                                         0.337    19.101
new_n1690.out[0] (.names)                                        0.235    19.336
n1180.in[1] (.names)                                             0.338    19.674
n1180.out[0] (.names)                                            0.261    19.935
$sdffe~3^Q~21.D[0] (.latch)                                      0.000    19.935
data arrival time                                                         19.935

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~21.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -19.935
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.959


#Path 14
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~20.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[23] (multiply)                                    1.523     2.651
$mul~15[0].a[23] (multiply)                                      2.851     5.501
$mul~15[0].out[23] (multiply)                                    1.523     7.024
$mul~16[0].a[23] (multiply)                                      2.838     9.863
$mul~16[0].out[2] (multiply)                                     1.523    11.386
new_n1589.in[4] (.names)                                         2.380    13.765
new_n1589.out[0] (.names)                                        0.261    14.026
new_n1597.in[1] (.names)                                         0.100    14.126
new_n1597.out[0] (.names)                                        0.261    14.387
new_n1609.in[1] (.names)                                         0.100    14.487
new_n1609.out[0] (.names)                                        0.261    14.748
new_n1618.in[2] (.names)                                         0.481    15.229
new_n1618.out[0] (.names)                                        0.261    15.490
new_n1627_1.in[0] (.names)                                       0.466    15.956
new_n1627_1.out[0] (.names)                                      0.235    16.191
new_n1645.in[1] (.names)                                         0.479    16.670
new_n1645.out[0] (.names)                                        0.261    16.931
new_n1657.in[0] (.names)                                         0.476    17.407
new_n1657.out[0] (.names)                                        0.261    17.668
new_n1674.in[1] (.names)                                         0.475    18.143
new_n1674.out[0] (.names)                                        0.261    18.404
new_n1687.in[1] (.names)                                         0.100    18.504
new_n1687.out[0] (.names)                                        0.261    18.765
new_n1683.in[3] (.names)                                         0.337    19.101
new_n1683.out[0] (.names)                                        0.261    19.362
n1175.in[2] (.names)                                             0.100    19.462
n1175.out[0] (.names)                                            0.235    19.697
$sdffe~3^Q~20.D[0] (.latch)                                      0.000    19.697
data arrival time                                                         19.697

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~20.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -19.697
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.721


#Path 15
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~17.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[23] (multiply)                                    1.523     2.651
$mul~15[0].a[23] (multiply)                                      2.851     5.501
$mul~15[0].out[23] (multiply)                                    1.523     7.024
$mul~16[0].a[23] (multiply)                                      2.838     9.863
$mul~16[0].out[2] (multiply)                                     1.523    11.386
new_n1589.in[4] (.names)                                         2.380    13.765
new_n1589.out[0] (.names)                                        0.261    14.026
new_n1597.in[1] (.names)                                         0.100    14.126
new_n1597.out[0] (.names)                                        0.261    14.387
new_n1609.in[1] (.names)                                         0.100    14.487
new_n1609.out[0] (.names)                                        0.261    14.748
new_n1618.in[2] (.names)                                         0.481    15.229
new_n1618.out[0] (.names)                                        0.261    15.490
new_n1627_1.in[0] (.names)                                       0.466    15.956
new_n1627_1.out[0] (.names)                                      0.235    16.191
new_n1645.in[1] (.names)                                         0.479    16.670
new_n1645.out[0] (.names)                                        0.261    16.931
new_n1657.in[0] (.names)                                         0.476    17.407
new_n1657.out[0] (.names)                                        0.261    17.668
new_n1661.in[1] (.names)                                         0.100    17.768
new_n1661.out[0] (.names)                                        0.235    18.003
new_n1667.in[0] (.names)                                         0.337    18.340
new_n1667.out[0] (.names)                                        0.235    18.575
n1160.in[1] (.names)                                             0.329    18.904
n1160.out[0] (.names)                                            0.261    19.165
$sdffe~3^Q~17.D[0] (.latch)                                      0.000    19.165
data arrival time                                                         19.165

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -19.165
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.188


#Path 16
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~16.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[23] (multiply)                                    1.523     2.651
$mul~15[0].a[23] (multiply)                                      2.851     5.501
$mul~15[0].out[23] (multiply)                                    1.523     7.024
$mul~16[0].a[23] (multiply)                                      2.838     9.863
$mul~16[0].out[2] (multiply)                                     1.523    11.386
new_n1589.in[4] (.names)                                         2.380    13.765
new_n1589.out[0] (.names)                                        0.261    14.026
new_n1597.in[1] (.names)                                         0.100    14.126
new_n1597.out[0] (.names)                                        0.261    14.387
new_n1609.in[1] (.names)                                         0.100    14.487
new_n1609.out[0] (.names)                                        0.261    14.748
new_n1618.in[2] (.names)                                         0.481    15.229
new_n1618.out[0] (.names)                                        0.261    15.490
new_n1627_1.in[0] (.names)                                       0.466    15.956
new_n1627_1.out[0] (.names)                                      0.235    16.191
new_n1645.in[1] (.names)                                         0.479    16.670
new_n1645.out[0] (.names)                                        0.261    16.931
new_n1657.in[0] (.names)                                         0.476    17.407
new_n1657.out[0] (.names)                                        0.261    17.668
new_n1661.in[1] (.names)                                         0.100    17.768
new_n1661.out[0] (.names)                                        0.235    18.003
new_n1660.in[0] (.names)                                         0.337    18.340
new_n1660.out[0] (.names)                                        0.235    18.575
n1155.in[1] (.names)                                             0.100    18.675
n1155.out[0] (.names)                                            0.261    18.936
$sdffe~3^Q~16.D[0] (.latch)                                      0.000    18.936
data arrival time                                                         18.936

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -18.936
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.959


#Path 17
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~14.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[23] (multiply)                                    1.523     2.651
$mul~15[0].a[23] (multiply)                                      2.851     5.501
$mul~15[0].out[23] (multiply)                                    1.523     7.024
$mul~16[0].a[23] (multiply)                                      2.838     9.863
$mul~16[0].out[2] (multiply)                                     1.523    11.386
new_n1589.in[4] (.names)                                         2.380    13.765
new_n1589.out[0] (.names)                                        0.261    14.026
new_n1597.in[1] (.names)                                         0.100    14.126
new_n1597.out[0] (.names)                                        0.261    14.387
new_n1609.in[1] (.names)                                         0.100    14.487
new_n1609.out[0] (.names)                                        0.261    14.748
new_n1618.in[2] (.names)                                         0.481    15.229
new_n1618.out[0] (.names)                                        0.261    15.490
new_n1627_1.in[0] (.names)                                       0.466    15.956
new_n1627_1.out[0] (.names)                                      0.235    16.191
new_n1645.in[1] (.names)                                         0.479    16.670
new_n1645.out[0] (.names)                                        0.261    16.931
new_n1644_1.in[0] (.names)                                       0.340    17.271
new_n1644_1.out[0] (.names)                                      0.235    17.506
new_n1650.in[0] (.names)                                         0.485    17.991
new_n1650.out[0] (.names)                                        0.235    18.226
n1145.in[1] (.names)                                             0.340    18.566
n1145.out[0] (.names)                                            0.261    18.827
$sdffe~3^Q~14.D[0] (.latch)                                      0.000    18.827
data arrival time                                                         18.827

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~14.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -18.827
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.851


#Path 18
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~13.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[23] (multiply)                                    1.523     2.651
$mul~15[0].a[23] (multiply)                                      2.851     5.501
$mul~15[0].out[23] (multiply)                                    1.523     7.024
$mul~16[0].a[23] (multiply)                                      2.838     9.863
$mul~16[0].out[2] (multiply)                                     1.523    11.386
new_n1589.in[4] (.names)                                         2.380    13.765
new_n1589.out[0] (.names)                                        0.261    14.026
new_n1597.in[1] (.names)                                         0.100    14.126
new_n1597.out[0] (.names)                                        0.261    14.387
new_n1609.in[1] (.names)                                         0.100    14.487
new_n1609.out[0] (.names)                                        0.261    14.748
new_n1618.in[2] (.names)                                         0.481    15.229
new_n1618.out[0] (.names)                                        0.261    15.490
new_n1627_1.in[0] (.names)                                       0.466    15.956
new_n1627_1.out[0] (.names)                                      0.235    16.191
new_n1645.in[1] (.names)                                         0.479    16.670
new_n1645.out[0] (.names)                                        0.261    16.931
new_n1644_1.in[0] (.names)                                       0.340    17.271
new_n1644_1.out[0] (.names)                                      0.235    17.506
new_n1643_1.in[3] (.names)                                       0.485    17.991
new_n1643_1.out[0] (.names)                                      0.261    18.252
n1140.in[2] (.names)                                             0.338    18.590
n1140.out[0] (.names)                                            0.235    18.825
$sdffe~3^Q~13.D[0] (.latch)                                      0.000    18.825
data arrival time                                                         18.825

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~13.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -18.825
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.848


#Path 19
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~15.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[23] (multiply)                                    1.523     2.651
$mul~15[0].a[23] (multiply)                                      2.851     5.501
$mul~15[0].out[23] (multiply)                                    1.523     7.024
$mul~16[0].a[23] (multiply)                                      2.838     9.863
$mul~16[0].out[2] (multiply)                                     1.523    11.386
new_n1589.in[4] (.names)                                         2.380    13.765
new_n1589.out[0] (.names)                                        0.261    14.026
new_n1597.in[1] (.names)                                         0.100    14.126
new_n1597.out[0] (.names)                                        0.261    14.387
new_n1609.in[1] (.names)                                         0.100    14.487
new_n1609.out[0] (.names)                                        0.261    14.748
new_n1618.in[2] (.names)                                         0.481    15.229
new_n1618.out[0] (.names)                                        0.261    15.490
new_n1627_1.in[0] (.names)                                       0.466    15.956
new_n1627_1.out[0] (.names)                                      0.235    16.191
new_n1645.in[1] (.names)                                         0.479    16.670
new_n1645.out[0] (.names)                                        0.261    16.931
new_n1657.in[0] (.names)                                         0.476    17.407
new_n1657.out[0] (.names)                                        0.261    17.668
new_n1654.in[2] (.names)                                         0.100    17.768
new_n1654.out[0] (.names)                                        0.235    18.003
n1150.in[1] (.names)                                             0.100    18.103
n1150.out[0] (.names)                                            0.261    18.364
$sdffe~3^Q~15.D[0] (.latch)                                      0.000    18.364
data arrival time                                                         18.364

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~15.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -18.364
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -18.387


#Path 20
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~11.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[23] (multiply)                                    1.523     2.651
$mul~15[0].a[23] (multiply)                                      2.851     5.501
$mul~15[0].out[23] (multiply)                                    1.523     7.024
$mul~16[0].a[23] (multiply)                                      2.838     9.863
$mul~16[0].out[2] (multiply)                                     1.523    11.386
new_n1589.in[4] (.names)                                         2.380    13.765
new_n1589.out[0] (.names)                                        0.261    14.026
new_n1597.in[1] (.names)                                         0.100    14.126
new_n1597.out[0] (.names)                                        0.261    14.387
new_n1609.in[1] (.names)                                         0.100    14.487
new_n1609.out[0] (.names)                                        0.261    14.748
new_n1618.in[2] (.names)                                         0.481    15.229
new_n1618.out[0] (.names)                                        0.261    15.490
new_n1627_1.in[0] (.names)                                       0.466    15.956
new_n1627_1.out[0] (.names)                                      0.235    16.191
new_n1631_1.in[1] (.names)                                       0.100    16.291
new_n1631_1.out[0] (.names)                                      0.235    16.526
new_n1630.in[2] (.names)                                         0.336    16.862
new_n1630.out[0] (.names)                                        0.235    17.097
n1130.in[1] (.names)                                             0.100    17.197
n1130.out[0] (.names)                                            0.261    17.458
$sdffe~3^Q~11.D[0] (.latch)                                      0.000    17.458
data arrival time                                                         17.458

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~11.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.458
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.482


#Path 21
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~12.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[23] (multiply)                                    1.523     2.651
$mul~15[0].a[23] (multiply)                                      2.851     5.501
$mul~15[0].out[23] (multiply)                                    1.523     7.024
$mul~16[0].a[23] (multiply)                                      2.838     9.863
$mul~16[0].out[2] (multiply)                                     1.523    11.386
new_n1589.in[4] (.names)                                         2.380    13.765
new_n1589.out[0] (.names)                                        0.261    14.026
new_n1597.in[1] (.names)                                         0.100    14.126
new_n1597.out[0] (.names)                                        0.261    14.387
new_n1609.in[1] (.names)                                         0.100    14.487
new_n1609.out[0] (.names)                                        0.261    14.748
new_n1618.in[2] (.names)                                         0.481    15.229
new_n1618.out[0] (.names)                                        0.261    15.490
new_n1627_1.in[0] (.names)                                       0.466    15.956
new_n1627_1.out[0] (.names)                                      0.235    16.191
new_n1631_1.in[1] (.names)                                       0.100    16.291
new_n1631_1.out[0] (.names)                                      0.235    16.526
new_n1638.in[0] (.names)                                         0.100    16.626
new_n1638.out[0] (.names)                                        0.235    16.861
n1135.in[1] (.names)                                             0.332    17.194
n1135.out[0] (.names)                                            0.261    17.455
$sdffe~3^Q~12.D[0] (.latch)                                      0.000    17.455
data arrival time                                                         17.455

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~12.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -17.455
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -17.478


#Path 22
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~10.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[23] (multiply)                                    1.523     2.651
$mul~15[0].a[23] (multiply)                                      2.851     5.501
$mul~15[0].out[23] (multiply)                                    1.523     7.024
$mul~16[0].a[23] (multiply)                                      2.838     9.863
$mul~16[0].out[2] (multiply)                                     1.523    11.386
new_n1589.in[4] (.names)                                         2.380    13.765
new_n1589.out[0] (.names)                                        0.261    14.026
new_n1597.in[1] (.names)                                         0.100    14.126
new_n1597.out[0] (.names)                                        0.261    14.387
new_n1609.in[1] (.names)                                         0.100    14.487
new_n1609.out[0] (.names)                                        0.261    14.748
new_n1618.in[2] (.names)                                         0.481    15.229
new_n1618.out[0] (.names)                                        0.261    15.490
new_n1627_1.in[0] (.names)                                       0.466    15.956
new_n1627_1.out[0] (.names)                                      0.235    16.191
new_n1624_1.in[3] (.names)                                       0.100    16.291
new_n1624_1.out[0] (.names)                                      0.261    16.552
n1125.in[2] (.names)                                             0.100    16.652
n1125.out[0] (.names)                                            0.235    16.887
$sdffe~3^Q~10.D[0] (.latch)                                      0.000    16.887
data arrival time                                                         16.887

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~10.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -16.887
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.911


#Path 23
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~9.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[23] (multiply)                                    1.523     2.651
$mul~15[0].a[23] (multiply)                                      2.851     5.501
$mul~15[0].out[23] (multiply)                                    1.523     7.024
$mul~16[0].a[23] (multiply)                                      2.838     9.863
$mul~16[0].out[2] (multiply)                                     1.523    11.386
new_n1589.in[4] (.names)                                         2.380    13.765
new_n1589.out[0] (.names)                                        0.261    14.026
new_n1597.in[1] (.names)                                         0.100    14.126
new_n1597.out[0] (.names)                                        0.261    14.387
new_n1609.in[1] (.names)                                         0.100    14.487
new_n1609.out[0] (.names)                                        0.261    14.748
new_n1618.in[2] (.names)                                         0.481    15.229
new_n1618.out[0] (.names)                                        0.261    15.490
new_n1621.in[1] (.names)                                         0.466    15.956
new_n1621.out[0] (.names)                                        0.235    16.191
n1120.in[1] (.names)                                             0.338    16.529
n1120.out[0] (.names)                                            0.261    16.790
$sdffe~3^Q~9.D[0] (.latch)                                       0.000    16.790
data arrival time                                                         16.790

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -16.790
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.814


#Path 24
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~8.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[23] (multiply)                                    1.523     2.651
$mul~15[0].a[23] (multiply)                                      2.851     5.501
$mul~15[0].out[23] (multiply)                                    1.523     7.024
$mul~16[0].a[23] (multiply)                                      2.838     9.863
$mul~16[0].out[2] (multiply)                                     1.523    11.386
new_n1589.in[4] (.names)                                         2.380    13.765
new_n1589.out[0] (.names)                                        0.261    14.026
new_n1597.in[1] (.names)                                         0.100    14.126
new_n1597.out[0] (.names)                                        0.261    14.387
new_n1609.in[1] (.names)                                         0.100    14.487
new_n1609.out[0] (.names)                                        0.261    14.748
new_n1618.in[2] (.names)                                         0.481    15.229
new_n1618.out[0] (.names)                                        0.261    15.490
new_n1615_1.in[2] (.names)                                       0.466    15.956
new_n1615_1.out[0] (.names)                                      0.235    16.191
n1115.in[1] (.names)                                             0.337    16.528
n1115.out[0] (.names)                                            0.261    16.789
$sdffe~3^Q~8.D[0] (.latch)                                       0.000    16.789
data arrival time                                                         16.789

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -16.789
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.813


#Path 25
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~7.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[23] (multiply)                                    1.523     2.651
$mul~15[0].a[23] (multiply)                                      2.851     5.501
$mul~15[0].out[23] (multiply)                                    1.523     7.024
$mul~16[0].a[23] (multiply)                                      2.838     9.863
$mul~16[0].out[2] (multiply)                                     1.523    11.386
new_n1594.in[1] (.names)                                         2.380    13.765
new_n1594.out[0] (.names)                                        0.261    14.026
new_n1606.in[0] (.names)                                         0.338    14.364
new_n1606.out[0] (.names)                                        0.261    14.625
new_n1605.in[0] (.names)                                         0.100    14.725
new_n1605.out[0] (.names)                                        0.235    14.960
new_n1611_1.in[0] (.names)                                       0.480    15.440
new_n1611_1.out[0] (.names)                                      0.261    15.701
n1110.in[1] (.names)                                             0.309    16.010
n1110.out[0] (.names)                                            0.261    16.271
$sdffe~3^Q~7.D[0] (.latch)                                       0.000    16.271
data arrival time                                                         16.271

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~7.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -16.271
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -16.294


#Path 26
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~5.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[23] (multiply)                                    1.523     2.651
$mul~15[0].a[23] (multiply)                                      2.851     5.501
$mul~15[0].out[23] (multiply)                                    1.523     7.024
$mul~16[0].a[23] (multiply)                                      2.838     9.863
$mul~16[0].out[2] (multiply)                                     1.523    11.386
new_n1589.in[4] (.names)                                         2.380    13.765
new_n1589.out[0] (.names)                                        0.261    14.026
new_n1597.in[1] (.names)                                         0.100    14.126
new_n1597.out[0] (.names)                                        0.261    14.387
new_n1600_1.in[0] (.names)                                       0.617    15.004
new_n1600_1.out[0] (.names)                                      0.261    15.265
n1100.in[1] (.names)                                             0.336    15.601
n1100.out[0] (.names)                                            0.261    15.862
$sdffe~3^Q~5.D[0] (.latch)                                       0.000    15.862
data arrival time                                                         15.862

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~5.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -15.862
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.885


#Path 27
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~6.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[23] (multiply)                                    1.523     2.651
$mul~15[0].a[23] (multiply)                                      2.851     5.501
$mul~15[0].out[23] (multiply)                                    1.523     7.024
$mul~16[0].a[23] (multiply)                                      2.838     9.863
$mul~16[0].out[2] (multiply)                                     1.523    11.386
new_n1589.in[4] (.names)                                         2.380    13.765
new_n1589.out[0] (.names)                                        0.261    14.026
new_n1597.in[1] (.names)                                         0.100    14.126
new_n1597.out[0] (.names)                                        0.261    14.387
new_n1609.in[1] (.names)                                         0.100    14.487
new_n1609.out[0] (.names)                                        0.261    14.748
new_n1604_1.in[1] (.names)                                       0.481    15.229
new_n1604_1.out[0] (.names)                                      0.235    15.464
n1105.in[1] (.names)                                             0.100    15.564
n1105.out[0] (.names)                                            0.261    15.825
$sdffe~3^Q~6.D[0] (.latch)                                       0.000    15.825
data arrival time                                                         15.825

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~6.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -15.825
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.849


#Path 28
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~4.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[23] (multiply)                                    1.523     2.651
$mul~15[0].a[23] (multiply)                                      2.851     5.501
$mul~15[0].out[23] (multiply)                                    1.523     7.024
$mul~16[0].a[23] (multiply)                                      2.838     9.863
$mul~16[0].out[2] (multiply)                                     1.523    11.386
new_n1589.in[4] (.names)                                         2.380    13.765
new_n1589.out[0] (.names)                                        0.261    14.026
new_n1597.in[1] (.names)                                         0.100    14.126
new_n1597.out[0] (.names)                                        0.261    14.387
new_n1596_1.in[0] (.names)                                       0.617    15.004
new_n1596_1.out[0] (.names)                                      0.235    15.239
n1095.in[1] (.names)                                             0.311    15.550
n1095.out[0] (.names)                                            0.261    15.811
$sdffe~3^Q~4.D[0] (.latch)                                       0.000    15.811
data arrival time                                                         15.811

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~4.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -15.811
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.834


#Path 29
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~2.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[23] (multiply)                                    1.523     2.651
$mul~15[0].a[23] (multiply)                                      2.851     5.501
$mul~15[0].out[23] (multiply)                                    1.523     7.024
$mul~16[0].a[23] (multiply)                                      2.838     9.863
$mul~16[0].out[1] (multiply)                                     1.523    11.386
new_n1590.in[4] (.names)                                         2.374    13.760
new_n1590.out[0] (.names)                                        0.261    14.021
new_n1588_1.in[1] (.names)                                       0.619    14.640
new_n1588_1.out[0] (.names)                                      0.235    14.875
n1085.in[1] (.names)                                             0.479    15.354
n1085.out[0] (.names)                                            0.261    15.615
$sdffe~3^Q~2.D[0] (.latch)                                       0.000    15.615
data arrival time                                                         15.615

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~2.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -15.615
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.638


#Path 30
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[23] (multiply)                                    1.523     2.651
$mul~15[0].a[23] (multiply)                                      2.851     5.501
$mul~15[0].out[23] (multiply)                                    1.523     7.024
$mul~16[0].a[23] (multiply)                                      2.838     9.863
$mul~16[0].out[1] (multiply)                                     1.523    11.386
new_n1590.in[4] (.names)                                         2.374    13.760
new_n1590.out[0] (.names)                                        0.261    14.021
new_n1592_1.in[1] (.names)                                       0.619    14.640
new_n1592_1.out[0] (.names)                                      0.261    14.901
n1090.in[1] (.names)                                             0.338    15.239
n1090.out[0] (.names)                                            0.261    15.500
$sdffe~3^Q~3.D[0] (.latch)                                       0.000    15.500
data arrival time                                                         15.500

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~3.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -15.500
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -15.523


#Path 31
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[23] (multiply)                                    1.523     2.651
$mul~15[0].a[23] (multiply)                                      2.851     5.501
$mul~15[0].out[23] (multiply)                                    1.523     7.024
$mul~16[0].a[23] (multiply)                                      2.838     9.863
$mul~16[0].out[0] (multiply)                                     1.523    11.386
new_n1584_1.in[2] (.names)                                       2.522    13.907
new_n1584_1.out[0] (.names)                                      0.261    14.168
n1075.in[2] (.names)                                             0.468    14.636
n1075.out[0] (.names)                                            0.235    14.871
$sdffe~3^Q~0.D[0] (.latch)                                       0.000    14.871
data arrival time                                                         14.871

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -14.871
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -14.895


#Path 32
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~1.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[23] (multiply)                                    1.523     2.651
$mul~15[0].a[23] (multiply)                                      2.851     5.501
$mul~15[0].out[23] (multiply)                                    1.523     7.024
$mul~16[0].a[23] (multiply)                                      2.838     9.863
$mul~16[0].out[0] (multiply)                                     1.523    11.386
new_n1586.in[1] (.names)                                         2.522    13.907
new_n1586.out[0] (.names)                                        0.261    14.168
n1080.in[1] (.names)                                             0.338    14.506
n1080.out[0] (.names)                                            0.261    14.767
$sdffe~3^Q~1.D[0] (.latch)                                       0.000    14.767
data arrival time                                                         14.767

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~1.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -14.767
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -14.791


#Path 33
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~30.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[1] (multiply)                                     1.523     2.651
new_n1792.in[0] (.names)                                         2.646     5.297
new_n1792.out[0] (.names)                                        0.261     5.558
new_n1797.in[0] (.names)                                         0.100     5.658
new_n1797.out[0] (.names)                                        0.235     5.893
new_n1802.in[0] (.names)                                         0.100     5.993
new_n1802.out[0] (.names)                                        0.235     6.228
new_n1807.in[0] (.names)                                         0.100     6.328
new_n1807.out[0] (.names)                                        0.235     6.563
new_n1810.in[0] (.names)                                         0.403     6.966
new_n1810.out[0] (.names)                                        0.235     7.201
new_n1818.in[0] (.names)                                         0.485     7.686
new_n1818.out[0] (.names)                                        0.261     7.947
new_n1826.in[2] (.names)                                         0.100     8.047
new_n1826.out[0] (.names)                                        0.261     8.308
new_n1832.in[0] (.names)                                         0.100     8.408
new_n1832.out[0] (.names)                                        0.235     8.643
new_n1842.in[0] (.names)                                         0.430     9.073
new_n1842.out[0] (.names)                                        0.261     9.334
new_n1849.in[5] (.names)                                         0.100     9.434
new_n1849.out[0] (.names)                                        0.261     9.695
new_n1857.in[0] (.names)                                         0.100     9.795
new_n1857.out[0] (.names)                                        0.261    10.056
new_n1865.in[2] (.names)                                         0.100    10.156
new_n1865.out[0] (.names)                                        0.261    10.417
new_n1870.in[0] (.names)                                         0.611    11.028
new_n1870.out[0] (.names)                                        0.235    11.263
new_n1872.in[0] (.names)                                         0.100    11.363
new_n1872.out[0] (.names)                                        0.261    11.624
n1513.in[4] (.names)                                             0.100    11.724
n1513.out[0] (.names)                                            0.261    11.985
$sdffe~4^Q~30.D[0] (.latch)                                      0.000    11.985
data arrival time                                                         11.985

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~30.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.985
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.009


#Path 34
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~31.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[1] (multiply)                                     1.523     2.651
new_n1792.in[0] (.names)                                         2.646     5.297
new_n1792.out[0] (.names)                                        0.261     5.558
new_n1797.in[0] (.names)                                         0.100     5.658
new_n1797.out[0] (.names)                                        0.235     5.893
new_n1802.in[0] (.names)                                         0.100     5.993
new_n1802.out[0] (.names)                                        0.235     6.228
new_n1807.in[0] (.names)                                         0.100     6.328
new_n1807.out[0] (.names)                                        0.235     6.563
new_n1810.in[0] (.names)                                         0.403     6.966
new_n1810.out[0] (.names)                                        0.235     7.201
new_n1818.in[0] (.names)                                         0.485     7.686
new_n1818.out[0] (.names)                                        0.261     7.947
new_n1826.in[2] (.names)                                         0.100     8.047
new_n1826.out[0] (.names)                                        0.261     8.308
new_n1832.in[0] (.names)                                         0.100     8.408
new_n1832.out[0] (.names)                                        0.235     8.643
new_n1842.in[0] (.names)                                         0.430     9.073
new_n1842.out[0] (.names)                                        0.261     9.334
new_n1849.in[5] (.names)                                         0.100     9.434
new_n1849.out[0] (.names)                                        0.261     9.695
new_n1857.in[0] (.names)                                         0.100     9.795
new_n1857.out[0] (.names)                                        0.261    10.056
new_n1865.in[2] (.names)                                         0.100    10.156
new_n1865.out[0] (.names)                                        0.261    10.417
new_n1870.in[0] (.names)                                         0.611    11.028
new_n1870.out[0] (.names)                                        0.235    11.263
new_n1874.in[0] (.names)                                         0.100    11.363
new_n1874.out[0] (.names)                                        0.235    11.598
n1518.in[2] (.names)                                             0.100    11.698
n1518.out[0] (.names)                                            0.261    11.959
$sdffe~4^Q~31.D[0] (.latch)                                      0.000    11.959
data arrival time                                                         11.959

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~31.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.959
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.983


#Path 35
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~29.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[1] (multiply)                                     1.523     2.651
new_n1792.in[0] (.names)                                         2.646     5.297
new_n1792.out[0] (.names)                                        0.261     5.558
new_n1797.in[0] (.names)                                         0.100     5.658
new_n1797.out[0] (.names)                                        0.235     5.893
new_n1802.in[0] (.names)                                         0.100     5.993
new_n1802.out[0] (.names)                                        0.235     6.228
new_n1807.in[0] (.names)                                         0.100     6.328
new_n1807.out[0] (.names)                                        0.235     6.563
new_n1810.in[0] (.names)                                         0.403     6.966
new_n1810.out[0] (.names)                                        0.235     7.201
new_n1818.in[0] (.names)                                         0.485     7.686
new_n1818.out[0] (.names)                                        0.261     7.947
new_n1826.in[2] (.names)                                         0.100     8.047
new_n1826.out[0] (.names)                                        0.261     8.308
new_n1832.in[0] (.names)                                         0.100     8.408
new_n1832.out[0] (.names)                                        0.235     8.643
new_n1842.in[0] (.names)                                         0.430     9.073
new_n1842.out[0] (.names)                                        0.261     9.334
new_n1849.in[5] (.names)                                         0.100     9.434
new_n1849.out[0] (.names)                                        0.261     9.695
new_n1857.in[0] (.names)                                         0.100     9.795
new_n1857.out[0] (.names)                                        0.261    10.056
new_n1865.in[2] (.names)                                         0.100    10.156
new_n1865.out[0] (.names)                                        0.261    10.417
new_n1870.in[0] (.names)                                         0.611    11.028
new_n1870.out[0] (.names)                                        0.235    11.263
new_n1869.in[1] (.names)                                         0.100    11.363
new_n1869.out[0] (.names)                                        0.261    11.624
n1508.in[2] (.names)                                             0.100    11.724
n1508.out[0] (.names)                                            0.235    11.959
$sdffe~4^Q~29.D[0] (.latch)                                      0.000    11.959
data arrival time                                                         11.959

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~29.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.959
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.983


#Path 36
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~27.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[1] (multiply)                                     1.523     2.651
new_n1792.in[0] (.names)                                         2.646     5.297
new_n1792.out[0] (.names)                                        0.261     5.558
new_n1797.in[0] (.names)                                         0.100     5.658
new_n1797.out[0] (.names)                                        0.235     5.893
new_n1802.in[0] (.names)                                         0.100     5.993
new_n1802.out[0] (.names)                                        0.235     6.228
new_n1807.in[0] (.names)                                         0.100     6.328
new_n1807.out[0] (.names)                                        0.235     6.563
new_n1810.in[0] (.names)                                         0.403     6.966
new_n1810.out[0] (.names)                                        0.235     7.201
new_n1818.in[0] (.names)                                         0.485     7.686
new_n1818.out[0] (.names)                                        0.261     7.947
new_n1826.in[2] (.names)                                         0.100     8.047
new_n1826.out[0] (.names)                                        0.261     8.308
new_n1832.in[0] (.names)                                         0.100     8.408
new_n1832.out[0] (.names)                                        0.235     8.643
new_n1842.in[0] (.names)                                         0.430     9.073
new_n1842.out[0] (.names)                                        0.261     9.334
new_n1849.in[5] (.names)                                         0.100     9.434
new_n1849.out[0] (.names)                                        0.261     9.695
new_n1857.in[0] (.names)                                         0.100     9.795
new_n1857.out[0] (.names)                                        0.261    10.056
new_n1865.in[2] (.names)                                         0.100    10.156
new_n1865.out[0] (.names)                                        0.261    10.417
new_n1864.in[0] (.names)                                         0.611    11.028
new_n1864.out[0] (.names)                                        0.235    11.263
n1498.in[1] (.names)                                             0.100    11.363
n1498.out[0] (.names)                                            0.261    11.624
$sdffe~4^Q~27.D[0] (.latch)                                      0.000    11.624
data arrival time                                                         11.624

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~27.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.624
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.648


#Path 37
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~28.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[1] (multiply)                                     1.523     2.651
new_n1792.in[0] (.names)                                         2.646     5.297
new_n1792.out[0] (.names)                                        0.261     5.558
new_n1797.in[0] (.names)                                         0.100     5.658
new_n1797.out[0] (.names)                                        0.235     5.893
new_n1802.in[0] (.names)                                         0.100     5.993
new_n1802.out[0] (.names)                                        0.235     6.228
new_n1807.in[0] (.names)                                         0.100     6.328
new_n1807.out[0] (.names)                                        0.235     6.563
new_n1810.in[0] (.names)                                         0.403     6.966
new_n1810.out[0] (.names)                                        0.235     7.201
new_n1818.in[0] (.names)                                         0.485     7.686
new_n1818.out[0] (.names)                                        0.261     7.947
new_n1826.in[2] (.names)                                         0.100     8.047
new_n1826.out[0] (.names)                                        0.261     8.308
new_n1832.in[0] (.names)                                         0.100     8.408
new_n1832.out[0] (.names)                                        0.235     8.643
new_n1842.in[0] (.names)                                         0.430     9.073
new_n1842.out[0] (.names)                                        0.261     9.334
new_n1849.in[5] (.names)                                         0.100     9.434
new_n1849.out[0] (.names)                                        0.261     9.695
new_n1857.in[0] (.names)                                         0.100     9.795
new_n1857.out[0] (.names)                                        0.261    10.056
new_n1865.in[2] (.names)                                         0.100    10.156
new_n1865.out[0] (.names)                                        0.261    10.417
new_n1867.in[0] (.names)                                         0.611    11.028
new_n1867.out[0] (.names)                                        0.235    11.263
n1503.in[1] (.names)                                             0.100    11.363
n1503.out[0] (.names)                                            0.261    11.624
$sdffe~4^Q~28.D[0] (.latch)                                      0.000    11.624
data arrival time                                                         11.624

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~28.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.624
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.648


#Path 38
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~26.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[1] (multiply)                                     1.523     2.651
new_n1792.in[0] (.names)                                         2.646     5.297
new_n1792.out[0] (.names)                                        0.261     5.558
new_n1797.in[0] (.names)                                         0.100     5.658
new_n1797.out[0] (.names)                                        0.235     5.893
new_n1802.in[0] (.names)                                         0.100     5.993
new_n1802.out[0] (.names)                                        0.235     6.228
new_n1807.in[0] (.names)                                         0.100     6.328
new_n1807.out[0] (.names)                                        0.235     6.563
new_n1810.in[0] (.names)                                         0.403     6.966
new_n1810.out[0] (.names)                                        0.235     7.201
new_n1818.in[0] (.names)                                         0.485     7.686
new_n1818.out[0] (.names)                                        0.261     7.947
new_n1826.in[2] (.names)                                         0.100     8.047
new_n1826.out[0] (.names)                                        0.261     8.308
new_n1832.in[0] (.names)                                         0.100     8.408
new_n1832.out[0] (.names)                                        0.235     8.643
new_n1842.in[0] (.names)                                         0.430     9.073
new_n1842.out[0] (.names)                                        0.261     9.334
new_n1849.in[5] (.names)                                         0.100     9.434
new_n1849.out[0] (.names)                                        0.261     9.695
new_n1857.in[0] (.names)                                         0.100     9.795
new_n1857.out[0] (.names)                                        0.261    10.056
new_n1862.in[2] (.names)                                         0.100    10.156
new_n1862.out[0] (.names)                                        0.235    10.391
new_n1861.in[1] (.names)                                         0.289    10.680
new_n1861.out[0] (.names)                                        0.261    10.941
n1493.in[2] (.names)                                             0.332    11.274
n1493.out[0] (.names)                                            0.235    11.509
$sdffe~4^Q~26.D[0] (.latch)                                      0.000    11.509
data arrival time                                                         11.509

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~26.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.509
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.532


#Path 39
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~23.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[1] (multiply)                                     1.523     2.651
new_n1792.in[0] (.names)                                         2.646     5.297
new_n1792.out[0] (.names)                                        0.261     5.558
new_n1797.in[0] (.names)                                         0.100     5.658
new_n1797.out[0] (.names)                                        0.235     5.893
new_n1802.in[0] (.names)                                         0.100     5.993
new_n1802.out[0] (.names)                                        0.235     6.228
new_n1807.in[0] (.names)                                         0.100     6.328
new_n1807.out[0] (.names)                                        0.235     6.563
new_n1810.in[0] (.names)                                         0.403     6.966
new_n1810.out[0] (.names)                                        0.235     7.201
new_n1818.in[0] (.names)                                         0.485     7.686
new_n1818.out[0] (.names)                                        0.261     7.947
new_n1826.in[2] (.names)                                         0.100     8.047
new_n1826.out[0] (.names)                                        0.261     8.308
new_n1832.in[0] (.names)                                         0.100     8.408
new_n1832.out[0] (.names)                                        0.235     8.643
new_n1842.in[0] (.names)                                         0.430     9.073
new_n1842.out[0] (.names)                                        0.261     9.334
new_n1849.in[5] (.names)                                         0.100     9.434
new_n1849.out[0] (.names)                                        0.261     9.695
new_n1852.in[0] (.names)                                         0.340    10.035
new_n1852.out[0] (.names)                                        0.235    10.270
new_n1851.in[1] (.names)                                         0.100    10.370
new_n1851.out[0] (.names)                                        0.261    10.631
n1478.in[2] (.names)                                             0.338    10.969
n1478.out[0] (.names)                                            0.235    11.204
$sdffe~4^Q~23.D[0] (.latch)                                      0.000    11.204
data arrival time                                                         11.204

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~23.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -11.204
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -11.228


#Path 40
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~24.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[1] (multiply)                                     1.523     2.651
new_n1792.in[0] (.names)                                         2.646     5.297
new_n1792.out[0] (.names)                                        0.261     5.558
new_n1797.in[0] (.names)                                         0.100     5.658
new_n1797.out[0] (.names)                                        0.235     5.893
new_n1802.in[0] (.names)                                         0.100     5.993
new_n1802.out[0] (.names)                                        0.235     6.228
new_n1807.in[0] (.names)                                         0.100     6.328
new_n1807.out[0] (.names)                                        0.235     6.563
new_n1810.in[0] (.names)                                         0.403     6.966
new_n1810.out[0] (.names)                                        0.235     7.201
new_n1818.in[0] (.names)                                         0.485     7.686
new_n1818.out[0] (.names)                                        0.261     7.947
new_n1826.in[2] (.names)                                         0.100     8.047
new_n1826.out[0] (.names)                                        0.261     8.308
new_n1832.in[0] (.names)                                         0.100     8.408
new_n1832.out[0] (.names)                                        0.235     8.643
new_n1842.in[0] (.names)                                         0.430     9.073
new_n1842.out[0] (.names)                                        0.261     9.334
new_n1849.in[5] (.names)                                         0.100     9.434
new_n1849.out[0] (.names)                                        0.261     9.695
new_n1852.in[0] (.names)                                         0.340    10.035
new_n1852.out[0] (.names)                                        0.235    10.270
new_n1854.in[0] (.names)                                         0.100    10.370
new_n1854.out[0] (.names)                                        0.235    10.605
n1483.in[1] (.names)                                             0.100    10.705
n1483.out[0] (.names)                                            0.261    10.966
$sdffe~4^Q~24.D[0] (.latch)                                      0.000    10.966
data arrival time                                                         10.966

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~24.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.966
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.990


#Path 41
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~20.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[1] (multiply)                                     1.523     2.651
new_n1792.in[0] (.names)                                         2.646     5.297
new_n1792.out[0] (.names)                                        0.261     5.558
new_n1797.in[0] (.names)                                         0.100     5.658
new_n1797.out[0] (.names)                                        0.235     5.893
new_n1802.in[0] (.names)                                         0.100     5.993
new_n1802.out[0] (.names)                                        0.235     6.228
new_n1807.in[0] (.names)                                         0.100     6.328
new_n1807.out[0] (.names)                                        0.235     6.563
new_n1810.in[0] (.names)                                         0.403     6.966
new_n1810.out[0] (.names)                                        0.235     7.201
new_n1818.in[0] (.names)                                         0.485     7.686
new_n1818.out[0] (.names)                                        0.261     7.947
new_n1826.in[2] (.names)                                         0.100     8.047
new_n1826.out[0] (.names)                                        0.261     8.308
new_n1832.in[0] (.names)                                         0.100     8.408
new_n1832.out[0] (.names)                                        0.235     8.643
new_n1842.in[0] (.names)                                         0.430     9.073
new_n1842.out[0] (.names)                                        0.261     9.334
new_n1841.in[0] (.names)                                         0.331     9.665
new_n1841.out[0] (.names)                                        0.235     9.900
new_n1840.in[1] (.names)                                         0.100    10.000
new_n1840.out[0] (.names)                                        0.261    10.261
n1463.in[2] (.names)                                             0.428    10.690
n1463.out[0] (.names)                                            0.235    10.925
$sdffe~4^Q~20.D[0] (.latch)                                      0.000    10.925
data arrival time                                                         10.925

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~20.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.925
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.948


#Path 42
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~21.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[1] (multiply)                                     1.523     2.651
new_n1792.in[0] (.names)                                         2.646     5.297
new_n1792.out[0] (.names)                                        0.261     5.558
new_n1797.in[0] (.names)                                         0.100     5.658
new_n1797.out[0] (.names)                                        0.235     5.893
new_n1802.in[0] (.names)                                         0.100     5.993
new_n1802.out[0] (.names)                                        0.235     6.228
new_n1807.in[0] (.names)                                         0.100     6.328
new_n1807.out[0] (.names)                                        0.235     6.563
new_n1810.in[0] (.names)                                         0.403     6.966
new_n1810.out[0] (.names)                                        0.235     7.201
new_n1818.in[0] (.names)                                         0.485     7.686
new_n1818.out[0] (.names)                                        0.261     7.947
new_n1826.in[2] (.names)                                         0.100     8.047
new_n1826.out[0] (.names)                                        0.261     8.308
new_n1832.in[0] (.names)                                         0.100     8.408
new_n1832.out[0] (.names)                                        0.235     8.643
new_n1842.in[0] (.names)                                         0.430     9.073
new_n1842.out[0] (.names)                                        0.261     9.334
new_n1841.in[0] (.names)                                         0.331     9.665
new_n1841.out[0] (.names)                                        0.235     9.900
new_n1846.in[0] (.names)                                         0.100    10.000
new_n1846.out[0] (.names)                                        0.235    10.235
n1468.in[1] (.names)                                             0.340    10.576
n1468.out[0] (.names)                                            0.261    10.837
$sdffe~4^Q~21.D[0] (.latch)                                      0.000    10.837
data arrival time                                                         10.837

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~21.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.837
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.860


#Path 43
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~22.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[1] (multiply)                                     1.523     2.651
new_n1792.in[0] (.names)                                         2.646     5.297
new_n1792.out[0] (.names)                                        0.261     5.558
new_n1797.in[0] (.names)                                         0.100     5.658
new_n1797.out[0] (.names)                                        0.235     5.893
new_n1802.in[0] (.names)                                         0.100     5.993
new_n1802.out[0] (.names)                                        0.235     6.228
new_n1807.in[0] (.names)                                         0.100     6.328
new_n1807.out[0] (.names)                                        0.235     6.563
new_n1810.in[0] (.names)                                         0.403     6.966
new_n1810.out[0] (.names)                                        0.235     7.201
new_n1818.in[0] (.names)                                         0.485     7.686
new_n1818.out[0] (.names)                                        0.261     7.947
new_n1826.in[2] (.names)                                         0.100     8.047
new_n1826.out[0] (.names)                                        0.261     8.308
new_n1832.in[0] (.names)                                         0.100     8.408
new_n1832.out[0] (.names)                                        0.235     8.643
new_n1842.in[0] (.names)                                         0.430     9.073
new_n1842.out[0] (.names)                                        0.261     9.334
new_n1849.in[5] (.names)                                         0.100     9.434
new_n1849.out[0] (.names)                                        0.261     9.695
new_n1848.in[0] (.names)                                         0.340    10.035
new_n1848.out[0] (.names)                                        0.235    10.270
n1473.in[1] (.names)                                             0.289    10.559
n1473.out[0] (.names)                                            0.261    10.820
$sdffe~4^Q~22.D[0] (.latch)                                      0.000    10.820
data arrival time                                                         10.820

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~22.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.820
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.844


#Path 44
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~25.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[1] (multiply)                                     1.523     2.651
new_n1792.in[0] (.names)                                         2.646     5.297
new_n1792.out[0] (.names)                                        0.261     5.558
new_n1797.in[0] (.names)                                         0.100     5.658
new_n1797.out[0] (.names)                                        0.235     5.893
new_n1802.in[0] (.names)                                         0.100     5.993
new_n1802.out[0] (.names)                                        0.235     6.228
new_n1807.in[0] (.names)                                         0.100     6.328
new_n1807.out[0] (.names)                                        0.235     6.563
new_n1810.in[0] (.names)                                         0.403     6.966
new_n1810.out[0] (.names)                                        0.235     7.201
new_n1818.in[0] (.names)                                         0.485     7.686
new_n1818.out[0] (.names)                                        0.261     7.947
new_n1826.in[2] (.names)                                         0.100     8.047
new_n1826.out[0] (.names)                                        0.261     8.308
new_n1832.in[0] (.names)                                         0.100     8.408
new_n1832.out[0] (.names)                                        0.235     8.643
new_n1842.in[0] (.names)                                         0.430     9.073
new_n1842.out[0] (.names)                                        0.261     9.334
new_n1849.in[5] (.names)                                         0.100     9.434
new_n1849.out[0] (.names)                                        0.261     9.695
new_n1857.in[0] (.names)                                         0.100     9.795
new_n1857.out[0] (.names)                                        0.261    10.056
new_n1856.in[0] (.names)                                         0.100    10.156
new_n1856.out[0] (.names)                                        0.235    10.391
n1488.in[1] (.names)                                             0.100    10.491
n1488.out[0] (.names)                                            0.261    10.752
$sdffe~4^Q~25.D[0] (.latch)                                      0.000    10.752
data arrival time                                                         10.752

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~25.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.752
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.776


#Path 45
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~19.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[1] (multiply)                                     1.523     2.651
new_n1792.in[0] (.names)                                         2.646     5.297
new_n1792.out[0] (.names)                                        0.261     5.558
new_n1797.in[0] (.names)                                         0.100     5.658
new_n1797.out[0] (.names)                                        0.235     5.893
new_n1802.in[0] (.names)                                         0.100     5.993
new_n1802.out[0] (.names)                                        0.235     6.228
new_n1807.in[0] (.names)                                         0.100     6.328
new_n1807.out[0] (.names)                                        0.235     6.563
new_n1810.in[0] (.names)                                         0.403     6.966
new_n1810.out[0] (.names)                                        0.235     7.201
new_n1818.in[0] (.names)                                         0.485     7.686
new_n1818.out[0] (.names)                                        0.261     7.947
new_n1826.in[2] (.names)                                         0.100     8.047
new_n1826.out[0] (.names)                                        0.261     8.308
new_n1832.in[0] (.names)                                         0.100     8.408
new_n1832.out[0] (.names)                                        0.235     8.643
new_n1835.in[0] (.names)                                         0.100     8.743
new_n1835.out[0] (.names)                                        0.235     8.978
new_n1838.in[0] (.names)                                         0.312     9.290
new_n1838.out[0] (.names)                                        0.235     9.525
new_n1837.in[1] (.names)                                         0.100     9.625
new_n1837.out[0] (.names)                                        0.261     9.886
n1458.in[2] (.names)                                             0.100     9.986
n1458.out[0] (.names)                                            0.235    10.221
$sdffe~4^Q~19.D[0] (.latch)                                      0.000    10.221
data arrival time                                                         10.221

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~19.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.221
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.244


#Path 46
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~18.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[1] (multiply)                                     1.523     2.651
new_n1792.in[0] (.names)                                         2.646     5.297
new_n1792.out[0] (.names)                                        0.261     5.558
new_n1797.in[0] (.names)                                         0.100     5.658
new_n1797.out[0] (.names)                                        0.235     5.893
new_n1802.in[0] (.names)                                         0.100     5.993
new_n1802.out[0] (.names)                                        0.235     6.228
new_n1807.in[0] (.names)                                         0.100     6.328
new_n1807.out[0] (.names)                                        0.235     6.563
new_n1810.in[0] (.names)                                         0.403     6.966
new_n1810.out[0] (.names)                                        0.235     7.201
new_n1818.in[0] (.names)                                         0.485     7.686
new_n1818.out[0] (.names)                                        0.261     7.947
new_n1826.in[2] (.names)                                         0.100     8.047
new_n1826.out[0] (.names)                                        0.261     8.308
new_n1832.in[0] (.names)                                         0.100     8.408
new_n1832.out[0] (.names)                                        0.235     8.643
new_n1835.in[0] (.names)                                         0.100     8.743
new_n1835.out[0] (.names)                                        0.235     8.978
new_n1834.in[1] (.names)                                         0.312     9.290
new_n1834.out[0] (.names)                                        0.261     9.551
n1453.in[2] (.names)                                             0.338     9.888
n1453.out[0] (.names)                                            0.235    10.123
$sdffe~4^Q~18.D[0] (.latch)                                      0.000    10.123
data arrival time                                                         10.123

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~18.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.123
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.147


#Path 47
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~14.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[1] (multiply)                                     1.523     2.651
new_n1792.in[0] (.names)                                         2.646     5.297
new_n1792.out[0] (.names)                                        0.261     5.558
new_n1797.in[0] (.names)                                         0.100     5.658
new_n1797.out[0] (.names)                                        0.235     5.893
new_n1802.in[0] (.names)                                         0.100     5.993
new_n1802.out[0] (.names)                                        0.235     6.228
new_n1807.in[0] (.names)                                         0.100     6.328
new_n1807.out[0] (.names)                                        0.235     6.563
new_n1810.in[0] (.names)                                         0.403     6.966
new_n1810.out[0] (.names)                                        0.235     7.201
new_n1818.in[0] (.names)                                         0.485     7.686
new_n1818.out[0] (.names)                                        0.261     7.947
new_n1823.in[2] (.names)                                         0.596     8.543
new_n1823.out[0] (.names)                                        0.235     8.778
new_n1822.in[1] (.names)                                         0.476     9.254
new_n1822.out[0] (.names)                                        0.261     9.515
n1433.in[2] (.names)                                             0.309     9.823
n1433.out[0] (.names)                                            0.235    10.058
$sdffe~4^Q~14.D[0] (.latch)                                      0.000    10.058
data arrival time                                                         10.058

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~14.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                        -10.058
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -10.082


#Path 48
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~16.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[1] (multiply)                                     1.523     2.651
new_n1792.in[0] (.names)                                         2.646     5.297
new_n1792.out[0] (.names)                                        0.261     5.558
new_n1797.in[0] (.names)                                         0.100     5.658
new_n1797.out[0] (.names)                                        0.235     5.893
new_n1802.in[0] (.names)                                         0.100     5.993
new_n1802.out[0] (.names)                                        0.235     6.228
new_n1807.in[0] (.names)                                         0.100     6.328
new_n1807.out[0] (.names)                                        0.235     6.563
new_n1810.in[0] (.names)                                         0.403     6.966
new_n1810.out[0] (.names)                                        0.235     7.201
new_n1818.in[0] (.names)                                         0.485     7.686
new_n1818.out[0] (.names)                                        0.261     7.947
new_n1826.in[2] (.names)                                         0.100     8.047
new_n1826.out[0] (.names)                                        0.261     8.308
new_n1829.in[0] (.names)                                         0.335     8.643
new_n1829.out[0] (.names)                                        0.235     8.878
new_n1828.in[1] (.names)                                         0.100     8.978
new_n1828.out[0] (.names)                                        0.261     9.239
n1443.in[2] (.names)                                             0.309     9.547
n1443.out[0] (.names)                                            0.235     9.782
$sdffe~4^Q~16.D[0] (.latch)                                      0.000     9.782
data arrival time                                                          9.782

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~16.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.782
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.806


#Path 49
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~17.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[1] (multiply)                                     1.523     2.651
new_n1792.in[0] (.names)                                         2.646     5.297
new_n1792.out[0] (.names)                                        0.261     5.558
new_n1797.in[0] (.names)                                         0.100     5.658
new_n1797.out[0] (.names)                                        0.235     5.893
new_n1802.in[0] (.names)                                         0.100     5.993
new_n1802.out[0] (.names)                                        0.235     6.228
new_n1807.in[0] (.names)                                         0.100     6.328
new_n1807.out[0] (.names)                                        0.235     6.563
new_n1810.in[0] (.names)                                         0.403     6.966
new_n1810.out[0] (.names)                                        0.235     7.201
new_n1818.in[0] (.names)                                         0.485     7.686
new_n1818.out[0] (.names)                                        0.261     7.947
new_n1826.in[2] (.names)                                         0.100     8.047
new_n1826.out[0] (.names)                                        0.261     8.308
new_n1832.in[0] (.names)                                         0.100     8.408
new_n1832.out[0] (.names)                                        0.235     8.643
new_n1831.in[0] (.names)                                         0.100     8.743
new_n1831.out[0] (.names)                                        0.235     8.978
n1448.in[1] (.names)                                             0.100     9.078
n1448.out[0] (.names)                                            0.261     9.339
$sdffe~4^Q~17.D[0] (.latch)                                      0.000     9.339
data arrival time                                                          9.339

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~17.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.339
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.362


#Path 50
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~13.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[1] (multiply)                                     1.523     2.651
new_n1792.in[0] (.names)                                         2.646     5.297
new_n1792.out[0] (.names)                                        0.261     5.558
new_n1797.in[0] (.names)                                         0.100     5.658
new_n1797.out[0] (.names)                                        0.235     5.893
new_n1802.in[0] (.names)                                         0.100     5.993
new_n1802.out[0] (.names)                                        0.235     6.228
new_n1807.in[0] (.names)                                         0.100     6.328
new_n1807.out[0] (.names)                                        0.235     6.563
new_n1810.in[0] (.names)                                         0.403     6.966
new_n1810.out[0] (.names)                                        0.235     7.201
new_n1818.in[0] (.names)                                         0.485     7.686
new_n1818.out[0] (.names)                                        0.261     7.947
new_n1817.in[0] (.names)                                         0.596     8.543
new_n1817.out[0] (.names)                                        0.235     8.778
n1428.in[1] (.names)                                             0.289     9.067
n1428.out[0] (.names)                                            0.261     9.328
$sdffe~4^Q~13.D[0] (.latch)                                      0.000     9.328
data arrival time                                                          9.328

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~13.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.328
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.352


#Path 51
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~15.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[1] (multiply)                                     1.523     2.651
new_n1792.in[0] (.names)                                         2.646     5.297
new_n1792.out[0] (.names)                                        0.261     5.558
new_n1797.in[0] (.names)                                         0.100     5.658
new_n1797.out[0] (.names)                                        0.235     5.893
new_n1802.in[0] (.names)                                         0.100     5.993
new_n1802.out[0] (.names)                                        0.235     6.228
new_n1807.in[0] (.names)                                         0.100     6.328
new_n1807.out[0] (.names)                                        0.235     6.563
new_n1810.in[0] (.names)                                         0.403     6.966
new_n1810.out[0] (.names)                                        0.235     7.201
new_n1818.in[0] (.names)                                         0.485     7.686
new_n1818.out[0] (.names)                                        0.261     7.947
new_n1826.in[2] (.names)                                         0.100     8.047
new_n1826.out[0] (.names)                                        0.261     8.308
new_n1825.in[0] (.names)                                         0.100     8.408
new_n1825.out[0] (.names)                                        0.235     8.643
n1438.in[1] (.names)                                             0.100     8.743
n1438.out[0] (.names)                                            0.261     9.004
$sdffe~4^Q~15.D[0] (.latch)                                      0.000     9.004
data arrival time                                                          9.004

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~15.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -9.004
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -9.027


#Path 52
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~11.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[1] (multiply)                                     1.523     2.651
new_n1792.in[0] (.names)                                         2.646     5.297
new_n1792.out[0] (.names)                                        0.261     5.558
new_n1797.in[0] (.names)                                         0.100     5.658
new_n1797.out[0] (.names)                                        0.235     5.893
new_n1802.in[0] (.names)                                         0.100     5.993
new_n1802.out[0] (.names)                                        0.235     6.228
new_n1807.in[0] (.names)                                         0.100     6.328
new_n1807.out[0] (.names)                                        0.235     6.563
new_n1810.in[0] (.names)                                         0.403     6.966
new_n1810.out[0] (.names)                                        0.235     7.201
new_n1812.in[0] (.names)                                         0.100     7.301
new_n1812.out[0] (.names)                                        0.235     7.536
n1418.in[1] (.names)                                             0.475     8.011
n1418.out[0] (.names)                                            0.261     8.272
$sdffe~4^Q~11.D[0] (.latch)                                      0.000     8.272
data arrival time                                                          8.272

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~11.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.272
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.296


#Path 53
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~12.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[1] (multiply)                                     1.523     2.651
new_n1792.in[0] (.names)                                         2.646     5.297
new_n1792.out[0] (.names)                                        0.261     5.558
new_n1797.in[0] (.names)                                         0.100     5.658
new_n1797.out[0] (.names)                                        0.235     5.893
new_n1802.in[0] (.names)                                         0.100     5.993
new_n1802.out[0] (.names)                                        0.235     6.228
new_n1807.in[0] (.names)                                         0.100     6.328
new_n1807.out[0] (.names)                                        0.235     6.563
new_n1810.in[0] (.names)                                         0.403     6.966
new_n1810.out[0] (.names)                                        0.235     7.201
new_n1815.in[0] (.names)                                         0.100     7.301
new_n1815.out[0] (.names)                                        0.235     7.536
new_n1814.in[1] (.names)                                         0.100     7.636
new_n1814.out[0] (.names)                                        0.261     7.897
n1423.in[2] (.names)                                             0.100     7.997
n1423.out[0] (.names)                                            0.235     8.232
$sdffe~4^Q~12.D[0] (.latch)                                      0.000     8.232
data arrival time                                                          8.232

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~12.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.232
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.256


#Path 54
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~10.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[1] (multiply)                                     1.523     2.651
new_n1792.in[0] (.names)                                         2.646     5.297
new_n1792.out[0] (.names)                                        0.261     5.558
new_n1797.in[0] (.names)                                         0.100     5.658
new_n1797.out[0] (.names)                                        0.235     5.893
new_n1802.in[0] (.names)                                         0.100     5.993
new_n1802.out[0] (.names)                                        0.235     6.228
new_n1807.in[0] (.names)                                         0.100     6.328
new_n1807.out[0] (.names)                                        0.235     6.563
new_n1810.in[0] (.names)                                         0.403     6.966
new_n1810.out[0] (.names)                                        0.235     7.201
new_n1809.in[1] (.names)                                         0.100     7.301
new_n1809.out[0] (.names)                                        0.261     7.562
n1413.in[2] (.names)                                             0.338     7.900
n1413.out[0] (.names)                                            0.235     8.135
$sdffe~4^Q~10.D[0] (.latch)                                      0.000     8.135
data arrival time                                                          8.135

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~10.clk[0] (.latch)                                    0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -8.135
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -8.159


#Path 55
Startpoint: DXport~0.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[30].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~0.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[4] (.names)                                                                                                            1.001     1.001
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.262
new_n1470.in[0] (.names)                                                                                                              0.100     1.362
new_n1470.out[0] (.names)                                                                                                             0.235     1.597
new_n1475.in[0] (.names)                                                                                                              0.100     1.697
new_n1475.out[0] (.names)                                                                                                             0.235     1.932
new_n1480.in[0] (.names)                                                                                                              0.100     2.032
new_n1480.out[0] (.names)                                                                                                             0.235     2.267
new_n1483_1.in[0] (.names)                                                                                                            0.335     2.601
new_n1483_1.out[0] (.names)                                                                                                           0.235     2.836
new_n1491.in[0] (.names)                                                                                                              0.478     3.314
new_n1491.out[0] (.names)                                                                                                             0.261     3.575
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.675
new_n1499_1.out[0] (.names)                                                                                                           0.261     3.936
new_n1505.in[0] (.names)                                                                                                              0.100     4.036
new_n1505.out[0] (.names)                                                                                                             0.235     4.271
new_n1515.in[0] (.names)                                                                                                              0.620     4.891
new_n1515.out[0] (.names)                                                                                                             0.261     5.152
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.252
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.513
new_n1529.in[0] (.names)                                                                                                              0.100     5.613
new_n1529.out[0] (.names)                                                                                                             0.235     5.848
new_n1537.in[0] (.names)                                                                                                              0.100     5.948
new_n1537.out[0] (.names)                                                                                                             0.261     6.209
new_n1545.in[2] (.names)                                                                                                              0.748     6.957
new_n1545.out[0] (.names)                                                                                                             0.261     7.218
new_n1547_1.in[0] (.names)                                                                                                            0.100     7.318
new_n1547_1.out[0] (.names)                                                                                                           0.261     7.579
n932.in[4] (.names)                                                                                                                   0.100     7.679
n932.out[0] (.names)                                                                                                                  0.261     7.940
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[30].D[0] (.latch)                         0.000     7.940
data arrival time                                                                                                                               7.940

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[30].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.940
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.964


#Path 56
Startpoint: DXport~0.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[29].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~0.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[4] (.names)                                                                                                            1.001     1.001
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.262
new_n1470.in[0] (.names)                                                                                                              0.100     1.362
new_n1470.out[0] (.names)                                                                                                             0.235     1.597
new_n1475.in[0] (.names)                                                                                                              0.100     1.697
new_n1475.out[0] (.names)                                                                                                             0.235     1.932
new_n1480.in[0] (.names)                                                                                                              0.100     2.032
new_n1480.out[0] (.names)                                                                                                             0.235     2.267
new_n1483_1.in[0] (.names)                                                                                                            0.335     2.601
new_n1483_1.out[0] (.names)                                                                                                           0.235     2.836
new_n1491.in[0] (.names)                                                                                                              0.478     3.314
new_n1491.out[0] (.names)                                                                                                             0.261     3.575
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.675
new_n1499_1.out[0] (.names)                                                                                                           0.261     3.936
new_n1505.in[0] (.names)                                                                                                              0.100     4.036
new_n1505.out[0] (.names)                                                                                                             0.235     4.271
new_n1515.in[0] (.names)                                                                                                              0.620     4.891
new_n1515.out[0] (.names)                                                                                                             0.261     5.152
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.252
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.513
new_n1529.in[0] (.names)                                                                                                              0.100     5.613
new_n1529.out[0] (.names)                                                                                                             0.235     5.848
new_n1537.in[0] (.names)                                                                                                              0.100     5.948
new_n1537.out[0] (.names)                                                                                                             0.261     6.209
new_n1545.in[2] (.names)                                                                                                              0.748     6.957
new_n1545.out[0] (.names)                                                                                                             0.261     7.218
new_n1544_1.in[0] (.names)                                                                                                            0.100     7.318
new_n1544_1.out[0] (.names)                                                                                                           0.235     7.553
n927.in[1] (.names)                                                                                                                   0.100     7.653
n927.out[0] (.names)                                                                                                                  0.261     7.914
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[29].D[0] (.latch)                         0.000     7.914
data arrival time                                                                                                                               7.914

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[29].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.914
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.938


#Path 57
Startpoint: DXport~0.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[31].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~0.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[4] (.names)                                                                                                            1.001     1.001
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.262
new_n1470.in[0] (.names)                                                                                                              0.100     1.362
new_n1470.out[0] (.names)                                                                                                             0.235     1.597
new_n1475.in[0] (.names)                                                                                                              0.100     1.697
new_n1475.out[0] (.names)                                                                                                             0.235     1.932
new_n1480.in[0] (.names)                                                                                                              0.100     2.032
new_n1480.out[0] (.names)                                                                                                             0.235     2.267
new_n1483_1.in[0] (.names)                                                                                                            0.335     2.601
new_n1483_1.out[0] (.names)                                                                                                           0.235     2.836
new_n1491.in[0] (.names)                                                                                                              0.478     3.314
new_n1491.out[0] (.names)                                                                                                             0.261     3.575
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.675
new_n1499_1.out[0] (.names)                                                                                                           0.261     3.936
new_n1505.in[0] (.names)                                                                                                              0.100     4.036
new_n1505.out[0] (.names)                                                                                                             0.235     4.271
new_n1515.in[0] (.names)                                                                                                              0.620     4.891
new_n1515.out[0] (.names)                                                                                                             0.261     5.152
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.252
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.513
new_n1529.in[0] (.names)                                                                                                              0.100     5.613
new_n1529.out[0] (.names)                                                                                                             0.235     5.848
new_n1537.in[0] (.names)                                                                                                              0.100     5.948
new_n1537.out[0] (.names)                                                                                                             0.261     6.209
new_n1545.in[2] (.names)                                                                                                              0.748     6.957
new_n1545.out[0] (.names)                                                                                                             0.261     7.218
new_n1549.in[0] (.names)                                                                                                              0.100     7.318
new_n1549.out[0] (.names)                                                                                                             0.235     7.553
n937.in[2] (.names)                                                                                                                   0.100     7.653
n937.out[0] (.names)                                                                                                                  0.261     7.914
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[31].D[0] (.latch)                         0.000     7.914
data arrival time                                                                                                                               7.914

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[31].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.914
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.938


#Path 58
Startpoint: DXport~0.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[28].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~0.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[4] (.names)                                                                                                            1.001     1.001
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.262
new_n1470.in[0] (.names)                                                                                                              0.100     1.362
new_n1470.out[0] (.names)                                                                                                             0.235     1.597
new_n1475.in[0] (.names)                                                                                                              0.100     1.697
new_n1475.out[0] (.names)                                                                                                             0.235     1.932
new_n1480.in[0] (.names)                                                                                                              0.100     2.032
new_n1480.out[0] (.names)                                                                                                             0.235     2.267
new_n1483_1.in[0] (.names)                                                                                                            0.335     2.601
new_n1483_1.out[0] (.names)                                                                                                           0.235     2.836
new_n1491.in[0] (.names)                                                                                                              0.478     3.314
new_n1491.out[0] (.names)                                                                                                             0.261     3.575
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.675
new_n1499_1.out[0] (.names)                                                                                                           0.261     3.936
new_n1505.in[0] (.names)                                                                                                              0.100     4.036
new_n1505.out[0] (.names)                                                                                                             0.235     4.271
new_n1515.in[0] (.names)                                                                                                              0.620     4.891
new_n1515.out[0] (.names)                                                                                                             0.261     5.152
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.252
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.513
new_n1529.in[0] (.names)                                                                                                              0.100     5.613
new_n1529.out[0] (.names)                                                                                                             0.235     5.848
new_n1537.in[0] (.names)                                                                                                              0.100     5.948
new_n1537.out[0] (.names)                                                                                                             0.261     6.209
new_n1542.in[2] (.names)                                                                                                              0.748     6.957
new_n1542.out[0] (.names)                                                                                                             0.235     7.192
new_n1541.in[1] (.names)                                                                                                              0.100     7.292
new_n1541.out[0] (.names)                                                                                                             0.261     7.553
n922.in[2] (.names)                                                                                                                   0.100     7.653
n922.out[0] (.names)                                                                                                                  0.235     7.888
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[28].D[0] (.latch)                         0.000     7.888
data arrival time                                                                                                                               7.888

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[28].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.888
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.912


#Path 59
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~9.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[1] (multiply)                                     1.523     2.651
new_n1792.in[0] (.names)                                         2.646     5.297
new_n1792.out[0] (.names)                                        0.261     5.558
new_n1797.in[0] (.names)                                         0.100     5.658
new_n1797.out[0] (.names)                                        0.235     5.893
new_n1802.in[0] (.names)                                         0.100     5.993
new_n1802.out[0] (.names)                                        0.235     6.228
new_n1807.in[0] (.names)                                         0.100     6.328
new_n1807.out[0] (.names)                                        0.235     6.563
new_n1806.in[1] (.names)                                         0.403     6.966
new_n1806.out[0] (.names)                                        0.261     7.227
n1408.in[2] (.names)                                             0.100     7.327
n1408.out[0] (.names)                                            0.235     7.562
$sdffe~4^Q~9.D[0] (.latch)                                       0.000     7.562
data arrival time                                                          7.562

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~9.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.562
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.586


#Path 60
Startpoint: DXport~0.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[27].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~0.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[4] (.names)                                                                                                            1.001     1.001
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.262
new_n1470.in[0] (.names)                                                                                                              0.100     1.362
new_n1470.out[0] (.names)                                                                                                             0.235     1.597
new_n1475.in[0] (.names)                                                                                                              0.100     1.697
new_n1475.out[0] (.names)                                                                                                             0.235     1.932
new_n1480.in[0] (.names)                                                                                                              0.100     2.032
new_n1480.out[0] (.names)                                                                                                             0.235     2.267
new_n1483_1.in[0] (.names)                                                                                                            0.335     2.601
new_n1483_1.out[0] (.names)                                                                                                           0.235     2.836
new_n1491.in[0] (.names)                                                                                                              0.478     3.314
new_n1491.out[0] (.names)                                                                                                             0.261     3.575
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.675
new_n1499_1.out[0] (.names)                                                                                                           0.261     3.936
new_n1505.in[0] (.names)                                                                                                              0.100     4.036
new_n1505.out[0] (.names)                                                                                                             0.235     4.271
new_n1515.in[0] (.names)                                                                                                              0.620     4.891
new_n1515.out[0] (.names)                                                                                                             0.261     5.152
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.252
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.513
new_n1529.in[0] (.names)                                                                                                              0.100     5.613
new_n1529.out[0] (.names)                                                                                                             0.235     5.848
new_n1537.in[0] (.names)                                                                                                              0.100     5.948
new_n1537.out[0] (.names)                                                                                                             0.261     6.209
new_n1536_1.in[0] (.names)                                                                                                            0.748     6.957
new_n1536_1.out[0] (.names)                                                                                                           0.235     7.192
n917.in[1] (.names)                                                                                                                   0.100     7.292
n917.out[0] (.names)                                                                                                                  0.261     7.553
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[27].D[0] (.latch)                         0.000     7.553
data arrival time                                                                                                                               7.553

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[27].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.553
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.577


#Path 61
Startpoint: DXport~0.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[21].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~0.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[4] (.names)                                                                                                            1.001     1.001
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.262
new_n1470.in[0] (.names)                                                                                                              0.100     1.362
new_n1470.out[0] (.names)                                                                                                             0.235     1.597
new_n1475.in[0] (.names)                                                                                                              0.100     1.697
new_n1475.out[0] (.names)                                                                                                             0.235     1.932
new_n1480.in[0] (.names)                                                                                                              0.100     2.032
new_n1480.out[0] (.names)                                                                                                             0.235     2.267
new_n1483_1.in[0] (.names)                                                                                                            0.335     2.601
new_n1483_1.out[0] (.names)                                                                                                           0.235     2.836
new_n1491.in[0] (.names)                                                                                                              0.478     3.314
new_n1491.out[0] (.names)                                                                                                             0.261     3.575
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.675
new_n1499_1.out[0] (.names)                                                                                                           0.261     3.936
new_n1505.in[0] (.names)                                                                                                              0.100     4.036
new_n1505.out[0] (.names)                                                                                                             0.235     4.271
new_n1515.in[0] (.names)                                                                                                              0.620     4.891
new_n1515.out[0] (.names)                                                                                                             0.261     5.152
new_n1514_1.in[0] (.names)                                                                                                            0.622     5.775
new_n1514_1.out[0] (.names)                                                                                                           0.235     6.010
new_n1520.in[0] (.names)                                                                                                              0.100     6.110
new_n1520.out[0] (.names)                                                                                                             0.235     6.345
new_n1519_1.in[1] (.names)                                                                                                            0.100     6.445
new_n1519_1.out[0] (.names)                                                                                                           0.261     6.706
n887.in[2] (.names)                                                                                                                   0.340     7.046
n887.out[0] (.names)                                                                                                                  0.235     7.281
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[21].D[0] (.latch)                         0.000     7.281
data arrival time                                                                                                                               7.281

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[21].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.281
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.304


#Path 62
Startpoint: DXport~0.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[26].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~0.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[4] (.names)                                                                                                            1.001     1.001
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.262
new_n1470.in[0] (.names)                                                                                                              0.100     1.362
new_n1470.out[0] (.names)                                                                                                             0.235     1.597
new_n1475.in[0] (.names)                                                                                                              0.100     1.697
new_n1475.out[0] (.names)                                                                                                             0.235     1.932
new_n1480.in[0] (.names)                                                                                                              0.100     2.032
new_n1480.out[0] (.names)                                                                                                             0.235     2.267
new_n1483_1.in[0] (.names)                                                                                                            0.335     2.601
new_n1483_1.out[0] (.names)                                                                                                           0.235     2.836
new_n1491.in[0] (.names)                                                                                                              0.478     3.314
new_n1491.out[0] (.names)                                                                                                             0.261     3.575
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.675
new_n1499_1.out[0] (.names)                                                                                                           0.261     3.936
new_n1505.in[0] (.names)                                                                                                              0.100     4.036
new_n1505.out[0] (.names)                                                                                                             0.235     4.271
new_n1515.in[0] (.names)                                                                                                              0.620     4.891
new_n1515.out[0] (.names)                                                                                                             0.261     5.152
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.252
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.513
new_n1529.in[0] (.names)                                                                                                              0.100     5.613
new_n1529.out[0] (.names)                                                                                                             0.235     5.848
new_n1534.in[0] (.names)                                                                                                              0.478     6.326
new_n1534.out[0] (.names)                                                                                                             0.235     6.561
new_n1533.in[1] (.names)                                                                                                              0.100     6.661
new_n1533.out[0] (.names)                                                                                                             0.261     6.922
n912.in[2] (.names)                                                                                                                   0.100     7.022
n912.out[0] (.names)                                                                                                                  0.235     7.257
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[26].D[0] (.latch)                         0.000     7.257
data arrival time                                                                                                                               7.257

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[26].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.257
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.281


#Path 63
Startpoint: DXport~0.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[23].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~0.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[4] (.names)                                                                                                            1.001     1.001
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.262
new_n1470.in[0] (.names)                                                                                                              0.100     1.362
new_n1470.out[0] (.names)                                                                                                             0.235     1.597
new_n1475.in[0] (.names)                                                                                                              0.100     1.697
new_n1475.out[0] (.names)                                                                                                             0.235     1.932
new_n1480.in[0] (.names)                                                                                                              0.100     2.032
new_n1480.out[0] (.names)                                                                                                             0.235     2.267
new_n1483_1.in[0] (.names)                                                                                                            0.335     2.601
new_n1483_1.out[0] (.names)                                                                                                           0.235     2.836
new_n1491.in[0] (.names)                                                                                                              0.478     3.314
new_n1491.out[0] (.names)                                                                                                             0.261     3.575
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.675
new_n1499_1.out[0] (.names)                                                                                                           0.261     3.936
new_n1505.in[0] (.names)                                                                                                              0.100     4.036
new_n1505.out[0] (.names)                                                                                                             0.235     4.271
new_n1515.in[0] (.names)                                                                                                              0.620     4.891
new_n1515.out[0] (.names)                                                                                                             0.261     5.152
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.252
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.513
new_n1526.in[0] (.names)                                                                                                              0.479     5.992
new_n1526.out[0] (.names)                                                                                                             0.235     6.227
new_n1525.in[1] (.names)                                                                                                              0.100     6.327
new_n1525.out[0] (.names)                                                                                                             0.261     6.588
n897.in[2] (.names)                                                                                                                   0.340     6.929
n897.out[0] (.names)                                                                                                                  0.235     7.164
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[23].D[0] (.latch)                         0.000     7.164
data arrival time                                                                                                                               7.164

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[23].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -7.164
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -7.187


#Path 64
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~7.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[1] (multiply)                                     1.523     2.651
new_n1792.in[0] (.names)                                         2.646     5.297
new_n1792.out[0] (.names)                                        0.261     5.558
new_n1797.in[0] (.names)                                         0.100     5.658
new_n1797.out[0] (.names)                                        0.235     5.893
new_n1802.in[0] (.names)                                         0.100     5.993
new_n1802.out[0] (.names)                                        0.235     6.228
new_n1801.in[1] (.names)                                         0.334     6.561
new_n1801.out[0] (.names)                                        0.261     6.822
n1398.in[2] (.names)                                             0.100     6.922
n1398.out[0] (.names)                                            0.235     7.157
$sdffe~4^Q~7.D[0] (.latch)                                       0.000     7.157
data arrival time                                                          7.157

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~7.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.157
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.181


#Path 65
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~8.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[1] (multiply)                                     1.523     2.651
new_n1792.in[0] (.names)                                         2.646     5.297
new_n1792.out[0] (.names)                                        0.261     5.558
new_n1797.in[0] (.names)                                         0.100     5.658
new_n1797.out[0] (.names)                                        0.235     5.893
new_n1802.in[0] (.names)                                         0.100     5.993
new_n1802.out[0] (.names)                                        0.235     6.228
new_n1804.in[0] (.names)                                         0.100     6.328
new_n1804.out[0] (.names)                                        0.235     6.563
n1403.in[1] (.names)                                             0.288     6.851
n1403.out[0] (.names)                                            0.261     7.112
$sdffe~4^Q~8.D[0] (.latch)                                       0.000     7.112
data arrival time                                                          7.112

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~8.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.112
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.136


#Path 66
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~5.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[1] (multiply)                                     1.523     2.651
new_n1792.in[0] (.names)                                         2.646     5.297
new_n1792.out[0] (.names)                                        0.261     5.558
new_n1797.in[0] (.names)                                         0.100     5.658
new_n1797.out[0] (.names)                                        0.235     5.893
new_n1796.in[1] (.names)                                         0.340     6.233
new_n1796.out[0] (.names)                                        0.261     6.494
n1388.in[2] (.names)                                             0.337     6.831
n1388.out[0] (.names)                                            0.235     7.066
$sdffe~4^Q~5.D[0] (.latch)                                       0.000     7.066
data arrival time                                                          7.066

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~5.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -7.066
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -7.090


#Path 67
Startpoint: DXport~0.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[20].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~0.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[4] (.names)                                                                                                            1.001     1.001
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.262
new_n1470.in[0] (.names)                                                                                                              0.100     1.362
new_n1470.out[0] (.names)                                                                                                             0.235     1.597
new_n1475.in[0] (.names)                                                                                                              0.100     1.697
new_n1475.out[0] (.names)                                                                                                             0.235     1.932
new_n1480.in[0] (.names)                                                                                                              0.100     2.032
new_n1480.out[0] (.names)                                                                                                             0.235     2.267
new_n1483_1.in[0] (.names)                                                                                                            0.335     2.601
new_n1483_1.out[0] (.names)                                                                                                           0.235     2.836
new_n1491.in[0] (.names)                                                                                                              0.478     3.314
new_n1491.out[0] (.names)                                                                                                             0.261     3.575
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.675
new_n1499_1.out[0] (.names)                                                                                                           0.261     3.936
new_n1505.in[0] (.names)                                                                                                              0.100     4.036
new_n1505.out[0] (.names)                                                                                                             0.235     4.271
new_n1515.in[0] (.names)                                                                                                              0.620     4.891
new_n1515.out[0] (.names)                                                                                                             0.261     5.152
new_n1514_1.in[0] (.names)                                                                                                            0.622     5.775
new_n1514_1.out[0] (.names)                                                                                                           0.235     6.010
new_n1513_1.in[1] (.names)                                                                                                            0.100     6.110
new_n1513_1.out[0] (.names)                                                                                                           0.261     6.371
n882.in[2] (.names)                                                                                                                   0.330     6.701
n882.out[0] (.names)                                                                                                                  0.235     6.936
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[20].D[0] (.latch)                         0.000     6.936
data arrival time                                                                                                                               6.936

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[20].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.936
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.959


#Path 68
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
input external delay                                                                                                                 0.000     0.000
Aport~4.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1435.in[0] (.names)                                                                                                             0.765     0.765
new_n1435.out[0] (.names)                                                                                                            0.235     1.000
new_n1434_1.in[5] (.names)                                                                                                           0.100     1.100
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.361
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.461
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.696
new_n1432.in[2] (.names)                                                                                                             0.100     1.796
new_n1432.out[0] (.names)                                                                                                            0.235     2.031
new_n1431.in[2] (.names)                                                                                                             0.100     2.131
new_n1431.out[0] (.names)                                                                                                            0.261     2.392
new_n1430.in[0] (.names)                                                                                                             0.480     2.872
new_n1430.out[0] (.names)                                                                                                            0.261     3.133
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.233
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.494
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.594
new_n1428_1.out[0] (.names)                                                                                                          0.261     3.855
new_n1427.in[1] (.names)                                                                                                             0.100     3.955
new_n1427.out[0] (.names)                                                                                                            0.261     4.216
n1070.in[0] (.names)                                                                                                                 0.625     4.841
n1070.out[0] (.names)                                                                                                                0.235     5.076
new_n1462.in[5] (.names)                                                                                                             0.769     5.845
new_n1462.out[0] (.names)                                                                                                            0.261     6.106
n797.in[2] (.names)                                                                                                                  0.481     6.587
n797.out[0] (.names)                                                                                                                 0.235     6.822
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].D[0] (.latch)                         0.000     6.822
data arrival time                                                                                                                              6.822

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.822
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.846


#Path 69
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[1] (multiply)                                     1.523     2.651
new_n1792.in[0] (.names)                                         2.646     5.297
new_n1792.out[0] (.names)                                        0.261     5.558
new_n1791.in[1] (.names)                                         0.335     5.893
new_n1791.out[0] (.names)                                        0.261     6.154
n1378.in[2] (.names)                                             0.340     6.494
n1378.out[0] (.names)                                            0.235     6.729
$sdffe~4^Q~3.D[0] (.latch)                                       0.000     6.729
data arrival time                                                          6.729

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~3.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.729
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.752


#Path 70
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[18].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
Aport~4.inpad[0] (.input)                                                                                                             0.000     0.000
new_n1435.in[0] (.names)                                                                                                              0.765     0.765
new_n1435.out[0] (.names)                                                                                                             0.235     1.000
new_n1434_1.in[5] (.names)                                                                                                            0.100     1.100
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.361
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.461
new_n1433_1.out[0] (.names)                                                                                                           0.235     1.696
new_n1432.in[2] (.names)                                                                                                              0.100     1.796
new_n1432.out[0] (.names)                                                                                                             0.235     2.031
new_n1431.in[2] (.names)                                                                                                              0.100     2.131
new_n1431.out[0] (.names)                                                                                                             0.261     2.392
new_n1430.in[0] (.names)                                                                                                              0.480     2.872
new_n1430.out[0] (.names)                                                                                                             0.261     3.133
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.233
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.494
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.594
new_n1428_1.out[0] (.names)                                                                                                           0.261     3.855
new_n1427.in[1] (.names)                                                                                                              0.100     3.955
new_n1427.out[0] (.names)                                                                                                             0.261     4.216
n1070.in[0] (.names)                                                                                                                  0.625     4.841
n1070.out[0] (.names)                                                                                                                 0.235     5.076
new_n1507.in[5] (.names)                                                                                                              0.628     5.704
new_n1507.out[0] (.names)                                                                                                             0.261     5.965
n872.in[2] (.names)                                                                                                                   0.481     6.446
n872.out[0] (.names)                                                                                                                  0.235     6.681
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[18].D[0] (.latch)                         0.000     6.681
data arrival time                                                                                                                               6.681

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[18].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.681
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.705


#Path 71
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[14].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
Aport~4.inpad[0] (.input)                                                                                                             0.000     0.000
new_n1435.in[0] (.names)                                                                                                              0.765     0.765
new_n1435.out[0] (.names)                                                                                                             0.235     1.000
new_n1434_1.in[5] (.names)                                                                                                            0.100     1.100
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.361
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.461
new_n1433_1.out[0] (.names)                                                                                                           0.235     1.696
new_n1432.in[2] (.names)                                                                                                              0.100     1.796
new_n1432.out[0] (.names)                                                                                                             0.235     2.031
new_n1431.in[2] (.names)                                                                                                              0.100     2.131
new_n1431.out[0] (.names)                                                                                                             0.261     2.392
new_n1430.in[0] (.names)                                                                                                              0.480     2.872
new_n1430.out[0] (.names)                                                                                                             0.261     3.133
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.233
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.494
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.594
new_n1428_1.out[0] (.names)                                                                                                           0.261     3.855
new_n1427.in[1] (.names)                                                                                                              0.100     3.955
new_n1427.out[0] (.names)                                                                                                             0.261     4.216
n1070.in[0] (.names)                                                                                                                  0.625     4.841
n1070.out[0] (.names)                                                                                                                 0.235     5.076
new_n1495.in[5] (.names)                                                                                                              0.770     5.846
new_n1495.out[0] (.names)                                                                                                             0.261     6.107
n852.in[2] (.names)                                                                                                                   0.338     6.445
n852.out[0] (.names)                                                                                                                  0.235     6.680
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[14].D[0] (.latch)                         0.000     6.680
data arrival time                                                                                                                               6.680

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[14].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.680
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.703


#Path 72
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[16].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
Aport~4.inpad[0] (.input)                                                                                                             0.000     0.000
new_n1435.in[0] (.names)                                                                                                              0.765     0.765
new_n1435.out[0] (.names)                                                                                                             0.235     1.000
new_n1434_1.in[5] (.names)                                                                                                            0.100     1.100
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.361
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.461
new_n1433_1.out[0] (.names)                                                                                                           0.235     1.696
new_n1432.in[2] (.names)                                                                                                              0.100     1.796
new_n1432.out[0] (.names)                                                                                                             0.235     2.031
new_n1431.in[2] (.names)                                                                                                              0.100     2.131
new_n1431.out[0] (.names)                                                                                                             0.261     2.392
new_n1430.in[0] (.names)                                                                                                              0.480     2.872
new_n1430.out[0] (.names)                                                                                                             0.261     3.133
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.233
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.494
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.594
new_n1428_1.out[0] (.names)                                                                                                           0.261     3.855
new_n1427.in[1] (.names)                                                                                                              0.100     3.955
new_n1427.out[0] (.names)                                                                                                             0.261     4.216
n1070.in[0] (.names)                                                                                                                  0.625     4.841
n1070.out[0] (.names)                                                                                                                 0.235     5.076
new_n1501.in[5] (.names)                                                                                                              0.770     5.846
new_n1501.out[0] (.names)                                                                                                             0.261     6.107
n862.in[2] (.names)                                                                                                                   0.337     6.444
n862.out[0] (.names)                                                                                                                  0.235     6.679
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[16].D[0] (.latch)                         0.000     6.679
data arrival time                                                                                                                               6.679

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[16].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.679
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.702


#Path 73
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[12].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
Aport~4.inpad[0] (.input)                                                                                                             0.000     0.000
new_n1435.in[0] (.names)                                                                                                              0.765     0.765
new_n1435.out[0] (.names)                                                                                                             0.235     1.000
new_n1434_1.in[5] (.names)                                                                                                            0.100     1.100
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.361
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.461
new_n1433_1.out[0] (.names)                                                                                                           0.235     1.696
new_n1432.in[2] (.names)                                                                                                              0.100     1.796
new_n1432.out[0] (.names)                                                                                                             0.235     2.031
new_n1431.in[2] (.names)                                                                                                              0.100     2.131
new_n1431.out[0] (.names)                                                                                                             0.261     2.392
new_n1430.in[0] (.names)                                                                                                              0.480     2.872
new_n1430.out[0] (.names)                                                                                                             0.261     3.133
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.233
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.494
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.594
new_n1428_1.out[0] (.names)                                                                                                           0.261     3.855
new_n1427.in[1] (.names)                                                                                                              0.100     3.955
new_n1427.out[0] (.names)                                                                                                             0.261     4.216
n1070.in[0] (.names)                                                                                                                  0.625     4.841
n1070.out[0] (.names)                                                                                                                 0.235     5.076
new_n1487.in[5] (.names)                                                                                                              0.770     5.846
new_n1487.out[0] (.names)                                                                                                             0.261     6.107
n842.in[2] (.names)                                                                                                                   0.337     6.444
n842.out[0] (.names)                                                                                                                  0.235     6.679
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[12].D[0] (.latch)                         0.000     6.679
data arrival time                                                                                                                               6.679

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[12].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.679
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.702


#Path 74
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
input external delay                                                                                                                 0.000     0.000
Aport~4.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1435.in[0] (.names)                                                                                                             0.765     0.765
new_n1435.out[0] (.names)                                                                                                            0.235     1.000
new_n1434_1.in[5] (.names)                                                                                                           0.100     1.100
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.361
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.461
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.696
new_n1432.in[2] (.names)                                                                                                             0.100     1.796
new_n1432.out[0] (.names)                                                                                                            0.235     2.031
new_n1431.in[2] (.names)                                                                                                             0.100     2.131
new_n1431.out[0] (.names)                                                                                                            0.261     2.392
new_n1430.in[0] (.names)                                                                                                             0.480     2.872
new_n1430.out[0] (.names)                                                                                                            0.261     3.133
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.233
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.494
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.594
new_n1428_1.out[0] (.names)                                                                                                          0.261     3.855
new_n1427.in[1] (.names)                                                                                                             0.100     3.955
new_n1427.out[0] (.names)                                                                                                            0.261     4.216
n1070.in[0] (.names)                                                                                                                 0.625     4.841
n1070.out[0] (.names)                                                                                                                0.235     5.076
new_n1469_1.in[5] (.names)                                                                                                           0.769     5.845
new_n1469_1.out[0] (.names)                                                                                                          0.261     6.106
n807.in[2] (.names)                                                                                                                  0.337     6.443
n807.out[0] (.names)                                                                                                                 0.235     6.678
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[5].D[0] (.latch)                         0.000     6.678
data arrival time                                                                                                                              6.678

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[5].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.678
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.701


#Path 75
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~2.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[0] (multiply)                                     1.523     2.651
new_n1789.in[0] (.names)                                         2.875     5.525
new_n1789.out[0] (.names)                                        0.261     5.786
n1373.in[1] (.names)                                             0.621     6.407
n1373.out[0] (.names)                                            0.261     6.668
$sdffe~4^Q~2.D[0] (.latch)                                       0.000     6.668
data arrival time                                                          6.668

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~2.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.668
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.692


#Path 76
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~6.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[1] (multiply)                                     1.523     2.651
new_n1792.in[0] (.names)                                         2.646     5.297
new_n1792.out[0] (.names)                                        0.261     5.558
new_n1797.in[0] (.names)                                         0.100     5.658
new_n1797.out[0] (.names)                                        0.235     5.893
new_n1799.in[0] (.names)                                         0.100     5.993
new_n1799.out[0] (.names)                                        0.235     6.228
n1393.in[1] (.names)                                             0.100     6.328
n1393.out[0] (.names)                                            0.261     6.589
$sdffe~4^Q~6.D[0] (.latch)                                       0.000     6.589
data arrival time                                                          6.589

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~6.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.589
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.613


#Path 77
Startpoint: DXport~0.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[25].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~0.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[4] (.names)                                                                                                            1.001     1.001
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.262
new_n1470.in[0] (.names)                                                                                                              0.100     1.362
new_n1470.out[0] (.names)                                                                                                             0.235     1.597
new_n1475.in[0] (.names)                                                                                                              0.100     1.697
new_n1475.out[0] (.names)                                                                                                             0.235     1.932
new_n1480.in[0] (.names)                                                                                                              0.100     2.032
new_n1480.out[0] (.names)                                                                                                             0.235     2.267
new_n1483_1.in[0] (.names)                                                                                                            0.335     2.601
new_n1483_1.out[0] (.names)                                                                                                           0.235     2.836
new_n1491.in[0] (.names)                                                                                                              0.478     3.314
new_n1491.out[0] (.names)                                                                                                             0.261     3.575
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.675
new_n1499_1.out[0] (.names)                                                                                                           0.261     3.936
new_n1505.in[0] (.names)                                                                                                              0.100     4.036
new_n1505.out[0] (.names)                                                                                                             0.235     4.271
new_n1515.in[0] (.names)                                                                                                              0.620     4.891
new_n1515.out[0] (.names)                                                                                                             0.261     5.152
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.252
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.513
new_n1529.in[0] (.names)                                                                                                              0.100     5.613
new_n1529.out[0] (.names)                                                                                                             0.235     5.848
new_n1531_1.in[0] (.names)                                                                                                            0.100     5.948
new_n1531_1.out[0] (.names)                                                                                                           0.235     6.183
n907.in[1] (.names)                                                                                                                   0.100     6.283
n907.out[0] (.names)                                                                                                                  0.261     6.544
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[25].D[0] (.latch)                         0.000     6.544
data arrival time                                                                                                                               6.544

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[25].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.544
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.568


#Path 78
Startpoint: DXport~0.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[24].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~0.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[4] (.names)                                                                                                            1.001     1.001
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.262
new_n1470.in[0] (.names)                                                                                                              0.100     1.362
new_n1470.out[0] (.names)                                                                                                             0.235     1.597
new_n1475.in[0] (.names)                                                                                                              0.100     1.697
new_n1475.out[0] (.names)                                                                                                             0.235     1.932
new_n1480.in[0] (.names)                                                                                                              0.100     2.032
new_n1480.out[0] (.names)                                                                                                             0.235     2.267
new_n1483_1.in[0] (.names)                                                                                                            0.335     2.601
new_n1483_1.out[0] (.names)                                                                                                           0.235     2.836
new_n1491.in[0] (.names)                                                                                                              0.478     3.314
new_n1491.out[0] (.names)                                                                                                             0.261     3.575
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.675
new_n1499_1.out[0] (.names)                                                                                                           0.261     3.936
new_n1505.in[0] (.names)                                                                                                              0.100     4.036
new_n1505.out[0] (.names)                                                                                                             0.235     4.271
new_n1515.in[0] (.names)                                                                                                              0.620     4.891
new_n1515.out[0] (.names)                                                                                                             0.261     5.152
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.252
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.513
new_n1529.in[0] (.names)                                                                                                              0.100     5.613
new_n1529.out[0] (.names)                                                                                                             0.235     5.848
new_n1528_1.in[0] (.names)                                                                                                            0.100     5.948
new_n1528_1.out[0] (.names)                                                                                                           0.235     6.183
n902.in[1] (.names)                                                                                                                   0.100     6.283
n902.out[0] (.names)                                                                                                                  0.261     6.544
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[24].D[0] (.latch)                         0.000     6.544
data arrival time                                                                                                                               6.544

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[24].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.544
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.568


#Path 79
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : $sdff~2^Q~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
new_n1435.in[0] (.names)                                         0.765     0.765
new_n1435.out[0] (.names)                                        0.235     1.000
new_n1434_1.in[5] (.names)                                       0.100     1.100
new_n1434_1.out[0] (.names)                                      0.261     1.361
new_n1433_1.in[0] (.names)                                       0.100     1.461
new_n1433_1.out[0] (.names)                                      0.235     1.696
new_n1432.in[2] (.names)                                         0.100     1.796
new_n1432.out[0] (.names)                                        0.235     2.031
new_n1431.in[2] (.names)                                         0.100     2.131
new_n1431.out[0] (.names)                                        0.261     2.392
new_n1430.in[0] (.names)                                         0.480     2.872
new_n1430.out[0] (.names)                                        0.261     3.133
new_n1429_1.in[5] (.names)                                       0.100     3.233
new_n1429_1.out[0] (.names)                                      0.261     3.494
new_n1428_1.in[0] (.names)                                       0.100     3.594
new_n1428_1.out[0] (.names)                                      0.261     3.855
new_n1427.in[1] (.names)                                         0.100     3.955
new_n1427.out[0] (.names)                                        0.261     4.216
n1070.in[0] (.names)                                             0.625     4.841
n1070.out[0] (.names)                                            0.235     5.076
$sdff~2^Q~0.D[0] (.latch)                                        1.439     6.515
data arrival time                                                          6.515

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdff~2^Q~0.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.515
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.539


#Path 80
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~1.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[0] (multiply)                                     1.523     2.651
new_n1787.in[1] (.names)                                         2.875     5.525
new_n1787.out[0] (.names)                                        0.261     5.786
n1368.in[0] (.names)                                             0.288     6.074
n1368.out[0] (.names)                                            0.235     6.309
$sdffe~4^Q~1.D[0] (.latch)                                       0.000     6.309
data arrival time                                                          6.309

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~1.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.309
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.333


#Path 81
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
input external delay                                                                                                                 0.000     0.000
Aport~4.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1435.in[0] (.names)                                                                                                             0.765     0.765
new_n1435.out[0] (.names)                                                                                                            0.235     1.000
new_n1434_1.in[5] (.names)                                                                                                           0.100     1.100
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.361
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.461
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.696
new_n1432.in[2] (.names)                                                                                                             0.100     1.796
new_n1432.out[0] (.names)                                                                                                            0.235     2.031
new_n1431.in[2] (.names)                                                                                                             0.100     2.131
new_n1431.out[0] (.names)                                                                                                            0.261     2.392
new_n1430.in[0] (.names)                                                                                                             0.480     2.872
new_n1430.out[0] (.names)                                                                                                            0.261     3.133
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.233
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.494
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.594
new_n1428_1.out[0] (.names)                                                                                                          0.261     3.855
new_n1427.in[1] (.names)                                                                                                             0.100     3.955
new_n1427.out[0] (.names)                                                                                                            0.261     4.216
n1070.in[0] (.names)                                                                                                                 0.625     4.841
n1070.out[0] (.names)                                                                                                                0.235     5.076
new_n1474_1.in[5] (.names)                                                                                                           0.628     5.704
new_n1474_1.out[0] (.names)                                                                                                          0.261     5.965
n817.in[2] (.names)                                                                                                                  0.100     6.065
n817.out[0] (.names)                                                                                                                 0.235     6.300
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[7].D[0] (.latch)                         0.000     6.300
data arrival time                                                                                                                              6.300

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[7].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.300
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.323


#Path 82
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[9].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
input external delay                                                                                                                 0.000     0.000
Aport~4.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1435.in[0] (.names)                                                                                                             0.765     0.765
new_n1435.out[0] (.names)                                                                                                            0.235     1.000
new_n1434_1.in[5] (.names)                                                                                                           0.100     1.100
new_n1434_1.out[0] (.names)                                                                                                          0.261     1.361
new_n1433_1.in[0] (.names)                                                                                                           0.100     1.461
new_n1433_1.out[0] (.names)                                                                                                          0.235     1.696
new_n1432.in[2] (.names)                                                                                                             0.100     1.796
new_n1432.out[0] (.names)                                                                                                            0.235     2.031
new_n1431.in[2] (.names)                                                                                                             0.100     2.131
new_n1431.out[0] (.names)                                                                                                            0.261     2.392
new_n1430.in[0] (.names)                                                                                                             0.480     2.872
new_n1430.out[0] (.names)                                                                                                            0.261     3.133
new_n1429_1.in[5] (.names)                                                                                                           0.100     3.233
new_n1429_1.out[0] (.names)                                                                                                          0.261     3.494
new_n1428_1.in[0] (.names)                                                                                                           0.100     3.594
new_n1428_1.out[0] (.names)                                                                                                          0.261     3.855
new_n1427.in[1] (.names)                                                                                                             0.100     3.955
new_n1427.out[0] (.names)                                                                                                            0.261     4.216
n1070.in[0] (.names)                                                                                                                 0.625     4.841
n1070.out[0] (.names)                                                                                                                0.235     5.076
new_n1479_1.in[5] (.names)                                                                                                           0.628     5.704
new_n1479_1.out[0] (.names)                                                                                                          0.261     5.965
n827.in[2] (.names)                                                                                                                  0.100     6.065
n827.out[0] (.names)                                                                                                                 0.235     6.300
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[9].D[0] (.latch)                         0.000     6.300
data arrival time                                                                                                                              6.300

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[9].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                    0.000     0.042
cell setup time                                                                                                                     -0.066    -0.024
data required time                                                                                                                            -0.024
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                            -0.024
data arrival time                                                                                                                             -6.300
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -6.323


#Path 83
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[19].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
Aport~4.inpad[0] (.input)                                                                                                             0.000     0.000
new_n1435.in[0] (.names)                                                                                                              0.765     0.765
new_n1435.out[0] (.names)                                                                                                             0.235     1.000
new_n1434_1.in[5] (.names)                                                                                                            0.100     1.100
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.361
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.461
new_n1433_1.out[0] (.names)                                                                                                           0.235     1.696
new_n1432.in[2] (.names)                                                                                                              0.100     1.796
new_n1432.out[0] (.names)                                                                                                             0.235     2.031
new_n1431.in[2] (.names)                                                                                                              0.100     2.131
new_n1431.out[0] (.names)                                                                                                             0.261     2.392
new_n1430.in[0] (.names)                                                                                                              0.480     2.872
new_n1430.out[0] (.names)                                                                                                             0.261     3.133
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.233
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.494
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.594
new_n1428_1.out[0] (.names)                                                                                                           0.261     3.855
new_n1427.in[1] (.names)                                                                                                              0.100     3.955
new_n1427.out[0] (.names)                                                                                                             0.261     4.216
n1070.in[0] (.names)                                                                                                                  0.625     4.841
n1070.out[0] (.names)                                                                                                                 0.235     5.076
new_n1510.in[5] (.names)                                                                                                              0.628     5.704
new_n1510.out[0] (.names)                                                                                                             0.261     5.965
n877.in[2] (.names)                                                                                                                   0.100     6.065
n877.out[0] (.names)                                                                                                                  0.235     6.300
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[19].D[0] (.latch)                         0.000     6.300
data arrival time                                                                                                                               6.300

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[19].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.300
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.323


#Path 84
Startpoint: $sdffe~3^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~4.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    0.042     0.042
$sdffe~3^Q~17.Q[0] (.latch) [clock-to-output]                    0.124     0.166
$mul~14[0].a[17] (multiply)                                      0.961     1.128
$mul~14[0].out[1] (multiply)                                     1.523     2.651
new_n1792.in[0] (.names)                                         2.646     5.297
new_n1792.out[0] (.names)                                        0.261     5.558
new_n1794.in[0] (.names)                                         0.100     5.658
new_n1794.out[0] (.names)                                        0.235     5.893
n1383.in[1] (.names)                                             0.100     5.993
n1383.out[0] (.names)                                            0.261     6.254
$sdffe~4^Q~4.D[0] (.latch)                                       0.000     6.254
data arrival time                                                          6.254

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~4.clk[0] (.latch)                                     0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.254
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.278


#Path 85
Startpoint: DXport~0.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[22].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
DXport~0.inpad[0] (.input)                                                                                                            0.000     0.000
new_n1464_1.in[4] (.names)                                                                                                            1.001     1.001
new_n1464_1.out[0] (.names)                                                                                                           0.261     1.262
new_n1470.in[0] (.names)                                                                                                              0.100     1.362
new_n1470.out[0] (.names)                                                                                                             0.235     1.597
new_n1475.in[0] (.names)                                                                                                              0.100     1.697
new_n1475.out[0] (.names)                                                                                                             0.235     1.932
new_n1480.in[0] (.names)                                                                                                              0.100     2.032
new_n1480.out[0] (.names)                                                                                                             0.235     2.267
new_n1483_1.in[0] (.names)                                                                                                            0.335     2.601
new_n1483_1.out[0] (.names)                                                                                                           0.235     2.836
new_n1491.in[0] (.names)                                                                                                              0.478     3.314
new_n1491.out[0] (.names)                                                                                                             0.261     3.575
new_n1499_1.in[2] (.names)                                                                                                            0.100     3.675
new_n1499_1.out[0] (.names)                                                                                                           0.261     3.936
new_n1505.in[0] (.names)                                                                                                              0.100     4.036
new_n1505.out[0] (.names)                                                                                                             0.235     4.271
new_n1515.in[0] (.names)                                                                                                              0.620     4.891
new_n1515.out[0] (.names)                                                                                                             0.261     5.152
new_n1523_1.in[2] (.names)                                                                                                            0.100     5.252
new_n1523_1.out[0] (.names)                                                                                                           0.261     5.513
new_n1522.in[0] (.names)                                                                                                              0.100     5.613
new_n1522.out[0] (.names)                                                                                                             0.235     5.848
n892.in[1] (.names)                                                                                                                   0.100     5.948
n892.out[0] (.names)                                                                                                                  0.261     6.209
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[22].D[0] (.latch)                         0.000     6.209
data arrival time                                                                                                                               6.209

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[22].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.209
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.233


#Path 86
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : Youtport~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
new_n1435.in[0] (.names)                                         0.765     0.765
new_n1435.out[0] (.names)                                        0.235     1.000
new_n1434_1.in[5] (.names)                                       0.100     1.100
new_n1434_1.out[0] (.names)                                      0.261     1.361
new_n1433_1.in[0] (.names)                                       0.100     1.461
new_n1433_1.out[0] (.names)                                      0.235     1.696
new_n1432.in[2] (.names)                                         0.100     1.796
new_n1432.out[0] (.names)                                        0.235     2.031
new_n1431.in[2] (.names)                                         0.100     2.131
new_n1431.out[0] (.names)                                        0.261     2.392
new_n1430.in[0] (.names)                                         0.480     2.872
new_n1430.out[0] (.names)                                        0.261     3.133
new_n1429_1.in[5] (.names)                                       0.100     3.233
new_n1429_1.out[0] (.names)                                      0.261     3.494
new_n1428_1.in[0] (.names)                                       0.100     3.594
new_n1428_1.out[0] (.names)                                      0.261     3.855
new_n1427.in[1] (.names)                                         0.100     3.955
new_n1427.out[0] (.names)                                        0.261     4.216
new_n1465.in[1] (.names)                                         0.623     4.840
new_n1465.out[0] (.names)                                        0.235     5.075
n1523.in[2] (.names)                                             0.889     5.964
n1523.out[0] (.names)                                            0.235     6.199
Youtport~0.D[0] (.latch)                                         0.000     6.199
data arrival time                                                          6.199

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport~0.clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.199
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.223


#Path 87
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : Youtport~1.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
new_n1435.in[0] (.names)                                         0.765     0.765
new_n1435.out[0] (.names)                                        0.235     1.000
new_n1434_1.in[5] (.names)                                       0.100     1.100
new_n1434_1.out[0] (.names)                                      0.261     1.361
new_n1433_1.in[0] (.names)                                       0.100     1.461
new_n1433_1.out[0] (.names)                                      0.235     1.696
new_n1432.in[2] (.names)                                         0.100     1.796
new_n1432.out[0] (.names)                                        0.235     2.031
new_n1431.in[2] (.names)                                         0.100     2.131
new_n1431.out[0] (.names)                                        0.261     2.392
new_n1430.in[0] (.names)                                         0.480     2.872
new_n1430.out[0] (.names)                                        0.261     3.133
new_n1429_1.in[5] (.names)                                       0.100     3.233
new_n1429_1.out[0] (.names)                                      0.261     3.494
new_n1428_1.in[0] (.names)                                       0.100     3.594
new_n1428_1.out[0] (.names)                                      0.261     3.855
new_n1427.in[1] (.names)                                         0.100     3.955
new_n1427.out[0] (.names)                                        0.261     4.216
new_n1465.in[1] (.names)                                         0.623     4.840
new_n1465.out[0] (.names)                                        0.235     5.075
n1527.in[2] (.names)                                             0.889     5.964
n1527.out[0] (.names)                                            0.235     6.199
Youtport~1.D[0] (.latch)                                         0.000     6.199
data arrival time                                                          6.199

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport~1.clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.199
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.223


#Path 88
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : Youtport~2.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
new_n1435.in[0] (.names)                                         0.765     0.765
new_n1435.out[0] (.names)                                        0.235     1.000
new_n1434_1.in[5] (.names)                                       0.100     1.100
new_n1434_1.out[0] (.names)                                      0.261     1.361
new_n1433_1.in[0] (.names)                                       0.100     1.461
new_n1433_1.out[0] (.names)                                      0.235     1.696
new_n1432.in[2] (.names)                                         0.100     1.796
new_n1432.out[0] (.names)                                        0.235     2.031
new_n1431.in[2] (.names)                                         0.100     2.131
new_n1431.out[0] (.names)                                        0.261     2.392
new_n1430.in[0] (.names)                                         0.480     2.872
new_n1430.out[0] (.names)                                        0.261     3.133
new_n1429_1.in[5] (.names)                                       0.100     3.233
new_n1429_1.out[0] (.names)                                      0.261     3.494
new_n1428_1.in[0] (.names)                                       0.100     3.594
new_n1428_1.out[0] (.names)                                      0.261     3.855
new_n1427.in[1] (.names)                                         0.100     3.955
new_n1427.out[0] (.names)                                        0.261     4.216
new_n1465.in[1] (.names)                                         0.623     4.840
new_n1465.out[0] (.names)                                        0.235     5.075
n1531.in[2] (.names)                                             0.889     5.964
n1531.out[0] (.names)                                            0.235     6.199
Youtport~2.D[0] (.latch)                                         0.000     6.199
data arrival time                                                          6.199

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport~2.clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.199
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.223


#Path 89
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : Youtport~8.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
new_n1435.in[0] (.names)                                         0.765     0.765
new_n1435.out[0] (.names)                                        0.235     1.000
new_n1434_1.in[5] (.names)                                       0.100     1.100
new_n1434_1.out[0] (.names)                                      0.261     1.361
new_n1433_1.in[0] (.names)                                       0.100     1.461
new_n1433_1.out[0] (.names)                                      0.235     1.696
new_n1432.in[2] (.names)                                         0.100     1.796
new_n1432.out[0] (.names)                                        0.235     2.031
new_n1431.in[2] (.names)                                         0.100     2.131
new_n1431.out[0] (.names)                                        0.261     2.392
new_n1430.in[0] (.names)                                         0.480     2.872
new_n1430.out[0] (.names)                                        0.261     3.133
new_n1429_1.in[5] (.names)                                       0.100     3.233
new_n1429_1.out[0] (.names)                                      0.261     3.494
new_n1428_1.in[0] (.names)                                       0.100     3.594
new_n1428_1.out[0] (.names)                                      0.261     3.855
new_n1427.in[1] (.names)                                         0.100     3.955
new_n1427.out[0] (.names)                                        0.261     4.216
new_n1465.in[1] (.names)                                         0.623     4.840
new_n1465.out[0] (.names)                                        0.235     5.075
n1555.in[2] (.names)                                             0.889     5.964
n1555.out[0] (.names)                                            0.235     6.199
Youtport~8.D[0] (.latch)                                         0.000     6.199
data arrival time                                                          6.199

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport~8.clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.199
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.223


#Path 90
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : Youtport~7.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
new_n1435.in[0] (.names)                                         0.765     0.765
new_n1435.out[0] (.names)                                        0.235     1.000
new_n1434_1.in[5] (.names)                                       0.100     1.100
new_n1434_1.out[0] (.names)                                      0.261     1.361
new_n1433_1.in[0] (.names)                                       0.100     1.461
new_n1433_1.out[0] (.names)                                      0.235     1.696
new_n1432.in[2] (.names)                                         0.100     1.796
new_n1432.out[0] (.names)                                        0.235     2.031
new_n1431.in[2] (.names)                                         0.100     2.131
new_n1431.out[0] (.names)                                        0.261     2.392
new_n1430.in[0] (.names)                                         0.480     2.872
new_n1430.out[0] (.names)                                        0.261     3.133
new_n1429_1.in[5] (.names)                                       0.100     3.233
new_n1429_1.out[0] (.names)                                      0.261     3.494
new_n1428_1.in[0] (.names)                                       0.100     3.594
new_n1428_1.out[0] (.names)                                      0.261     3.855
new_n1427.in[1] (.names)                                         0.100     3.955
new_n1427.out[0] (.names)                                        0.261     4.216
new_n1465.in[1] (.names)                                         0.623     4.840
new_n1465.out[0] (.names)                                        0.235     5.075
n1551.in[2] (.names)                                             0.889     5.964
n1551.out[0] (.names)                                            0.235     6.199
Youtport~7.D[0] (.latch)                                         0.000     6.199
data arrival time                                                          6.199

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport~7.clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.199
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.223


#Path 91
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : Youtport~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
new_n1435.in[0] (.names)                                         0.765     0.765
new_n1435.out[0] (.names)                                        0.235     1.000
new_n1434_1.in[5] (.names)                                       0.100     1.100
new_n1434_1.out[0] (.names)                                      0.261     1.361
new_n1433_1.in[0] (.names)                                       0.100     1.461
new_n1433_1.out[0] (.names)                                      0.235     1.696
new_n1432.in[2] (.names)                                         0.100     1.796
new_n1432.out[0] (.names)                                        0.235     2.031
new_n1431.in[2] (.names)                                         0.100     2.131
new_n1431.out[0] (.names)                                        0.261     2.392
new_n1430.in[0] (.names)                                         0.480     2.872
new_n1430.out[0] (.names)                                        0.261     3.133
new_n1429_1.in[5] (.names)                                       0.100     3.233
new_n1429_1.out[0] (.names)                                      0.261     3.494
new_n1428_1.in[0] (.names)                                       0.100     3.594
new_n1428_1.out[0] (.names)                                      0.261     3.855
new_n1427.in[1] (.names)                                         0.100     3.955
new_n1427.out[0] (.names)                                        0.261     4.216
new_n1465.in[1] (.names)                                         0.623     4.840
new_n1465.out[0] (.names)                                        0.235     5.075
n1535.in[2] (.names)                                             0.889     5.964
n1535.out[0] (.names)                                            0.235     6.199
Youtport~3.D[0] (.latch)                                         0.000     6.199
data arrival time                                                          6.199

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport~3.clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.199
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.223


#Path 92
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : Youtport~5.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
new_n1435.in[0] (.names)                                         0.765     0.765
new_n1435.out[0] (.names)                                        0.235     1.000
new_n1434_1.in[5] (.names)                                       0.100     1.100
new_n1434_1.out[0] (.names)                                      0.261     1.361
new_n1433_1.in[0] (.names)                                       0.100     1.461
new_n1433_1.out[0] (.names)                                      0.235     1.696
new_n1432.in[2] (.names)                                         0.100     1.796
new_n1432.out[0] (.names)                                        0.235     2.031
new_n1431.in[2] (.names)                                         0.100     2.131
new_n1431.out[0] (.names)                                        0.261     2.392
new_n1430.in[0] (.names)                                         0.480     2.872
new_n1430.out[0] (.names)                                        0.261     3.133
new_n1429_1.in[5] (.names)                                       0.100     3.233
new_n1429_1.out[0] (.names)                                      0.261     3.494
new_n1428_1.in[0] (.names)                                       0.100     3.594
new_n1428_1.out[0] (.names)                                      0.261     3.855
new_n1427.in[1] (.names)                                         0.100     3.955
new_n1427.out[0] (.names)                                        0.261     4.216
new_n1465.in[1] (.names)                                         0.623     4.840
new_n1465.out[0] (.names)                                        0.235     5.075
n1543.in[2] (.names)                                             0.889     5.964
n1543.out[0] (.names)                                            0.235     6.199
Youtport~5.D[0] (.latch)                                         0.000     6.199
data arrival time                                                          6.199

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport~5.clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.199
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.223


#Path 93
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : Youtport~26.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
new_n1435.in[0] (.names)                                         0.765     0.765
new_n1435.out[0] (.names)                                        0.235     1.000
new_n1434_1.in[5] (.names)                                       0.100     1.100
new_n1434_1.out[0] (.names)                                      0.261     1.361
new_n1433_1.in[0] (.names)                                       0.100     1.461
new_n1433_1.out[0] (.names)                                      0.235     1.696
new_n1432.in[2] (.names)                                         0.100     1.796
new_n1432.out[0] (.names)                                        0.235     2.031
new_n1431.in[2] (.names)                                         0.100     2.131
new_n1431.out[0] (.names)                                        0.261     2.392
new_n1430.in[0] (.names)                                         0.480     2.872
new_n1430.out[0] (.names)                                        0.261     3.133
new_n1429_1.in[5] (.names)                                       0.100     3.233
new_n1429_1.out[0] (.names)                                      0.261     3.494
new_n1428_1.in[0] (.names)                                       0.100     3.594
new_n1428_1.out[0] (.names)                                      0.261     3.855
new_n1427.in[1] (.names)                                         0.100     3.955
new_n1427.out[0] (.names)                                        0.261     4.216
new_n1465.in[1] (.names)                                         0.623     4.840
new_n1465.out[0] (.names)                                        0.235     5.075
n1627.in[2] (.names)                                             0.873     5.948
n1627.out[0] (.names)                                            0.235     6.183
Youtport~26.D[0] (.latch)                                        0.000     6.183
data arrival time                                                          6.183

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport~26.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.183
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.207


#Path 94
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : Youtport~24.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
new_n1435.in[0] (.names)                                         0.765     0.765
new_n1435.out[0] (.names)                                        0.235     1.000
new_n1434_1.in[5] (.names)                                       0.100     1.100
new_n1434_1.out[0] (.names)                                      0.261     1.361
new_n1433_1.in[0] (.names)                                       0.100     1.461
new_n1433_1.out[0] (.names)                                      0.235     1.696
new_n1432.in[2] (.names)                                         0.100     1.796
new_n1432.out[0] (.names)                                        0.235     2.031
new_n1431.in[2] (.names)                                         0.100     2.131
new_n1431.out[0] (.names)                                        0.261     2.392
new_n1430.in[0] (.names)                                         0.480     2.872
new_n1430.out[0] (.names)                                        0.261     3.133
new_n1429_1.in[5] (.names)                                       0.100     3.233
new_n1429_1.out[0] (.names)                                      0.261     3.494
new_n1428_1.in[0] (.names)                                       0.100     3.594
new_n1428_1.out[0] (.names)                                      0.261     3.855
new_n1427.in[1] (.names)                                         0.100     3.955
new_n1427.out[0] (.names)                                        0.261     4.216
new_n1465.in[1] (.names)                                         0.623     4.840
new_n1465.out[0] (.names)                                        0.235     5.075
n1619.in[2] (.names)                                             0.873     5.948
n1619.out[0] (.names)                                            0.235     6.183
Youtport~24.D[0] (.latch)                                        0.000     6.183
data arrival time                                                          6.183

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport~24.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.183
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.207


#Path 95
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : Youtport~23.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
new_n1435.in[0] (.names)                                         0.765     0.765
new_n1435.out[0] (.names)                                        0.235     1.000
new_n1434_1.in[5] (.names)                                       0.100     1.100
new_n1434_1.out[0] (.names)                                      0.261     1.361
new_n1433_1.in[0] (.names)                                       0.100     1.461
new_n1433_1.out[0] (.names)                                      0.235     1.696
new_n1432.in[2] (.names)                                         0.100     1.796
new_n1432.out[0] (.names)                                        0.235     2.031
new_n1431.in[2] (.names)                                         0.100     2.131
new_n1431.out[0] (.names)                                        0.261     2.392
new_n1430.in[0] (.names)                                         0.480     2.872
new_n1430.out[0] (.names)                                        0.261     3.133
new_n1429_1.in[5] (.names)                                       0.100     3.233
new_n1429_1.out[0] (.names)                                      0.261     3.494
new_n1428_1.in[0] (.names)                                       0.100     3.594
new_n1428_1.out[0] (.names)                                      0.261     3.855
new_n1427.in[1] (.names)                                         0.100     3.955
new_n1427.out[0] (.names)                                        0.261     4.216
new_n1465.in[1] (.names)                                         0.623     4.840
new_n1465.out[0] (.names)                                        0.235     5.075
n1615.in[2] (.names)                                             0.873     5.948
n1615.out[0] (.names)                                            0.235     6.183
Youtport~23.D[0] (.latch)                                        0.000     6.183
data arrival time                                                          6.183

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport~23.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.183
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.207


#Path 96
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : Youtport~22.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
new_n1435.in[0] (.names)                                         0.765     0.765
new_n1435.out[0] (.names)                                        0.235     1.000
new_n1434_1.in[5] (.names)                                       0.100     1.100
new_n1434_1.out[0] (.names)                                      0.261     1.361
new_n1433_1.in[0] (.names)                                       0.100     1.461
new_n1433_1.out[0] (.names)                                      0.235     1.696
new_n1432.in[2] (.names)                                         0.100     1.796
new_n1432.out[0] (.names)                                        0.235     2.031
new_n1431.in[2] (.names)                                         0.100     2.131
new_n1431.out[0] (.names)                                        0.261     2.392
new_n1430.in[0] (.names)                                         0.480     2.872
new_n1430.out[0] (.names)                                        0.261     3.133
new_n1429_1.in[5] (.names)                                       0.100     3.233
new_n1429_1.out[0] (.names)                                      0.261     3.494
new_n1428_1.in[0] (.names)                                       0.100     3.594
new_n1428_1.out[0] (.names)                                      0.261     3.855
new_n1427.in[1] (.names)                                         0.100     3.955
new_n1427.out[0] (.names)                                        0.261     4.216
new_n1465.in[1] (.names)                                         0.623     4.840
new_n1465.out[0] (.names)                                        0.235     5.075
n1611.in[2] (.names)                                             0.873     5.948
n1611.out[0] (.names)                                            0.235     6.183
Youtport~22.D[0] (.latch)                                        0.000     6.183
data arrival time                                                          6.183

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Youtport~22.clk[0] (.latch)                                      0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.183
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.207


#Path 97
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[10].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
input external delay                                                                                                                  0.000     0.000
Aport~4.inpad[0] (.input)                                                                                                             0.000     0.000
new_n1435.in[0] (.names)                                                                                                              0.765     0.765
new_n1435.out[0] (.names)                                                                                                             0.235     1.000
new_n1434_1.in[5] (.names)                                                                                                            0.100     1.100
new_n1434_1.out[0] (.names)                                                                                                           0.261     1.361
new_n1433_1.in[0] (.names)                                                                                                            0.100     1.461
new_n1433_1.out[0] (.names)                                                                                                           0.235     1.696
new_n1432.in[2] (.names)                                                                                                              0.100     1.796
new_n1432.out[0] (.names)                                                                                                             0.235     2.031
new_n1431.in[2] (.names)                                                                                                              0.100     2.131
new_n1431.out[0] (.names)                                                                                                             0.261     2.392
new_n1430.in[0] (.names)                                                                                                              0.480     2.872
new_n1430.out[0] (.names)                                                                                                             0.261     3.133
new_n1429_1.in[5] (.names)                                                                                                            0.100     3.233
new_n1429_1.out[0] (.names)                                                                                                           0.261     3.494
new_n1428_1.in[0] (.names)                                                                                                            0.100     3.594
new_n1428_1.out[0] (.names)                                                                                                           0.261     3.855
new_n1427.in[1] (.names)                                                                                                              0.100     3.955
new_n1427.out[0] (.names)                                                                                                             0.261     4.216
n1070.in[0] (.names)                                                                                                                  0.625     4.841
n1070.out[0] (.names)                                                                                                                 0.235     5.076
new_n1482.in[5] (.names)                                                                                                              0.454     5.530
new_n1482.out[0] (.names)                                                                                                             0.261     5.791
n832.in[2] (.names)                                                                                                                   0.100     5.891
n832.out[0] (.names)                                                                                                                  0.235     6.126
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[10].D[0] (.latch)                         0.000     6.126
data arrival time                                                                                                                               6.126

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[10].clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                                                                     0.000     0.042
cell setup time                                                                                                                      -0.066    -0.024
data required time                                                                                                                             -0.024
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             -0.024
data arrival time                                                                                                                              -6.126
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                               -6.150


#Path 98
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : Uoutport~7.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
new_n1435.in[0] (.names)                                         0.765     0.765
new_n1435.out[0] (.names)                                        0.235     1.000
new_n1434_1.in[5] (.names)                                       0.100     1.100
new_n1434_1.out[0] (.names)                                      0.261     1.361
new_n1433_1.in[0] (.names)                                       0.100     1.461
new_n1433_1.out[0] (.names)                                      0.235     1.696
new_n1432.in[2] (.names)                                         0.100     1.796
new_n1432.out[0] (.names)                                        0.235     2.031
new_n1431.in[2] (.names)                                         0.100     2.131
new_n1431.out[0] (.names)                                        0.261     2.392
new_n1430.in[0] (.names)                                         0.480     2.872
new_n1430.out[0] (.names)                                        0.261     3.133
new_n1429_1.in[5] (.names)                                       0.100     3.233
new_n1429_1.out[0] (.names)                                      0.261     3.494
new_n1428_1.in[0] (.names)                                       0.100     3.594
new_n1428_1.out[0] (.names)                                      0.261     3.855
new_n1427.in[1] (.names)                                         0.100     3.955
new_n1427.out[0] (.names)                                        0.261     4.216
new_n1465.in[1] (.names)                                         0.623     4.840
new_n1465.out[0] (.names)                                        0.235     5.075
n1263.in[2] (.names)                                             0.770     5.845
n1263.out[0] (.names)                                            0.235     6.080
Uoutport~7.D[0] (.latch)                                         0.000     6.080
data arrival time                                                          6.080

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport~7.clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.080
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.103


#Path 99
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : Xoutport~8.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
new_n1435.in[0] (.names)                                         0.765     0.765
new_n1435.out[0] (.names)                                        0.235     1.000
new_n1434_1.in[5] (.names)                                       0.100     1.100
new_n1434_1.out[0] (.names)                                      0.261     1.361
new_n1433_1.in[0] (.names)                                       0.100     1.461
new_n1433_1.out[0] (.names)                                      0.235     1.696
new_n1432.in[2] (.names)                                         0.100     1.796
new_n1432.out[0] (.names)                                        0.235     2.031
new_n1431.in[2] (.names)                                         0.100     2.131
new_n1431.out[0] (.names)                                        0.261     2.392
new_n1430.in[0] (.names)                                         0.480     2.872
new_n1430.out[0] (.names)                                        0.261     3.133
new_n1429_1.in[5] (.names)                                       0.100     3.233
new_n1429_1.out[0] (.names)                                      0.261     3.494
new_n1428_1.in[0] (.names)                                       0.100     3.594
new_n1428_1.out[0] (.names)                                      0.261     3.855
new_n1427.in[1] (.names)                                         0.100     3.955
new_n1427.out[0] (.names)                                        0.261     4.216
new_n1465.in[1] (.names)                                         0.623     4.840
new_n1465.out[0] (.names)                                        0.235     5.075
n974.in[2] (.names)                                              0.770     5.845
n974.out[0] (.names)                                             0.235     6.080
Xoutport~8.D[0] (.latch)                                         0.000     6.080
data arrival time                                                          6.080

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Xoutport~8.clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.080
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.103


#Path 100
Startpoint: Aport~4.inpad[0] (.input clocked by clk)
Endpoint  : Uoutport~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
Aport~4.inpad[0] (.input)                                        0.000     0.000
new_n1435.in[0] (.names)                                         0.765     0.765
new_n1435.out[0] (.names)                                        0.235     1.000
new_n1434_1.in[5] (.names)                                       0.100     1.100
new_n1434_1.out[0] (.names)                                      0.261     1.361
new_n1433_1.in[0] (.names)                                       0.100     1.461
new_n1433_1.out[0] (.names)                                      0.235     1.696
new_n1432.in[2] (.names)                                         0.100     1.796
new_n1432.out[0] (.names)                                        0.235     2.031
new_n1431.in[2] (.names)                                         0.100     2.131
new_n1431.out[0] (.names)                                        0.261     2.392
new_n1430.in[0] (.names)                                         0.480     2.872
new_n1430.out[0] (.names)                                        0.261     3.133
new_n1429_1.in[5] (.names)                                       0.100     3.233
new_n1429_1.out[0] (.names)                                      0.261     3.494
new_n1428_1.in[0] (.names)                                       0.100     3.594
new_n1428_1.out[0] (.names)                                      0.261     3.855
new_n1427.in[1] (.names)                                         0.100     3.955
new_n1427.out[0] (.names)                                        0.261     4.216
new_n1465.in[1] (.names)                                         0.623     4.840
new_n1465.out[0] (.names)                                        0.235     5.075
n1235.in[2] (.names)                                             0.770     5.845
n1235.out[0] (.names)                                            0.235     6.080
Uoutport~0.D[0] (.latch)                                         0.000     6.080
data arrival time                                                          6.080

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
Uoutport~0.clk[0] (.latch)                                       0.042     0.042
clock uncertainty                                                0.000     0.042
cell setup time                                                 -0.066    -0.024
data required time                                                        -0.024
--------------------------------------------------------------------------------
data required time                                                        -0.024
data arrival time                                                         -6.080
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -6.103


#End of timing report
