// Seed: 2676747363
module module_0 #(
    parameter id_1 = 32'd37,
    parameter id_2 = 32'd37
);
  defparam id_1.id_2 = 1'h0;
endmodule
module module_1 (
    input  logic id_0,
    output logic id_1
);
  always @(posedge 1) begin
    id_1 <= id_0;
  end
  module_0();
endmodule
module module_2 (
    output tri1 id_0
    , id_13,
    input supply0 id_1,
    output logic id_2,
    input supply1 id_3,
    input tri0 id_4,
    input supply0 id_5,
    input logic id_6,
    input wor id_7,
    input wor id_8,
    input supply0 id_9,
    input wor id_10,
    input wor id_11
);
  initial begin
    assume (1)
    else;
    #1 #1;
    id_0 = id_10 <= 1;
    id_2 = $display(id_5, id_13, 1, id_10);
    begin
      id_2 <= id_6;
    end
  end
  module_0();
endmodule
