*********************************************************************************
Commit: 7f8c5631fced88113b433467c90c9bc701cbe1f6 
*********************************************************************************

[SiliconPkg]

  Revert "[ADL-HX] [Cinnamon Bay] Dell Precision 7670/7770 ES2 MODS HW drips 8~10% delta to SW drips."
  
  This reverts commit 54ca4bfc832819affc110c01fe05ce25d2cfa185.
  Previously, this patch is used to fix issue reported from Dell, later Dell confirmed that
  this issue is caused by:set termination of GPP_A_1 to none, it is an board issue.
  and this patch caused current SPI related test failure, so far we have 3 failed HSD related with this.
  listed 15010685821, 16015715642 here
  
  Hsd-es-id: 16015785465
  Change-Id: I83d2e85199e66c26eb27e3c0575259fccd6959e0
  Original commit hash: 5ab7c9fc0232572bbb56a4b0fa5c5f9592bab8db
  
  ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiInitLib/PeiEspiInitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW
  --Commit Message Contains Key Word: revert
  --Commit Message Contains Oem: Dell

*********************************************************************************
Commit: d27074a963c4d1a5d9c941e29992c832f92a21c1 
*********************************************************************************

[SiliconPkg]

  [ise][15010707356][ADL-S BGA| DDR5] DIMM ODT, Read ODT and Read Amplifier training update for BGA.
  
  [Feature Description]
  DIMM ODT, Read ODT and Read Amplifier training update for BGA.
  
  [Resolution]
  DDR5 SBGA only:
  1. Change order of read training steps, new order : MrcReadAmplifierPower, MrcReadODTTraining, MrcReadEQTraining.
  2. Added functions to MrcCommon to save/restore read/write voltage/timing centering values.
  3. DimmOdtDdr5:
  3.1 Added more values to scan for SBGA.
  3.2 Refactor code to support new values to scan (SBGA, 2dimmPerSide module).
  3.3 Per Volume data,
  Issue: In some CPUs @High temperature (>50) RdV1DCentering can't find a passing window. The eye goes higher then calculated RxVref.
  Solution:
  3.4.1. Add 8mv (4 ticks) to be able to catch smaller eyes shifted above vref.
  3.4.2. Restore odt values including centering in case one of the margins after dimm odt gets zero value.
  
  Other:
  1. AC VOC fix to find a more accurate center in between ranks.
  2. DimmDfe change implementation from GetMarginCh to GetMarginByte
  3. DDR5 dimmodt added UPM tables into MRC code to better tradeoff odt values with margin results
  4. Change 2DPC 1R 1R CCC initial dimm odt value.
  
  [Impacted Area]
  Read ODT and Read Amplifier training
  
  [Register Impacted]
  PHY
  
  Hsd-es-id: 15010707356
  Change-Id: I9596e6cbcb99c50a6ad7d40c49a53e0bfe77c151
  Original commit hash: 8f67ccae7f64e87e348628e1aa63308f5dd6f5f1
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 82c713f4296ed25a34b15d5e7473530419fa0eef 
*********************************************************************************

[SiliconPkg]

  Many errors and Recoveries with L0s BIOS change to increase Gen3 nFTS from 0x90 to 0xA5
  
  Hsd-es-id: 22014646342
  Change-Id: I2705e286715f9d4e1a588545841bdfe3765d8a03
  Original commit hash: 1cd57d70dba3c565fc0335f08bac95286f8c11cb
  
  ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Oem: FTS

################################################################################

Report Summary: Backstop found 3 suspect commits for review 

Warnings Found:
  Commit: 7f8c563    --Commit Message Contains Key Word: HW
  Commit: 7f8c563    --Commit Message Contains Key Word: revert
  Commit: 7f8c563    --Commit Message Contains Oem: Dell
  Commit: d27074a    --Commit Message Contains Key Word: step
  Commit: 82c713f    --Commit Message Contains Oem: FTS
