RADEON_M_SPLL_REF_DIV_MASK,VAR_0
RADEON_M_SPLL_REF_FB_DIV,VAR_1
RADEON_SCLK_CNTL,VAR_2
RADEON_SCLK_SRC_SEL_MASK,VAR_3
RADEON_SPLL_FB_DIV_MASK,VAR_4
RADEON_SPLL_FB_DIV_SHIFT,VAR_5
RREG32_PLL,FUNC_0
radeon_legacy_get_engine_clock,FUNC_1
rdev,VAR_6
spll,VAR_7
fb_div,VAR_8
ref_div,VAR_9
post_div,VAR_10
sclk,VAR_11
