
######################oOOOo###########oOOOo##########################
#  HqFpga(TM) Release V3.0.5 (Summer 2024) Build FT091024
#  [Netlist Report]
#####################################################################
Date   : Sat Sep 14 10:00:19 2024

Library U_ARCH
+-----------+-------+
| Cell Name | Count |
+-----------+-------+
| PIO       |     4 |
| IOLOGIC   |     2 |
| SLICEL    |    21 |
+-----------+-------+
| Sum       |    27 |
+-----------+-------+

Library work
+-----------+-------+
| Cell Name | Count |
+-----------+-------+
| uart_demo |     1 |
+-----------+-------+
| Sum       |     1 |
+-----------+-------+

##########oOOOo###########oOOOo##############
#  HqFpga(TM) Release V3.0.5 (Summer 2024) Build FT091024
#  [Resource Utilization Report]
#############################################
Date   : Sat Sep 14 10:00:19 2024
Device : SA5Z-30-D1-8U213C

** Device Utilization Summary  ** 
+-----------------------------+------+-----------+----------+
| Resource Type               | Used | Available | Ratio(%) |
+-----------------------------+------+-----------+----------+
| PIO                         |    4 |       175 |      2 % |
| SLICE                       |   21 |      5104 |      1 % |
| IOLOGIC                     |    2 |       175 |      1 % |
|  +- IREG                    |    1 |        -- |       -- |
|  +- OREG                    |    1 |        -- |       -- |
| ----                        | ---- |      ---- |     ---- |
| BLOCK-RAM(9K-Based)         |    0 |       138 |      0 % |
|  +- RAMB18K                 |    0 |        -- |       -- |
|  +- RAMB9K                  |    0 |        -- |       -- |
| DSP-PRADD                   |    0 |        46 |      0 % |
|  +- PRADD9 (half DSP-PRADD) |    0 |        -- |       -- |
|  +- PRADD18                 |    0 |        -- |       -- |
| DSP-MULTIPLIER              |    0 |        46 |      0 % |
|  +- MULT9 (half DSP-MULT)   |    0 |        -- |       -- |
|  +- MULT18                  |    0 |        -- |       -- |
| DSP-ALU                     |    0 |        23 |      0 % |
|  +- ALU24 (half DSP-ALU)    |    0 |        -- |       -- |
|  +- ALU54                   |    0 |        -- |       -- |
| PLL                         |    0 |         2 |      0 % |
| DQS                         |    0 |         2 |      0 % |
| DDRDLL                      |    0 |         5 |      0 % |
| EFB                         |    0 |         1 |      0 % |
| DDRCTRL                     |    0 |         1 |      0 % |
+-----------------------------+------+-----------+----------+
