
001_led_blink.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003bc8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  08003d58  08003d58  00004d58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003e08  08003e08  0000505c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003e08  08003e08  00004e08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003e10  08003e10  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003e10  08003e10  00004e10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003e14  08003e14  00004e14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08003e18  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000270  2000005c  08003e74  0000505c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002cc  08003e74  000052cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a6a8  00000000  00000000  0000508c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000018d5  00000000  00000000  0000f734  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008e0  00000000  00000000  00011010  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000006c7  00000000  00000000  000118f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025a95  00000000  00000000  00011fb7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000aa94  00000000  00000000  00037a4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e7a94  00000000  00000000  000424e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00129f74  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000286c  00000000  00000000  00129fb8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  0012c824  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003d40 	.word	0x08003d40

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	08003d40 	.word	0x08003d40

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 800059c:	b480      	push	{r7}
 800059e:	b083      	sub	sp, #12
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005a4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005a8:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80005ac:	f003 0301 	and.w	r3, r3, #1
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d013      	beq.n	80005dc <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80005b4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005b8:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80005bc:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d00b      	beq.n	80005dc <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80005c4:	e000      	b.n	80005c8 <ITM_SendChar+0x2c>
    {
      __NOP();
 80005c6:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80005c8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005cc:	681b      	ldr	r3, [r3, #0]
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d0f9      	beq.n	80005c6 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80005d2:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005d6:	687a      	ldr	r2, [r7, #4]
 80005d8:	b2d2      	uxtb	r2, r2
 80005da:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80005dc:	687b      	ldr	r3, [r7, #4]
}
 80005de:	4618      	mov	r0, r3
 80005e0:	370c      	adds	r7, #12
 80005e2:	46bd      	mov	sp, r7
 80005e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e8:	4770      	bx	lr

080005ea <is_prime>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
bool is_prime(uint16_t v){
 80005ea:	b480      	push	{r7}
 80005ec:	b085      	sub	sp, #20
 80005ee:	af00      	add	r7, sp, #0
 80005f0:	4603      	mov	r3, r0
 80005f2:	80fb      	strh	r3, [r7, #6]
	for(uint16_t i=2;i<(v/2+1);i++){
 80005f4:	2302      	movs	r3, #2
 80005f6:	81fb      	strh	r3, [r7, #14]
 80005f8:	e00e      	b.n	8000618 <is_prime+0x2e>
		if(v%i==0) return false;
 80005fa:	88fb      	ldrh	r3, [r7, #6]
 80005fc:	89fa      	ldrh	r2, [r7, #14]
 80005fe:	fbb3 f1f2 	udiv	r1, r3, r2
 8000602:	fb01 f202 	mul.w	r2, r1, r2
 8000606:	1a9b      	subs	r3, r3, r2
 8000608:	b29b      	uxth	r3, r3
 800060a:	2b00      	cmp	r3, #0
 800060c:	d101      	bne.n	8000612 <is_prime+0x28>
 800060e:	2300      	movs	r3, #0
 8000610:	e009      	b.n	8000626 <is_prime+0x3c>
	for(uint16_t i=2;i<(v/2+1);i++){
 8000612:	89fb      	ldrh	r3, [r7, #14]
 8000614:	3301      	adds	r3, #1
 8000616:	81fb      	strh	r3, [r7, #14]
 8000618:	88fb      	ldrh	r3, [r7, #6]
 800061a:	085b      	lsrs	r3, r3, #1
 800061c:	b29b      	uxth	r3, r3
 800061e:	89fa      	ldrh	r2, [r7, #14]
 8000620:	429a      	cmp	r2, r3
 8000622:	d9ea      	bls.n	80005fa <is_prime+0x10>
	}
	return true;
 8000624:	2301      	movs	r3, #1
}
 8000626:	4618      	mov	r0, r3
 8000628:	3714      	adds	r7, #20
 800062a:	46bd      	mov	sp, r7
 800062c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000630:	4770      	bx	lr

08000632 <debug_printf>:
void debug_printf(const char *fmt, ...) {
 8000632:	b40f      	push	{r0, r1, r2, r3}
 8000634:	b580      	push	{r7, lr}
 8000636:	b0c2      	sub	sp, #264	@ 0x108
 8000638:	af00      	add	r7, sp, #0
  char buffer[256];
  va_list args;
  va_start(args, fmt);
 800063a:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 800063e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000642:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000646:	601a      	str	r2, [r3, #0]
  vsnprintf(buffer, sizeof(buffer), fmt, args);
 8000648:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800064c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000650:	1d38      	adds	r0, r7, #4
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8000658:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800065c:	f002 fee4 	bl	8003428 <vsniprintf>
  va_end(args);

  uint16_t i = 0;
 8000660:	2300      	movs	r3, #0
 8000662:	f8a7 3106 	strh.w	r3, [r7, #262]	@ 0x106
  while(buffer[i] != '\0') {
 8000666:	e00e      	b.n	8000686 <debug_printf+0x54>
    ITM_SendChar(buffer[i]);
 8000668:	f8b7 3106 	ldrh.w	r3, [r7, #262]	@ 0x106
 800066c:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 8000670:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8000674:	5cd3      	ldrb	r3, [r2, r3]
 8000676:	4618      	mov	r0, r3
 8000678:	f7ff ff90 	bl	800059c <ITM_SendChar>
    i++;
 800067c:	f8b7 3106 	ldrh.w	r3, [r7, #262]	@ 0x106
 8000680:	3301      	adds	r3, #1
 8000682:	f8a7 3106 	strh.w	r3, [r7, #262]	@ 0x106
  while(buffer[i] != '\0') {
 8000686:	f8b7 3106 	ldrh.w	r3, [r7, #262]	@ 0x106
 800068a:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 800068e:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8000692:	5cd3      	ldrb	r3, [r2, r3]
 8000694:	2b00      	cmp	r3, #0
 8000696:	d1e7      	bne.n	8000668 <debug_printf+0x36>
  }

}
 8000698:	bf00      	nop
 800069a:	bf00      	nop
 800069c:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 80006a0:	46bd      	mov	sp, r7
 80006a2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80006a6:	b004      	add	sp, #16
 80006a8:	4770      	bx	lr
	...

080006ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b082      	sub	sp, #8
 80006b0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006b2:	f000 fa5d 	bl	8000b70 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006b6:	f000 f84b 	bl	8000750 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006ba:	f000 f8cb 	bl	8000854 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80006be:	f000 f899 	bl	80007f4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  //calculate a list of primes:
  uint16_t prime_index=0;
 80006c2:	2300      	movs	r3, #0
 80006c4:	80fb      	strh	r3, [r7, #6]

  for(uint16_t i=2;i<300;i++){
 80006c6:	2302      	movs	r3, #2
 80006c8:	80bb      	strh	r3, [r7, #4]
 80006ca:	e011      	b.n	80006f0 <main+0x44>
	  if(is_prime(i)){
 80006cc:	88bb      	ldrh	r3, [r7, #4]
 80006ce:	4618      	mov	r0, r3
 80006d0:	f7ff ff8b 	bl	80005ea <is_prime>
 80006d4:	4603      	mov	r3, r0
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d007      	beq.n	80006ea <main+0x3e>
		  primes[prime_index]=i;
 80006da:	88fb      	ldrh	r3, [r7, #6]
 80006dc:	4917      	ldr	r1, [pc, #92]	@ (800073c <main+0x90>)
 80006de:	88ba      	ldrh	r2, [r7, #4]
 80006e0:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		  prime_index++;
 80006e4:	88fb      	ldrh	r3, [r7, #6]
 80006e6:	3301      	adds	r3, #1
 80006e8:	80fb      	strh	r3, [r7, #6]
  for(uint16_t i=2;i<300;i++){
 80006ea:	88bb      	ldrh	r3, [r7, #4]
 80006ec:	3301      	adds	r3, #1
 80006ee:	80bb      	strh	r3, [r7, #4]
 80006f0:	88bb      	ldrh	r3, [r7, #4]
 80006f2:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80006f6:	d3e9      	bcc.n	80006cc <main+0x20>
	  }
  }
  bool flag=true;
 80006f8:	2301      	movs	r3, #1
 80006fa:	70fb      	strb	r3, [r7, #3]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80006fc:	2120      	movs	r1, #32
 80006fe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000702:	f000 fd7d 	bl	8001200 <HAL_GPIO_TogglePin>
	  if(flag==true){
 8000706:	78fb      	ldrb	r3, [r7, #3]
 8000708:	2b00      	cmp	r3, #0
 800070a:	d005      	beq.n	8000718 <main+0x6c>
		  debug_printf("LED_ON\n");
 800070c:	480c      	ldr	r0, [pc, #48]	@ (8000740 <main+0x94>)
 800070e:	f7ff ff90 	bl	8000632 <debug_printf>
		  flag=false;
 8000712:	2300      	movs	r3, #0
 8000714:	70fb      	strb	r3, [r7, #3]
 8000716:	e004      	b.n	8000722 <main+0x76>
	  }
	  else{
		  debug_printf("LED_OFF\n");
 8000718:	480a      	ldr	r0, [pc, #40]	@ (8000744 <main+0x98>)
 800071a:	f7ff ff8a 	bl	8000632 <debug_printf>
		  flag=true;
 800071e:	2301      	movs	r3, #1
 8000720:	70fb      	strb	r3, [r7, #3]
	  }
	  HAL_UART_Transmit(&huart2, (uint8_t*)"Hello world, this is a UART\r\n", 30, 1000);
 8000722:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000726:	221e      	movs	r2, #30
 8000728:	4907      	ldr	r1, [pc, #28]	@ (8000748 <main+0x9c>)
 800072a:	4808      	ldr	r0, [pc, #32]	@ (800074c <main+0xa0>)
 800072c:	f002 f8f0 	bl	8002910 <HAL_UART_Transmit>
	  HAL_Delay(1000);
 8000730:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000734:	f000 fa98 	bl	8000c68 <HAL_Delay>
	  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000738:	e7e0      	b.n	80006fc <main+0x50>
 800073a:	bf00      	nop
 800073c:	20000100 	.word	0x20000100
 8000740:	08003d58 	.word	0x08003d58
 8000744:	08003d60 	.word	0x08003d60
 8000748:	08003d6c 	.word	0x08003d6c
 800074c:	20000078 	.word	0x20000078

08000750 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b096      	sub	sp, #88	@ 0x58
 8000754:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000756:	f107 0314 	add.w	r3, r7, #20
 800075a:	2244      	movs	r2, #68	@ 0x44
 800075c:	2100      	movs	r1, #0
 800075e:	4618      	mov	r0, r3
 8000760:	f002 fe70 	bl	8003444 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000764:	463b      	mov	r3, r7
 8000766:	2200      	movs	r2, #0
 8000768:	601a      	str	r2, [r3, #0]
 800076a:	605a      	str	r2, [r3, #4]
 800076c:	609a      	str	r2, [r3, #8]
 800076e:	60da      	str	r2, [r3, #12]
 8000770:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000772:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000776:	f000 fd6b 	bl	8001250 <HAL_PWREx_ControlVoltageScaling>
 800077a:	4603      	mov	r3, r0
 800077c:	2b00      	cmp	r3, #0
 800077e:	d001      	beq.n	8000784 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000780:	f000 f8ce 	bl	8000920 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000784:	2302      	movs	r3, #2
 8000786:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000788:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800078c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800078e:	2310      	movs	r3, #16
 8000790:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000792:	2302      	movs	r3, #2
 8000794:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000796:	2302      	movs	r3, #2
 8000798:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800079a:	2301      	movs	r3, #1
 800079c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800079e:	230a      	movs	r3, #10
 80007a0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80007a2:	2307      	movs	r3, #7
 80007a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80007a6:	2302      	movs	r3, #2
 80007a8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80007aa:	2302      	movs	r3, #2
 80007ac:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007ae:	f107 0314 	add.w	r3, r7, #20
 80007b2:	4618      	mov	r0, r3
 80007b4:	f000 fda2 	bl	80012fc <HAL_RCC_OscConfig>
 80007b8:	4603      	mov	r3, r0
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d001      	beq.n	80007c2 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80007be:	f000 f8af 	bl	8000920 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007c2:	230f      	movs	r3, #15
 80007c4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007c6:	2303      	movs	r3, #3
 80007c8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007ca:	2300      	movs	r3, #0
 80007cc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007ce:	2300      	movs	r3, #0
 80007d0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007d2:	2300      	movs	r3, #0
 80007d4:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80007d6:	463b      	mov	r3, r7
 80007d8:	2104      	movs	r1, #4
 80007da:	4618      	mov	r0, r3
 80007dc:	f001 f96a 	bl	8001ab4 <HAL_RCC_ClockConfig>
 80007e0:	4603      	mov	r3, r0
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d001      	beq.n	80007ea <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80007e6:	f000 f89b 	bl	8000920 <Error_Handler>
  }
}
 80007ea:	bf00      	nop
 80007ec:	3758      	adds	r7, #88	@ 0x58
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}
	...

080007f4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007f8:	4b14      	ldr	r3, [pc, #80]	@ (800084c <MX_USART2_UART_Init+0x58>)
 80007fa:	4a15      	ldr	r2, [pc, #84]	@ (8000850 <MX_USART2_UART_Init+0x5c>)
 80007fc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007fe:	4b13      	ldr	r3, [pc, #76]	@ (800084c <MX_USART2_UART_Init+0x58>)
 8000800:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000804:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000806:	4b11      	ldr	r3, [pc, #68]	@ (800084c <MX_USART2_UART_Init+0x58>)
 8000808:	2200      	movs	r2, #0
 800080a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800080c:	4b0f      	ldr	r3, [pc, #60]	@ (800084c <MX_USART2_UART_Init+0x58>)
 800080e:	2200      	movs	r2, #0
 8000810:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000812:	4b0e      	ldr	r3, [pc, #56]	@ (800084c <MX_USART2_UART_Init+0x58>)
 8000814:	2200      	movs	r2, #0
 8000816:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000818:	4b0c      	ldr	r3, [pc, #48]	@ (800084c <MX_USART2_UART_Init+0x58>)
 800081a:	220c      	movs	r2, #12
 800081c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800081e:	4b0b      	ldr	r3, [pc, #44]	@ (800084c <MX_USART2_UART_Init+0x58>)
 8000820:	2200      	movs	r2, #0
 8000822:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000824:	4b09      	ldr	r3, [pc, #36]	@ (800084c <MX_USART2_UART_Init+0x58>)
 8000826:	2200      	movs	r2, #0
 8000828:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800082a:	4b08      	ldr	r3, [pc, #32]	@ (800084c <MX_USART2_UART_Init+0x58>)
 800082c:	2200      	movs	r2, #0
 800082e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000830:	4b06      	ldr	r3, [pc, #24]	@ (800084c <MX_USART2_UART_Init+0x58>)
 8000832:	2200      	movs	r2, #0
 8000834:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000836:	4805      	ldr	r0, [pc, #20]	@ (800084c <MX_USART2_UART_Init+0x58>)
 8000838:	f002 f81c 	bl	8002874 <HAL_UART_Init>
 800083c:	4603      	mov	r3, r0
 800083e:	2b00      	cmp	r3, #0
 8000840:	d001      	beq.n	8000846 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000842:	f000 f86d 	bl	8000920 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000846:	bf00      	nop
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	20000078 	.word	0x20000078
 8000850:	40004400 	.word	0x40004400

08000854 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b08a      	sub	sp, #40	@ 0x28
 8000858:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800085a:	f107 0314 	add.w	r3, r7, #20
 800085e:	2200      	movs	r2, #0
 8000860:	601a      	str	r2, [r3, #0]
 8000862:	605a      	str	r2, [r3, #4]
 8000864:	609a      	str	r2, [r3, #8]
 8000866:	60da      	str	r2, [r3, #12]
 8000868:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800086a:	4b2b      	ldr	r3, [pc, #172]	@ (8000918 <MX_GPIO_Init+0xc4>)
 800086c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800086e:	4a2a      	ldr	r2, [pc, #168]	@ (8000918 <MX_GPIO_Init+0xc4>)
 8000870:	f043 0304 	orr.w	r3, r3, #4
 8000874:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000876:	4b28      	ldr	r3, [pc, #160]	@ (8000918 <MX_GPIO_Init+0xc4>)
 8000878:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800087a:	f003 0304 	and.w	r3, r3, #4
 800087e:	613b      	str	r3, [r7, #16]
 8000880:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000882:	4b25      	ldr	r3, [pc, #148]	@ (8000918 <MX_GPIO_Init+0xc4>)
 8000884:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000886:	4a24      	ldr	r2, [pc, #144]	@ (8000918 <MX_GPIO_Init+0xc4>)
 8000888:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800088c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800088e:	4b22      	ldr	r3, [pc, #136]	@ (8000918 <MX_GPIO_Init+0xc4>)
 8000890:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000892:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000896:	60fb      	str	r3, [r7, #12]
 8000898:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800089a:	4b1f      	ldr	r3, [pc, #124]	@ (8000918 <MX_GPIO_Init+0xc4>)
 800089c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800089e:	4a1e      	ldr	r2, [pc, #120]	@ (8000918 <MX_GPIO_Init+0xc4>)
 80008a0:	f043 0301 	orr.w	r3, r3, #1
 80008a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008a6:	4b1c      	ldr	r3, [pc, #112]	@ (8000918 <MX_GPIO_Init+0xc4>)
 80008a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008aa:	f003 0301 	and.w	r3, r3, #1
 80008ae:	60bb      	str	r3, [r7, #8]
 80008b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008b2:	4b19      	ldr	r3, [pc, #100]	@ (8000918 <MX_GPIO_Init+0xc4>)
 80008b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008b6:	4a18      	ldr	r2, [pc, #96]	@ (8000918 <MX_GPIO_Init+0xc4>)
 80008b8:	f043 0302 	orr.w	r3, r3, #2
 80008bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008be:	4b16      	ldr	r3, [pc, #88]	@ (8000918 <MX_GPIO_Init+0xc4>)
 80008c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008c2:	f003 0302 	and.w	r3, r3, #2
 80008c6:	607b      	str	r3, [r7, #4]
 80008c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80008ca:	2200      	movs	r2, #0
 80008cc:	2120      	movs	r1, #32
 80008ce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008d2:	f000 fc7d 	bl	80011d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80008d6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80008da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008dc:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80008e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e2:	2300      	movs	r3, #0
 80008e4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008e6:	f107 0314 	add.w	r3, r7, #20
 80008ea:	4619      	mov	r1, r3
 80008ec:	480b      	ldr	r0, [pc, #44]	@ (800091c <MX_GPIO_Init+0xc8>)
 80008ee:	f000 fac5 	bl	8000e7c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80008f2:	2320      	movs	r3, #32
 80008f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008f6:	2301      	movs	r3, #1
 80008f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008fa:	2300      	movs	r3, #0
 80008fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008fe:	2300      	movs	r3, #0
 8000900:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000902:	f107 0314 	add.w	r3, r7, #20
 8000906:	4619      	mov	r1, r3
 8000908:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800090c:	f000 fab6 	bl	8000e7c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000910:	bf00      	nop
 8000912:	3728      	adds	r7, #40	@ 0x28
 8000914:	46bd      	mov	sp, r7
 8000916:	bd80      	pop	{r7, pc}
 8000918:	40021000 	.word	0x40021000
 800091c:	48000800 	.word	0x48000800

08000920 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000920:	b480      	push	{r7}
 8000922:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000924:	b672      	cpsid	i
}
 8000926:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000928:	bf00      	nop
 800092a:	e7fd      	b.n	8000928 <Error_Handler+0x8>

0800092c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800092c:	b480      	push	{r7}
 800092e:	b083      	sub	sp, #12
 8000930:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000932:	4b0f      	ldr	r3, [pc, #60]	@ (8000970 <HAL_MspInit+0x44>)
 8000934:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000936:	4a0e      	ldr	r2, [pc, #56]	@ (8000970 <HAL_MspInit+0x44>)
 8000938:	f043 0301 	orr.w	r3, r3, #1
 800093c:	6613      	str	r3, [r2, #96]	@ 0x60
 800093e:	4b0c      	ldr	r3, [pc, #48]	@ (8000970 <HAL_MspInit+0x44>)
 8000940:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000942:	f003 0301 	and.w	r3, r3, #1
 8000946:	607b      	str	r3, [r7, #4]
 8000948:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800094a:	4b09      	ldr	r3, [pc, #36]	@ (8000970 <HAL_MspInit+0x44>)
 800094c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800094e:	4a08      	ldr	r2, [pc, #32]	@ (8000970 <HAL_MspInit+0x44>)
 8000950:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000954:	6593      	str	r3, [r2, #88]	@ 0x58
 8000956:	4b06      	ldr	r3, [pc, #24]	@ (8000970 <HAL_MspInit+0x44>)
 8000958:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800095a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800095e:	603b      	str	r3, [r7, #0]
 8000960:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000962:	bf00      	nop
 8000964:	370c      	adds	r7, #12
 8000966:	46bd      	mov	sp, r7
 8000968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096c:	4770      	bx	lr
 800096e:	bf00      	nop
 8000970:	40021000 	.word	0x40021000

08000974 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	b0ac      	sub	sp, #176	@ 0xb0
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800097c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000980:	2200      	movs	r2, #0
 8000982:	601a      	str	r2, [r3, #0]
 8000984:	605a      	str	r2, [r3, #4]
 8000986:	609a      	str	r2, [r3, #8]
 8000988:	60da      	str	r2, [r3, #12]
 800098a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800098c:	f107 0314 	add.w	r3, r7, #20
 8000990:	2288      	movs	r2, #136	@ 0x88
 8000992:	2100      	movs	r1, #0
 8000994:	4618      	mov	r0, r3
 8000996:	f002 fd55 	bl	8003444 <memset>
  if(huart->Instance==USART2)
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	4a21      	ldr	r2, [pc, #132]	@ (8000a24 <HAL_UART_MspInit+0xb0>)
 80009a0:	4293      	cmp	r3, r2
 80009a2:	d13b      	bne.n	8000a1c <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80009a4:	2302      	movs	r3, #2
 80009a6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80009a8:	2300      	movs	r3, #0
 80009aa:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80009ac:	f107 0314 	add.w	r3, r7, #20
 80009b0:	4618      	mov	r0, r3
 80009b2:	f001 faa3 	bl	8001efc <HAL_RCCEx_PeriphCLKConfig>
 80009b6:	4603      	mov	r3, r0
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d001      	beq.n	80009c0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80009bc:	f7ff ffb0 	bl	8000920 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80009c0:	4b19      	ldr	r3, [pc, #100]	@ (8000a28 <HAL_UART_MspInit+0xb4>)
 80009c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009c4:	4a18      	ldr	r2, [pc, #96]	@ (8000a28 <HAL_UART_MspInit+0xb4>)
 80009c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80009ca:	6593      	str	r3, [r2, #88]	@ 0x58
 80009cc:	4b16      	ldr	r3, [pc, #88]	@ (8000a28 <HAL_UART_MspInit+0xb4>)
 80009ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80009d4:	613b      	str	r3, [r7, #16]
 80009d6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009d8:	4b13      	ldr	r3, [pc, #76]	@ (8000a28 <HAL_UART_MspInit+0xb4>)
 80009da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009dc:	4a12      	ldr	r2, [pc, #72]	@ (8000a28 <HAL_UART_MspInit+0xb4>)
 80009de:	f043 0301 	orr.w	r3, r3, #1
 80009e2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009e4:	4b10      	ldr	r3, [pc, #64]	@ (8000a28 <HAL_UART_MspInit+0xb4>)
 80009e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009e8:	f003 0301 	and.w	r3, r3, #1
 80009ec:	60fb      	str	r3, [r7, #12]
 80009ee:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80009f0:	230c      	movs	r3, #12
 80009f2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009f6:	2302      	movs	r3, #2
 80009f8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009fc:	2300      	movs	r3, #0
 80009fe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a02:	2303      	movs	r3, #3
 8000a04:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a08:	2307      	movs	r3, #7
 8000a0a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a0e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000a12:	4619      	mov	r1, r3
 8000a14:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a18:	f000 fa30 	bl	8000e7c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000a1c:	bf00      	nop
 8000a1e:	37b0      	adds	r7, #176	@ 0xb0
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bd80      	pop	{r7, pc}
 8000a24:	40004400 	.word	0x40004400
 8000a28:	40021000 	.word	0x40021000

08000a2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a30:	bf00      	nop
 8000a32:	e7fd      	b.n	8000a30 <NMI_Handler+0x4>

08000a34 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a34:	b480      	push	{r7}
 8000a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a38:	bf00      	nop
 8000a3a:	e7fd      	b.n	8000a38 <HardFault_Handler+0x4>

08000a3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a40:	bf00      	nop
 8000a42:	e7fd      	b.n	8000a40 <MemManage_Handler+0x4>

08000a44 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a44:	b480      	push	{r7}
 8000a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a48:	bf00      	nop
 8000a4a:	e7fd      	b.n	8000a48 <BusFault_Handler+0x4>

08000a4c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a50:	bf00      	nop
 8000a52:	e7fd      	b.n	8000a50 <UsageFault_Handler+0x4>

08000a54 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a54:	b480      	push	{r7}
 8000a56:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a58:	bf00      	nop
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a60:	4770      	bx	lr

08000a62 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a62:	b480      	push	{r7}
 8000a64:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a66:	bf00      	nop
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6e:	4770      	bx	lr

08000a70 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a70:	b480      	push	{r7}
 8000a72:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a74:	bf00      	nop
 8000a76:	46bd      	mov	sp, r7
 8000a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7c:	4770      	bx	lr

08000a7e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a7e:	b580      	push	{r7, lr}
 8000a80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a82:	f000 f8d1 	bl	8000c28 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a86:	bf00      	nop
 8000a88:	bd80      	pop	{r7, pc}
	...

08000a8c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b086      	sub	sp, #24
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a94:	4a14      	ldr	r2, [pc, #80]	@ (8000ae8 <_sbrk+0x5c>)
 8000a96:	4b15      	ldr	r3, [pc, #84]	@ (8000aec <_sbrk+0x60>)
 8000a98:	1ad3      	subs	r3, r2, r3
 8000a9a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a9c:	697b      	ldr	r3, [r7, #20]
 8000a9e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000aa0:	4b13      	ldr	r3, [pc, #76]	@ (8000af0 <_sbrk+0x64>)
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d102      	bne.n	8000aae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000aa8:	4b11      	ldr	r3, [pc, #68]	@ (8000af0 <_sbrk+0x64>)
 8000aaa:	4a12      	ldr	r2, [pc, #72]	@ (8000af4 <_sbrk+0x68>)
 8000aac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000aae:	4b10      	ldr	r3, [pc, #64]	@ (8000af0 <_sbrk+0x64>)
 8000ab0:	681a      	ldr	r2, [r3, #0]
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	4413      	add	r3, r2
 8000ab6:	693a      	ldr	r2, [r7, #16]
 8000ab8:	429a      	cmp	r2, r3
 8000aba:	d207      	bcs.n	8000acc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000abc:	f002 fcca 	bl	8003454 <__errno>
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	220c      	movs	r2, #12
 8000ac4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ac6:	f04f 33ff 	mov.w	r3, #4294967295
 8000aca:	e009      	b.n	8000ae0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000acc:	4b08      	ldr	r3, [pc, #32]	@ (8000af0 <_sbrk+0x64>)
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ad2:	4b07      	ldr	r3, [pc, #28]	@ (8000af0 <_sbrk+0x64>)
 8000ad4:	681a      	ldr	r2, [r3, #0]
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	4413      	add	r3, r2
 8000ada:	4a05      	ldr	r2, [pc, #20]	@ (8000af0 <_sbrk+0x64>)
 8000adc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ade:	68fb      	ldr	r3, [r7, #12]
}
 8000ae0:	4618      	mov	r0, r3
 8000ae2:	3718      	adds	r7, #24
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	bd80      	pop	{r7, pc}
 8000ae8:	20018000 	.word	0x20018000
 8000aec:	00000400 	.word	0x00000400
 8000af0:	2000017c 	.word	0x2000017c
 8000af4:	200002d0 	.word	0x200002d0

08000af8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000af8:	b480      	push	{r7}
 8000afa:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000afc:	4b06      	ldr	r3, [pc, #24]	@ (8000b18 <SystemInit+0x20>)
 8000afe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000b02:	4a05      	ldr	r2, [pc, #20]	@ (8000b18 <SystemInit+0x20>)
 8000b04:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000b08:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000b0c:	bf00      	nop
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop
 8000b18:	e000ed00 	.word	0xe000ed00

08000b1c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000b1c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000b54 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000b20:	f7ff ffea 	bl	8000af8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b24:	480c      	ldr	r0, [pc, #48]	@ (8000b58 <LoopForever+0x6>)
  ldr r1, =_edata
 8000b26:	490d      	ldr	r1, [pc, #52]	@ (8000b5c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b28:	4a0d      	ldr	r2, [pc, #52]	@ (8000b60 <LoopForever+0xe>)
  movs r3, #0
 8000b2a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b2c:	e002      	b.n	8000b34 <LoopCopyDataInit>

08000b2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b32:	3304      	adds	r3, #4

08000b34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b38:	d3f9      	bcc.n	8000b2e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b3a:	4a0a      	ldr	r2, [pc, #40]	@ (8000b64 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b3c:	4c0a      	ldr	r4, [pc, #40]	@ (8000b68 <LoopForever+0x16>)
  movs r3, #0
 8000b3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b40:	e001      	b.n	8000b46 <LoopFillZerobss>

08000b42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b44:	3204      	adds	r2, #4

08000b46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b48:	d3fb      	bcc.n	8000b42 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b4a:	f002 fc89 	bl	8003460 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000b4e:	f7ff fdad 	bl	80006ac <main>

08000b52 <LoopForever>:

LoopForever:
    b LoopForever
 8000b52:	e7fe      	b.n	8000b52 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000b54:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000b58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b5c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000b60:	08003e18 	.word	0x08003e18
  ldr r2, =_sbss
 8000b64:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000b68:	200002cc 	.word	0x200002cc

08000b6c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000b6c:	e7fe      	b.n	8000b6c <ADC1_2_IRQHandler>
	...

08000b70 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b082      	sub	sp, #8
 8000b74:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000b76:	2300      	movs	r3, #0
 8000b78:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b7a:	4b0c      	ldr	r3, [pc, #48]	@ (8000bac <HAL_Init+0x3c>)
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	4a0b      	ldr	r2, [pc, #44]	@ (8000bac <HAL_Init+0x3c>)
 8000b80:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b84:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b86:	2003      	movs	r0, #3
 8000b88:	f000 f944 	bl	8000e14 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b8c:	2000      	movs	r0, #0
 8000b8e:	f000 f80f 	bl	8000bb0 <HAL_InitTick>
 8000b92:	4603      	mov	r3, r0
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d002      	beq.n	8000b9e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000b98:	2301      	movs	r3, #1
 8000b9a:	71fb      	strb	r3, [r7, #7]
 8000b9c:	e001      	b.n	8000ba2 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000b9e:	f7ff fec5 	bl	800092c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000ba2:	79fb      	ldrb	r3, [r7, #7]
}
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	3708      	adds	r7, #8
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	bd80      	pop	{r7, pc}
 8000bac:	40022000 	.word	0x40022000

08000bb0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b084      	sub	sp, #16
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000bbc:	4b17      	ldr	r3, [pc, #92]	@ (8000c1c <HAL_InitTick+0x6c>)
 8000bbe:	781b      	ldrb	r3, [r3, #0]
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d023      	beq.n	8000c0c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000bc4:	4b16      	ldr	r3, [pc, #88]	@ (8000c20 <HAL_InitTick+0x70>)
 8000bc6:	681a      	ldr	r2, [r3, #0]
 8000bc8:	4b14      	ldr	r3, [pc, #80]	@ (8000c1c <HAL_InitTick+0x6c>)
 8000bca:	781b      	ldrb	r3, [r3, #0]
 8000bcc:	4619      	mov	r1, r3
 8000bce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000bd2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000bd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bda:	4618      	mov	r0, r3
 8000bdc:	f000 f941 	bl	8000e62 <HAL_SYSTICK_Config>
 8000be0:	4603      	mov	r3, r0
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d10f      	bne.n	8000c06 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	2b0f      	cmp	r3, #15
 8000bea:	d809      	bhi.n	8000c00 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000bec:	2200      	movs	r2, #0
 8000bee:	6879      	ldr	r1, [r7, #4]
 8000bf0:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf4:	f000 f919 	bl	8000e2a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000bf8:	4a0a      	ldr	r2, [pc, #40]	@ (8000c24 <HAL_InitTick+0x74>)
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	6013      	str	r3, [r2, #0]
 8000bfe:	e007      	b.n	8000c10 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000c00:	2301      	movs	r3, #1
 8000c02:	73fb      	strb	r3, [r7, #15]
 8000c04:	e004      	b.n	8000c10 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000c06:	2301      	movs	r3, #1
 8000c08:	73fb      	strb	r3, [r7, #15]
 8000c0a:	e001      	b.n	8000c10 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000c0c:	2301      	movs	r3, #1
 8000c0e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000c10:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c12:	4618      	mov	r0, r3
 8000c14:	3710      	adds	r7, #16
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd80      	pop	{r7, pc}
 8000c1a:	bf00      	nop
 8000c1c:	20000008 	.word	0x20000008
 8000c20:	20000000 	.word	0x20000000
 8000c24:	20000004 	.word	0x20000004

08000c28 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000c2c:	4b06      	ldr	r3, [pc, #24]	@ (8000c48 <HAL_IncTick+0x20>)
 8000c2e:	781b      	ldrb	r3, [r3, #0]
 8000c30:	461a      	mov	r2, r3
 8000c32:	4b06      	ldr	r3, [pc, #24]	@ (8000c4c <HAL_IncTick+0x24>)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	4413      	add	r3, r2
 8000c38:	4a04      	ldr	r2, [pc, #16]	@ (8000c4c <HAL_IncTick+0x24>)
 8000c3a:	6013      	str	r3, [r2, #0]
}
 8000c3c:	bf00      	nop
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop
 8000c48:	20000008 	.word	0x20000008
 8000c4c:	20000180 	.word	0x20000180

08000c50 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c50:	b480      	push	{r7}
 8000c52:	af00      	add	r7, sp, #0
  return uwTick;
 8000c54:	4b03      	ldr	r3, [pc, #12]	@ (8000c64 <HAL_GetTick+0x14>)
 8000c56:	681b      	ldr	r3, [r3, #0]
}
 8000c58:	4618      	mov	r0, r3
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c60:	4770      	bx	lr
 8000c62:	bf00      	nop
 8000c64:	20000180 	.word	0x20000180

08000c68 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b084      	sub	sp, #16
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c70:	f7ff ffee 	bl	8000c50 <HAL_GetTick>
 8000c74:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c7a:	68fb      	ldr	r3, [r7, #12]
 8000c7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c80:	d005      	beq.n	8000c8e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000c82:	4b0a      	ldr	r3, [pc, #40]	@ (8000cac <HAL_Delay+0x44>)
 8000c84:	781b      	ldrb	r3, [r3, #0]
 8000c86:	461a      	mov	r2, r3
 8000c88:	68fb      	ldr	r3, [r7, #12]
 8000c8a:	4413      	add	r3, r2
 8000c8c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000c8e:	bf00      	nop
 8000c90:	f7ff ffde 	bl	8000c50 <HAL_GetTick>
 8000c94:	4602      	mov	r2, r0
 8000c96:	68bb      	ldr	r3, [r7, #8]
 8000c98:	1ad3      	subs	r3, r2, r3
 8000c9a:	68fa      	ldr	r2, [r7, #12]
 8000c9c:	429a      	cmp	r2, r3
 8000c9e:	d8f7      	bhi.n	8000c90 <HAL_Delay+0x28>
  {
  }
}
 8000ca0:	bf00      	nop
 8000ca2:	bf00      	nop
 8000ca4:	3710      	adds	r7, #16
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}
 8000caa:	bf00      	nop
 8000cac:	20000008 	.word	0x20000008

08000cb0 <__NVIC_SetPriorityGrouping>:
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	b085      	sub	sp, #20
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	f003 0307 	and.w	r3, r3, #7
 8000cbe:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000cc0:	4b0c      	ldr	r3, [pc, #48]	@ (8000cf4 <__NVIC_SetPriorityGrouping+0x44>)
 8000cc2:	68db      	ldr	r3, [r3, #12]
 8000cc4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cc6:	68ba      	ldr	r2, [r7, #8]
 8000cc8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000ccc:	4013      	ands	r3, r2
 8000cce:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000cd0:	68fb      	ldr	r3, [r7, #12]
 8000cd2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000cd4:	68bb      	ldr	r3, [r7, #8]
 8000cd6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000cd8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000cdc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ce0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ce2:	4a04      	ldr	r2, [pc, #16]	@ (8000cf4 <__NVIC_SetPriorityGrouping+0x44>)
 8000ce4:	68bb      	ldr	r3, [r7, #8]
 8000ce6:	60d3      	str	r3, [r2, #12]
}
 8000ce8:	bf00      	nop
 8000cea:	3714      	adds	r7, #20
 8000cec:	46bd      	mov	sp, r7
 8000cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf2:	4770      	bx	lr
 8000cf4:	e000ed00 	.word	0xe000ed00

08000cf8 <__NVIC_GetPriorityGrouping>:
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000cfc:	4b04      	ldr	r3, [pc, #16]	@ (8000d10 <__NVIC_GetPriorityGrouping+0x18>)
 8000cfe:	68db      	ldr	r3, [r3, #12]
 8000d00:	0a1b      	lsrs	r3, r3, #8
 8000d02:	f003 0307 	and.w	r3, r3, #7
}
 8000d06:	4618      	mov	r0, r3
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0e:	4770      	bx	lr
 8000d10:	e000ed00 	.word	0xe000ed00

08000d14 <__NVIC_SetPriority>:
{
 8000d14:	b480      	push	{r7}
 8000d16:	b083      	sub	sp, #12
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	6039      	str	r1, [r7, #0]
 8000d1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	db0a      	blt.n	8000d3e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d28:	683b      	ldr	r3, [r7, #0]
 8000d2a:	b2da      	uxtb	r2, r3
 8000d2c:	490c      	ldr	r1, [pc, #48]	@ (8000d60 <__NVIC_SetPriority+0x4c>)
 8000d2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d32:	0112      	lsls	r2, r2, #4
 8000d34:	b2d2      	uxtb	r2, r2
 8000d36:	440b      	add	r3, r1
 8000d38:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8000d3c:	e00a      	b.n	8000d54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d3e:	683b      	ldr	r3, [r7, #0]
 8000d40:	b2da      	uxtb	r2, r3
 8000d42:	4908      	ldr	r1, [pc, #32]	@ (8000d64 <__NVIC_SetPriority+0x50>)
 8000d44:	79fb      	ldrb	r3, [r7, #7]
 8000d46:	f003 030f 	and.w	r3, r3, #15
 8000d4a:	3b04      	subs	r3, #4
 8000d4c:	0112      	lsls	r2, r2, #4
 8000d4e:	b2d2      	uxtb	r2, r2
 8000d50:	440b      	add	r3, r1
 8000d52:	761a      	strb	r2, [r3, #24]
}
 8000d54:	bf00      	nop
 8000d56:	370c      	adds	r7, #12
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5e:	4770      	bx	lr
 8000d60:	e000e100 	.word	0xe000e100
 8000d64:	e000ed00 	.word	0xe000ed00

08000d68 <NVIC_EncodePriority>:
{
 8000d68:	b480      	push	{r7}
 8000d6a:	b089      	sub	sp, #36	@ 0x24
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	60f8      	str	r0, [r7, #12]
 8000d70:	60b9      	str	r1, [r7, #8]
 8000d72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d74:	68fb      	ldr	r3, [r7, #12]
 8000d76:	f003 0307 	and.w	r3, r3, #7
 8000d7a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d7c:	69fb      	ldr	r3, [r7, #28]
 8000d7e:	f1c3 0307 	rsb	r3, r3, #7
 8000d82:	2b04      	cmp	r3, #4
 8000d84:	bf28      	it	cs
 8000d86:	2304      	movcs	r3, #4
 8000d88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d8a:	69fb      	ldr	r3, [r7, #28]
 8000d8c:	3304      	adds	r3, #4
 8000d8e:	2b06      	cmp	r3, #6
 8000d90:	d902      	bls.n	8000d98 <NVIC_EncodePriority+0x30>
 8000d92:	69fb      	ldr	r3, [r7, #28]
 8000d94:	3b03      	subs	r3, #3
 8000d96:	e000      	b.n	8000d9a <NVIC_EncodePriority+0x32>
 8000d98:	2300      	movs	r3, #0
 8000d9a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d9c:	f04f 32ff 	mov.w	r2, #4294967295
 8000da0:	69bb      	ldr	r3, [r7, #24]
 8000da2:	fa02 f303 	lsl.w	r3, r2, r3
 8000da6:	43da      	mvns	r2, r3
 8000da8:	68bb      	ldr	r3, [r7, #8]
 8000daa:	401a      	ands	r2, r3
 8000dac:	697b      	ldr	r3, [r7, #20]
 8000dae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000db0:	f04f 31ff 	mov.w	r1, #4294967295
 8000db4:	697b      	ldr	r3, [r7, #20]
 8000db6:	fa01 f303 	lsl.w	r3, r1, r3
 8000dba:	43d9      	mvns	r1, r3
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dc0:	4313      	orrs	r3, r2
}
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	3724      	adds	r7, #36	@ 0x24
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dcc:	4770      	bx	lr
	...

08000dd0 <SysTick_Config>:
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b082      	sub	sp, #8
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	3b01      	subs	r3, #1
 8000ddc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000de0:	d301      	bcc.n	8000de6 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8000de2:	2301      	movs	r3, #1
 8000de4:	e00f      	b.n	8000e06 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000de6:	4a0a      	ldr	r2, [pc, #40]	@ (8000e10 <SysTick_Config+0x40>)
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	3b01      	subs	r3, #1
 8000dec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000dee:	210f      	movs	r1, #15
 8000df0:	f04f 30ff 	mov.w	r0, #4294967295
 8000df4:	f7ff ff8e 	bl	8000d14 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000df8:	4b05      	ldr	r3, [pc, #20]	@ (8000e10 <SysTick_Config+0x40>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000dfe:	4b04      	ldr	r3, [pc, #16]	@ (8000e10 <SysTick_Config+0x40>)
 8000e00:	2207      	movs	r2, #7
 8000e02:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8000e04:	2300      	movs	r3, #0
}
 8000e06:	4618      	mov	r0, r3
 8000e08:	3708      	adds	r7, #8
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bd80      	pop	{r7, pc}
 8000e0e:	bf00      	nop
 8000e10:	e000e010 	.word	0xe000e010

08000e14 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b082      	sub	sp, #8
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e1c:	6878      	ldr	r0, [r7, #4]
 8000e1e:	f7ff ff47 	bl	8000cb0 <__NVIC_SetPriorityGrouping>
}
 8000e22:	bf00      	nop
 8000e24:	3708      	adds	r7, #8
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bd80      	pop	{r7, pc}

08000e2a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e2a:	b580      	push	{r7, lr}
 8000e2c:	b086      	sub	sp, #24
 8000e2e:	af00      	add	r7, sp, #0
 8000e30:	4603      	mov	r3, r0
 8000e32:	60b9      	str	r1, [r7, #8]
 8000e34:	607a      	str	r2, [r7, #4]
 8000e36:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000e38:	2300      	movs	r3, #0
 8000e3a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000e3c:	f7ff ff5c 	bl	8000cf8 <__NVIC_GetPriorityGrouping>
 8000e40:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e42:	687a      	ldr	r2, [r7, #4]
 8000e44:	68b9      	ldr	r1, [r7, #8]
 8000e46:	6978      	ldr	r0, [r7, #20]
 8000e48:	f7ff ff8e 	bl	8000d68 <NVIC_EncodePriority>
 8000e4c:	4602      	mov	r2, r0
 8000e4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e52:	4611      	mov	r1, r2
 8000e54:	4618      	mov	r0, r3
 8000e56:	f7ff ff5d 	bl	8000d14 <__NVIC_SetPriority>
}
 8000e5a:	bf00      	nop
 8000e5c:	3718      	adds	r7, #24
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bd80      	pop	{r7, pc}

08000e62 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e62:	b580      	push	{r7, lr}
 8000e64:	b082      	sub	sp, #8
 8000e66:	af00      	add	r7, sp, #0
 8000e68:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e6a:	6878      	ldr	r0, [r7, #4]
 8000e6c:	f7ff ffb0 	bl	8000dd0 <SysTick_Config>
 8000e70:	4603      	mov	r3, r0
}
 8000e72:	4618      	mov	r0, r3
 8000e74:	3708      	adds	r7, #8
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}
	...

08000e7c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	b087      	sub	sp, #28
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
 8000e84:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000e86:	2300      	movs	r3, #0
 8000e88:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e8a:	e17f      	b.n	800118c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000e8c:	683b      	ldr	r3, [r7, #0]
 8000e8e:	681a      	ldr	r2, [r3, #0]
 8000e90:	2101      	movs	r1, #1
 8000e92:	697b      	ldr	r3, [r7, #20]
 8000e94:	fa01 f303 	lsl.w	r3, r1, r3
 8000e98:	4013      	ands	r3, r2
 8000e9a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000e9c:	68fb      	ldr	r3, [r7, #12]
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	f000 8171 	beq.w	8001186 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000ea4:	683b      	ldr	r3, [r7, #0]
 8000ea6:	685b      	ldr	r3, [r3, #4]
 8000ea8:	f003 0303 	and.w	r3, r3, #3
 8000eac:	2b01      	cmp	r3, #1
 8000eae:	d005      	beq.n	8000ebc <HAL_GPIO_Init+0x40>
 8000eb0:	683b      	ldr	r3, [r7, #0]
 8000eb2:	685b      	ldr	r3, [r3, #4]
 8000eb4:	f003 0303 	and.w	r3, r3, #3
 8000eb8:	2b02      	cmp	r3, #2
 8000eba:	d130      	bne.n	8000f1e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	689b      	ldr	r3, [r3, #8]
 8000ec0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000ec2:	697b      	ldr	r3, [r7, #20]
 8000ec4:	005b      	lsls	r3, r3, #1
 8000ec6:	2203      	movs	r2, #3
 8000ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ecc:	43db      	mvns	r3, r3
 8000ece:	693a      	ldr	r2, [r7, #16]
 8000ed0:	4013      	ands	r3, r2
 8000ed2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000ed4:	683b      	ldr	r3, [r7, #0]
 8000ed6:	68da      	ldr	r2, [r3, #12]
 8000ed8:	697b      	ldr	r3, [r7, #20]
 8000eda:	005b      	lsls	r3, r3, #1
 8000edc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee0:	693a      	ldr	r2, [r7, #16]
 8000ee2:	4313      	orrs	r3, r2
 8000ee4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	693a      	ldr	r2, [r7, #16]
 8000eea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	685b      	ldr	r3, [r3, #4]
 8000ef0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	697b      	ldr	r3, [r7, #20]
 8000ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8000efa:	43db      	mvns	r3, r3
 8000efc:	693a      	ldr	r2, [r7, #16]
 8000efe:	4013      	ands	r3, r2
 8000f00:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f02:	683b      	ldr	r3, [r7, #0]
 8000f04:	685b      	ldr	r3, [r3, #4]
 8000f06:	091b      	lsrs	r3, r3, #4
 8000f08:	f003 0201 	and.w	r2, r3, #1
 8000f0c:	697b      	ldr	r3, [r7, #20]
 8000f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f12:	693a      	ldr	r2, [r7, #16]
 8000f14:	4313      	orrs	r3, r2
 8000f16:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	693a      	ldr	r2, [r7, #16]
 8000f1c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000f1e:	683b      	ldr	r3, [r7, #0]
 8000f20:	685b      	ldr	r3, [r3, #4]
 8000f22:	f003 0303 	and.w	r3, r3, #3
 8000f26:	2b03      	cmp	r3, #3
 8000f28:	d118      	bne.n	8000f5c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f2e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000f30:	2201      	movs	r2, #1
 8000f32:	697b      	ldr	r3, [r7, #20]
 8000f34:	fa02 f303 	lsl.w	r3, r2, r3
 8000f38:	43db      	mvns	r3, r3
 8000f3a:	693a      	ldr	r2, [r7, #16]
 8000f3c:	4013      	ands	r3, r2
 8000f3e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8000f40:	683b      	ldr	r3, [r7, #0]
 8000f42:	685b      	ldr	r3, [r3, #4]
 8000f44:	08db      	lsrs	r3, r3, #3
 8000f46:	f003 0201 	and.w	r2, r3, #1
 8000f4a:	697b      	ldr	r3, [r7, #20]
 8000f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f50:	693a      	ldr	r2, [r7, #16]
 8000f52:	4313      	orrs	r3, r2
 8000f54:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	693a      	ldr	r2, [r7, #16]
 8000f5a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f5c:	683b      	ldr	r3, [r7, #0]
 8000f5e:	685b      	ldr	r3, [r3, #4]
 8000f60:	f003 0303 	and.w	r3, r3, #3
 8000f64:	2b03      	cmp	r3, #3
 8000f66:	d017      	beq.n	8000f98 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	68db      	ldr	r3, [r3, #12]
 8000f6c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000f6e:	697b      	ldr	r3, [r7, #20]
 8000f70:	005b      	lsls	r3, r3, #1
 8000f72:	2203      	movs	r2, #3
 8000f74:	fa02 f303 	lsl.w	r3, r2, r3
 8000f78:	43db      	mvns	r3, r3
 8000f7a:	693a      	ldr	r2, [r7, #16]
 8000f7c:	4013      	ands	r3, r2
 8000f7e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f80:	683b      	ldr	r3, [r7, #0]
 8000f82:	689a      	ldr	r2, [r3, #8]
 8000f84:	697b      	ldr	r3, [r7, #20]
 8000f86:	005b      	lsls	r3, r3, #1
 8000f88:	fa02 f303 	lsl.w	r3, r2, r3
 8000f8c:	693a      	ldr	r2, [r7, #16]
 8000f8e:	4313      	orrs	r3, r2
 8000f90:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	693a      	ldr	r2, [r7, #16]
 8000f96:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	685b      	ldr	r3, [r3, #4]
 8000f9c:	f003 0303 	and.w	r3, r3, #3
 8000fa0:	2b02      	cmp	r3, #2
 8000fa2:	d123      	bne.n	8000fec <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000fa4:	697b      	ldr	r3, [r7, #20]
 8000fa6:	08da      	lsrs	r2, r3, #3
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	3208      	adds	r2, #8
 8000fac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000fb0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000fb2:	697b      	ldr	r3, [r7, #20]
 8000fb4:	f003 0307 	and.w	r3, r3, #7
 8000fb8:	009b      	lsls	r3, r3, #2
 8000fba:	220f      	movs	r2, #15
 8000fbc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc0:	43db      	mvns	r3, r3
 8000fc2:	693a      	ldr	r2, [r7, #16]
 8000fc4:	4013      	ands	r3, r2
 8000fc6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000fc8:	683b      	ldr	r3, [r7, #0]
 8000fca:	691a      	ldr	r2, [r3, #16]
 8000fcc:	697b      	ldr	r3, [r7, #20]
 8000fce:	f003 0307 	and.w	r3, r3, #7
 8000fd2:	009b      	lsls	r3, r3, #2
 8000fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd8:	693a      	ldr	r2, [r7, #16]
 8000fda:	4313      	orrs	r3, r2
 8000fdc:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000fde:	697b      	ldr	r3, [r7, #20]
 8000fe0:	08da      	lsrs	r2, r3, #3
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	3208      	adds	r2, #8
 8000fe6:	6939      	ldr	r1, [r7, #16]
 8000fe8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000ff2:	697b      	ldr	r3, [r7, #20]
 8000ff4:	005b      	lsls	r3, r3, #1
 8000ff6:	2203      	movs	r2, #3
 8000ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ffc:	43db      	mvns	r3, r3
 8000ffe:	693a      	ldr	r2, [r7, #16]
 8001000:	4013      	ands	r3, r2
 8001002:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001004:	683b      	ldr	r3, [r7, #0]
 8001006:	685b      	ldr	r3, [r3, #4]
 8001008:	f003 0203 	and.w	r2, r3, #3
 800100c:	697b      	ldr	r3, [r7, #20]
 800100e:	005b      	lsls	r3, r3, #1
 8001010:	fa02 f303 	lsl.w	r3, r2, r3
 8001014:	693a      	ldr	r2, [r7, #16]
 8001016:	4313      	orrs	r3, r2
 8001018:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	693a      	ldr	r2, [r7, #16]
 800101e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001020:	683b      	ldr	r3, [r7, #0]
 8001022:	685b      	ldr	r3, [r3, #4]
 8001024:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001028:	2b00      	cmp	r3, #0
 800102a:	f000 80ac 	beq.w	8001186 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800102e:	4b5f      	ldr	r3, [pc, #380]	@ (80011ac <HAL_GPIO_Init+0x330>)
 8001030:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001032:	4a5e      	ldr	r2, [pc, #376]	@ (80011ac <HAL_GPIO_Init+0x330>)
 8001034:	f043 0301 	orr.w	r3, r3, #1
 8001038:	6613      	str	r3, [r2, #96]	@ 0x60
 800103a:	4b5c      	ldr	r3, [pc, #368]	@ (80011ac <HAL_GPIO_Init+0x330>)
 800103c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800103e:	f003 0301 	and.w	r3, r3, #1
 8001042:	60bb      	str	r3, [r7, #8]
 8001044:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001046:	4a5a      	ldr	r2, [pc, #360]	@ (80011b0 <HAL_GPIO_Init+0x334>)
 8001048:	697b      	ldr	r3, [r7, #20]
 800104a:	089b      	lsrs	r3, r3, #2
 800104c:	3302      	adds	r3, #2
 800104e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001052:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001054:	697b      	ldr	r3, [r7, #20]
 8001056:	f003 0303 	and.w	r3, r3, #3
 800105a:	009b      	lsls	r3, r3, #2
 800105c:	220f      	movs	r2, #15
 800105e:	fa02 f303 	lsl.w	r3, r2, r3
 8001062:	43db      	mvns	r3, r3
 8001064:	693a      	ldr	r2, [r7, #16]
 8001066:	4013      	ands	r3, r2
 8001068:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001070:	d025      	beq.n	80010be <HAL_GPIO_Init+0x242>
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	4a4f      	ldr	r2, [pc, #316]	@ (80011b4 <HAL_GPIO_Init+0x338>)
 8001076:	4293      	cmp	r3, r2
 8001078:	d01f      	beq.n	80010ba <HAL_GPIO_Init+0x23e>
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	4a4e      	ldr	r2, [pc, #312]	@ (80011b8 <HAL_GPIO_Init+0x33c>)
 800107e:	4293      	cmp	r3, r2
 8001080:	d019      	beq.n	80010b6 <HAL_GPIO_Init+0x23a>
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	4a4d      	ldr	r2, [pc, #308]	@ (80011bc <HAL_GPIO_Init+0x340>)
 8001086:	4293      	cmp	r3, r2
 8001088:	d013      	beq.n	80010b2 <HAL_GPIO_Init+0x236>
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	4a4c      	ldr	r2, [pc, #304]	@ (80011c0 <HAL_GPIO_Init+0x344>)
 800108e:	4293      	cmp	r3, r2
 8001090:	d00d      	beq.n	80010ae <HAL_GPIO_Init+0x232>
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	4a4b      	ldr	r2, [pc, #300]	@ (80011c4 <HAL_GPIO_Init+0x348>)
 8001096:	4293      	cmp	r3, r2
 8001098:	d007      	beq.n	80010aa <HAL_GPIO_Init+0x22e>
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	4a4a      	ldr	r2, [pc, #296]	@ (80011c8 <HAL_GPIO_Init+0x34c>)
 800109e:	4293      	cmp	r3, r2
 80010a0:	d101      	bne.n	80010a6 <HAL_GPIO_Init+0x22a>
 80010a2:	2306      	movs	r3, #6
 80010a4:	e00c      	b.n	80010c0 <HAL_GPIO_Init+0x244>
 80010a6:	2307      	movs	r3, #7
 80010a8:	e00a      	b.n	80010c0 <HAL_GPIO_Init+0x244>
 80010aa:	2305      	movs	r3, #5
 80010ac:	e008      	b.n	80010c0 <HAL_GPIO_Init+0x244>
 80010ae:	2304      	movs	r3, #4
 80010b0:	e006      	b.n	80010c0 <HAL_GPIO_Init+0x244>
 80010b2:	2303      	movs	r3, #3
 80010b4:	e004      	b.n	80010c0 <HAL_GPIO_Init+0x244>
 80010b6:	2302      	movs	r3, #2
 80010b8:	e002      	b.n	80010c0 <HAL_GPIO_Init+0x244>
 80010ba:	2301      	movs	r3, #1
 80010bc:	e000      	b.n	80010c0 <HAL_GPIO_Init+0x244>
 80010be:	2300      	movs	r3, #0
 80010c0:	697a      	ldr	r2, [r7, #20]
 80010c2:	f002 0203 	and.w	r2, r2, #3
 80010c6:	0092      	lsls	r2, r2, #2
 80010c8:	4093      	lsls	r3, r2
 80010ca:	693a      	ldr	r2, [r7, #16]
 80010cc:	4313      	orrs	r3, r2
 80010ce:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80010d0:	4937      	ldr	r1, [pc, #220]	@ (80011b0 <HAL_GPIO_Init+0x334>)
 80010d2:	697b      	ldr	r3, [r7, #20]
 80010d4:	089b      	lsrs	r3, r3, #2
 80010d6:	3302      	adds	r3, #2
 80010d8:	693a      	ldr	r2, [r7, #16]
 80010da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80010de:	4b3b      	ldr	r3, [pc, #236]	@ (80011cc <HAL_GPIO_Init+0x350>)
 80010e0:	689b      	ldr	r3, [r3, #8]
 80010e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	43db      	mvns	r3, r3
 80010e8:	693a      	ldr	r2, [r7, #16]
 80010ea:	4013      	ands	r3, r2
 80010ec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80010ee:	683b      	ldr	r3, [r7, #0]
 80010f0:	685b      	ldr	r3, [r3, #4]
 80010f2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d003      	beq.n	8001102 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80010fa:	693a      	ldr	r2, [r7, #16]
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	4313      	orrs	r3, r2
 8001100:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001102:	4a32      	ldr	r2, [pc, #200]	@ (80011cc <HAL_GPIO_Init+0x350>)
 8001104:	693b      	ldr	r3, [r7, #16]
 8001106:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001108:	4b30      	ldr	r3, [pc, #192]	@ (80011cc <HAL_GPIO_Init+0x350>)
 800110a:	68db      	ldr	r3, [r3, #12]
 800110c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	43db      	mvns	r3, r3
 8001112:	693a      	ldr	r2, [r7, #16]
 8001114:	4013      	ands	r3, r2
 8001116:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	685b      	ldr	r3, [r3, #4]
 800111c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001120:	2b00      	cmp	r3, #0
 8001122:	d003      	beq.n	800112c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001124:	693a      	ldr	r2, [r7, #16]
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	4313      	orrs	r3, r2
 800112a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800112c:	4a27      	ldr	r2, [pc, #156]	@ (80011cc <HAL_GPIO_Init+0x350>)
 800112e:	693b      	ldr	r3, [r7, #16]
 8001130:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001132:	4b26      	ldr	r3, [pc, #152]	@ (80011cc <HAL_GPIO_Init+0x350>)
 8001134:	685b      	ldr	r3, [r3, #4]
 8001136:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	43db      	mvns	r3, r3
 800113c:	693a      	ldr	r2, [r7, #16]
 800113e:	4013      	ands	r3, r2
 8001140:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001142:	683b      	ldr	r3, [r7, #0]
 8001144:	685b      	ldr	r3, [r3, #4]
 8001146:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800114a:	2b00      	cmp	r3, #0
 800114c:	d003      	beq.n	8001156 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800114e:	693a      	ldr	r2, [r7, #16]
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	4313      	orrs	r3, r2
 8001154:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001156:	4a1d      	ldr	r2, [pc, #116]	@ (80011cc <HAL_GPIO_Init+0x350>)
 8001158:	693b      	ldr	r3, [r7, #16]
 800115a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800115c:	4b1b      	ldr	r3, [pc, #108]	@ (80011cc <HAL_GPIO_Init+0x350>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	43db      	mvns	r3, r3
 8001166:	693a      	ldr	r2, [r7, #16]
 8001168:	4013      	ands	r3, r2
 800116a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800116c:	683b      	ldr	r3, [r7, #0]
 800116e:	685b      	ldr	r3, [r3, #4]
 8001170:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001174:	2b00      	cmp	r3, #0
 8001176:	d003      	beq.n	8001180 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001178:	693a      	ldr	r2, [r7, #16]
 800117a:	68fb      	ldr	r3, [r7, #12]
 800117c:	4313      	orrs	r3, r2
 800117e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001180:	4a12      	ldr	r2, [pc, #72]	@ (80011cc <HAL_GPIO_Init+0x350>)
 8001182:	693b      	ldr	r3, [r7, #16]
 8001184:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001186:	697b      	ldr	r3, [r7, #20]
 8001188:	3301      	adds	r3, #1
 800118a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800118c:	683b      	ldr	r3, [r7, #0]
 800118e:	681a      	ldr	r2, [r3, #0]
 8001190:	697b      	ldr	r3, [r7, #20]
 8001192:	fa22 f303 	lsr.w	r3, r2, r3
 8001196:	2b00      	cmp	r3, #0
 8001198:	f47f ae78 	bne.w	8000e8c <HAL_GPIO_Init+0x10>
  }
}
 800119c:	bf00      	nop
 800119e:	bf00      	nop
 80011a0:	371c      	adds	r7, #28
 80011a2:	46bd      	mov	sp, r7
 80011a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a8:	4770      	bx	lr
 80011aa:	bf00      	nop
 80011ac:	40021000 	.word	0x40021000
 80011b0:	40010000 	.word	0x40010000
 80011b4:	48000400 	.word	0x48000400
 80011b8:	48000800 	.word	0x48000800
 80011bc:	48000c00 	.word	0x48000c00
 80011c0:	48001000 	.word	0x48001000
 80011c4:	48001400 	.word	0x48001400
 80011c8:	48001800 	.word	0x48001800
 80011cc:	40010400 	.word	0x40010400

080011d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011d0:	b480      	push	{r7}
 80011d2:	b083      	sub	sp, #12
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
 80011d8:	460b      	mov	r3, r1
 80011da:	807b      	strh	r3, [r7, #2]
 80011dc:	4613      	mov	r3, r2
 80011de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80011e0:	787b      	ldrb	r3, [r7, #1]
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d003      	beq.n	80011ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80011e6:	887a      	ldrh	r2, [r7, #2]
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80011ec:	e002      	b.n	80011f4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80011ee:	887a      	ldrh	r2, [r7, #2]
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80011f4:	bf00      	nop
 80011f6:	370c      	adds	r7, #12
 80011f8:	46bd      	mov	sp, r7
 80011fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fe:	4770      	bx	lr

08001200 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001200:	b480      	push	{r7}
 8001202:	b085      	sub	sp, #20
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
 8001208:	460b      	mov	r3, r1
 800120a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	695b      	ldr	r3, [r3, #20]
 8001210:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001212:	887a      	ldrh	r2, [r7, #2]
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	4013      	ands	r3, r2
 8001218:	041a      	lsls	r2, r3, #16
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	43d9      	mvns	r1, r3
 800121e:	887b      	ldrh	r3, [r7, #2]
 8001220:	400b      	ands	r3, r1
 8001222:	431a      	orrs	r2, r3
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	619a      	str	r2, [r3, #24]
}
 8001228:	bf00      	nop
 800122a:	3714      	adds	r7, #20
 800122c:	46bd      	mov	sp, r7
 800122e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001232:	4770      	bx	lr

08001234 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001234:	b480      	push	{r7}
 8001236:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001238:	4b04      	ldr	r3, [pc, #16]	@ (800124c <HAL_PWREx_GetVoltageRange+0x18>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8001240:	4618      	mov	r0, r3
 8001242:	46bd      	mov	sp, r7
 8001244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001248:	4770      	bx	lr
 800124a:	bf00      	nop
 800124c:	40007000 	.word	0x40007000

08001250 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001250:	b480      	push	{r7}
 8001252:	b085      	sub	sp, #20
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800125e:	d130      	bne.n	80012c2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001260:	4b23      	ldr	r3, [pc, #140]	@ (80012f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001268:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800126c:	d038      	beq.n	80012e0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800126e:	4b20      	ldr	r3, [pc, #128]	@ (80012f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001276:	4a1e      	ldr	r2, [pc, #120]	@ (80012f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001278:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800127c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800127e:	4b1d      	ldr	r3, [pc, #116]	@ (80012f4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	2232      	movs	r2, #50	@ 0x32
 8001284:	fb02 f303 	mul.w	r3, r2, r3
 8001288:	4a1b      	ldr	r2, [pc, #108]	@ (80012f8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800128a:	fba2 2303 	umull	r2, r3, r2, r3
 800128e:	0c9b      	lsrs	r3, r3, #18
 8001290:	3301      	adds	r3, #1
 8001292:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001294:	e002      	b.n	800129c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001296:	68fb      	ldr	r3, [r7, #12]
 8001298:	3b01      	subs	r3, #1
 800129a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800129c:	4b14      	ldr	r3, [pc, #80]	@ (80012f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800129e:	695b      	ldr	r3, [r3, #20]
 80012a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80012a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80012a8:	d102      	bne.n	80012b0 <HAL_PWREx_ControlVoltageScaling+0x60>
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d1f2      	bne.n	8001296 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80012b0:	4b0f      	ldr	r3, [pc, #60]	@ (80012f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80012b2:	695b      	ldr	r3, [r3, #20]
 80012b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80012b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80012bc:	d110      	bne.n	80012e0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80012be:	2303      	movs	r3, #3
 80012c0:	e00f      	b.n	80012e2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80012c2:	4b0b      	ldr	r3, [pc, #44]	@ (80012f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80012ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80012ce:	d007      	beq.n	80012e0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80012d0:	4b07      	ldr	r3, [pc, #28]	@ (80012f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80012d8:	4a05      	ldr	r2, [pc, #20]	@ (80012f0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80012da:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80012de:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80012e0:	2300      	movs	r3, #0
}
 80012e2:	4618      	mov	r0, r3
 80012e4:	3714      	adds	r7, #20
 80012e6:	46bd      	mov	sp, r7
 80012e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ec:	4770      	bx	lr
 80012ee:	bf00      	nop
 80012f0:	40007000 	.word	0x40007000
 80012f4:	20000000 	.word	0x20000000
 80012f8:	431bde83 	.word	0x431bde83

080012fc <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b088      	sub	sp, #32
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	2b00      	cmp	r3, #0
 8001308:	d101      	bne.n	800130e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800130a:	2301      	movs	r3, #1
 800130c:	e3ca      	b.n	8001aa4 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800130e:	4b97      	ldr	r3, [pc, #604]	@ (800156c <HAL_RCC_OscConfig+0x270>)
 8001310:	689b      	ldr	r3, [r3, #8]
 8001312:	f003 030c 	and.w	r3, r3, #12
 8001316:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001318:	4b94      	ldr	r3, [pc, #592]	@ (800156c <HAL_RCC_OscConfig+0x270>)
 800131a:	68db      	ldr	r3, [r3, #12]
 800131c:	f003 0303 	and.w	r3, r3, #3
 8001320:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	f003 0310 	and.w	r3, r3, #16
 800132a:	2b00      	cmp	r3, #0
 800132c:	f000 80e4 	beq.w	80014f8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001330:	69bb      	ldr	r3, [r7, #24]
 8001332:	2b00      	cmp	r3, #0
 8001334:	d007      	beq.n	8001346 <HAL_RCC_OscConfig+0x4a>
 8001336:	69bb      	ldr	r3, [r7, #24]
 8001338:	2b0c      	cmp	r3, #12
 800133a:	f040 808b 	bne.w	8001454 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800133e:	697b      	ldr	r3, [r7, #20]
 8001340:	2b01      	cmp	r3, #1
 8001342:	f040 8087 	bne.w	8001454 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001346:	4b89      	ldr	r3, [pc, #548]	@ (800156c <HAL_RCC_OscConfig+0x270>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	f003 0302 	and.w	r3, r3, #2
 800134e:	2b00      	cmp	r3, #0
 8001350:	d005      	beq.n	800135e <HAL_RCC_OscConfig+0x62>
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	699b      	ldr	r3, [r3, #24]
 8001356:	2b00      	cmp	r3, #0
 8001358:	d101      	bne.n	800135e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800135a:	2301      	movs	r3, #1
 800135c:	e3a2      	b.n	8001aa4 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	6a1a      	ldr	r2, [r3, #32]
 8001362:	4b82      	ldr	r3, [pc, #520]	@ (800156c <HAL_RCC_OscConfig+0x270>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	f003 0308 	and.w	r3, r3, #8
 800136a:	2b00      	cmp	r3, #0
 800136c:	d004      	beq.n	8001378 <HAL_RCC_OscConfig+0x7c>
 800136e:	4b7f      	ldr	r3, [pc, #508]	@ (800156c <HAL_RCC_OscConfig+0x270>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001376:	e005      	b.n	8001384 <HAL_RCC_OscConfig+0x88>
 8001378:	4b7c      	ldr	r3, [pc, #496]	@ (800156c <HAL_RCC_OscConfig+0x270>)
 800137a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800137e:	091b      	lsrs	r3, r3, #4
 8001380:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001384:	4293      	cmp	r3, r2
 8001386:	d223      	bcs.n	80013d0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	6a1b      	ldr	r3, [r3, #32]
 800138c:	4618      	mov	r0, r3
 800138e:	f000 fd55 	bl	8001e3c <RCC_SetFlashLatencyFromMSIRange>
 8001392:	4603      	mov	r3, r0
 8001394:	2b00      	cmp	r3, #0
 8001396:	d001      	beq.n	800139c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8001398:	2301      	movs	r3, #1
 800139a:	e383      	b.n	8001aa4 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800139c:	4b73      	ldr	r3, [pc, #460]	@ (800156c <HAL_RCC_OscConfig+0x270>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	4a72      	ldr	r2, [pc, #456]	@ (800156c <HAL_RCC_OscConfig+0x270>)
 80013a2:	f043 0308 	orr.w	r3, r3, #8
 80013a6:	6013      	str	r3, [r2, #0]
 80013a8:	4b70      	ldr	r3, [pc, #448]	@ (800156c <HAL_RCC_OscConfig+0x270>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	6a1b      	ldr	r3, [r3, #32]
 80013b4:	496d      	ldr	r1, [pc, #436]	@ (800156c <HAL_RCC_OscConfig+0x270>)
 80013b6:	4313      	orrs	r3, r2
 80013b8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80013ba:	4b6c      	ldr	r3, [pc, #432]	@ (800156c <HAL_RCC_OscConfig+0x270>)
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	69db      	ldr	r3, [r3, #28]
 80013c6:	021b      	lsls	r3, r3, #8
 80013c8:	4968      	ldr	r1, [pc, #416]	@ (800156c <HAL_RCC_OscConfig+0x270>)
 80013ca:	4313      	orrs	r3, r2
 80013cc:	604b      	str	r3, [r1, #4]
 80013ce:	e025      	b.n	800141c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80013d0:	4b66      	ldr	r3, [pc, #408]	@ (800156c <HAL_RCC_OscConfig+0x270>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	4a65      	ldr	r2, [pc, #404]	@ (800156c <HAL_RCC_OscConfig+0x270>)
 80013d6:	f043 0308 	orr.w	r3, r3, #8
 80013da:	6013      	str	r3, [r2, #0]
 80013dc:	4b63      	ldr	r3, [pc, #396]	@ (800156c <HAL_RCC_OscConfig+0x270>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	6a1b      	ldr	r3, [r3, #32]
 80013e8:	4960      	ldr	r1, [pc, #384]	@ (800156c <HAL_RCC_OscConfig+0x270>)
 80013ea:	4313      	orrs	r3, r2
 80013ec:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80013ee:	4b5f      	ldr	r3, [pc, #380]	@ (800156c <HAL_RCC_OscConfig+0x270>)
 80013f0:	685b      	ldr	r3, [r3, #4]
 80013f2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	69db      	ldr	r3, [r3, #28]
 80013fa:	021b      	lsls	r3, r3, #8
 80013fc:	495b      	ldr	r1, [pc, #364]	@ (800156c <HAL_RCC_OscConfig+0x270>)
 80013fe:	4313      	orrs	r3, r2
 8001400:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001402:	69bb      	ldr	r3, [r7, #24]
 8001404:	2b00      	cmp	r3, #0
 8001406:	d109      	bne.n	800141c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	6a1b      	ldr	r3, [r3, #32]
 800140c:	4618      	mov	r0, r3
 800140e:	f000 fd15 	bl	8001e3c <RCC_SetFlashLatencyFromMSIRange>
 8001412:	4603      	mov	r3, r0
 8001414:	2b00      	cmp	r3, #0
 8001416:	d001      	beq.n	800141c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8001418:	2301      	movs	r3, #1
 800141a:	e343      	b.n	8001aa4 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800141c:	f000 fc4a 	bl	8001cb4 <HAL_RCC_GetSysClockFreq>
 8001420:	4602      	mov	r2, r0
 8001422:	4b52      	ldr	r3, [pc, #328]	@ (800156c <HAL_RCC_OscConfig+0x270>)
 8001424:	689b      	ldr	r3, [r3, #8]
 8001426:	091b      	lsrs	r3, r3, #4
 8001428:	f003 030f 	and.w	r3, r3, #15
 800142c:	4950      	ldr	r1, [pc, #320]	@ (8001570 <HAL_RCC_OscConfig+0x274>)
 800142e:	5ccb      	ldrb	r3, [r1, r3]
 8001430:	f003 031f 	and.w	r3, r3, #31
 8001434:	fa22 f303 	lsr.w	r3, r2, r3
 8001438:	4a4e      	ldr	r2, [pc, #312]	@ (8001574 <HAL_RCC_OscConfig+0x278>)
 800143a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800143c:	4b4e      	ldr	r3, [pc, #312]	@ (8001578 <HAL_RCC_OscConfig+0x27c>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	4618      	mov	r0, r3
 8001442:	f7ff fbb5 	bl	8000bb0 <HAL_InitTick>
 8001446:	4603      	mov	r3, r0
 8001448:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800144a:	7bfb      	ldrb	r3, [r7, #15]
 800144c:	2b00      	cmp	r3, #0
 800144e:	d052      	beq.n	80014f6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8001450:	7bfb      	ldrb	r3, [r7, #15]
 8001452:	e327      	b.n	8001aa4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	699b      	ldr	r3, [r3, #24]
 8001458:	2b00      	cmp	r3, #0
 800145a:	d032      	beq.n	80014c2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800145c:	4b43      	ldr	r3, [pc, #268]	@ (800156c <HAL_RCC_OscConfig+0x270>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	4a42      	ldr	r2, [pc, #264]	@ (800156c <HAL_RCC_OscConfig+0x270>)
 8001462:	f043 0301 	orr.w	r3, r3, #1
 8001466:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001468:	f7ff fbf2 	bl	8000c50 <HAL_GetTick>
 800146c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800146e:	e008      	b.n	8001482 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001470:	f7ff fbee 	bl	8000c50 <HAL_GetTick>
 8001474:	4602      	mov	r2, r0
 8001476:	693b      	ldr	r3, [r7, #16]
 8001478:	1ad3      	subs	r3, r2, r3
 800147a:	2b02      	cmp	r3, #2
 800147c:	d901      	bls.n	8001482 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800147e:	2303      	movs	r3, #3
 8001480:	e310      	b.n	8001aa4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001482:	4b3a      	ldr	r3, [pc, #232]	@ (800156c <HAL_RCC_OscConfig+0x270>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	f003 0302 	and.w	r3, r3, #2
 800148a:	2b00      	cmp	r3, #0
 800148c:	d0f0      	beq.n	8001470 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800148e:	4b37      	ldr	r3, [pc, #220]	@ (800156c <HAL_RCC_OscConfig+0x270>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	4a36      	ldr	r2, [pc, #216]	@ (800156c <HAL_RCC_OscConfig+0x270>)
 8001494:	f043 0308 	orr.w	r3, r3, #8
 8001498:	6013      	str	r3, [r2, #0]
 800149a:	4b34      	ldr	r3, [pc, #208]	@ (800156c <HAL_RCC_OscConfig+0x270>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	6a1b      	ldr	r3, [r3, #32]
 80014a6:	4931      	ldr	r1, [pc, #196]	@ (800156c <HAL_RCC_OscConfig+0x270>)
 80014a8:	4313      	orrs	r3, r2
 80014aa:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80014ac:	4b2f      	ldr	r3, [pc, #188]	@ (800156c <HAL_RCC_OscConfig+0x270>)
 80014ae:	685b      	ldr	r3, [r3, #4]
 80014b0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	69db      	ldr	r3, [r3, #28]
 80014b8:	021b      	lsls	r3, r3, #8
 80014ba:	492c      	ldr	r1, [pc, #176]	@ (800156c <HAL_RCC_OscConfig+0x270>)
 80014bc:	4313      	orrs	r3, r2
 80014be:	604b      	str	r3, [r1, #4]
 80014c0:	e01a      	b.n	80014f8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80014c2:	4b2a      	ldr	r3, [pc, #168]	@ (800156c <HAL_RCC_OscConfig+0x270>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	4a29      	ldr	r2, [pc, #164]	@ (800156c <HAL_RCC_OscConfig+0x270>)
 80014c8:	f023 0301 	bic.w	r3, r3, #1
 80014cc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80014ce:	f7ff fbbf 	bl	8000c50 <HAL_GetTick>
 80014d2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80014d4:	e008      	b.n	80014e8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80014d6:	f7ff fbbb 	bl	8000c50 <HAL_GetTick>
 80014da:	4602      	mov	r2, r0
 80014dc:	693b      	ldr	r3, [r7, #16]
 80014de:	1ad3      	subs	r3, r2, r3
 80014e0:	2b02      	cmp	r3, #2
 80014e2:	d901      	bls.n	80014e8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80014e4:	2303      	movs	r3, #3
 80014e6:	e2dd      	b.n	8001aa4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80014e8:	4b20      	ldr	r3, [pc, #128]	@ (800156c <HAL_RCC_OscConfig+0x270>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	f003 0302 	and.w	r3, r3, #2
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d1f0      	bne.n	80014d6 <HAL_RCC_OscConfig+0x1da>
 80014f4:	e000      	b.n	80014f8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80014f6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	f003 0301 	and.w	r3, r3, #1
 8001500:	2b00      	cmp	r3, #0
 8001502:	d074      	beq.n	80015ee <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8001504:	69bb      	ldr	r3, [r7, #24]
 8001506:	2b08      	cmp	r3, #8
 8001508:	d005      	beq.n	8001516 <HAL_RCC_OscConfig+0x21a>
 800150a:	69bb      	ldr	r3, [r7, #24]
 800150c:	2b0c      	cmp	r3, #12
 800150e:	d10e      	bne.n	800152e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001510:	697b      	ldr	r3, [r7, #20]
 8001512:	2b03      	cmp	r3, #3
 8001514:	d10b      	bne.n	800152e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001516:	4b15      	ldr	r3, [pc, #84]	@ (800156c <HAL_RCC_OscConfig+0x270>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800151e:	2b00      	cmp	r3, #0
 8001520:	d064      	beq.n	80015ec <HAL_RCC_OscConfig+0x2f0>
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	685b      	ldr	r3, [r3, #4]
 8001526:	2b00      	cmp	r3, #0
 8001528:	d160      	bne.n	80015ec <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800152a:	2301      	movs	r3, #1
 800152c:	e2ba      	b.n	8001aa4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	685b      	ldr	r3, [r3, #4]
 8001532:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001536:	d106      	bne.n	8001546 <HAL_RCC_OscConfig+0x24a>
 8001538:	4b0c      	ldr	r3, [pc, #48]	@ (800156c <HAL_RCC_OscConfig+0x270>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	4a0b      	ldr	r2, [pc, #44]	@ (800156c <HAL_RCC_OscConfig+0x270>)
 800153e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001542:	6013      	str	r3, [r2, #0]
 8001544:	e026      	b.n	8001594 <HAL_RCC_OscConfig+0x298>
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	685b      	ldr	r3, [r3, #4]
 800154a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800154e:	d115      	bne.n	800157c <HAL_RCC_OscConfig+0x280>
 8001550:	4b06      	ldr	r3, [pc, #24]	@ (800156c <HAL_RCC_OscConfig+0x270>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4a05      	ldr	r2, [pc, #20]	@ (800156c <HAL_RCC_OscConfig+0x270>)
 8001556:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800155a:	6013      	str	r3, [r2, #0]
 800155c:	4b03      	ldr	r3, [pc, #12]	@ (800156c <HAL_RCC_OscConfig+0x270>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	4a02      	ldr	r2, [pc, #8]	@ (800156c <HAL_RCC_OscConfig+0x270>)
 8001562:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001566:	6013      	str	r3, [r2, #0]
 8001568:	e014      	b.n	8001594 <HAL_RCC_OscConfig+0x298>
 800156a:	bf00      	nop
 800156c:	40021000 	.word	0x40021000
 8001570:	08003d8c 	.word	0x08003d8c
 8001574:	20000000 	.word	0x20000000
 8001578:	20000004 	.word	0x20000004
 800157c:	4ba0      	ldr	r3, [pc, #640]	@ (8001800 <HAL_RCC_OscConfig+0x504>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	4a9f      	ldr	r2, [pc, #636]	@ (8001800 <HAL_RCC_OscConfig+0x504>)
 8001582:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001586:	6013      	str	r3, [r2, #0]
 8001588:	4b9d      	ldr	r3, [pc, #628]	@ (8001800 <HAL_RCC_OscConfig+0x504>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	4a9c      	ldr	r2, [pc, #624]	@ (8001800 <HAL_RCC_OscConfig+0x504>)
 800158e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001592:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	2b00      	cmp	r3, #0
 800159a:	d013      	beq.n	80015c4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800159c:	f7ff fb58 	bl	8000c50 <HAL_GetTick>
 80015a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80015a2:	e008      	b.n	80015b6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015a4:	f7ff fb54 	bl	8000c50 <HAL_GetTick>
 80015a8:	4602      	mov	r2, r0
 80015aa:	693b      	ldr	r3, [r7, #16]
 80015ac:	1ad3      	subs	r3, r2, r3
 80015ae:	2b64      	cmp	r3, #100	@ 0x64
 80015b0:	d901      	bls.n	80015b6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80015b2:	2303      	movs	r3, #3
 80015b4:	e276      	b.n	8001aa4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80015b6:	4b92      	ldr	r3, [pc, #584]	@ (8001800 <HAL_RCC_OscConfig+0x504>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d0f0      	beq.n	80015a4 <HAL_RCC_OscConfig+0x2a8>
 80015c2:	e014      	b.n	80015ee <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015c4:	f7ff fb44 	bl	8000c50 <HAL_GetTick>
 80015c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80015ca:	e008      	b.n	80015de <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015cc:	f7ff fb40 	bl	8000c50 <HAL_GetTick>
 80015d0:	4602      	mov	r2, r0
 80015d2:	693b      	ldr	r3, [r7, #16]
 80015d4:	1ad3      	subs	r3, r2, r3
 80015d6:	2b64      	cmp	r3, #100	@ 0x64
 80015d8:	d901      	bls.n	80015de <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80015da:	2303      	movs	r3, #3
 80015dc:	e262      	b.n	8001aa4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80015de:	4b88      	ldr	r3, [pc, #544]	@ (8001800 <HAL_RCC_OscConfig+0x504>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d1f0      	bne.n	80015cc <HAL_RCC_OscConfig+0x2d0>
 80015ea:	e000      	b.n	80015ee <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f003 0302 	and.w	r3, r3, #2
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d060      	beq.n	80016bc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80015fa:	69bb      	ldr	r3, [r7, #24]
 80015fc:	2b04      	cmp	r3, #4
 80015fe:	d005      	beq.n	800160c <HAL_RCC_OscConfig+0x310>
 8001600:	69bb      	ldr	r3, [r7, #24]
 8001602:	2b0c      	cmp	r3, #12
 8001604:	d119      	bne.n	800163a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001606:	697b      	ldr	r3, [r7, #20]
 8001608:	2b02      	cmp	r3, #2
 800160a:	d116      	bne.n	800163a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800160c:	4b7c      	ldr	r3, [pc, #496]	@ (8001800 <HAL_RCC_OscConfig+0x504>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001614:	2b00      	cmp	r3, #0
 8001616:	d005      	beq.n	8001624 <HAL_RCC_OscConfig+0x328>
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	68db      	ldr	r3, [r3, #12]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d101      	bne.n	8001624 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001620:	2301      	movs	r3, #1
 8001622:	e23f      	b.n	8001aa4 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001624:	4b76      	ldr	r3, [pc, #472]	@ (8001800 <HAL_RCC_OscConfig+0x504>)
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	691b      	ldr	r3, [r3, #16]
 8001630:	061b      	lsls	r3, r3, #24
 8001632:	4973      	ldr	r1, [pc, #460]	@ (8001800 <HAL_RCC_OscConfig+0x504>)
 8001634:	4313      	orrs	r3, r2
 8001636:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001638:	e040      	b.n	80016bc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	68db      	ldr	r3, [r3, #12]
 800163e:	2b00      	cmp	r3, #0
 8001640:	d023      	beq.n	800168a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001642:	4b6f      	ldr	r3, [pc, #444]	@ (8001800 <HAL_RCC_OscConfig+0x504>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	4a6e      	ldr	r2, [pc, #440]	@ (8001800 <HAL_RCC_OscConfig+0x504>)
 8001648:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800164c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800164e:	f7ff faff 	bl	8000c50 <HAL_GetTick>
 8001652:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001654:	e008      	b.n	8001668 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001656:	f7ff fafb 	bl	8000c50 <HAL_GetTick>
 800165a:	4602      	mov	r2, r0
 800165c:	693b      	ldr	r3, [r7, #16]
 800165e:	1ad3      	subs	r3, r2, r3
 8001660:	2b02      	cmp	r3, #2
 8001662:	d901      	bls.n	8001668 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001664:	2303      	movs	r3, #3
 8001666:	e21d      	b.n	8001aa4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001668:	4b65      	ldr	r3, [pc, #404]	@ (8001800 <HAL_RCC_OscConfig+0x504>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001670:	2b00      	cmp	r3, #0
 8001672:	d0f0      	beq.n	8001656 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001674:	4b62      	ldr	r3, [pc, #392]	@ (8001800 <HAL_RCC_OscConfig+0x504>)
 8001676:	685b      	ldr	r3, [r3, #4]
 8001678:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	691b      	ldr	r3, [r3, #16]
 8001680:	061b      	lsls	r3, r3, #24
 8001682:	495f      	ldr	r1, [pc, #380]	@ (8001800 <HAL_RCC_OscConfig+0x504>)
 8001684:	4313      	orrs	r3, r2
 8001686:	604b      	str	r3, [r1, #4]
 8001688:	e018      	b.n	80016bc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800168a:	4b5d      	ldr	r3, [pc, #372]	@ (8001800 <HAL_RCC_OscConfig+0x504>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	4a5c      	ldr	r2, [pc, #368]	@ (8001800 <HAL_RCC_OscConfig+0x504>)
 8001690:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001694:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001696:	f7ff fadb 	bl	8000c50 <HAL_GetTick>
 800169a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800169c:	e008      	b.n	80016b0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800169e:	f7ff fad7 	bl	8000c50 <HAL_GetTick>
 80016a2:	4602      	mov	r2, r0
 80016a4:	693b      	ldr	r3, [r7, #16]
 80016a6:	1ad3      	subs	r3, r2, r3
 80016a8:	2b02      	cmp	r3, #2
 80016aa:	d901      	bls.n	80016b0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80016ac:	2303      	movs	r3, #3
 80016ae:	e1f9      	b.n	8001aa4 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80016b0:	4b53      	ldr	r3, [pc, #332]	@ (8001800 <HAL_RCC_OscConfig+0x504>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d1f0      	bne.n	800169e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f003 0308 	and.w	r3, r3, #8
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d03c      	beq.n	8001742 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	695b      	ldr	r3, [r3, #20]
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d01c      	beq.n	800170a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80016d0:	4b4b      	ldr	r3, [pc, #300]	@ (8001800 <HAL_RCC_OscConfig+0x504>)
 80016d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80016d6:	4a4a      	ldr	r2, [pc, #296]	@ (8001800 <HAL_RCC_OscConfig+0x504>)
 80016d8:	f043 0301 	orr.w	r3, r3, #1
 80016dc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016e0:	f7ff fab6 	bl	8000c50 <HAL_GetTick>
 80016e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80016e6:	e008      	b.n	80016fa <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016e8:	f7ff fab2 	bl	8000c50 <HAL_GetTick>
 80016ec:	4602      	mov	r2, r0
 80016ee:	693b      	ldr	r3, [r7, #16]
 80016f0:	1ad3      	subs	r3, r2, r3
 80016f2:	2b02      	cmp	r3, #2
 80016f4:	d901      	bls.n	80016fa <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80016f6:	2303      	movs	r3, #3
 80016f8:	e1d4      	b.n	8001aa4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80016fa:	4b41      	ldr	r3, [pc, #260]	@ (8001800 <HAL_RCC_OscConfig+0x504>)
 80016fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001700:	f003 0302 	and.w	r3, r3, #2
 8001704:	2b00      	cmp	r3, #0
 8001706:	d0ef      	beq.n	80016e8 <HAL_RCC_OscConfig+0x3ec>
 8001708:	e01b      	b.n	8001742 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800170a:	4b3d      	ldr	r3, [pc, #244]	@ (8001800 <HAL_RCC_OscConfig+0x504>)
 800170c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001710:	4a3b      	ldr	r2, [pc, #236]	@ (8001800 <HAL_RCC_OscConfig+0x504>)
 8001712:	f023 0301 	bic.w	r3, r3, #1
 8001716:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800171a:	f7ff fa99 	bl	8000c50 <HAL_GetTick>
 800171e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001720:	e008      	b.n	8001734 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001722:	f7ff fa95 	bl	8000c50 <HAL_GetTick>
 8001726:	4602      	mov	r2, r0
 8001728:	693b      	ldr	r3, [r7, #16]
 800172a:	1ad3      	subs	r3, r2, r3
 800172c:	2b02      	cmp	r3, #2
 800172e:	d901      	bls.n	8001734 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001730:	2303      	movs	r3, #3
 8001732:	e1b7      	b.n	8001aa4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001734:	4b32      	ldr	r3, [pc, #200]	@ (8001800 <HAL_RCC_OscConfig+0x504>)
 8001736:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800173a:	f003 0302 	and.w	r3, r3, #2
 800173e:	2b00      	cmp	r3, #0
 8001740:	d1ef      	bne.n	8001722 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	f003 0304 	and.w	r3, r3, #4
 800174a:	2b00      	cmp	r3, #0
 800174c:	f000 80a6 	beq.w	800189c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001750:	2300      	movs	r3, #0
 8001752:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001754:	4b2a      	ldr	r3, [pc, #168]	@ (8001800 <HAL_RCC_OscConfig+0x504>)
 8001756:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001758:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800175c:	2b00      	cmp	r3, #0
 800175e:	d10d      	bne.n	800177c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001760:	4b27      	ldr	r3, [pc, #156]	@ (8001800 <HAL_RCC_OscConfig+0x504>)
 8001762:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001764:	4a26      	ldr	r2, [pc, #152]	@ (8001800 <HAL_RCC_OscConfig+0x504>)
 8001766:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800176a:	6593      	str	r3, [r2, #88]	@ 0x58
 800176c:	4b24      	ldr	r3, [pc, #144]	@ (8001800 <HAL_RCC_OscConfig+0x504>)
 800176e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001770:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001774:	60bb      	str	r3, [r7, #8]
 8001776:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001778:	2301      	movs	r3, #1
 800177a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800177c:	4b21      	ldr	r3, [pc, #132]	@ (8001804 <HAL_RCC_OscConfig+0x508>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001784:	2b00      	cmp	r3, #0
 8001786:	d118      	bne.n	80017ba <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001788:	4b1e      	ldr	r3, [pc, #120]	@ (8001804 <HAL_RCC_OscConfig+0x508>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	4a1d      	ldr	r2, [pc, #116]	@ (8001804 <HAL_RCC_OscConfig+0x508>)
 800178e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001792:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001794:	f7ff fa5c 	bl	8000c50 <HAL_GetTick>
 8001798:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800179a:	e008      	b.n	80017ae <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800179c:	f7ff fa58 	bl	8000c50 <HAL_GetTick>
 80017a0:	4602      	mov	r2, r0
 80017a2:	693b      	ldr	r3, [r7, #16]
 80017a4:	1ad3      	subs	r3, r2, r3
 80017a6:	2b02      	cmp	r3, #2
 80017a8:	d901      	bls.n	80017ae <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80017aa:	2303      	movs	r3, #3
 80017ac:	e17a      	b.n	8001aa4 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80017ae:	4b15      	ldr	r3, [pc, #84]	@ (8001804 <HAL_RCC_OscConfig+0x508>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d0f0      	beq.n	800179c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	689b      	ldr	r3, [r3, #8]
 80017be:	2b01      	cmp	r3, #1
 80017c0:	d108      	bne.n	80017d4 <HAL_RCC_OscConfig+0x4d8>
 80017c2:	4b0f      	ldr	r3, [pc, #60]	@ (8001800 <HAL_RCC_OscConfig+0x504>)
 80017c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017c8:	4a0d      	ldr	r2, [pc, #52]	@ (8001800 <HAL_RCC_OscConfig+0x504>)
 80017ca:	f043 0301 	orr.w	r3, r3, #1
 80017ce:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80017d2:	e029      	b.n	8001828 <HAL_RCC_OscConfig+0x52c>
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	689b      	ldr	r3, [r3, #8]
 80017d8:	2b05      	cmp	r3, #5
 80017da:	d115      	bne.n	8001808 <HAL_RCC_OscConfig+0x50c>
 80017dc:	4b08      	ldr	r3, [pc, #32]	@ (8001800 <HAL_RCC_OscConfig+0x504>)
 80017de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017e2:	4a07      	ldr	r2, [pc, #28]	@ (8001800 <HAL_RCC_OscConfig+0x504>)
 80017e4:	f043 0304 	orr.w	r3, r3, #4
 80017e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80017ec:	4b04      	ldr	r3, [pc, #16]	@ (8001800 <HAL_RCC_OscConfig+0x504>)
 80017ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017f2:	4a03      	ldr	r2, [pc, #12]	@ (8001800 <HAL_RCC_OscConfig+0x504>)
 80017f4:	f043 0301 	orr.w	r3, r3, #1
 80017f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80017fc:	e014      	b.n	8001828 <HAL_RCC_OscConfig+0x52c>
 80017fe:	bf00      	nop
 8001800:	40021000 	.word	0x40021000
 8001804:	40007000 	.word	0x40007000
 8001808:	4b9c      	ldr	r3, [pc, #624]	@ (8001a7c <HAL_RCC_OscConfig+0x780>)
 800180a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800180e:	4a9b      	ldr	r2, [pc, #620]	@ (8001a7c <HAL_RCC_OscConfig+0x780>)
 8001810:	f023 0301 	bic.w	r3, r3, #1
 8001814:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001818:	4b98      	ldr	r3, [pc, #608]	@ (8001a7c <HAL_RCC_OscConfig+0x780>)
 800181a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800181e:	4a97      	ldr	r2, [pc, #604]	@ (8001a7c <HAL_RCC_OscConfig+0x780>)
 8001820:	f023 0304 	bic.w	r3, r3, #4
 8001824:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	689b      	ldr	r3, [r3, #8]
 800182c:	2b00      	cmp	r3, #0
 800182e:	d016      	beq.n	800185e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001830:	f7ff fa0e 	bl	8000c50 <HAL_GetTick>
 8001834:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001836:	e00a      	b.n	800184e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001838:	f7ff fa0a 	bl	8000c50 <HAL_GetTick>
 800183c:	4602      	mov	r2, r0
 800183e:	693b      	ldr	r3, [r7, #16]
 8001840:	1ad3      	subs	r3, r2, r3
 8001842:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001846:	4293      	cmp	r3, r2
 8001848:	d901      	bls.n	800184e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800184a:	2303      	movs	r3, #3
 800184c:	e12a      	b.n	8001aa4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800184e:	4b8b      	ldr	r3, [pc, #556]	@ (8001a7c <HAL_RCC_OscConfig+0x780>)
 8001850:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001854:	f003 0302 	and.w	r3, r3, #2
 8001858:	2b00      	cmp	r3, #0
 800185a:	d0ed      	beq.n	8001838 <HAL_RCC_OscConfig+0x53c>
 800185c:	e015      	b.n	800188a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800185e:	f7ff f9f7 	bl	8000c50 <HAL_GetTick>
 8001862:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001864:	e00a      	b.n	800187c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001866:	f7ff f9f3 	bl	8000c50 <HAL_GetTick>
 800186a:	4602      	mov	r2, r0
 800186c:	693b      	ldr	r3, [r7, #16]
 800186e:	1ad3      	subs	r3, r2, r3
 8001870:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001874:	4293      	cmp	r3, r2
 8001876:	d901      	bls.n	800187c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001878:	2303      	movs	r3, #3
 800187a:	e113      	b.n	8001aa4 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800187c:	4b7f      	ldr	r3, [pc, #508]	@ (8001a7c <HAL_RCC_OscConfig+0x780>)
 800187e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001882:	f003 0302 	and.w	r3, r3, #2
 8001886:	2b00      	cmp	r3, #0
 8001888:	d1ed      	bne.n	8001866 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800188a:	7ffb      	ldrb	r3, [r7, #31]
 800188c:	2b01      	cmp	r3, #1
 800188e:	d105      	bne.n	800189c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001890:	4b7a      	ldr	r3, [pc, #488]	@ (8001a7c <HAL_RCC_OscConfig+0x780>)
 8001892:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001894:	4a79      	ldr	r2, [pc, #484]	@ (8001a7c <HAL_RCC_OscConfig+0x780>)
 8001896:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800189a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	f000 80fe 	beq.w	8001aa2 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018aa:	2b02      	cmp	r3, #2
 80018ac:	f040 80d0 	bne.w	8001a50 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80018b0:	4b72      	ldr	r3, [pc, #456]	@ (8001a7c <HAL_RCC_OscConfig+0x780>)
 80018b2:	68db      	ldr	r3, [r3, #12]
 80018b4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80018b6:	697b      	ldr	r3, [r7, #20]
 80018b8:	f003 0203 	and.w	r2, r3, #3
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018c0:	429a      	cmp	r2, r3
 80018c2:	d130      	bne.n	8001926 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80018c4:	697b      	ldr	r3, [r7, #20]
 80018c6:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ce:	3b01      	subs	r3, #1
 80018d0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80018d2:	429a      	cmp	r2, r3
 80018d4:	d127      	bne.n	8001926 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80018d6:	697b      	ldr	r3, [r7, #20]
 80018d8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80018e0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80018e2:	429a      	cmp	r2, r3
 80018e4:	d11f      	bne.n	8001926 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80018e6:	697b      	ldr	r3, [r7, #20]
 80018e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018ec:	687a      	ldr	r2, [r7, #4]
 80018ee:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80018f0:	2a07      	cmp	r2, #7
 80018f2:	bf14      	ite	ne
 80018f4:	2201      	movne	r2, #1
 80018f6:	2200      	moveq	r2, #0
 80018f8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80018fa:	4293      	cmp	r3, r2
 80018fc:	d113      	bne.n	8001926 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80018fe:	697b      	ldr	r3, [r7, #20]
 8001900:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001908:	085b      	lsrs	r3, r3, #1
 800190a:	3b01      	subs	r3, #1
 800190c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800190e:	429a      	cmp	r2, r3
 8001910:	d109      	bne.n	8001926 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001912:	697b      	ldr	r3, [r7, #20]
 8001914:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800191c:	085b      	lsrs	r3, r3, #1
 800191e:	3b01      	subs	r3, #1
 8001920:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001922:	429a      	cmp	r2, r3
 8001924:	d06e      	beq.n	8001a04 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001926:	69bb      	ldr	r3, [r7, #24]
 8001928:	2b0c      	cmp	r3, #12
 800192a:	d069      	beq.n	8001a00 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800192c:	4b53      	ldr	r3, [pc, #332]	@ (8001a7c <HAL_RCC_OscConfig+0x780>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001934:	2b00      	cmp	r3, #0
 8001936:	d105      	bne.n	8001944 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001938:	4b50      	ldr	r3, [pc, #320]	@ (8001a7c <HAL_RCC_OscConfig+0x780>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001940:	2b00      	cmp	r3, #0
 8001942:	d001      	beq.n	8001948 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001944:	2301      	movs	r3, #1
 8001946:	e0ad      	b.n	8001aa4 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001948:	4b4c      	ldr	r3, [pc, #304]	@ (8001a7c <HAL_RCC_OscConfig+0x780>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4a4b      	ldr	r2, [pc, #300]	@ (8001a7c <HAL_RCC_OscConfig+0x780>)
 800194e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001952:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001954:	f7ff f97c 	bl	8000c50 <HAL_GetTick>
 8001958:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800195a:	e008      	b.n	800196e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800195c:	f7ff f978 	bl	8000c50 <HAL_GetTick>
 8001960:	4602      	mov	r2, r0
 8001962:	693b      	ldr	r3, [r7, #16]
 8001964:	1ad3      	subs	r3, r2, r3
 8001966:	2b02      	cmp	r3, #2
 8001968:	d901      	bls.n	800196e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800196a:	2303      	movs	r3, #3
 800196c:	e09a      	b.n	8001aa4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800196e:	4b43      	ldr	r3, [pc, #268]	@ (8001a7c <HAL_RCC_OscConfig+0x780>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001976:	2b00      	cmp	r3, #0
 8001978:	d1f0      	bne.n	800195c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800197a:	4b40      	ldr	r3, [pc, #256]	@ (8001a7c <HAL_RCC_OscConfig+0x780>)
 800197c:	68da      	ldr	r2, [r3, #12]
 800197e:	4b40      	ldr	r3, [pc, #256]	@ (8001a80 <HAL_RCC_OscConfig+0x784>)
 8001980:	4013      	ands	r3, r2
 8001982:	687a      	ldr	r2, [r7, #4]
 8001984:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001986:	687a      	ldr	r2, [r7, #4]
 8001988:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800198a:	3a01      	subs	r2, #1
 800198c:	0112      	lsls	r2, r2, #4
 800198e:	4311      	orrs	r1, r2
 8001990:	687a      	ldr	r2, [r7, #4]
 8001992:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001994:	0212      	lsls	r2, r2, #8
 8001996:	4311      	orrs	r1, r2
 8001998:	687a      	ldr	r2, [r7, #4]
 800199a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800199c:	0852      	lsrs	r2, r2, #1
 800199e:	3a01      	subs	r2, #1
 80019a0:	0552      	lsls	r2, r2, #21
 80019a2:	4311      	orrs	r1, r2
 80019a4:	687a      	ldr	r2, [r7, #4]
 80019a6:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80019a8:	0852      	lsrs	r2, r2, #1
 80019aa:	3a01      	subs	r2, #1
 80019ac:	0652      	lsls	r2, r2, #25
 80019ae:	4311      	orrs	r1, r2
 80019b0:	687a      	ldr	r2, [r7, #4]
 80019b2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80019b4:	0912      	lsrs	r2, r2, #4
 80019b6:	0452      	lsls	r2, r2, #17
 80019b8:	430a      	orrs	r2, r1
 80019ba:	4930      	ldr	r1, [pc, #192]	@ (8001a7c <HAL_RCC_OscConfig+0x780>)
 80019bc:	4313      	orrs	r3, r2
 80019be:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80019c0:	4b2e      	ldr	r3, [pc, #184]	@ (8001a7c <HAL_RCC_OscConfig+0x780>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4a2d      	ldr	r2, [pc, #180]	@ (8001a7c <HAL_RCC_OscConfig+0x780>)
 80019c6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80019ca:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80019cc:	4b2b      	ldr	r3, [pc, #172]	@ (8001a7c <HAL_RCC_OscConfig+0x780>)
 80019ce:	68db      	ldr	r3, [r3, #12]
 80019d0:	4a2a      	ldr	r2, [pc, #168]	@ (8001a7c <HAL_RCC_OscConfig+0x780>)
 80019d2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80019d6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80019d8:	f7ff f93a 	bl	8000c50 <HAL_GetTick>
 80019dc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019de:	e008      	b.n	80019f2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019e0:	f7ff f936 	bl	8000c50 <HAL_GetTick>
 80019e4:	4602      	mov	r2, r0
 80019e6:	693b      	ldr	r3, [r7, #16]
 80019e8:	1ad3      	subs	r3, r2, r3
 80019ea:	2b02      	cmp	r3, #2
 80019ec:	d901      	bls.n	80019f2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80019ee:	2303      	movs	r3, #3
 80019f0:	e058      	b.n	8001aa4 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019f2:	4b22      	ldr	r3, [pc, #136]	@ (8001a7c <HAL_RCC_OscConfig+0x780>)
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d0f0      	beq.n	80019e0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80019fe:	e050      	b.n	8001aa2 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001a00:	2301      	movs	r3, #1
 8001a02:	e04f      	b.n	8001aa4 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a04:	4b1d      	ldr	r3, [pc, #116]	@ (8001a7c <HAL_RCC_OscConfig+0x780>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d148      	bne.n	8001aa2 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001a10:	4b1a      	ldr	r3, [pc, #104]	@ (8001a7c <HAL_RCC_OscConfig+0x780>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	4a19      	ldr	r2, [pc, #100]	@ (8001a7c <HAL_RCC_OscConfig+0x780>)
 8001a16:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001a1a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001a1c:	4b17      	ldr	r3, [pc, #92]	@ (8001a7c <HAL_RCC_OscConfig+0x780>)
 8001a1e:	68db      	ldr	r3, [r3, #12]
 8001a20:	4a16      	ldr	r2, [pc, #88]	@ (8001a7c <HAL_RCC_OscConfig+0x780>)
 8001a22:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001a26:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001a28:	f7ff f912 	bl	8000c50 <HAL_GetTick>
 8001a2c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a2e:	e008      	b.n	8001a42 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a30:	f7ff f90e 	bl	8000c50 <HAL_GetTick>
 8001a34:	4602      	mov	r2, r0
 8001a36:	693b      	ldr	r3, [r7, #16]
 8001a38:	1ad3      	subs	r3, r2, r3
 8001a3a:	2b02      	cmp	r3, #2
 8001a3c:	d901      	bls.n	8001a42 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8001a3e:	2303      	movs	r3, #3
 8001a40:	e030      	b.n	8001aa4 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001a42:	4b0e      	ldr	r3, [pc, #56]	@ (8001a7c <HAL_RCC_OscConfig+0x780>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d0f0      	beq.n	8001a30 <HAL_RCC_OscConfig+0x734>
 8001a4e:	e028      	b.n	8001aa2 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001a50:	69bb      	ldr	r3, [r7, #24]
 8001a52:	2b0c      	cmp	r3, #12
 8001a54:	d023      	beq.n	8001a9e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a56:	4b09      	ldr	r3, [pc, #36]	@ (8001a7c <HAL_RCC_OscConfig+0x780>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	4a08      	ldr	r2, [pc, #32]	@ (8001a7c <HAL_RCC_OscConfig+0x780>)
 8001a5c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001a60:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a62:	f7ff f8f5 	bl	8000c50 <HAL_GetTick>
 8001a66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a68:	e00c      	b.n	8001a84 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a6a:	f7ff f8f1 	bl	8000c50 <HAL_GetTick>
 8001a6e:	4602      	mov	r2, r0
 8001a70:	693b      	ldr	r3, [r7, #16]
 8001a72:	1ad3      	subs	r3, r2, r3
 8001a74:	2b02      	cmp	r3, #2
 8001a76:	d905      	bls.n	8001a84 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001a78:	2303      	movs	r3, #3
 8001a7a:	e013      	b.n	8001aa4 <HAL_RCC_OscConfig+0x7a8>
 8001a7c:	40021000 	.word	0x40021000
 8001a80:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a84:	4b09      	ldr	r3, [pc, #36]	@ (8001aac <HAL_RCC_OscConfig+0x7b0>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d1ec      	bne.n	8001a6a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001a90:	4b06      	ldr	r3, [pc, #24]	@ (8001aac <HAL_RCC_OscConfig+0x7b0>)
 8001a92:	68da      	ldr	r2, [r3, #12]
 8001a94:	4905      	ldr	r1, [pc, #20]	@ (8001aac <HAL_RCC_OscConfig+0x7b0>)
 8001a96:	4b06      	ldr	r3, [pc, #24]	@ (8001ab0 <HAL_RCC_OscConfig+0x7b4>)
 8001a98:	4013      	ands	r3, r2
 8001a9a:	60cb      	str	r3, [r1, #12]
 8001a9c:	e001      	b.n	8001aa2 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	e000      	b.n	8001aa4 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8001aa2:	2300      	movs	r3, #0
}
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	3720      	adds	r7, #32
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bd80      	pop	{r7, pc}
 8001aac:	40021000 	.word	0x40021000
 8001ab0:	feeefffc 	.word	0xfeeefffc

08001ab4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b084      	sub	sp, #16
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
 8001abc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d101      	bne.n	8001ac8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ac4:	2301      	movs	r3, #1
 8001ac6:	e0e7      	b.n	8001c98 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001ac8:	4b75      	ldr	r3, [pc, #468]	@ (8001ca0 <HAL_RCC_ClockConfig+0x1ec>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	f003 0307 	and.w	r3, r3, #7
 8001ad0:	683a      	ldr	r2, [r7, #0]
 8001ad2:	429a      	cmp	r2, r3
 8001ad4:	d910      	bls.n	8001af8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ad6:	4b72      	ldr	r3, [pc, #456]	@ (8001ca0 <HAL_RCC_ClockConfig+0x1ec>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f023 0207 	bic.w	r2, r3, #7
 8001ade:	4970      	ldr	r1, [pc, #448]	@ (8001ca0 <HAL_RCC_ClockConfig+0x1ec>)
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	4313      	orrs	r3, r2
 8001ae4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ae6:	4b6e      	ldr	r3, [pc, #440]	@ (8001ca0 <HAL_RCC_ClockConfig+0x1ec>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f003 0307 	and.w	r3, r3, #7
 8001aee:	683a      	ldr	r2, [r7, #0]
 8001af0:	429a      	cmp	r2, r3
 8001af2:	d001      	beq.n	8001af8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001af4:	2301      	movs	r3, #1
 8001af6:	e0cf      	b.n	8001c98 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f003 0302 	and.w	r3, r3, #2
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d010      	beq.n	8001b26 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	689a      	ldr	r2, [r3, #8]
 8001b08:	4b66      	ldr	r3, [pc, #408]	@ (8001ca4 <HAL_RCC_ClockConfig+0x1f0>)
 8001b0a:	689b      	ldr	r3, [r3, #8]
 8001b0c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001b10:	429a      	cmp	r2, r3
 8001b12:	d908      	bls.n	8001b26 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b14:	4b63      	ldr	r3, [pc, #396]	@ (8001ca4 <HAL_RCC_ClockConfig+0x1f0>)
 8001b16:	689b      	ldr	r3, [r3, #8]
 8001b18:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	689b      	ldr	r3, [r3, #8]
 8001b20:	4960      	ldr	r1, [pc, #384]	@ (8001ca4 <HAL_RCC_ClockConfig+0x1f0>)
 8001b22:	4313      	orrs	r3, r2
 8001b24:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f003 0301 	and.w	r3, r3, #1
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d04c      	beq.n	8001bcc <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	685b      	ldr	r3, [r3, #4]
 8001b36:	2b03      	cmp	r3, #3
 8001b38:	d107      	bne.n	8001b4a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001b3a:	4b5a      	ldr	r3, [pc, #360]	@ (8001ca4 <HAL_RCC_ClockConfig+0x1f0>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d121      	bne.n	8001b8a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001b46:	2301      	movs	r3, #1
 8001b48:	e0a6      	b.n	8001c98 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	2b02      	cmp	r3, #2
 8001b50:	d107      	bne.n	8001b62 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b52:	4b54      	ldr	r3, [pc, #336]	@ (8001ca4 <HAL_RCC_ClockConfig+0x1f0>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d115      	bne.n	8001b8a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001b5e:	2301      	movs	r3, #1
 8001b60:	e09a      	b.n	8001c98 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d107      	bne.n	8001b7a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001b6a:	4b4e      	ldr	r3, [pc, #312]	@ (8001ca4 <HAL_RCC_ClockConfig+0x1f0>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f003 0302 	and.w	r3, r3, #2
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d109      	bne.n	8001b8a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001b76:	2301      	movs	r3, #1
 8001b78:	e08e      	b.n	8001c98 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001b7a:	4b4a      	ldr	r3, [pc, #296]	@ (8001ca4 <HAL_RCC_ClockConfig+0x1f0>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d101      	bne.n	8001b8a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001b86:	2301      	movs	r3, #1
 8001b88:	e086      	b.n	8001c98 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001b8a:	4b46      	ldr	r3, [pc, #280]	@ (8001ca4 <HAL_RCC_ClockConfig+0x1f0>)
 8001b8c:	689b      	ldr	r3, [r3, #8]
 8001b8e:	f023 0203 	bic.w	r2, r3, #3
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	685b      	ldr	r3, [r3, #4]
 8001b96:	4943      	ldr	r1, [pc, #268]	@ (8001ca4 <HAL_RCC_ClockConfig+0x1f0>)
 8001b98:	4313      	orrs	r3, r2
 8001b9a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001b9c:	f7ff f858 	bl	8000c50 <HAL_GetTick>
 8001ba0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ba2:	e00a      	b.n	8001bba <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ba4:	f7ff f854 	bl	8000c50 <HAL_GetTick>
 8001ba8:	4602      	mov	r2, r0
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	1ad3      	subs	r3, r2, r3
 8001bae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d901      	bls.n	8001bba <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001bb6:	2303      	movs	r3, #3
 8001bb8:	e06e      	b.n	8001c98 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bba:	4b3a      	ldr	r3, [pc, #232]	@ (8001ca4 <HAL_RCC_ClockConfig+0x1f0>)
 8001bbc:	689b      	ldr	r3, [r3, #8]
 8001bbe:	f003 020c 	and.w	r2, r3, #12
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	685b      	ldr	r3, [r3, #4]
 8001bc6:	009b      	lsls	r3, r3, #2
 8001bc8:	429a      	cmp	r2, r3
 8001bca:	d1eb      	bne.n	8001ba4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f003 0302 	and.w	r3, r3, #2
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d010      	beq.n	8001bfa <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	689a      	ldr	r2, [r3, #8]
 8001bdc:	4b31      	ldr	r3, [pc, #196]	@ (8001ca4 <HAL_RCC_ClockConfig+0x1f0>)
 8001bde:	689b      	ldr	r3, [r3, #8]
 8001be0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001be4:	429a      	cmp	r2, r3
 8001be6:	d208      	bcs.n	8001bfa <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001be8:	4b2e      	ldr	r3, [pc, #184]	@ (8001ca4 <HAL_RCC_ClockConfig+0x1f0>)
 8001bea:	689b      	ldr	r3, [r3, #8]
 8001bec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	689b      	ldr	r3, [r3, #8]
 8001bf4:	492b      	ldr	r1, [pc, #172]	@ (8001ca4 <HAL_RCC_ClockConfig+0x1f0>)
 8001bf6:	4313      	orrs	r3, r2
 8001bf8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001bfa:	4b29      	ldr	r3, [pc, #164]	@ (8001ca0 <HAL_RCC_ClockConfig+0x1ec>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f003 0307 	and.w	r3, r3, #7
 8001c02:	683a      	ldr	r2, [r7, #0]
 8001c04:	429a      	cmp	r2, r3
 8001c06:	d210      	bcs.n	8001c2a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c08:	4b25      	ldr	r3, [pc, #148]	@ (8001ca0 <HAL_RCC_ClockConfig+0x1ec>)
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f023 0207 	bic.w	r2, r3, #7
 8001c10:	4923      	ldr	r1, [pc, #140]	@ (8001ca0 <HAL_RCC_ClockConfig+0x1ec>)
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	4313      	orrs	r3, r2
 8001c16:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c18:	4b21      	ldr	r3, [pc, #132]	@ (8001ca0 <HAL_RCC_ClockConfig+0x1ec>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f003 0307 	and.w	r3, r3, #7
 8001c20:	683a      	ldr	r2, [r7, #0]
 8001c22:	429a      	cmp	r2, r3
 8001c24:	d001      	beq.n	8001c2a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001c26:	2301      	movs	r3, #1
 8001c28:	e036      	b.n	8001c98 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f003 0304 	and.w	r3, r3, #4
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d008      	beq.n	8001c48 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c36:	4b1b      	ldr	r3, [pc, #108]	@ (8001ca4 <HAL_RCC_ClockConfig+0x1f0>)
 8001c38:	689b      	ldr	r3, [r3, #8]
 8001c3a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	68db      	ldr	r3, [r3, #12]
 8001c42:	4918      	ldr	r1, [pc, #96]	@ (8001ca4 <HAL_RCC_ClockConfig+0x1f0>)
 8001c44:	4313      	orrs	r3, r2
 8001c46:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f003 0308 	and.w	r3, r3, #8
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d009      	beq.n	8001c68 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001c54:	4b13      	ldr	r3, [pc, #76]	@ (8001ca4 <HAL_RCC_ClockConfig+0x1f0>)
 8001c56:	689b      	ldr	r3, [r3, #8]
 8001c58:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	691b      	ldr	r3, [r3, #16]
 8001c60:	00db      	lsls	r3, r3, #3
 8001c62:	4910      	ldr	r1, [pc, #64]	@ (8001ca4 <HAL_RCC_ClockConfig+0x1f0>)
 8001c64:	4313      	orrs	r3, r2
 8001c66:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001c68:	f000 f824 	bl	8001cb4 <HAL_RCC_GetSysClockFreq>
 8001c6c:	4602      	mov	r2, r0
 8001c6e:	4b0d      	ldr	r3, [pc, #52]	@ (8001ca4 <HAL_RCC_ClockConfig+0x1f0>)
 8001c70:	689b      	ldr	r3, [r3, #8]
 8001c72:	091b      	lsrs	r3, r3, #4
 8001c74:	f003 030f 	and.w	r3, r3, #15
 8001c78:	490b      	ldr	r1, [pc, #44]	@ (8001ca8 <HAL_RCC_ClockConfig+0x1f4>)
 8001c7a:	5ccb      	ldrb	r3, [r1, r3]
 8001c7c:	f003 031f 	and.w	r3, r3, #31
 8001c80:	fa22 f303 	lsr.w	r3, r2, r3
 8001c84:	4a09      	ldr	r2, [pc, #36]	@ (8001cac <HAL_RCC_ClockConfig+0x1f8>)
 8001c86:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001c88:	4b09      	ldr	r3, [pc, #36]	@ (8001cb0 <HAL_RCC_ClockConfig+0x1fc>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	f7fe ff8f 	bl	8000bb0 <HAL_InitTick>
 8001c92:	4603      	mov	r3, r0
 8001c94:	72fb      	strb	r3, [r7, #11]

  return status;
 8001c96:	7afb      	ldrb	r3, [r7, #11]
}
 8001c98:	4618      	mov	r0, r3
 8001c9a:	3710      	adds	r7, #16
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bd80      	pop	{r7, pc}
 8001ca0:	40022000 	.word	0x40022000
 8001ca4:	40021000 	.word	0x40021000
 8001ca8:	08003d8c 	.word	0x08003d8c
 8001cac:	20000000 	.word	0x20000000
 8001cb0:	20000004 	.word	0x20000004

08001cb4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b089      	sub	sp, #36	@ 0x24
 8001cb8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	61fb      	str	r3, [r7, #28]
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001cc2:	4b3e      	ldr	r3, [pc, #248]	@ (8001dbc <HAL_RCC_GetSysClockFreq+0x108>)
 8001cc4:	689b      	ldr	r3, [r3, #8]
 8001cc6:	f003 030c 	and.w	r3, r3, #12
 8001cca:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001ccc:	4b3b      	ldr	r3, [pc, #236]	@ (8001dbc <HAL_RCC_GetSysClockFreq+0x108>)
 8001cce:	68db      	ldr	r3, [r3, #12]
 8001cd0:	f003 0303 	and.w	r3, r3, #3
 8001cd4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001cd6:	693b      	ldr	r3, [r7, #16]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d005      	beq.n	8001ce8 <HAL_RCC_GetSysClockFreq+0x34>
 8001cdc:	693b      	ldr	r3, [r7, #16]
 8001cde:	2b0c      	cmp	r3, #12
 8001ce0:	d121      	bne.n	8001d26 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	2b01      	cmp	r3, #1
 8001ce6:	d11e      	bne.n	8001d26 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001ce8:	4b34      	ldr	r3, [pc, #208]	@ (8001dbc <HAL_RCC_GetSysClockFreq+0x108>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f003 0308 	and.w	r3, r3, #8
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d107      	bne.n	8001d04 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001cf4:	4b31      	ldr	r3, [pc, #196]	@ (8001dbc <HAL_RCC_GetSysClockFreq+0x108>)
 8001cf6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001cfa:	0a1b      	lsrs	r3, r3, #8
 8001cfc:	f003 030f 	and.w	r3, r3, #15
 8001d00:	61fb      	str	r3, [r7, #28]
 8001d02:	e005      	b.n	8001d10 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001d04:	4b2d      	ldr	r3, [pc, #180]	@ (8001dbc <HAL_RCC_GetSysClockFreq+0x108>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	091b      	lsrs	r3, r3, #4
 8001d0a:	f003 030f 	and.w	r3, r3, #15
 8001d0e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001d10:	4a2b      	ldr	r2, [pc, #172]	@ (8001dc0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001d12:	69fb      	ldr	r3, [r7, #28]
 8001d14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d18:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001d1a:	693b      	ldr	r3, [r7, #16]
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d10d      	bne.n	8001d3c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001d20:	69fb      	ldr	r3, [r7, #28]
 8001d22:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001d24:	e00a      	b.n	8001d3c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001d26:	693b      	ldr	r3, [r7, #16]
 8001d28:	2b04      	cmp	r3, #4
 8001d2a:	d102      	bne.n	8001d32 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001d2c:	4b25      	ldr	r3, [pc, #148]	@ (8001dc4 <HAL_RCC_GetSysClockFreq+0x110>)
 8001d2e:	61bb      	str	r3, [r7, #24]
 8001d30:	e004      	b.n	8001d3c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001d32:	693b      	ldr	r3, [r7, #16]
 8001d34:	2b08      	cmp	r3, #8
 8001d36:	d101      	bne.n	8001d3c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001d38:	4b23      	ldr	r3, [pc, #140]	@ (8001dc8 <HAL_RCC_GetSysClockFreq+0x114>)
 8001d3a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001d3c:	693b      	ldr	r3, [r7, #16]
 8001d3e:	2b0c      	cmp	r3, #12
 8001d40:	d134      	bne.n	8001dac <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001d42:	4b1e      	ldr	r3, [pc, #120]	@ (8001dbc <HAL_RCC_GetSysClockFreq+0x108>)
 8001d44:	68db      	ldr	r3, [r3, #12]
 8001d46:	f003 0303 	and.w	r3, r3, #3
 8001d4a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001d4c:	68bb      	ldr	r3, [r7, #8]
 8001d4e:	2b02      	cmp	r3, #2
 8001d50:	d003      	beq.n	8001d5a <HAL_RCC_GetSysClockFreq+0xa6>
 8001d52:	68bb      	ldr	r3, [r7, #8]
 8001d54:	2b03      	cmp	r3, #3
 8001d56:	d003      	beq.n	8001d60 <HAL_RCC_GetSysClockFreq+0xac>
 8001d58:	e005      	b.n	8001d66 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001d5a:	4b1a      	ldr	r3, [pc, #104]	@ (8001dc4 <HAL_RCC_GetSysClockFreq+0x110>)
 8001d5c:	617b      	str	r3, [r7, #20]
      break;
 8001d5e:	e005      	b.n	8001d6c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001d60:	4b19      	ldr	r3, [pc, #100]	@ (8001dc8 <HAL_RCC_GetSysClockFreq+0x114>)
 8001d62:	617b      	str	r3, [r7, #20]
      break;
 8001d64:	e002      	b.n	8001d6c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001d66:	69fb      	ldr	r3, [r7, #28]
 8001d68:	617b      	str	r3, [r7, #20]
      break;
 8001d6a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001d6c:	4b13      	ldr	r3, [pc, #76]	@ (8001dbc <HAL_RCC_GetSysClockFreq+0x108>)
 8001d6e:	68db      	ldr	r3, [r3, #12]
 8001d70:	091b      	lsrs	r3, r3, #4
 8001d72:	f003 0307 	and.w	r3, r3, #7
 8001d76:	3301      	adds	r3, #1
 8001d78:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001d7a:	4b10      	ldr	r3, [pc, #64]	@ (8001dbc <HAL_RCC_GetSysClockFreq+0x108>)
 8001d7c:	68db      	ldr	r3, [r3, #12]
 8001d7e:	0a1b      	lsrs	r3, r3, #8
 8001d80:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001d84:	697a      	ldr	r2, [r7, #20]
 8001d86:	fb03 f202 	mul.w	r2, r3, r2
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d90:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001d92:	4b0a      	ldr	r3, [pc, #40]	@ (8001dbc <HAL_RCC_GetSysClockFreq+0x108>)
 8001d94:	68db      	ldr	r3, [r3, #12]
 8001d96:	0e5b      	lsrs	r3, r3, #25
 8001d98:	f003 0303 	and.w	r3, r3, #3
 8001d9c:	3301      	adds	r3, #1
 8001d9e:	005b      	lsls	r3, r3, #1
 8001da0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001da2:	697a      	ldr	r2, [r7, #20]
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	fbb2 f3f3 	udiv	r3, r2, r3
 8001daa:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001dac:	69bb      	ldr	r3, [r7, #24]
}
 8001dae:	4618      	mov	r0, r3
 8001db0:	3724      	adds	r7, #36	@ 0x24
 8001db2:	46bd      	mov	sp, r7
 8001db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db8:	4770      	bx	lr
 8001dba:	bf00      	nop
 8001dbc:	40021000 	.word	0x40021000
 8001dc0:	08003da4 	.word	0x08003da4
 8001dc4:	00f42400 	.word	0x00f42400
 8001dc8:	007a1200 	.word	0x007a1200

08001dcc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001dd0:	4b03      	ldr	r3, [pc, #12]	@ (8001de0 <HAL_RCC_GetHCLKFreq+0x14>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
}
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ddc:	4770      	bx	lr
 8001dde:	bf00      	nop
 8001de0:	20000000 	.word	0x20000000

08001de4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001de8:	f7ff fff0 	bl	8001dcc <HAL_RCC_GetHCLKFreq>
 8001dec:	4602      	mov	r2, r0
 8001dee:	4b06      	ldr	r3, [pc, #24]	@ (8001e08 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001df0:	689b      	ldr	r3, [r3, #8]
 8001df2:	0a1b      	lsrs	r3, r3, #8
 8001df4:	f003 0307 	and.w	r3, r3, #7
 8001df8:	4904      	ldr	r1, [pc, #16]	@ (8001e0c <HAL_RCC_GetPCLK1Freq+0x28>)
 8001dfa:	5ccb      	ldrb	r3, [r1, r3]
 8001dfc:	f003 031f 	and.w	r3, r3, #31
 8001e00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e04:	4618      	mov	r0, r3
 8001e06:	bd80      	pop	{r7, pc}
 8001e08:	40021000 	.word	0x40021000
 8001e0c:	08003d9c 	.word	0x08003d9c

08001e10 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001e14:	f7ff ffda 	bl	8001dcc <HAL_RCC_GetHCLKFreq>
 8001e18:	4602      	mov	r2, r0
 8001e1a:	4b06      	ldr	r3, [pc, #24]	@ (8001e34 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e1c:	689b      	ldr	r3, [r3, #8]
 8001e1e:	0adb      	lsrs	r3, r3, #11
 8001e20:	f003 0307 	and.w	r3, r3, #7
 8001e24:	4904      	ldr	r1, [pc, #16]	@ (8001e38 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001e26:	5ccb      	ldrb	r3, [r1, r3]
 8001e28:	f003 031f 	and.w	r3, r3, #31
 8001e2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e30:	4618      	mov	r0, r3
 8001e32:	bd80      	pop	{r7, pc}
 8001e34:	40021000 	.word	0x40021000
 8001e38:	08003d9c 	.word	0x08003d9c

08001e3c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b086      	sub	sp, #24
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001e44:	2300      	movs	r3, #0
 8001e46:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001e48:	4b2a      	ldr	r3, [pc, #168]	@ (8001ef4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d003      	beq.n	8001e5c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001e54:	f7ff f9ee 	bl	8001234 <HAL_PWREx_GetVoltageRange>
 8001e58:	6178      	str	r0, [r7, #20]
 8001e5a:	e014      	b.n	8001e86 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001e5c:	4b25      	ldr	r3, [pc, #148]	@ (8001ef4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e60:	4a24      	ldr	r2, [pc, #144]	@ (8001ef4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e62:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e66:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e68:	4b22      	ldr	r3, [pc, #136]	@ (8001ef4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e6c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e70:	60fb      	str	r3, [r7, #12]
 8001e72:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001e74:	f7ff f9de 	bl	8001234 <HAL_PWREx_GetVoltageRange>
 8001e78:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001e7a:	4b1e      	ldr	r3, [pc, #120]	@ (8001ef4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e7e:	4a1d      	ldr	r2, [pc, #116]	@ (8001ef4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001e80:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001e84:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001e86:	697b      	ldr	r3, [r7, #20]
 8001e88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001e8c:	d10b      	bne.n	8001ea6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	2b80      	cmp	r3, #128	@ 0x80
 8001e92:	d919      	bls.n	8001ec8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	2ba0      	cmp	r3, #160	@ 0xa0
 8001e98:	d902      	bls.n	8001ea0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001e9a:	2302      	movs	r3, #2
 8001e9c:	613b      	str	r3, [r7, #16]
 8001e9e:	e013      	b.n	8001ec8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001ea0:	2301      	movs	r3, #1
 8001ea2:	613b      	str	r3, [r7, #16]
 8001ea4:	e010      	b.n	8001ec8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	2b80      	cmp	r3, #128	@ 0x80
 8001eaa:	d902      	bls.n	8001eb2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001eac:	2303      	movs	r3, #3
 8001eae:	613b      	str	r3, [r7, #16]
 8001eb0:	e00a      	b.n	8001ec8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2b80      	cmp	r3, #128	@ 0x80
 8001eb6:	d102      	bne.n	8001ebe <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001eb8:	2302      	movs	r3, #2
 8001eba:	613b      	str	r3, [r7, #16]
 8001ebc:	e004      	b.n	8001ec8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	2b70      	cmp	r3, #112	@ 0x70
 8001ec2:	d101      	bne.n	8001ec8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001ec4:	2301      	movs	r3, #1
 8001ec6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001ec8:	4b0b      	ldr	r3, [pc, #44]	@ (8001ef8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f023 0207 	bic.w	r2, r3, #7
 8001ed0:	4909      	ldr	r1, [pc, #36]	@ (8001ef8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001ed2:	693b      	ldr	r3, [r7, #16]
 8001ed4:	4313      	orrs	r3, r2
 8001ed6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001ed8:	4b07      	ldr	r3, [pc, #28]	@ (8001ef8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f003 0307 	and.w	r3, r3, #7
 8001ee0:	693a      	ldr	r2, [r7, #16]
 8001ee2:	429a      	cmp	r2, r3
 8001ee4:	d001      	beq.n	8001eea <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001ee6:	2301      	movs	r3, #1
 8001ee8:	e000      	b.n	8001eec <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001eea:	2300      	movs	r3, #0
}
 8001eec:	4618      	mov	r0, r3
 8001eee:	3718      	adds	r7, #24
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bd80      	pop	{r7, pc}
 8001ef4:	40021000 	.word	0x40021000
 8001ef8:	40022000 	.word	0x40022000

08001efc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b086      	sub	sp, #24
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8001f04:	2300      	movs	r3, #0
 8001f06:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001f08:	2300      	movs	r3, #0
 8001f0a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d041      	beq.n	8001f9c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001f1c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8001f20:	d02a      	beq.n	8001f78 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8001f22:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8001f26:	d824      	bhi.n	8001f72 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001f28:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001f2c:	d008      	beq.n	8001f40 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8001f2e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001f32:	d81e      	bhi.n	8001f72 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d00a      	beq.n	8001f4e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8001f38:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001f3c:	d010      	beq.n	8001f60 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8001f3e:	e018      	b.n	8001f72 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001f40:	4b86      	ldr	r3, [pc, #536]	@ (800215c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f42:	68db      	ldr	r3, [r3, #12]
 8001f44:	4a85      	ldr	r2, [pc, #532]	@ (800215c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f46:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f4a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001f4c:	e015      	b.n	8001f7a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	3304      	adds	r3, #4
 8001f52:	2100      	movs	r1, #0
 8001f54:	4618      	mov	r0, r3
 8001f56:	f000 fabb 	bl	80024d0 <RCCEx_PLLSAI1_Config>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001f5e:	e00c      	b.n	8001f7a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	3320      	adds	r3, #32
 8001f64:	2100      	movs	r1, #0
 8001f66:	4618      	mov	r0, r3
 8001f68:	f000 fba6 	bl	80026b8 <RCCEx_PLLSAI2_Config>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8001f70:	e003      	b.n	8001f7a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8001f72:	2301      	movs	r3, #1
 8001f74:	74fb      	strb	r3, [r7, #19]
      break;
 8001f76:	e000      	b.n	8001f7a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8001f78:	bf00      	nop
    }

    if(ret == HAL_OK)
 8001f7a:	7cfb      	ldrb	r3, [r7, #19]
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d10b      	bne.n	8001f98 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001f80:	4b76      	ldr	r3, [pc, #472]	@ (800215c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f86:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001f8e:	4973      	ldr	r1, [pc, #460]	@ (800215c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001f90:	4313      	orrs	r3, r2
 8001f92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8001f96:	e001      	b.n	8001f9c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001f98:	7cfb      	ldrb	r3, [r7, #19]
 8001f9a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d041      	beq.n	800202c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001fac:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8001fb0:	d02a      	beq.n	8002008 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8001fb2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8001fb6:	d824      	bhi.n	8002002 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8001fb8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001fbc:	d008      	beq.n	8001fd0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8001fbe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001fc2:	d81e      	bhi.n	8002002 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d00a      	beq.n	8001fde <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8001fc8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001fcc:	d010      	beq.n	8001ff0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8001fce:	e018      	b.n	8002002 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8001fd0:	4b62      	ldr	r3, [pc, #392]	@ (800215c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fd2:	68db      	ldr	r3, [r3, #12]
 8001fd4:	4a61      	ldr	r2, [pc, #388]	@ (800215c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8001fd6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001fda:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001fdc:	e015      	b.n	800200a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	3304      	adds	r3, #4
 8001fe2:	2100      	movs	r1, #0
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	f000 fa73 	bl	80024d0 <RCCEx_PLLSAI1_Config>
 8001fea:	4603      	mov	r3, r0
 8001fec:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8001fee:	e00c      	b.n	800200a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	3320      	adds	r3, #32
 8001ff4:	2100      	movs	r1, #0
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	f000 fb5e 	bl	80026b8 <RCCEx_PLLSAI2_Config>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8002000:	e003      	b.n	800200a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8002002:	2301      	movs	r3, #1
 8002004:	74fb      	strb	r3, [r7, #19]
      break;
 8002006:	e000      	b.n	800200a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8002008:	bf00      	nop
    }

    if(ret == HAL_OK)
 800200a:	7cfb      	ldrb	r3, [r7, #19]
 800200c:	2b00      	cmp	r3, #0
 800200e:	d10b      	bne.n	8002028 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002010:	4b52      	ldr	r3, [pc, #328]	@ (800215c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002012:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002016:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800201e:	494f      	ldr	r1, [pc, #316]	@ (800215c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002020:	4313      	orrs	r3, r2
 8002022:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8002026:	e001      	b.n	800202c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002028:	7cfb      	ldrb	r3, [r7, #19]
 800202a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002034:	2b00      	cmp	r3, #0
 8002036:	f000 80a0 	beq.w	800217a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800203a:	2300      	movs	r3, #0
 800203c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800203e:	4b47      	ldr	r3, [pc, #284]	@ (800215c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002040:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002042:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002046:	2b00      	cmp	r3, #0
 8002048:	d101      	bne.n	800204e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800204a:	2301      	movs	r3, #1
 800204c:	e000      	b.n	8002050 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800204e:	2300      	movs	r3, #0
 8002050:	2b00      	cmp	r3, #0
 8002052:	d00d      	beq.n	8002070 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002054:	4b41      	ldr	r3, [pc, #260]	@ (800215c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002056:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002058:	4a40      	ldr	r2, [pc, #256]	@ (800215c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800205a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800205e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002060:	4b3e      	ldr	r3, [pc, #248]	@ (800215c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002062:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002064:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002068:	60bb      	str	r3, [r7, #8]
 800206a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800206c:	2301      	movs	r3, #1
 800206e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002070:	4b3b      	ldr	r3, [pc, #236]	@ (8002160 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	4a3a      	ldr	r2, [pc, #232]	@ (8002160 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002076:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800207a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800207c:	f7fe fde8 	bl	8000c50 <HAL_GetTick>
 8002080:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002082:	e009      	b.n	8002098 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002084:	f7fe fde4 	bl	8000c50 <HAL_GetTick>
 8002088:	4602      	mov	r2, r0
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	1ad3      	subs	r3, r2, r3
 800208e:	2b02      	cmp	r3, #2
 8002090:	d902      	bls.n	8002098 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8002092:	2303      	movs	r3, #3
 8002094:	74fb      	strb	r3, [r7, #19]
        break;
 8002096:	e005      	b.n	80020a4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002098:	4b31      	ldr	r3, [pc, #196]	@ (8002160 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d0ef      	beq.n	8002084 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80020a4:	7cfb      	ldrb	r3, [r7, #19]
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d15c      	bne.n	8002164 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80020aa:	4b2c      	ldr	r3, [pc, #176]	@ (800215c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020b0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80020b4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80020b6:	697b      	ldr	r3, [r7, #20]
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d01f      	beq.n	80020fc <HAL_RCCEx_PeriphCLKConfig+0x200>
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80020c2:	697a      	ldr	r2, [r7, #20]
 80020c4:	429a      	cmp	r2, r3
 80020c6:	d019      	beq.n	80020fc <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80020c8:	4b24      	ldr	r3, [pc, #144]	@ (800215c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80020d2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80020d4:	4b21      	ldr	r3, [pc, #132]	@ (800215c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020da:	4a20      	ldr	r2, [pc, #128]	@ (800215c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80020e4:	4b1d      	ldr	r3, [pc, #116]	@ (800215c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020ea:	4a1c      	ldr	r2, [pc, #112]	@ (800215c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020ec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80020f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80020f4:	4a19      	ldr	r2, [pc, #100]	@ (800215c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80020f6:	697b      	ldr	r3, [r7, #20]
 80020f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80020fc:	697b      	ldr	r3, [r7, #20]
 80020fe:	f003 0301 	and.w	r3, r3, #1
 8002102:	2b00      	cmp	r3, #0
 8002104:	d016      	beq.n	8002134 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002106:	f7fe fda3 	bl	8000c50 <HAL_GetTick>
 800210a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800210c:	e00b      	b.n	8002126 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800210e:	f7fe fd9f 	bl	8000c50 <HAL_GetTick>
 8002112:	4602      	mov	r2, r0
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	1ad3      	subs	r3, r2, r3
 8002118:	f241 3288 	movw	r2, #5000	@ 0x1388
 800211c:	4293      	cmp	r3, r2
 800211e:	d902      	bls.n	8002126 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8002120:	2303      	movs	r3, #3
 8002122:	74fb      	strb	r3, [r7, #19]
            break;
 8002124:	e006      	b.n	8002134 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002126:	4b0d      	ldr	r3, [pc, #52]	@ (800215c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002128:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800212c:	f003 0302 	and.w	r3, r3, #2
 8002130:	2b00      	cmp	r3, #0
 8002132:	d0ec      	beq.n	800210e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8002134:	7cfb      	ldrb	r3, [r7, #19]
 8002136:	2b00      	cmp	r3, #0
 8002138:	d10c      	bne.n	8002154 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800213a:	4b08      	ldr	r3, [pc, #32]	@ (800215c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800213c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002140:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800214a:	4904      	ldr	r1, [pc, #16]	@ (800215c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800214c:	4313      	orrs	r3, r2
 800214e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002152:	e009      	b.n	8002168 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002154:	7cfb      	ldrb	r3, [r7, #19]
 8002156:	74bb      	strb	r3, [r7, #18]
 8002158:	e006      	b.n	8002168 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800215a:	bf00      	nop
 800215c:	40021000 	.word	0x40021000
 8002160:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002164:	7cfb      	ldrb	r3, [r7, #19]
 8002166:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002168:	7c7b      	ldrb	r3, [r7, #17]
 800216a:	2b01      	cmp	r3, #1
 800216c:	d105      	bne.n	800217a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800216e:	4b9e      	ldr	r3, [pc, #632]	@ (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002170:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002172:	4a9d      	ldr	r2, [pc, #628]	@ (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002174:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002178:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f003 0301 	and.w	r3, r3, #1
 8002182:	2b00      	cmp	r3, #0
 8002184:	d00a      	beq.n	800219c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002186:	4b98      	ldr	r3, [pc, #608]	@ (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002188:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800218c:	f023 0203 	bic.w	r2, r3, #3
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002194:	4994      	ldr	r1, [pc, #592]	@ (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002196:	4313      	orrs	r3, r2
 8002198:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f003 0302 	and.w	r3, r3, #2
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d00a      	beq.n	80021be <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80021a8:	4b8f      	ldr	r3, [pc, #572]	@ (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021ae:	f023 020c 	bic.w	r2, r3, #12
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80021b6:	498c      	ldr	r1, [pc, #560]	@ (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021b8:	4313      	orrs	r3, r2
 80021ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f003 0304 	and.w	r3, r3, #4
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d00a      	beq.n	80021e0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80021ca:	4b87      	ldr	r3, [pc, #540]	@ (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021d0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021d8:	4983      	ldr	r1, [pc, #524]	@ (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021da:	4313      	orrs	r3, r2
 80021dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f003 0308 	and.w	r3, r3, #8
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d00a      	beq.n	8002202 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80021ec:	4b7e      	ldr	r3, [pc, #504]	@ (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021f2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021fa:	497b      	ldr	r1, [pc, #492]	@ (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80021fc:	4313      	orrs	r3, r2
 80021fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f003 0310 	and.w	r3, r3, #16
 800220a:	2b00      	cmp	r3, #0
 800220c:	d00a      	beq.n	8002224 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800220e:	4b76      	ldr	r3, [pc, #472]	@ (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002210:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002214:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800221c:	4972      	ldr	r1, [pc, #456]	@ (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800221e:	4313      	orrs	r3, r2
 8002220:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f003 0320 	and.w	r3, r3, #32
 800222c:	2b00      	cmp	r3, #0
 800222e:	d00a      	beq.n	8002246 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002230:	4b6d      	ldr	r3, [pc, #436]	@ (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002232:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002236:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800223e:	496a      	ldr	r1, [pc, #424]	@ (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002240:	4313      	orrs	r3, r2
 8002242:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800224e:	2b00      	cmp	r3, #0
 8002250:	d00a      	beq.n	8002268 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002252:	4b65      	ldr	r3, [pc, #404]	@ (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002254:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002258:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002260:	4961      	ldr	r1, [pc, #388]	@ (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002262:	4313      	orrs	r3, r2
 8002264:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002270:	2b00      	cmp	r3, #0
 8002272:	d00a      	beq.n	800228a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002274:	4b5c      	ldr	r3, [pc, #368]	@ (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002276:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800227a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002282:	4959      	ldr	r1, [pc, #356]	@ (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002284:	4313      	orrs	r3, r2
 8002286:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002292:	2b00      	cmp	r3, #0
 8002294:	d00a      	beq.n	80022ac <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002296:	4b54      	ldr	r3, [pc, #336]	@ (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002298:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800229c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80022a4:	4950      	ldr	r1, [pc, #320]	@ (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022a6:	4313      	orrs	r3, r2
 80022a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d00a      	beq.n	80022ce <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80022b8:	4b4b      	ldr	r3, [pc, #300]	@ (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022be:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022c6:	4948      	ldr	r1, [pc, #288]	@ (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022c8:	4313      	orrs	r3, r2
 80022ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d00a      	beq.n	80022f0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80022da:	4b43      	ldr	r3, [pc, #268]	@ (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022e0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022e8:	493f      	ldr	r1, [pc, #252]	@ (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022ea:	4313      	orrs	r3, r2
 80022ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d028      	beq.n	800234e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80022fc:	4b3a      	ldr	r3, [pc, #232]	@ (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80022fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002302:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800230a:	4937      	ldr	r1, [pc, #220]	@ (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800230c:	4313      	orrs	r3, r2
 800230e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002316:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800231a:	d106      	bne.n	800232a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800231c:	4b32      	ldr	r3, [pc, #200]	@ (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800231e:	68db      	ldr	r3, [r3, #12]
 8002320:	4a31      	ldr	r2, [pc, #196]	@ (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002322:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002326:	60d3      	str	r3, [r2, #12]
 8002328:	e011      	b.n	800234e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800232e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002332:	d10c      	bne.n	800234e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	3304      	adds	r3, #4
 8002338:	2101      	movs	r1, #1
 800233a:	4618      	mov	r0, r3
 800233c:	f000 f8c8 	bl	80024d0 <RCCEx_PLLSAI1_Config>
 8002340:	4603      	mov	r3, r0
 8002342:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8002344:	7cfb      	ldrb	r3, [r7, #19]
 8002346:	2b00      	cmp	r3, #0
 8002348:	d001      	beq.n	800234e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800234a:	7cfb      	ldrb	r3, [r7, #19]
 800234c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002356:	2b00      	cmp	r3, #0
 8002358:	d028      	beq.n	80023ac <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800235a:	4b23      	ldr	r3, [pc, #140]	@ (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800235c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002360:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002368:	491f      	ldr	r1, [pc, #124]	@ (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800236a:	4313      	orrs	r3, r2
 800236c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002374:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002378:	d106      	bne.n	8002388 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800237a:	4b1b      	ldr	r3, [pc, #108]	@ (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800237c:	68db      	ldr	r3, [r3, #12]
 800237e:	4a1a      	ldr	r2, [pc, #104]	@ (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8002380:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002384:	60d3      	str	r3, [r2, #12]
 8002386:	e011      	b.n	80023ac <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800238c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002390:	d10c      	bne.n	80023ac <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	3304      	adds	r3, #4
 8002396:	2101      	movs	r1, #1
 8002398:	4618      	mov	r0, r3
 800239a:	f000 f899 	bl	80024d0 <RCCEx_PLLSAI1_Config>
 800239e:	4603      	mov	r3, r0
 80023a0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80023a2:	7cfb      	ldrb	r3, [r7, #19]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d001      	beq.n	80023ac <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80023a8:	7cfb      	ldrb	r3, [r7, #19]
 80023aa:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d02b      	beq.n	8002410 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80023b8:	4b0b      	ldr	r3, [pc, #44]	@ (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023be:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023c6:	4908      	ldr	r1, [pc, #32]	@ (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023c8:	4313      	orrs	r3, r2
 80023ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023d2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80023d6:	d109      	bne.n	80023ec <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80023d8:	4b03      	ldr	r3, [pc, #12]	@ (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023da:	68db      	ldr	r3, [r3, #12]
 80023dc:	4a02      	ldr	r2, [pc, #8]	@ (80023e8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80023de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80023e2:	60d3      	str	r3, [r2, #12]
 80023e4:	e014      	b.n	8002410 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80023e6:	bf00      	nop
 80023e8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80023f0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80023f4:	d10c      	bne.n	8002410 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	3304      	adds	r3, #4
 80023fa:	2101      	movs	r1, #1
 80023fc:	4618      	mov	r0, r3
 80023fe:	f000 f867 	bl	80024d0 <RCCEx_PLLSAI1_Config>
 8002402:	4603      	mov	r3, r0
 8002404:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002406:	7cfb      	ldrb	r3, [r7, #19]
 8002408:	2b00      	cmp	r3, #0
 800240a:	d001      	beq.n	8002410 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800240c:	7cfb      	ldrb	r3, [r7, #19]
 800240e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002418:	2b00      	cmp	r3, #0
 800241a:	d02f      	beq.n	800247c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800241c:	4b2b      	ldr	r3, [pc, #172]	@ (80024cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800241e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002422:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800242a:	4928      	ldr	r1, [pc, #160]	@ (80024cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800242c:	4313      	orrs	r3, r2
 800242e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002436:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800243a:	d10d      	bne.n	8002458 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	3304      	adds	r3, #4
 8002440:	2102      	movs	r1, #2
 8002442:	4618      	mov	r0, r3
 8002444:	f000 f844 	bl	80024d0 <RCCEx_PLLSAI1_Config>
 8002448:	4603      	mov	r3, r0
 800244a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800244c:	7cfb      	ldrb	r3, [r7, #19]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d014      	beq.n	800247c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002452:	7cfb      	ldrb	r3, [r7, #19]
 8002454:	74bb      	strb	r3, [r7, #18]
 8002456:	e011      	b.n	800247c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800245c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002460:	d10c      	bne.n	800247c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	3320      	adds	r3, #32
 8002466:	2102      	movs	r1, #2
 8002468:	4618      	mov	r0, r3
 800246a:	f000 f925 	bl	80026b8 <RCCEx_PLLSAI2_Config>
 800246e:	4603      	mov	r3, r0
 8002470:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002472:	7cfb      	ldrb	r3, [r7, #19]
 8002474:	2b00      	cmp	r3, #0
 8002476:	d001      	beq.n	800247c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8002478:	7cfb      	ldrb	r3, [r7, #19]
 800247a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002484:	2b00      	cmp	r3, #0
 8002486:	d00a      	beq.n	800249e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002488:	4b10      	ldr	r3, [pc, #64]	@ (80024cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800248a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800248e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002496:	490d      	ldr	r1, [pc, #52]	@ (80024cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8002498:	4313      	orrs	r3, r2
 800249a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d00b      	beq.n	80024c2 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80024aa:	4b08      	ldr	r3, [pc, #32]	@ (80024cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80024ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024b0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80024ba:	4904      	ldr	r1, [pc, #16]	@ (80024cc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80024bc:	4313      	orrs	r3, r2
 80024be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80024c2:	7cbb      	ldrb	r3, [r7, #18]
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	3718      	adds	r7, #24
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bd80      	pop	{r7, pc}
 80024cc:	40021000 	.word	0x40021000

080024d0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b084      	sub	sp, #16
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
 80024d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80024da:	2300      	movs	r3, #0
 80024dc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80024de:	4b75      	ldr	r3, [pc, #468]	@ (80026b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80024e0:	68db      	ldr	r3, [r3, #12]
 80024e2:	f003 0303 	and.w	r3, r3, #3
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d018      	beq.n	800251c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80024ea:	4b72      	ldr	r3, [pc, #456]	@ (80026b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80024ec:	68db      	ldr	r3, [r3, #12]
 80024ee:	f003 0203 	and.w	r2, r3, #3
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	429a      	cmp	r2, r3
 80024f8:	d10d      	bne.n	8002516 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
       ||
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d009      	beq.n	8002516 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002502:	4b6c      	ldr	r3, [pc, #432]	@ (80026b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002504:	68db      	ldr	r3, [r3, #12]
 8002506:	091b      	lsrs	r3, r3, #4
 8002508:	f003 0307 	and.w	r3, r3, #7
 800250c:	1c5a      	adds	r2, r3, #1
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	685b      	ldr	r3, [r3, #4]
       ||
 8002512:	429a      	cmp	r2, r3
 8002514:	d047      	beq.n	80025a6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8002516:	2301      	movs	r3, #1
 8002518:	73fb      	strb	r3, [r7, #15]
 800251a:	e044      	b.n	80025a6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	2b03      	cmp	r3, #3
 8002522:	d018      	beq.n	8002556 <RCCEx_PLLSAI1_Config+0x86>
 8002524:	2b03      	cmp	r3, #3
 8002526:	d825      	bhi.n	8002574 <RCCEx_PLLSAI1_Config+0xa4>
 8002528:	2b01      	cmp	r3, #1
 800252a:	d002      	beq.n	8002532 <RCCEx_PLLSAI1_Config+0x62>
 800252c:	2b02      	cmp	r3, #2
 800252e:	d009      	beq.n	8002544 <RCCEx_PLLSAI1_Config+0x74>
 8002530:	e020      	b.n	8002574 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002532:	4b60      	ldr	r3, [pc, #384]	@ (80026b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f003 0302 	and.w	r3, r3, #2
 800253a:	2b00      	cmp	r3, #0
 800253c:	d11d      	bne.n	800257a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800253e:	2301      	movs	r3, #1
 8002540:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002542:	e01a      	b.n	800257a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002544:	4b5b      	ldr	r3, [pc, #364]	@ (80026b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800254c:	2b00      	cmp	r3, #0
 800254e:	d116      	bne.n	800257e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8002550:	2301      	movs	r3, #1
 8002552:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002554:	e013      	b.n	800257e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002556:	4b57      	ldr	r3, [pc, #348]	@ (80026b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800255e:	2b00      	cmp	r3, #0
 8002560:	d10f      	bne.n	8002582 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002562:	4b54      	ldr	r3, [pc, #336]	@ (80026b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800256a:	2b00      	cmp	r3, #0
 800256c:	d109      	bne.n	8002582 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800256e:	2301      	movs	r3, #1
 8002570:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002572:	e006      	b.n	8002582 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8002574:	2301      	movs	r3, #1
 8002576:	73fb      	strb	r3, [r7, #15]
      break;
 8002578:	e004      	b.n	8002584 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800257a:	bf00      	nop
 800257c:	e002      	b.n	8002584 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800257e:	bf00      	nop
 8002580:	e000      	b.n	8002584 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8002582:	bf00      	nop
    }

    if(status == HAL_OK)
 8002584:	7bfb      	ldrb	r3, [r7, #15]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d10d      	bne.n	80025a6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800258a:	4b4a      	ldr	r3, [pc, #296]	@ (80026b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800258c:	68db      	ldr	r3, [r3, #12]
 800258e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6819      	ldr	r1, [r3, #0]
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	3b01      	subs	r3, #1
 800259c:	011b      	lsls	r3, r3, #4
 800259e:	430b      	orrs	r3, r1
 80025a0:	4944      	ldr	r1, [pc, #272]	@ (80026b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025a2:	4313      	orrs	r3, r2
 80025a4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80025a6:	7bfb      	ldrb	r3, [r7, #15]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d17d      	bne.n	80026a8 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80025ac:	4b41      	ldr	r3, [pc, #260]	@ (80026b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	4a40      	ldr	r2, [pc, #256]	@ (80026b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025b2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80025b6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80025b8:	f7fe fb4a 	bl	8000c50 <HAL_GetTick>
 80025bc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80025be:	e009      	b.n	80025d4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80025c0:	f7fe fb46 	bl	8000c50 <HAL_GetTick>
 80025c4:	4602      	mov	r2, r0
 80025c6:	68bb      	ldr	r3, [r7, #8]
 80025c8:	1ad3      	subs	r3, r2, r3
 80025ca:	2b02      	cmp	r3, #2
 80025cc:	d902      	bls.n	80025d4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80025ce:	2303      	movs	r3, #3
 80025d0:	73fb      	strb	r3, [r7, #15]
        break;
 80025d2:	e005      	b.n	80025e0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80025d4:	4b37      	ldr	r3, [pc, #220]	@ (80026b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d1ef      	bne.n	80025c0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80025e0:	7bfb      	ldrb	r3, [r7, #15]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d160      	bne.n	80026a8 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d111      	bne.n	8002610 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80025ec:	4b31      	ldr	r3, [pc, #196]	@ (80026b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80025ee:	691b      	ldr	r3, [r3, #16]
 80025f0:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80025f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80025f8:	687a      	ldr	r2, [r7, #4]
 80025fa:	6892      	ldr	r2, [r2, #8]
 80025fc:	0211      	lsls	r1, r2, #8
 80025fe:	687a      	ldr	r2, [r7, #4]
 8002600:	68d2      	ldr	r2, [r2, #12]
 8002602:	0912      	lsrs	r2, r2, #4
 8002604:	0452      	lsls	r2, r2, #17
 8002606:	430a      	orrs	r2, r1
 8002608:	492a      	ldr	r1, [pc, #168]	@ (80026b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800260a:	4313      	orrs	r3, r2
 800260c:	610b      	str	r3, [r1, #16]
 800260e:	e027      	b.n	8002660 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	2b01      	cmp	r3, #1
 8002614:	d112      	bne.n	800263c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002616:	4b27      	ldr	r3, [pc, #156]	@ (80026b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002618:	691b      	ldr	r3, [r3, #16]
 800261a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800261e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002622:	687a      	ldr	r2, [r7, #4]
 8002624:	6892      	ldr	r2, [r2, #8]
 8002626:	0211      	lsls	r1, r2, #8
 8002628:	687a      	ldr	r2, [r7, #4]
 800262a:	6912      	ldr	r2, [r2, #16]
 800262c:	0852      	lsrs	r2, r2, #1
 800262e:	3a01      	subs	r2, #1
 8002630:	0552      	lsls	r2, r2, #21
 8002632:	430a      	orrs	r2, r1
 8002634:	491f      	ldr	r1, [pc, #124]	@ (80026b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002636:	4313      	orrs	r3, r2
 8002638:	610b      	str	r3, [r1, #16]
 800263a:	e011      	b.n	8002660 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800263c:	4b1d      	ldr	r3, [pc, #116]	@ (80026b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800263e:	691b      	ldr	r3, [r3, #16]
 8002640:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002644:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002648:	687a      	ldr	r2, [r7, #4]
 800264a:	6892      	ldr	r2, [r2, #8]
 800264c:	0211      	lsls	r1, r2, #8
 800264e:	687a      	ldr	r2, [r7, #4]
 8002650:	6952      	ldr	r2, [r2, #20]
 8002652:	0852      	lsrs	r2, r2, #1
 8002654:	3a01      	subs	r2, #1
 8002656:	0652      	lsls	r2, r2, #25
 8002658:	430a      	orrs	r2, r1
 800265a:	4916      	ldr	r1, [pc, #88]	@ (80026b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800265c:	4313      	orrs	r3, r2
 800265e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002660:	4b14      	ldr	r3, [pc, #80]	@ (80026b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4a13      	ldr	r2, [pc, #76]	@ (80026b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8002666:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800266a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800266c:	f7fe faf0 	bl	8000c50 <HAL_GetTick>
 8002670:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002672:	e009      	b.n	8002688 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002674:	f7fe faec 	bl	8000c50 <HAL_GetTick>
 8002678:	4602      	mov	r2, r0
 800267a:	68bb      	ldr	r3, [r7, #8]
 800267c:	1ad3      	subs	r3, r2, r3
 800267e:	2b02      	cmp	r3, #2
 8002680:	d902      	bls.n	8002688 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8002682:	2303      	movs	r3, #3
 8002684:	73fb      	strb	r3, [r7, #15]
          break;
 8002686:	e005      	b.n	8002694 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002688:	4b0a      	ldr	r3, [pc, #40]	@ (80026b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002690:	2b00      	cmp	r3, #0
 8002692:	d0ef      	beq.n	8002674 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8002694:	7bfb      	ldrb	r3, [r7, #15]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d106      	bne.n	80026a8 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800269a:	4b06      	ldr	r3, [pc, #24]	@ (80026b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800269c:	691a      	ldr	r2, [r3, #16]
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	699b      	ldr	r3, [r3, #24]
 80026a2:	4904      	ldr	r1, [pc, #16]	@ (80026b4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80026a4:	4313      	orrs	r3, r2
 80026a6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80026a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80026aa:	4618      	mov	r0, r3
 80026ac:	3710      	adds	r7, #16
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}
 80026b2:	bf00      	nop
 80026b4:	40021000 	.word	0x40021000

080026b8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b084      	sub	sp, #16
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
 80026c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80026c2:	2300      	movs	r3, #0
 80026c4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80026c6:	4b6a      	ldr	r3, [pc, #424]	@ (8002870 <RCCEx_PLLSAI2_Config+0x1b8>)
 80026c8:	68db      	ldr	r3, [r3, #12]
 80026ca:	f003 0303 	and.w	r3, r3, #3
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d018      	beq.n	8002704 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80026d2:	4b67      	ldr	r3, [pc, #412]	@ (8002870 <RCCEx_PLLSAI2_Config+0x1b8>)
 80026d4:	68db      	ldr	r3, [r3, #12]
 80026d6:	f003 0203 	and.w	r2, r3, #3
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	429a      	cmp	r2, r3
 80026e0:	d10d      	bne.n	80026fe <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
       ||
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d009      	beq.n	80026fe <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80026ea:	4b61      	ldr	r3, [pc, #388]	@ (8002870 <RCCEx_PLLSAI2_Config+0x1b8>)
 80026ec:	68db      	ldr	r3, [r3, #12]
 80026ee:	091b      	lsrs	r3, r3, #4
 80026f0:	f003 0307 	and.w	r3, r3, #7
 80026f4:	1c5a      	adds	r2, r3, #1
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	685b      	ldr	r3, [r3, #4]
       ||
 80026fa:	429a      	cmp	r2, r3
 80026fc:	d047      	beq.n	800278e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80026fe:	2301      	movs	r3, #1
 8002700:	73fb      	strb	r3, [r7, #15]
 8002702:	e044      	b.n	800278e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	2b03      	cmp	r3, #3
 800270a:	d018      	beq.n	800273e <RCCEx_PLLSAI2_Config+0x86>
 800270c:	2b03      	cmp	r3, #3
 800270e:	d825      	bhi.n	800275c <RCCEx_PLLSAI2_Config+0xa4>
 8002710:	2b01      	cmp	r3, #1
 8002712:	d002      	beq.n	800271a <RCCEx_PLLSAI2_Config+0x62>
 8002714:	2b02      	cmp	r3, #2
 8002716:	d009      	beq.n	800272c <RCCEx_PLLSAI2_Config+0x74>
 8002718:	e020      	b.n	800275c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800271a:	4b55      	ldr	r3, [pc, #340]	@ (8002870 <RCCEx_PLLSAI2_Config+0x1b8>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f003 0302 	and.w	r3, r3, #2
 8002722:	2b00      	cmp	r3, #0
 8002724:	d11d      	bne.n	8002762 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8002726:	2301      	movs	r3, #1
 8002728:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800272a:	e01a      	b.n	8002762 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800272c:	4b50      	ldr	r3, [pc, #320]	@ (8002870 <RCCEx_PLLSAI2_Config+0x1b8>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002734:	2b00      	cmp	r3, #0
 8002736:	d116      	bne.n	8002766 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8002738:	2301      	movs	r3, #1
 800273a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800273c:	e013      	b.n	8002766 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800273e:	4b4c      	ldr	r3, [pc, #304]	@ (8002870 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002746:	2b00      	cmp	r3, #0
 8002748:	d10f      	bne.n	800276a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800274a:	4b49      	ldr	r3, [pc, #292]	@ (8002870 <RCCEx_PLLSAI2_Config+0x1b8>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002752:	2b00      	cmp	r3, #0
 8002754:	d109      	bne.n	800276a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8002756:	2301      	movs	r3, #1
 8002758:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800275a:	e006      	b.n	800276a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800275c:	2301      	movs	r3, #1
 800275e:	73fb      	strb	r3, [r7, #15]
      break;
 8002760:	e004      	b.n	800276c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002762:	bf00      	nop
 8002764:	e002      	b.n	800276c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8002766:	bf00      	nop
 8002768:	e000      	b.n	800276c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800276a:	bf00      	nop
    }

    if(status == HAL_OK)
 800276c:	7bfb      	ldrb	r3, [r7, #15]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d10d      	bne.n	800278e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002772:	4b3f      	ldr	r3, [pc, #252]	@ (8002870 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002774:	68db      	ldr	r3, [r3, #12]
 8002776:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6819      	ldr	r1, [r3, #0]
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	3b01      	subs	r3, #1
 8002784:	011b      	lsls	r3, r3, #4
 8002786:	430b      	orrs	r3, r1
 8002788:	4939      	ldr	r1, [pc, #228]	@ (8002870 <RCCEx_PLLSAI2_Config+0x1b8>)
 800278a:	4313      	orrs	r3, r2
 800278c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800278e:	7bfb      	ldrb	r3, [r7, #15]
 8002790:	2b00      	cmp	r3, #0
 8002792:	d167      	bne.n	8002864 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002794:	4b36      	ldr	r3, [pc, #216]	@ (8002870 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4a35      	ldr	r2, [pc, #212]	@ (8002870 <RCCEx_PLLSAI2_Config+0x1b8>)
 800279a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800279e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80027a0:	f7fe fa56 	bl	8000c50 <HAL_GetTick>
 80027a4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80027a6:	e009      	b.n	80027bc <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80027a8:	f7fe fa52 	bl	8000c50 <HAL_GetTick>
 80027ac:	4602      	mov	r2, r0
 80027ae:	68bb      	ldr	r3, [r7, #8]
 80027b0:	1ad3      	subs	r3, r2, r3
 80027b2:	2b02      	cmp	r3, #2
 80027b4:	d902      	bls.n	80027bc <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80027b6:	2303      	movs	r3, #3
 80027b8:	73fb      	strb	r3, [r7, #15]
        break;
 80027ba:	e005      	b.n	80027c8 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80027bc:	4b2c      	ldr	r3, [pc, #176]	@ (8002870 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d1ef      	bne.n	80027a8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80027c8:	7bfb      	ldrb	r3, [r7, #15]
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d14a      	bne.n	8002864 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d111      	bne.n	80027f8 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80027d4:	4b26      	ldr	r3, [pc, #152]	@ (8002870 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027d6:	695b      	ldr	r3, [r3, #20]
 80027d8:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80027dc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80027e0:	687a      	ldr	r2, [r7, #4]
 80027e2:	6892      	ldr	r2, [r2, #8]
 80027e4:	0211      	lsls	r1, r2, #8
 80027e6:	687a      	ldr	r2, [r7, #4]
 80027e8:	68d2      	ldr	r2, [r2, #12]
 80027ea:	0912      	lsrs	r2, r2, #4
 80027ec:	0452      	lsls	r2, r2, #17
 80027ee:	430a      	orrs	r2, r1
 80027f0:	491f      	ldr	r1, [pc, #124]	@ (8002870 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027f2:	4313      	orrs	r3, r2
 80027f4:	614b      	str	r3, [r1, #20]
 80027f6:	e011      	b.n	800281c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80027f8:	4b1d      	ldr	r3, [pc, #116]	@ (8002870 <RCCEx_PLLSAI2_Config+0x1b8>)
 80027fa:	695b      	ldr	r3, [r3, #20]
 80027fc:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8002800:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8002804:	687a      	ldr	r2, [r7, #4]
 8002806:	6892      	ldr	r2, [r2, #8]
 8002808:	0211      	lsls	r1, r2, #8
 800280a:	687a      	ldr	r2, [r7, #4]
 800280c:	6912      	ldr	r2, [r2, #16]
 800280e:	0852      	lsrs	r2, r2, #1
 8002810:	3a01      	subs	r2, #1
 8002812:	0652      	lsls	r2, r2, #25
 8002814:	430a      	orrs	r2, r1
 8002816:	4916      	ldr	r1, [pc, #88]	@ (8002870 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002818:	4313      	orrs	r3, r2
 800281a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800281c:	4b14      	ldr	r3, [pc, #80]	@ (8002870 <RCCEx_PLLSAI2_Config+0x1b8>)
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4a13      	ldr	r2, [pc, #76]	@ (8002870 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002822:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002826:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002828:	f7fe fa12 	bl	8000c50 <HAL_GetTick>
 800282c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800282e:	e009      	b.n	8002844 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002830:	f7fe fa0e 	bl	8000c50 <HAL_GetTick>
 8002834:	4602      	mov	r2, r0
 8002836:	68bb      	ldr	r3, [r7, #8]
 8002838:	1ad3      	subs	r3, r2, r3
 800283a:	2b02      	cmp	r3, #2
 800283c:	d902      	bls.n	8002844 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800283e:	2303      	movs	r3, #3
 8002840:	73fb      	strb	r3, [r7, #15]
          break;
 8002842:	e005      	b.n	8002850 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002844:	4b0a      	ldr	r3, [pc, #40]	@ (8002870 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800284c:	2b00      	cmp	r3, #0
 800284e:	d0ef      	beq.n	8002830 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8002850:	7bfb      	ldrb	r3, [r7, #15]
 8002852:	2b00      	cmp	r3, #0
 8002854:	d106      	bne.n	8002864 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002856:	4b06      	ldr	r3, [pc, #24]	@ (8002870 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002858:	695a      	ldr	r2, [r3, #20]
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	695b      	ldr	r3, [r3, #20]
 800285e:	4904      	ldr	r1, [pc, #16]	@ (8002870 <RCCEx_PLLSAI2_Config+0x1b8>)
 8002860:	4313      	orrs	r3, r2
 8002862:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002864:	7bfb      	ldrb	r3, [r7, #15]
}
 8002866:	4618      	mov	r0, r3
 8002868:	3710      	adds	r7, #16
 800286a:	46bd      	mov	sp, r7
 800286c:	bd80      	pop	{r7, pc}
 800286e:	bf00      	nop
 8002870:	40021000 	.word	0x40021000

08002874 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b082      	sub	sp, #8
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d101      	bne.n	8002886 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002882:	2301      	movs	r3, #1
 8002884:	e040      	b.n	8002908 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800288a:	2b00      	cmp	r3, #0
 800288c:	d106      	bne.n	800289c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	2200      	movs	r2, #0
 8002892:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002896:	6878      	ldr	r0, [r7, #4]
 8002898:	f7fe f86c 	bl	8000974 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2224      	movs	r2, #36	@ 0x24
 80028a0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	681a      	ldr	r2, [r3, #0]
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f022 0201 	bic.w	r2, r2, #1
 80028b0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d002      	beq.n	80028c0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80028ba:	6878      	ldr	r0, [r7, #4]
 80028bc:	f000 fb6a 	bl	8002f94 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80028c0:	6878      	ldr	r0, [r7, #4]
 80028c2:	f000 f8af 	bl	8002a24 <UART_SetConfig>
 80028c6:	4603      	mov	r3, r0
 80028c8:	2b01      	cmp	r3, #1
 80028ca:	d101      	bne.n	80028d0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80028cc:	2301      	movs	r3, #1
 80028ce:	e01b      	b.n	8002908 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	685a      	ldr	r2, [r3, #4]
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80028de:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	689a      	ldr	r2, [r3, #8]
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80028ee:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	681a      	ldr	r2, [r3, #0]
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f042 0201 	orr.w	r2, r2, #1
 80028fe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002900:	6878      	ldr	r0, [r7, #4]
 8002902:	f000 fbe9 	bl	80030d8 <UART_CheckIdleState>
 8002906:	4603      	mov	r3, r0
}
 8002908:	4618      	mov	r0, r3
 800290a:	3708      	adds	r7, #8
 800290c:	46bd      	mov	sp, r7
 800290e:	bd80      	pop	{r7, pc}

08002910 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b08a      	sub	sp, #40	@ 0x28
 8002914:	af02      	add	r7, sp, #8
 8002916:	60f8      	str	r0, [r7, #12]
 8002918:	60b9      	str	r1, [r7, #8]
 800291a:	603b      	str	r3, [r7, #0]
 800291c:	4613      	mov	r3, r2
 800291e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002924:	2b20      	cmp	r3, #32
 8002926:	d177      	bne.n	8002a18 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8002928:	68bb      	ldr	r3, [r7, #8]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d002      	beq.n	8002934 <HAL_UART_Transmit+0x24>
 800292e:	88fb      	ldrh	r3, [r7, #6]
 8002930:	2b00      	cmp	r3, #0
 8002932:	d101      	bne.n	8002938 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8002934:	2301      	movs	r3, #1
 8002936:	e070      	b.n	8002a1a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	2200      	movs	r2, #0
 800293c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	2221      	movs	r2, #33	@ 0x21
 8002944:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002946:	f7fe f983 	bl	8000c50 <HAL_GetTick>
 800294a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	88fa      	ldrh	r2, [r7, #6]
 8002950:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	88fa      	ldrh	r2, [r7, #6]
 8002958:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	689b      	ldr	r3, [r3, #8]
 8002960:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002964:	d108      	bne.n	8002978 <HAL_UART_Transmit+0x68>
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	691b      	ldr	r3, [r3, #16]
 800296a:	2b00      	cmp	r3, #0
 800296c:	d104      	bne.n	8002978 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800296e:	2300      	movs	r3, #0
 8002970:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002972:	68bb      	ldr	r3, [r7, #8]
 8002974:	61bb      	str	r3, [r7, #24]
 8002976:	e003      	b.n	8002980 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8002978:	68bb      	ldr	r3, [r7, #8]
 800297a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800297c:	2300      	movs	r3, #0
 800297e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002980:	e02f      	b.n	80029e2 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002982:	683b      	ldr	r3, [r7, #0]
 8002984:	9300      	str	r3, [sp, #0]
 8002986:	697b      	ldr	r3, [r7, #20]
 8002988:	2200      	movs	r2, #0
 800298a:	2180      	movs	r1, #128	@ 0x80
 800298c:	68f8      	ldr	r0, [r7, #12]
 800298e:	f000 fc4b 	bl	8003228 <UART_WaitOnFlagUntilTimeout>
 8002992:	4603      	mov	r3, r0
 8002994:	2b00      	cmp	r3, #0
 8002996:	d004      	beq.n	80029a2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	2220      	movs	r2, #32
 800299c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800299e:	2303      	movs	r3, #3
 80029a0:	e03b      	b.n	8002a1a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80029a2:	69fb      	ldr	r3, [r7, #28]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d10b      	bne.n	80029c0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80029a8:	69bb      	ldr	r3, [r7, #24]
 80029aa:	881a      	ldrh	r2, [r3, #0]
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80029b4:	b292      	uxth	r2, r2
 80029b6:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80029b8:	69bb      	ldr	r3, [r7, #24]
 80029ba:	3302      	adds	r3, #2
 80029bc:	61bb      	str	r3, [r7, #24]
 80029be:	e007      	b.n	80029d0 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80029c0:	69fb      	ldr	r3, [r7, #28]
 80029c2:	781a      	ldrb	r2, [r3, #0]
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80029ca:	69fb      	ldr	r3, [r7, #28]
 80029cc:	3301      	adds	r3, #1
 80029ce:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80029d6:	b29b      	uxth	r3, r3
 80029d8:	3b01      	subs	r3, #1
 80029da:	b29a      	uxth	r2, r3
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80029e8:	b29b      	uxth	r3, r3
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d1c9      	bne.n	8002982 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	9300      	str	r3, [sp, #0]
 80029f2:	697b      	ldr	r3, [r7, #20]
 80029f4:	2200      	movs	r2, #0
 80029f6:	2140      	movs	r1, #64	@ 0x40
 80029f8:	68f8      	ldr	r0, [r7, #12]
 80029fa:	f000 fc15 	bl	8003228 <UART_WaitOnFlagUntilTimeout>
 80029fe:	4603      	mov	r3, r0
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d004      	beq.n	8002a0e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	2220      	movs	r2, #32
 8002a08:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8002a0a:	2303      	movs	r3, #3
 8002a0c:	e005      	b.n	8002a1a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	2220      	movs	r2, #32
 8002a12:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002a14:	2300      	movs	r3, #0
 8002a16:	e000      	b.n	8002a1a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8002a18:	2302      	movs	r3, #2
  }
}
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	3720      	adds	r7, #32
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bd80      	pop	{r7, pc}
	...

08002a24 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002a24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002a28:	b08a      	sub	sp, #40	@ 0x28
 8002a2a:	af00      	add	r7, sp, #0
 8002a2c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002a2e:	2300      	movs	r3, #0
 8002a30:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	689a      	ldr	r2, [r3, #8]
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	691b      	ldr	r3, [r3, #16]
 8002a3c:	431a      	orrs	r2, r3
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	695b      	ldr	r3, [r3, #20]
 8002a42:	431a      	orrs	r2, r3
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	69db      	ldr	r3, [r3, #28]
 8002a48:	4313      	orrs	r3, r2
 8002a4a:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	681a      	ldr	r2, [r3, #0]
 8002a52:	4ba4      	ldr	r3, [pc, #656]	@ (8002ce4 <UART_SetConfig+0x2c0>)
 8002a54:	4013      	ands	r3, r2
 8002a56:	68fa      	ldr	r2, [r7, #12]
 8002a58:	6812      	ldr	r2, [r2, #0]
 8002a5a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002a5c:	430b      	orrs	r3, r1
 8002a5e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	685b      	ldr	r3, [r3, #4]
 8002a66:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	68da      	ldr	r2, [r3, #12]
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	430a      	orrs	r2, r1
 8002a74:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	699b      	ldr	r3, [r3, #24]
 8002a7a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4a99      	ldr	r2, [pc, #612]	@ (8002ce8 <UART_SetConfig+0x2c4>)
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d004      	beq.n	8002a90 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	6a1b      	ldr	r3, [r3, #32]
 8002a8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a8c:	4313      	orrs	r3, r2
 8002a8e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	689b      	ldr	r3, [r3, #8]
 8002a96:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002aa0:	430a      	orrs	r2, r1
 8002aa2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	4a90      	ldr	r2, [pc, #576]	@ (8002cec <UART_SetConfig+0x2c8>)
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d126      	bne.n	8002afc <UART_SetConfig+0xd8>
 8002aae:	4b90      	ldr	r3, [pc, #576]	@ (8002cf0 <UART_SetConfig+0x2cc>)
 8002ab0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ab4:	f003 0303 	and.w	r3, r3, #3
 8002ab8:	2b03      	cmp	r3, #3
 8002aba:	d81b      	bhi.n	8002af4 <UART_SetConfig+0xd0>
 8002abc:	a201      	add	r2, pc, #4	@ (adr r2, 8002ac4 <UART_SetConfig+0xa0>)
 8002abe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ac2:	bf00      	nop
 8002ac4:	08002ad5 	.word	0x08002ad5
 8002ac8:	08002ae5 	.word	0x08002ae5
 8002acc:	08002add 	.word	0x08002add
 8002ad0:	08002aed 	.word	0x08002aed
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002ada:	e116      	b.n	8002d0a <UART_SetConfig+0x2e6>
 8002adc:	2302      	movs	r3, #2
 8002ade:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002ae2:	e112      	b.n	8002d0a <UART_SetConfig+0x2e6>
 8002ae4:	2304      	movs	r3, #4
 8002ae6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002aea:	e10e      	b.n	8002d0a <UART_SetConfig+0x2e6>
 8002aec:	2308      	movs	r3, #8
 8002aee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002af2:	e10a      	b.n	8002d0a <UART_SetConfig+0x2e6>
 8002af4:	2310      	movs	r3, #16
 8002af6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002afa:	e106      	b.n	8002d0a <UART_SetConfig+0x2e6>
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	4a7c      	ldr	r2, [pc, #496]	@ (8002cf4 <UART_SetConfig+0x2d0>)
 8002b02:	4293      	cmp	r3, r2
 8002b04:	d138      	bne.n	8002b78 <UART_SetConfig+0x154>
 8002b06:	4b7a      	ldr	r3, [pc, #488]	@ (8002cf0 <UART_SetConfig+0x2cc>)
 8002b08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b0c:	f003 030c 	and.w	r3, r3, #12
 8002b10:	2b0c      	cmp	r3, #12
 8002b12:	d82d      	bhi.n	8002b70 <UART_SetConfig+0x14c>
 8002b14:	a201      	add	r2, pc, #4	@ (adr r2, 8002b1c <UART_SetConfig+0xf8>)
 8002b16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b1a:	bf00      	nop
 8002b1c:	08002b51 	.word	0x08002b51
 8002b20:	08002b71 	.word	0x08002b71
 8002b24:	08002b71 	.word	0x08002b71
 8002b28:	08002b71 	.word	0x08002b71
 8002b2c:	08002b61 	.word	0x08002b61
 8002b30:	08002b71 	.word	0x08002b71
 8002b34:	08002b71 	.word	0x08002b71
 8002b38:	08002b71 	.word	0x08002b71
 8002b3c:	08002b59 	.word	0x08002b59
 8002b40:	08002b71 	.word	0x08002b71
 8002b44:	08002b71 	.word	0x08002b71
 8002b48:	08002b71 	.word	0x08002b71
 8002b4c:	08002b69 	.word	0x08002b69
 8002b50:	2300      	movs	r3, #0
 8002b52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002b56:	e0d8      	b.n	8002d0a <UART_SetConfig+0x2e6>
 8002b58:	2302      	movs	r3, #2
 8002b5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002b5e:	e0d4      	b.n	8002d0a <UART_SetConfig+0x2e6>
 8002b60:	2304      	movs	r3, #4
 8002b62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002b66:	e0d0      	b.n	8002d0a <UART_SetConfig+0x2e6>
 8002b68:	2308      	movs	r3, #8
 8002b6a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002b6e:	e0cc      	b.n	8002d0a <UART_SetConfig+0x2e6>
 8002b70:	2310      	movs	r3, #16
 8002b72:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002b76:	e0c8      	b.n	8002d0a <UART_SetConfig+0x2e6>
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4a5e      	ldr	r2, [pc, #376]	@ (8002cf8 <UART_SetConfig+0x2d4>)
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d125      	bne.n	8002bce <UART_SetConfig+0x1aa>
 8002b82:	4b5b      	ldr	r3, [pc, #364]	@ (8002cf0 <UART_SetConfig+0x2cc>)
 8002b84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b88:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002b8c:	2b30      	cmp	r3, #48	@ 0x30
 8002b8e:	d016      	beq.n	8002bbe <UART_SetConfig+0x19a>
 8002b90:	2b30      	cmp	r3, #48	@ 0x30
 8002b92:	d818      	bhi.n	8002bc6 <UART_SetConfig+0x1a2>
 8002b94:	2b20      	cmp	r3, #32
 8002b96:	d00a      	beq.n	8002bae <UART_SetConfig+0x18a>
 8002b98:	2b20      	cmp	r3, #32
 8002b9a:	d814      	bhi.n	8002bc6 <UART_SetConfig+0x1a2>
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d002      	beq.n	8002ba6 <UART_SetConfig+0x182>
 8002ba0:	2b10      	cmp	r3, #16
 8002ba2:	d008      	beq.n	8002bb6 <UART_SetConfig+0x192>
 8002ba4:	e00f      	b.n	8002bc6 <UART_SetConfig+0x1a2>
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002bac:	e0ad      	b.n	8002d0a <UART_SetConfig+0x2e6>
 8002bae:	2302      	movs	r3, #2
 8002bb0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002bb4:	e0a9      	b.n	8002d0a <UART_SetConfig+0x2e6>
 8002bb6:	2304      	movs	r3, #4
 8002bb8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002bbc:	e0a5      	b.n	8002d0a <UART_SetConfig+0x2e6>
 8002bbe:	2308      	movs	r3, #8
 8002bc0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002bc4:	e0a1      	b.n	8002d0a <UART_SetConfig+0x2e6>
 8002bc6:	2310      	movs	r3, #16
 8002bc8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002bcc:	e09d      	b.n	8002d0a <UART_SetConfig+0x2e6>
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4a4a      	ldr	r2, [pc, #296]	@ (8002cfc <UART_SetConfig+0x2d8>)
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d125      	bne.n	8002c24 <UART_SetConfig+0x200>
 8002bd8:	4b45      	ldr	r3, [pc, #276]	@ (8002cf0 <UART_SetConfig+0x2cc>)
 8002bda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bde:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002be2:	2bc0      	cmp	r3, #192	@ 0xc0
 8002be4:	d016      	beq.n	8002c14 <UART_SetConfig+0x1f0>
 8002be6:	2bc0      	cmp	r3, #192	@ 0xc0
 8002be8:	d818      	bhi.n	8002c1c <UART_SetConfig+0x1f8>
 8002bea:	2b80      	cmp	r3, #128	@ 0x80
 8002bec:	d00a      	beq.n	8002c04 <UART_SetConfig+0x1e0>
 8002bee:	2b80      	cmp	r3, #128	@ 0x80
 8002bf0:	d814      	bhi.n	8002c1c <UART_SetConfig+0x1f8>
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d002      	beq.n	8002bfc <UART_SetConfig+0x1d8>
 8002bf6:	2b40      	cmp	r3, #64	@ 0x40
 8002bf8:	d008      	beq.n	8002c0c <UART_SetConfig+0x1e8>
 8002bfa:	e00f      	b.n	8002c1c <UART_SetConfig+0x1f8>
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002c02:	e082      	b.n	8002d0a <UART_SetConfig+0x2e6>
 8002c04:	2302      	movs	r3, #2
 8002c06:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002c0a:	e07e      	b.n	8002d0a <UART_SetConfig+0x2e6>
 8002c0c:	2304      	movs	r3, #4
 8002c0e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002c12:	e07a      	b.n	8002d0a <UART_SetConfig+0x2e6>
 8002c14:	2308      	movs	r3, #8
 8002c16:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002c1a:	e076      	b.n	8002d0a <UART_SetConfig+0x2e6>
 8002c1c:	2310      	movs	r3, #16
 8002c1e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002c22:	e072      	b.n	8002d0a <UART_SetConfig+0x2e6>
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4a35      	ldr	r2, [pc, #212]	@ (8002d00 <UART_SetConfig+0x2dc>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d12a      	bne.n	8002c84 <UART_SetConfig+0x260>
 8002c2e:	4b30      	ldr	r3, [pc, #192]	@ (8002cf0 <UART_SetConfig+0x2cc>)
 8002c30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c34:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002c38:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002c3c:	d01a      	beq.n	8002c74 <UART_SetConfig+0x250>
 8002c3e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002c42:	d81b      	bhi.n	8002c7c <UART_SetConfig+0x258>
 8002c44:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002c48:	d00c      	beq.n	8002c64 <UART_SetConfig+0x240>
 8002c4a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002c4e:	d815      	bhi.n	8002c7c <UART_SetConfig+0x258>
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d003      	beq.n	8002c5c <UART_SetConfig+0x238>
 8002c54:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002c58:	d008      	beq.n	8002c6c <UART_SetConfig+0x248>
 8002c5a:	e00f      	b.n	8002c7c <UART_SetConfig+0x258>
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002c62:	e052      	b.n	8002d0a <UART_SetConfig+0x2e6>
 8002c64:	2302      	movs	r3, #2
 8002c66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002c6a:	e04e      	b.n	8002d0a <UART_SetConfig+0x2e6>
 8002c6c:	2304      	movs	r3, #4
 8002c6e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002c72:	e04a      	b.n	8002d0a <UART_SetConfig+0x2e6>
 8002c74:	2308      	movs	r3, #8
 8002c76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002c7a:	e046      	b.n	8002d0a <UART_SetConfig+0x2e6>
 8002c7c:	2310      	movs	r3, #16
 8002c7e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002c82:	e042      	b.n	8002d0a <UART_SetConfig+0x2e6>
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	4a17      	ldr	r2, [pc, #92]	@ (8002ce8 <UART_SetConfig+0x2c4>)
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d13a      	bne.n	8002d04 <UART_SetConfig+0x2e0>
 8002c8e:	4b18      	ldr	r3, [pc, #96]	@ (8002cf0 <UART_SetConfig+0x2cc>)
 8002c90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c94:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002c98:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002c9c:	d01a      	beq.n	8002cd4 <UART_SetConfig+0x2b0>
 8002c9e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002ca2:	d81b      	bhi.n	8002cdc <UART_SetConfig+0x2b8>
 8002ca4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002ca8:	d00c      	beq.n	8002cc4 <UART_SetConfig+0x2a0>
 8002caa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002cae:	d815      	bhi.n	8002cdc <UART_SetConfig+0x2b8>
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d003      	beq.n	8002cbc <UART_SetConfig+0x298>
 8002cb4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002cb8:	d008      	beq.n	8002ccc <UART_SetConfig+0x2a8>
 8002cba:	e00f      	b.n	8002cdc <UART_SetConfig+0x2b8>
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002cc2:	e022      	b.n	8002d0a <UART_SetConfig+0x2e6>
 8002cc4:	2302      	movs	r3, #2
 8002cc6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002cca:	e01e      	b.n	8002d0a <UART_SetConfig+0x2e6>
 8002ccc:	2304      	movs	r3, #4
 8002cce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002cd2:	e01a      	b.n	8002d0a <UART_SetConfig+0x2e6>
 8002cd4:	2308      	movs	r3, #8
 8002cd6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002cda:	e016      	b.n	8002d0a <UART_SetConfig+0x2e6>
 8002cdc:	2310      	movs	r3, #16
 8002cde:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002ce2:	e012      	b.n	8002d0a <UART_SetConfig+0x2e6>
 8002ce4:	efff69f3 	.word	0xefff69f3
 8002ce8:	40008000 	.word	0x40008000
 8002cec:	40013800 	.word	0x40013800
 8002cf0:	40021000 	.word	0x40021000
 8002cf4:	40004400 	.word	0x40004400
 8002cf8:	40004800 	.word	0x40004800
 8002cfc:	40004c00 	.word	0x40004c00
 8002d00:	40005000 	.word	0x40005000
 8002d04:	2310      	movs	r3, #16
 8002d06:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	4a9f      	ldr	r2, [pc, #636]	@ (8002f8c <UART_SetConfig+0x568>)
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d17a      	bne.n	8002e0a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002d14:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002d18:	2b08      	cmp	r3, #8
 8002d1a:	d824      	bhi.n	8002d66 <UART_SetConfig+0x342>
 8002d1c:	a201      	add	r2, pc, #4	@ (adr r2, 8002d24 <UART_SetConfig+0x300>)
 8002d1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d22:	bf00      	nop
 8002d24:	08002d49 	.word	0x08002d49
 8002d28:	08002d67 	.word	0x08002d67
 8002d2c:	08002d51 	.word	0x08002d51
 8002d30:	08002d67 	.word	0x08002d67
 8002d34:	08002d57 	.word	0x08002d57
 8002d38:	08002d67 	.word	0x08002d67
 8002d3c:	08002d67 	.word	0x08002d67
 8002d40:	08002d67 	.word	0x08002d67
 8002d44:	08002d5f 	.word	0x08002d5f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002d48:	f7ff f84c 	bl	8001de4 <HAL_RCC_GetPCLK1Freq>
 8002d4c:	61f8      	str	r0, [r7, #28]
        break;
 8002d4e:	e010      	b.n	8002d72 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002d50:	4b8f      	ldr	r3, [pc, #572]	@ (8002f90 <UART_SetConfig+0x56c>)
 8002d52:	61fb      	str	r3, [r7, #28]
        break;
 8002d54:	e00d      	b.n	8002d72 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002d56:	f7fe ffad 	bl	8001cb4 <HAL_RCC_GetSysClockFreq>
 8002d5a:	61f8      	str	r0, [r7, #28]
        break;
 8002d5c:	e009      	b.n	8002d72 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002d5e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002d62:	61fb      	str	r3, [r7, #28]
        break;
 8002d64:	e005      	b.n	8002d72 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8002d66:	2300      	movs	r3, #0
 8002d68:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8002d70:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002d72:	69fb      	ldr	r3, [r7, #28]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	f000 80fb 	beq.w	8002f70 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	685a      	ldr	r2, [r3, #4]
 8002d7e:	4613      	mov	r3, r2
 8002d80:	005b      	lsls	r3, r3, #1
 8002d82:	4413      	add	r3, r2
 8002d84:	69fa      	ldr	r2, [r7, #28]
 8002d86:	429a      	cmp	r2, r3
 8002d88:	d305      	bcc.n	8002d96 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	685b      	ldr	r3, [r3, #4]
 8002d8e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002d90:	69fa      	ldr	r2, [r7, #28]
 8002d92:	429a      	cmp	r2, r3
 8002d94:	d903      	bls.n	8002d9e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8002d96:	2301      	movs	r3, #1
 8002d98:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8002d9c:	e0e8      	b.n	8002f70 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8002d9e:	69fb      	ldr	r3, [r7, #28]
 8002da0:	2200      	movs	r2, #0
 8002da2:	461c      	mov	r4, r3
 8002da4:	4615      	mov	r5, r2
 8002da6:	f04f 0200 	mov.w	r2, #0
 8002daa:	f04f 0300 	mov.w	r3, #0
 8002dae:	022b      	lsls	r3, r5, #8
 8002db0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8002db4:	0222      	lsls	r2, r4, #8
 8002db6:	68f9      	ldr	r1, [r7, #12]
 8002db8:	6849      	ldr	r1, [r1, #4]
 8002dba:	0849      	lsrs	r1, r1, #1
 8002dbc:	2000      	movs	r0, #0
 8002dbe:	4688      	mov	r8, r1
 8002dc0:	4681      	mov	r9, r0
 8002dc2:	eb12 0a08 	adds.w	sl, r2, r8
 8002dc6:	eb43 0b09 	adc.w	fp, r3, r9
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	685b      	ldr	r3, [r3, #4]
 8002dce:	2200      	movs	r2, #0
 8002dd0:	603b      	str	r3, [r7, #0]
 8002dd2:	607a      	str	r2, [r7, #4]
 8002dd4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002dd8:	4650      	mov	r0, sl
 8002dda:	4659      	mov	r1, fp
 8002ddc:	f7fd fa48 	bl	8000270 <__aeabi_uldivmod>
 8002de0:	4602      	mov	r2, r0
 8002de2:	460b      	mov	r3, r1
 8002de4:	4613      	mov	r3, r2
 8002de6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002de8:	69bb      	ldr	r3, [r7, #24]
 8002dea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002dee:	d308      	bcc.n	8002e02 <UART_SetConfig+0x3de>
 8002df0:	69bb      	ldr	r3, [r7, #24]
 8002df2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002df6:	d204      	bcs.n	8002e02 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	69ba      	ldr	r2, [r7, #24]
 8002dfe:	60da      	str	r2, [r3, #12]
 8002e00:	e0b6      	b.n	8002f70 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8002e02:	2301      	movs	r3, #1
 8002e04:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8002e08:	e0b2      	b.n	8002f70 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	69db      	ldr	r3, [r3, #28]
 8002e0e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002e12:	d15e      	bne.n	8002ed2 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8002e14:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002e18:	2b08      	cmp	r3, #8
 8002e1a:	d828      	bhi.n	8002e6e <UART_SetConfig+0x44a>
 8002e1c:	a201      	add	r2, pc, #4	@ (adr r2, 8002e24 <UART_SetConfig+0x400>)
 8002e1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e22:	bf00      	nop
 8002e24:	08002e49 	.word	0x08002e49
 8002e28:	08002e51 	.word	0x08002e51
 8002e2c:	08002e59 	.word	0x08002e59
 8002e30:	08002e6f 	.word	0x08002e6f
 8002e34:	08002e5f 	.word	0x08002e5f
 8002e38:	08002e6f 	.word	0x08002e6f
 8002e3c:	08002e6f 	.word	0x08002e6f
 8002e40:	08002e6f 	.word	0x08002e6f
 8002e44:	08002e67 	.word	0x08002e67
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002e48:	f7fe ffcc 	bl	8001de4 <HAL_RCC_GetPCLK1Freq>
 8002e4c:	61f8      	str	r0, [r7, #28]
        break;
 8002e4e:	e014      	b.n	8002e7a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002e50:	f7fe ffde 	bl	8001e10 <HAL_RCC_GetPCLK2Freq>
 8002e54:	61f8      	str	r0, [r7, #28]
        break;
 8002e56:	e010      	b.n	8002e7a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002e58:	4b4d      	ldr	r3, [pc, #308]	@ (8002f90 <UART_SetConfig+0x56c>)
 8002e5a:	61fb      	str	r3, [r7, #28]
        break;
 8002e5c:	e00d      	b.n	8002e7a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002e5e:	f7fe ff29 	bl	8001cb4 <HAL_RCC_GetSysClockFreq>
 8002e62:	61f8      	str	r0, [r7, #28]
        break;
 8002e64:	e009      	b.n	8002e7a <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002e66:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002e6a:	61fb      	str	r3, [r7, #28]
        break;
 8002e6c:	e005      	b.n	8002e7a <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8002e6e:	2300      	movs	r3, #0
 8002e70:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8002e72:	2301      	movs	r3, #1
 8002e74:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8002e78:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002e7a:	69fb      	ldr	r3, [r7, #28]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d077      	beq.n	8002f70 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002e80:	69fb      	ldr	r3, [r7, #28]
 8002e82:	005a      	lsls	r2, r3, #1
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	085b      	lsrs	r3, r3, #1
 8002e8a:	441a      	add	r2, r3
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	685b      	ldr	r3, [r3, #4]
 8002e90:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e94:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002e96:	69bb      	ldr	r3, [r7, #24]
 8002e98:	2b0f      	cmp	r3, #15
 8002e9a:	d916      	bls.n	8002eca <UART_SetConfig+0x4a6>
 8002e9c:	69bb      	ldr	r3, [r7, #24]
 8002e9e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ea2:	d212      	bcs.n	8002eca <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002ea4:	69bb      	ldr	r3, [r7, #24]
 8002ea6:	b29b      	uxth	r3, r3
 8002ea8:	f023 030f 	bic.w	r3, r3, #15
 8002eac:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002eae:	69bb      	ldr	r3, [r7, #24]
 8002eb0:	085b      	lsrs	r3, r3, #1
 8002eb2:	b29b      	uxth	r3, r3
 8002eb4:	f003 0307 	and.w	r3, r3, #7
 8002eb8:	b29a      	uxth	r2, r3
 8002eba:	8afb      	ldrh	r3, [r7, #22]
 8002ebc:	4313      	orrs	r3, r2
 8002ebe:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	8afa      	ldrh	r2, [r7, #22]
 8002ec6:	60da      	str	r2, [r3, #12]
 8002ec8:	e052      	b.n	8002f70 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8002ed0:	e04e      	b.n	8002f70 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002ed2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002ed6:	2b08      	cmp	r3, #8
 8002ed8:	d827      	bhi.n	8002f2a <UART_SetConfig+0x506>
 8002eda:	a201      	add	r2, pc, #4	@ (adr r2, 8002ee0 <UART_SetConfig+0x4bc>)
 8002edc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ee0:	08002f05 	.word	0x08002f05
 8002ee4:	08002f0d 	.word	0x08002f0d
 8002ee8:	08002f15 	.word	0x08002f15
 8002eec:	08002f2b 	.word	0x08002f2b
 8002ef0:	08002f1b 	.word	0x08002f1b
 8002ef4:	08002f2b 	.word	0x08002f2b
 8002ef8:	08002f2b 	.word	0x08002f2b
 8002efc:	08002f2b 	.word	0x08002f2b
 8002f00:	08002f23 	.word	0x08002f23
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002f04:	f7fe ff6e 	bl	8001de4 <HAL_RCC_GetPCLK1Freq>
 8002f08:	61f8      	str	r0, [r7, #28]
        break;
 8002f0a:	e014      	b.n	8002f36 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002f0c:	f7fe ff80 	bl	8001e10 <HAL_RCC_GetPCLK2Freq>
 8002f10:	61f8      	str	r0, [r7, #28]
        break;
 8002f12:	e010      	b.n	8002f36 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002f14:	4b1e      	ldr	r3, [pc, #120]	@ (8002f90 <UART_SetConfig+0x56c>)
 8002f16:	61fb      	str	r3, [r7, #28]
        break;
 8002f18:	e00d      	b.n	8002f36 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002f1a:	f7fe fecb 	bl	8001cb4 <HAL_RCC_GetSysClockFreq>
 8002f1e:	61f8      	str	r0, [r7, #28]
        break;
 8002f20:	e009      	b.n	8002f36 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002f22:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002f26:	61fb      	str	r3, [r7, #28]
        break;
 8002f28:	e005      	b.n	8002f36 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8002f34:	bf00      	nop
    }

    if (pclk != 0U)
 8002f36:	69fb      	ldr	r3, [r7, #28]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d019      	beq.n	8002f70 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	685b      	ldr	r3, [r3, #4]
 8002f40:	085a      	lsrs	r2, r3, #1
 8002f42:	69fb      	ldr	r3, [r7, #28]
 8002f44:	441a      	add	r2, r3
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f4e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002f50:	69bb      	ldr	r3, [r7, #24]
 8002f52:	2b0f      	cmp	r3, #15
 8002f54:	d909      	bls.n	8002f6a <UART_SetConfig+0x546>
 8002f56:	69bb      	ldr	r3, [r7, #24]
 8002f58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f5c:	d205      	bcs.n	8002f6a <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002f5e:	69bb      	ldr	r3, [r7, #24]
 8002f60:	b29a      	uxth	r2, r3
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	60da      	str	r2, [r3, #12]
 8002f68:	e002      	b.n	8002f70 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	2200      	movs	r2, #0
 8002f74:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	2200      	movs	r2, #0
 8002f7a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8002f7c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8002f80:	4618      	mov	r0, r3
 8002f82:	3728      	adds	r7, #40	@ 0x28
 8002f84:	46bd      	mov	sp, r7
 8002f86:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002f8a:	bf00      	nop
 8002f8c:	40008000 	.word	0x40008000
 8002f90:	00f42400 	.word	0x00f42400

08002f94 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002f94:	b480      	push	{r7}
 8002f96:	b083      	sub	sp, #12
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fa0:	f003 0308 	and.w	r3, r3, #8
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d00a      	beq.n	8002fbe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	430a      	orrs	r2, r1
 8002fbc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fc2:	f003 0301 	and.w	r3, r3, #1
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d00a      	beq.n	8002fe0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	685b      	ldr	r3, [r3, #4]
 8002fd0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	430a      	orrs	r2, r1
 8002fde:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fe4:	f003 0302 	and.w	r3, r3, #2
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d00a      	beq.n	8003002 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	685b      	ldr	r3, [r3, #4]
 8002ff2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	430a      	orrs	r2, r1
 8003000:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003006:	f003 0304 	and.w	r3, r3, #4
 800300a:	2b00      	cmp	r3, #0
 800300c:	d00a      	beq.n	8003024 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	430a      	orrs	r2, r1
 8003022:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003028:	f003 0310 	and.w	r3, r3, #16
 800302c:	2b00      	cmp	r3, #0
 800302e:	d00a      	beq.n	8003046 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	689b      	ldr	r3, [r3, #8]
 8003036:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	430a      	orrs	r2, r1
 8003044:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800304a:	f003 0320 	and.w	r3, r3, #32
 800304e:	2b00      	cmp	r3, #0
 8003050:	d00a      	beq.n	8003068 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	689b      	ldr	r3, [r3, #8]
 8003058:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	430a      	orrs	r2, r1
 8003066:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800306c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003070:	2b00      	cmp	r3, #0
 8003072:	d01a      	beq.n	80030aa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	685b      	ldr	r3, [r3, #4]
 800307a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	430a      	orrs	r2, r1
 8003088:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800308e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003092:	d10a      	bne.n	80030aa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	430a      	orrs	r2, r1
 80030a8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d00a      	beq.n	80030cc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	430a      	orrs	r2, r1
 80030ca:	605a      	str	r2, [r3, #4]
  }
}
 80030cc:	bf00      	nop
 80030ce:	370c      	adds	r7, #12
 80030d0:	46bd      	mov	sp, r7
 80030d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d6:	4770      	bx	lr

080030d8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b098      	sub	sp, #96	@ 0x60
 80030dc:	af02      	add	r7, sp, #8
 80030de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2200      	movs	r2, #0
 80030e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80030e8:	f7fd fdb2 	bl	8000c50 <HAL_GetTick>
 80030ec:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f003 0308 	and.w	r3, r3, #8
 80030f8:	2b08      	cmp	r3, #8
 80030fa:	d12e      	bne.n	800315a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80030fc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003100:	9300      	str	r3, [sp, #0]
 8003102:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003104:	2200      	movs	r2, #0
 8003106:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800310a:	6878      	ldr	r0, [r7, #4]
 800310c:	f000 f88c 	bl	8003228 <UART_WaitOnFlagUntilTimeout>
 8003110:	4603      	mov	r3, r0
 8003112:	2b00      	cmp	r3, #0
 8003114:	d021      	beq.n	800315a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800311c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800311e:	e853 3f00 	ldrex	r3, [r3]
 8003122:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003124:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003126:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800312a:	653b      	str	r3, [r7, #80]	@ 0x50
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	461a      	mov	r2, r3
 8003132:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003134:	647b      	str	r3, [r7, #68]	@ 0x44
 8003136:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003138:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800313a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800313c:	e841 2300 	strex	r3, r2, [r1]
 8003140:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003142:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003144:	2b00      	cmp	r3, #0
 8003146:	d1e6      	bne.n	8003116 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	2220      	movs	r2, #32
 800314c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2200      	movs	r2, #0
 8003152:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003156:	2303      	movs	r3, #3
 8003158:	e062      	b.n	8003220 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f003 0304 	and.w	r3, r3, #4
 8003164:	2b04      	cmp	r3, #4
 8003166:	d149      	bne.n	80031fc <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003168:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800316c:	9300      	str	r3, [sp, #0]
 800316e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003170:	2200      	movs	r2, #0
 8003172:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003176:	6878      	ldr	r0, [r7, #4]
 8003178:	f000 f856 	bl	8003228 <UART_WaitOnFlagUntilTimeout>
 800317c:	4603      	mov	r3, r0
 800317e:	2b00      	cmp	r3, #0
 8003180:	d03c      	beq.n	80031fc <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003188:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800318a:	e853 3f00 	ldrex	r3, [r3]
 800318e:	623b      	str	r3, [r7, #32]
   return(result);
 8003190:	6a3b      	ldr	r3, [r7, #32]
 8003192:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003196:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	461a      	mov	r2, r3
 800319e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80031a0:	633b      	str	r3, [r7, #48]	@ 0x30
 80031a2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031a4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80031a6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80031a8:	e841 2300 	strex	r3, r2, [r1]
 80031ac:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80031ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d1e6      	bne.n	8003182 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	3308      	adds	r3, #8
 80031ba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031bc:	693b      	ldr	r3, [r7, #16]
 80031be:	e853 3f00 	ldrex	r3, [r3]
 80031c2:	60fb      	str	r3, [r7, #12]
   return(result);
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	f023 0301 	bic.w	r3, r3, #1
 80031ca:	64bb      	str	r3, [r7, #72]	@ 0x48
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	3308      	adds	r3, #8
 80031d2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80031d4:	61fa      	str	r2, [r7, #28]
 80031d6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031d8:	69b9      	ldr	r1, [r7, #24]
 80031da:	69fa      	ldr	r2, [r7, #28]
 80031dc:	e841 2300 	strex	r3, r2, [r1]
 80031e0:	617b      	str	r3, [r7, #20]
   return(result);
 80031e2:	697b      	ldr	r3, [r7, #20]
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d1e5      	bne.n	80031b4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2220      	movs	r2, #32
 80031ec:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2200      	movs	r2, #0
 80031f4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80031f8:	2303      	movs	r3, #3
 80031fa:	e011      	b.n	8003220 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2220      	movs	r2, #32
 8003200:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2220      	movs	r2, #32
 8003206:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2200      	movs	r2, #0
 800320e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2200      	movs	r2, #0
 8003214:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2200      	movs	r2, #0
 800321a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800321e:	2300      	movs	r3, #0
}
 8003220:	4618      	mov	r0, r3
 8003222:	3758      	adds	r7, #88	@ 0x58
 8003224:	46bd      	mov	sp, r7
 8003226:	bd80      	pop	{r7, pc}

08003228 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b084      	sub	sp, #16
 800322c:	af00      	add	r7, sp, #0
 800322e:	60f8      	str	r0, [r7, #12]
 8003230:	60b9      	str	r1, [r7, #8]
 8003232:	603b      	str	r3, [r7, #0]
 8003234:	4613      	mov	r3, r2
 8003236:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003238:	e04f      	b.n	80032da <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800323a:	69bb      	ldr	r3, [r7, #24]
 800323c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003240:	d04b      	beq.n	80032da <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003242:	f7fd fd05 	bl	8000c50 <HAL_GetTick>
 8003246:	4602      	mov	r2, r0
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	1ad3      	subs	r3, r2, r3
 800324c:	69ba      	ldr	r2, [r7, #24]
 800324e:	429a      	cmp	r2, r3
 8003250:	d302      	bcc.n	8003258 <UART_WaitOnFlagUntilTimeout+0x30>
 8003252:	69bb      	ldr	r3, [r7, #24]
 8003254:	2b00      	cmp	r3, #0
 8003256:	d101      	bne.n	800325c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003258:	2303      	movs	r3, #3
 800325a:	e04e      	b.n	80032fa <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f003 0304 	and.w	r3, r3, #4
 8003266:	2b00      	cmp	r3, #0
 8003268:	d037      	beq.n	80032da <UART_WaitOnFlagUntilTimeout+0xb2>
 800326a:	68bb      	ldr	r3, [r7, #8]
 800326c:	2b80      	cmp	r3, #128	@ 0x80
 800326e:	d034      	beq.n	80032da <UART_WaitOnFlagUntilTimeout+0xb2>
 8003270:	68bb      	ldr	r3, [r7, #8]
 8003272:	2b40      	cmp	r3, #64	@ 0x40
 8003274:	d031      	beq.n	80032da <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	69db      	ldr	r3, [r3, #28]
 800327c:	f003 0308 	and.w	r3, r3, #8
 8003280:	2b08      	cmp	r3, #8
 8003282:	d110      	bne.n	80032a6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	2208      	movs	r2, #8
 800328a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800328c:	68f8      	ldr	r0, [r7, #12]
 800328e:	f000 f838 	bl	8003302 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	2208      	movs	r2, #8
 8003296:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	2200      	movs	r2, #0
 800329e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80032a2:	2301      	movs	r3, #1
 80032a4:	e029      	b.n	80032fa <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	69db      	ldr	r3, [r3, #28]
 80032ac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80032b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80032b4:	d111      	bne.n	80032da <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80032be:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80032c0:	68f8      	ldr	r0, [r7, #12]
 80032c2:	f000 f81e 	bl	8003302 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	2220      	movs	r2, #32
 80032ca:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	2200      	movs	r2, #0
 80032d2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80032d6:	2303      	movs	r3, #3
 80032d8:	e00f      	b.n	80032fa <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	69da      	ldr	r2, [r3, #28]
 80032e0:	68bb      	ldr	r3, [r7, #8]
 80032e2:	4013      	ands	r3, r2
 80032e4:	68ba      	ldr	r2, [r7, #8]
 80032e6:	429a      	cmp	r2, r3
 80032e8:	bf0c      	ite	eq
 80032ea:	2301      	moveq	r3, #1
 80032ec:	2300      	movne	r3, #0
 80032ee:	b2db      	uxtb	r3, r3
 80032f0:	461a      	mov	r2, r3
 80032f2:	79fb      	ldrb	r3, [r7, #7]
 80032f4:	429a      	cmp	r2, r3
 80032f6:	d0a0      	beq.n	800323a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80032f8:	2300      	movs	r3, #0
}
 80032fa:	4618      	mov	r0, r3
 80032fc:	3710      	adds	r7, #16
 80032fe:	46bd      	mov	sp, r7
 8003300:	bd80      	pop	{r7, pc}

08003302 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003302:	b480      	push	{r7}
 8003304:	b095      	sub	sp, #84	@ 0x54
 8003306:	af00      	add	r7, sp, #0
 8003308:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003310:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003312:	e853 3f00 	ldrex	r3, [r3]
 8003316:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003318:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800331a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800331e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	461a      	mov	r2, r3
 8003326:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003328:	643b      	str	r3, [r7, #64]	@ 0x40
 800332a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800332c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800332e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003330:	e841 2300 	strex	r3, r2, [r1]
 8003334:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003336:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003338:	2b00      	cmp	r3, #0
 800333a:	d1e6      	bne.n	800330a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	3308      	adds	r3, #8
 8003342:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003344:	6a3b      	ldr	r3, [r7, #32]
 8003346:	e853 3f00 	ldrex	r3, [r3]
 800334a:	61fb      	str	r3, [r7, #28]
   return(result);
 800334c:	69fb      	ldr	r3, [r7, #28]
 800334e:	f023 0301 	bic.w	r3, r3, #1
 8003352:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	3308      	adds	r3, #8
 800335a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800335c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800335e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003360:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003362:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003364:	e841 2300 	strex	r3, r2, [r1]
 8003368:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800336a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800336c:	2b00      	cmp	r3, #0
 800336e:	d1e5      	bne.n	800333c <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003374:	2b01      	cmp	r3, #1
 8003376:	d118      	bne.n	80033aa <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	e853 3f00 	ldrex	r3, [r3]
 8003384:	60bb      	str	r3, [r7, #8]
   return(result);
 8003386:	68bb      	ldr	r3, [r7, #8]
 8003388:	f023 0310 	bic.w	r3, r3, #16
 800338c:	647b      	str	r3, [r7, #68]	@ 0x44
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	461a      	mov	r2, r3
 8003394:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003396:	61bb      	str	r3, [r7, #24]
 8003398:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800339a:	6979      	ldr	r1, [r7, #20]
 800339c:	69ba      	ldr	r2, [r7, #24]
 800339e:	e841 2300 	strex	r3, r2, [r1]
 80033a2:	613b      	str	r3, [r7, #16]
   return(result);
 80033a4:	693b      	ldr	r3, [r7, #16]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d1e6      	bne.n	8003378 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2220      	movs	r2, #32
 80033ae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2200      	movs	r2, #0
 80033b6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2200      	movs	r2, #0
 80033bc:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80033be:	bf00      	nop
 80033c0:	3754      	adds	r7, #84	@ 0x54
 80033c2:	46bd      	mov	sp, r7
 80033c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c8:	4770      	bx	lr

080033ca <_vsniprintf_r>:
 80033ca:	b530      	push	{r4, r5, lr}
 80033cc:	4614      	mov	r4, r2
 80033ce:	2c00      	cmp	r4, #0
 80033d0:	b09b      	sub	sp, #108	@ 0x6c
 80033d2:	4605      	mov	r5, r0
 80033d4:	461a      	mov	r2, r3
 80033d6:	da05      	bge.n	80033e4 <_vsniprintf_r+0x1a>
 80033d8:	238b      	movs	r3, #139	@ 0x8b
 80033da:	6003      	str	r3, [r0, #0]
 80033dc:	f04f 30ff 	mov.w	r0, #4294967295
 80033e0:	b01b      	add	sp, #108	@ 0x6c
 80033e2:	bd30      	pop	{r4, r5, pc}
 80033e4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80033e8:	f8ad 300c 	strh.w	r3, [sp, #12]
 80033ec:	f04f 0300 	mov.w	r3, #0
 80033f0:	9319      	str	r3, [sp, #100]	@ 0x64
 80033f2:	bf14      	ite	ne
 80033f4:	f104 33ff 	addne.w	r3, r4, #4294967295
 80033f8:	4623      	moveq	r3, r4
 80033fa:	9302      	str	r3, [sp, #8]
 80033fc:	9305      	str	r3, [sp, #20]
 80033fe:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003402:	9100      	str	r1, [sp, #0]
 8003404:	9104      	str	r1, [sp, #16]
 8003406:	f8ad 300e 	strh.w	r3, [sp, #14]
 800340a:	4669      	mov	r1, sp
 800340c:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800340e:	f000 f9a1 	bl	8003754 <_svfiprintf_r>
 8003412:	1c43      	adds	r3, r0, #1
 8003414:	bfbc      	itt	lt
 8003416:	238b      	movlt	r3, #139	@ 0x8b
 8003418:	602b      	strlt	r3, [r5, #0]
 800341a:	2c00      	cmp	r4, #0
 800341c:	d0e0      	beq.n	80033e0 <_vsniprintf_r+0x16>
 800341e:	9b00      	ldr	r3, [sp, #0]
 8003420:	2200      	movs	r2, #0
 8003422:	701a      	strb	r2, [r3, #0]
 8003424:	e7dc      	b.n	80033e0 <_vsniprintf_r+0x16>
	...

08003428 <vsniprintf>:
 8003428:	b507      	push	{r0, r1, r2, lr}
 800342a:	9300      	str	r3, [sp, #0]
 800342c:	4613      	mov	r3, r2
 800342e:	460a      	mov	r2, r1
 8003430:	4601      	mov	r1, r0
 8003432:	4803      	ldr	r0, [pc, #12]	@ (8003440 <vsniprintf+0x18>)
 8003434:	6800      	ldr	r0, [r0, #0]
 8003436:	f7ff ffc8 	bl	80033ca <_vsniprintf_r>
 800343a:	b003      	add	sp, #12
 800343c:	f85d fb04 	ldr.w	pc, [sp], #4
 8003440:	2000000c 	.word	0x2000000c

08003444 <memset>:
 8003444:	4402      	add	r2, r0
 8003446:	4603      	mov	r3, r0
 8003448:	4293      	cmp	r3, r2
 800344a:	d100      	bne.n	800344e <memset+0xa>
 800344c:	4770      	bx	lr
 800344e:	f803 1b01 	strb.w	r1, [r3], #1
 8003452:	e7f9      	b.n	8003448 <memset+0x4>

08003454 <__errno>:
 8003454:	4b01      	ldr	r3, [pc, #4]	@ (800345c <__errno+0x8>)
 8003456:	6818      	ldr	r0, [r3, #0]
 8003458:	4770      	bx	lr
 800345a:	bf00      	nop
 800345c:	2000000c 	.word	0x2000000c

08003460 <__libc_init_array>:
 8003460:	b570      	push	{r4, r5, r6, lr}
 8003462:	4d0d      	ldr	r5, [pc, #52]	@ (8003498 <__libc_init_array+0x38>)
 8003464:	4c0d      	ldr	r4, [pc, #52]	@ (800349c <__libc_init_array+0x3c>)
 8003466:	1b64      	subs	r4, r4, r5
 8003468:	10a4      	asrs	r4, r4, #2
 800346a:	2600      	movs	r6, #0
 800346c:	42a6      	cmp	r6, r4
 800346e:	d109      	bne.n	8003484 <__libc_init_array+0x24>
 8003470:	4d0b      	ldr	r5, [pc, #44]	@ (80034a0 <__libc_init_array+0x40>)
 8003472:	4c0c      	ldr	r4, [pc, #48]	@ (80034a4 <__libc_init_array+0x44>)
 8003474:	f000 fc64 	bl	8003d40 <_init>
 8003478:	1b64      	subs	r4, r4, r5
 800347a:	10a4      	asrs	r4, r4, #2
 800347c:	2600      	movs	r6, #0
 800347e:	42a6      	cmp	r6, r4
 8003480:	d105      	bne.n	800348e <__libc_init_array+0x2e>
 8003482:	bd70      	pop	{r4, r5, r6, pc}
 8003484:	f855 3b04 	ldr.w	r3, [r5], #4
 8003488:	4798      	blx	r3
 800348a:	3601      	adds	r6, #1
 800348c:	e7ee      	b.n	800346c <__libc_init_array+0xc>
 800348e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003492:	4798      	blx	r3
 8003494:	3601      	adds	r6, #1
 8003496:	e7f2      	b.n	800347e <__libc_init_array+0x1e>
 8003498:	08003e10 	.word	0x08003e10
 800349c:	08003e10 	.word	0x08003e10
 80034a0:	08003e10 	.word	0x08003e10
 80034a4:	08003e14 	.word	0x08003e14

080034a8 <__retarget_lock_acquire_recursive>:
 80034a8:	4770      	bx	lr

080034aa <__retarget_lock_release_recursive>:
 80034aa:	4770      	bx	lr

080034ac <_free_r>:
 80034ac:	b538      	push	{r3, r4, r5, lr}
 80034ae:	4605      	mov	r5, r0
 80034b0:	2900      	cmp	r1, #0
 80034b2:	d041      	beq.n	8003538 <_free_r+0x8c>
 80034b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80034b8:	1f0c      	subs	r4, r1, #4
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	bfb8      	it	lt
 80034be:	18e4      	addlt	r4, r4, r3
 80034c0:	f000 f8e0 	bl	8003684 <__malloc_lock>
 80034c4:	4a1d      	ldr	r2, [pc, #116]	@ (800353c <_free_r+0x90>)
 80034c6:	6813      	ldr	r3, [r2, #0]
 80034c8:	b933      	cbnz	r3, 80034d8 <_free_r+0x2c>
 80034ca:	6063      	str	r3, [r4, #4]
 80034cc:	6014      	str	r4, [r2, #0]
 80034ce:	4628      	mov	r0, r5
 80034d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80034d4:	f000 b8dc 	b.w	8003690 <__malloc_unlock>
 80034d8:	42a3      	cmp	r3, r4
 80034da:	d908      	bls.n	80034ee <_free_r+0x42>
 80034dc:	6820      	ldr	r0, [r4, #0]
 80034de:	1821      	adds	r1, r4, r0
 80034e0:	428b      	cmp	r3, r1
 80034e2:	bf01      	itttt	eq
 80034e4:	6819      	ldreq	r1, [r3, #0]
 80034e6:	685b      	ldreq	r3, [r3, #4]
 80034e8:	1809      	addeq	r1, r1, r0
 80034ea:	6021      	streq	r1, [r4, #0]
 80034ec:	e7ed      	b.n	80034ca <_free_r+0x1e>
 80034ee:	461a      	mov	r2, r3
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	b10b      	cbz	r3, 80034f8 <_free_r+0x4c>
 80034f4:	42a3      	cmp	r3, r4
 80034f6:	d9fa      	bls.n	80034ee <_free_r+0x42>
 80034f8:	6811      	ldr	r1, [r2, #0]
 80034fa:	1850      	adds	r0, r2, r1
 80034fc:	42a0      	cmp	r0, r4
 80034fe:	d10b      	bne.n	8003518 <_free_r+0x6c>
 8003500:	6820      	ldr	r0, [r4, #0]
 8003502:	4401      	add	r1, r0
 8003504:	1850      	adds	r0, r2, r1
 8003506:	4283      	cmp	r3, r0
 8003508:	6011      	str	r1, [r2, #0]
 800350a:	d1e0      	bne.n	80034ce <_free_r+0x22>
 800350c:	6818      	ldr	r0, [r3, #0]
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	6053      	str	r3, [r2, #4]
 8003512:	4408      	add	r0, r1
 8003514:	6010      	str	r0, [r2, #0]
 8003516:	e7da      	b.n	80034ce <_free_r+0x22>
 8003518:	d902      	bls.n	8003520 <_free_r+0x74>
 800351a:	230c      	movs	r3, #12
 800351c:	602b      	str	r3, [r5, #0]
 800351e:	e7d6      	b.n	80034ce <_free_r+0x22>
 8003520:	6820      	ldr	r0, [r4, #0]
 8003522:	1821      	adds	r1, r4, r0
 8003524:	428b      	cmp	r3, r1
 8003526:	bf04      	itt	eq
 8003528:	6819      	ldreq	r1, [r3, #0]
 800352a:	685b      	ldreq	r3, [r3, #4]
 800352c:	6063      	str	r3, [r4, #4]
 800352e:	bf04      	itt	eq
 8003530:	1809      	addeq	r1, r1, r0
 8003532:	6021      	streq	r1, [r4, #0]
 8003534:	6054      	str	r4, [r2, #4]
 8003536:	e7ca      	b.n	80034ce <_free_r+0x22>
 8003538:	bd38      	pop	{r3, r4, r5, pc}
 800353a:	bf00      	nop
 800353c:	200002c8 	.word	0x200002c8

08003540 <sbrk_aligned>:
 8003540:	b570      	push	{r4, r5, r6, lr}
 8003542:	4e0f      	ldr	r6, [pc, #60]	@ (8003580 <sbrk_aligned+0x40>)
 8003544:	460c      	mov	r4, r1
 8003546:	6831      	ldr	r1, [r6, #0]
 8003548:	4605      	mov	r5, r0
 800354a:	b911      	cbnz	r1, 8003552 <sbrk_aligned+0x12>
 800354c:	f000 fba4 	bl	8003c98 <_sbrk_r>
 8003550:	6030      	str	r0, [r6, #0]
 8003552:	4621      	mov	r1, r4
 8003554:	4628      	mov	r0, r5
 8003556:	f000 fb9f 	bl	8003c98 <_sbrk_r>
 800355a:	1c43      	adds	r3, r0, #1
 800355c:	d103      	bne.n	8003566 <sbrk_aligned+0x26>
 800355e:	f04f 34ff 	mov.w	r4, #4294967295
 8003562:	4620      	mov	r0, r4
 8003564:	bd70      	pop	{r4, r5, r6, pc}
 8003566:	1cc4      	adds	r4, r0, #3
 8003568:	f024 0403 	bic.w	r4, r4, #3
 800356c:	42a0      	cmp	r0, r4
 800356e:	d0f8      	beq.n	8003562 <sbrk_aligned+0x22>
 8003570:	1a21      	subs	r1, r4, r0
 8003572:	4628      	mov	r0, r5
 8003574:	f000 fb90 	bl	8003c98 <_sbrk_r>
 8003578:	3001      	adds	r0, #1
 800357a:	d1f2      	bne.n	8003562 <sbrk_aligned+0x22>
 800357c:	e7ef      	b.n	800355e <sbrk_aligned+0x1e>
 800357e:	bf00      	nop
 8003580:	200002c4 	.word	0x200002c4

08003584 <_malloc_r>:
 8003584:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003588:	1ccd      	adds	r5, r1, #3
 800358a:	f025 0503 	bic.w	r5, r5, #3
 800358e:	3508      	adds	r5, #8
 8003590:	2d0c      	cmp	r5, #12
 8003592:	bf38      	it	cc
 8003594:	250c      	movcc	r5, #12
 8003596:	2d00      	cmp	r5, #0
 8003598:	4606      	mov	r6, r0
 800359a:	db01      	blt.n	80035a0 <_malloc_r+0x1c>
 800359c:	42a9      	cmp	r1, r5
 800359e:	d904      	bls.n	80035aa <_malloc_r+0x26>
 80035a0:	230c      	movs	r3, #12
 80035a2:	6033      	str	r3, [r6, #0]
 80035a4:	2000      	movs	r0, #0
 80035a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80035aa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003680 <_malloc_r+0xfc>
 80035ae:	f000 f869 	bl	8003684 <__malloc_lock>
 80035b2:	f8d8 3000 	ldr.w	r3, [r8]
 80035b6:	461c      	mov	r4, r3
 80035b8:	bb44      	cbnz	r4, 800360c <_malloc_r+0x88>
 80035ba:	4629      	mov	r1, r5
 80035bc:	4630      	mov	r0, r6
 80035be:	f7ff ffbf 	bl	8003540 <sbrk_aligned>
 80035c2:	1c43      	adds	r3, r0, #1
 80035c4:	4604      	mov	r4, r0
 80035c6:	d158      	bne.n	800367a <_malloc_r+0xf6>
 80035c8:	f8d8 4000 	ldr.w	r4, [r8]
 80035cc:	4627      	mov	r7, r4
 80035ce:	2f00      	cmp	r7, #0
 80035d0:	d143      	bne.n	800365a <_malloc_r+0xd6>
 80035d2:	2c00      	cmp	r4, #0
 80035d4:	d04b      	beq.n	800366e <_malloc_r+0xea>
 80035d6:	6823      	ldr	r3, [r4, #0]
 80035d8:	4639      	mov	r1, r7
 80035da:	4630      	mov	r0, r6
 80035dc:	eb04 0903 	add.w	r9, r4, r3
 80035e0:	f000 fb5a 	bl	8003c98 <_sbrk_r>
 80035e4:	4581      	cmp	r9, r0
 80035e6:	d142      	bne.n	800366e <_malloc_r+0xea>
 80035e8:	6821      	ldr	r1, [r4, #0]
 80035ea:	1a6d      	subs	r5, r5, r1
 80035ec:	4629      	mov	r1, r5
 80035ee:	4630      	mov	r0, r6
 80035f0:	f7ff ffa6 	bl	8003540 <sbrk_aligned>
 80035f4:	3001      	adds	r0, #1
 80035f6:	d03a      	beq.n	800366e <_malloc_r+0xea>
 80035f8:	6823      	ldr	r3, [r4, #0]
 80035fa:	442b      	add	r3, r5
 80035fc:	6023      	str	r3, [r4, #0]
 80035fe:	f8d8 3000 	ldr.w	r3, [r8]
 8003602:	685a      	ldr	r2, [r3, #4]
 8003604:	bb62      	cbnz	r2, 8003660 <_malloc_r+0xdc>
 8003606:	f8c8 7000 	str.w	r7, [r8]
 800360a:	e00f      	b.n	800362c <_malloc_r+0xa8>
 800360c:	6822      	ldr	r2, [r4, #0]
 800360e:	1b52      	subs	r2, r2, r5
 8003610:	d420      	bmi.n	8003654 <_malloc_r+0xd0>
 8003612:	2a0b      	cmp	r2, #11
 8003614:	d917      	bls.n	8003646 <_malloc_r+0xc2>
 8003616:	1961      	adds	r1, r4, r5
 8003618:	42a3      	cmp	r3, r4
 800361a:	6025      	str	r5, [r4, #0]
 800361c:	bf18      	it	ne
 800361e:	6059      	strne	r1, [r3, #4]
 8003620:	6863      	ldr	r3, [r4, #4]
 8003622:	bf08      	it	eq
 8003624:	f8c8 1000 	streq.w	r1, [r8]
 8003628:	5162      	str	r2, [r4, r5]
 800362a:	604b      	str	r3, [r1, #4]
 800362c:	4630      	mov	r0, r6
 800362e:	f000 f82f 	bl	8003690 <__malloc_unlock>
 8003632:	f104 000b 	add.w	r0, r4, #11
 8003636:	1d23      	adds	r3, r4, #4
 8003638:	f020 0007 	bic.w	r0, r0, #7
 800363c:	1ac2      	subs	r2, r0, r3
 800363e:	bf1c      	itt	ne
 8003640:	1a1b      	subne	r3, r3, r0
 8003642:	50a3      	strne	r3, [r4, r2]
 8003644:	e7af      	b.n	80035a6 <_malloc_r+0x22>
 8003646:	6862      	ldr	r2, [r4, #4]
 8003648:	42a3      	cmp	r3, r4
 800364a:	bf0c      	ite	eq
 800364c:	f8c8 2000 	streq.w	r2, [r8]
 8003650:	605a      	strne	r2, [r3, #4]
 8003652:	e7eb      	b.n	800362c <_malloc_r+0xa8>
 8003654:	4623      	mov	r3, r4
 8003656:	6864      	ldr	r4, [r4, #4]
 8003658:	e7ae      	b.n	80035b8 <_malloc_r+0x34>
 800365a:	463c      	mov	r4, r7
 800365c:	687f      	ldr	r7, [r7, #4]
 800365e:	e7b6      	b.n	80035ce <_malloc_r+0x4a>
 8003660:	461a      	mov	r2, r3
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	42a3      	cmp	r3, r4
 8003666:	d1fb      	bne.n	8003660 <_malloc_r+0xdc>
 8003668:	2300      	movs	r3, #0
 800366a:	6053      	str	r3, [r2, #4]
 800366c:	e7de      	b.n	800362c <_malloc_r+0xa8>
 800366e:	230c      	movs	r3, #12
 8003670:	6033      	str	r3, [r6, #0]
 8003672:	4630      	mov	r0, r6
 8003674:	f000 f80c 	bl	8003690 <__malloc_unlock>
 8003678:	e794      	b.n	80035a4 <_malloc_r+0x20>
 800367a:	6005      	str	r5, [r0, #0]
 800367c:	e7d6      	b.n	800362c <_malloc_r+0xa8>
 800367e:	bf00      	nop
 8003680:	200002c8 	.word	0x200002c8

08003684 <__malloc_lock>:
 8003684:	4801      	ldr	r0, [pc, #4]	@ (800368c <__malloc_lock+0x8>)
 8003686:	f7ff bf0f 	b.w	80034a8 <__retarget_lock_acquire_recursive>
 800368a:	bf00      	nop
 800368c:	200002c0 	.word	0x200002c0

08003690 <__malloc_unlock>:
 8003690:	4801      	ldr	r0, [pc, #4]	@ (8003698 <__malloc_unlock+0x8>)
 8003692:	f7ff bf0a 	b.w	80034aa <__retarget_lock_release_recursive>
 8003696:	bf00      	nop
 8003698:	200002c0 	.word	0x200002c0

0800369c <__ssputs_r>:
 800369c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80036a0:	688e      	ldr	r6, [r1, #8]
 80036a2:	461f      	mov	r7, r3
 80036a4:	42be      	cmp	r6, r7
 80036a6:	680b      	ldr	r3, [r1, #0]
 80036a8:	4682      	mov	sl, r0
 80036aa:	460c      	mov	r4, r1
 80036ac:	4690      	mov	r8, r2
 80036ae:	d82d      	bhi.n	800370c <__ssputs_r+0x70>
 80036b0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80036b4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80036b8:	d026      	beq.n	8003708 <__ssputs_r+0x6c>
 80036ba:	6965      	ldr	r5, [r4, #20]
 80036bc:	6909      	ldr	r1, [r1, #16]
 80036be:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80036c2:	eba3 0901 	sub.w	r9, r3, r1
 80036c6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80036ca:	1c7b      	adds	r3, r7, #1
 80036cc:	444b      	add	r3, r9
 80036ce:	106d      	asrs	r5, r5, #1
 80036d0:	429d      	cmp	r5, r3
 80036d2:	bf38      	it	cc
 80036d4:	461d      	movcc	r5, r3
 80036d6:	0553      	lsls	r3, r2, #21
 80036d8:	d527      	bpl.n	800372a <__ssputs_r+0x8e>
 80036da:	4629      	mov	r1, r5
 80036dc:	f7ff ff52 	bl	8003584 <_malloc_r>
 80036e0:	4606      	mov	r6, r0
 80036e2:	b360      	cbz	r0, 800373e <__ssputs_r+0xa2>
 80036e4:	6921      	ldr	r1, [r4, #16]
 80036e6:	464a      	mov	r2, r9
 80036e8:	f000 fae6 	bl	8003cb8 <memcpy>
 80036ec:	89a3      	ldrh	r3, [r4, #12]
 80036ee:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80036f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80036f6:	81a3      	strh	r3, [r4, #12]
 80036f8:	6126      	str	r6, [r4, #16]
 80036fa:	6165      	str	r5, [r4, #20]
 80036fc:	444e      	add	r6, r9
 80036fe:	eba5 0509 	sub.w	r5, r5, r9
 8003702:	6026      	str	r6, [r4, #0]
 8003704:	60a5      	str	r5, [r4, #8]
 8003706:	463e      	mov	r6, r7
 8003708:	42be      	cmp	r6, r7
 800370a:	d900      	bls.n	800370e <__ssputs_r+0x72>
 800370c:	463e      	mov	r6, r7
 800370e:	6820      	ldr	r0, [r4, #0]
 8003710:	4632      	mov	r2, r6
 8003712:	4641      	mov	r1, r8
 8003714:	f000 faa6 	bl	8003c64 <memmove>
 8003718:	68a3      	ldr	r3, [r4, #8]
 800371a:	1b9b      	subs	r3, r3, r6
 800371c:	60a3      	str	r3, [r4, #8]
 800371e:	6823      	ldr	r3, [r4, #0]
 8003720:	4433      	add	r3, r6
 8003722:	6023      	str	r3, [r4, #0]
 8003724:	2000      	movs	r0, #0
 8003726:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800372a:	462a      	mov	r2, r5
 800372c:	f000 fad2 	bl	8003cd4 <_realloc_r>
 8003730:	4606      	mov	r6, r0
 8003732:	2800      	cmp	r0, #0
 8003734:	d1e0      	bne.n	80036f8 <__ssputs_r+0x5c>
 8003736:	6921      	ldr	r1, [r4, #16]
 8003738:	4650      	mov	r0, sl
 800373a:	f7ff feb7 	bl	80034ac <_free_r>
 800373e:	230c      	movs	r3, #12
 8003740:	f8ca 3000 	str.w	r3, [sl]
 8003744:	89a3      	ldrh	r3, [r4, #12]
 8003746:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800374a:	81a3      	strh	r3, [r4, #12]
 800374c:	f04f 30ff 	mov.w	r0, #4294967295
 8003750:	e7e9      	b.n	8003726 <__ssputs_r+0x8a>
	...

08003754 <_svfiprintf_r>:
 8003754:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003758:	4698      	mov	r8, r3
 800375a:	898b      	ldrh	r3, [r1, #12]
 800375c:	061b      	lsls	r3, r3, #24
 800375e:	b09d      	sub	sp, #116	@ 0x74
 8003760:	4607      	mov	r7, r0
 8003762:	460d      	mov	r5, r1
 8003764:	4614      	mov	r4, r2
 8003766:	d510      	bpl.n	800378a <_svfiprintf_r+0x36>
 8003768:	690b      	ldr	r3, [r1, #16]
 800376a:	b973      	cbnz	r3, 800378a <_svfiprintf_r+0x36>
 800376c:	2140      	movs	r1, #64	@ 0x40
 800376e:	f7ff ff09 	bl	8003584 <_malloc_r>
 8003772:	6028      	str	r0, [r5, #0]
 8003774:	6128      	str	r0, [r5, #16]
 8003776:	b930      	cbnz	r0, 8003786 <_svfiprintf_r+0x32>
 8003778:	230c      	movs	r3, #12
 800377a:	603b      	str	r3, [r7, #0]
 800377c:	f04f 30ff 	mov.w	r0, #4294967295
 8003780:	b01d      	add	sp, #116	@ 0x74
 8003782:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003786:	2340      	movs	r3, #64	@ 0x40
 8003788:	616b      	str	r3, [r5, #20]
 800378a:	2300      	movs	r3, #0
 800378c:	9309      	str	r3, [sp, #36]	@ 0x24
 800378e:	2320      	movs	r3, #32
 8003790:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003794:	f8cd 800c 	str.w	r8, [sp, #12]
 8003798:	2330      	movs	r3, #48	@ 0x30
 800379a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8003938 <_svfiprintf_r+0x1e4>
 800379e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80037a2:	f04f 0901 	mov.w	r9, #1
 80037a6:	4623      	mov	r3, r4
 80037a8:	469a      	mov	sl, r3
 80037aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80037ae:	b10a      	cbz	r2, 80037b4 <_svfiprintf_r+0x60>
 80037b0:	2a25      	cmp	r2, #37	@ 0x25
 80037b2:	d1f9      	bne.n	80037a8 <_svfiprintf_r+0x54>
 80037b4:	ebba 0b04 	subs.w	fp, sl, r4
 80037b8:	d00b      	beq.n	80037d2 <_svfiprintf_r+0x7e>
 80037ba:	465b      	mov	r3, fp
 80037bc:	4622      	mov	r2, r4
 80037be:	4629      	mov	r1, r5
 80037c0:	4638      	mov	r0, r7
 80037c2:	f7ff ff6b 	bl	800369c <__ssputs_r>
 80037c6:	3001      	adds	r0, #1
 80037c8:	f000 80a7 	beq.w	800391a <_svfiprintf_r+0x1c6>
 80037cc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80037ce:	445a      	add	r2, fp
 80037d0:	9209      	str	r2, [sp, #36]	@ 0x24
 80037d2:	f89a 3000 	ldrb.w	r3, [sl]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	f000 809f 	beq.w	800391a <_svfiprintf_r+0x1c6>
 80037dc:	2300      	movs	r3, #0
 80037de:	f04f 32ff 	mov.w	r2, #4294967295
 80037e2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80037e6:	f10a 0a01 	add.w	sl, sl, #1
 80037ea:	9304      	str	r3, [sp, #16]
 80037ec:	9307      	str	r3, [sp, #28]
 80037ee:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80037f2:	931a      	str	r3, [sp, #104]	@ 0x68
 80037f4:	4654      	mov	r4, sl
 80037f6:	2205      	movs	r2, #5
 80037f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80037fc:	484e      	ldr	r0, [pc, #312]	@ (8003938 <_svfiprintf_r+0x1e4>)
 80037fe:	f7fc fce7 	bl	80001d0 <memchr>
 8003802:	9a04      	ldr	r2, [sp, #16]
 8003804:	b9d8      	cbnz	r0, 800383e <_svfiprintf_r+0xea>
 8003806:	06d0      	lsls	r0, r2, #27
 8003808:	bf44      	itt	mi
 800380a:	2320      	movmi	r3, #32
 800380c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003810:	0711      	lsls	r1, r2, #28
 8003812:	bf44      	itt	mi
 8003814:	232b      	movmi	r3, #43	@ 0x2b
 8003816:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800381a:	f89a 3000 	ldrb.w	r3, [sl]
 800381e:	2b2a      	cmp	r3, #42	@ 0x2a
 8003820:	d015      	beq.n	800384e <_svfiprintf_r+0xfa>
 8003822:	9a07      	ldr	r2, [sp, #28]
 8003824:	4654      	mov	r4, sl
 8003826:	2000      	movs	r0, #0
 8003828:	f04f 0c0a 	mov.w	ip, #10
 800382c:	4621      	mov	r1, r4
 800382e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003832:	3b30      	subs	r3, #48	@ 0x30
 8003834:	2b09      	cmp	r3, #9
 8003836:	d94b      	bls.n	80038d0 <_svfiprintf_r+0x17c>
 8003838:	b1b0      	cbz	r0, 8003868 <_svfiprintf_r+0x114>
 800383a:	9207      	str	r2, [sp, #28]
 800383c:	e014      	b.n	8003868 <_svfiprintf_r+0x114>
 800383e:	eba0 0308 	sub.w	r3, r0, r8
 8003842:	fa09 f303 	lsl.w	r3, r9, r3
 8003846:	4313      	orrs	r3, r2
 8003848:	9304      	str	r3, [sp, #16]
 800384a:	46a2      	mov	sl, r4
 800384c:	e7d2      	b.n	80037f4 <_svfiprintf_r+0xa0>
 800384e:	9b03      	ldr	r3, [sp, #12]
 8003850:	1d19      	adds	r1, r3, #4
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	9103      	str	r1, [sp, #12]
 8003856:	2b00      	cmp	r3, #0
 8003858:	bfbb      	ittet	lt
 800385a:	425b      	neglt	r3, r3
 800385c:	f042 0202 	orrlt.w	r2, r2, #2
 8003860:	9307      	strge	r3, [sp, #28]
 8003862:	9307      	strlt	r3, [sp, #28]
 8003864:	bfb8      	it	lt
 8003866:	9204      	strlt	r2, [sp, #16]
 8003868:	7823      	ldrb	r3, [r4, #0]
 800386a:	2b2e      	cmp	r3, #46	@ 0x2e
 800386c:	d10a      	bne.n	8003884 <_svfiprintf_r+0x130>
 800386e:	7863      	ldrb	r3, [r4, #1]
 8003870:	2b2a      	cmp	r3, #42	@ 0x2a
 8003872:	d132      	bne.n	80038da <_svfiprintf_r+0x186>
 8003874:	9b03      	ldr	r3, [sp, #12]
 8003876:	1d1a      	adds	r2, r3, #4
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	9203      	str	r2, [sp, #12]
 800387c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003880:	3402      	adds	r4, #2
 8003882:	9305      	str	r3, [sp, #20]
 8003884:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8003948 <_svfiprintf_r+0x1f4>
 8003888:	7821      	ldrb	r1, [r4, #0]
 800388a:	2203      	movs	r2, #3
 800388c:	4650      	mov	r0, sl
 800388e:	f7fc fc9f 	bl	80001d0 <memchr>
 8003892:	b138      	cbz	r0, 80038a4 <_svfiprintf_r+0x150>
 8003894:	9b04      	ldr	r3, [sp, #16]
 8003896:	eba0 000a 	sub.w	r0, r0, sl
 800389a:	2240      	movs	r2, #64	@ 0x40
 800389c:	4082      	lsls	r2, r0
 800389e:	4313      	orrs	r3, r2
 80038a0:	3401      	adds	r4, #1
 80038a2:	9304      	str	r3, [sp, #16]
 80038a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80038a8:	4824      	ldr	r0, [pc, #144]	@ (800393c <_svfiprintf_r+0x1e8>)
 80038aa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80038ae:	2206      	movs	r2, #6
 80038b0:	f7fc fc8e 	bl	80001d0 <memchr>
 80038b4:	2800      	cmp	r0, #0
 80038b6:	d036      	beq.n	8003926 <_svfiprintf_r+0x1d2>
 80038b8:	4b21      	ldr	r3, [pc, #132]	@ (8003940 <_svfiprintf_r+0x1ec>)
 80038ba:	bb1b      	cbnz	r3, 8003904 <_svfiprintf_r+0x1b0>
 80038bc:	9b03      	ldr	r3, [sp, #12]
 80038be:	3307      	adds	r3, #7
 80038c0:	f023 0307 	bic.w	r3, r3, #7
 80038c4:	3308      	adds	r3, #8
 80038c6:	9303      	str	r3, [sp, #12]
 80038c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80038ca:	4433      	add	r3, r6
 80038cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80038ce:	e76a      	b.n	80037a6 <_svfiprintf_r+0x52>
 80038d0:	fb0c 3202 	mla	r2, ip, r2, r3
 80038d4:	460c      	mov	r4, r1
 80038d6:	2001      	movs	r0, #1
 80038d8:	e7a8      	b.n	800382c <_svfiprintf_r+0xd8>
 80038da:	2300      	movs	r3, #0
 80038dc:	3401      	adds	r4, #1
 80038de:	9305      	str	r3, [sp, #20]
 80038e0:	4619      	mov	r1, r3
 80038e2:	f04f 0c0a 	mov.w	ip, #10
 80038e6:	4620      	mov	r0, r4
 80038e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80038ec:	3a30      	subs	r2, #48	@ 0x30
 80038ee:	2a09      	cmp	r2, #9
 80038f0:	d903      	bls.n	80038fa <_svfiprintf_r+0x1a6>
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d0c6      	beq.n	8003884 <_svfiprintf_r+0x130>
 80038f6:	9105      	str	r1, [sp, #20]
 80038f8:	e7c4      	b.n	8003884 <_svfiprintf_r+0x130>
 80038fa:	fb0c 2101 	mla	r1, ip, r1, r2
 80038fe:	4604      	mov	r4, r0
 8003900:	2301      	movs	r3, #1
 8003902:	e7f0      	b.n	80038e6 <_svfiprintf_r+0x192>
 8003904:	ab03      	add	r3, sp, #12
 8003906:	9300      	str	r3, [sp, #0]
 8003908:	462a      	mov	r2, r5
 800390a:	4b0e      	ldr	r3, [pc, #56]	@ (8003944 <_svfiprintf_r+0x1f0>)
 800390c:	a904      	add	r1, sp, #16
 800390e:	4638      	mov	r0, r7
 8003910:	f3af 8000 	nop.w
 8003914:	1c42      	adds	r2, r0, #1
 8003916:	4606      	mov	r6, r0
 8003918:	d1d6      	bne.n	80038c8 <_svfiprintf_r+0x174>
 800391a:	89ab      	ldrh	r3, [r5, #12]
 800391c:	065b      	lsls	r3, r3, #25
 800391e:	f53f af2d 	bmi.w	800377c <_svfiprintf_r+0x28>
 8003922:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003924:	e72c      	b.n	8003780 <_svfiprintf_r+0x2c>
 8003926:	ab03      	add	r3, sp, #12
 8003928:	9300      	str	r3, [sp, #0]
 800392a:	462a      	mov	r2, r5
 800392c:	4b05      	ldr	r3, [pc, #20]	@ (8003944 <_svfiprintf_r+0x1f0>)
 800392e:	a904      	add	r1, sp, #16
 8003930:	4638      	mov	r0, r7
 8003932:	f000 f879 	bl	8003a28 <_printf_i>
 8003936:	e7ed      	b.n	8003914 <_svfiprintf_r+0x1c0>
 8003938:	08003dd4 	.word	0x08003dd4
 800393c:	08003dde 	.word	0x08003dde
 8003940:	00000000 	.word	0x00000000
 8003944:	0800369d 	.word	0x0800369d
 8003948:	08003dda 	.word	0x08003dda

0800394c <_printf_common>:
 800394c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003950:	4616      	mov	r6, r2
 8003952:	4698      	mov	r8, r3
 8003954:	688a      	ldr	r2, [r1, #8]
 8003956:	690b      	ldr	r3, [r1, #16]
 8003958:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800395c:	4293      	cmp	r3, r2
 800395e:	bfb8      	it	lt
 8003960:	4613      	movlt	r3, r2
 8003962:	6033      	str	r3, [r6, #0]
 8003964:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003968:	4607      	mov	r7, r0
 800396a:	460c      	mov	r4, r1
 800396c:	b10a      	cbz	r2, 8003972 <_printf_common+0x26>
 800396e:	3301      	adds	r3, #1
 8003970:	6033      	str	r3, [r6, #0]
 8003972:	6823      	ldr	r3, [r4, #0]
 8003974:	0699      	lsls	r1, r3, #26
 8003976:	bf42      	ittt	mi
 8003978:	6833      	ldrmi	r3, [r6, #0]
 800397a:	3302      	addmi	r3, #2
 800397c:	6033      	strmi	r3, [r6, #0]
 800397e:	6825      	ldr	r5, [r4, #0]
 8003980:	f015 0506 	ands.w	r5, r5, #6
 8003984:	d106      	bne.n	8003994 <_printf_common+0x48>
 8003986:	f104 0a19 	add.w	sl, r4, #25
 800398a:	68e3      	ldr	r3, [r4, #12]
 800398c:	6832      	ldr	r2, [r6, #0]
 800398e:	1a9b      	subs	r3, r3, r2
 8003990:	42ab      	cmp	r3, r5
 8003992:	dc26      	bgt.n	80039e2 <_printf_common+0x96>
 8003994:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003998:	6822      	ldr	r2, [r4, #0]
 800399a:	3b00      	subs	r3, #0
 800399c:	bf18      	it	ne
 800399e:	2301      	movne	r3, #1
 80039a0:	0692      	lsls	r2, r2, #26
 80039a2:	d42b      	bmi.n	80039fc <_printf_common+0xb0>
 80039a4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80039a8:	4641      	mov	r1, r8
 80039aa:	4638      	mov	r0, r7
 80039ac:	47c8      	blx	r9
 80039ae:	3001      	adds	r0, #1
 80039b0:	d01e      	beq.n	80039f0 <_printf_common+0xa4>
 80039b2:	6823      	ldr	r3, [r4, #0]
 80039b4:	6922      	ldr	r2, [r4, #16]
 80039b6:	f003 0306 	and.w	r3, r3, #6
 80039ba:	2b04      	cmp	r3, #4
 80039bc:	bf02      	ittt	eq
 80039be:	68e5      	ldreq	r5, [r4, #12]
 80039c0:	6833      	ldreq	r3, [r6, #0]
 80039c2:	1aed      	subeq	r5, r5, r3
 80039c4:	68a3      	ldr	r3, [r4, #8]
 80039c6:	bf0c      	ite	eq
 80039c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80039cc:	2500      	movne	r5, #0
 80039ce:	4293      	cmp	r3, r2
 80039d0:	bfc4      	itt	gt
 80039d2:	1a9b      	subgt	r3, r3, r2
 80039d4:	18ed      	addgt	r5, r5, r3
 80039d6:	2600      	movs	r6, #0
 80039d8:	341a      	adds	r4, #26
 80039da:	42b5      	cmp	r5, r6
 80039dc:	d11a      	bne.n	8003a14 <_printf_common+0xc8>
 80039de:	2000      	movs	r0, #0
 80039e0:	e008      	b.n	80039f4 <_printf_common+0xa8>
 80039e2:	2301      	movs	r3, #1
 80039e4:	4652      	mov	r2, sl
 80039e6:	4641      	mov	r1, r8
 80039e8:	4638      	mov	r0, r7
 80039ea:	47c8      	blx	r9
 80039ec:	3001      	adds	r0, #1
 80039ee:	d103      	bne.n	80039f8 <_printf_common+0xac>
 80039f0:	f04f 30ff 	mov.w	r0, #4294967295
 80039f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80039f8:	3501      	adds	r5, #1
 80039fa:	e7c6      	b.n	800398a <_printf_common+0x3e>
 80039fc:	18e1      	adds	r1, r4, r3
 80039fe:	1c5a      	adds	r2, r3, #1
 8003a00:	2030      	movs	r0, #48	@ 0x30
 8003a02:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003a06:	4422      	add	r2, r4
 8003a08:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003a0c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003a10:	3302      	adds	r3, #2
 8003a12:	e7c7      	b.n	80039a4 <_printf_common+0x58>
 8003a14:	2301      	movs	r3, #1
 8003a16:	4622      	mov	r2, r4
 8003a18:	4641      	mov	r1, r8
 8003a1a:	4638      	mov	r0, r7
 8003a1c:	47c8      	blx	r9
 8003a1e:	3001      	adds	r0, #1
 8003a20:	d0e6      	beq.n	80039f0 <_printf_common+0xa4>
 8003a22:	3601      	adds	r6, #1
 8003a24:	e7d9      	b.n	80039da <_printf_common+0x8e>
	...

08003a28 <_printf_i>:
 8003a28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003a2c:	7e0f      	ldrb	r7, [r1, #24]
 8003a2e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003a30:	2f78      	cmp	r7, #120	@ 0x78
 8003a32:	4691      	mov	r9, r2
 8003a34:	4680      	mov	r8, r0
 8003a36:	460c      	mov	r4, r1
 8003a38:	469a      	mov	sl, r3
 8003a3a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003a3e:	d807      	bhi.n	8003a50 <_printf_i+0x28>
 8003a40:	2f62      	cmp	r7, #98	@ 0x62
 8003a42:	d80a      	bhi.n	8003a5a <_printf_i+0x32>
 8003a44:	2f00      	cmp	r7, #0
 8003a46:	f000 80d1 	beq.w	8003bec <_printf_i+0x1c4>
 8003a4a:	2f58      	cmp	r7, #88	@ 0x58
 8003a4c:	f000 80b8 	beq.w	8003bc0 <_printf_i+0x198>
 8003a50:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003a54:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003a58:	e03a      	b.n	8003ad0 <_printf_i+0xa8>
 8003a5a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003a5e:	2b15      	cmp	r3, #21
 8003a60:	d8f6      	bhi.n	8003a50 <_printf_i+0x28>
 8003a62:	a101      	add	r1, pc, #4	@ (adr r1, 8003a68 <_printf_i+0x40>)
 8003a64:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003a68:	08003ac1 	.word	0x08003ac1
 8003a6c:	08003ad5 	.word	0x08003ad5
 8003a70:	08003a51 	.word	0x08003a51
 8003a74:	08003a51 	.word	0x08003a51
 8003a78:	08003a51 	.word	0x08003a51
 8003a7c:	08003a51 	.word	0x08003a51
 8003a80:	08003ad5 	.word	0x08003ad5
 8003a84:	08003a51 	.word	0x08003a51
 8003a88:	08003a51 	.word	0x08003a51
 8003a8c:	08003a51 	.word	0x08003a51
 8003a90:	08003a51 	.word	0x08003a51
 8003a94:	08003bd3 	.word	0x08003bd3
 8003a98:	08003aff 	.word	0x08003aff
 8003a9c:	08003b8d 	.word	0x08003b8d
 8003aa0:	08003a51 	.word	0x08003a51
 8003aa4:	08003a51 	.word	0x08003a51
 8003aa8:	08003bf5 	.word	0x08003bf5
 8003aac:	08003a51 	.word	0x08003a51
 8003ab0:	08003aff 	.word	0x08003aff
 8003ab4:	08003a51 	.word	0x08003a51
 8003ab8:	08003a51 	.word	0x08003a51
 8003abc:	08003b95 	.word	0x08003b95
 8003ac0:	6833      	ldr	r3, [r6, #0]
 8003ac2:	1d1a      	adds	r2, r3, #4
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	6032      	str	r2, [r6, #0]
 8003ac8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003acc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003ad0:	2301      	movs	r3, #1
 8003ad2:	e09c      	b.n	8003c0e <_printf_i+0x1e6>
 8003ad4:	6833      	ldr	r3, [r6, #0]
 8003ad6:	6820      	ldr	r0, [r4, #0]
 8003ad8:	1d19      	adds	r1, r3, #4
 8003ada:	6031      	str	r1, [r6, #0]
 8003adc:	0606      	lsls	r6, r0, #24
 8003ade:	d501      	bpl.n	8003ae4 <_printf_i+0xbc>
 8003ae0:	681d      	ldr	r5, [r3, #0]
 8003ae2:	e003      	b.n	8003aec <_printf_i+0xc4>
 8003ae4:	0645      	lsls	r5, r0, #25
 8003ae6:	d5fb      	bpl.n	8003ae0 <_printf_i+0xb8>
 8003ae8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003aec:	2d00      	cmp	r5, #0
 8003aee:	da03      	bge.n	8003af8 <_printf_i+0xd0>
 8003af0:	232d      	movs	r3, #45	@ 0x2d
 8003af2:	426d      	negs	r5, r5
 8003af4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003af8:	4858      	ldr	r0, [pc, #352]	@ (8003c5c <_printf_i+0x234>)
 8003afa:	230a      	movs	r3, #10
 8003afc:	e011      	b.n	8003b22 <_printf_i+0xfa>
 8003afe:	6821      	ldr	r1, [r4, #0]
 8003b00:	6833      	ldr	r3, [r6, #0]
 8003b02:	0608      	lsls	r0, r1, #24
 8003b04:	f853 5b04 	ldr.w	r5, [r3], #4
 8003b08:	d402      	bmi.n	8003b10 <_printf_i+0xe8>
 8003b0a:	0649      	lsls	r1, r1, #25
 8003b0c:	bf48      	it	mi
 8003b0e:	b2ad      	uxthmi	r5, r5
 8003b10:	2f6f      	cmp	r7, #111	@ 0x6f
 8003b12:	4852      	ldr	r0, [pc, #328]	@ (8003c5c <_printf_i+0x234>)
 8003b14:	6033      	str	r3, [r6, #0]
 8003b16:	bf14      	ite	ne
 8003b18:	230a      	movne	r3, #10
 8003b1a:	2308      	moveq	r3, #8
 8003b1c:	2100      	movs	r1, #0
 8003b1e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003b22:	6866      	ldr	r6, [r4, #4]
 8003b24:	60a6      	str	r6, [r4, #8]
 8003b26:	2e00      	cmp	r6, #0
 8003b28:	db05      	blt.n	8003b36 <_printf_i+0x10e>
 8003b2a:	6821      	ldr	r1, [r4, #0]
 8003b2c:	432e      	orrs	r6, r5
 8003b2e:	f021 0104 	bic.w	r1, r1, #4
 8003b32:	6021      	str	r1, [r4, #0]
 8003b34:	d04b      	beq.n	8003bce <_printf_i+0x1a6>
 8003b36:	4616      	mov	r6, r2
 8003b38:	fbb5 f1f3 	udiv	r1, r5, r3
 8003b3c:	fb03 5711 	mls	r7, r3, r1, r5
 8003b40:	5dc7      	ldrb	r7, [r0, r7]
 8003b42:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003b46:	462f      	mov	r7, r5
 8003b48:	42bb      	cmp	r3, r7
 8003b4a:	460d      	mov	r5, r1
 8003b4c:	d9f4      	bls.n	8003b38 <_printf_i+0x110>
 8003b4e:	2b08      	cmp	r3, #8
 8003b50:	d10b      	bne.n	8003b6a <_printf_i+0x142>
 8003b52:	6823      	ldr	r3, [r4, #0]
 8003b54:	07df      	lsls	r7, r3, #31
 8003b56:	d508      	bpl.n	8003b6a <_printf_i+0x142>
 8003b58:	6923      	ldr	r3, [r4, #16]
 8003b5a:	6861      	ldr	r1, [r4, #4]
 8003b5c:	4299      	cmp	r1, r3
 8003b5e:	bfde      	ittt	le
 8003b60:	2330      	movle	r3, #48	@ 0x30
 8003b62:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003b66:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003b6a:	1b92      	subs	r2, r2, r6
 8003b6c:	6122      	str	r2, [r4, #16]
 8003b6e:	f8cd a000 	str.w	sl, [sp]
 8003b72:	464b      	mov	r3, r9
 8003b74:	aa03      	add	r2, sp, #12
 8003b76:	4621      	mov	r1, r4
 8003b78:	4640      	mov	r0, r8
 8003b7a:	f7ff fee7 	bl	800394c <_printf_common>
 8003b7e:	3001      	adds	r0, #1
 8003b80:	d14a      	bne.n	8003c18 <_printf_i+0x1f0>
 8003b82:	f04f 30ff 	mov.w	r0, #4294967295
 8003b86:	b004      	add	sp, #16
 8003b88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003b8c:	6823      	ldr	r3, [r4, #0]
 8003b8e:	f043 0320 	orr.w	r3, r3, #32
 8003b92:	6023      	str	r3, [r4, #0]
 8003b94:	4832      	ldr	r0, [pc, #200]	@ (8003c60 <_printf_i+0x238>)
 8003b96:	2778      	movs	r7, #120	@ 0x78
 8003b98:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003b9c:	6823      	ldr	r3, [r4, #0]
 8003b9e:	6831      	ldr	r1, [r6, #0]
 8003ba0:	061f      	lsls	r7, r3, #24
 8003ba2:	f851 5b04 	ldr.w	r5, [r1], #4
 8003ba6:	d402      	bmi.n	8003bae <_printf_i+0x186>
 8003ba8:	065f      	lsls	r7, r3, #25
 8003baa:	bf48      	it	mi
 8003bac:	b2ad      	uxthmi	r5, r5
 8003bae:	6031      	str	r1, [r6, #0]
 8003bb0:	07d9      	lsls	r1, r3, #31
 8003bb2:	bf44      	itt	mi
 8003bb4:	f043 0320 	orrmi.w	r3, r3, #32
 8003bb8:	6023      	strmi	r3, [r4, #0]
 8003bba:	b11d      	cbz	r5, 8003bc4 <_printf_i+0x19c>
 8003bbc:	2310      	movs	r3, #16
 8003bbe:	e7ad      	b.n	8003b1c <_printf_i+0xf4>
 8003bc0:	4826      	ldr	r0, [pc, #152]	@ (8003c5c <_printf_i+0x234>)
 8003bc2:	e7e9      	b.n	8003b98 <_printf_i+0x170>
 8003bc4:	6823      	ldr	r3, [r4, #0]
 8003bc6:	f023 0320 	bic.w	r3, r3, #32
 8003bca:	6023      	str	r3, [r4, #0]
 8003bcc:	e7f6      	b.n	8003bbc <_printf_i+0x194>
 8003bce:	4616      	mov	r6, r2
 8003bd0:	e7bd      	b.n	8003b4e <_printf_i+0x126>
 8003bd2:	6833      	ldr	r3, [r6, #0]
 8003bd4:	6825      	ldr	r5, [r4, #0]
 8003bd6:	6961      	ldr	r1, [r4, #20]
 8003bd8:	1d18      	adds	r0, r3, #4
 8003bda:	6030      	str	r0, [r6, #0]
 8003bdc:	062e      	lsls	r6, r5, #24
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	d501      	bpl.n	8003be6 <_printf_i+0x1be>
 8003be2:	6019      	str	r1, [r3, #0]
 8003be4:	e002      	b.n	8003bec <_printf_i+0x1c4>
 8003be6:	0668      	lsls	r0, r5, #25
 8003be8:	d5fb      	bpl.n	8003be2 <_printf_i+0x1ba>
 8003bea:	8019      	strh	r1, [r3, #0]
 8003bec:	2300      	movs	r3, #0
 8003bee:	6123      	str	r3, [r4, #16]
 8003bf0:	4616      	mov	r6, r2
 8003bf2:	e7bc      	b.n	8003b6e <_printf_i+0x146>
 8003bf4:	6833      	ldr	r3, [r6, #0]
 8003bf6:	1d1a      	adds	r2, r3, #4
 8003bf8:	6032      	str	r2, [r6, #0]
 8003bfa:	681e      	ldr	r6, [r3, #0]
 8003bfc:	6862      	ldr	r2, [r4, #4]
 8003bfe:	2100      	movs	r1, #0
 8003c00:	4630      	mov	r0, r6
 8003c02:	f7fc fae5 	bl	80001d0 <memchr>
 8003c06:	b108      	cbz	r0, 8003c0c <_printf_i+0x1e4>
 8003c08:	1b80      	subs	r0, r0, r6
 8003c0a:	6060      	str	r0, [r4, #4]
 8003c0c:	6863      	ldr	r3, [r4, #4]
 8003c0e:	6123      	str	r3, [r4, #16]
 8003c10:	2300      	movs	r3, #0
 8003c12:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003c16:	e7aa      	b.n	8003b6e <_printf_i+0x146>
 8003c18:	6923      	ldr	r3, [r4, #16]
 8003c1a:	4632      	mov	r2, r6
 8003c1c:	4649      	mov	r1, r9
 8003c1e:	4640      	mov	r0, r8
 8003c20:	47d0      	blx	sl
 8003c22:	3001      	adds	r0, #1
 8003c24:	d0ad      	beq.n	8003b82 <_printf_i+0x15a>
 8003c26:	6823      	ldr	r3, [r4, #0]
 8003c28:	079b      	lsls	r3, r3, #30
 8003c2a:	d413      	bmi.n	8003c54 <_printf_i+0x22c>
 8003c2c:	68e0      	ldr	r0, [r4, #12]
 8003c2e:	9b03      	ldr	r3, [sp, #12]
 8003c30:	4298      	cmp	r0, r3
 8003c32:	bfb8      	it	lt
 8003c34:	4618      	movlt	r0, r3
 8003c36:	e7a6      	b.n	8003b86 <_printf_i+0x15e>
 8003c38:	2301      	movs	r3, #1
 8003c3a:	4632      	mov	r2, r6
 8003c3c:	4649      	mov	r1, r9
 8003c3e:	4640      	mov	r0, r8
 8003c40:	47d0      	blx	sl
 8003c42:	3001      	adds	r0, #1
 8003c44:	d09d      	beq.n	8003b82 <_printf_i+0x15a>
 8003c46:	3501      	adds	r5, #1
 8003c48:	68e3      	ldr	r3, [r4, #12]
 8003c4a:	9903      	ldr	r1, [sp, #12]
 8003c4c:	1a5b      	subs	r3, r3, r1
 8003c4e:	42ab      	cmp	r3, r5
 8003c50:	dcf2      	bgt.n	8003c38 <_printf_i+0x210>
 8003c52:	e7eb      	b.n	8003c2c <_printf_i+0x204>
 8003c54:	2500      	movs	r5, #0
 8003c56:	f104 0619 	add.w	r6, r4, #25
 8003c5a:	e7f5      	b.n	8003c48 <_printf_i+0x220>
 8003c5c:	08003de5 	.word	0x08003de5
 8003c60:	08003df6 	.word	0x08003df6

08003c64 <memmove>:
 8003c64:	4288      	cmp	r0, r1
 8003c66:	b510      	push	{r4, lr}
 8003c68:	eb01 0402 	add.w	r4, r1, r2
 8003c6c:	d902      	bls.n	8003c74 <memmove+0x10>
 8003c6e:	4284      	cmp	r4, r0
 8003c70:	4623      	mov	r3, r4
 8003c72:	d807      	bhi.n	8003c84 <memmove+0x20>
 8003c74:	1e43      	subs	r3, r0, #1
 8003c76:	42a1      	cmp	r1, r4
 8003c78:	d008      	beq.n	8003c8c <memmove+0x28>
 8003c7a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003c7e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003c82:	e7f8      	b.n	8003c76 <memmove+0x12>
 8003c84:	4402      	add	r2, r0
 8003c86:	4601      	mov	r1, r0
 8003c88:	428a      	cmp	r2, r1
 8003c8a:	d100      	bne.n	8003c8e <memmove+0x2a>
 8003c8c:	bd10      	pop	{r4, pc}
 8003c8e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003c92:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003c96:	e7f7      	b.n	8003c88 <memmove+0x24>

08003c98 <_sbrk_r>:
 8003c98:	b538      	push	{r3, r4, r5, lr}
 8003c9a:	4d06      	ldr	r5, [pc, #24]	@ (8003cb4 <_sbrk_r+0x1c>)
 8003c9c:	2300      	movs	r3, #0
 8003c9e:	4604      	mov	r4, r0
 8003ca0:	4608      	mov	r0, r1
 8003ca2:	602b      	str	r3, [r5, #0]
 8003ca4:	f7fc fef2 	bl	8000a8c <_sbrk>
 8003ca8:	1c43      	adds	r3, r0, #1
 8003caa:	d102      	bne.n	8003cb2 <_sbrk_r+0x1a>
 8003cac:	682b      	ldr	r3, [r5, #0]
 8003cae:	b103      	cbz	r3, 8003cb2 <_sbrk_r+0x1a>
 8003cb0:	6023      	str	r3, [r4, #0]
 8003cb2:	bd38      	pop	{r3, r4, r5, pc}
 8003cb4:	200002bc 	.word	0x200002bc

08003cb8 <memcpy>:
 8003cb8:	440a      	add	r2, r1
 8003cba:	4291      	cmp	r1, r2
 8003cbc:	f100 33ff 	add.w	r3, r0, #4294967295
 8003cc0:	d100      	bne.n	8003cc4 <memcpy+0xc>
 8003cc2:	4770      	bx	lr
 8003cc4:	b510      	push	{r4, lr}
 8003cc6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003cca:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003cce:	4291      	cmp	r1, r2
 8003cd0:	d1f9      	bne.n	8003cc6 <memcpy+0xe>
 8003cd2:	bd10      	pop	{r4, pc}

08003cd4 <_realloc_r>:
 8003cd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003cd8:	4607      	mov	r7, r0
 8003cda:	4614      	mov	r4, r2
 8003cdc:	460d      	mov	r5, r1
 8003cde:	b921      	cbnz	r1, 8003cea <_realloc_r+0x16>
 8003ce0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003ce4:	4611      	mov	r1, r2
 8003ce6:	f7ff bc4d 	b.w	8003584 <_malloc_r>
 8003cea:	b92a      	cbnz	r2, 8003cf8 <_realloc_r+0x24>
 8003cec:	f7ff fbde 	bl	80034ac <_free_r>
 8003cf0:	4625      	mov	r5, r4
 8003cf2:	4628      	mov	r0, r5
 8003cf4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003cf8:	f000 f81a 	bl	8003d30 <_malloc_usable_size_r>
 8003cfc:	4284      	cmp	r4, r0
 8003cfe:	4606      	mov	r6, r0
 8003d00:	d802      	bhi.n	8003d08 <_realloc_r+0x34>
 8003d02:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003d06:	d8f4      	bhi.n	8003cf2 <_realloc_r+0x1e>
 8003d08:	4621      	mov	r1, r4
 8003d0a:	4638      	mov	r0, r7
 8003d0c:	f7ff fc3a 	bl	8003584 <_malloc_r>
 8003d10:	4680      	mov	r8, r0
 8003d12:	b908      	cbnz	r0, 8003d18 <_realloc_r+0x44>
 8003d14:	4645      	mov	r5, r8
 8003d16:	e7ec      	b.n	8003cf2 <_realloc_r+0x1e>
 8003d18:	42b4      	cmp	r4, r6
 8003d1a:	4622      	mov	r2, r4
 8003d1c:	4629      	mov	r1, r5
 8003d1e:	bf28      	it	cs
 8003d20:	4632      	movcs	r2, r6
 8003d22:	f7ff ffc9 	bl	8003cb8 <memcpy>
 8003d26:	4629      	mov	r1, r5
 8003d28:	4638      	mov	r0, r7
 8003d2a:	f7ff fbbf 	bl	80034ac <_free_r>
 8003d2e:	e7f1      	b.n	8003d14 <_realloc_r+0x40>

08003d30 <_malloc_usable_size_r>:
 8003d30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003d34:	1f18      	subs	r0, r3, #4
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	bfbc      	itt	lt
 8003d3a:	580b      	ldrlt	r3, [r1, r0]
 8003d3c:	18c0      	addlt	r0, r0, r3
 8003d3e:	4770      	bx	lr

08003d40 <_init>:
 8003d40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d42:	bf00      	nop
 8003d44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d46:	bc08      	pop	{r3}
 8003d48:	469e      	mov	lr, r3
 8003d4a:	4770      	bx	lr

08003d4c <_fini>:
 8003d4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d4e:	bf00      	nop
 8003d50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d52:	bc08      	pop	{r3}
 8003d54:	469e      	mov	lr, r3
 8003d56:	4770      	bx	lr
