Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 5B344CB4331
	for <lists+qemu-devel@lfdr.de>; Thu, 11 Dec 2025 00:02:46 +0100 (CET)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1vTTB3-0006Bp-QK; Wed, 10 Dec 2025 18:00:57 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <nabihestefan@google.com>)
 id 1vTTAx-0006Ag-Nn
 for qemu-devel@nongnu.org; Wed, 10 Dec 2025 18:00:53 -0500
Received: from mail-qt1-x834.google.com ([2607:f8b0:4864:20::834])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <nabihestefan@google.com>)
 id 1vTTAt-0006Us-Ug
 for qemu-devel@nongnu.org; Wed, 10 Dec 2025 18:00:49 -0500
Received: by mail-qt1-x834.google.com with SMTP id
 d75a77b69052e-4ed67a143c5so178661cf.0
 for <qemu-devel@nongnu.org>; Wed, 10 Dec 2025 15:00:46 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1765407646; cv=none;
 d=google.com; s=arc-20240605;
 b=EuNIco0FXvQu5FSkLr6ERWDLR8TQY+H/eS3HQAk5XLhSZxtK56i344rtGVnackxt6E
 7K/ilC+YyZg5WVQt5g1+A8ELaBB4e07BYLCEMG0A2Dw4anw8nPSUu/ST0YZyq4jZlJNv
 wKnkok0djQ3wkVM/2HtA+mMVmt8M61GFjlsrF3c77YKEV1tWvQ7dUi9iy1LmhRSg0BMf
 aS1Q5U5dhVmIEa+wnDk3LtTZmKChocHR8c1mNGc0e/96EUreGO8qDD9htQtTr18eA9Yl
 UxkysV7kXJCu8gEUoS0dPH8DhxwMYxEz+1eOU5h6WyHDzT2zFCcZvfx9/d96wLpAndD+
 Z5Aw==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com;
 s=arc-20240605; 
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:dkim-signature;
 bh=BXQY9YR5MCV3qoqwm7p+9vegnmEDn42tatiNVe+jV5Q=;
 fh=Nq07GhmjElunXzvTOZhq+bqFeiSFcU+bpiuhJNr5wUA=;
 b=aEBwBXn8Dd+d8xqSCDky24vP0NKzvkQragSiAKdfM3jov0dk8eqU1C/vlAyf3MnOV5
 U5ZOWXAoP+e1Mp7woKlwgX2IO/Tgm3HajP6V5solbFBXcyzVGONjORDArSs1te6eLwHJ
 FuYAagGOSAMScUOtTIcCCZ3Z3zvkBIifkWYVpj9jneHfZ/GGRJm9PAmz3PP9wFOfg8il
 mdn3G7U1PHDXjG1PE7rPiykNZ1rSZR29oEpY4aQQb0H2yvEfkJ6JYNHp2D1yz6d/y0zy
 XuD4FqdELEdSzdCnX0cZGUvZ5roHfMCCA2Jkj7ggeAqLeV+LJRIgBA3QAh8J8lWjRFp9
 S+0A==; darn=nongnu.org
ARC-Authentication-Results: i=1; mx.google.com; arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=google.com; s=20230601; t=1765407646; x=1766012446; darn=nongnu.org;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:from:to:cc:subject:date
 :message-id:reply-to;
 bh=BXQY9YR5MCV3qoqwm7p+9vegnmEDn42tatiNVe+jV5Q=;
 b=ynCrfSOxEk1PUcHcEv001iyUoNWjEmXp6d4YjmDoUBFyNEN4lStQ/yhktwxdQ8s+JM
 29MOkx8Z+WKqM7ooK5HSmhRwZQOF8Siw4X4zHeDMoxb6jD3BxWmd5EIS5tnBBq4DR1R8
 CKccAt7AVZqJqhdo3nhH5mtMaO9O6OT7N6Bz8H0PWD/vYma7Bx7yYzj93JR5W1Cpu8q3
 5y2LjvibVbBOBQStyABfi6kN26Hu8hKgvbtHPgMylpcrVbAay7DLxCliH3QnbVKL8PGz
 NeNIkVlQWxLweI8eXAksE6S1LAGRT4jOyGbifEq8Vo1E7bT1nAgjBNZjkw/PxILNan75
 DUDw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1765407646; x=1766012446;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:x-gm-gg:x-gm-message-state:from
 :to:cc:subject:date:message-id:reply-to;
 bh=BXQY9YR5MCV3qoqwm7p+9vegnmEDn42tatiNVe+jV5Q=;
 b=NU4MYM/bu8Y+VbaZU4cde343R3w+NLnHFePlPiqf2yLxZvpAjVrZWS81nNpSO9GFZ9
 eETyGUbvuXQag2N/hOS6fCU0dxDX/RAexHIB7Yl3gNWd1qcCRQq+mbCIZHpQ9MxJCws1
 9bCaloG3JIAje9w2Khp3ObpVRZ4oYnlh6M4rZ7oCkdvoeayPP6qG4xJsPwjBkTqOyLDs
 ULgRYxefWMRIJ3Vy4GJMUxAqOP1CDeK3oJKpc63LhuttPJEnakXiE1miw42vJx3yu4DT
 NqVnHD3tcxUPVGU+ea0WkOTO3Y/CgcgZ1BTNNSj7j+yjehwJtXnb8fNVUAg3oPRydR8Z
 o6cQ==
X-Forwarded-Encrypted: i=1;
 AJvYcCWcarJQnIzTNRCOCpTr6wftqL0lb78PxyQpl9YS9+tEH7/pfpXP2Oj15Rg3KzLOwybJSdta0va7PjZl@nongnu.org
X-Gm-Message-State: AOJu0YyPsG8+1qOEcpyFs0dMgvLN9lhWL10GFl+IBvg/qmtCAXcY8N8u
 X1TsfVl3P8OIxjUX6w8rQNh05IsNAtf8hXPgeG/y5nrGTTrzD5ZGx08hJdTR6OOZ4kVy4WomsdC
 Y9ktI1kaTlMVoY7lDg8nqpGiXjdvLLaibOc7oC02I
X-Gm-Gg: ASbGnctYoFuCc7K6S3FIZjRAwo4EzrgeUiLfKoOcQvLp9rVh01KpgHf6D1MvGbsxBLD
 wCiLtpPKYNKb8BffQI1QlvI8WrglpiutU48GcCtcXWq3LKOOkQsaDUrlfNK00MtHXdb6lGLeBf5
 k8X+Z2Q/n1+K+sV/r2UrJB2r/8POvaWDE0ez/3D5mLFRttWnSzhdAMw9e4IWlzPqFbFb6DnJAkn
 MAn4yqfMhJLuoR2kyG36zW44XjVmtZsL3XduUZgnSI/0q44laJ2qjTW9Be87RNIJ8ktbxdi6+xZ
 5pfa1JEWP4dzPTVQOeG1bqUm0aB3
X-Google-Smtp-Source: AGHT+IGmuYHWSEd8ALpBgewk9y/yw/88NlqOgn+aunrdP+n+0XsgTCqHMHnSGqK7xMSd262u9qYunlN8vaBy1Fz+Z8g=
X-Received: by 2002:a05:622a:34d:b0:4f1:a5f5:31d9 with SMTP id
 d75a77b69052e-4f1bd878ac2mr3752201cf.6.1765407643893; Wed, 10 Dec 2025
 15:00:43 -0800 (PST)
MIME-Version: 1.0
References: <20251208074436.1871180-1-kane_chen@aspeedtech.com>
 <20251208074436.1871180-2-kane_chen@aspeedtech.com>
In-Reply-To: <20251208074436.1871180-2-kane_chen@aspeedtech.com>
From: Nabih Estefan <nabihestefan@google.com>
Date: Wed, 10 Dec 2025 15:00:32 -0800
X-Gm-Features: AQt7F2p38QyRBWGEoZbDbchVpAkzoZDeKdiz5IWzha35FPl9VIyDM-YEUXlIYxY
Message-ID: <CA+QoejUQQg7y5t3J18y=aEPFJGC=Od-HSNxh-+6Vupugb9QGSg@mail.gmail.com>
Subject: Re: [PATCH v3 01/18] hw/misc: Add LTPI controller
To: Kane Chen <kane_chen@aspeedtech.com>
Cc: =?UTF-8?Q?C=C3=A9dric_Le_Goater?= <clg@kaod.org>, 
 Peter Maydell <peter.maydell@linaro.org>,
 Steven Lee <steven_lee@aspeedtech.com>, 
 Troy Lee <leetroy@gmail.com>, Jamin Lin <jamin_lin@aspeedtech.com>, 
 Andrew Jeffery <andrew@codeconstruct.com.au>, Joel Stanley <joel@jms.id.au>, 
 "open list:ASPEED BMCs" <qemu-arm@nongnu.org>, 
 "open list:All patches CC here" <qemu-devel@nongnu.org>,
 troy_lee@aspeedtech.com
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
Received-SPF: pass client-ip=2607:f8b0:4864:20::834;
 envelope-from=nabihestefan@google.com; helo=mail-qt1-x834.google.com
X-Spam_score_int: -175
X-Spam_score: -17.6
X-Spam_bar: -----------------
X-Spam_report: (-17.6 / 5.0 requ) BAYES_00=-1.9, DKIMWL_WL_MED=-0.001,
 DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 ENV_AND_HDR_SPF_MATCH=-0.5, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001, USER_IN_DEF_DKIM_WL=-7.5,
 USER_IN_DEF_SPF_WL=-7.5 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

On Sun, Dec 7, 2025 at 11:46=E2=80=AFPM Kane Chen via <qemu-devel@nongnu.or=
g> wrote:
>
> From: Kane-Chen-AS <kane_chen@aspeedtech.com>
>
> LTPI (LVDS Tunneling Protocol & Interface) is defined in the OCP DC-SCM
> 2.0 specification:
> https://www.opencompute.org/documents/ocp-dc-scm-2-0-ltpi-ver-1-0-pdf
>
> LTPI is a protocol and physical interface for tunneling various low-speed
> signals between the HPM and SCM. As shown in Figure 2, the AST27x0 (left)
> integrates two LTPI controllers, allowing it to connect to up to two
> extended boards.
>
> This commit introduces a simple device model for the ASPEED LTPI
> controller in QEMU.
>
> The model includes basic MMIO read/write operations and sets default
> register values during reset to emulate a link-up state.
>
> Implements register space with read/write callbacks.
>
> Signed-off-by: Kane-Chen-AS <kane_chen@aspeedtech.com>
> ---
>  include/hw/misc/aspeed_ltpi.h |  32 ++++++
>  hw/misc/aspeed_ltpi.c         | 194 ++++++++++++++++++++++++++++++++++
>  hw/misc/meson.build           |   1 +
>  3 files changed, 227 insertions(+)
>  create mode 100644 include/hw/misc/aspeed_ltpi.h
>  create mode 100644 hw/misc/aspeed_ltpi.c
>
> diff --git a/include/hw/misc/aspeed_ltpi.h b/include/hw/misc/aspeed_ltpi.=
h
> new file mode 100644
> index 0000000000..cb1a9f4bd8
> --- /dev/null
> +++ b/include/hw/misc/aspeed_ltpi.h
> @@ -0,0 +1,32 @@
> +/*
> + * ASPEED LTPI Controller
> + *
> + * Copyright (C) 2025 ASPEED Technology Inc.
> + *
> + * SPDX-License-Identifier: GPL-2.0-or-later
> + */
> +#ifndef ASPEED_LTPI_H
> +#define ASPEED_LTPI_H
> +
> +#include "hw/sysbus.h"
> +
> +#define TYPE_ASPEED_LTPI "aspeed.ltpi-ctrl"
> +OBJECT_DECLARE_SIMPLE_TYPE(AspeedLTPIState, ASPEED_LTPI)
> +
> +#define ASPEED_LTPI_CTRL_SIZE   0x200
> +#define ASPEED_LTPI_PHY_SIZE    0x100
> +#define ASPEED_LTPI_TOP_SIZE    0x100

Is there any specific reason to has ASPEED_LTPI_TOTAL_SIZE declared in
the header, but the rest of the sizes in the main file? More of a nit,
but we should group them all together (probably in the header)

> +
> +struct AspeedLTPIState {
> +    SysBusDevice parent;
> +    MemoryRegion mmio;
> +    MemoryRegion mmio_ctrl;
> +    MemoryRegion mmio_phy;
> +    MemoryRegion mmio_top;
> +
> +    uint32_t ctrl_regs[ASPEED_LTPI_CTRL_SIZE >> 2];
> +    uint32_t phy_regs[ASPEED_LTPI_PHY_SIZE >> 2];
> +    uint32_t top_regs[ASPEED_LTPI_TOP_SIZE >> 2];
> +};
> +
> +#endif /* ASPEED_LTPI_H */
> diff --git a/hw/misc/aspeed_ltpi.c b/hw/misc/aspeed_ltpi.c
> new file mode 100644
> index 0000000000..a94ed804a3
> --- /dev/null
> +++ b/hw/misc/aspeed_ltpi.c
> @@ -0,0 +1,194 @@
> +/*
> + * ASPEED LTPI Controller
> + *
> + * Copyright (C) 2025 ASPEED Technology Inc.
> + *
> + * SPDX-License-Identifier: GPL-2.0-or-later
> + */
> +
> +#include "qemu/osdep.h"
> +#include "qemu/log.h"
> +#include "migration/vmstate.h"
> +#include "hw/misc/aspeed_ltpi.h"
> +
> +#define ASPEED_LTPI_TOTAL_SIZE  0x900
> +#define ASPEED_LTPI_CTRL_BASE   0x000
> +#define ASPEED_LTPI_PHY_BASE    0x200
> +#define ASPEED_LTPI_TOP_BASE    0x800
> +
> +#define LTPI_CTRL_LINK_MNG 0x42
> +#define LTPI_PHY_MODE 0x0
> +
> +static uint64_t aspeed_ltpi_top_read(void *opaque, hwaddr offset, unsign=
ed size)
> +{
> +    AspeedLTPIState *s =3D opaque;
> +    uint32_t idx =3D offset >> 2;
> +
> +    return s->top_regs[idx];
> +}
> +
> +static void aspeed_ltpi_top_write(void *opaque, hwaddr offset,
> +                              uint64_t val, unsigned size)
> +{
> +    AspeedLTPIState *s =3D opaque;
> +    uint32_t idx =3D offset >> 2;
> +
> +    switch (offset) {
> +    default:
> +        s->top_regs[idx] =3D (uint32_t)val;
> +        break;
> +    }
> +}
> +
> +static const MemoryRegionOps aspeed_ltpi_top_ops =3D {
> +    .read =3D aspeed_ltpi_top_read,
> +    .write =3D aspeed_ltpi_top_write,
> +    .endianness =3D DEVICE_LITTLE_ENDIAN,
> +    .valid =3D {
> +        .min_access_size =3D 1,
> +        .max_access_size =3D 4,
> +    },
> +};
> +
> +static uint64_t aspeed_ltpi_phy_read(void *opaque, hwaddr offset, unsign=
ed size)
> +{
> +    AspeedLTPIState *s =3D opaque;
> +    uint32_t idx =3D offset >> 2;
> +
> +    return s->phy_regs[idx];
> +}
> +
> +static void aspeed_ltpi_phy_write(void *opaque, hwaddr offset,
> +                              uint64_t val, unsigned size)
> +{
> +    AspeedLTPIState *s =3D opaque;
> +    uint32_t idx =3D offset >> 2;
> +
> +    switch (offset) {
> +    default:
> +        s->phy_regs[idx] =3D (uint32_t)val;
> +        break;
> +    }
> +}
> +
> +static const MemoryRegionOps aspeed_ltpi_phy_ops =3D {
> +    .read =3D aspeed_ltpi_phy_read,
> +    .write =3D aspeed_ltpi_phy_write,
> +    .endianness =3D DEVICE_LITTLE_ENDIAN,
> +    .valid =3D {
> +        .min_access_size =3D 1,
> +        .max_access_size =3D 4,
> +    },
> +};
> +
> +static uint64_t aspeed_ltpi_ctrl_read(void *opaque,
> +                                      hwaddr offset, unsigned size)
> +{
> +    AspeedLTPIState *s =3D opaque;
> +    uint32_t idx =3D offset >> 2;
> +
> +    return s->ctrl_regs[idx];
> +}
> +
> +static void aspeed_ltpi_ctrl_write(void *opaque, hwaddr offset,
> +                              uint64_t val, unsigned size)
> +{
> +    AspeedLTPIState *s =3D opaque;
> +    uint32_t idx =3D offset >> 2;
> +
> +    switch (offset) {
> +    default:
> +        s->ctrl_regs[idx] =3D (uint32_t)val;
> +        break;
> +    }
> +}
> +
> +static const MemoryRegionOps aspeed_ltpi_ctrl_ops =3D {
> +    .read =3D aspeed_ltpi_ctrl_read,
> +    .write =3D aspeed_ltpi_ctrl_write,
> +    .endianness =3D DEVICE_LITTLE_ENDIAN,
> +    .valid =3D {
> +        .min_access_size =3D 1,
> +        .max_access_size =3D 4,
> +    },
> +};
> +
> +static void aspeed_ltpi_reset(DeviceState *dev)
> +{
> +    AspeedLTPIState *s =3D ASPEED_LTPI(dev);
> +
> +    memset(s->ctrl_regs, 0, sizeof(s->ctrl_regs));
> +    memset(s->phy_regs, 0, sizeof(s->phy_regs));
> +    memset(s->top_regs, 0, sizeof(s->top_regs));
> +    /* set default values */
> +    s->ctrl_regs[LTPI_CTRL_LINK_MNG] =3D 0x11900007;
> +    s->phy_regs[LTPI_PHY_MODE] =3D 0x2;
> +}
> +
> +
> +static const VMStateDescription vmstate_aspeed_ltpi =3D {
> +    .name =3D TYPE_ASPEED_LTPI,
> +    .version_id =3D 1,
> +    .minimum_version_id =3D 1,
> +    .fields =3D (VMStateField[]) {
> +        VMSTATE_UINT32_ARRAY(ctrl_regs, AspeedLTPIState,
> +                             ASPEED_LTPI_CTRL_SIZE >> 2),
> +        VMSTATE_UINT32_ARRAY(phy_regs, AspeedLTPIState,
> +                             ASPEED_LTPI_PHY_SIZE >> 2),
> +        VMSTATE_UINT32_ARRAY(top_regs, AspeedLTPIState,
> +                             ASPEED_LTPI_TOP_SIZE >> 2),
> +
> +        VMSTATE_END_OF_LIST()
> +    }
> +};
> +
> +static void aspeed_ltpi_realize(DeviceState *dev, Error **errp)
> +{
> +    AspeedLTPIState *s =3D ASPEED_LTPI(dev);
> +
> +    memory_region_init(&s->mmio, OBJECT(s), TYPE_ASPEED_LTPI,
> +                       ASPEED_LTPI_TOTAL_SIZE);
> +
> +    memory_region_init_io(&s->mmio_ctrl, OBJECT(s),
> +                          &aspeed_ltpi_ctrl_ops, s,
> +                          "aspeed-ltpi-ctrl", ASPEED_LTPI_CTRL_SIZE);
> +
> +    memory_region_init_io(&s->mmio_phy, OBJECT(s),
> +                          &aspeed_ltpi_phy_ops, s,
> +                          "aspeed-ltpi-phy", ASPEED_LTPI_PHY_SIZE);
> +
> +    memory_region_init_io(&s->mmio_top, OBJECT(s),
> +                          &aspeed_ltpi_top_ops, s,
> +                          "aspeed-ltpi-top", ASPEED_LTPI_TOP_SIZE);
> +
> +    memory_region_add_subregion(&s->mmio,
> +                                ASPEED_LTPI_CTRL_BASE, &s->mmio_ctrl);
> +    memory_region_add_subregion(&s->mmio,
> +                                ASPEED_LTPI_PHY_BASE, &s->mmio_phy);
> +    memory_region_add_subregion(&s->mmio,
> +                                ASPEED_LTPI_TOP_BASE, &s->mmio_top);
> +
> +    sysbus_init_mmio(SYS_BUS_DEVICE(s), &s->mmio);
> +}
> +
> +static void aspeed_ltpi_class_init(ObjectClass *klass, const void *data)
> +{
> +    DeviceClass *dc =3D DEVICE_CLASS(klass);
> +    dc->realize =3D aspeed_ltpi_realize;
> +    dc->vmsd =3D &vmstate_aspeed_ltpi;
> +    device_class_set_legacy_reset(dc, aspeed_ltpi_reset);
> +}
> +
> +static const TypeInfo aspeed_ltpi_info =3D {
> +    .name          =3D TYPE_ASPEED_LTPI,
> +    .parent        =3D TYPE_SYS_BUS_DEVICE,
> +    .instance_size =3D sizeof(AspeedLTPIState),
> +    .class_init    =3D aspeed_ltpi_class_init,
> +};
> +
> +static void aspeed_ltpi_register_types(void)
> +{
> +    type_register_static(&aspeed_ltpi_info);
> +}
> +
> +type_init(aspeed_ltpi_register_types);
> diff --git a/hw/misc/meson.build b/hw/misc/meson.build
> index b1d8d8e5d2..45b16e7797 100644
> --- a/hw/misc/meson.build
> +++ b/hw/misc/meson.build
> @@ -136,6 +136,7 @@ system_ss.add(when: 'CONFIG_ASPEED_SOC', if_true: fil=
es(
>    'aspeed_hace.c',
>    'aspeed_i3c.c',
>    'aspeed_lpc.c',
> +  'aspeed_ltpi.c',
>    'aspeed_scu.c',
>    'aspeed_sbc.c',
>    'aspeed_sdmc.c',
> --
> 2.43.0
>
>

