$date
	Sat Dec 04 12:03:00 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module full_adder_tb $end
$var wire 1 ! Sum $end
$var wire 1 " Cout $end
$var reg 1 # Cin $end
$var reg 1 $ In1 $end
$var reg 1 % In2 $end
$scope module uut $end
$var wire 1 # Cin $end
$var wire 1 " Cout $end
$var wire 1 $ In1 $end
$var wire 1 % In2 $end
$var wire 1 ! Sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10
1!
1$
#20
1"
0!
1%
#30
1!
1#
#40
