\hypertarget{struct_d_s_i___type_def}{}\section{D\+S\+I\+\_\+\+Type\+Def Struct Reference}
\label{struct_d_s_i___type_def}\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}


D\+SI Controller.  




{\ttfamily \#include $<$stm32f469xx.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_a6349b3f5bd84a9d19d3de5b8c36ce900}{VR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_a5e1322e27c40bf91d172f9673f205c97}{C\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_a5aa70d8b857aa2b3fb2b1767eb2b82e0}{L\+V\+C\+I\+DR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_adec8c4fe22023eb8df6fb9069b9204a5}{L\+C\+O\+L\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_aa88f7acf487a73acd763e8478ac58e7c}{L\+P\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_ad7eabfe197dd4e367c4817b64fc8a207}{L\+P\+M\+CR}
\item 
uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_a5a51afd3eec34b9f5806b754eb0101a1}{R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}4\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_a6091bd215b74df162dd3bc51621c63ca}{P\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_a6af90ed872fae7ae9c9137fd3dc0c603}{G\+V\+C\+I\+DR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_a27af4e9f888f0b7b1e8da7e002d98798}{M\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_a1f5e9f6d7b4cd70ea6bbe007a0c80cc2}{V\+M\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_abcf10f676fb04e2f4ef0ee2f6ee8dcdd}{V\+P\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_a697344e75543c71d76b265916e4cffba}{V\+C\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_ac5764e1f1815411d35a474f01066f196}{V\+N\+P\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_a8acb521d329627ad33515b7916b4103e}{V\+H\+S\+A\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_afb9fe674d72b1ec0d31697106b58b8b7}{V\+H\+B\+P\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_a2705ad75dd72e009b8df3400b8819426}{V\+L\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_a0c20992c8f20f040628e8dd16b67b399}{V\+V\+S\+A\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_ade15b1e2ed1957d5c8e24adca1509169}{V\+V\+B\+P\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_a27fc5f60a3c37d104411a90628bc75c3}{V\+V\+F\+P\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_aa85636f59d822a5efe0b0b4c3ac7d5f4}{V\+V\+A\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_a45337ccbf651d195c2c113b91c0abb30}{L\+C\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_a28425c08d0f99dc282950144e02c084e}{C\+M\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_aa3607a56076e3621468a0f89c1551e99}{G\+H\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_a8ed572f0779c735318463aa01dca3322}{G\+P\+DR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_ad1d17a2648bfc75d9ce470ddcb97f8ff}{G\+P\+SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_af739b272242d2b13e67f53ddb908ff97}{T\+C\+CR} \mbox{[}6\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_ac689816b67ce3d5a6ef496bd97c57eca}{T\+D\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_a8ee3caa69ce871e68d1ca66a8640a9a9}{C\+L\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_ae46f5a0bfdbaa03ce98672c3fa65730d}{C\+L\+T\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_abb5694635b72d5bf5ef25023070492b3}{D\+L\+T\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_a5cb818b16506f04ab31cd6ba46dad854}{P\+C\+T\+LR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_a3b3d7b0505944ec6cd0657f122cbc40e}{P\+C\+O\+N\+FR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_a6455dee3c68bd18ad586ebd7e88de1c7}{P\+U\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_a3c44fbc278fa4361c9f06ce86cd0236b}{P\+T\+T\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_a909d70d4d88dd6731a07b76a21c8214b}{P\+SR}
\item 
uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_a3c50f8698052818ea3024b4b52d65886}{R\+E\+S\+E\+R\+V\+E\+D1} \mbox{[}2\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_a973944212869adb4c6fb039a0a16c039}{I\+SR} \mbox{[}2\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_a1eaca686abd3c27a85bd13346cb70163}{I\+ER} \mbox{[}2\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_a084078d9f3cece4b4ad554e2c700919f}{R\+E\+S\+E\+R\+V\+E\+D2} \mbox{[}3\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_a056bece8ebbb0b4022d6166f59698ca2}{F\+IR} \mbox{[}2\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_a8c5cc398041224f38803ecf5b544943f}{R\+E\+S\+E\+R\+V\+E\+D3} \mbox{[}8\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_a8ac698c8f34ec80f0a5f737a662c25b1}{V\+S\+CR}
\item 
uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_ab47f7f00aca237787f484db0558735a4}{R\+E\+S\+E\+R\+V\+E\+D4} \mbox{[}2\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_ade4f4e7fc1c188af585a23889a95aeff}{L\+C\+V\+C\+I\+DR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_aba277f1cd31da079d07a3ad1d6775b54}{L\+C\+C\+CR}
\item 
uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_adb4bebbe6b0ac5c1518bc6efb1086fd9}{R\+E\+S\+E\+R\+V\+E\+D5}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_a0779b0195249d52afca2ac232e400d89}{L\+P\+M\+C\+CR}
\item 
uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_a9f6d0bcdc24876b7f73fdbb2ed4f8ba8}{R\+E\+S\+E\+R\+V\+E\+D6} \mbox{[}7\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_ad17bfd107d8f1cc3648f028ee2d1f8a7}{V\+M\+C\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_ab4720f16225bc17b3dba7d8caf773807}{V\+P\+C\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_a3dfde0e1ba08eb3f49d56be82f70279d}{V\+C\+C\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_a494e0b2abf2c5a06dab01d08c65af55a}{V\+N\+P\+C\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_a66d476d7df8ef8e87d3da38a031567dd}{V\+H\+S\+A\+C\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_a1b33578fd6aff98f4435bc3685b49939}{V\+H\+B\+P\+C\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_a205dca2d71dc6f893f9c4f22d28cba9d}{V\+L\+C\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_ae60126856ac70dc332b9859a415b2f06}{V\+V\+S\+A\+C\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_aa0baa0eb0c246bbabfd63047936e1c19}{V\+V\+B\+P\+C\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_a1e1999e8c3a7bb04ff76c6b796a276de}{V\+V\+F\+P\+C\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_a3ce471d524b62bb455983e94114996d0}{V\+V\+A\+C\+CR}
\item 
uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_ac2f9e802040136e73422d91195ea8690}{R\+E\+S\+E\+R\+V\+E\+D7} \mbox{[}11\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_a18c15f63e6eeeb8cae9403c81ed5419f}{T\+D\+C\+CR}
\item 
uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_a5091c517c0810731699b5c312a5e8475}{R\+E\+S\+E\+R\+V\+E\+D8} \mbox{[}155\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_a2f09c62b1fbeff179ab435e0cd07a2ba}{W\+C\+F\+GR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_a4ca8d4e372398db0e5045993ffa56b05}{W\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_abf251c3d39400d58da7eb5c8f8354160}{W\+I\+ER}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_a5ae1f4ac0e821b4d9f945e1b9d7aeccc}{W\+I\+SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_a72700b16163185c01a76b121f2a260d4}{W\+I\+F\+CR}
\item 
uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_ad5e6ea0a37a7f654716cd4036ad9d54a}{R\+E\+S\+E\+R\+V\+E\+D9}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_af13e333411bfc7c44433b91f22091e49}{W\+P\+CR} \mbox{[}5\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_a7c173f2fa5c4ef64aafebcccaebf05fd}{R\+E\+S\+E\+R\+V\+E\+D10}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_s_i___type_def_a5eb6c6db929319dddfbb044e546f4d93}{W\+R\+P\+CR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
D\+SI Controller. 

Definition at line 426 of file stm32f469xx.\+h.



\subsection{Field Documentation}
\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!C\+CR@{C\+CR}}
\index{C\+CR@{C\+CR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+CR}{CCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+CR}\hypertarget{struct_d_s_i___type_def_a5e1322e27c40bf91d172f9673f205c97}{}\label{struct_d_s_i___type_def_a5e1322e27c40bf91d172f9673f205c97}
D\+SI H\+O\+ST Clock Control Register, Address offset\+: 0x08 

Definition at line 430 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!C\+L\+CR@{C\+L\+CR}}
\index{C\+L\+CR@{C\+L\+CR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+L\+CR}{CLCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+L\+CR}\hypertarget{struct_d_s_i___type_def_a8ee3caa69ce871e68d1ca66a8640a9a9}{}\label{struct_d_s_i___type_def_a8ee3caa69ce871e68d1ca66a8640a9a9}
D\+SI Host Clock Lane Configuration Register, Address offset\+: 0x94 

Definition at line 457 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!C\+L\+T\+CR@{C\+L\+T\+CR}}
\index{C\+L\+T\+CR@{C\+L\+T\+CR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+L\+T\+CR}{CLTCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+L\+T\+CR}\hypertarget{struct_d_s_i___type_def_ae46f5a0bfdbaa03ce98672c3fa65730d}{}\label{struct_d_s_i___type_def_ae46f5a0bfdbaa03ce98672c3fa65730d}
D\+SI Host Clock Lane Timer Configuration Register, Address offset\+: 0x98 

Definition at line 458 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!C\+M\+CR@{C\+M\+CR}}
\index{C\+M\+CR@{C\+M\+CR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{C\+M\+CR}{CMCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+M\+CR}\hypertarget{struct_d_s_i___type_def_a28425c08d0f99dc282950144e02c084e}{}\label{struct_d_s_i___type_def_a28425c08d0f99dc282950144e02c084e}
D\+SI Host Command Mode Configuration Register, Address offset\+: 0x68 

Definition at line 451 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!CR@{CR}}
\index{CR@{CR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{CR}{CR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t CR}\hypertarget{struct_d_s_i___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{}\label{struct_d_s_i___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}
D\+SI Host Control Register, Address offset\+: 0x04 

Definition at line 429 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!D\+L\+T\+CR@{D\+L\+T\+CR}}
\index{D\+L\+T\+CR@{D\+L\+T\+CR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{D\+L\+T\+CR}{DLTCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+L\+T\+CR}\hypertarget{struct_d_s_i___type_def_abb5694635b72d5bf5ef25023070492b3}{}\label{struct_d_s_i___type_def_abb5694635b72d5bf5ef25023070492b3}
D\+SI Host Data Lane Timer Configuration Register, Address offset\+: 0x9C 

Definition at line 459 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!F\+IR@{F\+IR}}
\index{F\+IR@{F\+IR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+IR}{FIR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t F\+IR}\hypertarget{struct_d_s_i___type_def_a056bece8ebbb0b4022d6166f59698ca2}{}\label{struct_d_s_i___type_def_a056bece8ebbb0b4022d6166f59698ca2}
D\+SI Host Force Interrupt Register, Address offset\+: 0x\+D8-\/0x\+DF 

Definition at line 469 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!G\+H\+CR@{G\+H\+CR}}
\index{G\+H\+CR@{G\+H\+CR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{G\+H\+CR}{GHCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t G\+H\+CR}\hypertarget{struct_d_s_i___type_def_aa3607a56076e3621468a0f89c1551e99}{}\label{struct_d_s_i___type_def_aa3607a56076e3621468a0f89c1551e99}
D\+SI Host Generic Header Configuration Register, Address offset\+: 0x6C 

Definition at line 452 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!G\+P\+DR@{G\+P\+DR}}
\index{G\+P\+DR@{G\+P\+DR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{G\+P\+DR}{GPDR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t G\+P\+DR}\hypertarget{struct_d_s_i___type_def_a8ed572f0779c735318463aa01dca3322}{}\label{struct_d_s_i___type_def_a8ed572f0779c735318463aa01dca3322}
D\+SI Host Generic Payload Data Register, Address offset\+: 0x70 

Definition at line 453 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!G\+P\+SR@{G\+P\+SR}}
\index{G\+P\+SR@{G\+P\+SR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{G\+P\+SR}{GPSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t G\+P\+SR}\hypertarget{struct_d_s_i___type_def_ad1d17a2648bfc75d9ce470ddcb97f8ff}{}\label{struct_d_s_i___type_def_ad1d17a2648bfc75d9ce470ddcb97f8ff}
D\+SI Host Generic Packet Status Register, Address offset\+: 0x74 

Definition at line 454 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!G\+V\+C\+I\+DR@{G\+V\+C\+I\+DR}}
\index{G\+V\+C\+I\+DR@{G\+V\+C\+I\+DR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{G\+V\+C\+I\+DR}{GVCIDR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t G\+V\+C\+I\+DR}\hypertarget{struct_d_s_i___type_def_a6af90ed872fae7ae9c9137fd3dc0c603}{}\label{struct_d_s_i___type_def_a6af90ed872fae7ae9c9137fd3dc0c603}
D\+SI Host Generic V\+C\+ID Register, Address offset\+: 0x30 

Definition at line 437 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!I\+ER@{I\+ER}}
\index{I\+ER@{I\+ER}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{I\+ER}{IER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I\+ER}\hypertarget{struct_d_s_i___type_def_a1eaca686abd3c27a85bd13346cb70163}{}\label{struct_d_s_i___type_def_a1eaca686abd3c27a85bd13346cb70163}
D\+SI Host Interrupt Enable Register, Address offset\+: 0x\+C4-\/0x\+CB 

Definition at line 467 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!I\+SR@{I\+SR}}
\index{I\+SR@{I\+SR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{I\+SR}{ISR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t I\+SR}\hypertarget{struct_d_s_i___type_def_a973944212869adb4c6fb039a0a16c039}{}\label{struct_d_s_i___type_def_a973944212869adb4c6fb039a0a16c039}
D\+SI Host Interrupt \& Status Register, Address offset\+: 0x\+B\+C-\/0x\+C3 

Definition at line 466 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!L\+C\+C\+CR@{L\+C\+C\+CR}}
\index{L\+C\+C\+CR@{L\+C\+C\+CR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{L\+C\+C\+CR}{LCCCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+C\+C\+CR}\hypertarget{struct_d_s_i___type_def_aba277f1cd31da079d07a3ad1d6775b54}{}\label{struct_d_s_i___type_def_aba277f1cd31da079d07a3ad1d6775b54}
D\+SI Host L\+T\+DC Current Color Coding Register, Address offset\+: 0x110 

Definition at line 474 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!L\+C\+CR@{L\+C\+CR}}
\index{L\+C\+CR@{L\+C\+CR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{L\+C\+CR}{LCCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+C\+CR}\hypertarget{struct_d_s_i___type_def_a45337ccbf651d195c2c113b91c0abb30}{}\label{struct_d_s_i___type_def_a45337ccbf651d195c2c113b91c0abb30}
D\+SI Host L\+T\+DC Command Configuration Register, Address offset\+: 0x64 

Definition at line 450 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!L\+C\+O\+L\+CR@{L\+C\+O\+L\+CR}}
\index{L\+C\+O\+L\+CR@{L\+C\+O\+L\+CR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{L\+C\+O\+L\+CR}{LCOLCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+C\+O\+L\+CR}\hypertarget{struct_d_s_i___type_def_adec8c4fe22023eb8df6fb9069b9204a5}{}\label{struct_d_s_i___type_def_adec8c4fe22023eb8df6fb9069b9204a5}
D\+SI Host L\+T\+DC Color Coding Register, Address offset\+: 0x10 

Definition at line 432 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!L\+C\+V\+C\+I\+DR@{L\+C\+V\+C\+I\+DR}}
\index{L\+C\+V\+C\+I\+DR@{L\+C\+V\+C\+I\+DR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{L\+C\+V\+C\+I\+DR}{LCVCIDR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+C\+V\+C\+I\+DR}\hypertarget{struct_d_s_i___type_def_ade4f4e7fc1c188af585a23889a95aeff}{}\label{struct_d_s_i___type_def_ade4f4e7fc1c188af585a23889a95aeff}
D\+SI Host L\+T\+DC Current V\+C\+ID Register, Address offset\+: 0x10C 

Definition at line 473 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!L\+P\+CR@{L\+P\+CR}}
\index{L\+P\+CR@{L\+P\+CR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{L\+P\+CR}{LPCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+CR}\hypertarget{struct_d_s_i___type_def_aa88f7acf487a73acd763e8478ac58e7c}{}\label{struct_d_s_i___type_def_aa88f7acf487a73acd763e8478ac58e7c}
D\+SI Host L\+T\+DC Polarity Configuration Register, Address offset\+: 0x14 

Definition at line 433 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!L\+P\+M\+C\+CR@{L\+P\+M\+C\+CR}}
\index{L\+P\+M\+C\+CR@{L\+P\+M\+C\+CR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{L\+P\+M\+C\+CR}{LPMCCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+M\+C\+CR}\hypertarget{struct_d_s_i___type_def_a0779b0195249d52afca2ac232e400d89}{}\label{struct_d_s_i___type_def_a0779b0195249d52afca2ac232e400d89}
D\+SI Host Low-\/power Mode Current Configuration Register, Address offset\+: 0x118 

Definition at line 476 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!L\+P\+M\+CR@{L\+P\+M\+CR}}
\index{L\+P\+M\+CR@{L\+P\+M\+CR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{L\+P\+M\+CR}{LPMCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+P\+M\+CR}\hypertarget{struct_d_s_i___type_def_ad7eabfe197dd4e367c4817b64fc8a207}{}\label{struct_d_s_i___type_def_ad7eabfe197dd4e367c4817b64fc8a207}
D\+SI Host Low-\/\+Power Mode Configuration Register, Address offset\+: 0x18 

Definition at line 434 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!L\+V\+C\+I\+DR@{L\+V\+C\+I\+DR}}
\index{L\+V\+C\+I\+DR@{L\+V\+C\+I\+DR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{L\+V\+C\+I\+DR}{LVCIDR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t L\+V\+C\+I\+DR}\hypertarget{struct_d_s_i___type_def_a5aa70d8b857aa2b3fb2b1767eb2b82e0}{}\label{struct_d_s_i___type_def_a5aa70d8b857aa2b3fb2b1767eb2b82e0}
D\+SI Host L\+T\+DC V\+C\+ID Register, Address offset\+: 0x0C 

Definition at line 431 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!M\+CR@{M\+CR}}
\index{M\+CR@{M\+CR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{M\+CR}{MCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t M\+CR}\hypertarget{struct_d_s_i___type_def_a27af4e9f888f0b7b1e8da7e002d98798}{}\label{struct_d_s_i___type_def_a27af4e9f888f0b7b1e8da7e002d98798}
D\+SI Host Mode Configuration Register, Address offset\+: 0x34 

Definition at line 438 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!P\+C\+O\+N\+FR@{P\+C\+O\+N\+FR}}
\index{P\+C\+O\+N\+FR@{P\+C\+O\+N\+FR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+C\+O\+N\+FR}{PCONFR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t P\+C\+O\+N\+FR}\hypertarget{struct_d_s_i___type_def_a3b3d7b0505944ec6cd0657f122cbc40e}{}\label{struct_d_s_i___type_def_a3b3d7b0505944ec6cd0657f122cbc40e}
D\+SI Host P\+HY Configuration Register, Address offset\+: 0x\+A4 

Definition at line 461 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!P\+CR@{P\+CR}}
\index{P\+CR@{P\+CR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+CR}{PCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t P\+CR}\hypertarget{struct_d_s_i___type_def_a6091bd215b74df162dd3bc51621c63ca}{}\label{struct_d_s_i___type_def_a6091bd215b74df162dd3bc51621c63ca}
D\+SI Host Protocol Configuration Register, Address offset\+: 0x2C 

Definition at line 436 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!P\+C\+T\+LR@{P\+C\+T\+LR}}
\index{P\+C\+T\+LR@{P\+C\+T\+LR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+C\+T\+LR}{PCTLR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t P\+C\+T\+LR}\hypertarget{struct_d_s_i___type_def_a5cb818b16506f04ab31cd6ba46dad854}{}\label{struct_d_s_i___type_def_a5cb818b16506f04ab31cd6ba46dad854}
D\+SI Host P\+HY Control Register, Address offset\+: 0x\+A0 

Definition at line 460 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!P\+SR@{P\+SR}}
\index{P\+SR@{P\+SR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+SR}{PSR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t P\+SR}\hypertarget{struct_d_s_i___type_def_a909d70d4d88dd6731a07b76a21c8214b}{}\label{struct_d_s_i___type_def_a909d70d4d88dd6731a07b76a21c8214b}
D\+SI Host P\+HY Status Register, Address offset\+: 0x\+B0 

Definition at line 464 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!P\+T\+T\+CR@{P\+T\+T\+CR}}
\index{P\+T\+T\+CR@{P\+T\+T\+CR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+T\+T\+CR}{PTTCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t P\+T\+T\+CR}\hypertarget{struct_d_s_i___type_def_a3c44fbc278fa4361c9f06ce86cd0236b}{}\label{struct_d_s_i___type_def_a3c44fbc278fa4361c9f06ce86cd0236b}
D\+SI Host P\+HY TX Triggers Configuration Register, Address offset\+: 0x\+AC 

Definition at line 463 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!P\+U\+CR@{P\+U\+CR}}
\index{P\+U\+CR@{P\+U\+CR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{P\+U\+CR}{PUCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t P\+U\+CR}\hypertarget{struct_d_s_i___type_def_a6455dee3c68bd18ad586ebd7e88de1c7}{}\label{struct_d_s_i___type_def_a6455dee3c68bd18ad586ebd7e88de1c7}
D\+SI Host P\+HY U\+L\+PS Control Register, Address offset\+: 0x\+A8 

Definition at line 462 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct_d_s_i___type_def_a5a51afd3eec34b9f5806b754eb0101a1}{}\label{struct_d_s_i___type_def_a5a51afd3eec34b9f5806b754eb0101a1}
Reserved, 0x1C -\/ 0x2B 

Definition at line 435 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D1}\hypertarget{struct_d_s_i___type_def_a3c50f8698052818ea3024b4b52d65886}{}\label{struct_d_s_i___type_def_a3c50f8698052818ea3024b4b52d65886}
Reserved, 0x\+B4 -\/ 0x\+BB 

Definition at line 465 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D10@{R\+E\+S\+E\+R\+V\+E\+D10}}
\index{R\+E\+S\+E\+R\+V\+E\+D10@{R\+E\+S\+E\+R\+V\+E\+D10}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D10}{RESERVED10}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D10}\hypertarget{struct_d_s_i___type_def_a7c173f2fa5c4ef64aafebcccaebf05fd}{}\label{struct_d_s_i___type_def_a7c173f2fa5c4ef64aafebcccaebf05fd}
Reserved, 0x42C 

Definition at line 499 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D2}{RESERVED2}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D2}\hypertarget{struct_d_s_i___type_def_a084078d9f3cece4b4ad554e2c700919f}{}\label{struct_d_s_i___type_def_a084078d9f3cece4b4ad554e2c700919f}
Reserved, 0x\+D0 -\/ 0x\+D7 

Definition at line 468 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}}
\index{R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D3}{RESERVED3}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D3}\hypertarget{struct_d_s_i___type_def_a8c5cc398041224f38803ecf5b544943f}{}\label{struct_d_s_i___type_def_a8c5cc398041224f38803ecf5b544943f}
Reserved, 0x\+E0 -\/ 0x\+FF 

Definition at line 470 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}}
\index{R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D4}{RESERVED4}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D4}\hypertarget{struct_d_s_i___type_def_ab47f7f00aca237787f484db0558735a4}{}\label{struct_d_s_i___type_def_ab47f7f00aca237787f484db0558735a4}
Reserved, 0x104 -\/ 0x10B 

Definition at line 472 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}}
\index{R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D5}{RESERVED5}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D5}\hypertarget{struct_d_s_i___type_def_adb4bebbe6b0ac5c1518bc6efb1086fd9}{}\label{struct_d_s_i___type_def_adb4bebbe6b0ac5c1518bc6efb1086fd9}
Reserved, 0x114 

Definition at line 475 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D6@{R\+E\+S\+E\+R\+V\+E\+D6}}
\index{R\+E\+S\+E\+R\+V\+E\+D6@{R\+E\+S\+E\+R\+V\+E\+D6}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D6}{RESERVED6}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D6}\hypertarget{struct_d_s_i___type_def_a9f6d0bcdc24876b7f73fdbb2ed4f8ba8}{}\label{struct_d_s_i___type_def_a9f6d0bcdc24876b7f73fdbb2ed4f8ba8}
Reserved, 0x11C -\/ 0x137 

Definition at line 477 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D7@{R\+E\+S\+E\+R\+V\+E\+D7}}
\index{R\+E\+S\+E\+R\+V\+E\+D7@{R\+E\+S\+E\+R\+V\+E\+D7}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D7}{RESERVED7}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D7}\hypertarget{struct_d_s_i___type_def_ac2f9e802040136e73422d91195ea8690}{}\label{struct_d_s_i___type_def_ac2f9e802040136e73422d91195ea8690}
Reserved, 0x164 -\/ 0x18F 

Definition at line 489 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D8@{R\+E\+S\+E\+R\+V\+E\+D8}}
\index{R\+E\+S\+E\+R\+V\+E\+D8@{R\+E\+S\+E\+R\+V\+E\+D8}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D8}{RESERVED8}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D8}\hypertarget{struct_d_s_i___type_def_a5091c517c0810731699b5c312a5e8475}{}\label{struct_d_s_i___type_def_a5091c517c0810731699b5c312a5e8475}
Reserved, 0x194 -\/ 0x3\+FF 

Definition at line 491 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D9@{R\+E\+S\+E\+R\+V\+E\+D9}}
\index{R\+E\+S\+E\+R\+V\+E\+D9@{R\+E\+S\+E\+R\+V\+E\+D9}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D9}{RESERVED9}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D9}\hypertarget{struct_d_s_i___type_def_ad5e6ea0a37a7f654716cd4036ad9d54a}{}\label{struct_d_s_i___type_def_ad5e6ea0a37a7f654716cd4036ad9d54a}
Reserved, 0x414 

Definition at line 497 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!T\+C\+CR@{T\+C\+CR}}
\index{T\+C\+CR@{T\+C\+CR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{T\+C\+CR}{TCCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t T\+C\+CR}\hypertarget{struct_d_s_i___type_def_af739b272242d2b13e67f53ddb908ff97}{}\label{struct_d_s_i___type_def_af739b272242d2b13e67f53ddb908ff97}
D\+SI Host Timeout Counter Configuration Register, Address offset\+: 0x78-\/0x8F 

Definition at line 455 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!T\+D\+C\+CR@{T\+D\+C\+CR}}
\index{T\+D\+C\+CR@{T\+D\+C\+CR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{T\+D\+C\+CR}{TDCCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t T\+D\+C\+CR}\hypertarget{struct_d_s_i___type_def_a18c15f63e6eeeb8cae9403c81ed5419f}{}\label{struct_d_s_i___type_def_a18c15f63e6eeeb8cae9403c81ed5419f}
D\+SI Host 3D Current Configuration Register, Address offset\+: 0x190 

Definition at line 490 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!T\+D\+CR@{T\+D\+CR}}
\index{T\+D\+CR@{T\+D\+CR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{T\+D\+CR}{TDCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t T\+D\+CR}\hypertarget{struct_d_s_i___type_def_ac689816b67ce3d5a6ef496bd97c57eca}{}\label{struct_d_s_i___type_def_ac689816b67ce3d5a6ef496bd97c57eca}
D\+SI Host 3D Configuration Register, Address offset\+: 0x90 

Definition at line 456 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!V\+C\+C\+CR@{V\+C\+C\+CR}}
\index{V\+C\+C\+CR@{V\+C\+C\+CR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{V\+C\+C\+CR}{VCCCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t V\+C\+C\+CR}\hypertarget{struct_d_s_i___type_def_a3dfde0e1ba08eb3f49d56be82f70279d}{}\label{struct_d_s_i___type_def_a3dfde0e1ba08eb3f49d56be82f70279d}
D\+SI Host Video Chuncks Current Configuration Register, Address offset\+: 0x140 

Definition at line 480 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!V\+C\+CR@{V\+C\+CR}}
\index{V\+C\+CR@{V\+C\+CR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{V\+C\+CR}{VCCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t V\+C\+CR}\hypertarget{struct_d_s_i___type_def_a697344e75543c71d76b265916e4cffba}{}\label{struct_d_s_i___type_def_a697344e75543c71d76b265916e4cffba}
D\+SI Host Video Chunks Configuration Register, Address offset\+: 0x40 

Definition at line 441 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!V\+H\+B\+P\+C\+CR@{V\+H\+B\+P\+C\+CR}}
\index{V\+H\+B\+P\+C\+CR@{V\+H\+B\+P\+C\+CR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{V\+H\+B\+P\+C\+CR}{VHBPCCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t V\+H\+B\+P\+C\+CR}\hypertarget{struct_d_s_i___type_def_a1b33578fd6aff98f4435bc3685b49939}{}\label{struct_d_s_i___type_def_a1b33578fd6aff98f4435bc3685b49939}
D\+SI Host Video H\+BP Current Configuration Register, Address offset\+: 0x14C 

Definition at line 483 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!V\+H\+B\+P\+CR@{V\+H\+B\+P\+CR}}
\index{V\+H\+B\+P\+CR@{V\+H\+B\+P\+CR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{V\+H\+B\+P\+CR}{VHBPCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t V\+H\+B\+P\+CR}\hypertarget{struct_d_s_i___type_def_afb9fe674d72b1ec0d31697106b58b8b7}{}\label{struct_d_s_i___type_def_afb9fe674d72b1ec0d31697106b58b8b7}
D\+SI Host Video H\+BP Configuration Register, Address offset\+: 0x4C 

Definition at line 444 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!V\+H\+S\+A\+C\+CR@{V\+H\+S\+A\+C\+CR}}
\index{V\+H\+S\+A\+C\+CR@{V\+H\+S\+A\+C\+CR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{V\+H\+S\+A\+C\+CR}{VHSACCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t V\+H\+S\+A\+C\+CR}\hypertarget{struct_d_s_i___type_def_a66d476d7df8ef8e87d3da38a031567dd}{}\label{struct_d_s_i___type_def_a66d476d7df8ef8e87d3da38a031567dd}
D\+SI Host Video H\+SA Current Configuration Register, Address offset\+: 0x148 

Definition at line 482 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!V\+H\+S\+A\+CR@{V\+H\+S\+A\+CR}}
\index{V\+H\+S\+A\+CR@{V\+H\+S\+A\+CR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{V\+H\+S\+A\+CR}{VHSACR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t V\+H\+S\+A\+CR}\hypertarget{struct_d_s_i___type_def_a8acb521d329627ad33515b7916b4103e}{}\label{struct_d_s_i___type_def_a8acb521d329627ad33515b7916b4103e}
D\+SI Host Video H\+SA Configuration Register, Address offset\+: 0x48 

Definition at line 443 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!V\+L\+C\+CR@{V\+L\+C\+CR}}
\index{V\+L\+C\+CR@{V\+L\+C\+CR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{V\+L\+C\+CR}{VLCCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t V\+L\+C\+CR}\hypertarget{struct_d_s_i___type_def_a205dca2d71dc6f893f9c4f22d28cba9d}{}\label{struct_d_s_i___type_def_a205dca2d71dc6f893f9c4f22d28cba9d}
D\+SI Host Video Line Current Configuration Register, Address offset\+: 0x150 

Definition at line 484 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!V\+L\+CR@{V\+L\+CR}}
\index{V\+L\+CR@{V\+L\+CR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{V\+L\+CR}{VLCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t V\+L\+CR}\hypertarget{struct_d_s_i___type_def_a2705ad75dd72e009b8df3400b8819426}{}\label{struct_d_s_i___type_def_a2705ad75dd72e009b8df3400b8819426}
D\+SI Host Video Line Configuration Register, Address offset\+: 0x50 

Definition at line 445 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!V\+M\+C\+CR@{V\+M\+C\+CR}}
\index{V\+M\+C\+CR@{V\+M\+C\+CR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{V\+M\+C\+CR}{VMCCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t V\+M\+C\+CR}\hypertarget{struct_d_s_i___type_def_ad17bfd107d8f1cc3648f028ee2d1f8a7}{}\label{struct_d_s_i___type_def_ad17bfd107d8f1cc3648f028ee2d1f8a7}
D\+SI Host Video Mode Current Configuration Register, Address offset\+: 0x138 

Definition at line 478 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!V\+M\+CR@{V\+M\+CR}}
\index{V\+M\+CR@{V\+M\+CR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{V\+M\+CR}{VMCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t V\+M\+CR}\hypertarget{struct_d_s_i___type_def_a1f5e9f6d7b4cd70ea6bbe007a0c80cc2}{}\label{struct_d_s_i___type_def_a1f5e9f6d7b4cd70ea6bbe007a0c80cc2}
D\+SI Host Video Mode Configuration Register, Address offset\+: 0x38 

Definition at line 439 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!V\+N\+P\+C\+CR@{V\+N\+P\+C\+CR}}
\index{V\+N\+P\+C\+CR@{V\+N\+P\+C\+CR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{V\+N\+P\+C\+CR}{VNPCCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t V\+N\+P\+C\+CR}\hypertarget{struct_d_s_i___type_def_a494e0b2abf2c5a06dab01d08c65af55a}{}\label{struct_d_s_i___type_def_a494e0b2abf2c5a06dab01d08c65af55a}
D\+SI Host Video Null Packet Current Configuration Register, Address offset\+: 0x144 

Definition at line 481 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!V\+N\+P\+CR@{V\+N\+P\+CR}}
\index{V\+N\+P\+CR@{V\+N\+P\+CR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{V\+N\+P\+CR}{VNPCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t V\+N\+P\+CR}\hypertarget{struct_d_s_i___type_def_ac5764e1f1815411d35a474f01066f196}{}\label{struct_d_s_i___type_def_ac5764e1f1815411d35a474f01066f196}
D\+SI Host Video Null Packet Configuration Register, Address offset\+: 0x44 

Definition at line 442 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!V\+P\+C\+CR@{V\+P\+C\+CR}}
\index{V\+P\+C\+CR@{V\+P\+C\+CR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{V\+P\+C\+CR}{VPCCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t V\+P\+C\+CR}\hypertarget{struct_d_s_i___type_def_ab4720f16225bc17b3dba7d8caf773807}{}\label{struct_d_s_i___type_def_ab4720f16225bc17b3dba7d8caf773807}
D\+SI Host Video Packet Current Configuration Register, Address offset\+: 0x13C 

Definition at line 479 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!V\+P\+CR@{V\+P\+CR}}
\index{V\+P\+CR@{V\+P\+CR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{V\+P\+CR}{VPCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t V\+P\+CR}\hypertarget{struct_d_s_i___type_def_abcf10f676fb04e2f4ef0ee2f6ee8dcdd}{}\label{struct_d_s_i___type_def_abcf10f676fb04e2f4ef0ee2f6ee8dcdd}
D\+SI Host Video Packet Configuration Register, Address offset\+: 0x3C 

Definition at line 440 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!VR@{VR}}
\index{VR@{VR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{VR}{VR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t VR}\hypertarget{struct_d_s_i___type_def_a6349b3f5bd84a9d19d3de5b8c36ce900}{}\label{struct_d_s_i___type_def_a6349b3f5bd84a9d19d3de5b8c36ce900}
D\+SI Host Version Register, Address offset\+: 0x00 

Definition at line 428 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!V\+S\+CR@{V\+S\+CR}}
\index{V\+S\+CR@{V\+S\+CR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{V\+S\+CR}{VSCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t V\+S\+CR}\hypertarget{struct_d_s_i___type_def_a8ac698c8f34ec80f0a5f737a662c25b1}{}\label{struct_d_s_i___type_def_a8ac698c8f34ec80f0a5f737a662c25b1}
D\+SI Host Video Shadow Control Register, Address offset\+: 0x100 

Definition at line 471 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!V\+V\+A\+C\+CR@{V\+V\+A\+C\+CR}}
\index{V\+V\+A\+C\+CR@{V\+V\+A\+C\+CR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{V\+V\+A\+C\+CR}{VVACCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t V\+V\+A\+C\+CR}\hypertarget{struct_d_s_i___type_def_a3ce471d524b62bb455983e94114996d0}{}\label{struct_d_s_i___type_def_a3ce471d524b62bb455983e94114996d0}
D\+SI Host Video VA Current Configuration Register, Address offset\+: 0x160 

Definition at line 488 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!V\+V\+A\+CR@{V\+V\+A\+CR}}
\index{V\+V\+A\+CR@{V\+V\+A\+CR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{V\+V\+A\+CR}{VVACR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t V\+V\+A\+CR}\hypertarget{struct_d_s_i___type_def_aa85636f59d822a5efe0b0b4c3ac7d5f4}{}\label{struct_d_s_i___type_def_aa85636f59d822a5efe0b0b4c3ac7d5f4}
D\+SI Host Video VA Configuration Register, Address offset\+: 0x60 

Definition at line 449 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!V\+V\+B\+P\+C\+CR@{V\+V\+B\+P\+C\+CR}}
\index{V\+V\+B\+P\+C\+CR@{V\+V\+B\+P\+C\+CR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{V\+V\+B\+P\+C\+CR}{VVBPCCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t V\+V\+B\+P\+C\+CR}\hypertarget{struct_d_s_i___type_def_aa0baa0eb0c246bbabfd63047936e1c19}{}\label{struct_d_s_i___type_def_aa0baa0eb0c246bbabfd63047936e1c19}
D\+SI Host Video V\+BP Current Configuration Register, Address offset\+: 0x158 

Definition at line 486 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!V\+V\+B\+P\+CR@{V\+V\+B\+P\+CR}}
\index{V\+V\+B\+P\+CR@{V\+V\+B\+P\+CR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{V\+V\+B\+P\+CR}{VVBPCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t V\+V\+B\+P\+CR}\hypertarget{struct_d_s_i___type_def_ade15b1e2ed1957d5c8e24adca1509169}{}\label{struct_d_s_i___type_def_ade15b1e2ed1957d5c8e24adca1509169}
D\+SI Host Video V\+BP Configuration Register, Address offset\+: 0x58 

Definition at line 447 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!V\+V\+F\+P\+C\+CR@{V\+V\+F\+P\+C\+CR}}
\index{V\+V\+F\+P\+C\+CR@{V\+V\+F\+P\+C\+CR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{V\+V\+F\+P\+C\+CR}{VVFPCCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t V\+V\+F\+P\+C\+CR}\hypertarget{struct_d_s_i___type_def_a1e1999e8c3a7bb04ff76c6b796a276de}{}\label{struct_d_s_i___type_def_a1e1999e8c3a7bb04ff76c6b796a276de}
D\+SI Host Video V\+FP Current Configuration Register, Address offset\+: 0x15C 

Definition at line 487 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!V\+V\+F\+P\+CR@{V\+V\+F\+P\+CR}}
\index{V\+V\+F\+P\+CR@{V\+V\+F\+P\+CR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{V\+V\+F\+P\+CR}{VVFPCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t V\+V\+F\+P\+CR}\hypertarget{struct_d_s_i___type_def_a27fc5f60a3c37d104411a90628bc75c3}{}\label{struct_d_s_i___type_def_a27fc5f60a3c37d104411a90628bc75c3}
D\+SI Host Video V\+FP Configuration Register, Address offset\+: 0x5C 

Definition at line 448 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!V\+V\+S\+A\+C\+CR@{V\+V\+S\+A\+C\+CR}}
\index{V\+V\+S\+A\+C\+CR@{V\+V\+S\+A\+C\+CR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{V\+V\+S\+A\+C\+CR}{VVSACCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t V\+V\+S\+A\+C\+CR}\hypertarget{struct_d_s_i___type_def_ae60126856ac70dc332b9859a415b2f06}{}\label{struct_d_s_i___type_def_ae60126856ac70dc332b9859a415b2f06}
D\+SI Host Video V\+SA Current Configuration Register, Address offset\+: 0x154 

Definition at line 485 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!V\+V\+S\+A\+CR@{V\+V\+S\+A\+CR}}
\index{V\+V\+S\+A\+CR@{V\+V\+S\+A\+CR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{V\+V\+S\+A\+CR}{VVSACR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t V\+V\+S\+A\+CR}\hypertarget{struct_d_s_i___type_def_a0c20992c8f20f040628e8dd16b67b399}{}\label{struct_d_s_i___type_def_a0c20992c8f20f040628e8dd16b67b399}
D\+SI Host Video V\+SA Configuration Register, Address offset\+: 0x54 

Definition at line 446 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!W\+C\+F\+GR@{W\+C\+F\+GR}}
\index{W\+C\+F\+GR@{W\+C\+F\+GR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{W\+C\+F\+GR}{WCFGR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t W\+C\+F\+GR}\hypertarget{struct_d_s_i___type_def_a2f09c62b1fbeff179ab435e0cd07a2ba}{}\label{struct_d_s_i___type_def_a2f09c62b1fbeff179ab435e0cd07a2ba}
D\+SI Wrapper Configuration Register, Address offset\+: 0x400 

Definition at line 492 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!W\+CR@{W\+CR}}
\index{W\+CR@{W\+CR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{W\+CR}{WCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t W\+CR}\hypertarget{struct_d_s_i___type_def_a4ca8d4e372398db0e5045993ffa56b05}{}\label{struct_d_s_i___type_def_a4ca8d4e372398db0e5045993ffa56b05}
D\+SI Wrapper Control Register, Address offset\+: 0x404 

Definition at line 493 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!W\+I\+ER@{W\+I\+ER}}
\index{W\+I\+ER@{W\+I\+ER}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{W\+I\+ER}{WIER}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t W\+I\+ER}\hypertarget{struct_d_s_i___type_def_abf251c3d39400d58da7eb5c8f8354160}{}\label{struct_d_s_i___type_def_abf251c3d39400d58da7eb5c8f8354160}
D\+SI Wrapper Interrupt Enable Register, Address offset\+: 0x408 

Definition at line 494 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!W\+I\+F\+CR@{W\+I\+F\+CR}}
\index{W\+I\+F\+CR@{W\+I\+F\+CR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{W\+I\+F\+CR}{WIFCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t W\+I\+F\+CR}\hypertarget{struct_d_s_i___type_def_a72700b16163185c01a76b121f2a260d4}{}\label{struct_d_s_i___type_def_a72700b16163185c01a76b121f2a260d4}
D\+SI Wrapper Interrupt Flag Clear Register, Address offset\+: 0x410 

Definition at line 496 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!W\+I\+SR@{W\+I\+SR}}
\index{W\+I\+SR@{W\+I\+SR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{W\+I\+SR}{WISR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t W\+I\+SR}\hypertarget{struct_d_s_i___type_def_a5ae1f4ac0e821b4d9f945e1b9d7aeccc}{}\label{struct_d_s_i___type_def_a5ae1f4ac0e821b4d9f945e1b9d7aeccc}
D\+SI Wrapper Interrupt and Status Register, Address offset\+: 0x40C 

Definition at line 495 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!W\+P\+CR@{W\+P\+CR}}
\index{W\+P\+CR@{W\+P\+CR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{W\+P\+CR}{WPCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t W\+P\+CR}\hypertarget{struct_d_s_i___type_def_af13e333411bfc7c44433b91f22091e49}{}\label{struct_d_s_i___type_def_af13e333411bfc7c44433b91f22091e49}
D\+SI Wrapper P\+HY Configuration Register, Address offset\+: 0x418-\/0x42B 

Definition at line 498 of file stm32f469xx.\+h.

\index{D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}!W\+R\+P\+CR@{W\+R\+P\+CR}}
\index{W\+R\+P\+CR@{W\+R\+P\+CR}!D\+S\+I\+\_\+\+Type\+Def@{D\+S\+I\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{W\+R\+P\+CR}{WRPCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t W\+R\+P\+CR}\hypertarget{struct_d_s_i___type_def_a5eb6c6db929319dddfbb044e546f4d93}{}\label{struct_d_s_i___type_def_a5eb6c6db929319dddfbb044e546f4d93}
D\+SI Wrapper Regulator and P\+LL Control Register, Address offset\+: 0x430 

Definition at line 500 of file stm32f469xx.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
system/include/cmsis/device/\hyperlink{stm32f469xx_8h}{stm32f469xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f479xx_8h}{stm32f479xx.\+h}\end{DoxyCompactItemize}
