#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x27c04f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2796f20 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x27c17f0 .functor NOT 1, L_0x27ed810, C4<0>, C4<0>, C4<0>;
L_0x27ed5a0 .functor XOR 1, L_0x27ed460, L_0x27ed500, C4<0>, C4<0>;
L_0x27ed700 .functor XOR 1, L_0x27ed5a0, L_0x27ed660, C4<0>, C4<0>;
v0x27e8500_0 .net *"_ivl_10", 0 0, L_0x27ed660;  1 drivers
v0x27e8600_0 .net *"_ivl_12", 0 0, L_0x27ed700;  1 drivers
v0x27e86e0_0 .net *"_ivl_2", 0 0, L_0x27eb0f0;  1 drivers
v0x27e87a0_0 .net *"_ivl_4", 0 0, L_0x27ed460;  1 drivers
v0x27e8880_0 .net *"_ivl_6", 0 0, L_0x27ed500;  1 drivers
v0x27e89b0_0 .net *"_ivl_8", 0 0, L_0x27ed5a0;  1 drivers
v0x27e8a90_0 .net "a", 0 0, v0x27e4c80_0;  1 drivers
v0x27e8b30_0 .net "b", 0 0, v0x27e4d20_0;  1 drivers
v0x27e8bd0_0 .net "c", 0 0, v0x27e4dc0_0;  1 drivers
v0x27e8c70_0 .var "clk", 0 0;
v0x27e8d10_0 .net "d", 0 0, v0x27e4f30_0;  1 drivers
v0x27e8db0_0 .net "out_dut", 0 0, L_0x27ed300;  1 drivers
v0x27e8e50_0 .net "out_ref", 0 0, L_0x27e9d10;  1 drivers
v0x27e8ef0_0 .var/2u "stats1", 159 0;
v0x27e8f90_0 .var/2u "strobe", 0 0;
v0x27e9030_0 .net "tb_match", 0 0, L_0x27ed810;  1 drivers
v0x27e90f0_0 .net "tb_mismatch", 0 0, L_0x27c17f0;  1 drivers
v0x27e91b0_0 .net "wavedrom_enable", 0 0, v0x27e5020_0;  1 drivers
v0x27e9250_0 .net "wavedrom_title", 511 0, v0x27e50c0_0;  1 drivers
L_0x27eb0f0 .concat [ 1 0 0 0], L_0x27e9d10;
L_0x27ed460 .concat [ 1 0 0 0], L_0x27e9d10;
L_0x27ed500 .concat [ 1 0 0 0], L_0x27ed300;
L_0x27ed660 .concat [ 1 0 0 0], L_0x27e9d10;
L_0x27ed810 .cmp/eeq 1, L_0x27eb0f0, L_0x27ed700;
S_0x279ae50 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x2796f20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x27b1700 .functor NOT 1, v0x27e4dc0_0, C4<0>, C4<0>, C4<0>;
L_0x27c20b0 .functor NOT 1, v0x27e4d20_0, C4<0>, C4<0>, C4<0>;
L_0x27e9460 .functor AND 1, L_0x27b1700, L_0x27c20b0, C4<1>, C4<1>;
L_0x27e9500 .functor NOT 1, v0x27e4f30_0, C4<0>, C4<0>, C4<0>;
L_0x27e9630 .functor NOT 1, v0x27e4c80_0, C4<0>, C4<0>, C4<0>;
L_0x27e9730 .functor AND 1, L_0x27e9500, L_0x27e9630, C4<1>, C4<1>;
L_0x27e9810 .functor OR 1, L_0x27e9460, L_0x27e9730, C4<0>, C4<0>;
L_0x27e98d0 .functor AND 1, v0x27e4c80_0, v0x27e4dc0_0, C4<1>, C4<1>;
L_0x27e9990 .functor AND 1, L_0x27e98d0, v0x27e4f30_0, C4<1>, C4<1>;
L_0x27e9a50 .functor OR 1, L_0x27e9810, L_0x27e9990, C4<0>, C4<0>;
L_0x27e9bc0 .functor AND 1, v0x27e4d20_0, v0x27e4dc0_0, C4<1>, C4<1>;
L_0x27e9c30 .functor AND 1, L_0x27e9bc0, v0x27e4f30_0, C4<1>, C4<1>;
L_0x27e9d10 .functor OR 1, L_0x27e9a50, L_0x27e9c30, C4<0>, C4<0>;
v0x27c1a60_0 .net *"_ivl_0", 0 0, L_0x27b1700;  1 drivers
v0x27c1b00_0 .net *"_ivl_10", 0 0, L_0x27e9730;  1 drivers
v0x27e3470_0 .net *"_ivl_12", 0 0, L_0x27e9810;  1 drivers
v0x27e3530_0 .net *"_ivl_14", 0 0, L_0x27e98d0;  1 drivers
v0x27e3610_0 .net *"_ivl_16", 0 0, L_0x27e9990;  1 drivers
v0x27e3740_0 .net *"_ivl_18", 0 0, L_0x27e9a50;  1 drivers
v0x27e3820_0 .net *"_ivl_2", 0 0, L_0x27c20b0;  1 drivers
v0x27e3900_0 .net *"_ivl_20", 0 0, L_0x27e9bc0;  1 drivers
v0x27e39e0_0 .net *"_ivl_22", 0 0, L_0x27e9c30;  1 drivers
v0x27e3ac0_0 .net *"_ivl_4", 0 0, L_0x27e9460;  1 drivers
v0x27e3ba0_0 .net *"_ivl_6", 0 0, L_0x27e9500;  1 drivers
v0x27e3c80_0 .net *"_ivl_8", 0 0, L_0x27e9630;  1 drivers
v0x27e3d60_0 .net "a", 0 0, v0x27e4c80_0;  alias, 1 drivers
v0x27e3e20_0 .net "b", 0 0, v0x27e4d20_0;  alias, 1 drivers
v0x27e3ee0_0 .net "c", 0 0, v0x27e4dc0_0;  alias, 1 drivers
v0x27e3fa0_0 .net "d", 0 0, v0x27e4f30_0;  alias, 1 drivers
v0x27e4060_0 .net "out", 0 0, L_0x27e9d10;  alias, 1 drivers
S_0x27e41c0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x2796f20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x27e4c80_0 .var "a", 0 0;
v0x27e4d20_0 .var "b", 0 0;
v0x27e4dc0_0 .var "c", 0 0;
v0x27e4e90_0 .net "clk", 0 0, v0x27e8c70_0;  1 drivers
v0x27e4f30_0 .var "d", 0 0;
v0x27e5020_0 .var "wavedrom_enable", 0 0;
v0x27e50c0_0 .var "wavedrom_title", 511 0;
S_0x27e4460 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x27e41c0;
 .timescale -12 -12;
v0x27e46c0_0 .var/2s "count", 31 0;
E_0x27aba90/0 .event negedge, v0x27e4e90_0;
E_0x27aba90/1 .event posedge, v0x27e4e90_0;
E_0x27aba90 .event/or E_0x27aba90/0, E_0x27aba90/1;
E_0x27abce0 .event negedge, v0x27e4e90_0;
E_0x27939f0 .event posedge, v0x27e4e90_0;
S_0x27e47c0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x27e41c0;
 .timescale -12 -12;
v0x27e49c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x27e4aa0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x27e41c0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x27e5220 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x2796f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x27e9e70 .functor NOT 1, v0x27e4d20_0, C4<0>, C4<0>, C4<0>;
L_0x27e9ee0 .functor AND 1, v0x27e4c80_0, L_0x27e9e70, C4<1>, C4<1>;
L_0x27e9fc0 .functor NOT 1, v0x27e4dc0_0, C4<0>, C4<0>, C4<0>;
L_0x27ea030 .functor AND 1, L_0x27e9ee0, L_0x27e9fc0, C4<1>, C4<1>;
L_0x27ea170 .functor NOT 1, v0x27e4f30_0, C4<0>, C4<0>, C4<0>;
L_0x27ea1e0 .functor AND 1, L_0x27ea030, L_0x27ea170, C4<1>, C4<1>;
L_0x27ea330 .functor NOT 1, v0x27e4d20_0, C4<0>, C4<0>, C4<0>;
L_0x27ea3a0 .functor AND 1, v0x27e4c80_0, L_0x27ea330, C4<1>, C4<1>;
L_0x27ea4b0 .functor AND 1, L_0x27ea3a0, v0x27e4dc0_0, C4<1>, C4<1>;
L_0x27ea680 .functor NOT 1, v0x27e4f30_0, C4<0>, C4<0>, C4<0>;
L_0x27ea860 .functor AND 1, L_0x27ea4b0, L_0x27ea680, C4<1>, C4<1>;
L_0x27ea920 .functor NOT 1, v0x27e4c80_0, C4<0>, C4<0>, C4<0>;
L_0x27eab10 .functor NOT 1, v0x27e4d20_0, C4<0>, C4<0>, C4<0>;
L_0x27eac90 .functor AND 1, L_0x27ea920, L_0x27eab10, C4<1>, C4<1>;
L_0x27eaaa0 .functor AND 1, L_0x27eac90, v0x27e4dc0_0, C4<1>, C4<1>;
L_0x27eae70 .functor NOT 1, v0x27e4f30_0, C4<0>, C4<0>, C4<0>;
L_0x27eaf70 .functor AND 1, L_0x27eaaa0, L_0x27eae70, C4<1>, C4<1>;
L_0x27eb080 .functor AND 1, v0x27e4c80_0, v0x27e4d20_0, C4<1>, C4<1>;
L_0x27eb190 .functor NOT 1, v0x27e4dc0_0, C4<0>, C4<0>, C4<0>;
L_0x27eb200 .functor AND 1, L_0x27eb080, L_0x27eb190, C4<1>, C4<1>;
L_0x27eb3c0 .functor AND 1, L_0x27eb200, v0x27e4f30_0, C4<1>, C4<1>;
L_0x27eb480 .functor NOT 1, v0x27e4c80_0, C4<0>, C4<0>, C4<0>;
L_0x27eb5b0 .functor AND 1, L_0x27eb480, v0x27e4d20_0, C4<1>, C4<1>;
L_0x27eb670 .functor AND 1, L_0x27eb5b0, v0x27e4dc0_0, C4<1>, C4<1>;
L_0x27eb800 .functor AND 1, L_0x27eb670, v0x27e4f30_0, C4<1>, C4<1>;
L_0x27eb8c0 .functor NOT 1, v0x27e4d20_0, C4<0>, C4<0>, C4<0>;
L_0x27eba10 .functor AND 1, v0x27e4c80_0, L_0x27eb8c0, C4<1>, C4<1>;
L_0x27ebad0 .functor AND 1, L_0x27eba10, v0x27e4dc0_0, C4<1>, C4<1>;
L_0x27ebc80 .functor AND 1, L_0x27ebad0, v0x27e4f30_0, C4<1>, C4<1>;
L_0x27ebd40 .functor NOT 1, v0x27e4c80_0, C4<0>, C4<0>, C4<0>;
L_0x27ebeb0 .functor AND 1, L_0x27ebd40, v0x27e4d20_0, C4<1>, C4<1>;
L_0x27ebfa0 .functor AND 1, L_0x27ebeb0, v0x27e4dc0_0, C4<1>, C4<1>;
L_0x27ec170 .functor AND 1, L_0x27ebfa0, v0x27e4f30_0, C4<1>, C4<1>;
L_0x27ec230 .functor AND 1, v0x27e4c80_0, v0x27e4d20_0, C4<1>, C4<1>;
L_0x27ec3c0 .functor NOT 1, v0x27e4dc0_0, C4<0>, C4<0>, C4<0>;
L_0x27ec460 .functor AND 1, L_0x27ec230, L_0x27ec3c0, C4<1>, C4<1>;
L_0x27ec6d0 .functor NOT 1, v0x27e4f30_0, C4<0>, C4<0>, C4<0>;
L_0x27ec740 .functor AND 1, L_0x27ec460, L_0x27ec6d0, C4<1>, C4<1>;
L_0x27ec5a0 .functor OR 1, L_0x27ea1e0, L_0x27ea860, C4<0>, C4<0>;
L_0x27ec990 .functor OR 1, L_0x27ec5a0, L_0x27eaf70, C4<0>, C4<0>;
L_0x27ecbf0 .functor OR 1, L_0x27ec990, L_0x27eb3c0, C4<0>, C4<0>;
L_0x27ecd00 .functor OR 1, L_0x27ecbf0, L_0x27eb800, C4<0>, C4<0>;
L_0x27ecf70 .functor OR 1, L_0x27ecd00, L_0x27ebc80, C4<0>, C4<0>;
L_0x27ed080 .functor OR 1, L_0x27ecf70, L_0x27ec170, C4<0>, C4<0>;
L_0x27ed300 .functor OR 1, L_0x27ed080, L_0x27ec740, C4<0>, C4<0>;
v0x27e5510_0 .net *"_ivl_0", 0 0, L_0x27e9e70;  1 drivers
v0x27e55f0_0 .net *"_ivl_12", 0 0, L_0x27ea330;  1 drivers
v0x27e56d0_0 .net *"_ivl_14", 0 0, L_0x27ea3a0;  1 drivers
v0x27e57c0_0 .net *"_ivl_16", 0 0, L_0x27ea4b0;  1 drivers
v0x27e58a0_0 .net *"_ivl_18", 0 0, L_0x27ea680;  1 drivers
v0x27e59d0_0 .net *"_ivl_2", 0 0, L_0x27e9ee0;  1 drivers
v0x27e5ab0_0 .net *"_ivl_22", 0 0, L_0x27ea920;  1 drivers
v0x27e5b90_0 .net *"_ivl_24", 0 0, L_0x27eab10;  1 drivers
v0x27e5c70_0 .net *"_ivl_26", 0 0, L_0x27eac90;  1 drivers
v0x27e5d50_0 .net *"_ivl_28", 0 0, L_0x27eaaa0;  1 drivers
v0x27e5e30_0 .net *"_ivl_30", 0 0, L_0x27eae70;  1 drivers
v0x27e5f10_0 .net *"_ivl_34", 0 0, L_0x27eb080;  1 drivers
v0x27e5ff0_0 .net *"_ivl_36", 0 0, L_0x27eb190;  1 drivers
v0x27e60d0_0 .net *"_ivl_38", 0 0, L_0x27eb200;  1 drivers
v0x27e61b0_0 .net *"_ivl_4", 0 0, L_0x27e9fc0;  1 drivers
v0x27e6290_0 .net *"_ivl_42", 0 0, L_0x27eb480;  1 drivers
v0x27e6370_0 .net *"_ivl_44", 0 0, L_0x27eb5b0;  1 drivers
v0x27e6560_0 .net *"_ivl_46", 0 0, L_0x27eb670;  1 drivers
v0x27e6640_0 .net *"_ivl_50", 0 0, L_0x27eb8c0;  1 drivers
v0x27e6720_0 .net *"_ivl_52", 0 0, L_0x27eba10;  1 drivers
v0x27e6800_0 .net *"_ivl_54", 0 0, L_0x27ebad0;  1 drivers
v0x27e68e0_0 .net *"_ivl_58", 0 0, L_0x27ebd40;  1 drivers
v0x27e69c0_0 .net *"_ivl_6", 0 0, L_0x27ea030;  1 drivers
v0x27e6aa0_0 .net *"_ivl_60", 0 0, L_0x27ebeb0;  1 drivers
v0x27e6b80_0 .net *"_ivl_62", 0 0, L_0x27ebfa0;  1 drivers
v0x27e6c60_0 .net *"_ivl_66", 0 0, L_0x27ec230;  1 drivers
v0x27e6d40_0 .net *"_ivl_68", 0 0, L_0x27ec3c0;  1 drivers
v0x27e6e20_0 .net *"_ivl_70", 0 0, L_0x27ec460;  1 drivers
v0x27e6f00_0 .net *"_ivl_72", 0 0, L_0x27ec6d0;  1 drivers
v0x27e6fe0_0 .net *"_ivl_76", 0 0, L_0x27ec5a0;  1 drivers
v0x27e70c0_0 .net *"_ivl_78", 0 0, L_0x27ec990;  1 drivers
v0x27e71a0_0 .net *"_ivl_8", 0 0, L_0x27ea170;  1 drivers
v0x27e7280_0 .net *"_ivl_80", 0 0, L_0x27ecbf0;  1 drivers
v0x27e7570_0 .net *"_ivl_82", 0 0, L_0x27ecd00;  1 drivers
v0x27e7650_0 .net *"_ivl_84", 0 0, L_0x27ecf70;  1 drivers
v0x27e7730_0 .net *"_ivl_86", 0 0, L_0x27ed080;  1 drivers
v0x27e7810_0 .net "a", 0 0, v0x27e4c80_0;  alias, 1 drivers
v0x27e78b0_0 .net "b", 0 0, v0x27e4d20_0;  alias, 1 drivers
v0x27e79a0_0 .net "c", 0 0, v0x27e4dc0_0;  alias, 1 drivers
v0x27e7a90_0 .net "d", 0 0, v0x27e4f30_0;  alias, 1 drivers
v0x27e7b80_0 .net "out", 0 0, L_0x27ed300;  alias, 1 drivers
v0x27e7c40_0 .net "w1", 0 0, L_0x27ea1e0;  1 drivers
v0x27e7d00_0 .net "w2", 0 0, L_0x27ea860;  1 drivers
v0x27e7dc0_0 .net "w3", 0 0, L_0x27eaf70;  1 drivers
v0x27e7e80_0 .net "w4", 0 0, L_0x27eb3c0;  1 drivers
v0x27e7f40_0 .net "w5", 0 0, L_0x27eb800;  1 drivers
v0x27e8000_0 .net "w6", 0 0, L_0x27ebc80;  1 drivers
v0x27e80c0_0 .net "w7", 0 0, L_0x27ec170;  1 drivers
v0x27e8180_0 .net "w8", 0 0, L_0x27ec740;  1 drivers
S_0x27e82e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x2796f20;
 .timescale -12 -12;
E_0x27ab830 .event anyedge, v0x27e8f90_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27e8f90_0;
    %nor/r;
    %assign/vec4 v0x27e8f90_0, 0;
    %wait E_0x27ab830;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27e41c0;
T_3 ;
    %fork t_1, S_0x27e4460;
    %jmp t_0;
    .scope S_0x27e4460;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27e46c0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27e4f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27e4dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27e4d20_0, 0;
    %assign/vec4 v0x27e4c80_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27939f0;
    %load/vec4 v0x27e46c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x27e46c0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x27e4f30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27e4dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27e4d20_0, 0;
    %assign/vec4 v0x27e4c80_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x27abce0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x27e4aa0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27aba90;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x27e4c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27e4d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27e4dc0_0, 0;
    %assign/vec4 v0x27e4f30_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x27e41c0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x2796f20;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27e8c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27e8f90_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x2796f20;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x27e8c70_0;
    %inv;
    %store/vec4 v0x27e8c70_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x2796f20;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27e4e90_0, v0x27e90f0_0, v0x27e8a90_0, v0x27e8b30_0, v0x27e8bd0_0, v0x27e8d10_0, v0x27e8e50_0, v0x27e8db0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x2796f20;
T_7 ;
    %load/vec4 v0x27e8ef0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x27e8ef0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27e8ef0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x27e8ef0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27e8ef0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27e8ef0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27e8ef0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x2796f20;
T_8 ;
    %wait E_0x27aba90;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27e8ef0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27e8ef0_0, 4, 32;
    %load/vec4 v0x27e9030_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x27e8ef0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27e8ef0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27e8ef0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27e8ef0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x27e8e50_0;
    %load/vec4 v0x27e8e50_0;
    %load/vec4 v0x27e8db0_0;
    %xor;
    %load/vec4 v0x27e8e50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x27e8ef0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27e8ef0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x27e8ef0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27e8ef0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/human/kmap2/iter2/response0/top_module.sv";
