m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/Github/OpenRSIC-V/ori/sim
vex
!s110 1648532302
!i10b 1
!s100 60mk>_D>6Qa0mzd=9`lg<0
I]gK4k^U96f[<eZAhYecEO1
Z0 VDg1SIo80bB@j0V0VzS_@n1
Z1 dD:/Github/OpenRSIC-V/ori_1/sim
w1648532153
8D:/Github/OpenRSIC-V/ori_1/sim/ex.v
FD:/Github/OpenRSIC-V/ori_1/sim/ex.v
Z2 L0 35
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1648532302.000000
!s107 defines.v|D:/Github/OpenRSIC-V/ori_1/sim/ex.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/ori_1/sim/ex.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vex_mem
Z7 !s110 1648532303
!i10b 1
!s100 BkSADUPLSl9cR8Q8SSj`71
I7Bz9jFTdESKD[Z9I5^2YB1
R0
R1
w1648532142
8D:/Github/OpenRSIC-V/ori_1/sim/ex_mem.v
FD:/Github/OpenRSIC-V/ori_1/sim/ex_mem.v
R2
R3
r1
!s85 0
31
R4
!s107 defines.v|D:/Github/OpenRSIC-V/ori_1/sim/ex_mem.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/ori_1/sim/ex_mem.v|
!i113 1
R5
R6
vid
R7
!i10b 1
!s100 _cFiYTJH9AU]QnKi7BBkK0
I;mXiWdT_g?e:]eNZXTho]2
R0
R1
w1648532132
8D:/Github/OpenRSIC-V/ori_1/sim/id.v
FD:/Github/OpenRSIC-V/ori_1/sim/id.v
R2
R3
r1
!s85 0
31
Z8 !s108 1648532303.000000
!s107 defines.v|D:/Github/OpenRSIC-V/ori_1/sim/id.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/ori_1/sim/id.v|
!i113 1
R5
R6
vid_ex
R7
!i10b 1
!s100 hhb[BXk`HX5XGFcm]UElf3
I3BW3gEilN[24DVRU]]KdC1
R0
R1
w1648532120
8D:/Github/OpenRSIC-V/ori_1/sim/id_ex.v
FD:/Github/OpenRSIC-V/ori_1/sim/id_ex.v
R2
R3
r1
!s85 0
31
R8
!s107 defines.v|D:/Github/OpenRSIC-V/ori_1/sim/id_ex.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/ori_1/sim/id_ex.v|
!i113 1
R5
R6
vif_id
R7
!i10b 1
!s100 >W3QG;Y7lkI5dUR23Am?C1
IXo`ooS_YQmg=0fjNhC@l_3
R0
R1
w1648532110
8D:/Github/OpenRSIC-V/ori_1/sim/if_id.v
FD:/Github/OpenRSIC-V/ori_1/sim/if_id.v
R2
R3
r1
!s85 0
31
R8
!s107 defines.v|D:/Github/OpenRSIC-V/ori_1/sim/if_id.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/ori_1/sim/if_id.v|
!i113 1
R5
R6
vinst_rom
R7
!i10b 1
!s100 B61BV1PoH1U4hb[eIacoJ1
INl?Xn;lon@QHI6RC0kVHh0
R0
R1
w1648532090
8D:/Github/OpenRSIC-V/ori_1/sim/inst_rom.v
FD:/Github/OpenRSIC-V/ori_1/sim/inst_rom.v
R2
R3
r1
!s85 0
31
R8
!s107 defines.v|D:/Github/OpenRSIC-V/ori_1/sim/inst_rom.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/ori_1/sim/inst_rom.v|
!i113 1
R5
R6
vmem
R7
!i10b 1
!s100 dKIEgC3]56a5Q^7[b9K7`1
IT[IBY]g]AzZY9kKT5678c2
R0
R1
w1648532074
8D:/Github/OpenRSIC-V/ori_1/sim/mem.v
FD:/Github/OpenRSIC-V/ori_1/sim/mem.v
R2
R3
r1
!s85 0
31
R8
!s107 defines.v|D:/Github/OpenRSIC-V/ori_1/sim/mem.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/ori_1/sim/mem.v|
!i113 1
R5
R6
vmem_wb
R7
!i10b 1
!s100 K>NV]WiWM_j?U9dl5]KVi1
IM@K4RT7YM7da2hHGSo;@Y1
R0
R1
w1648532058
8D:/Github/OpenRSIC-V/ori_1/sim/mem_wb.v
FD:/Github/OpenRSIC-V/ori_1/sim/mem_wb.v
R2
R3
r1
!s85 0
31
R8
!s107 defines.v|D:/Github/OpenRSIC-V/ori_1/sim/mem_wb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/ori_1/sim/mem_wb.v|
!i113 1
R5
R6
vopenmips
R7
!i10b 1
!s100 j9cVZi?UAa`mn<bidD@;m2
I_LERW4O5AFB7>]l8_TzFC2
R0
R1
w1648532034
8D:/Github/OpenRSIC-V/ori_1/sim/openmips.v
FD:/Github/OpenRSIC-V/ori_1/sim/openmips.v
R2
R3
r1
!s85 0
31
R8
!s107 defines.v|D:/Github/OpenRSIC-V/ori_1/sim/openmips.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/ori_1/sim/openmips.v|
!i113 1
R5
R6
vopenmips_min_sopc
R7
!i10b 1
!s100 a=Dg`CKz<0<I[ng:XO;=@1
I^;DRVVdYB7KVFnOQzJ9Rn0
R0
R1
w1648532006
8D:/Github/OpenRSIC-V/ori_1/sim/openmips_min_sopc.v
FD:/Github/OpenRSIC-V/ori_1/sim/openmips_min_sopc.v
L0 40
R3
r1
!s85 0
31
R8
!s107 defines.v|D:/Github/OpenRSIC-V/ori_1/sim/openmips_min_sopc.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/ori_1/sim/openmips_min_sopc.v|
!i113 1
R5
R6
vopenmips_min_sopc_tb
R7
!i10b 1
!s100 BLj^i[S4LQiWZW>gToWQU0
IjGOP6ZE^bIcKdHCeHARIL3
R0
R1
w1648531989
8D:/Github/OpenRSIC-V/ori_1/sim/openmips_min_sopc_tb.v
FD:/Github/OpenRSIC-V/ori_1/sim/openmips_min_sopc_tb.v
L0 36
R3
r1
!s85 0
31
R8
!s107 defines.v|D:/Github/OpenRSIC-V/ori_1/sim/openmips_min_sopc_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/ori_1/sim/openmips_min_sopc_tb.v|
!i113 1
R5
R6
vpc_reg
R7
!i10b 1
!s100 WXjmNNI4=HbG<_SjMELX`0
I:iXQmKSkMElYoVlm<[1D60
R0
R1
w1648531956
8D:/Github/OpenRSIC-V/ori_1/sim/pc_reg.v
FD:/Github/OpenRSIC-V/ori_1/sim/pc_reg.v
R2
R3
r1
!s85 0
31
R8
!s107 defines.v|D:/Github/OpenRSIC-V/ori_1/sim/pc_reg.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/ori_1/sim/pc_reg.v|
!i113 1
R5
R6
vregfile
R7
!i10b 1
!s100 1EhAjhmmdzi<zQL05>l@Y2
IJ]d^e5zRhLPzeDUSZa;B62
R0
R1
w1648531929
8D:/Github/OpenRSIC-V/ori_1/sim/regfile.v
FD:/Github/OpenRSIC-V/ori_1/sim/regfile.v
R2
R3
r1
!s85 0
31
R8
!s107 defines.v|D:/Github/OpenRSIC-V/ori_1/sim/regfile.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/OpenRSIC-V/ori_1/sim/regfile.v|
!i113 1
R5
R6
