The following files were generated for 'divUnsigned' in directory
C:\Users\jan\Documents\VHDL-Projects\V8\RISC-VHDL\ipcore_dir\

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * divUnsigned.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * divUnsigned.ngc
   * divUnsigned.vhd
   * divUnsigned.vho

Creates an HDL instantiation template:
   Creates an HDL instantiation template for the IP.

   * divUnsigned.vho

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * divUnsigned.asy

Generate ISE metadata:
   Create a metadata file for use when including this core in ISE designs

   * divUnsigned_xmdf.tcl

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * _xmsgs/pn_parser.xmsgs
   * divUnsigned.gise
   * divUnsigned.xise

Deliver Readme:
   Readme file for the IP.

   * divUnsigned_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * divUnsigned_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

