<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN" "http://www.w3.org/TR/REC-html40/loose.dtd"> <html><body> <h2 id="overview">Overview</h2> <ul> <li> <strong>Goal.</strong> Determine <strong>when</strong> GEMM workloads should be offloaded to Gemmini vs left on the CPU, and <strong>how memory-path design shifts that boundary</strong>.</li> <li> <strong>Timeline.</strong> Jun. 2025 – Aug. 2025 (independent follow-up to the SHA-3 project).</li> <li> <strong>Stack.</strong> Gemmini + Chipyard (Rocket / BOOM), Verilator + DRAMSim2, FireSim (AWS EC2 F1), custom WS/OS benchmarking and threshold scripts.</li> </ul> <p>After seeing SHA-3 speedups collapse under a narrow L2, I wanted to know whether matrix compute on a systolic array would exhibit the same memory-path limits and how to <strong>co-design scratchpads, buses, and DMA</strong> to fix them.</p> <hr> <h2 id="research-questions">Research questions</h2> <ol> <li>On a simple Rocket+Gemmini SoC, how do <strong>WS/OS GEMM</strong> behaviors split into overhead-dominated vs bandwidth-dominated regimes?</li> <li>On a BOOM+Gemmini SoC, how much of the “missing” performance is really in the <strong>memory pipeline</strong>, not the MAC array?</li> <li>For small/medium GEMM tiles, what is the <em>*offload threshold (K^</em>(M,N))** where Gemmini first beats the CPU, and how does memory-path design shift (K^*)?</li> </ol> <hr> <h2 id="part-1--wsos-baseline-rocket--gemmini">Part 1 – WS/OS baseline: Rocket + Gemmini</h2> <p>On <code class="language-plaintext highlighter-rouge">GemminiRocketConfig</code> (Rocket core + Gemmini):</p> <ul> <li> <strong>Benchmark.</strong> <code class="language-plaintext highlighter-rouge">ws_os_single-baremetal</code>.</li> <li> <strong>Workload.</strong> GEMM with <code class="language-plaintext highlighter-rouge">M = N = K ∈ {8,16,32,64,128,256,512,1024,2048}</code>.</li> <li> <strong>Metrics.</strong> Total cycles and <code class="language-plaintext highlighter-rouge">MAC/100cyc</code> for both WS and OS.</li> </ul> <p>Key observations:</p> <ul> <li>The <strong>cycles vs size</strong> curves are near-cubic, but <code class="language-plaintext highlighter-rouge">MAC/100cyc</code> reveals structure: <ul> <li> <strong>Small matrices (≤32).</strong> <ul> <li>Dominated by <strong>launch + data-movement overhead</strong>.</li> </ul> </li> <li> <strong>Large matrices (≥256).</strong> <ul> <li> <code class="language-plaintext highlighter-rouge">MAC/100cyc</code> plateaus → <strong>bandwidth / tiling limits</strong> dominate.</li> </ul> </li> </ul> </li> <li>WS is consistently more efficient than OS; WS and OS give two views of the same memory path.</li> <li>Additional WS/OS heatmaps at <code class="language-plaintext highlighter-rouge">K = 256</code> visualize how <strong>tile shape (M,N)</strong> changes throughput, with near-square tiles clearly better than very skinny ones.</li> </ul> <p>This baseline sets the template for later “before vs after” comparisons.</p> <hr> <h2 id="part-2--memory-pipeline-optimization-on-boom--gemmini">Part 2 – Memory-pipeline optimization on BOOM + Gemmini</h2> <p>On a BOOM+Gemmini SoC, I compared:</p> <ul> <li> <strong>Before.</strong> <code class="language-plaintext highlighter-rouge">GemminiLargeBoomV4Config</code>.</li> <li> <strong>After.</strong> <code class="language-plaintext highlighter-rouge">GemminiLargeBoomV43Config</code>.</li> </ul> <p>The MAC array is identical; only the <strong>memory pipeline</strong> changes via config mixins:</p> <ul> <li>Scratchpad / accumulator (<strong>SPM/ACC</strong>) banking and sizing.</li> <li>System bus <strong>beat width</strong>.</li> <li>Gemmini <strong>DMA bus-width alignment</strong>.</li> </ul> <p><strong>Benchmark.</strong></p> <ul> <li> <code class="language-plaintext highlighter-rouge">ws_os_single2-baremetal</code>, one-shot GEMM with <code class="language-plaintext highlighter-rouge">M = N = K ∈ {8,16,32,64,128,256,512,1024}</code>, WS and OS.</li> <li>Metrics: <code class="language-plaintext highlighter-rouge">MAC/100cyc</code> and total cycles.</li> </ul> <p><strong>Key result.</strong></p> <ul> <li>For WS at (1024^3): <ul> <li>Before: <code class="language-plaintext highlighter-rouge">MAC/100cyc ≈ 16k</code>.</li> <li>After: <code class="language-plaintext highlighter-rouge">MAC/100cyc ≈ 25k</code>.</li> <li>→ <strong>≈58% throughput gain</strong> and ≈37% latency reduction.</li> </ul> </li> <li>OS also improves (≈23% throughput gain at (1024^3)).</li> <li>Across sizes, the “after” curves form a <strong>higher plateau</strong>, proving that the previous limit was in the memory path, not in Gemmini’s compute.</li> </ul> <p>This is the matrix-compute analog of the SHA-3 L2-banking effect: <strong>same compute, different memory</strong>, very different perceived accelerator.</p> <hr> <h2 id="part-3--cpu-vs-gemmini-offload-threshold-k">Part 3 – CPU vs Gemmini offload threshold (K^*)</h2> <p>To quantify <strong>when offloading is actually worthwhile</strong>, I built a small-tile threshold pipeline on a BOOM+Gemmini SoC:</p> <ul> <li> <strong>SoC.</strong> <code class="language-plaintext highlighter-rouge">GemminiLargeBoomV4Config</code>.</li> <li> <strong>Benchmark.</strong> <code class="language-plaintext highlighter-rouge">ws_os_threshold-baremetal</code>.</li> <li> <strong>Workload.</strong> <ul> <li>Tile sizes <code class="language-plaintext highlighter-rouge">(M,N) ∈ {4,6,8,10,12} × {4,6,8,10,12}</code>.</li> <li>For each <code class="language-plaintext highlighter-rouge">(M,N)</code>, sweep <code class="language-plaintext highlighter-rouge">K ∈ {1,…,8}</code>.</li> </ul> </li> <li> <strong>Comparison.</strong> <ul> <li>CPU blocked GEMM vs Gemmini OS dataflow.</li> </ul> </li> <li> <strong>Metric.</strong> <ul> <li> <code class="language-plaintext highlighter-rouge">K^*(M,N)</code> = smallest K where <strong>ACC cycles &lt; CPU cycles</strong>.</li> <li>When offloaded, median speedup ≈1.7×, mean ≈1.9×, best ≈4×.</li> </ul> </li> </ul> <p>Empirical patterns:</p> <ul> <li>Tiny tiles like <code class="language-plaintext highlighter-rouge">(4,4)</code> and <code class="language-plaintext highlighter-rouge">(8,4)</code> <strong>never benefit</strong> from Gemmini up to <code class="language-plaintext highlighter-rouge">K=8</code>: launch &amp; data-movement overhead dominate.</li> <li>Near-square larger tiles such as <code class="language-plaintext highlighter-rouge">(10,10)</code> and <code class="language-plaintext highlighter-rouge">(12,12)</code> have <code class="language-plaintext highlighter-rouge">K^* = 1</code>: the accelerator’s setup cost is amortized immediately.</li> <li>Shape matters: <ul> <li> <code class="language-plaintext highlighter-rouge">(8,12)</code> has <code class="language-plaintext highlighter-rouge">K^* = 1</code> while <code class="language-plaintext highlighter-rouge">(12,8)</code> has <code class="language-plaintext highlighter-rouge">K^* = 5</code>,</li> <li>showing that <strong>loop/blocking order and layout</strong> strongly affect offload decisions.</li> </ul> </li> </ul> <p>The takeaway is that <strong>offloading is not “always good”</strong>; it is a measurable policy problem governed by the memory path and tile geometry.</p> <hr> <h2 id="what-i-learned">What I learned</h2> <ul> <li>Gemmini’s raw MAC throughput is only meaningful when paired with a <strong>co-designed memory pipeline</strong> and <strong>offload policy</strong>.</li> <li>WS/OS sweeps, heatmaps, and <code class="language-plaintext highlighter-rouge">K^*(M,N)</code> give a compact, reusable way to characterize an accelerator’s memory behavior.</li> <li>Many “underperforming” accelerators are really <strong>memory-path design</strong> and <strong>offload-policy</strong> problems, not compute limits.</li> </ul> <p>This project sets up the heterogeneous SoC work, where I push beyond single-workload evaluation and ask how these accelerators behave when they <strong>compete</strong> for DRAM and L2.</p> <hr> <h2 id="code--data-map">Code &amp; data map</h2> <p>Key locations in the <code class="language-plaintext highlighter-rouge">chipyard_gemmini</code> branch:</p> <ul> <li> <strong>SoC configs.</strong> <ul> <li> <code class="language-plaintext highlighter-rouge">generators/chipyard/src/main/scala/config/GemminiBoomV4Configs.scala</code><br> BOOM + Gemmini configs for before/after memory-pipeline experiments.</li> </ul> </li> <li> <strong>Gemmini mixins (memory pipeline).</strong> <ul> <li>Scratchpad/accumulator tuning, system-bus width, Gemmini DMA bus-width alignment (file names vary with submodule version; all are documented in the README).</li> </ul> </li> <li> <strong>Benchmarks.</strong> <ul> <li> <code class="language-plaintext highlighter-rouge">generators/gemmini/software/gemmini-rocc-tests/</code>: <ul> <li> <code class="language-plaintext highlighter-rouge">ws_os_single-baremetal</code> – RocketConfig WS/OS sweep.</li> <li> <code class="language-plaintext highlighter-rouge">ws_os_single2-baremetal</code> – BOOM+Gemmini before/after GEMM.</li> <li> <code class="language-plaintext highlighter-rouge">ws_os_threshold-baremetal</code> – CPU vs Gemmini offload thresholds.</li> </ul> </li> </ul> </li> <li> <strong>Results &amp; plots.</strong> <ul> <li> <code class="language-plaintext highlighter-rouge">sims/verilator/**/</code> – UART logs, CSV summaries.</li> <li> <code class="language-plaintext highlighter-rouge">figs/gemminirocket_mac100_vs_M.png</code>, <code class="language-plaintext highlighter-rouge">figs/boomgemmini_mac100_before_after.png</code>, and WS/OS heatmaps for <code class="language-plaintext highlighter-rouge">K=256</code>.</li> </ul> </li> </ul> </body></html>