
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/s1820419/Xilinx/Vivado/2019.2/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1533.023 ; gain = 47.625 ; free physical = 4768 ; free virtual = 116217
Command: link_design -top top -part xczu7ev-ffvc1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0.dcp' for cell 'system_clock/clock_domain_i/clk_wiz_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2517.238 ; gain = 0.000 ; free physical = 3925 ; free virtual = 115374
INFO: [Netlist 29-17] Analyzing 61 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0_board.xdc] for cell 'system_clock/clock_domain_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0_board.xdc] for cell 'system_clock/clock_domain_i/clk_wiz_0/inst'
Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0.xdc] for cell 'system_clock/clock_domain_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2906.996 ; gain = 333.812 ; free physical = 3521 ; free virtual = 114970
WARNING: [Vivado 12-2489] -input_jitter contains time 0.033330 which will be rounded to 0.033 to ensure it is an integer multiple of 1 picosecond [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/sources_1/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0.xdc] for cell 'system_clock/clock_domain_i/clk_wiz_0/inst'
Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc]
Finished Parsing XDC File [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.srcs/constrs_1/new/sym_lut_struct.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2906.996 ; gain = 0.000 ; free physical = 3545 ; free virtual = 114994
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 60 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 35 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  RAM64M => RAM64M (RAMD64E(x4)): 24 instances

13 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:53 . Memory (MB): peak = 2906.996 ; gain = 1373.973 ; free physical = 3545 ; free virtual = 114994
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2971.027 ; gain = 64.031 ; free physical = 3529 ; free virtual = 114979

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 148a3073d

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2971.027 ; gain = 0.000 ; free physical = 3530 ; free virtual = 114979

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17fbcd7ab

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3111.824 ; gain = 0.000 ; free physical = 3375 ; free virtual = 114824
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 17fbcd7ab

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3111.824 ; gain = 0.000 ; free physical = 3375 ; free virtual = 114824
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 14619c7db

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3111.824 ; gain = 0.000 ; free physical = 3375 ; free virtual = 114824
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG system_clock/write_clk_BUFG_inst to drive 24 load(s) on clock net system_clock/write_clk_BUFGCE
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 19e23db66

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3111.824 ; gain = 0.000 ; free physical = 3375 ; free virtual = 114824
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 19e23db66

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3111.824 ; gain = 0.000 ; free physical = 3375 ; free virtual = 114824
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1c4ee5f80

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3111.824 ; gain = 0.000 ; free physical = 3375 ; free virtual = 114824
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               4  |               0  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3111.824 ; gain = 0.000 ; free physical = 3375 ; free virtual = 114824
Ending Logic Optimization Task | Checksum: 20a5664f3

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3111.824 ; gain = 0.000 ; free physical = 3375 ; free virtual = 114824

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 20a5664f3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3111.824 ; gain = 0.000 ; free physical = 3375 ; free virtual = 114824

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 20a5664f3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3111.824 ; gain = 0.000 ; free physical = 3375 ; free virtual = 114824

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3111.824 ; gain = 0.000 ; free physical = 3375 ; free virtual = 114824
Ending Netlist Obfuscation Task | Checksum: 20a5664f3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3111.824 ; gain = 0.000 ; free physical = 3375 ; free virtual = 114824
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3111.824 ; gain = 204.828 ; free physical = 3375 ; free virtual = 114824
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3111.824 ; gain = 0.000 ; free physical = 3375 ; free virtual = 114824
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3111.824 ; gain = 0.000 ; free physical = 3367 ; free virtual = 114820
INFO: [Common 17-1381] The checkpoint '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/impl_2/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/impl_2/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3238.996 ; gain = 0.000 ; free physical = 3352 ; free virtual = 114802
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 123cb4d1f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3238.996 ; gain = 0.000 ; free physical = 3352 ; free virtual = 114802
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3238.996 ; gain = 0.000 ; free physical = 3352 ; free virtual = 114802

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cc013180

Time (s): cpu = 00:00:46 ; elapsed = 00:01:09 . Memory (MB): peak = 4389.473 ; gain = 1150.477 ; free physical = 2269 ; free virtual = 113720

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: dd52a765

Time (s): cpu = 00:00:47 ; elapsed = 00:01:10 . Memory (MB): peak = 4428.516 ; gain = 1189.520 ; free physical = 2284 ; free virtual = 113734

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: dd52a765

Time (s): cpu = 00:00:47 ; elapsed = 00:01:10 . Memory (MB): peak = 4428.516 ; gain = 1189.520 ; free physical = 2284 ; free virtual = 113734
Phase 1 Placer Initialization | Checksum: dd52a765

Time (s): cpu = 00:00:47 ; elapsed = 00:01:10 . Memory (MB): peak = 4428.516 ; gain = 1189.520 ; free physical = 2283 ; free virtual = 113734

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 249eac146

Time (s): cpu = 00:00:48 ; elapsed = 00:01:10 . Memory (MB): peak = 4428.516 ; gain = 1189.520 ; free physical = 2215 ; free virtual = 113666

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 24 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 12 nets or cells. Created 0 new cell, deleted 12 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4436.520 ; gain = 0.000 ; free physical = 2203 ; free virtual = 113654

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             12  |                    12  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             12  |                    12  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 116c33105

Time (s): cpu = 00:00:51 ; elapsed = 00:01:11 . Memory (MB): peak = 4436.520 ; gain = 1197.523 ; free physical = 2202 ; free virtual = 113653
Phase 2.2 Global Placement Core | Checksum: 19e964766

Time (s): cpu = 00:00:51 ; elapsed = 00:01:11 . Memory (MB): peak = 4436.520 ; gain = 1197.523 ; free physical = 2201 ; free virtual = 113652
Phase 2 Global Placement | Checksum: 19e964766

Time (s): cpu = 00:00:51 ; elapsed = 00:01:11 . Memory (MB): peak = 4436.520 ; gain = 1197.523 ; free physical = 2203 ; free virtual = 113654

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 129ea22ac

Time (s): cpu = 00:00:51 ; elapsed = 00:01:11 . Memory (MB): peak = 4436.520 ; gain = 1197.523 ; free physical = 2203 ; free virtual = 113654

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1dfe18440

Time (s): cpu = 00:00:51 ; elapsed = 00:01:11 . Memory (MB): peak = 4436.520 ; gain = 1197.523 ; free physical = 2199 ; free virtual = 113650

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e176ea39

Time (s): cpu = 00:00:52 ; elapsed = 00:01:11 . Memory (MB): peak = 4436.520 ; gain = 1197.523 ; free physical = 2199 ; free virtual = 113650

Phase 3.4 Small Shape DP

Phase 3.4.1 Small Shape Clustering
Phase 3.4.1 Small Shape Clustering | Checksum: 15bff94b3

Time (s): cpu = 00:00:52 ; elapsed = 00:01:12 . Memory (MB): peak = 4436.520 ; gain = 1197.523 ; free physical = 2188 ; free virtual = 113639

Phase 3.4.2 Flow Legalize Slice Clusters
Phase 3.4.2 Flow Legalize Slice Clusters | Checksum: 1c39f685b

Time (s): cpu = 00:00:52 ; elapsed = 00:01:12 . Memory (MB): peak = 4436.520 ; gain = 1197.523 ; free physical = 2188 ; free virtual = 113639

Phase 3.4.3 Slice Area Swap
Phase 3.4.3 Slice Area Swap | Checksum: 1e46a35a9

Time (s): cpu = 00:00:52 ; elapsed = 00:01:12 . Memory (MB): peak = 4436.520 ; gain = 1197.523 ; free physical = 2171 ; free virtual = 113622

Phase 3.4.4 Commit Slice Clusters
Phase 3.4.4 Commit Slice Clusters | Checksum: e4701d65

Time (s): cpu = 00:00:52 ; elapsed = 00:01:12 . Memory (MB): peak = 4436.520 ; gain = 1197.523 ; free physical = 2187 ; free virtual = 113638
Phase 3.4 Small Shape DP | Checksum: e4701d65

Time (s): cpu = 00:00:53 ; elapsed = 00:01:12 . Memory (MB): peak = 4436.520 ; gain = 1197.523 ; free physical = 2188 ; free virtual = 113638

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: e4701d65

Time (s): cpu = 00:00:53 ; elapsed = 00:01:12 . Memory (MB): peak = 4436.520 ; gain = 1197.523 ; free physical = 2188 ; free virtual = 113639

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 17318795e

Time (s): cpu = 00:00:53 ; elapsed = 00:01:12 . Memory (MB): peak = 4436.520 ; gain = 1197.523 ; free physical = 2188 ; free virtual = 113639
Phase 3 Detail Placement | Checksum: 17318795e

Time (s): cpu = 00:00:53 ; elapsed = 00:01:12 . Memory (MB): peak = 4436.520 ; gain = 1197.523 ; free physical = 2188 ; free virtual = 113639

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 10f437ac5

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 10f437ac5

Time (s): cpu = 00:00:56 ; elapsed = 00:01:14 . Memory (MB): peak = 4436.520 ; gain = 1197.523 ; free physical = 2189 ; free virtual = 113640
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.012. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1b4576616

Time (s): cpu = 00:00:56 ; elapsed = 00:01:14 . Memory (MB): peak = 4436.520 ; gain = 1197.523 ; free physical = 2189 ; free virtual = 113640
Phase 4.1 Post Commit Optimization | Checksum: 1b4576616

Time (s): cpu = 00:00:56 ; elapsed = 00:01:14 . Memory (MB): peak = 4436.520 ; gain = 1197.523 ; free physical = 2189 ; free virtual = 113640

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b4576616

Time (s): cpu = 00:00:56 ; elapsed = 00:01:14 . Memory (MB): peak = 4436.520 ; gain = 1197.523 ; free physical = 2200 ; free virtual = 113651
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4436.520 ; gain = 0.000 ; free physical = 2179 ; free virtual = 113630

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 251e79c38

Time (s): cpu = 00:01:02 ; elapsed = 00:01:20 . Memory (MB): peak = 4436.520 ; gain = 1197.523 ; free physical = 2180 ; free virtual = 113631

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4436.520 ; gain = 0.000 ; free physical = 2180 ; free virtual = 113631
Phase 4.4 Final Placement Cleanup | Checksum: 2a154413f

Time (s): cpu = 00:01:02 ; elapsed = 00:01:20 . Memory (MB): peak = 4436.520 ; gain = 1197.523 ; free physical = 2180 ; free virtual = 113631
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2a154413f

Time (s): cpu = 00:01:02 ; elapsed = 00:01:20 . Memory (MB): peak = 4436.520 ; gain = 1197.523 ; free physical = 2180 ; free virtual = 113631
Ending Placer Task | Checksum: 1a9d15cf6

Time (s): cpu = 00:01:02 ; elapsed = 00:01:20 . Memory (MB): peak = 4436.520 ; gain = 1197.523 ; free physical = 2180 ; free virtual = 113631
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:23 . Memory (MB): peak = 4436.520 ; gain = 1207.332 ; free physical = 2251 ; free virtual = 113702
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4436.520 ; gain = 0.000 ; free physical = 2251 ; free virtual = 113702
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4436.520 ; gain = 0.000 ; free physical = 2247 ; free virtual = 113702
INFO: [Common 17-1381] The checkpoint '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/impl_2/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.31 . Memory (MB): peak = 4436.520 ; gain = 0.000 ; free physical = 2223 ; free virtual = 113675
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4436.520 ; gain = 0.000 ; free physical = 2249 ; free virtual = 113701
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4436.520 ; gain = 0.000 ; free physical = 2219 ; free virtual = 113671
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4436.520 ; gain = 0.000 ; free physical = 2214 ; free virtual = 113669
INFO: [Common 17-1381] The checkpoint '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/impl_2/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7ev'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 930fb8d1 ConstDB: 0 ShapeSum: 79316e03 RouteDB: 9d903622

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 106e3e271

Time (s): cpu = 00:01:46 ; elapsed = 00:01:38 . Memory (MB): peak = 4725.121 ; gain = 288.602 ; free physical = 1947 ; free virtual = 113400
Post Restoration Checksum: NetGraph: 897c6d3d NumContArr: b1d254b0 Constraints: f8564e1b Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 233a51008

Time (s): cpu = 00:01:46 ; elapsed = 00:01:38 . Memory (MB): peak = 4725.121 ; gain = 288.602 ; free physical = 1949 ; free virtual = 113402

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 233a51008

Time (s): cpu = 00:01:46 ; elapsed = 00:01:38 . Memory (MB): peak = 4743.508 ; gain = 306.988 ; free physical = 1890 ; free virtual = 113343

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 233a51008

Time (s): cpu = 00:01:46 ; elapsed = 00:01:38 . Memory (MB): peak = 4743.508 ; gain = 306.988 ; free physical = 1890 ; free virtual = 113343

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 20795cc1a

Time (s): cpu = 00:01:47 ; elapsed = 00:01:39 . Memory (MB): peak = 4779.125 ; gain = 342.605 ; free physical = 1885 ; free virtual = 113338

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 22e2c95b8

Time (s): cpu = 00:01:48 ; elapsed = 00:01:40 . Memory (MB): peak = 4779.125 ; gain = 342.605 ; free physical = 1879 ; free virtual = 113332
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.141  | TNS=0.000  | WHS=0.001  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 2a69564f5

Time (s): cpu = 00:01:48 ; elapsed = 00:01:40 . Memory (MB): peak = 4779.125 ; gain = 342.605 ; free physical = 1879 ; free virtual = 113332

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00115962 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 292
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 196
  Number of Partially Routed Nets     = 96
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2bbfe738a

Time (s): cpu = 00:01:51 ; elapsed = 00:01:41 . Memory (MB): peak = 4781.395 ; gain = 344.875 ; free physical = 1865 ; free virtual = 113318

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 100
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.307  | TNS=0.000  | WHS=0.020  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 2736f73dd

Time (s): cpu = 00:01:52 ; elapsed = 00:01:42 . Memory (MB): peak = 4781.395 ; gain = 344.875 ; free physical = 1868 ; free virtual = 113321

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 285574bba

Time (s): cpu = 00:01:52 ; elapsed = 00:01:42 . Memory (MB): peak = 4781.395 ; gain = 344.875 ; free physical = 1868 ; free virtual = 113321
Phase 4 Rip-up And Reroute | Checksum: 285574bba

Time (s): cpu = 00:01:52 ; elapsed = 00:01:42 . Memory (MB): peak = 4781.395 ; gain = 344.875 ; free physical = 1868 ; free virtual = 113321

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 285574bba

Time (s): cpu = 00:01:52 ; elapsed = 00:01:42 . Memory (MB): peak = 4781.395 ; gain = 344.875 ; free physical = 1872 ; free virtual = 113325

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 285574bba

Time (s): cpu = 00:01:53 ; elapsed = 00:01:42 . Memory (MB): peak = 4781.395 ; gain = 344.875 ; free physical = 1872 ; free virtual = 113325
Phase 5 Delay and Skew Optimization | Checksum: 285574bba

Time (s): cpu = 00:01:53 ; elapsed = 00:01:42 . Memory (MB): peak = 4781.395 ; gain = 344.875 ; free physical = 1872 ; free virtual = 113325

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 22aa67027

Time (s): cpu = 00:01:53 ; elapsed = 00:01:42 . Memory (MB): peak = 4781.395 ; gain = 344.875 ; free physical = 1872 ; free virtual = 113325
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.307  | TNS=0.000  | WHS=0.020  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 22aa67027

Time (s): cpu = 00:01:53 ; elapsed = 00:01:42 . Memory (MB): peak = 4781.395 ; gain = 344.875 ; free physical = 1872 ; free virtual = 113325
Phase 6 Post Hold Fix | Checksum: 22aa67027

Time (s): cpu = 00:01:53 ; elapsed = 00:01:42 . Memory (MB): peak = 4781.395 ; gain = 344.875 ; free physical = 1872 ; free virtual = 113325

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0253225 %
  Global Horizontal Routing Utilization  = 0.0285567 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2c9ab348e

Time (s): cpu = 00:01:53 ; elapsed = 00:01:42 . Memory (MB): peak = 4781.395 ; gain = 344.875 ; free physical = 1869 ; free virtual = 113322

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2c9ab348e

Time (s): cpu = 00:01:53 ; elapsed = 00:01:42 . Memory (MB): peak = 4781.395 ; gain = 344.875 ; free physical = 1868 ; free virtual = 113321

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2c9ab348e

Time (s): cpu = 00:01:53 ; elapsed = 00:01:42 . Memory (MB): peak = 4781.395 ; gain = 344.875 ; free physical = 1868 ; free virtual = 113321

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.307  | TNS=0.000  | WHS=0.020  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2c9ab348e

Time (s): cpu = 00:01:53 ; elapsed = 00:01:42 . Memory (MB): peak = 4781.395 ; gain = 344.875 ; free physical = 1871 ; free virtual = 113324
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:53 ; elapsed = 00:01:42 . Memory (MB): peak = 4781.395 ; gain = 344.875 ; free physical = 1943 ; free virtual = 113397

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:56 ; elapsed = 00:01:45 . Memory (MB): peak = 4781.395 ; gain = 344.875 ; free physical = 1943 ; free virtual = 113397
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4781.395 ; gain = 0.000 ; free physical = 1943 ; free virtual = 113397
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4781.395 ; gain = 0.000 ; free physical = 1937 ; free virtual = 113394
INFO: [Common 17-1381] The checkpoint '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/impl_2/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/impl_2/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/symmetry_ib_lut_structure/symmetry_ib_lut_structure.runs/impl_2/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
102 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Aug  4 01:29:43 2020...
