Vivado Simulator 2018.2
Time resolution is 1 ps
                   0 Count Q = 0000 CLear = 1
                  34 Count Q = 0000 CLear = 0
                  40 Count Q = 0001 CLear = 0
                  60 Count Q = 0010 CLear = 0
                  80 Count Q = 0011 CLear = 0
                 100 Count Q = 0100 CLear = 0
                 120 Count Q = 0101 CLear = 0
                 140 Count Q = 0110 CLear = 0
                 160 Count Q = 0111 CLear = 0
                 180 Count Q = 1000 CLear = 0
                 200 Count Q = 1001 CLear = 0
                 220 Count Q = 1010 CLear = 0
                 234 Count Q = 0000 CLear = 1
                 284 Count Q = 0000 CLear = 0
                 300 Count Q = 0001 CLear = 0
                 320 Count Q = 0010 CLear = 0
                 340 Count Q = 0011 CLear = 0
                 360 Count Q = 0100 CLear = 0
                 380 Count Q = 0101 CLear = 0
$finish called at time : 400 ns : File "E:/coding/verilog/Verilog/4bit_pulse_add/4bit_pulse_add.srcs/sim_1/new/test.v" Line 48
