# FULL ADDER
## 2077 Chaitra
Write VHDL code for a full adder using two half adders and one OR gate.

## Logical Diagram

![adder](https://github.com/yamsubash/ES_VHDL/assets/149253579/1b55a661-2c01-4752-a38d-e503b9ad0b4c)


## OUTPUT
![FA](https://github.com/yamsubash/ES_VHDL/assets/149253579/8a31e129-a6a1-497b-8482-07e14c2732cd)
