#! /tool/pandora64/.package/verilog-10.2/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x1a41c40 .scope module, "pipe" "pipe" 2 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_n"
    .port_info 2 /INPUT 1 "async_in_p"
    .port_info 3 /INPUT 1 "async_in_w"
    .port_info 4 /INPUT 1 "async_in_en"
    .port_info 5 /OUTPUT 1 "sync_out_p"
    .port_info 6 /OUTPUT 1 "sync_out_w"
    .port_info 7 /OUTPUT 1 "sync_out_en"
o0x148b02ce6018 .functor BUFZ 1, C4<z>; HiZ drive
v0x1a49850_0 .net "async_in_en", 0 0, o0x148b02ce6018;  0 drivers
o0x148b02ce6048 .functor BUFZ 1, C4<z>; HiZ drive
v0x1a33bd0_0 .net "async_in_p", 0 0, o0x148b02ce6048;  0 drivers
o0x148b02ce6078 .functor BUFZ 1, C4<z>; HiZ drive
v0x1a26c80_0 .net "async_in_w", 0 0, o0x148b02ce6078;  0 drivers
o0x148b02ce60a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1a14980_0 .net "clk", 0 0, o0x148b02ce60a8;  0 drivers
o0x148b02ce60d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1a16c90_0 .net "reset_n", 0 0, o0x148b02ce60d8;  0 drivers
v0x1a19ab0_0 .var "sync_intermediate1_en", 0 0;
v0x1a1b3c0_0 .var "sync_intermediate1_p", 0 0;
v0x1a67fa0_0 .var "sync_intermediate1_w", 0 0;
v0x1a68060_0 .var "sync_intermediate_en", 0 0;
v0x1a68120_0 .var "sync_intermediate_p", 0 0;
v0x1a681e0_0 .var "sync_intermediate_w", 0 0;
v0x1a682a0_0 .var "sync_out_en", 0 0;
v0x1a68360_0 .var "sync_out_p", 0 0;
v0x1a68420_0 .var "sync_out_w", 0 0;
E_0x19e5730/0 .event negedge, v0x1a16c90_0;
E_0x19e5730/1 .event posedge, v0x1a14980_0;
E_0x19e5730 .event/or E_0x19e5730/0, E_0x19e5730/1;
S_0x1a0bc40 .scope module, "tb_top" "tb_top" 3 6;
 .timescale -9 -12;
v0x1a77650_0 .var "clk", 0 0;
v0x1a77710_0 .var/i "col", 31 0;
v0x1a777f0_0 .var/i "i", 31 0;
v0x1a778b0 .array "pixel_stream", 783 0, 0 0;
v0x1a77950_0 .var/i "row", 31 0;
v0x1a77a30_0 .var "rst_n", 0 0;
v0x1a77b20_0 .var "ui_in", 7 0;
v0x1a77be0_0 .var "uio_in", 7 0;
L_0x148b02c9d0a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x1a77c80_0 .net "uio_oe", 7 0, L_0x148b02c9d0a8;  1 drivers
L_0x148b02c9d060 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x1a77d20_0 .net "uio_out", 7 0, L_0x148b02c9d060;  1 drivers
v0x1a77dc0_0 .net "uo_out", 7 0, L_0x1a77f00;  1 drivers
v0x1a77e60 .array "weight_stream", 2319 0, 0 0;
S_0x1a685e0 .scope module, "dut" "tt_um_mnist_bnn" 3 22, 4 8 0, S_0x1a0bc40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "ui_in"
    .port_info 1 /OUTPUT 8 "uo_out"
    .port_info 2 /INPUT 8 "uio_in"
    .port_info 3 /OUTPUT 8 "uio_out"
    .port_info 4 /OUTPUT 8 "uio_oe"
    .port_info 5 /INPUT 1 "ena"
    .port_info 6 /INPUT 1 "clk"
    .port_info 7 /INPUT 1 "rst_n"
L_0x148b02c9d018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x1a75d30_0 .net/2u *"_s0", 3 0, L_0x148b02c9d018;  1 drivers
v0x1a75e30_0 .net *"_s15", 4 0, L_0x1a787e0;  1 drivers
L_0x148b02c9d180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a75f10_0 .net/2u *"_s16", 0 0, L_0x148b02c9d180;  1 drivers
v0x1a76000_0 .net *"_s18", 6 0, L_0x1a78880;  1 drivers
v0x1a760e0_0 .net "_unused", 0 0, L_0x1a789b0;  1 drivers
v0x1a761a0_0 .net "answer_w", 3 0, v0x1a74910_0;  1 drivers
v0x1a76260_0 .net "clk", 0 0, v0x1a77650_0;  1 drivers
L_0x148b02c9d1c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1a76300_0 .net "ena", 0 0, L_0x148b02c9d1c8;  1 drivers
v0x1a763a0_0 .net "layer1_done", 0 0, v0x1a6edb0_0;  1 drivers
v0x1a764d0_0 .net "layer2_done", 0 0, v0x1a72510_0;  1 drivers
v0x1a76570_0 .net "layer3_done", 0 0, v0x1a74ba0_0;  1 drivers
v0x1a76660_0 .net "layer_1_out", 1567 0, v0x1a6ee50_0;  1 drivers
v0x1a76770_0 .net "layer_2_out", 195 0, v0x1a725b0_0;  1 drivers
v0x1a76880_0 .net "load_done", 0 0, L_0x1a783e0;  1 drivers
v0x1a76970_0 .net "pixels", 783 0, v0x1a6b0e0_0;  1 drivers
v0x1a76a80_0 .net "rst_n", 0 0, v0x1a77a30_0;  1 drivers
v0x1a76b20_0 .net "state", 2 0, L_0x19dcad0;  1 drivers
v0x1a76cd0_0 .net "synchronous_reset", 0 0, v0x1a68ce0_0;  1 drivers
v0x1a76d70_0 .net "ui_in", 7 0, v0x1a77b20_0;  1 drivers
v0x1a76e50_0 .net "uio_in", 7 0, v0x1a77be0_0;  1 drivers
v0x1a76f30_0 .net "uio_oe", 7 0, L_0x148b02c9d0a8;  alias, 1 drivers
v0x1a77010_0 .net "uio_out", 7 0, L_0x148b02c9d060;  alias, 1 drivers
v0x1a770f0_0 .net "uo_out", 7 0, L_0x1a77f00;  alias, 1 drivers
v0x1a771d0_0 .net "weights1", 71 0, v0x1a6b9b0_0;  1 drivers
v0x1a772e0_0 .net "weights2", 287 0, v0x1a6ba90_0;  1 drivers
v0x1a773f0_0 .net "weights3", 1959 0, v0x1a6bb70_0;  1 drivers
L_0x1a77f00 .concat [ 4 4 0 0], v0x1a74910_0, L_0x148b02c9d018;
L_0x1a780e0 .part v0x1a77b20_0, 0, 1;
L_0x1a78570 .part v0x1a77b20_0, 1, 1;
L_0x1a78660 .part v0x1a77b20_0, 2, 1;
L_0x1a787e0 .part v0x1a77b20_0, 3, 5;
L_0x1a78880 .concat [ 1 5 1 0], L_0x148b02c9d180, L_0x1a787e0, L_0x148b02c9d1c8;
L_0x1a789b0 .reduce/and L_0x1a78880;
S_0x1a68850 .scope module, "reset_in" "reset_pipe" 4 41, 5 1 0, S_0x1a685e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "async_in_rst"
    .port_info 2 /OUTPUT 1 "sync_out_rst"
v0x1a68aa0_0 .net "async_in_rst", 0 0, v0x1a77a30_0;  alias, 1 drivers
v0x1a68b80_0 .net "clk", 0 0, v0x1a77650_0;  alias, 1 drivers
v0x1a68c40_0 .var "sync_intermediate_rst", 0 0;
v0x1a68ce0_0 .var "sync_out_rst", 0 0;
E_0x19ddcd0/0 .event negedge, v0x1a68aa0_0;
E_0x19ddcd0/1 .event posedge, v0x1a68b80_0;
E_0x19ddcd0 .event/or E_0x19ddcd0/0, E_0x19ddcd0/1;
S_0x1a68e20 .scope module, "top_fsm" "fsm" 4 47, 6 2 0, S_0x1a685e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 1 "mode"
    .port_info 3 /INPUT 1 "load_done"
    .port_info 4 /INPUT 1 "layer_1_done"
    .port_info 5 /INPUT 1 "layer_2_done"
    .port_info 6 /INPUT 1 "layer_3_done"
    .port_info 7 /OUTPUT 3 "state"
P_0x1a42800 .param/l "s_IDLE" 1 6 13, C4<000>;
P_0x1a42840 .param/l "s_LAYER_1" 1 6 15, C4<010>;
P_0x1a42880 .param/l "s_LAYER_2" 1 6 16, C4<011>;
P_0x1a428c0 .param/l "s_LAYER_3" 1 6 17, C4<100>;
P_0x1a42900 .param/l "s_LOAD" 1 6 14, C4<001>;
L_0x19dcad0 .functor BUFZ 3, v0x1a69460_0, C4<000>, C4<000>, C4<000>;
v0x1a693a0_0 .net "clk", 0 0, v0x1a77650_0;  alias, 1 drivers
v0x1a69460_0 .var "cs", 2 0;
v0x1a69520_0 .net "layer_1_done", 0 0, v0x1a6edb0_0;  alias, 1 drivers
v0x1a695c0_0 .net "layer_2_done", 0 0, v0x1a72510_0;  alias, 1 drivers
v0x1a69680_0 .net "layer_3_done", 0 0, v0x1a74ba0_0;  alias, 1 drivers
v0x1a69790_0 .net "load_done", 0 0, L_0x1a783e0;  alias, 1 drivers
v0x1a69850_0 .net "mode", 0 0, L_0x1a780e0;  1 drivers
v0x1a69910_0 .var "ns", 2 0;
v0x1a699f0_0 .net "rst_n", 0 0, v0x1a68ce0_0;  alias, 1 drivers
v0x1a69a90_0 .net "state", 2 0, L_0x19dcad0;  alias, 1 drivers
E_0x19df500 .event posedge, v0x1a68b80_0;
E_0x19de340/0 .event edge, v0x1a69460_0, v0x1a69850_0, v0x1a69790_0, v0x1a69520_0;
E_0x19de340/1 .event edge, v0x1a695c0_0, v0x1a69680_0;
E_0x19de340 .event/or E_0x19de340/0, E_0x19de340/1;
S_0x1a69c50 .scope module, "u0" "registers" 4 66, 7 3 0, S_0x1a685e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset_n"
    .port_info 2 /INPUT 3 "state"
    .port_info 3 /INPUT 1 "d_in_p"
    .port_info 4 /INPUT 1 "d_in_w"
    .port_info 5 /OUTPUT 784 "pixels"
    .port_info 6 /OUTPUT 72 "weights1"
    .port_info 7 /OUTPUT 288 "weights2"
    .port_info 8 /OUTPUT 1960 "weights3"
    .port_info 9 /OUTPUT 1 "load_done"
P_0x1a69dd0 .param/l "s_IDLE" 1 7 16, C4<000>;
P_0x1a69e10 .param/l "s_LAYER_1" 1 7 16, C4<010>;
P_0x1a69e50 .param/l "s_LAYER_2" 1 7 16, C4<011>;
P_0x1a69e90 .param/l "s_LAYER_3" 1 7 16, C4<100>;
P_0x1a69ed0 .param/l "s_LOAD" 1 7 16, C4<001>;
L_0x19de460 .functor BUFZ 1, L_0x1a78570, C4<0>, C4<0>, C4<0>;
L_0x19de640 .functor BUFZ 1, L_0x1a78660, C4<0>, C4<0>, C4<0>;
L_0x19de730 .functor AND 1, v0x1a6b020_0, v0x1a6b770_0, C4<1>, C4<1>;
L_0x19de820 .functor AND 1, L_0x19de730, v0x1a6b830_0, C4<1>, C4<1>;
L_0x19de550 .functor AND 1, L_0x19de820, v0x1a6b8f0_0, C4<1>, C4<1>;
L_0x148b02c9d0f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x1a6a250_0 .net/2u *"_s10", 0 0, L_0x148b02c9d0f0;  1 drivers
L_0x148b02c9d138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a6a330_0 .net/2u *"_s12", 0 0, L_0x148b02c9d138;  1 drivers
v0x1a6a410_0 .net *"_s4", 0 0, L_0x19de730;  1 drivers
v0x1a6a4b0_0 .net *"_s6", 0 0, L_0x19de820;  1 drivers
v0x1a6a570_0 .net *"_s8", 0 0, L_0x19de550;  1 drivers
v0x1a6a680_0 .var "bit_w3", 7 0;
v0x1a6a760_0 .var "bitt", 1 0;
v0x1a6a840_0 .var "bitt1", 1 0;
v0x1a6a920_0 .var "chan1", 2 0;
v0x1a6aa00_0 .net "clk", 0 0, v0x1a77650_0;  alias, 1 drivers
v0x1a6aaa0_0 .var "col", 4 0;
v0x1a6ab80_0 .net "d_in_p", 0 0, L_0x1a78570;  1 drivers
v0x1a6ac40_0 .net "d_in_w", 0 0, L_0x1a78660;  1 drivers
v0x1a6ad00_0 .var "level", 2 0;
v0x1a6ade0_0 .var "level1", 1 0;
v0x1a6aec0_0 .net "load_done", 0 0, L_0x1a783e0;  alias, 1 drivers
v0x1a6af60_0 .var "neuron_w3", 3 0;
v0x1a6b020_0 .var "pic_done", 0 0;
v0x1a6b0e0_0 .var "pixels", 783 0;
v0x1a6b1c0_0 .net "reset_n", 0 0, v0x1a68ce0_0;  alias, 1 drivers
v0x1a6b2b0_0 .var "row", 4 0;
v0x1a6b390_0 .net "state", 2 0, L_0x19dcad0;  alias, 1 drivers
v0x1a6b450_0 .net "sync_out_pixel", 0 0, L_0x19de460;  1 drivers
v0x1a6b4f0_0 .net "sync_out_weight", 0 0, L_0x19de640;  1 drivers
v0x1a6b5b0_0 .var "trit", 1 0;
v0x1a6b690_0 .var "trit1", 1 0;
v0x1a6b770_0 .var "w_done", 0 0;
v0x1a6b830_0 .var "w_done1", 0 0;
v0x1a6b8f0_0 .var "w_done3", 0 0;
v0x1a6b9b0_0 .var "weights1", 71 0;
v0x1a6ba90_0 .var "weights2", 287 0;
v0x1a6bb70_0 .var "weights3", 1959 0;
L_0x1a783e0 .functor MUXZ 1, L_0x148b02c9d138, L_0x148b02c9d0f0, L_0x19de550, C4<>;
S_0x1a6bd90 .scope module, "u1" "layer_one" 4 85, 8 1 0, S_0x1a685e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 3 "state"
    .port_info 3 /INPUT 784 "pixels"
    .port_info 4 /INPUT 72 "weights"
    .port_info 5 /OUTPUT 1568 "layer_one_out"
    .port_info 6 /OUTPUT 1 "done"
P_0x1a6bf60 .param/l "s_IDLE" 1 8 16, C4<000>;
P_0x1a6bfa0 .param/l "s_LAYER_1" 1 8 18, C4<010>;
P_0x1a6bfe0 .param/l "s_LAYER_2" 1 8 19, C4<011>;
P_0x1a6c020 .param/l "s_LAYER_3" 1 8 20, C4<100>;
P_0x1a6c060 .param/l "s_LOAD" 1 8 17, C4<001>;
v0x1a6e4b0_0 .net "clk", 0 0, v0x1a77650_0;  alias, 1 drivers
v0x1a6e570_0 .var "col", 4 0;
v0x1a6e650_0 .var "conv_result_00", 8 0;
v0x1a6e740_0 .var "conv_result_01", 8 0;
v0x1a6e820_0 .var "conv_result_10", 8 0;
v0x1a6e950_0 .var "conv_result_11", 8 0;
v0x1a6ea30_0 .var "count_00", 3 0;
v0x1a6eb10_0 .var "count_01", 3 0;
v0x1a6ebf0_0 .var "count_10", 3 0;
v0x1a6ecd0_0 .var "count_11", 3 0;
v0x1a6edb0_0 .var "done", 0 0;
v0x1a6ee50_0 .var "layer_one_out", 1567 0;
v0x1a6ef10_0 .net "pixels", 783 0, v0x1a6b0e0_0;  alias, 1 drivers
v0x1a6f000_0 .var "row", 4 0;
v0x1a6f0c0_0 .net "rst_n", 0 0, v0x1a68ce0_0;  alias, 1 drivers
v0x1a6f160_0 .net "state", 2 0, L_0x19dcad0;  alias, 1 drivers
v0x1a6f220_0 .var "threshold", 3 0;
v0x1a6f300_0 .var "weight_num", 3 0;
v0x1a6f3e0_0 .net "weights", 71 0, v0x1a6b9b0_0;  alias, 1 drivers
E_0x1a6c3f0/0 .event edge, v0x1a6f300_0, v0x1a6f000_0, v0x1a6e570_0, v0x1a6e650_0;
E_0x1a6c3f0/1 .event edge, v0x1a6e740_0, v0x1a6e820_0, v0x1a6e950_0, v0x1a6ea30_0;
E_0x1a6c3f0/2 .event edge, v0x1a6f220_0, v0x1a6eb10_0, v0x1a6ebf0_0, v0x1a6ecd0_0;
E_0x1a6c3f0 .event/or E_0x1a6c3f0/0, E_0x1a6c3f0/1, E_0x1a6c3f0/2;
S_0x1a6c4a0 .scope function, "conv" "conv" 8 118, 8 118 0, S_0x1a6bd90;
 .timescale -9 -12;
v0x1a6c690_0 .var "bot_left", 0 0;
v0x1a6c770_0 .var "bot_mid", 0 0;
v0x1a6c830_0 .var "bot_right", 0 0;
v0x1a6c8d0_0 .var "c", 4 0;
v0x1a6c9b0_0 .var "conv", 8 0;
v0x1a6cae0_0 .var "mid_left", 0 0;
v0x1a6cba0_0 .var "mid_mid", 0 0;
v0x1a6cc60_0 .var "mid_right", 0 0;
v0x1a6cd20_0 .var "r", 4 0;
v0x1a6ce00_0 .var "top_left", 0 0;
v0x1a6cec0_0 .var "top_mid", 0 0;
v0x1a6cf80_0 .var "top_right", 0 0;
v0x1a6d040_0 .var "wt_num", 3 0;
TD_tb_top.dut.u1.conv ;
    %load/vec4 v0x1a6cd20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x1a6c8d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x1a6ef10_0;
    %load/vec4 v0x1a6cd20_0;
    %subi 1, 0, 5;
    %load/vec4 v0x1a6c8d0_0;
    %subi 1, 0, 5;
    %store/vec4 v0x1a6dc40_0, 0, 5;
    %store/vec4 v0x1a6de20_0, 0, 5;
    %fork TD_tb_top.dut.u1.pix_idx, S_0x1a6da70;
    %join;
    %load/vec4  v0x1a6dd40_0;
    %part/u 1;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v0x1a6ce00_0, 0, 1;
    %load/vec4 v0x1a6cd20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.2, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v0x1a6ef10_0;
    %load/vec4 v0x1a6cd20_0;
    %subi 1, 0, 5;
    %load/vec4 v0x1a6c8d0_0;
    %store/vec4 v0x1a6dc40_0, 0, 5;
    %store/vec4 v0x1a6de20_0, 0, 5;
    %fork TD_tb_top.dut.u1.pix_idx, S_0x1a6da70;
    %join;
    %load/vec4  v0x1a6dd40_0;
    %part/u 1;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %store/vec4 v0x1a6cec0_0, 0, 1;
    %load/vec4 v0x1a6cd20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x1a6c8d0_0;
    %pad/u 32;
    %cmpi/e 27, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_0.4, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.5, 8;
T_0.4 ; End of true expr.
    %load/vec4 v0x1a6ef10_0;
    %load/vec4 v0x1a6cd20_0;
    %subi 1, 0, 5;
    %load/vec4 v0x1a6c8d0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x1a6dc40_0, 0, 5;
    %store/vec4 v0x1a6de20_0, 0, 5;
    %fork TD_tb_top.dut.u1.pix_idx, S_0x1a6da70;
    %join;
    %load/vec4  v0x1a6dd40_0;
    %part/u 1;
    %jmp/0 T_0.5, 8;
 ; End of false expr.
    %blend;
T_0.5;
    %store/vec4 v0x1a6cf80_0, 0, 1;
    %load/vec4 v0x1a6c8d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.6, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %load/vec4 v0x1a6ef10_0;
    %load/vec4 v0x1a6cd20_0;
    %load/vec4 v0x1a6c8d0_0;
    %subi 1, 0, 5;
    %store/vec4 v0x1a6dc40_0, 0, 5;
    %store/vec4 v0x1a6de20_0, 0, 5;
    %fork TD_tb_top.dut.u1.pix_idx, S_0x1a6da70;
    %join;
    %load/vec4  v0x1a6dd40_0;
    %part/u 1;
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %store/vec4 v0x1a6cae0_0, 0, 1;
    %load/vec4 v0x1a6ef10_0;
    %load/vec4 v0x1a6cd20_0;
    %load/vec4 v0x1a6c8d0_0;
    %store/vec4 v0x1a6dc40_0, 0, 5;
    %store/vec4 v0x1a6de20_0, 0, 5;
    %fork TD_tb_top.dut.u1.pix_idx, S_0x1a6da70;
    %join;
    %load/vec4  v0x1a6dd40_0;
    %part/u 1;
    %store/vec4 v0x1a6cba0_0, 0, 1;
    %load/vec4 v0x1a6c8d0_0;
    %pad/u 32;
    %cmpi/e 27, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %load/vec4 v0x1a6ef10_0;
    %load/vec4 v0x1a6cd20_0;
    %load/vec4 v0x1a6c8d0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x1a6dc40_0, 0, 5;
    %store/vec4 v0x1a6de20_0, 0, 5;
    %fork TD_tb_top.dut.u1.pix_idx, S_0x1a6da70;
    %join;
    %load/vec4  v0x1a6dd40_0;
    %part/u 1;
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %store/vec4 v0x1a6cc60_0, 0, 1;
    %load/vec4 v0x1a6cd20_0;
    %pad/u 32;
    %cmpi/e 27, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x1a6c8d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_0.10, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.11, 8;
T_0.10 ; End of true expr.
    %load/vec4 v0x1a6ef10_0;
    %load/vec4 v0x1a6cd20_0;
    %addi 1, 0, 5;
    %load/vec4 v0x1a6c8d0_0;
    %subi 1, 0, 5;
    %store/vec4 v0x1a6dc40_0, 0, 5;
    %store/vec4 v0x1a6de20_0, 0, 5;
    %fork TD_tb_top.dut.u1.pix_idx, S_0x1a6da70;
    %join;
    %load/vec4  v0x1a6dd40_0;
    %part/u 1;
    %jmp/0 T_0.11, 8;
 ; End of false expr.
    %blend;
T_0.11;
    %store/vec4 v0x1a6c690_0, 0, 1;
    %load/vec4 v0x1a6cd20_0;
    %pad/u 32;
    %cmpi/e 27, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.12, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.13, 8;
T_0.12 ; End of true expr.
    %load/vec4 v0x1a6ef10_0;
    %load/vec4 v0x1a6cd20_0;
    %addi 1, 0, 5;
    %load/vec4 v0x1a6c8d0_0;
    %store/vec4 v0x1a6dc40_0, 0, 5;
    %store/vec4 v0x1a6de20_0, 0, 5;
    %fork TD_tb_top.dut.u1.pix_idx, S_0x1a6da70;
    %join;
    %load/vec4  v0x1a6dd40_0;
    %part/u 1;
    %jmp/0 T_0.13, 8;
 ; End of false expr.
    %blend;
T_0.13;
    %store/vec4 v0x1a6c770_0, 0, 1;
    %load/vec4 v0x1a6cd20_0;
    %pad/u 32;
    %cmpi/e 27, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x1a6c8d0_0;
    %pad/u 32;
    %cmpi/e 27, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_0.14, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_0.15, 8;
T_0.14 ; End of true expr.
    %load/vec4 v0x1a6ef10_0;
    %load/vec4 v0x1a6cd20_0;
    %addi 1, 0, 5;
    %load/vec4 v0x1a6c8d0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x1a6dc40_0, 0, 5;
    %store/vec4 v0x1a6de20_0, 0, 5;
    %fork TD_tb_top.dut.u1.pix_idx, S_0x1a6da70;
    %join;
    %load/vec4  v0x1a6dd40_0;
    %part/u 1;
    %jmp/0 T_0.15, 8;
 ; End of false expr.
    %blend;
T_0.15;
    %store/vec4 v0x1a6c830_0, 0, 1;
    %load/vec4 v0x1a6ce00_0;
    %load/vec4 v0x1a6f3e0_0;
    %pushi/vec4 0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x1a6d040_0;
    %store/vec4 v0x1a6e310_0, 0, 4;
    %store/vec4 v0x1a6e130_0, 0, 2;
    %store/vec4 v0x1a6e230_0, 0, 2;
    %fork TD_tb_top.dut.u1.wt_idx, S_0x1a6df10;
    %join;
    %load/vec4  v0x1a6e3d0_0;
    %part/u 1;
    %xor;
    %inv;
    %load/vec4 v0x1a6cec0_0;
    %load/vec4 v0x1a6f3e0_0;
    %pushi/vec4 0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x1a6d040_0;
    %store/vec4 v0x1a6e310_0, 0, 4;
    %store/vec4 v0x1a6e130_0, 0, 2;
    %store/vec4 v0x1a6e230_0, 0, 2;
    %fork TD_tb_top.dut.u1.wt_idx, S_0x1a6df10;
    %join;
    %load/vec4  v0x1a6e3d0_0;
    %part/u 1;
    %xor;
    %inv;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1a6cf80_0;
    %load/vec4 v0x1a6f3e0_0;
    %pushi/vec4 0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v0x1a6d040_0;
    %store/vec4 v0x1a6e310_0, 0, 4;
    %store/vec4 v0x1a6e130_0, 0, 2;
    %store/vec4 v0x1a6e230_0, 0, 2;
    %fork TD_tb_top.dut.u1.wt_idx, S_0x1a6df10;
    %join;
    %load/vec4  v0x1a6e3d0_0;
    %part/u 1;
    %xor;
    %inv;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1a6cae0_0;
    %load/vec4 v0x1a6f3e0_0;
    %pushi/vec4 1, 0, 2;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x1a6d040_0;
    %store/vec4 v0x1a6e310_0, 0, 4;
    %store/vec4 v0x1a6e130_0, 0, 2;
    %store/vec4 v0x1a6e230_0, 0, 2;
    %fork TD_tb_top.dut.u1.wt_idx, S_0x1a6df10;
    %join;
    %load/vec4  v0x1a6e3d0_0;
    %part/u 1;
    %xor;
    %inv;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1a6cba0_0;
    %load/vec4 v0x1a6f3e0_0;
    %pushi/vec4 1, 0, 2;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x1a6d040_0;
    %store/vec4 v0x1a6e310_0, 0, 4;
    %store/vec4 v0x1a6e130_0, 0, 2;
    %store/vec4 v0x1a6e230_0, 0, 2;
    %fork TD_tb_top.dut.u1.wt_idx, S_0x1a6df10;
    %join;
    %load/vec4  v0x1a6e3d0_0;
    %part/u 1;
    %xor;
    %inv;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1a6cc60_0;
    %load/vec4 v0x1a6f3e0_0;
    %pushi/vec4 1, 0, 2;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v0x1a6d040_0;
    %store/vec4 v0x1a6e310_0, 0, 4;
    %store/vec4 v0x1a6e130_0, 0, 2;
    %store/vec4 v0x1a6e230_0, 0, 2;
    %fork TD_tb_top.dut.u1.wt_idx, S_0x1a6df10;
    %join;
    %load/vec4  v0x1a6e3d0_0;
    %part/u 1;
    %xor;
    %inv;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1a6c690_0;
    %load/vec4 v0x1a6f3e0_0;
    %pushi/vec4 2, 0, 2;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x1a6d040_0;
    %store/vec4 v0x1a6e310_0, 0, 4;
    %store/vec4 v0x1a6e130_0, 0, 2;
    %store/vec4 v0x1a6e230_0, 0, 2;
    %fork TD_tb_top.dut.u1.wt_idx, S_0x1a6df10;
    %join;
    %load/vec4  v0x1a6e3d0_0;
    %part/u 1;
    %xor;
    %inv;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1a6c770_0;
    %load/vec4 v0x1a6f3e0_0;
    %pushi/vec4 2, 0, 2;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x1a6d040_0;
    %store/vec4 v0x1a6e310_0, 0, 4;
    %store/vec4 v0x1a6e130_0, 0, 2;
    %store/vec4 v0x1a6e230_0, 0, 2;
    %fork TD_tb_top.dut.u1.wt_idx, S_0x1a6df10;
    %join;
    %load/vec4  v0x1a6e3d0_0;
    %part/u 1;
    %xor;
    %inv;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1a6c830_0;
    %load/vec4 v0x1a6f3e0_0;
    %pushi/vec4 2, 0, 2;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v0x1a6d040_0;
    %store/vec4 v0x1a6e310_0, 0, 4;
    %store/vec4 v0x1a6e130_0, 0, 2;
    %store/vec4 v0x1a6e230_0, 0, 2;
    %fork TD_tb_top.dut.u1.wt_idx, S_0x1a6df10;
    %join;
    %load/vec4  v0x1a6e3d0_0;
    %part/u 1;
    %xor;
    %inv;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1a6c9b0_0, 0, 9;
    %end;
S_0x1a6d120 .scope function, "count_ones" "count_ones" 8 84, 8 84 0, S_0x1a6bd90;
 .timescale -9 -12;
v0x1a6d2c0_0 .var "count_ones", 3 0;
v0x1a6d3a0_0 .var/i "i", 31 0;
v0x1a6d480_0 .var "val", 8 0;
TD_tb_top.dut.u1.count_ones ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1a6d2c0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1a6d3a0_0, 0, 32;
T_1.16 ;
    %load/vec4 v0x1a6d3a0_0;
    %cmpi/s 9, 0, 32;
    %jmp/0xz T_1.17, 5;
    %load/vec4 v0x1a6d2c0_0;
    %load/vec4 v0x1a6d480_0;
    %load/vec4 v0x1a6d3a0_0;
    %part/s 1;
    %pad/u 4;
    %add;
    %store/vec4 v0x1a6d2c0_0, 0, 4;
    %load/vec4 v0x1a6d3a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1a6d3a0_0, 0, 32;
    %jmp T_1.16;
T_1.17 ;
    %end;
S_0x1a6d540 .scope function, "out_idx" "out_idx" 8 46, 8 46 0, S_0x1a6bd90;
 .timescale -9 -12;
v0x1a6d710_0 .var "c", 4 0;
v0x1a6d7f0_0 .var "out_idx", 10 0;
v0x1a6d8d0_0 .var "r", 4 0;
v0x1a6d990_0 .var "w", 3 0;
TD_tb_top.dut.u1.out_idx ;
    %load/vec4 v0x1a6d990_0;
    %pad/u 11;
    %muli 196, 0, 11;
    %load/vec4 v0x1a6d8d0_0;
    %pad/u 11;
    %muli 14, 0, 11;
    %add;
    %load/vec4 v0x1a6d710_0;
    %pad/u 11;
    %add;
    %store/vec4 v0x1a6d7f0_0, 0, 11;
    %end;
S_0x1a6da70 .scope function, "pix_idx" "pix_idx" 8 27, 8 27 0, S_0x1a6bd90;
 .timescale -9 -12;
v0x1a6dc40_0 .var "c", 4 0;
v0x1a6dd40_0 .var "pix_idx", 9 0;
v0x1a6de20_0 .var "r", 4 0;
TD_tb_top.dut.u1.pix_idx ;
    %load/vec4 v0x1a6de20_0;
    %pad/u 10;
    %muli 28, 0, 10;
    %load/vec4 v0x1a6dc40_0;
    %pad/u 10;
    %add;
    %store/vec4 v0x1a6dd40_0, 0, 10;
    %end;
S_0x1a6df10 .scope function, "wt_idx" "wt_idx" 8 36, 8 36 0, S_0x1a6bd90;
 .timescale -9 -12;
v0x1a6e130_0 .var "c", 1 0;
v0x1a6e230_0 .var "r", 1 0;
v0x1a6e310_0 .var "w", 3 0;
v0x1a6e3d0_0 .var "wt_idx", 6 0;
TD_tb_top.dut.u1.wt_idx ;
    %load/vec4 v0x1a6e230_0;
    %pad/u 7;
    %muli 24, 0, 7;
    %load/vec4 v0x1a6e130_0;
    %pad/u 7;
    %muli 8, 0, 7;
    %add;
    %load/vec4 v0x1a6e310_0;
    %pad/u 7;
    %add;
    %store/vec4 v0x1a6e3d0_0, 0, 7;
    %end;
S_0x1a6f5a0 .scope module, "u2" "layer_two" 4 98, 9 14 0, S_0x1a685e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 3 "state"
    .port_info 3 /INPUT 1568 "pixels"
    .port_info 4 /INPUT 288 "weights"
    .port_info 5 /OUTPUT 196 "layer_two_out"
    .port_info 6 /OUTPUT 1 "done"
P_0x1a6f7c0 .param/l "s_LAYER_2" 1 9 25, C4<011>;
v0x1a71f80_0 .net "clk", 0 0, v0x1a77650_0;  alias, 1 drivers
v0x1a720d0_0 .var "col", 3 0;
v0x1a721b0_0 .var "cr00", 71 0;
v0x1a72270_0 .var "cr01", 71 0;
v0x1a72350_0 .var "cr10", 71 0;
v0x1a72430_0 .var "cr11", 71 0;
v0x1a72510_0 .var "done", 0 0;
v0x1a725b0_0 .var "layer_two_out", 195 0;
v0x1a72670_0 .net "pixels", 1567 0, v0x1a6ee50_0;  alias, 1 drivers
v0x1a727c0_0 .var "row", 3 0;
v0x1a72880_0 .net "rst_n", 0 0, v0x1a68ce0_0;  alias, 1 drivers
v0x1a729b0_0 .net "state", 2 0, L_0x19dcad0;  alias, 1 drivers
v0x1a72a70_0 .var "thresh", 6 0;
v0x1a72b50_0 .var "weight_num", 3 0;
v0x1a72c30_0 .net "weights", 287 0, v0x1a6ba90_0;  alias, 1 drivers
E_0x1a6f950/0 .event edge, v0x1a72b50_0, v0x1a727c0_0, v0x1a720d0_0, v0x1a721b0_0;
E_0x1a6f950/1 .event edge, v0x1a72a70_0, v0x1a72270_0, v0x1a72350_0, v0x1a72430_0;
E_0x1a6f950 .event/or E_0x1a6f950/0, E_0x1a6f950/1;
S_0x1a6f9e0 .scope function, "conv" "conv" 9 100, 9 100 0, S_0x1a6f5a0;
 .timescale -9 -12;
v0x1a6fbd0_0 .var "bl", 7 0;
v0x1a6fcd0_0 .var "bm", 7 0;
v0x1a6fdb0_0 .var "br", 7 0;
v0x1a6fe70_0 .var "c", 3 0;
v0x1a6ff50_0 .var "conv", 71 0;
v0x1a70080_0 .var "ml", 7 0;
v0x1a70160_0 .var "mm", 7 0;
v0x1a70240_0 .var "mr", 7 0;
v0x1a70320_0 .var "r", 3 0;
v0x1a70400_0 .var "tl", 7 0;
v0x1a704e0_0 .var "tm", 7 0;
v0x1a705c0_0 .var "tr", 7 0;
v0x1a706a0_0 .var/i "wn", 31 0;
v0x1a70780_0 .var "wt_num", 3 0;
TD_tb_top.dut.u2.conv ;
    %load/vec4 v0x1a70780_0;
    %pad/u 32;
    %store/vec4 v0x1a706a0_0, 0, 32;
    %load/vec4 v0x1a70320_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x1a6fe70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_5.18, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_5.19, 8;
T_5.18 ; End of true expr.
    %load/vec4 v0x1a70320_0;
    %subi 1, 0, 4;
    %load/vec4 v0x1a6fe70_0;
    %subi 1, 0, 4;
    %store/vec4 v0x1a71040_0, 0, 4;
    %store/vec4 v0x1a712f0_0, 0, 4;
    %fork TD_tb_top.dut.u2.get_pixel, S_0x1a70d60;
    %join;
    %load/vec4  v0x1a71120_0;
    %jmp/0 T_5.19, 8;
 ; End of false expr.
    %blend;
T_5.19;
    %store/vec4 v0x1a70400_0, 0, 8;
    %load/vec4 v0x1a70320_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.20, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_5.21, 8;
T_5.20 ; End of true expr.
    %load/vec4 v0x1a70320_0;
    %subi 1, 0, 4;
    %load/vec4 v0x1a6fe70_0;
    %store/vec4 v0x1a71040_0, 0, 4;
    %store/vec4 v0x1a712f0_0, 0, 4;
    %fork TD_tb_top.dut.u2.get_pixel, S_0x1a70d60;
    %join;
    %load/vec4  v0x1a71120_0;
    %jmp/0 T_5.21, 8;
 ; End of false expr.
    %blend;
T_5.21;
    %store/vec4 v0x1a704e0_0, 0, 8;
    %load/vec4 v0x1a70320_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x1a6fe70_0;
    %pad/u 32;
    %cmpi/e 13, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_5.22, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_5.23, 8;
T_5.22 ; End of true expr.
    %load/vec4 v0x1a70320_0;
    %subi 1, 0, 4;
    %load/vec4 v0x1a6fe70_0;
    %addi 1, 0, 4;
    %store/vec4 v0x1a71040_0, 0, 4;
    %store/vec4 v0x1a712f0_0, 0, 4;
    %fork TD_tb_top.dut.u2.get_pixel, S_0x1a70d60;
    %join;
    %load/vec4  v0x1a71120_0;
    %jmp/0 T_5.23, 8;
 ; End of false expr.
    %blend;
T_5.23;
    %store/vec4 v0x1a705c0_0, 0, 8;
    %load/vec4 v0x1a6fe70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.24, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_5.25, 8;
T_5.24 ; End of true expr.
    %load/vec4 v0x1a70320_0;
    %load/vec4 v0x1a6fe70_0;
    %subi 1, 0, 4;
    %store/vec4 v0x1a71040_0, 0, 4;
    %store/vec4 v0x1a712f0_0, 0, 4;
    %fork TD_tb_top.dut.u2.get_pixel, S_0x1a70d60;
    %join;
    %load/vec4  v0x1a71120_0;
    %jmp/0 T_5.25, 8;
 ; End of false expr.
    %blend;
T_5.25;
    %store/vec4 v0x1a70080_0, 0, 8;
    %load/vec4 v0x1a70320_0;
    %load/vec4 v0x1a6fe70_0;
    %store/vec4 v0x1a71040_0, 0, 4;
    %store/vec4 v0x1a712f0_0, 0, 4;
    %fork TD_tb_top.dut.u2.get_pixel, S_0x1a70d60;
    %join;
    %load/vec4  v0x1a71120_0;
    %store/vec4 v0x1a70160_0, 0, 8;
    %load/vec4 v0x1a6fe70_0;
    %pad/u 32;
    %cmpi/e 13, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.26, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_5.27, 8;
T_5.26 ; End of true expr.
    %load/vec4 v0x1a70320_0;
    %load/vec4 v0x1a6fe70_0;
    %addi 1, 0, 4;
    %store/vec4 v0x1a71040_0, 0, 4;
    %store/vec4 v0x1a712f0_0, 0, 4;
    %fork TD_tb_top.dut.u2.get_pixel, S_0x1a70d60;
    %join;
    %load/vec4  v0x1a71120_0;
    %jmp/0 T_5.27, 8;
 ; End of false expr.
    %blend;
T_5.27;
    %store/vec4 v0x1a70240_0, 0, 8;
    %load/vec4 v0x1a70320_0;
    %pad/u 32;
    %cmpi/e 13, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x1a6fe70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_5.28, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_5.29, 8;
T_5.28 ; End of true expr.
    %load/vec4 v0x1a70320_0;
    %addi 1, 0, 4;
    %load/vec4 v0x1a6fe70_0;
    %subi 1, 0, 4;
    %store/vec4 v0x1a71040_0, 0, 4;
    %store/vec4 v0x1a712f0_0, 0, 4;
    %fork TD_tb_top.dut.u2.get_pixel, S_0x1a70d60;
    %join;
    %load/vec4  v0x1a71120_0;
    %jmp/0 T_5.29, 8;
 ; End of false expr.
    %blend;
T_5.29;
    %store/vec4 v0x1a6fbd0_0, 0, 8;
    %load/vec4 v0x1a70320_0;
    %pad/u 32;
    %cmpi/e 13, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.30, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_5.31, 8;
T_5.30 ; End of true expr.
    %load/vec4 v0x1a70320_0;
    %addi 1, 0, 4;
    %load/vec4 v0x1a6fe70_0;
    %store/vec4 v0x1a71040_0, 0, 4;
    %store/vec4 v0x1a712f0_0, 0, 4;
    %fork TD_tb_top.dut.u2.get_pixel, S_0x1a70d60;
    %join;
    %load/vec4  v0x1a71120_0;
    %jmp/0 T_5.31, 8;
 ; End of false expr.
    %blend;
T_5.31;
    %store/vec4 v0x1a6fcd0_0, 0, 8;
    %load/vec4 v0x1a70320_0;
    %pad/u 32;
    %cmpi/e 13, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x1a6fe70_0;
    %pad/u 32;
    %cmpi/e 13, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_5.32, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_5.33, 8;
T_5.32 ; End of true expr.
    %load/vec4 v0x1a70320_0;
    %addi 1, 0, 4;
    %load/vec4 v0x1a6fe70_0;
    %addi 1, 0, 4;
    %store/vec4 v0x1a71040_0, 0, 4;
    %store/vec4 v0x1a712f0_0, 0, 4;
    %fork TD_tb_top.dut.u2.get_pixel, S_0x1a70d60;
    %join;
    %load/vec4  v0x1a71120_0;
    %jmp/0 T_5.33, 8;
 ; End of false expr.
    %blend;
T_5.33;
    %store/vec4 v0x1a6fdb0_0, 0, 8;
    %load/vec4 v0x1a70400_0;
    %load/vec4 v0x1a72c30_0;
    %load/vec4 v0x1a706a0_0;
    %muli 72, 0, 32;
    %addi 0, 0, 32;
    %part/s 8;
    %xor;
    %inv;
    %load/vec4 v0x1a704e0_0;
    %load/vec4 v0x1a72c30_0;
    %load/vec4 v0x1a706a0_0;
    %muli 72, 0, 32;
    %addi 8, 0, 32;
    %part/s 8;
    %xor;
    %inv;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1a705c0_0;
    %load/vec4 v0x1a72c30_0;
    %load/vec4 v0x1a706a0_0;
    %muli 72, 0, 32;
    %addi 16, 0, 32;
    %part/s 8;
    %xor;
    %inv;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1a70080_0;
    %load/vec4 v0x1a72c30_0;
    %load/vec4 v0x1a706a0_0;
    %muli 72, 0, 32;
    %addi 24, 0, 32;
    %part/s 8;
    %xor;
    %inv;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1a70160_0;
    %load/vec4 v0x1a72c30_0;
    %load/vec4 v0x1a706a0_0;
    %muli 72, 0, 32;
    %addi 32, 0, 32;
    %part/s 8;
    %xor;
    %inv;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1a70240_0;
    %load/vec4 v0x1a72c30_0;
    %load/vec4 v0x1a706a0_0;
    %muli 72, 0, 32;
    %addi 40, 0, 32;
    %part/s 8;
    %xor;
    %inv;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1a6fbd0_0;
    %load/vec4 v0x1a72c30_0;
    %load/vec4 v0x1a706a0_0;
    %muli 72, 0, 32;
    %addi 48, 0, 32;
    %part/s 8;
    %xor;
    %inv;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1a6fcd0_0;
    %load/vec4 v0x1a72c30_0;
    %load/vec4 v0x1a706a0_0;
    %muli 72, 0, 32;
    %addi 56, 0, 32;
    %part/s 8;
    %xor;
    %inv;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1a6fdb0_0;
    %load/vec4 v0x1a72c30_0;
    %load/vec4 v0x1a706a0_0;
    %muli 72, 0, 32;
    %addi 64, 0, 32;
    %part/s 8;
    %xor;
    %inv;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1a6ff50_0, 0, 72;
    %end;
S_0x1a70860 .scope function, "count_ones72" "count_ones72" 9 68, 9 68 0, S_0x1a6f5a0;
 .timescale -9 -12;
v0x1a70a00_0 .var "cnt", 6 0;
v0x1a70ae0_0 .var "count_ones72", 6 0;
v0x1a70bc0_0 .var/i "i", 31 0;
v0x1a70c80_0 .var "val", 71 0;
TD_tb_top.dut.u2.count_ones72 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1a70a00_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1a70bc0_0, 0, 32;
T_6.34 ;
    %load/vec4 v0x1a70bc0_0;
    %cmpi/s 72, 0, 32;
    %jmp/0xz T_6.35, 5;
    %load/vec4 v0x1a70a00_0;
    %load/vec4 v0x1a70c80_0;
    %load/vec4 v0x1a70bc0_0;
    %part/s 1;
    %pad/u 7;
    %add;
    %store/vec4 v0x1a70a00_0, 0, 7;
    %load/vec4 v0x1a70bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1a70bc0_0, 0, 32;
    %jmp T_6.34;
T_6.35 ;
    %load/vec4 v0x1a70a00_0;
    %store/vec4 v0x1a70ae0_0, 0, 7;
    %end;
S_0x1a70d60 .scope function, "get_pixel" "get_pixel" 9 52, 9 52 0, S_0x1a6f5a0;
 .timescale -9 -12;
v0x1a70f60_0 .var/i "base", 31 0;
v0x1a71040_0 .var "c", 3 0;
v0x1a71120_0 .var "get_pixel", 7 0;
v0x1a71210_0 .var/i "i", 31 0;
v0x1a712f0_0 .var "r", 3 0;
v0x1a71420_0 .var "result", 7 0;
TD_tb_top.dut.u2.get_pixel ;
    %load/vec4 v0x1a712f0_0;
    %pad/u 32;
    %muli 14, 0, 32;
    %load/vec4 v0x1a71040_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x1a70f60_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1a71420_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1a71210_0, 0, 32;
T_7.36 ;
    %load/vec4 v0x1a71210_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_7.37, 5;
    %load/vec4 v0x1a72670_0;
    %load/vec4 v0x1a70f60_0;
    %muli 8, 0, 32;
    %load/vec4 v0x1a71210_0;
    %add;
    %part/s 1;
    %ix/getv/s 4, v0x1a71210_0;
    %store/vec4 v0x1a71420_0, 4, 1;
    %load/vec4 v0x1a71210_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1a71210_0, 0, 32;
    %jmp T_7.36;
T_7.37 ;
    %load/vec4 v0x1a71420_0;
    %store/vec4 v0x1a71120_0, 0, 8;
    %end;
S_0x1a71500 .scope function, "get_threshold" "get_threshold" 9 34, 9 34 0, S_0x1a6f5a0;
 .timescale -9 -12;
v0x1a716d0_0 .var "get_threshold", 6 0;
v0x1a717d0_0 .var "wt_num", 3 0;
TD_tb_top.dut.u2.get_threshold ;
    %load/vec4 v0x1a717d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.38, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.39, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.40, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.41, 6;
    %pushi/vec4 41, 0, 7;
    %store/vec4 v0x1a716d0_0, 0, 7;
    %jmp T_8.43;
T_8.38 ;
    %pushi/vec4 100, 0, 7;
    %store/vec4 v0x1a716d0_0, 0, 7;
    %jmp T_8.43;
T_8.39 ;
    %pushi/vec4 100, 0, 7;
    %store/vec4 v0x1a716d0_0, 0, 7;
    %jmp T_8.43;
T_8.40 ;
    %pushi/vec4 100, 0, 7;
    %store/vec4 v0x1a716d0_0, 0, 7;
    %jmp T_8.43;
T_8.41 ;
    %pushi/vec4 100, 0, 7;
    %store/vec4 v0x1a716d0_0, 0, 7;
    %jmp T_8.43;
T_8.43 ;
    %pop/vec4 1;
    %end;
S_0x1a718b0 .scope function, "out_idx" "out_idx" 9 83, 9 83 0, S_0x1a6f5a0;
 .timescale -9 -12;
v0x1a71ad0_0 .var "c", 3 0;
v0x1a71bd0_0 .var "out_idx", 7 0;
v0x1a71cb0_0 .var "r", 3 0;
v0x1a71d70_0 .var/i "tmp", 31 0;
v0x1a71e50_0 .var "wn", 3 0;
TD_tb_top.dut.u2.out_idx ;
    %load/vec4 v0x1a71e50_0;
    %pad/u 32;
    %muli 49, 0, 32;
    %load/vec4 v0x1a71cb0_0;
    %pad/u 32;
    %muli 7, 0, 32;
    %add;
    %load/vec4 v0x1a71ad0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x1a71d70_0, 0, 32;
    %load/vec4 v0x1a71d70_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x1a71bd0_0, 0, 8;
    %end;
S_0x1a72e20 .scope module, "u3" "final_layer_sequential" 4 111, 10 10 0, S_0x1a685e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 3 "state"
    .port_info 3 /INPUT 196 "data_in"
    .port_info 4 /INPUT 1960 "weights_in"
    .port_info 5 /OUTPUT 4 "answer"
    .port_info 6 /OUTPUT 1 "layer_3_done"
P_0x1a72fa0 .param/l "NUM_INPUTS" 0 10 10, +C4<00000000000000000000000011000100>;
P_0x1a72fe0 .param/l "s_IDLE" 1 10 20, C4<000>;
P_0x1a73020 .param/l "s_LAYER_1" 1 10 20, C4<010>;
P_0x1a73060 .param/l "s_LAYER_2" 1 10 20, C4<011>;
P_0x1a730a0 .param/l "s_LAYER_3" 1 10 20, C4<100>;
P_0x1a730e0 .param/l "s_LOAD" 1 10 20, C4<001>;
v0x1a74910_0 .var "answer", 3 0;
v0x1a74a10_0 .net "clock", 0 0, v0x1a77650_0;  alias, 1 drivers
v0x1a74ad0_0 .net "data_in", 195 0, v0x1a725b0_0;  alias, 1 drivers
v0x1a74ba0_0 .var "layer_3_done", 0 0;
v0x1a74c70 .array "next_popcount", 0 9, 7 0;
v0x1a74e60 .array "popcount", 0 9, 7 0;
v0x1a75060_0 .net "reset", 0 0, v0x1a68ce0_0;  alias, 1 drivers
v0x1a75100 .array "round_1_idx", 0 4, 3 0;
v0x1a75260 .array "round_1_val", 0 4, 7 0;
v0x1a753f0 .array "round_2_idx", 0 1, 3 0;
v0x1a75510 .array "round_2_val", 0 1, 7 0;
v0x1a75630_0 .var "round_3_idx", 3 0;
v0x1a75710_0 .var "round_3_val", 7 0;
v0x1a757f0_0 .net "state", 2 0, L_0x19dcad0;  alias, 1 drivers
v0x1a75940_0 .net "weights_in", 1959 0, v0x1a6bb70_0;  alias, 1 drivers
v0x1a75a30 .array "xnor_result", 0 9, 195 0;
v0x1a74e60_0 .array/port v0x1a74e60, 0;
v0x1a74e60_1 .array/port v0x1a74e60, 1;
v0x1a74e60_2 .array/port v0x1a74e60, 2;
E_0x1a73540/0 .event edge, v0x1a744f0_0, v0x1a74e60_0, v0x1a74e60_1, v0x1a74e60_2;
v0x1a74e60_3 .array/port v0x1a74e60, 3;
v0x1a74e60_4 .array/port v0x1a74e60, 4;
v0x1a74e60_5 .array/port v0x1a74e60, 5;
v0x1a74e60_6 .array/port v0x1a74e60, 6;
E_0x1a73540/1 .event edge, v0x1a74e60_3, v0x1a74e60_4, v0x1a74e60_5, v0x1a74e60_6;
v0x1a74e60_7 .array/port v0x1a74e60, 7;
v0x1a74e60_8 .array/port v0x1a74e60, 8;
v0x1a74e60_9 .array/port v0x1a74e60, 9;
E_0x1a73540/2 .event edge, v0x1a74e60_7, v0x1a74e60_8, v0x1a74e60_9, v0x1a74810_0;
v0x1a75260_0 .array/port v0x1a75260, 0;
v0x1a75260_1 .array/port v0x1a75260, 1;
v0x1a75260_2 .array/port v0x1a75260, 2;
v0x1a75260_3 .array/port v0x1a75260, 3;
E_0x1a73540/3 .event edge, v0x1a75260_0, v0x1a75260_1, v0x1a75260_2, v0x1a75260_3;
v0x1a75260_4 .array/port v0x1a75260, 4;
v0x1a75100_0 .array/port v0x1a75100, 0;
v0x1a75100_1 .array/port v0x1a75100, 1;
v0x1a75100_2 .array/port v0x1a75100, 2;
E_0x1a73540/4 .event edge, v0x1a75260_4, v0x1a75100_0, v0x1a75100_1, v0x1a75100_2;
v0x1a75100_3 .array/port v0x1a75100, 3;
v0x1a75100_4 .array/port v0x1a75100, 4;
v0x1a75510_0 .array/port v0x1a75510, 0;
v0x1a75510_1 .array/port v0x1a75510, 1;
E_0x1a73540/5 .event edge, v0x1a75100_3, v0x1a75100_4, v0x1a75510_0, v0x1a75510_1;
v0x1a753f0_0 .array/port v0x1a753f0, 0;
v0x1a753f0_1 .array/port v0x1a753f0, 1;
E_0x1a73540/6 .event edge, v0x1a753f0_0, v0x1a753f0_1, v0x1a75710_0, v0x1a75630_0;
E_0x1a73540/7 .event edge, v0x1a74910_0;
E_0x1a73540 .event/or E_0x1a73540/0, E_0x1a73540/1, E_0x1a73540/2, E_0x1a73540/3, E_0x1a73540/4, E_0x1a73540/5, E_0x1a73540/6, E_0x1a73540/7;
E_0x1a73670/0 .event negedge, v0x1a68ce0_0;
E_0x1a73670/1 .event posedge, v0x1a68b80_0;
E_0x1a73670 .event/or E_0x1a73670/0, E_0x1a73670/1;
E_0x1a736d0/0 .event edge, v0x1a73c70_0, v0x1a6bb70_0, v0x1a725b0_0, v0x1a73b70_0;
v0x1a74c70_0 .array/port v0x1a74c70, 0;
v0x1a74c70_1 .array/port v0x1a74c70, 1;
v0x1a74c70_2 .array/port v0x1a74c70, 2;
v0x1a74c70_3 .array/port v0x1a74c70, 3;
E_0x1a736d0/1 .event edge, v0x1a74c70_0, v0x1a74c70_1, v0x1a74c70_2, v0x1a74c70_3;
v0x1a74c70_4 .array/port v0x1a74c70, 4;
v0x1a74c70_5 .array/port v0x1a74c70, 5;
v0x1a74c70_6 .array/port v0x1a74c70, 6;
v0x1a74c70_7 .array/port v0x1a74c70, 7;
E_0x1a736d0/2 .event edge, v0x1a74c70_4, v0x1a74c70_5, v0x1a74c70_6, v0x1a74c70_7;
v0x1a74c70_8 .array/port v0x1a74c70, 8;
v0x1a74c70_9 .array/port v0x1a74c70, 9;
v0x1a75a30_0 .array/port v0x1a75a30, 0;
v0x1a75a30_1 .array/port v0x1a75a30, 1;
E_0x1a736d0/3 .event edge, v0x1a74c70_8, v0x1a74c70_9, v0x1a75a30_0, v0x1a75a30_1;
v0x1a75a30_2 .array/port v0x1a75a30, 2;
v0x1a75a30_3 .array/port v0x1a75a30, 3;
v0x1a75a30_4 .array/port v0x1a75a30, 4;
v0x1a75a30_5 .array/port v0x1a75a30, 5;
E_0x1a736d0/4 .event edge, v0x1a75a30_2, v0x1a75a30_3, v0x1a75a30_4, v0x1a75a30_5;
v0x1a75a30_6 .array/port v0x1a75a30, 6;
v0x1a75a30_7 .array/port v0x1a75a30, 7;
v0x1a75a30_8 .array/port v0x1a75a30, 8;
v0x1a75a30_9 .array/port v0x1a75a30, 9;
E_0x1a736d0/5 .event edge, v0x1a75a30_6, v0x1a75a30_7, v0x1a75a30_8, v0x1a75a30_9;
E_0x1a736d0 .event/or E_0x1a736d0/0, E_0x1a736d0/1, E_0x1a736d0/2, E_0x1a736d0/3, E_0x1a736d0/4, E_0x1a736d0/5;
S_0x1a737e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 10 28, 10 28 0, S_0x1a72e20;
 .timescale -9 -12;
v0x1a73c70_0 .var/2s "neuron", 31 0;
S_0x1a73980 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 10 31, 10 31 0, S_0x1a737e0;
 .timescale -9 -12;
v0x1a73b70_0 .var/2s "i", 31 0;
S_0x1a73d70 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 10 39, 10 39 0, S_0x1a72e20;
 .timescale -9 -12;
v0x1a73f60_0 .var/2s "i", 31 0;
S_0x1a74040 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 10 43, 10 43 0, S_0x1a72e20;
 .timescale -9 -12;
v0x1a74240_0 .var/2s "i", 31 0;
S_0x1a74320 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 10 57, 10 57 0, S_0x1a72e20;
 .timescale -9 -12;
v0x1a744f0_0 .var/2s "i", 31 0;
S_0x1a745f0 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 10 68, 10 68 0, S_0x1a72e20;
 .timescale -9 -12;
v0x1a74810_0 .var/2s "i", 31 0;
    .scope S_0x1a41c40;
T_10 ;
    %wait E_0x19e5730;
    %load/vec4 v0x1a16c90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a68120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a1b3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a68360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a681e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a67fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a68420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a68060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a19ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a682a0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x1a33bd0_0;
    %assign/vec4 v0x1a68120_0, 0;
    %load/vec4 v0x1a68120_0;
    %assign/vec4 v0x1a1b3c0_0, 0;
    %load/vec4 v0x1a1b3c0_0;
    %assign/vec4 v0x1a68360_0, 0;
    %load/vec4 v0x1a26c80_0;
    %assign/vec4 v0x1a681e0_0, 0;
    %load/vec4 v0x1a681e0_0;
    %assign/vec4 v0x1a67fa0_0, 0;
    %load/vec4 v0x1a67fa0_0;
    %assign/vec4 v0x1a68420_0, 0;
    %load/vec4 v0x1a49850_0;
    %assign/vec4 v0x1a68060_0, 0;
    %load/vec4 v0x1a68060_0;
    %assign/vec4 v0x1a19ab0_0, 0;
    %load/vec4 v0x1a19ab0_0;
    %assign/vec4 v0x1a682a0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1a68850;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a68c40_0, 0, 1;
    %end;
    .thread T_11, $init;
    .scope S_0x1a68850;
T_12 ;
    %wait E_0x19ddcd0;
    %load/vec4 v0x1a68aa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a68c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a68ce0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a68c40_0, 0;
    %load/vec4 v0x1a68c40_0;
    %assign/vec4 v0x1a68ce0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1a68e20;
T_13 ;
    %wait E_0x19de340;
    %load/vec4 v0x1a69460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1a69910_0, 0, 3;
    %jmp T_13.6;
T_13.0 ;
    %load/vec4 v0x1a69850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.7, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1a69910_0, 0, 3;
    %jmp T_13.8;
T_13.7 ;
    %load/vec4 v0x1a69460_0;
    %store/vec4 v0x1a69910_0, 0, 3;
T_13.8 ;
    %jmp T_13.6;
T_13.1 ;
    %load/vec4 v0x1a69790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.9, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1a69910_0, 0, 3;
    %jmp T_13.10;
T_13.9 ;
    %load/vec4 v0x1a69460_0;
    %store/vec4 v0x1a69910_0, 0, 3;
T_13.10 ;
    %jmp T_13.6;
T_13.2 ;
    %load/vec4 v0x1a69520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.11, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1a69910_0, 0, 3;
    %jmp T_13.12;
T_13.11 ;
    %load/vec4 v0x1a69460_0;
    %store/vec4 v0x1a69910_0, 0, 3;
T_13.12 ;
    %jmp T_13.6;
T_13.3 ;
    %load/vec4 v0x1a695c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.13, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1a69910_0, 0, 3;
    %jmp T_13.14;
T_13.13 ;
    %load/vec4 v0x1a69460_0;
    %store/vec4 v0x1a69910_0, 0, 3;
T_13.14 ;
    %jmp T_13.6;
T_13.4 ;
    %load/vec4 v0x1a69680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.15, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1a69910_0, 0, 3;
    %jmp T_13.16;
T_13.15 ;
    %load/vec4 v0x1a69460_0;
    %store/vec4 v0x1a69910_0, 0, 3;
T_13.16 ;
    %jmp T_13.6;
T_13.6 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x1a68e20;
T_14 ;
    %wait E_0x19df500;
    %load/vec4 v0x1a699f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1a69460_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x1a69910_0;
    %assign/vec4 v0x1a69460_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1a69c50;
T_15 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1a6b2b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1a6aaa0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a6b020_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1a6a760_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1a6b5b0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1a6ad00_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a6b770_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1a6a840_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1a6b690_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x1a6ade0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1a6a920_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a6b830_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1a6af60_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1a6a680_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a6b8f0_0, 0, 1;
    %end;
    .thread T_15, $init;
    .scope S_0x1a69c50;
T_16 ;
    %wait E_0x19df500;
    %load/vec4 v0x1a6b1c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 784;
    %assign/vec4 v0x1a6b0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a6b020_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1a6b2b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1a6aaa0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x1a6b390_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1a6b020_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x1a6b450_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x1a6b2b0_0;
    %pad/u 32;
    %muli 28, 0, 32;
    %load/vec4 v0x1a6aaa0_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0x1a6b0e0_0, 4, 5;
    %load/vec4 v0x1a6aaa0_0;
    %pad/u 32;
    %cmpi/u 27, 0, 32;
    %jmp/0xz  T_16.4, 5;
    %load/vec4 v0x1a6aaa0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x1a6aaa0_0, 0;
    %jmp T_16.5;
T_16.4 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1a6aaa0_0, 0;
    %load/vec4 v0x1a6b2b0_0;
    %pad/u 32;
    %cmpi/u 27, 0, 32;
    %jmp/0xz  T_16.6, 5;
    %load/vec4 v0x1a6b2b0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x1a6b2b0_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a6b020_0, 0;
T_16.7 ;
T_16.5 ;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1a69c50;
T_17 ;
    %wait E_0x19df500;
    %load/vec4 v0x1a6b1c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 72;
    %assign/vec4 v0x1a6b9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a6b770_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1a6a760_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1a6b5b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1a6ad00_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x1a6b390_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1a6b770_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x1a6b4f0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x1a6b5b0_0;
    %pad/u 32;
    %muli 24, 0, 32;
    %load/vec4 v0x1a6a760_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %add;
    %load/vec4 v0x1a6ad00_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0x1a6b9b0_0, 4, 5;
    %load/vec4 v0x1a6a760_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_17.4, 5;
    %load/vec4 v0x1a6a760_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x1a6a760_0, 0;
    %jmp T_17.5;
T_17.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1a6a760_0, 0;
    %load/vec4 v0x1a6b5b0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_17.6, 5;
    %load/vec4 v0x1a6b5b0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x1a6b5b0_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1a6b5b0_0, 0;
    %load/vec4 v0x1a6ad00_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_17.8, 5;
    %load/vec4 v0x1a6ad00_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1a6ad00_0, 0;
    %jmp T_17.9;
T_17.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a6b770_0, 0;
T_17.9 ;
T_17.7 ;
T_17.5 ;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1a69c50;
T_18 ;
    %wait E_0x19df500;
    %load/vec4 v0x1a6b1c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 288;
    %assign/vec4 v0x1a6ba90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a6b830_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1a6a840_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1a6b690_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1a6ade0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1a6a920_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x1a6b390_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1a6b770_0;
    %and;
    %load/vec4 v0x1a6b830_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x1a6b4f0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x1a6ade0_0;
    %pad/u 32;
    %muli 72, 0, 32;
    %load/vec4 v0x1a6b690_0;
    %pad/u 32;
    %muli 3, 0, 32;
    %load/vec4 v0x1a6a840_0;
    %pad/u 32;
    %add;
    %muli 8, 0, 32;
    %add;
    %load/vec4 v0x1a6a920_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0x1a6ba90_0, 4, 5;
    %load/vec4 v0x1a6a920_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_18.4, 5;
    %load/vec4 v0x1a6a920_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1a6a920_0, 0;
    %jmp T_18.5;
T_18.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1a6a920_0, 0;
    %load/vec4 v0x1a6a840_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_18.6, 5;
    %load/vec4 v0x1a6a840_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x1a6a840_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1a6a840_0, 0;
    %load/vec4 v0x1a6b690_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_18.8, 5;
    %load/vec4 v0x1a6b690_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x1a6b690_0, 0;
    %jmp T_18.9;
T_18.8 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1a6b690_0, 0;
    %load/vec4 v0x1a6ade0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %jmp/0xz  T_18.10, 5;
    %load/vec4 v0x1a6ade0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x1a6ade0_0, 0;
    %jmp T_18.11;
T_18.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a6b830_0, 0;
T_18.11 ;
T_18.9 ;
T_18.7 ;
T_18.5 ;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x1a69c50;
T_19 ;
    %wait E_0x19df500;
    %load/vec4 v0x1a6b1c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1960;
    %assign/vec4 v0x1a6bb70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a6b8f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1a6af60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1a6a680_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x1a6b390_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1a6b770_0;
    %and;
    %load/vec4 v0x1a6b830_0;
    %and;
    %load/vec4 v0x1a6b8f0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x1a6b4f0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x1a6af60_0;
    %pad/u 32;
    %muli 196, 0, 32;
    %load/vec4 v0x1a6a680_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %assign/vec4/off/d v0x1a6bb70_0, 4, 5;
    %load/vec4 v0x1a6a680_0;
    %pad/u 32;
    %cmpi/u 195, 0, 32;
    %jmp/0xz  T_19.4, 5;
    %load/vec4 v0x1a6a680_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x1a6a680_0, 0;
    %jmp T_19.5;
T_19.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1a6a680_0, 0;
    %load/vec4 v0x1a6af60_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %jmp/0xz  T_19.6, 5;
    %load/vec4 v0x1a6af60_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x1a6af60_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a6b8f0_0, 0;
T_19.7 ;
T_19.5 ;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x1a6bd90;
T_20 ;
    %wait E_0x19df500;
    %load/vec4 v0x1a6f0c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1a6f000_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1a6e570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a6edb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1a6f300_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x1a6f160_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_20.2, 4;
    %load/vec4 v0x1a6f300_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_20.4, 5;
    %load/vec4 v0x1a6e570_0;
    %pad/u 32;
    %cmpi/u 13, 0, 32;
    %jmp/0xz  T_20.6, 5;
    %load/vec4 v0x1a6e570_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x1a6e570_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x1a6f000_0;
    %pad/u 32;
    %cmpi/u 13, 0, 32;
    %jmp/0xz  T_20.8, 5;
    %load/vec4 v0x1a6f000_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x1a6f000_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1a6e570_0, 0;
    %jmp T_20.9;
T_20.8 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1a6f000_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1a6e570_0, 0;
    %load/vec4 v0x1a6f300_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x1a6f300_0, 0;
T_20.9 ;
T_20.7 ;
    %jmp T_20.5;
T_20.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a6edb0_0, 0;
T_20.5 ;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1a6bd90;
T_21 ;
    %wait E_0x1a6c3f0;
    %pushi/vec4 5, 0, 4;
    %load/vec4 v0x1a6f300_0;
    %pushi/vec4 1, 0, 4;
    %and;
    %add;
    %store/vec4 v0x1a6f220_0, 0, 4;
    %load/vec4 v0x1a6f000_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x1a6e570_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x1a6f300_0;
    %store/vec4 v0x1a6d040_0, 0, 4;
    %store/vec4 v0x1a6c8d0_0, 0, 5;
    %store/vec4 v0x1a6cd20_0, 0, 5;
    %fork TD_tb_top.dut.u1.conv, S_0x1a6c4a0;
    %join;
    %load/vec4  v0x1a6c9b0_0;
    %store/vec4 v0x1a6e650_0, 0, 9;
    %load/vec4 v0x1a6f000_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x1a6e570_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %addi 1, 0, 5;
    %load/vec4 v0x1a6f300_0;
    %store/vec4 v0x1a6d040_0, 0, 4;
    %store/vec4 v0x1a6c8d0_0, 0, 5;
    %store/vec4 v0x1a6cd20_0, 0, 5;
    %fork TD_tb_top.dut.u1.conv, S_0x1a6c4a0;
    %join;
    %load/vec4  v0x1a6c9b0_0;
    %store/vec4 v0x1a6e740_0, 0, 9;
    %load/vec4 v0x1a6f000_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %addi 1, 0, 5;
    %load/vec4 v0x1a6e570_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x1a6f300_0;
    %store/vec4 v0x1a6d040_0, 0, 4;
    %store/vec4 v0x1a6c8d0_0, 0, 5;
    %store/vec4 v0x1a6cd20_0, 0, 5;
    %fork TD_tb_top.dut.u1.conv, S_0x1a6c4a0;
    %join;
    %load/vec4  v0x1a6c9b0_0;
    %store/vec4 v0x1a6e820_0, 0, 9;
    %load/vec4 v0x1a6f000_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %addi 1, 0, 5;
    %load/vec4 v0x1a6e570_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %addi 1, 0, 5;
    %load/vec4 v0x1a6f300_0;
    %store/vec4 v0x1a6d040_0, 0, 4;
    %store/vec4 v0x1a6c8d0_0, 0, 5;
    %store/vec4 v0x1a6cd20_0, 0, 5;
    %fork TD_tb_top.dut.u1.conv, S_0x1a6c4a0;
    %join;
    %load/vec4  v0x1a6c9b0_0;
    %store/vec4 v0x1a6e950_0, 0, 9;
    %load/vec4 v0x1a6e650_0;
    %store/vec4 v0x1a6d480_0, 0, 9;
    %fork TD_tb_top.dut.u1.count_ones, S_0x1a6d120;
    %join;
    %load/vec4  v0x1a6d2c0_0;
    %store/vec4 v0x1a6ea30_0, 0, 4;
    %load/vec4 v0x1a6e740_0;
    %store/vec4 v0x1a6d480_0, 0, 9;
    %fork TD_tb_top.dut.u1.count_ones, S_0x1a6d120;
    %join;
    %load/vec4  v0x1a6d2c0_0;
    %store/vec4 v0x1a6eb10_0, 0, 4;
    %load/vec4 v0x1a6e820_0;
    %store/vec4 v0x1a6d480_0, 0, 9;
    %fork TD_tb_top.dut.u1.count_ones, S_0x1a6d120;
    %join;
    %load/vec4  v0x1a6d2c0_0;
    %store/vec4 v0x1a6ebf0_0, 0, 4;
    %load/vec4 v0x1a6e950_0;
    %store/vec4 v0x1a6d480_0, 0, 9;
    %fork TD_tb_top.dut.u1.count_ones, S_0x1a6d120;
    %join;
    %load/vec4  v0x1a6d2c0_0;
    %store/vec4 v0x1a6ecd0_0, 0, 4;
    %load/vec4 v0x1a6f220_0;
    %load/vec4 v0x1a6ea30_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x1a6f220_0;
    %load/vec4 v0x1a6eb10_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %or;
    %load/vec4 v0x1a6f220_0;
    %load/vec4 v0x1a6ebf0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %or;
    %load/vec4 v0x1a6f220_0;
    %load/vec4 v0x1a6ecd0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %or;
    %load/vec4 v0x1a6f300_0;
    %load/vec4 v0x1a6f000_0;
    %load/vec4 v0x1a6e570_0;
    %store/vec4 v0x1a6d710_0, 0, 5;
    %store/vec4 v0x1a6d8d0_0, 0, 5;
    %store/vec4 v0x1a6d990_0, 0, 4;
    %fork TD_tb_top.dut.u1.out_idx, S_0x1a6d540;
    %join;
    %load/vec4  v0x1a6d7f0_0;
    %ix/vec4 4;
    %store/vec4 v0x1a6ee50_0, 4, 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x1a6f5a0;
T_22 ;
    %wait E_0x19df500;
    %load/vec4 v0x1a72880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1a727c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1a720d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a72510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1a72b50_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x1a729b0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_22.2, 4;
    %load/vec4 v0x1a72b50_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_22.4, 5;
    %load/vec4 v0x1a720d0_0;
    %pad/u 32;
    %cmpi/u 6, 0, 32;
    %jmp/0xz  T_22.6, 5;
    %load/vec4 v0x1a720d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x1a720d0_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x1a727c0_0;
    %pad/u 32;
    %cmpi/u 6, 0, 32;
    %jmp/0xz  T_22.8, 5;
    %load/vec4 v0x1a727c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x1a727c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1a720d0_0, 0;
    %jmp T_22.9;
T_22.8 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1a727c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1a720d0_0, 0;
    %load/vec4 v0x1a72b50_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x1a72b50_0, 0;
T_22.9 ;
T_22.7 ;
    %jmp T_22.5;
T_22.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a72510_0, 0;
T_22.5 ;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x1a6f5a0;
T_23 ;
    %wait E_0x1a6f950;
    %load/vec4 v0x1a72b50_0;
    %store/vec4 v0x1a717d0_0, 0, 4;
    %fork TD_tb_top.dut.u2.get_threshold, S_0x1a71500;
    %join;
    %load/vec4  v0x1a716d0_0;
    %store/vec4 v0x1a72a70_0, 0, 7;
    %load/vec4 v0x1a727c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x1a720d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x1a72b50_0;
    %store/vec4 v0x1a70780_0, 0, 4;
    %store/vec4 v0x1a6fe70_0, 0, 4;
    %store/vec4 v0x1a70320_0, 0, 4;
    %fork TD_tb_top.dut.u2.conv, S_0x1a6f9e0;
    %join;
    %load/vec4  v0x1a6ff50_0;
    %store/vec4 v0x1a721b0_0, 0, 72;
    %load/vec4 v0x1a727c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x1a720d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %addi 1, 0, 4;
    %load/vec4 v0x1a72b50_0;
    %store/vec4 v0x1a70780_0, 0, 4;
    %store/vec4 v0x1a6fe70_0, 0, 4;
    %store/vec4 v0x1a70320_0, 0, 4;
    %fork TD_tb_top.dut.u2.conv, S_0x1a6f9e0;
    %join;
    %load/vec4  v0x1a6ff50_0;
    %store/vec4 v0x1a72270_0, 0, 72;
    %load/vec4 v0x1a727c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %addi 1, 0, 4;
    %load/vec4 v0x1a720d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x1a72b50_0;
    %store/vec4 v0x1a70780_0, 0, 4;
    %store/vec4 v0x1a6fe70_0, 0, 4;
    %store/vec4 v0x1a70320_0, 0, 4;
    %fork TD_tb_top.dut.u2.conv, S_0x1a6f9e0;
    %join;
    %load/vec4  v0x1a6ff50_0;
    %store/vec4 v0x1a72350_0, 0, 72;
    %load/vec4 v0x1a727c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %addi 1, 0, 4;
    %load/vec4 v0x1a720d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %addi 1, 0, 4;
    %load/vec4 v0x1a72b50_0;
    %store/vec4 v0x1a70780_0, 0, 4;
    %store/vec4 v0x1a6fe70_0, 0, 4;
    %store/vec4 v0x1a70320_0, 0, 4;
    %fork TD_tb_top.dut.u2.conv, S_0x1a6f9e0;
    %join;
    %load/vec4  v0x1a6ff50_0;
    %store/vec4 v0x1a72430_0, 0, 72;
    %load/vec4 v0x1a72a70_0;
    %load/vec4 v0x1a721b0_0;
    %store/vec4 v0x1a70c80_0, 0, 72;
    %fork TD_tb_top.dut.u2.count_ones72, S_0x1a70860;
    %join;
    %load/vec4  v0x1a70ae0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x1a72a70_0;
    %load/vec4 v0x1a72270_0;
    %store/vec4 v0x1a70c80_0, 0, 72;
    %fork TD_tb_top.dut.u2.count_ones72, S_0x1a70860;
    %join;
    %load/vec4  v0x1a70ae0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %or;
    %load/vec4 v0x1a72a70_0;
    %load/vec4 v0x1a72350_0;
    %store/vec4 v0x1a70c80_0, 0, 72;
    %fork TD_tb_top.dut.u2.count_ones72, S_0x1a70860;
    %join;
    %load/vec4  v0x1a70ae0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %or;
    %load/vec4 v0x1a72a70_0;
    %load/vec4 v0x1a72430_0;
    %store/vec4 v0x1a70c80_0, 0, 72;
    %fork TD_tb_top.dut.u2.count_ones72, S_0x1a70860;
    %join;
    %load/vec4  v0x1a70ae0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %or;
    %load/vec4 v0x1a72b50_0;
    %load/vec4 v0x1a727c0_0;
    %load/vec4 v0x1a720d0_0;
    %store/vec4 v0x1a71ad0_0, 0, 4;
    %store/vec4 v0x1a71cb0_0, 0, 4;
    %store/vec4 v0x1a71e50_0, 0, 4;
    %fork TD_tb_top.dut.u2.out_idx, S_0x1a718b0;
    %join;
    %load/vec4  v0x1a71bd0_0;
    %ix/vec4 4;
    %store/vec4 v0x1a725b0_0, 4, 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x1a72e20;
T_24 ;
    %wait E_0x1a736d0;
    %fork t_1, S_0x1a737e0;
    %jmp t_0;
    .scope S_0x1a737e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1a73c70_0, 0, 32;
T_24.0 ;
    %load/vec4 v0x1a73c70_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_24.1, 5;
    %load/vec4 v0x1a75940_0;
    %load/vec4 v0x1a73c70_0;
    %muli 196, 0, 32;
    %part/s 196;
    %load/vec4 v0x1a74ad0_0;
    %xnor;
    %ix/getv/s 4, v0x1a73c70_0;
    %store/vec4a v0x1a75a30, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x1a73c70_0;
    %store/vec4a v0x1a74c70, 4, 0;
    %fork t_3, S_0x1a73980;
    %jmp t_2;
    .scope S_0x1a73980;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1a73b70_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x1a73b70_0;
    %cmpi/s 196, 0, 32;
    %jmp/0xz T_24.3, 5;
    %ix/getv/s 4, v0x1a73c70_0;
    %load/vec4a v0x1a74c70, 4;
    %ix/getv/s 4, v0x1a73c70_0;
    %load/vec4a v0x1a75a30, 4;
    %load/vec4 v0x1a73b70_0;
    %part/s 1;
    %pad/u 8;
    %add;
    %ix/getv/s 4, v0x1a73c70_0;
    %store/vec4a v0x1a74c70, 4, 0;
    %load/vec4 v0x1a73b70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1a73b70_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %end;
    .scope S_0x1a737e0;
t_2 %join;
    %load/vec4 v0x1a73c70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1a73c70_0, 0, 32;
    %jmp T_24.0;
T_24.1 ;
    %end;
    .scope S_0x1a72e20;
t_0 %join;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x1a72e20;
T_25 ;
    %wait E_0x1a73670;
    %load/vec4 v0x1a75060_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %fork t_5, S_0x1a73d70;
    %jmp t_4;
    .scope S_0x1a73d70;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1a73f60_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x1a73f60_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x1a73f60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1a74e60, 0, 4;
    %load/vec4 v0x1a73f60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1a73f60_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %end;
    .scope S_0x1a72e20;
t_4 %join;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x1a757f0_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1a74ba0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %fork t_7, S_0x1a74040;
    %jmp t_6;
    .scope S_0x1a74040;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1a74240_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x1a74240_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_25.7, 5;
    %ix/getv/s 4, v0x1a74240_0;
    %load/vec4a v0x1a74c70, 4;
    %ix/getv/s 3, v0x1a74240_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1a74e60, 0, 4;
    %load/vec4 v0x1a74240_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1a74240_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
    %end;
    .scope S_0x1a72e20;
t_6 %join;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x1a72e20;
T_26 ;
    %wait E_0x1a73540;
    %fork t_9, S_0x1a74320;
    %jmp t_8;
    .scope S_0x1a74320;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1a744f0_0, 0, 32;
T_26.0 ;
    %load/vec4 v0x1a744f0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_26.1, 5;
    %load/vec4 v0x1a744f0_0;
    %pad/s 65;
    %muli 2, 0, 65;
    %addi 1, 0, 65;
    %ix/vec4/s 4;
    %load/vec4a v0x1a74e60, 4;
    %load/vec4 v0x1a744f0_0;
    %pad/s 64;
    %muli 2, 0, 64;
    %ix/vec4/s 4;
    %load/vec4a v0x1a74e60, 4;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_26.2, 5;
    %load/vec4 v0x1a744f0_0;
    %pad/s 64;
    %muli 2, 0, 64;
    %ix/vec4/s 4;
    %load/vec4a v0x1a74e60, 4;
    %ix/getv/s 4, v0x1a744f0_0;
    %store/vec4a v0x1a75260, 4, 0;
    %load/vec4 v0x1a744f0_0;
    %muli 2, 0, 32;
    %pad/s 4;
    %ix/getv/s 4, v0x1a744f0_0;
    %store/vec4a v0x1a75100, 4, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x1a744f0_0;
    %pad/s 65;
    %muli 2, 0, 65;
    %addi 1, 0, 65;
    %ix/vec4/s 4;
    %load/vec4a v0x1a74e60, 4;
    %ix/getv/s 4, v0x1a744f0_0;
    %store/vec4a v0x1a75260, 4, 0;
    %load/vec4 v0x1a744f0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 4;
    %ix/getv/s 4, v0x1a744f0_0;
    %store/vec4a v0x1a75100, 4, 0;
T_26.3 ;
    %load/vec4 v0x1a744f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1a744f0_0, 0, 32;
    %jmp T_26.0;
T_26.1 ;
    %end;
    .scope S_0x1a72e20;
t_8 %join;
    %fork t_11, S_0x1a745f0;
    %jmp t_10;
    .scope S_0x1a745f0;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1a74810_0, 0, 32;
T_26.4 ;
    %load/vec4 v0x1a74810_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.5, 5;
    %load/vec4 v0x1a74810_0;
    %pad/s 65;
    %muli 2, 0, 65;
    %addi 1, 0, 65;
    %ix/vec4/s 4;
    %load/vec4a v0x1a75260, 4;
    %load/vec4 v0x1a74810_0;
    %pad/s 64;
    %muli 2, 0, 64;
    %ix/vec4/s 4;
    %load/vec4a v0x1a75260, 4;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_26.6, 5;
    %load/vec4 v0x1a74810_0;
    %pad/s 64;
    %muli 2, 0, 64;
    %ix/vec4/s 4;
    %load/vec4a v0x1a75260, 4;
    %ix/getv/s 4, v0x1a74810_0;
    %store/vec4a v0x1a75510, 4, 0;
    %load/vec4 v0x1a74810_0;
    %pad/s 64;
    %muli 2, 0, 64;
    %ix/vec4/s 4;
    %load/vec4a v0x1a75100, 4;
    %ix/getv/s 4, v0x1a74810_0;
    %store/vec4a v0x1a753f0, 4, 0;
    %jmp T_26.7;
T_26.6 ;
    %load/vec4 v0x1a74810_0;
    %pad/s 65;
    %muli 2, 0, 65;
    %addi 1, 0, 65;
    %ix/vec4/s 4;
    %load/vec4a v0x1a75260, 4;
    %ix/getv/s 4, v0x1a74810_0;
    %store/vec4a v0x1a75510, 4, 0;
    %load/vec4 v0x1a74810_0;
    %pad/s 65;
    %muli 2, 0, 65;
    %addi 1, 0, 65;
    %ix/vec4/s 4;
    %load/vec4a v0x1a75100, 4;
    %ix/getv/s 4, v0x1a74810_0;
    %store/vec4a v0x1a753f0, 4, 0;
T_26.7 ;
    %load/vec4 v0x1a74810_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1a74810_0, 0, 32;
    %jmp T_26.4;
T_26.5 ;
    %end;
    .scope S_0x1a72e20;
t_10 %join;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1a75510, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1a75510, 4;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_26.8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1a75510, 4;
    %store/vec4 v0x1a75710_0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1a753f0, 4;
    %store/vec4 v0x1a75630_0, 0, 4;
    %jmp T_26.9;
T_26.8 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1a75510, 4;
    %store/vec4 v0x1a75710_0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1a753f0, 4;
    %store/vec4 v0x1a75630_0, 0, 4;
T_26.9 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1a75260, 4;
    %load/vec4 v0x1a75710_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_26.10, 5;
    %load/vec4 v0x1a75630_0;
    %store/vec4 v0x1a74910_0, 0, 4;
    %jmp T_26.11;
T_26.10 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1a75100, 4;
    %store/vec4 v0x1a74910_0, 0, 4;
T_26.11 ;
    %load/vec4 v0x1a74910_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x1a74910_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1a75710_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1a75260, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %pad/u 8;
    %or;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_26.12, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1a74ba0_0, 0, 1;
    %jmp T_26.13;
T_26.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a74ba0_0, 0, 1;
T_26.13 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x1a0bc40;
T_27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a77650_0, 0, 1;
    %end;
    .thread T_27;
    .scope S_0x1a0bc40;
T_28 ;
    %delay 5000, 0;
    %load/vec4 v0x1a77650_0;
    %inv;
    %store/vec4 v0x1a77650_0, 0, 1;
    %jmp T_28;
    .thread T_28;
    .scope S_0x1a0bc40;
T_29 ;
    %vpi_call/w 3 43 "$dumpfile", "top.vcd" {0 0 0};
    %vpi_call/w 3 44 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1a0bc40 {0 0 0};
    %end;
    .thread T_29;
    .scope S_0x1a0bc40;
T_30 ;
    %vpi_call/w 3 63 "$readmemb", "pixels.mem", v0x1a778b0 {0 0 0};
    %vpi_call/w 3 64 "$readmemb", "weights.mem", v0x1a77e60 {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1a77b20_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1a77be0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a77a30_0, 0, 1;
    %vpi_call/w 3 74 "$display", "\000" {0 0 0};
    %vpi_call/w 3 75 "$display", "=== MNIST BNN Top-Level Hardware Test ===" {0 0 0};
    %vpi_call/w 3 76 "$display", "Input image (# = white pixel, . = black pixel):" {0 0 0};
    %vpi_call/w 3 77 "$display", "+----------------------------+" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1a77950_0, 0, 32;
T_30.0 ;
    %load/vec4 v0x1a77950_0;
    %cmpi/s 28, 0, 32;
    %jmp/0xz T_30.1, 5;
    %vpi_call/w 3 79 "$write", "|" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1a77710_0, 0, 32;
T_30.2 ;
    %load/vec4 v0x1a77710_0;
    %cmpi/s 28, 0, 32;
    %jmp/0xz T_30.3, 5;
    %load/vec4 v0x1a77950_0;
    %pad/s 65;
    %muli 28, 0, 65;
    %load/vec4 v0x1a77710_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x1a778b0, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_30.4, 6;
    %vpi_call/w 3 82 "$write", "#" {0 0 0};
    %jmp T_30.5;
T_30.4 ;
    %vpi_call/w 3 84 "$write", "." {0 0 0};
T_30.5 ;
    %load/vec4 v0x1a77710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1a77710_0, 0, 32;
    %jmp T_30.2;
T_30.3 ;
    %vpi_call/w 3 86 "$display", "|" {0 0 0};
    %load/vec4 v0x1a77950_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1a77950_0, 0, 32;
    %jmp T_30.0;
T_30.1 ;
    %vpi_call/w 3 88 "$display", "+----------------------------+" {0 0 0};
    %vpi_call/w 3 89 "$display", "\000" {0 0 0};
    %pushi/vec4 10, 0, 32;
T_30.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_30.7, 5;
    %jmp/1 T_30.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x19df500;
    %jmp T_30.6;
T_30.7 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1a77a30_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_30.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_30.9, 5;
    %jmp/1 T_30.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x19df500;
    %jmp T_30.8;
T_30.9 ;
    %pop/vec4 1;
    %vpi_call/w 3 102 "$display", "[%0t] Entering LOAD state...", $time {0 0 0};
    %delay 1000, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x1a77b20_0, 0, 8;
    %wait E_0x19df500;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1a777f0_0, 0, 32;
T_30.10 ;
    %load/vec4 v0x1a777f0_0;
    %cmpi/s 2320, 0, 32;
    %jmp/0xz T_30.11, 5;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 5;
    %ix/getv/s 4, v0x1a777f0_0;
    %load/vec4a v0x1a77e60, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1a777f0_0;
    %cmpi/s 784, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_30.12, 8;
    %ix/getv/s 4, v0x1a777f0_0;
    %load/vec4a v0x1a778b0, 4;
    %jmp/1 T_30.13, 8;
T_30.12 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_30.13, 8;
 ; End of false expr.
    %blend;
T_30.13;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 1, 0, 1;
    %store/vec4 v0x1a77b20_0, 0, 8;
    %wait E_0x19df500;
    %load/vec4 v0x1a777f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1a777f0_0, 0, 32;
    %jmp T_30.10;
T_30.11 ;
    %vpi_call/w 3 122 "$display", "[%0t] LOAD complete. Running inference...", $time {0 0 0};
    %delay 1000, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x1a77b20_0, 0, 8;
    %pushi/vec4 2000, 0, 32;
T_30.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_30.15, 5;
    %jmp/1 T_30.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x19df500;
    %jmp T_30.14;
T_30.15 ;
    %pop/vec4 1;
    %vpi_call/w 3 137 "$display", "\000" {0 0 0};
    %vpi_call/w 3 138 "$display", "=========================================" {0 0 0};
    %vpi_call/w 3 139 "$display", "  Hardware classification: %0d", &PV<v0x1a77dc0_0, 0, 4> {0 0 0};
    %vpi_call/w 3 140 "$display", "=========================================" {0 0 0};
    %vpi_call/w 3 141 "$display", "\000" {0 0 0};
    %vpi_call/w 3 143 "$finish" {0 0 0};
    %end;
    .thread T_30;
    .scope S_0x1a0bc40;
T_31 ;
    %delay 800000000, 0;
    %vpi_call/w 3 149 "$display", "ERROR: simulation timeout!" {0 0 0};
    %vpi_call/w 3 150 "$finish" {0 0 0};
    %end;
    .thread T_31;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "../../src/pipe.sv";
    "tb_top.sv";
    "../../src/tt_um_mnist_bnn.v";
    "../../src/reset_pipe.sv";
    "../../src/fsm.sv";
    "../../src/registers.sv";
    "../../src/layer_one.sv";
    "../../src/layer_two.sv";
    "../../src/flatten_layer.sv";
