ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.SetLED,"ax",%progbits
  20              		.align	1
  21              		.global	SetLED
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	SetLED:
  27              	.LVL0:
  28              	.LFB252:
  29              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "adc.h"
  22:Core/Src/main.c **** #include "dma.h"
  23:Core/Src/main.c **** #include "spi.h"
  24:Core/Src/main.c **** #include "tim.h"
  25:Core/Src/main.c **** #include "usart.h"
  26:Core/Src/main.c **** #include "gpio.h"
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN Includes */
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 2


  30:Core/Src/main.c **** #include<stdio.h>
  31:Core/Src/main.c **** #include<stdlib.h>
  32:Core/Src/main.c **** #include<math.h>
  33:Core/Src/main.c **** #include"param.h"
  34:Core/Src/main.c **** #include"icm20648.h"
  35:Core/Src/main.c **** #include"as5047p.h"
  36:Core/Src/main.c **** #define ARM_MATH_CM4
  37:Core/Src/main.c **** #include"arm_math.h"
  38:Core/Src/main.c **** /* USER CODE END Includes */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  41:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* USER CODE END PTD */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  46:Core/Src/main.c **** /* USER CODE BEGIN PD */
  47:Core/Src/main.c **** /* USER CODE END PD */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  50:Core/Src/main.c **** /* USER CODE BEGIN PM */
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* USER CODE END PM */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* USER CODE BEGIN PV */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* USER CODE END PV */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  61:Core/Src/main.c **** void SystemClock_Config(void);
  62:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  63:Core/Src/main.c **** 
  64:Core/Src/main.c **** /* USER CODE END PFP */
  65:Core/Src/main.c **** 
  66:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  67:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  68:Core/Src/main.c **** 
  69:Core/Src/main.c **** void SetLED(uint8_t led){
  30              		.loc 1 69 25 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 69 25 is_stmt 0 view .LVU1
  35 0000 38B5     		push	{r3, r4, r5, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 16
  38              		.cfi_offset 3, -16
  39              		.cfi_offset 4, -12
  40              		.cfi_offset 5, -8
  41              		.cfi_offset 14, -4
  42 0002 0446     		mov	r4, r0
  70:Core/Src/main.c ****   HAL_GPIO_WritePin(D3_GPIO_Port,D3_Pin,!(led & 0b001));
  43              		.loc 1 70 3 is_stmt 1 view .LVU2
  44 0004 80F00102 		eor	r2, r0, #1
  45 0008 0E4D     		ldr	r5, .L3
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 3


  46 000a 02F00102 		and	r2, r2, #1
  47 000e 4FF40051 		mov	r1, #8192
  48 0012 2846     		mov	r0, r5
  49              	.LVL1:
  50              		.loc 1 70 3 is_stmt 0 view .LVU3
  51 0014 FFF7FEFF 		bl	HAL_GPIO_WritePin
  52              	.LVL2:
  71:Core/Src/main.c ****   HAL_GPIO_WritePin(D4_GPIO_Port,D4_Pin,!(led & 0b010));
  53              		.loc 1 71 3 is_stmt 1 view .LVU4
  54 0018 6208     		lsrs	r2, r4, #1
  55 001a 82F00102 		eor	r2, r2, #1
  56 001e 02F00102 		and	r2, r2, #1
  57 0022 4FF48041 		mov	r1, #16384
  58 0026 2846     		mov	r0, r5
  59 0028 FFF7FEFF 		bl	HAL_GPIO_WritePin
  60              	.LVL3:
  72:Core/Src/main.c ****   HAL_GPIO_WritePin(D5_GPIO_Port,D5_Pin,!(led & 0b100));
  61              		.loc 1 72 3 view .LVU5
  62 002c A208     		lsrs	r2, r4, #2
  63 002e 82F00102 		eor	r2, r2, #1
  64 0032 02F00102 		and	r2, r2, #1
  65 0036 4FF40041 		mov	r1, #32768
  66 003a 2846     		mov	r0, r5
  67 003c FFF7FEFF 		bl	HAL_GPIO_WritePin
  68              	.LVL4:
  73:Core/Src/main.c **** }
  69              		.loc 1 73 1 is_stmt 0 view .LVU6
  70 0040 38BD     		pop	{r3, r4, r5, pc}
  71              	.L4:
  72 0042 00BF     		.align	2
  73              	.L3:
  74 0044 00080240 		.word	1073874944
  75              		.cfi_endproc
  76              	.LFE252:
  78              		.section	.text.SetDutyRatio,"ax",%progbits
  79              		.align	1
  80              		.global	SetDutyRatio
  81              		.syntax unified
  82              		.thumb
  83              		.thumb_func
  85              	SetDutyRatio:
  86              	.LVL5:
  87              	.LFB253:
  74:Core/Src/main.c **** 
  75:Core/Src/main.c **** uint8_t motpower = 0;
  76:Core/Src/main.c **** void   SetDutyRatio(int16_t motL,int16_t motR,int16_t motF){
  88              		.loc 1 76 60 is_stmt 1 view -0
  89              		.cfi_startproc
  90              		@ args = 0, pretend = 0, frame = 0
  91              		@ frame_needed = 0, uses_anonymous_args = 0
  92              		@ link register save eliminated.
  77:Core/Src/main.c ****   if(motpower){
  93              		.loc 1 77 3 view .LVU8
  94              		.loc 1 77 6 is_stmt 0 view .LVU9
  95 0000 1F4B     		ldr	r3, .L19
  96 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
  97              		.loc 1 77 5 view .LVU10
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 4


  98 0004 F3B1     		cbz	r3, .L5
  78:Core/Src/main.c ****     if(motR > 0){
  99              		.loc 1 78 5 is_stmt 1 view .LVU11
 100              		.loc 1 78 7 is_stmt 0 view .LVU12
 101 0006 0029     		cmp	r1, #0
 102 0008 1DDD     		ble	.L7
  79:Core/Src/main.c ****       if(motR > MTPERIOD) motR = MTPERIOD;
 103              		.loc 1 79 7 is_stmt 1 view .LVU13
 104              		.loc 1 79 9 is_stmt 0 view .LVU14
 105 000a B1F5FA6F 		cmp	r1, #2000
 106 000e 01DD     		ble	.L8
 107              		.loc 1 79 32 view .LVU15
 108 0010 4FF4FA61 		mov	r1, #2000
 109              	.LVL6:
 110              	.L8:
  80:Core/Src/main.c ****      __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,motR);
 111              		.loc 1 80 6 is_stmt 1 view .LVU16
 112 0014 1B4B     		ldr	r3, .L19+4
 113 0016 1B68     		ldr	r3, [r3]
 114 0018 9963     		str	r1, [r3, #56]
  81:Core/Src/main.c ****      __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,0);
 115              		.loc 1 81 6 view .LVU17
 116 001a 0022     		movs	r2, #0
 117              	.LVL7:
 118              		.loc 1 81 6 is_stmt 0 view .LVU18
 119 001c DA63     		str	r2, [r3, #60]
 120              	.L9:
  82:Core/Src/main.c ****     }else{
  83:Core/Src/main.c ****       motR*=-1;
  84:Core/Src/main.c ****       if(motR > MTPERIOD) motR = MTPERIOD;
  85:Core/Src/main.c ****       __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,0);
  86:Core/Src/main.c ****       __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,motR);  
  87:Core/Src/main.c ****     }
  88:Core/Src/main.c **** 
  89:Core/Src/main.c ****     if(motL > 0){
 121              		.loc 1 89 5 is_stmt 1 view .LVU19
 122              		.loc 1 89 7 is_stmt 0 view .LVU20
 123 001e 0028     		cmp	r0, #0
 124 0020 1EDD     		ble	.L11
  90:Core/Src/main.c ****       if(motL > MTPERIOD) motL = MTPERIOD;
 125              		.loc 1 90 7 is_stmt 1 view .LVU21
 126              		.loc 1 90 9 is_stmt 0 view .LVU22
 127 0022 B0F5FA6F 		cmp	r0, #2000
 128 0026 01DD     		ble	.L12
 129              		.loc 1 90 32 view .LVU23
 130 0028 4FF4FA60 		mov	r0, #2000
 131              	.LVL8:
 132              	.L12:
  91:Core/Src/main.c ****       __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,motL);
 133              		.loc 1 91 7 is_stmt 1 view .LVU24
 134 002c 154B     		ldr	r3, .L19+4
 135 002e 1B68     		ldr	r3, [r3]
 136 0030 5863     		str	r0, [r3, #52]
  92:Core/Src/main.c ****       __HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_3,0);
 137              		.loc 1 92 7 view .LVU25
 138 0032 154B     		ldr	r3, .L19+8
 139 0034 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 5


 140 0036 0022     		movs	r2, #0
 141 0038 DA63     		str	r2, [r3, #60]
 142              	.L13:
  93:Core/Src/main.c ****     }else{
  94:Core/Src/main.c ****       motL*=-1;
  95:Core/Src/main.c ****       if(motL > MTPERIOD) motL = MTPERIOD;
  96:Core/Src/main.c ****       __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,0);
  97:Core/Src/main.c ****       __HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_3,motL);
  98:Core/Src/main.c ****     }
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****     if(motF > MTPERIOD) motF = MTPERIOD;
 143              		.loc 1 100 5 view .LVU26
 144              	.LVL9:
 101:Core/Src/main.c ****     __HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_1,2000);
 145              		.loc 1 101 5 view .LVU27
 146 003a 134B     		ldr	r3, .L19+8
 147 003c 1B68     		ldr	r3, [r3]
 148 003e 4FF4FA62 		mov	r2, #2000
 149 0042 5A63     		str	r2, [r3, #52]
 150              	.L5:
 102:Core/Src/main.c ****   }
 103:Core/Src/main.c **** }
 151              		.loc 1 103 1 is_stmt 0 view .LVU28
 152 0044 7047     		bx	lr
 153              	.LVL10:
 154              	.L7:
  83:Core/Src/main.c ****       if(motR > MTPERIOD) motR = MTPERIOD;
 155              		.loc 1 83 7 is_stmt 1 view .LVU29
  83:Core/Src/main.c ****       if(motR > MTPERIOD) motR = MTPERIOD;
 156              		.loc 1 83 11 is_stmt 0 view .LVU30
 157 0046 4942     		rsbs	r1, r1, #0
 158              	.LVL11:
  83:Core/Src/main.c ****       if(motR > MTPERIOD) motR = MTPERIOD;
 159              		.loc 1 83 11 view .LVU31
 160 0048 09B2     		sxth	r1, r1
 161              	.LVL12:
  84:Core/Src/main.c ****       __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,0);
 162              		.loc 1 84 7 is_stmt 1 view .LVU32
  84:Core/Src/main.c ****       __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,0);
 163              		.loc 1 84 9 is_stmt 0 view .LVU33
 164 004a B1F5FA6F 		cmp	r1, #2000
 165 004e 01DD     		ble	.L10
  84:Core/Src/main.c ****       __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_2,0);
 166              		.loc 1 84 32 view .LVU34
 167 0050 4FF4FA61 		mov	r1, #2000
 168              	.LVL13:
 169              	.L10:
  85:Core/Src/main.c ****       __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,motR);  
 170              		.loc 1 85 7 is_stmt 1 view .LVU35
 171 0054 0B4B     		ldr	r3, .L19+4
 172 0056 1B68     		ldr	r3, [r3]
 173 0058 0022     		movs	r2, #0
 174              	.LVL14:
  85:Core/Src/main.c ****       __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_3,motR);  
 175              		.loc 1 85 7 is_stmt 0 view .LVU36
 176 005a 9A63     		str	r2, [r3, #56]
  86:Core/Src/main.c ****     }
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 6


 177              		.loc 1 86 7 is_stmt 1 view .LVU37
 178 005c D963     		str	r1, [r3, #60]
 179 005e DEE7     		b	.L9
 180              	.L11:
  94:Core/Src/main.c ****       if(motL > MTPERIOD) motL = MTPERIOD;
 181              		.loc 1 94 7 view .LVU38
  94:Core/Src/main.c ****       if(motL > MTPERIOD) motL = MTPERIOD;
 182              		.loc 1 94 11 is_stmt 0 view .LVU39
 183 0060 4042     		rsbs	r0, r0, #0
 184              	.LVL15:
  94:Core/Src/main.c ****       if(motL > MTPERIOD) motL = MTPERIOD;
 185              		.loc 1 94 11 view .LVU40
 186 0062 00B2     		sxth	r0, r0
 187              	.LVL16:
  95:Core/Src/main.c ****       __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,0);
 188              		.loc 1 95 7 is_stmt 1 view .LVU41
  95:Core/Src/main.c ****       __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,0);
 189              		.loc 1 95 9 is_stmt 0 view .LVU42
 190 0064 B0F5FA6F 		cmp	r0, #2000
 191 0068 01DD     		ble	.L14
  95:Core/Src/main.c ****       __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,0);
 192              		.loc 1 95 32 view .LVU43
 193 006a 4FF4FA60 		mov	r0, #2000
 194              	.LVL17:
 195              	.L14:
  96:Core/Src/main.c ****       __HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_3,motL);
 196              		.loc 1 96 7 is_stmt 1 view .LVU44
 197 006e 054B     		ldr	r3, .L19+4
 198 0070 1B68     		ldr	r3, [r3]
 199 0072 0022     		movs	r2, #0
 200 0074 5A63     		str	r2, [r3, #52]
  97:Core/Src/main.c ****     }
 201              		.loc 1 97 7 view .LVU45
 202 0076 044B     		ldr	r3, .L19+8
 203 0078 1B68     		ldr	r3, [r3]
 204 007a D863     		str	r0, [r3, #60]
 205 007c DDE7     		b	.L13
 206              	.L20:
 207 007e 00BF     		.align	2
 208              	.L19:
 209 0080 00000000 		.word	.LANCHOR0
 210 0084 00000000 		.word	htim1
 211 0088 00000000 		.word	htim2
 212              		.cfi_endproc
 213              	.LFE253:
 215              		.global	__aeabi_f2d
 216              		.global	__aeabi_dmul
 217              		.global	__aeabi_dadd
 218              		.global	__aeabi_d2f
 219              		.section	.text.GetSpeed,"ax",%progbits
 220              		.align	1
 221              		.global	GetSpeed
 222              		.syntax unified
 223              		.thumb
 224              		.thumb_func
 226              	GetSpeed:
 227              	.LFB254:
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 7


 104:Core/Src/main.c **** 
 105:Core/Src/main.c **** //Enc
 106:Core/Src/main.c **** AS5047P_Instance encR;
 107:Core/Src/main.c **** AS5047P_Instance encL;
 108:Core/Src/main.c **** //spd
 109:Core/Src/main.c **** float spd = 0;
 110:Core/Src/main.c **** int16_t b_encR_val=0,b_encL_val=0;
 111:Core/Src/main.c **** float spdR = 0,spdL=0;
 112:Core/Src/main.c **** float b_spdR = 0,b_spdL=0;
 113:Core/Src/main.c **** void GetSpeed(){
 228              		.loc 1 113 16 view -0
 229              		.cfi_startproc
 230              		@ args = 0, pretend = 0, frame = 0
 231              		@ frame_needed = 0, uses_anonymous_args = 0
 232 0000 2DE9F84F 		push	{r3, r4, r5, r6, r7, r8, r9, r10, fp, lr}
 233              	.LCFI1:
 234              		.cfi_def_cfa_offset 40
 235              		.cfi_offset 3, -40
 236              		.cfi_offset 4, -36
 237              		.cfi_offset 5, -32
 238              		.cfi_offset 6, -28
 239              		.cfi_offset 7, -24
 240              		.cfi_offset 8, -20
 241              		.cfi_offset 9, -16
 242              		.cfi_offset 10, -12
 243              		.cfi_offset 11, -8
 244              		.cfi_offset 14, -4
 245 0004 2DED028B 		vpush.64	{d8}
 246              	.LCFI2:
 247              		.cfi_def_cfa_offset 48
 248              		.cfi_offset 80, -48
 249              		.cfi_offset 81, -44
 114:Core/Src/main.c ****   int16_t encR_val,encL_val;
 250              		.loc 1 114 3 view .LVU47
 115:Core/Src/main.c ****   encR_val = AS5047P_ReadPosition(&encR, AS5047P_OPT_ENABLED);
 251              		.loc 1 115 3 view .LVU48
 252              		.loc 1 115 14 is_stmt 0 view .LVU49
 253 0008 754E     		ldr	r6, .L31+16
 254 000a 0121     		movs	r1, #1
 255 000c 3046     		mov	r0, r6
 256 000e FFF7FEFF 		bl	AS5047P_ReadPosition
 257              	.LVL18:
 258 0012 0546     		mov	r5, r0
 259              	.LVL19:
 116:Core/Src/main.c ****   encL_val = AS5047P_ReadPosition(&encL, AS5047P_OPT_ENABLED);
 260              		.loc 1 116 3 is_stmt 1 view .LVU50
 261              		.loc 1 116 14 is_stmt 0 view .LVU51
 262 0014 0121     		movs	r1, #1
 263 0016 7348     		ldr	r0, .L31+20
 264 0018 FFF7FEFF 		bl	AS5047P_ReadPosition
 265              	.LVL20:
 266 001c 0446     		mov	r4, r0
 267              	.LVL21:
 117:Core/Src/main.c **** 	if(AS5047P_ErrorPending(&encR)) AS5047P_ErrorAck(&encR);
 268              		.loc 1 117 2 is_stmt 1 view .LVU52
 269              		.loc 1 117 5 is_stmt 0 view .LVU53
 270 001e 3046     		mov	r0, r6
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 8


 271 0020 FFF7FEFF 		bl	AS5047P_ErrorPending
 272              	.LVL22:
 273              		.loc 1 117 4 view .LVU54
 274 0024 0028     		cmp	r0, #0
 275 0026 40F0AE80 		bne	.L29
 276              	.L22:
 118:Core/Src/main.c **** 	if(AS5047P_ErrorPending(&encL)) AS5047P_ErrorAck(&encL);
 277              		.loc 1 118 2 is_stmt 1 view .LVU55
 278              		.loc 1 118 5 is_stmt 0 view .LVU56
 279 002a 6E48     		ldr	r0, .L31+20
 280 002c FFF7FEFF 		bl	AS5047P_ErrorPending
 281              	.LVL23:
 282              		.loc 1 118 4 view .LVU57
 283 0030 0028     		cmp	r0, #0
 284 0032 40F0AC80 		bne	.L30
 285              	.L23:
 119:Core/Src/main.c ****   int16_t d_encR_val = encR_val - b_encR_val;
 286              		.loc 1 119 3 is_stmt 1 view .LVU58
 287              		.loc 1 119 33 is_stmt 0 view .LVU59
 288 0036 1FFA85F9 		uxth	r9, r5
 289 003a 6B4B     		ldr	r3, .L31+24
 290 003c B3F90070 		ldrsh	r7, [r3]
 291 0040 B9B2     		uxth	r1, r7
 292 0042 A9EB0103 		sub	r3, r9, r1
 293 0046 1FFA83FC 		uxth	ip, r3
 294              		.loc 1 119 11 view .LVU60
 295 004a 1AB2     		sxth	r2, r3
 296              	.LVL24:
 120:Core/Src/main.c ****   int16_t d_encL_val = b_encL_val -  encL_val;
 297              		.loc 1 120 3 is_stmt 1 view .LVU61
 298              		.loc 1 120 35 is_stmt 0 view .LVU62
 299 004c 674B     		ldr	r3, .L31+28
 300 004e B3F90060 		ldrsh	r6, [r3]
 301 0052 1FFA86F8 		uxth	r8, r6
 302 0056 A0B2     		uxth	r0, r4
 303 0058 A8EB0003 		sub	r3, r8, r0
 304 005c 1FFA83FE 		uxth	lr, r3
 305              		.loc 1 120 11 view .LVU63
 306 0060 1BB2     		sxth	r3, r3
 307              	.LVL25:
 121:Core/Src/main.c ****   if((d_encR_val > ENC_HALF || d_encR_val < -ENC_HALF) && b_encR_val > ENC_HALF){
 308              		.loc 1 121 3 is_stmt 1 view .LVU64
 309              		.loc 1 121 29 is_stmt 0 view .LVU65
 310 0062 0CF5005A 		add	r10, ip, #8192
 311 0066 1FFA8AFA 		uxth	r10, r10
 312              		.loc 1 121 5 view .LVU66
 313 006a BAF5804F 		cmp	r10, #16384
 314 006e 40F29280 		bls	.L24
 315              		.loc 1 121 56 discriminator 1 view .LVU67
 316 0072 B7F5005F 		cmp	r7, #8192
 317 0076 40F38E80 		ble	.L24
 122:Core/Src/main.c ****     d_encR_val = ((ENC_MAX - 1) - b_encR_val) + encR_val;
 318              		.loc 1 122 5 is_stmt 1 view .LVU68
 319              		.loc 1 122 47 is_stmt 0 view .LVU69
 320 007a 0CF57F52 		add	r2, ip, #16320
 321              	.LVL26:
 322              		.loc 1 122 47 view .LVU70
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 9


 323 007e 3F32     		adds	r2, r2, #63
 324              		.loc 1 122 16 view .LVU71
 325 0080 12B2     		sxth	r2, r2
 326              	.LVL27:
 327              	.L25:
 123:Core/Src/main.c ****   }
 124:Core/Src/main.c ****   else if((d_encR_val > ENC_HALF || d_encR_val < -ENC_HALF) && b_encR_val <= ENC_HALF){
 125:Core/Src/main.c ****     d_encR_val = (b_encR_val + ((ENC_MAX -1)-encR_val));
 126:Core/Src/main.c ****   }
 127:Core/Src/main.c ****   if((d_encL_val > ENC_HALF || d_encL_val < -ENC_HALF) && b_encL_val > ENC_HALF){
 328              		.loc 1 127 3 is_stmt 1 view .LVU72
 329              		.loc 1 127 29 is_stmt 0 view .LVU73
 330 0082 0EF50051 		add	r1, lr, #8192
 331 0086 89B2     		uxth	r1, r1
 332              		.loc 1 127 5 view .LVU74
 333 0088 B1F5804F 		cmp	r1, #16384
 334 008c 40F29280 		bls	.L26
 335              		.loc 1 127 56 discriminator 1 view .LVU75
 336 0090 B6F5005F 		cmp	r6, #8192
 337 0094 40F38E80 		ble	.L26
 128:Core/Src/main.c ****     d_encL_val = ((ENC_MAX - 1) - b_encL_val) + encL_val;
 338              		.loc 1 128 5 is_stmt 1 view .LVU76
 339              		.loc 1 128 47 is_stmt 0 view .LVU77
 340 0098 A0EB0803 		sub	r3, r0, r8
 341              	.LVL28:
 342              		.loc 1 128 47 view .LVU78
 343 009c 03F57F53 		add	r3, r3, #16320
 344 00a0 3F33     		adds	r3, r3, #63
 345              		.loc 1 128 16 view .LVU79
 346 00a2 1BB2     		sxth	r3, r3
 347              	.LVL29:
 348              	.L27:
 129:Core/Src/main.c ****   }
 130:Core/Src/main.c ****   else if((d_encL_val > ENC_HALF || d_encL_val < -ENC_HALF) && b_encL_val <= ENC_HALF){
 131:Core/Src/main.c ****     d_encL_val = (b_encL_val + ((ENC_MAX -1)-encL_val));
 132:Core/Src/main.c ****   }
 133:Core/Src/main.c **** 
 134:Core/Src/main.c ****   float n_spdR = (float)d_encR_val * (float)PPMM;
 349              		.loc 1 134 3 is_stmt 1 view .LVU80
 350              		.loc 1 134 18 is_stmt 0 view .LVU81
 351 00a4 07EE902A 		vmov	s15, r2	@ int
 352 00a8 F8EEE77A 		vcvt.f32.s32	s15, s15
 353              		.loc 1 134 36 view .LVU82
 354 00ac DFED506A 		vldr.32	s13, .L31+32
 355 00b0 67EEA67A 		vmul.f32	s15, s15, s13
 356              		.loc 1 134 9 view .LVU83
 357 00b4 9FED4F7A 		vldr.32	s14, .L31+36
 358              	.LVL30:
 135:Core/Src/main.c ****   float n_spdL = (float)d_encL_val * (float)PPMM;
 359              		.loc 1 135 3 is_stmt 1 view .LVU84
 360              		.loc 1 135 18 is_stmt 0 view .LVU85
 361 00b8 06EE103A 		vmov	s12, r3	@ int
 362 00bc B8EEC68A 		vcvt.f32.s32	s16, s12
 363              		.loc 1 135 36 view .LVU86
 364 00c0 28EE268A 		vmul.f32	s16, s16, s13
 365              		.loc 1 135 9 view .LVU87
 366 00c4 28EE078A 		vmul.f32	s16, s16, s14
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 10


 367              	.LVL31:
 136:Core/Src/main.c ****   b_spdR = spdR;
 368              		.loc 1 136 3 is_stmt 1 view .LVU88
 369              		.loc 1 136 10 is_stmt 0 view .LVU89
 370 00c8 DFF838A1 		ldr	r10, .L31+52
 371 00cc DAF800B0 		ldr	fp, [r10]	@ float
 372 00d0 494B     		ldr	r3, .L31+40
 373              	.LVL32:
 374              		.loc 1 136 10 view .LVU90
 375 00d2 C3F800B0 		str	fp, [r3]	@ float
 137:Core/Src/main.c ****   b_spdL = spdL;
 376              		.loc 1 137 3 is_stmt 1 view .LVU91
 377              		.loc 1 137 10 is_stmt 0 view .LVU92
 378 00d6 DFF83081 		ldr	r8, .L31+56
 379 00da D8F80090 		ldr	r9, [r8]	@ float
 380 00de 474B     		ldr	r3, .L31+44
 381 00e0 C3F80090 		str	r9, [r3]	@ float
 138:Core/Src/main.c **** 
 139:Core/Src/main.c ****   spdR = n_spdR * ENCLPF + b_spdR * (1.0 - ENCLPF);
 382              		.loc 1 139 3 is_stmt 1 view .LVU93
 383              		.loc 1 139 17 is_stmt 0 view .LVU94
 384 00e4 67EE877A 		vmul.f32	s15, s15, s14
 385              	.LVL33:
 386              		.loc 1 139 17 view .LVU95
 387 00e8 17EE900A 		vmov	r0, s15
 388 00ec FFF7FEFF 		bl	__aeabi_f2d
 389              	.LVL34:
 390              		.loc 1 139 17 view .LVU96
 391 00f0 37A3     		adr	r3, .L31
 392 00f2 D3E90023 		ldrd	r2, [r3]
 393 00f6 FFF7FEFF 		bl	__aeabi_dmul
 394              	.LVL35:
 395 00fa 0646     		mov	r6, r0
 396 00fc 0F46     		mov	r7, r1
 397              		.loc 1 139 35 view .LVU97
 398 00fe 5846     		mov	r0, fp	@ float
 399 0100 FFF7FEFF 		bl	__aeabi_f2d
 400              	.LVL36:
 401 0104 34A3     		adr	r3, .L31+8
 402 0106 D3E90023 		ldrd	r2, [r3]
 403 010a FFF7FEFF 		bl	__aeabi_dmul
 404              	.LVL37:
 405 010e 0246     		mov	r2, r0
 406 0110 0B46     		mov	r3, r1
 407              		.loc 1 139 26 view .LVU98
 408 0112 3046     		mov	r0, r6
 409 0114 3946     		mov	r1, r7
 410 0116 FFF7FEFF 		bl	__aeabi_dadd
 411              	.LVL38:
 412 011a FFF7FEFF 		bl	__aeabi_d2f
 413              	.LVL39:
 414 011e 08EE900A 		vmov	s17, r0
 415              		.loc 1 139 8 view .LVU99
 416 0122 CAF80000 		str	r0, [r10]	@ float
 140:Core/Src/main.c ****   spdL = n_spdL * ENCLPF + b_spdL * (1.0 - ENCLPF);
 417              		.loc 1 140 3 is_stmt 1 view .LVU100
 418              		.loc 1 140 17 is_stmt 0 view .LVU101
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 11


 419 0126 18EE100A 		vmov	r0, s16
 420 012a FFF7FEFF 		bl	__aeabi_f2d
 421              	.LVL40:
 422 012e 28A3     		adr	r3, .L31
 423 0130 D3E90023 		ldrd	r2, [r3]
 424 0134 FFF7FEFF 		bl	__aeabi_dmul
 425              	.LVL41:
 426 0138 0646     		mov	r6, r0
 427 013a 0F46     		mov	r7, r1
 428              		.loc 1 140 35 view .LVU102
 429 013c 4846     		mov	r0, r9	@ float
 430 013e FFF7FEFF 		bl	__aeabi_f2d
 431              	.LVL42:
 432 0142 25A3     		adr	r3, .L31+8
 433 0144 D3E90023 		ldrd	r2, [r3]
 434 0148 FFF7FEFF 		bl	__aeabi_dmul
 435              	.LVL43:
 436 014c 0246     		mov	r2, r0
 437 014e 0B46     		mov	r3, r1
 438              		.loc 1 140 26 view .LVU103
 439 0150 3046     		mov	r0, r6
 440 0152 3946     		mov	r1, r7
 441 0154 FFF7FEFF 		bl	__aeabi_dadd
 442              	.LVL44:
 443 0158 FFF7FEFF 		bl	__aeabi_d2f
 444              	.LVL45:
 445 015c 07EE900A 		vmov	s15, r0
 446              		.loc 1 140 8 view .LVU104
 447 0160 C8F80000 		str	r0, [r8]	@ float
 141:Core/Src/main.c **** 
 142:Core/Src/main.c ****   spd = (spdR + spdL) / 2.0;  //
 448              		.loc 1 142 3 is_stmt 1 view .LVU105
 449              		.loc 1 142 15 is_stmt 0 view .LVU106
 450 0164 78EEA78A 		vadd.f32	s17, s17, s15
 451              		.loc 1 142 23 view .LVU107
 452 0168 F6EE007A 		vmov.f32	s15, #5.0e-1
 453 016c 68EEA78A 		vmul.f32	s17, s17, s15
 454              		.loc 1 142 7 view .LVU108
 455 0170 234B     		ldr	r3, .L31+48
 456 0172 C3ED008A 		vstr.32	s17, [r3]
 143:Core/Src/main.c ****   b_encR_val = encR_val;
 457              		.loc 1 143 3 is_stmt 1 view .LVU109
 458              		.loc 1 143 14 is_stmt 0 view .LVU110
 459 0176 1C4B     		ldr	r3, .L31+24
 460 0178 1D80     		strh	r5, [r3]	@ movhi
 144:Core/Src/main.c ****   b_encL_val = encL_val;
 461              		.loc 1 144 3 is_stmt 1 view .LVU111
 462              		.loc 1 144 14 is_stmt 0 view .LVU112
 463 017a 1C4B     		ldr	r3, .L31+28
 464 017c 1C80     		strh	r4, [r3]	@ movhi
 145:Core/Src/main.c **** }
 465              		.loc 1 145 1 view .LVU113
 466 017e BDEC028B 		vldm	sp!, {d8}
 467              	.LCFI3:
 468              		.cfi_remember_state
 469              		.cfi_restore 80
 470              		.cfi_restore 81
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 12


 471              		.cfi_def_cfa_offset 40
 472              	.LVL46:
 473              		.loc 1 145 1 view .LVU114
 474 0182 BDE8F88F 		pop	{r3, r4, r5, r6, r7, r8, r9, r10, fp, pc}
 475              	.LVL47:
 476              	.L29:
 477              	.LCFI4:
 478              		.cfi_restore_state
 117:Core/Src/main.c **** 	if(AS5047P_ErrorPending(&encL)) AS5047P_ErrorAck(&encL);
 479              		.loc 1 117 34 is_stmt 1 discriminator 1 view .LVU115
 480 0186 3046     		mov	r0, r6
 481 0188 FFF7FEFF 		bl	AS5047P_ErrorAck
 482              	.LVL48:
 483 018c 4DE7     		b	.L22
 484              	.L30:
 118:Core/Src/main.c ****   int16_t d_encR_val = encR_val - b_encR_val;
 485              		.loc 1 118 34 discriminator 1 view .LVU116
 486 018e 1548     		ldr	r0, .L31+20
 487 0190 FFF7FEFF 		bl	AS5047P_ErrorAck
 488              	.LVL49:
 489 0194 4FE7     		b	.L23
 490              	.LVL50:
 491              	.L24:
 124:Core/Src/main.c ****     d_encR_val = (b_encR_val + ((ENC_MAX -1)-encR_val));
 492              		.loc 1 124 8 view .LVU117
 124:Core/Src/main.c ****     d_encR_val = (b_encR_val + ((ENC_MAX -1)-encR_val));
 493              		.loc 1 124 10 is_stmt 0 view .LVU118
 494 0196 BAF5804F 		cmp	r10, #16384
 495 019a 7FF672AF 		bls	.L25
 124:Core/Src/main.c ****     d_encR_val = (b_encR_val + ((ENC_MAX -1)-encR_val));
 496              		.loc 1 124 61 discriminator 1 view .LVU119
 497 019e B7F5005F 		cmp	r7, #8192
 498 01a2 3FF76EAF 		bgt	.L25
 125:Core/Src/main.c ****   }
 499              		.loc 1 125 5 is_stmt 1 view .LVU120
 125:Core/Src/main.c ****   }
 500              		.loc 1 125 30 is_stmt 0 view .LVU121
 501 01a6 A1EB0902 		sub	r2, r1, r9
 502              	.LVL51:
 125:Core/Src/main.c ****   }
 503              		.loc 1 125 30 view .LVU122
 504 01aa 02F57F52 		add	r2, r2, #16320
 505 01ae 3F32     		adds	r2, r2, #63
 125:Core/Src/main.c ****   }
 506              		.loc 1 125 16 view .LVU123
 507 01b0 12B2     		sxth	r2, r2
 508              	.LVL52:
 125:Core/Src/main.c ****   }
 509              		.loc 1 125 16 view .LVU124
 510 01b2 66E7     		b	.L25
 511              	.L26:
 130:Core/Src/main.c ****     d_encL_val = (b_encL_val + ((ENC_MAX -1)-encL_val));
 512              		.loc 1 130 8 is_stmt 1 view .LVU125
 130:Core/Src/main.c ****     d_encL_val = (b_encL_val + ((ENC_MAX -1)-encL_val));
 513              		.loc 1 130 10 is_stmt 0 view .LVU126
 514 01b4 B1F5804F 		cmp	r1, #16384
 515 01b8 7FF674AF 		bls	.L27
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 13


 130:Core/Src/main.c ****     d_encL_val = (b_encL_val + ((ENC_MAX -1)-encL_val));
 516              		.loc 1 130 61 discriminator 1 view .LVU127
 517 01bc B6F5005F 		cmp	r6, #8192
 518 01c0 3FF770AF 		bgt	.L27
 131:Core/Src/main.c ****   }
 519              		.loc 1 131 5 is_stmt 1 view .LVU128
 131:Core/Src/main.c ****   }
 520              		.loc 1 131 30 is_stmt 0 view .LVU129
 521 01c4 0EF57F53 		add	r3, lr, #16320
 522              	.LVL53:
 131:Core/Src/main.c ****   }
 523              		.loc 1 131 30 view .LVU130
 524 01c8 3F33     		adds	r3, r3, #63
 131:Core/Src/main.c ****   }
 525              		.loc 1 131 16 view .LVU131
 526 01ca 1BB2     		sxth	r3, r3
 527              	.LVL54:
 131:Core/Src/main.c ****   }
 528              		.loc 1 131 16 view .LVU132
 529 01cc 6AE7     		b	.L27
 530              	.L32:
 531 01ce 00BF     		.align	3
 532              	.L31:
 533 01d0 9A999999 		.word	-1717986918
 534 01d4 9999B93F 		.word	1069128089
 535 01d8 CDCCCCCC 		.word	-858993459
 536 01dc CCCCEC3F 		.word	1072483532
 537 01e0 00000000 		.word	.LANCHOR1
 538 01e4 00000000 		.word	.LANCHOR2
 539 01e8 00000000 		.word	.LANCHOR3
 540 01ec 00000000 		.word	.LANCHOR4
 541 01f0 63141D42 		.word	1109202019
 542 01f4 00008038 		.word	947912704
 543 01f8 00000000 		.word	.LANCHOR6
 544 01fc 00000000 		.word	.LANCHOR8
 545 0200 00000000 		.word	.LANCHOR9
 546 0204 00000000 		.word	.LANCHOR5
 547 0208 00000000 		.word	.LANCHOR7
 548              		.cfi_endproc
 549              	.LFE254:
 551              		.section	.text.GetWallSens,"ax",%progbits
 552              		.align	1
 553              		.global	GetWallSens
 554              		.syntax unified
 555              		.thumb
 556              		.thumb_func
 558              	GetWallSens:
 559              	.LFB255:
 146:Core/Src/main.c **** 
 147:Core/Src/main.c **** //0→FR,L 1→FL,R
 148:Core/Src/main.c **** uint8_t senstype = 0;
 149:Core/Src/main.c **** //DMAの送信(L,FL,FR,R,VBAT/2)
 150:Core/Src/main.c **** uint16_t adcval[5];
 151:Core/Src/main.c **** uint16_t sensval[4];
 152:Core/Src/main.c **** uint16_t offval[4];
 153:Core/Src/main.c **** 
 154:Core/Src/main.c **** void GetWallSens(){
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 14


 560              		.loc 1 154 19 is_stmt 1 view -0
 561              		.cfi_startproc
 562              		@ args = 0, pretend = 0, frame = 0
 563              		@ frame_needed = 0, uses_anonymous_args = 0
 564 0000 10B5     		push	{r4, lr}
 565              	.LCFI5:
 566              		.cfi_def_cfa_offset 8
 567              		.cfi_offset 4, -8
 568              		.cfi_offset 14, -4
 155:Core/Src/main.c ****   if(senstype){
 569              		.loc 1 155 3 view .LVU134
 570              		.loc 1 155 6 is_stmt 0 view .LVU135
 571 0002 164B     		ldr	r3, .L37
 572 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 573              		.loc 1 155 5 view .LVU136
 574 0006 B3B1     		cbz	r3, .L34
 156:Core/Src/main.c ****     sensval[0] = adcval[0];
 575              		.loc 1 156 5 is_stmt 1 view .LVU137
 576              		.loc 1 156 24 is_stmt 0 view .LVU138
 577 0008 154A     		ldr	r2, .L37+4
 578 000a 1188     		ldrh	r1, [r2]
 579              		.loc 1 156 16 view .LVU139
 580 000c 154B     		ldr	r3, .L37+8
 581 000e 1980     		strh	r1, [r3]	@ movhi
 157:Core/Src/main.c ****     sensval[2] = adcval[2];
 582              		.loc 1 157 5 is_stmt 1 view .LVU140
 583              		.loc 1 157 24 is_stmt 0 view .LVU141
 584 0010 9288     		ldrh	r2, [r2, #4]
 585              		.loc 1 157 16 view .LVU142
 586 0012 9A80     		strh	r2, [r3, #4]	@ movhi
 158:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB,GPIO_PIN_4,0);
 587              		.loc 1 158 5 is_stmt 1 view .LVU143
 588 0014 144C     		ldr	r4, .L37+12
 589 0016 0022     		movs	r2, #0
 590 0018 1021     		movs	r1, #16
 591 001a 2046     		mov	r0, r4
 592 001c FFF7FEFF 		bl	HAL_GPIO_WritePin
 593              	.LVL55:
 159:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB,GPIO_PIN_5,1);
 594              		.loc 1 159 5 view .LVU144
 595 0020 0122     		movs	r2, #1
 596 0022 2021     		movs	r1, #32
 597 0024 2046     		mov	r0, r4
 598 0026 FFF7FEFF 		bl	HAL_GPIO_WritePin
 599              	.LVL56:
 600              	.L35:
 160:Core/Src/main.c ****   }else{
 161:Core/Src/main.c ****     sensval[1] = adcval[1];
 162:Core/Src/main.c ****     sensval[3] = adcval[3];
 163:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB,GPIO_PIN_4,1);
 164:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB,GPIO_PIN_5,0);
 165:Core/Src/main.c ****   }
 166:Core/Src/main.c ****     senstype = 1-senstype;
 601              		.loc 1 166 5 view .LVU145
 602              		.loc 1 166 17 is_stmt 0 view .LVU146
 603 002a 0C4A     		ldr	r2, .L37
 604 002c 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 15


 605 002e C3F10103 		rsb	r3, r3, #1
 606              		.loc 1 166 14 view .LVU147
 607 0032 1370     		strb	r3, [r2]
 167:Core/Src/main.c **** }
 608              		.loc 1 167 1 view .LVU148
 609 0034 10BD     		pop	{r4, pc}
 610              	.L34:
 161:Core/Src/main.c ****     sensval[3] = adcval[3];
 611              		.loc 1 161 5 is_stmt 1 view .LVU149
 161:Core/Src/main.c ****     sensval[3] = adcval[3];
 612              		.loc 1 161 24 is_stmt 0 view .LVU150
 613 0036 0A4A     		ldr	r2, .L37+4
 614 0038 5188     		ldrh	r1, [r2, #2]
 161:Core/Src/main.c ****     sensval[3] = adcval[3];
 615              		.loc 1 161 16 view .LVU151
 616 003a 0A4B     		ldr	r3, .L37+8
 617 003c 5980     		strh	r1, [r3, #2]	@ movhi
 162:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB,GPIO_PIN_4,1);
 618              		.loc 1 162 5 is_stmt 1 view .LVU152
 162:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB,GPIO_PIN_4,1);
 619              		.loc 1 162 24 is_stmt 0 view .LVU153
 620 003e D288     		ldrh	r2, [r2, #6]
 162:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB,GPIO_PIN_4,1);
 621              		.loc 1 162 16 view .LVU154
 622 0040 DA80     		strh	r2, [r3, #6]	@ movhi
 163:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOB,GPIO_PIN_5,0);
 623              		.loc 1 163 5 is_stmt 1 view .LVU155
 624 0042 094C     		ldr	r4, .L37+12
 625 0044 0122     		movs	r2, #1
 626 0046 1021     		movs	r1, #16
 627 0048 2046     		mov	r0, r4
 628 004a FFF7FEFF 		bl	HAL_GPIO_WritePin
 629              	.LVL57:
 164:Core/Src/main.c ****   }
 630              		.loc 1 164 5 view .LVU156
 631 004e 0022     		movs	r2, #0
 632 0050 2021     		movs	r1, #32
 633 0052 2046     		mov	r0, r4
 634 0054 FFF7FEFF 		bl	HAL_GPIO_WritePin
 635              	.LVL58:
 636 0058 E7E7     		b	.L35
 637              	.L38:
 638 005a 00BF     		.align	2
 639              	.L37:
 640 005c 00000000 		.word	.LANCHOR10
 641 0060 00000000 		.word	.LANCHOR11
 642 0064 00000000 		.word	.LANCHOR12
 643 0068 00040240 		.word	1073873920
 644              		.cfi_endproc
 645              	.LFE255:
 647              		.global	__aeabi_i2d
 648              		.section	.text.GetBattVoltage,"ax",%progbits
 649              		.align	1
 650              		.global	GetBattVoltage
 651              		.syntax unified
 652              		.thumb
 653              		.thumb_func
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 16


 655              	GetBattVoltage:
 656              	.LFB256:
 168:Core/Src/main.c **** 
 169:Core/Src/main.c **** float vbat = 0;
 170:Core/Src/main.c **** void GetBattVoltage(){
 657              		.loc 1 170 22 view -0
 658              		.cfi_startproc
 659              		@ args = 0, pretend = 0, frame = 0
 660              		@ frame_needed = 0, uses_anonymous_args = 0
 661 0000 10B5     		push	{r4, lr}
 662              	.LCFI6:
 663              		.cfi_def_cfa_offset 8
 664              		.cfi_offset 4, -8
 665              		.cfi_offset 14, -4
 171:Core/Src/main.c ****   vbat = 3.3 * (adcval[4] / 4096.0) * 2;
 666              		.loc 1 171 3 view .LVU158
 667              		.loc 1 171 27 is_stmt 0 view .LVU159
 668 0002 154B     		ldr	r3, .L41+16
 669 0004 1889     		ldrh	r0, [r3, #8]
 670 0006 FFF7FEFF 		bl	__aeabi_i2d
 671              	.LVL59:
 672 000a 0022     		movs	r2, #0
 673 000c 134B     		ldr	r3, .L41+20
 674 000e FFF7FEFF 		bl	__aeabi_dmul
 675              	.LVL60:
 676              		.loc 1 171 14 view .LVU160
 677 0012 0DA3     		adr	r3, .L41
 678 0014 D3E90023 		ldrd	r2, [r3]
 679 0018 FFF7FEFF 		bl	__aeabi_dmul
 680              	.LVL61:
 681 001c 0246     		mov	r2, r0
 682 001e 0B46     		mov	r3, r1
 683              		.loc 1 171 37 view .LVU161
 684 0020 FFF7FEFF 		bl	__aeabi_dadd
 685              	.LVL62:
 686 0024 FFF7FEFF 		bl	__aeabi_d2f
 687              	.LVL63:
 688              		.loc 1 171 8 view .LVU162
 689 0028 0D4C     		ldr	r4, .L41+24
 690 002a 2060     		str	r0, [r4]	@ float
 172:Core/Src/main.c ****   vbat += VBATREF;
 691              		.loc 1 172 3 is_stmt 1 view .LVU163
 692              		.loc 1 172 8 is_stmt 0 view .LVU164
 693 002c FFF7FEFF 		bl	__aeabi_f2d
 694              	.LVL64:
 695 0030 07A3     		adr	r3, .L41+8
 696 0032 D3E90023 		ldrd	r2, [r3]
 697 0036 FFF7FEFF 		bl	__aeabi_dadd
 698              	.LVL65:
 699 003a FFF7FEFF 		bl	__aeabi_d2f
 700              	.LVL66:
 701 003e 2060     		str	r0, [r4]	@ float
 173:Core/Src/main.c **** }
 702              		.loc 1 173 1 view .LVU165
 703 0040 10BD     		pop	{r4, pc}
 704              	.L42:
 705 0042 00BFAFF3 		.align	3
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 17


 705      0080
 706              	.L41:
 707 0048 66666666 		.word	1717986918
 708 004c 66660A40 		.word	1074423398
 709 0050 7B14AE47 		.word	1202590843
 710 0054 E17A943F 		.word	1066695393
 711 0058 00000000 		.word	.LANCHOR11
 712 005c 0000303F 		.word	1060110336
 713 0060 00000000 		.word	.LANCHOR13
 714              		.cfi_endproc
 715              	.LFE256:
 717              		.global	__aeabi_ddiv
 718              		.section	.text.GetYawDeg,"ax",%progbits
 719              		.align	1
 720              		.global	GetYawDeg
 721              		.syntax unified
 722              		.thumb
 723              		.thumb_func
 725              	GetYawDeg:
 726              	.LFB257:
 174:Core/Src/main.c **** 
 175:Core/Src/main.c **** float deg = 0;
 176:Core/Src/main.c **** float angvel = 0,b_angvel = 0;
 177:Core/Src/main.c **** float r_yaw = 0,r_yaw_new = 0,r_yaw_ref = 0,r_b_yaw;
 178:Core/Src/main.c **** 
 179:Core/Src/main.c **** void GetYawDeg(){
 727              		.loc 1 179 17 is_stmt 1 view -0
 728              		.cfi_startproc
 729              		@ args = 0, pretend = 0, frame = 0
 730              		@ frame_needed = 0, uses_anonymous_args = 0
 731 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 732              	.LCFI7:
 733              		.cfi_def_cfa_offset 24
 734              		.cfi_offset 3, -24
 735              		.cfi_offset 4, -20
 736              		.cfi_offset 5, -16
 737              		.cfi_offset 6, -12
 738              		.cfi_offset 7, -8
 739              		.cfi_offset 14, -4
 180:Core/Src/main.c **** 	r_yaw_new = gyroZ() - r_yaw_ref;
 740              		.loc 1 180 2 view .LVU167
 741              		.loc 1 180 14 is_stmt 0 view .LVU168
 742 0002 FFF7FEFF 		bl	gyroZ
 743              	.LVL67:
 744              		.loc 1 180 22 view .LVU169
 745 0006 384B     		ldr	r3, .L45+32
 746 0008 D3ED007A 		vldr.32	s15, [r3]
 747 000c 30EE670A 		vsub.f32	s0, s0, s15
 748              		.loc 1 180 12 view .LVU170
 749 0010 364B     		ldr	r3, .L45+36
 750 0012 83ED000A 		vstr.32	s0, [r3]
 181:Core/Src/main.c ****   r_b_yaw = r_yaw;
 751              		.loc 1 181 3 is_stmt 1 view .LVU171
 752              		.loc 1 181 11 is_stmt 0 view .LVU172
 753 0016 364E     		ldr	r6, .L45+40
 754 0018 3768     		ldr	r7, [r6]	@ float
 755 001a 364B     		ldr	r3, .L45+44
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 18


 756 001c 1F60     		str	r7, [r3]	@ float
 182:Core/Src/main.c ****   r_yaw = r_yaw_new * IMULPF + r_b_yaw * (1.0 - IMULPF);
 757              		.loc 1 182 3 is_stmt 1 view .LVU173
 758              		.loc 1 182 21 is_stmt 0 view .LVU174
 759 001e 10EE100A 		vmov	r0, s0
 760 0022 FFF7FEFF 		bl	__aeabi_f2d
 761              	.LVL68:
 762 0026 28A3     		adr	r3, .L45
 763 0028 D3E90023 		ldrd	r2, [r3]
 764 002c FFF7FEFF 		bl	__aeabi_dmul
 765              	.LVL69:
 766 0030 0446     		mov	r4, r0
 767 0032 0D46     		mov	r5, r1
 768              		.loc 1 182 40 view .LVU175
 769 0034 3846     		mov	r0, r7	@ float
 770 0036 FFF7FEFF 		bl	__aeabi_f2d
 771              	.LVL70:
 772 003a 25A3     		adr	r3, .L45+8
 773 003c D3E90023 		ldrd	r2, [r3]
 774 0040 FFF7FEFF 		bl	__aeabi_dmul
 775              	.LVL71:
 776 0044 0246     		mov	r2, r0
 777 0046 0B46     		mov	r3, r1
 778              		.loc 1 182 30 view .LVU176
 779 0048 2046     		mov	r0, r4
 780 004a 2946     		mov	r1, r5
 781 004c FFF7FEFF 		bl	__aeabi_dadd
 782              	.LVL72:
 783 0050 FFF7FEFF 		bl	__aeabi_d2f
 784              	.LVL73:
 785              		.loc 1 182 9 view .LVU177
 786 0054 3060     		str	r0, [r6]	@ float
 183:Core/Src/main.c **** 	b_angvel = angvel;
 787              		.loc 1 183 2 is_stmt 1 view .LVU178
 788              		.loc 1 183 11 is_stmt 0 view .LVU179
 789 0056 284E     		ldr	r6, .L45+48
 790 0058 3268     		ldr	r2, [r6]	@ float
 791 005a 284B     		ldr	r3, .L45+52
 792 005c 1A60     		str	r2, [r3]	@ float
 184:Core/Src/main.c **** 	angvel = (2000.0*r_yaw/32767.0)*PI/180.0;
 793              		.loc 1 184 2 is_stmt 1 view .LVU180
 794              		.loc 1 184 18 is_stmt 0 view .LVU181
 795 005e FFF7FEFF 		bl	__aeabi_f2d
 796              	.LVL74:
 797 0062 0446     		mov	r4, r0
 798 0064 0D46     		mov	r5, r1
 799 0066 0022     		movs	r2, #0
 800 0068 254B     		ldr	r3, .L45+56
 801 006a FFF7FEFF 		bl	__aeabi_dmul
 802              	.LVL75:
 803              		.loc 1 184 24 view .LVU182
 804 006e 1AA3     		adr	r3, .L45+16
 805 0070 D3E90023 		ldrd	r2, [r3]
 806 0074 FFF7FEFF 		bl	__aeabi_ddiv
 807              	.LVL76:
 808              		.loc 1 184 33 view .LVU183
 809 0078 19A3     		adr	r3, .L45+24
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 19


 810 007a D3E90023 		ldrd	r2, [r3]
 811 007e FFF7FEFF 		bl	__aeabi_dmul
 812              	.LVL77:
 813              		.loc 1 184 36 view .LVU184
 814 0082 0022     		movs	r2, #0
 815 0084 1F4B     		ldr	r3, .L45+60
 816 0086 FFF7FEFF 		bl	__aeabi_ddiv
 817              	.LVL78:
 818 008a FFF7FEFF 		bl	__aeabi_d2f
 819              	.LVL79:
 820              		.loc 1 184 9 view .LVU185
 821 008e 3060     		str	r0, [r6]	@ float
 185:Core/Src/main.c **** 	deg += 2.0*r_yaw/32767.0;
 822              		.loc 1 185 2 is_stmt 1 view .LVU186
 823              		.loc 1 185 12 is_stmt 0 view .LVU187
 824 0090 2246     		mov	r2, r4
 825 0092 2B46     		mov	r3, r5
 826 0094 2046     		mov	r0, r4
 827 0096 2946     		mov	r1, r5
 828 0098 FFF7FEFF 		bl	__aeabi_dadd
 829              	.LVL80:
 830              		.loc 1 185 18 view .LVU188
 831 009c 0EA3     		adr	r3, .L45+16
 832 009e D3E90023 		ldrd	r2, [r3]
 833 00a2 FFF7FEFF 		bl	__aeabi_ddiv
 834              	.LVL81:
 835 00a6 0446     		mov	r4, r0
 836 00a8 0D46     		mov	r5, r1
 837              		.loc 1 185 6 view .LVU189
 838 00aa 174E     		ldr	r6, .L45+64
 839 00ac 3068     		ldr	r0, [r6]	@ float
 840 00ae FFF7FEFF 		bl	__aeabi_f2d
 841              	.LVL82:
 842 00b2 2246     		mov	r2, r4
 843 00b4 2B46     		mov	r3, r5
 844 00b6 FFF7FEFF 		bl	__aeabi_dadd
 845              	.LVL83:
 846 00ba FFF7FEFF 		bl	__aeabi_d2f
 847              	.LVL84:
 848 00be 3060     		str	r0, [r6]	@ float
 186:Core/Src/main.c **** }
 849              		.loc 1 186 1 view .LVU190
 850 00c0 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 851              	.L46:
 852 00c2 00BFAFF3 		.align	3
 852      0080
 853              	.L45:
 854 00c8 7B14AE47 		.word	1202590843
 855 00cc E17A843F 		.word	1065646817
 856 00d0 AE47E17A 		.word	2061584302
 857 00d4 14AEEF3F 		.word	1072672276
 858 00d8 00000000 		.word	0
 859 00dc C0FFDF40 		.word	1088421824
 860 00e0 00000060 		.word	1610612736
 861 00e4 FB210940 		.word	1074340347
 862 00e8 00000000 		.word	.LANCHOR14
 863 00ec 00000000 		.word	.LANCHOR15
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 20


 864 00f0 00000000 		.word	.LANCHOR16
 865 00f4 00000000 		.word	.LANCHOR17
 866 00f8 00000000 		.word	.LANCHOR19
 867 00fc 00000000 		.word	.LANCHOR18
 868 0100 00409F40 		.word	1084178432
 869 0104 00806640 		.word	1080459264
 870 0108 00000000 		.word	.LANCHOR20
 871              		.cfi_endproc
 872              	.LFE257:
 874              		.global	__aeabi_dsub
 875              		.section	.text.ControlDuty,"ax",%progbits
 876              		.align	1
 877              		.global	ControlDuty
 878              		.syntax unified
 879              		.thumb
 880              		.thumb_func
 882              	ControlDuty:
 883              	.LFB258:
 187:Core/Src/main.c **** 
 188:Core/Src/main.c **** float tgt_spd = 0.0;
 189:Core/Src/main.c **** float tgt_deg = 0.0;
 190:Core/Src/main.c **** void ControlDuty(){
 884              		.loc 1 190 19 is_stmt 1 view -0
 885              		.cfi_startproc
 886              		@ args = 0, pretend = 0, frame = 0
 887              		@ frame_needed = 0, uses_anonymous_args = 0
 888 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 889              	.LCFI8:
 890              		.cfi_def_cfa_offset 24
 891              		.cfi_offset 3, -24
 892              		.cfi_offset 4, -20
 893              		.cfi_offset 5, -16
 894              		.cfi_offset 6, -12
 895              		.cfi_offset 7, -8
 896              		.cfi_offset 14, -4
 897 0002 2DED028B 		vpush.64	{d8}
 898              	.LCFI9:
 899              		.cfi_def_cfa_offset 32
 900              		.cfi_offset 80, -32
 901              		.cfi_offset 81, -28
 191:Core/Src/main.c ****   float dutyR = 0.0,dutyL = 0.0;
 902              		.loc 1 191 3 view .LVU192
 903              	.LVL85:
 192:Core/Src/main.c ****   dutyR = (tgt_spd - spd)*6.0 + (tgt_deg - deg)*0.015;
 904              		.loc 1 192 3 view .LVU193
 905              		.loc 1 192 20 is_stmt 0 view .LVU194
 906 0006 2A4B     		ldr	r3, .L49+8
 907 0008 93ED007A 		vldr.32	s14, [r3]
 908 000c 294B     		ldr	r3, .L49+12
 909 000e D3ED007A 		vldr.32	s15, [r3]
 910 0012 77EE677A 		vsub.f32	s15, s14, s15
 911 0016 17EE900A 		vmov	r0, s15
 912 001a FFF7FEFF 		bl	__aeabi_f2d
 913              	.LVL86:
 914              		.loc 1 192 26 view .LVU195
 915 001e 0022     		movs	r2, #0
 916 0020 254B     		ldr	r3, .L49+16
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 21


 917 0022 FFF7FEFF 		bl	__aeabi_dmul
 918              	.LVL87:
 919 0026 0446     		mov	r4, r0
 920 0028 0D46     		mov	r5, r1
 921              		.loc 1 192 42 view .LVU196
 922 002a 244B     		ldr	r3, .L49+20
 923 002c 93ED007A 		vldr.32	s14, [r3]
 924 0030 234B     		ldr	r3, .L49+24
 925 0032 D3ED007A 		vldr.32	s15, [r3]
 926 0036 77EE677A 		vsub.f32	s15, s14, s15
 927 003a 17EE900A 		vmov	r0, s15
 928 003e FFF7FEFF 		bl	__aeabi_f2d
 929              	.LVL88:
 930              		.loc 1 192 48 view .LVU197
 931 0042 19A3     		adr	r3, .L49
 932 0044 D3E90023 		ldrd	r2, [r3]
 933 0048 FFF7FEFF 		bl	__aeabi_dmul
 934              	.LVL89:
 935 004c 0646     		mov	r6, r0
 936 004e 0F46     		mov	r7, r1
 937              		.loc 1 192 31 view .LVU198
 938 0050 0246     		mov	r2, r0
 939 0052 0B46     		mov	r3, r1
 940 0054 2046     		mov	r0, r4
 941 0056 2946     		mov	r1, r5
 942 0058 FFF7FEFF 		bl	__aeabi_dadd
 943              	.LVL90:
 944              		.loc 1 192 9 view .LVU199
 945 005c FFF7FEFF 		bl	__aeabi_d2f
 946              	.LVL91:
 947 0060 08EE100A 		vmov	s16, r0
 948              	.LVL92:
 193:Core/Src/main.c ****   dutyL = (tgt_spd - spd)*6.0 - (tgt_deg - deg)*0.015;
 949              		.loc 1 193 3 is_stmt 1 view .LVU200
 950              		.loc 1 193 31 is_stmt 0 view .LVU201
 951 0064 3246     		mov	r2, r6
 952 0066 3B46     		mov	r3, r7
 953 0068 2046     		mov	r0, r4
 954              	.LVL93:
 955              		.loc 1 193 31 view .LVU202
 956 006a 2946     		mov	r1, r5
 957 006c FFF7FEFF 		bl	__aeabi_dsub
 958              	.LVL94:
 959              		.loc 1 193 9 view .LVU203
 960 0070 FFF7FEFF 		bl	__aeabi_d2f
 961              	.LVL95:
 962 0074 07EE900A 		vmov	s15, r0
 963              	.LVL96:
 194:Core/Src/main.c **** 
 195:Core/Src/main.c ****   SetDutyRatio(MTPERIOD*dutyL,MTPERIOD*dutyR,0);
 964              		.loc 1 195 3 is_stmt 1 view .LVU204
 965              		.loc 1 195 24 is_stmt 0 view .LVU205
 966 0078 9FED127A 		vldr.32	s14, .L49+28
 967 007c 67EE877A 		vmul.f32	s15, s15, s14
 968              		.loc 1 195 39 view .LVU206
 969 0080 28EE078A 		vmul.f32	s16, s16, s14
 970              	.LVL97:
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 22


 971              		.loc 1 195 3 view .LVU207
 972 0084 BDEEC88A 		vcvt.s32.f32	s16, s16
 973 0088 FDEEE77A 		vcvt.s32.f32	s15, s15
 974 008c 0022     		movs	r2, #0
 975 008e 18EE103A 		vmov	r3, s16	@ int
 976 0092 19B2     		sxth	r1, r3
 977 0094 17EE903A 		vmov	r3, s15	@ int
 978 0098 18B2     		sxth	r0, r3
 979              	.LVL98:
 980              		.loc 1 195 3 view .LVU208
 981 009a FFF7FEFF 		bl	SetDutyRatio
 982              	.LVL99:
 196:Core/Src/main.c **** }
 983              		.loc 1 196 1 view .LVU209
 984 009e BDEC028B 		vldm	sp!, {d8}
 985              	.LCFI10:
 986              		.cfi_restore 80
 987              		.cfi_restore 81
 988              		.cfi_def_cfa_offset 24
 989 00a2 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 990              	.L50:
 991 00a4 AFF30080 		.align	3
 992              	.L49:
 993 00a8 B81E85EB 		.word	-343597384
 994 00ac 51B88E3F 		.word	1066317905
 995 00b0 00000000 		.word	.LANCHOR21
 996 00b4 00000000 		.word	.LANCHOR9
 997 00b8 00001840 		.word	1075314688
 998 00bc 00000000 		.word	.LANCHOR22
 999 00c0 00000000 		.word	.LANCHOR20
 1000 00c4 0000FA44 		.word	1157234688
 1001              		.cfi_endproc
 1002              	.LFE258:
 1004              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 1005              		.align	1
 1006              		.global	HAL_TIM_PeriodElapsedCallback
 1007              		.syntax unified
 1008              		.thumb
 1009              		.thumb_func
 1011              	HAL_TIM_PeriodElapsedCallback:
 1012              	.LVL100:
 1013              	.LFB259:
 197:Core/Src/main.c **** 
 198:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 1014              		.loc 1 198 60 is_stmt 1 view -0
 1015              		.cfi_startproc
 1016              		@ args = 0, pretend = 0, frame = 0
 1017              		@ frame_needed = 0, uses_anonymous_args = 0
 1018              		.loc 1 198 60 is_stmt 0 view .LVU211
 1019 0000 08B5     		push	{r3, lr}
 1020              	.LCFI11:
 1021              		.cfi_def_cfa_offset 8
 1022              		.cfi_offset 3, -8
 1023              		.cfi_offset 14, -4
 199:Core/Src/main.c ****   if(htim == &htim6){
 1024              		.loc 1 199 3 is_stmt 1 view .LVU212
 1025              		.loc 1 199 5 is_stmt 0 view .LVU213
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 23


 1026 0002 074B     		ldr	r3, .L55
 1027 0004 8342     		cmp	r3, r0
 1028 0006 00D0     		beq	.L54
 1029              	.LVL101:
 1030              	.L51:
 200:Core/Src/main.c ****     //1kHz
 201:Core/Src/main.c ****     GetWallSens();
 202:Core/Src/main.c ****     GetSpeed();
 203:Core/Src/main.c ****     GetYawDeg();
 204:Core/Src/main.c ****     GetBattVoltage();
 205:Core/Src/main.c **** 
 206:Core/Src/main.c ****     ControlDuty();
 207:Core/Src/main.c ****   }
 208:Core/Src/main.c **** }
 1031              		.loc 1 208 1 view .LVU214
 1032 0008 08BD     		pop	{r3, pc}
 1033              	.LVL102:
 1034              	.L54:
 201:Core/Src/main.c ****     GetSpeed();
 1035              		.loc 1 201 5 is_stmt 1 view .LVU215
 1036 000a FFF7FEFF 		bl	GetWallSens
 1037              	.LVL103:
 202:Core/Src/main.c ****     GetYawDeg();
 1038              		.loc 1 202 5 view .LVU216
 1039 000e FFF7FEFF 		bl	GetSpeed
 1040              	.LVL104:
 203:Core/Src/main.c ****     GetBattVoltage();
 1041              		.loc 1 203 5 view .LVU217
 1042 0012 FFF7FEFF 		bl	GetYawDeg
 1043              	.LVL105:
 204:Core/Src/main.c **** 
 1044              		.loc 1 204 5 view .LVU218
 1045 0016 FFF7FEFF 		bl	GetBattVoltage
 1046              	.LVL106:
 206:Core/Src/main.c ****   }
 1047              		.loc 1 206 5 view .LVU219
 1048 001a FFF7FEFF 		bl	ControlDuty
 1049              	.LVL107:
 1050              		.loc 1 208 1 is_stmt 0 view .LVU220
 1051 001e F3E7     		b	.L51
 1052              	.L56:
 1053              		.align	2
 1054              	.L55:
 1055 0020 00000000 		.word	htim6
 1056              		.cfi_endproc
 1057              	.LFE259:
 1059              		.section	.text.Blink,"ax",%progbits
 1060              		.align	1
 1061              		.global	Blink
 1062              		.syntax unified
 1063              		.thumb
 1064              		.thumb_func
 1066              	Blink:
 1067              	.LVL108:
 1068              	.LFB260:
 209:Core/Src/main.c **** 
 210:Core/Src/main.c **** void Blink(uint16_t val){
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 24


 1069              		.loc 1 210 25 is_stmt 1 view -0
 1070              		.cfi_startproc
 1071              		@ args = 0, pretend = 0, frame = 0
 1072              		@ frame_needed = 0, uses_anonymous_args = 0
 1073              		.loc 1 210 25 is_stmt 0 view .LVU222
 1074 0000 70B5     		push	{r4, r5, r6, lr}
 1075              	.LCFI12:
 1076              		.cfi_def_cfa_offset 16
 1077              		.cfi_offset 4, -16
 1078              		.cfi_offset 5, -12
 1079              		.cfi_offset 6, -8
 1080              		.cfi_offset 14, -4
 1081 0002 0646     		mov	r6, r0
 211:Core/Src/main.c ****   uint8_t l_sig = 0b111;
 1082              		.loc 1 211 3 is_stmt 1 view .LVU223
 1083              	.LVL109:
 212:Core/Src/main.c ****   for(uint16_t i = 0; i< val;i++){
 1084              		.loc 1 212 3 view .LVU224
 1085              	.LBB4:
 1086              		.loc 1 212 7 view .LVU225
 1087              		.loc 1 212 16 is_stmt 0 view .LVU226
 1088 0004 0024     		movs	r4, #0
 1089              	.LBE4:
 211:Core/Src/main.c ****   uint8_t l_sig = 0b111;
 1090              		.loc 1 211 11 view .LVU227
 1091 0006 0725     		movs	r5, #7
 1092              	.LBB5:
 1093              		.loc 1 212 3 view .LVU228
 1094 0008 09E0     		b	.L58
 1095              	.LVL110:
 1096              	.L59:
 213:Core/Src/main.c ****     l_sig = ~l_sig;
 1097              		.loc 1 213 5 is_stmt 1 discriminator 3 view .LVU229
 1098              		.loc 1 213 11 is_stmt 0 discriminator 3 view .LVU230
 1099 000a ED43     		mvns	r5, r5
 1100              	.LVL111:
 1101              		.loc 1 213 11 discriminator 3 view .LVU231
 1102 000c EDB2     		uxtb	r5, r5
 1103              	.LVL112:
 214:Core/Src/main.c ****     SetLED(l_sig);
 1104              		.loc 1 214 5 is_stmt 1 discriminator 3 view .LVU232
 1105 000e 2846     		mov	r0, r5
 1106 0010 FFF7FEFF 		bl	SetLED
 1107              	.LVL113:
 215:Core/Src/main.c ****     HAL_Delay(50);
 1108              		.loc 1 215 5 discriminator 3 view .LVU233
 1109 0014 3220     		movs	r0, #50
 1110 0016 FFF7FEFF 		bl	HAL_Delay
 1111              	.LVL114:
 212:Core/Src/main.c ****     l_sig = ~l_sig;
 1112              		.loc 1 212 30 discriminator 3 view .LVU234
 212:Core/Src/main.c ****     l_sig = ~l_sig;
 1113              		.loc 1 212 31 is_stmt 0 discriminator 3 view .LVU235
 1114 001a 0134     		adds	r4, r4, #1
 1115              	.LVL115:
 212:Core/Src/main.c ****     l_sig = ~l_sig;
 1116              		.loc 1 212 31 discriminator 3 view .LVU236
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 25


 1117 001c A4B2     		uxth	r4, r4
 1118              	.LVL116:
 1119              	.L58:
 212:Core/Src/main.c ****     l_sig = ~l_sig;
 1120              		.loc 1 212 23 is_stmt 1 discriminator 1 view .LVU237
 212:Core/Src/main.c ****     l_sig = ~l_sig;
 1121              		.loc 1 212 3 is_stmt 0 discriminator 1 view .LVU238
 1122 001e B442     		cmp	r4, r6
 1123 0020 F3D3     		bcc	.L59
 1124              	.LBE5:
 216:Core/Src/main.c ****   }
 217:Core/Src/main.c **** }
 1125              		.loc 1 217 1 view .LVU239
 1126 0022 70BD     		pop	{r4, r5, r6, pc}
 1127              		.loc 1 217 1 view .LVU240
 1128              		.cfi_endproc
 1129              	.LFE260:
 1131              		.section	.rodata.DoPanic.str1.4,"aMS",%progbits,1
 1132              		.align	2
 1133              	.LC0:
 1134 0000 536F6979 		.ascii	"Soiya!!\015\000"
 1134      6121210D 
 1134      00
 1135              		.section	.text.DoPanic,"ax",%progbits
 1136              		.align	1
 1137              		.global	DoPanic
 1138              		.syntax unified
 1139              		.thumb
 1140              		.thumb_func
 1142              	DoPanic:
 1143              	.LFB261:
 218:Core/Src/main.c **** 
 219:Core/Src/main.c **** void DoPanic(){
 1144              		.loc 1 219 15 is_stmt 1 view -0
 1145              		.cfi_startproc
 1146              		@ Volatile: function does not return.
 1147              		@ args = 0, pretend = 0, frame = 0
 1148              		@ frame_needed = 0, uses_anonymous_args = 0
 1149 0000 08B5     		push	{r3, lr}
 1150              	.LCFI13:
 1151              		.cfi_def_cfa_offset 8
 1152              		.cfi_offset 3, -8
 1153              		.cfi_offset 14, -4
 220:Core/Src/main.c ****   SetDutyRatio(0,0,0);
 1154              		.loc 1 220 3 view .LVU242
 1155 0002 0022     		movs	r2, #0
 1156 0004 1146     		mov	r1, r2
 1157 0006 1046     		mov	r0, r2
 1158 0008 FFF7FEFF 		bl	SetDutyRatio
 1159              	.LVL117:
 221:Core/Src/main.c ****   motpower = 0;
 1160              		.loc 1 221 3 view .LVU243
 1161              		.loc 1 221 12 is_stmt 0 view .LVU244
 1162 000c 0024     		movs	r4, #0
 1163 000e 0B4B     		ldr	r3, .L64
 1164 0010 1C70     		strb	r4, [r3]
 222:Core/Src/main.c ****   HAL_TIM_Base_Stop_IT(&htim6);
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 26


 1165              		.loc 1 222 3 is_stmt 1 view .LVU245
 1166 0012 0B48     		ldr	r0, .L64+4
 1167 0014 FFF7FEFF 		bl	HAL_TIM_Base_Stop_IT
 1168              	.LVL118:
 223:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB,GPIO_PIN_4,0);
 1169              		.loc 1 223 3 view .LVU246
 1170 0018 0A4D     		ldr	r5, .L64+8
 1171 001a 2246     		mov	r2, r4
 1172 001c 1021     		movs	r1, #16
 1173 001e 2846     		mov	r0, r5
 1174 0020 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1175              	.LVL119:
 224:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB,GPIO_PIN_5,0);
 1176              		.loc 1 224 3 view .LVU247
 1177 0024 2246     		mov	r2, r4
 1178 0026 2021     		movs	r1, #32
 1179 0028 2846     		mov	r0, r5
 1180 002a FFF7FEFF 		bl	HAL_GPIO_WritePin
 1181              	.LVL120:
 225:Core/Src/main.c ****   printf("Soiya!!\r\n");
 1182              		.loc 1 225 3 view .LVU248
 1183 002e 0648     		ldr	r0, .L64+12
 1184 0030 FFF7FEFF 		bl	puts
 1185              	.LVL121:
 1186              	.L62:
 226:Core/Src/main.c ****   while(1) Blink(100);
 1187              		.loc 1 226 3 discriminator 1 view .LVU249
 1188              		.loc 1 226 12 discriminator 1 view .LVU250
 1189 0034 6420     		movs	r0, #100
 1190 0036 FFF7FEFF 		bl	Blink
 1191              	.LVL122:
 1192              		.loc 1 226 8 discriminator 1 view .LVU251
 1193 003a FBE7     		b	.L62
 1194              	.L65:
 1195              		.align	2
 1196              	.L64:
 1197 003c 00000000 		.word	.LANCHOR0
 1198 0040 00000000 		.word	htim6
 1199 0044 00040240 		.word	1073873920
 1200 0048 00000000 		.word	.LC0
 1201              		.cfi_endproc
 1202              	.LFE261:
 1204              		.section	.text.init,"ax",%progbits
 1205              		.align	1
 1206              		.global	init
 1207              		.syntax unified
 1208              		.thumb
 1209              		.thumb_func
 1211              	init:
 1212              	.LFB262:
 227:Core/Src/main.c **** }
 228:Core/Src/main.c **** 
 229:Core/Src/main.c **** void init(){
 1213              		.loc 1 229 12 view -0
 1214              		.cfi_startproc
 1215              		@ args = 0, pretend = 0, frame = 0
 1216              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 27


 1217 0000 10B5     		push	{r4, lr}
 1218              	.LCFI14:
 1219              		.cfi_def_cfa_offset 8
 1220              		.cfi_offset 4, -8
 1221              		.cfi_offset 14, -4
 1222 0002 2DED028B 		vpush.64	{d8}
 1223              	.LCFI15:
 1224              		.cfi_def_cfa_offset 16
 1225              		.cfi_offset 80, -16
 1226              		.cfi_offset 81, -12
 230:Core/Src/main.c ****   HAL_Delay(500);
 1227              		.loc 1 230 3 view .LVU253
 1228 0006 4FF4FA70 		mov	r0, #500
 1229 000a FFF7FEFF 		bl	HAL_Delay
 1230              	.LVL123:
 231:Core/Src/main.c ****   
 232:Core/Src/main.c ****   //StartDMA
 233:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adcval, 5);
 1231              		.loc 1 233 3 view .LVU254
 1232 000e 0522     		movs	r2, #5
 1233 0010 3849     		ldr	r1, .L76
 1234 0012 3948     		ldr	r0, .L76+4
 1235 0014 FFF7FEFF 		bl	HAL_ADC_Start_DMA
 1236              	.LVL124:
 234:Core/Src/main.c **** 
 235:Core/Src/main.c ****   //InitEnc
 236:Core/Src/main.c ****   uint8_t errcnt = 0;
 1237              		.loc 1 236 3 view .LVU255
 237:Core/Src/main.c ****   AS5047P_Init(&encL, 0);
 1238              		.loc 1 237 3 view .LVU256
 1239 0018 0021     		movs	r1, #0
 1240 001a 3848     		ldr	r0, .L76+8
 1241 001c FFF7FEFF 		bl	AS5047P_Init
 1242              	.LVL125:
 238:Core/Src/main.c ****   AS5047P_Init(&encR, 1);
 1243              		.loc 1 238 3 view .LVU257
 1244 0020 0121     		movs	r1, #1
 1245 0022 3748     		ldr	r0, .L76+12
 1246 0024 FFF7FEFF 		bl	AS5047P_Init
 1247              	.LVL126:
 239:Core/Src/main.c ****   while(AS5047P_ErrorPending(&encR) || AS5047P_ErrorPending(&encL)){
 1248              		.loc 1 239 3 view .LVU258
 236:Core/Src/main.c ****   AS5047P_Init(&encL, 0);
 1249              		.loc 1 236 11 is_stmt 0 view .LVU259
 1250 0028 0024     		movs	r4, #0
 1251              		.loc 1 239 8 view .LVU260
 1252 002a 0EE0     		b	.L67
 1253              	.LVL127:
 1254              	.L69:
 240:Core/Src/main.c ****     errcnt++;
 1255              		.loc 1 240 5 is_stmt 1 view .LVU261
 1256              		.loc 1 240 11 is_stmt 0 view .LVU262
 1257 002c 0134     		adds	r4, r4, #1
 1258              	.LVL128:
 1259              		.loc 1 240 11 view .LVU263
 1260 002e E4B2     		uxtb	r4, r4
 1261              	.LVL129:
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 28


 241:Core/Src/main.c ****     if(errcnt >= MAXINITERR) DoPanic();
 1262              		.loc 1 241 5 is_stmt 1 view .LVU264
 1263              		.loc 1 241 7 is_stmt 0 view .LVU265
 1264 0030 092C     		cmp	r4, #9
 1265 0032 28D8     		bhi	.L74
 242:Core/Src/main.c ****     AS5047P_Init(&encL, 0);
 1266              		.loc 1 242 5 is_stmt 1 view .LVU266
 1267 0034 0021     		movs	r1, #0
 1268 0036 3148     		ldr	r0, .L76+8
 1269 0038 FFF7FEFF 		bl	AS5047P_Init
 1270              	.LVL130:
 243:Core/Src/main.c ****     AS5047P_Init(&encR, 1);
 1271              		.loc 1 243 5 view .LVU267
 1272 003c 0121     		movs	r1, #1
 1273 003e 3048     		ldr	r0, .L76+12
 1274 0040 FFF7FEFF 		bl	AS5047P_Init
 1275              	.LVL131:
 244:Core/Src/main.c ****     HAL_Delay(100);
 1276              		.loc 1 244 5 view .LVU268
 1277 0044 6420     		movs	r0, #100
 1278 0046 FFF7FEFF 		bl	HAL_Delay
 1279              	.LVL132:
 1280              	.L67:
 239:Core/Src/main.c ****     errcnt++;
 1281              		.loc 1 239 8 view .LVU269
 239:Core/Src/main.c ****     errcnt++;
 1282              		.loc 1 239 9 is_stmt 0 view .LVU270
 1283 004a 2D48     		ldr	r0, .L76+12
 1284 004c FFF7FEFF 		bl	AS5047P_ErrorPending
 1285              	.LVL133:
 239:Core/Src/main.c ****     errcnt++;
 1286              		.loc 1 239 8 view .LVU271
 1287 0050 0028     		cmp	r0, #0
 1288 0052 EBD1     		bne	.L69
 239:Core/Src/main.c ****     errcnt++;
 1289              		.loc 1 239 40 discriminator 1 view .LVU272
 1290 0054 2948     		ldr	r0, .L76+8
 1291 0056 FFF7FEFF 		bl	AS5047P_ErrorPending
 1292              	.LVL134:
 239:Core/Src/main.c ****     errcnt++;
 1293              		.loc 1 239 37 discriminator 1 view .LVU273
 1294 005a 0028     		cmp	r0, #0
 1295 005c E6D1     		bne	.L69
 245:Core/Src/main.c ****   }
 246:Core/Src/main.c ****   AS5047P_SetZeroPosition(&encL);
 1296              		.loc 1 246 3 is_stmt 1 view .LVU274
 1297 005e 2748     		ldr	r0, .L76+8
 1298 0060 FFF7FEFF 		bl	AS5047P_SetZeroPosition
 1299              	.LVL135:
 247:Core/Src/main.c ****   AS5047P_SetZeroPosition(&encR);
 1300              		.loc 1 247 3 view .LVU275
 1301 0064 2648     		ldr	r0, .L76+12
 1302 0066 FFF7FEFF 		bl	AS5047P_SetZeroPosition
 1303              	.LVL136:
 248:Core/Src/main.c ****   errcnt = 0;
 1304              		.loc 1 248 3 view .LVU276
 249:Core/Src/main.c **** 
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 29


 250:Core/Src/main.c ****   //InitIMU
 251:Core/Src/main.c ****   if(IMU_init(&hspi2,CS_IMU_GPIO_Port,CS_IMU_Pin) < 0) DoPanic();
 1305              		.loc 1 251 3 view .LVU277
 1306              		.loc 1 251 6 is_stmt 0 view .LVU278
 1307 006a 0122     		movs	r2, #1
 1308 006c 2549     		ldr	r1, .L76+16
 1309 006e 2648     		ldr	r0, .L76+20
 1310 0070 FFF7FEFF 		bl	IMU_init
 1311              	.LVL137:
 1312              		.loc 1 251 5 view .LVU279
 1313 0074 0028     		cmp	r0, #0
 1314 0076 08DB     		blt	.L75
 252:Core/Src/main.c **** 
 253:Core/Src/main.c ****   r_yaw_ref = 0;
 1315              		.loc 1 253 3 is_stmt 1 view .LVU280
 1316              		.loc 1 253 13 is_stmt 0 view .LVU281
 1317 0078 9FED248A 		vldr.32	s16, .L76+24
 1318 007c 244B     		ldr	r3, .L76+28
 1319 007e 83ED008A 		vstr.32	s16, [r3]
 254:Core/Src/main.c ****   float r_yaw_ref_tmp = 0;
 1320              		.loc 1 254 3 is_stmt 1 view .LVU282
 1321              	.LVL138:
 255:Core/Src/main.c ****   for(uint16_t i = 0;i<GYROREFTIME;i++){
 1322              		.loc 1 255 3 view .LVU283
 1323              	.LBB6:
 1324              		.loc 1 255 7 view .LVU284
 1325              		.loc 1 255 16 is_stmt 0 view .LVU285
 1326 0082 0024     		movs	r4, #0
 1327              		.loc 1 255 3 view .LVU286
 1328 0084 09E0     		b	.L71
 1329              	.LVL139:
 1330              	.L74:
 1331              		.loc 1 255 3 view .LVU287
 1332              	.LBE6:
 241:Core/Src/main.c ****     AS5047P_Init(&encL, 0);
 1333              		.loc 1 241 30 is_stmt 1 discriminator 1 view .LVU288
 1334 0086 FFF7FEFF 		bl	DoPanic
 1335              	.LVL140:
 1336              	.L75:
 251:Core/Src/main.c **** 
 1337              		.loc 1 251 56 discriminator 1 view .LVU289
 1338 008a FFF7FEFF 		bl	DoPanic
 1339              	.LVL141:
 1340              	.L72:
 1341              	.LBB7:
 256:Core/Src/main.c ****     r_yaw_ref_tmp += gyroZ();
 1342              		.loc 1 256 5 discriminator 3 view .LVU290
 1343              		.loc 1 256 22 is_stmt 0 discriminator 3 view .LVU291
 1344 008e FFF7FEFF 		bl	gyroZ
 1345              	.LVL142:
 1346              		.loc 1 256 19 discriminator 3 view .LVU292
 1347 0092 38EE008A 		vadd.f32	s16, s16, s0
 1348              	.LVL143:
 255:Core/Src/main.c ****     r_yaw_ref_tmp += gyroZ();
 1349              		.loc 1 255 36 is_stmt 1 discriminator 3 view .LVU293
 255:Core/Src/main.c ****     r_yaw_ref_tmp += gyroZ();
 1350              		.loc 1 255 37 is_stmt 0 discriminator 3 view .LVU294
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 30


 1351 0096 0134     		adds	r4, r4, #1
 1352              	.LVL144:
 255:Core/Src/main.c ****     r_yaw_ref_tmp += gyroZ();
 1353              		.loc 1 255 37 discriminator 3 view .LVU295
 1354 0098 A4B2     		uxth	r4, r4
 1355              	.LVL145:
 1356              	.L71:
 255:Core/Src/main.c ****     r_yaw_ref_tmp += gyroZ();
 1357              		.loc 1 255 22 is_stmt 1 discriminator 1 view .LVU296
 255:Core/Src/main.c ****     r_yaw_ref_tmp += gyroZ();
 1358              		.loc 1 255 3 is_stmt 0 discriminator 1 view .LVU297
 1359 009a 42F20F73 		movw	r3, #9999
 1360 009e 9C42     		cmp	r4, r3
 1361 00a0 F5D9     		bls	.L72
 1362              	.LBE7:
 257:Core/Src/main.c ****   }
 258:Core/Src/main.c ****   r_yaw_ref = (float)(r_yaw_ref_tmp / GYROREFTIME);
 1363              		.loc 1 258 3 is_stmt 1 view .LVU298
 1364              		.loc 1 258 15 is_stmt 0 view .LVU299
 1365 00a2 9FED1C7A 		vldr.32	s14, .L76+32
 1366 00a6 C8EE077A 		vdiv.f32	s15, s16, s14
 1367              		.loc 1 258 13 view .LVU300
 1368 00aa 194B     		ldr	r3, .L76+28
 1369 00ac C3ED007A 		vstr.32	s15, [r3]
 259:Core/Src/main.c **** 
 260:Core/Src/main.c ****   //Motor
 261:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 1370              		.loc 1 261 3 is_stmt 1 view .LVU301
 1371 00b0 194C     		ldr	r4, .L76+36
 1372              	.LVL146:
 1373              		.loc 1 261 3 is_stmt 0 view .LVU302
 1374 00b2 0421     		movs	r1, #4
 1375 00b4 2046     		mov	r0, r4
 1376 00b6 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 1377              	.LVL147:
 262:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 1378              		.loc 1 262 3 is_stmt 1 view .LVU303
 1379 00ba 0821     		movs	r1, #8
 1380 00bc 2046     		mov	r0, r4
 1381 00be FFF7FEFF 		bl	HAL_TIM_PWM_Start
 1382              	.LVL148:
 263:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 1383              		.loc 1 263 3 view .LVU304
 1384 00c2 0021     		movs	r1, #0
 1385 00c4 2046     		mov	r0, r4
 1386 00c6 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 1387              	.LVL149:
 264:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 1388              		.loc 1 264 3 view .LVU305
 1389 00ca 0821     		movs	r1, #8
 1390 00cc 1348     		ldr	r0, .L76+40
 1391 00ce FFF7FEFF 		bl	HAL_TIM_PWM_Start
 1392              	.LVL150:
 265:Core/Src/main.c ****   SetDutyRatio(0,0,0);
 1393              		.loc 1 265 3 view .LVU306
 1394 00d2 0022     		movs	r2, #0
 1395 00d4 1146     		mov	r1, r2
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 31


 1396 00d6 1046     		mov	r0, r2
 1397 00d8 FFF7FEFF 		bl	SetDutyRatio
 1398              	.LVL151:
 266:Core/Src/main.c ****   motpower = 0;
 1399              		.loc 1 266 3 view .LVU307
 1400              		.loc 1 266 12 is_stmt 0 view .LVU308
 1401 00dc 0020     		movs	r0, #0
 1402 00de 104B     		ldr	r3, .L76+44
 1403 00e0 1870     		strb	r0, [r3]
 267:Core/Src/main.c **** 
 268:Core/Src/main.c ****   //LED
 269:Core/Src/main.c ****   SetLED(0b000);
 1404              		.loc 1 269 3 is_stmt 1 view .LVU309
 1405 00e2 FFF7FEFF 		bl	SetLED
 1406              	.LVL152:
 270:Core/Src/main.c ****   
 271:Core/Src/main.c **** 
 272:Core/Src/main.c ****   //Interrupt 1kHz
 273:Core/Src/main.c ****   HAL_TIM_Base_Start_IT(&htim6);
 1407              		.loc 1 273 3 view .LVU310
 1408 00e6 0F48     		ldr	r0, .L76+48
 1409 00e8 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 1410              	.LVL153:
 274:Core/Src/main.c **** }
 1411              		.loc 1 274 1 is_stmt 0 view .LVU311
 1412 00ec BDEC028B 		vldm	sp!, {d8}
 1413              	.LCFI16:
 1414              		.cfi_restore 80
 1415              		.cfi_restore 81
 1416              		.cfi_def_cfa_offset 8
 1417              	.LVL154:
 1418              		.loc 1 274 1 view .LVU312
 1419 00f0 10BD     		pop	{r4, pc}
 1420              	.L77:
 1421 00f2 00BF     		.align	2
 1422              	.L76:
 1423 00f4 00000000 		.word	.LANCHOR11
 1424 00f8 00000000 		.word	hadc1
 1425 00fc 00000000 		.word	.LANCHOR2
 1426 0100 00000000 		.word	.LANCHOR1
 1427 0104 00040240 		.word	1073873920
 1428 0108 00000000 		.word	hspi2
 1429 010c 00000000 		.word	0
 1430 0110 00000000 		.word	.LANCHOR14
 1431 0114 00401C46 		.word	1176256512
 1432 0118 00000000 		.word	htim1
 1433 011c 00000000 		.word	htim2
 1434 0120 00000000 		.word	.LANCHOR0
 1435 0124 00000000 		.word	htim6
 1436              		.cfi_endproc
 1437              	.LFE262:
 1439              		.section	.text._write,"ax",%progbits
 1440              		.align	1
 1441              		.global	_write
 1442              		.syntax unified
 1443              		.thumb
 1444              		.thumb_func
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 32


 1446              	_write:
 1447              	.LVL155:
 1448              	.LFB265:
 275:Core/Src/main.c **** /* USER CODE END 0 */
 276:Core/Src/main.c **** 
 277:Core/Src/main.c **** /**
 278:Core/Src/main.c ****   * @brief  The application entry point.
 279:Core/Src/main.c ****   * @retval int
 280:Core/Src/main.c ****   */
 281:Core/Src/main.c **** int main(void)
 282:Core/Src/main.c **** {
 283:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 284:Core/Src/main.c **** 
 285:Core/Src/main.c ****   /* USER CODE END 1 */
 286:Core/Src/main.c **** 
 287:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 288:Core/Src/main.c **** 
 289:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 290:Core/Src/main.c ****   HAL_Init();
 291:Core/Src/main.c **** 
 292:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 293:Core/Src/main.c **** 
 294:Core/Src/main.c ****   /* USER CODE END Init */
 295:Core/Src/main.c **** 
 296:Core/Src/main.c ****   /* Configure the system clock */
 297:Core/Src/main.c ****   SystemClock_Config();
 298:Core/Src/main.c **** 
 299:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 300:Core/Src/main.c **** 
 301:Core/Src/main.c ****   /* USER CODE END SysInit */
 302:Core/Src/main.c **** 
 303:Core/Src/main.c ****   /* Initialize all configured peripherals */
 304:Core/Src/main.c ****   MX_GPIO_Init();
 305:Core/Src/main.c ****   MX_DMA_Init();
 306:Core/Src/main.c ****   MX_SPI2_Init();
 307:Core/Src/main.c ****   MX_ADC1_Init();
 308:Core/Src/main.c ****   MX_SPI1_Init();
 309:Core/Src/main.c ****   MX_USART6_UART_Init();
 310:Core/Src/main.c ****   MX_TIM1_Init();
 311:Core/Src/main.c ****   MX_TIM2_Init();
 312:Core/Src/main.c ****   MX_TIM6_Init();
 313:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 314:Core/Src/main.c ****   init();
 315:Core/Src/main.c ****   /* USER CODE END 2 */
 316:Core/Src/main.c **** 
 317:Core/Src/main.c ****   /* Infinite loop */
 318:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 319:Core/Src/main.c ****   uint8_t mode = 1;
 320:Core/Src/main.c ****   while (1)
 321:Core/Src/main.c ****   {
 322:Core/Src/main.c ****     /* USER CODE END WHILE */
 323:Core/Src/main.c **** 
 324:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 325:Core/Src/main.c ****     if(spd > 0.1){
 326:Core/Src/main.c ****       mode++;
 327:Core/Src/main.c ****       Blink(5);
 328:Core/Src/main.c ****     }else if(spd < -0.1){
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 33


 329:Core/Src/main.c ****       mode--;
 330:Core/Src/main.c ****       Blink(5);
 331:Core/Src/main.c ****     }else if(sensval[0] + sensval[3] >= CONFIRM*2){
 332:Core/Src/main.c ****       switch (mode){
 333:Core/Src/main.c ****         case 1:
 334:Core/Src/main.c ****           while(1){
 335:Core/Src/main.c ****             printf("%fm/s\t%fdeg/s\t%fdeg\r\n",spd,angvel,deg);
 336:Core/Src/main.c ****             HAL_Delay(100);
 337:Core/Src/main.c ****           }
 338:Core/Src/main.c ****           break;
 339:Core/Src/main.c ****         case 2:
 340:Core/Src/main.c ****           SetLED(0b000);
 341:Core/Src/main.c ****           HAL_Delay(500);
 342:Core/Src/main.c ****           motpower = 1;
 343:Core/Src/main.c ****           tgt_spd = 0.2;
 344:Core/Src/main.c ****           tgt_deg = deg;
 345:Core/Src/main.c ****           HAL_Delay(1000);
 346:Core/Src/main.c ****           tgt_spd = 0.0;
 347:Core/Src/main.c ****           HAL_Delay(1000);
 348:Core/Src/main.c ****           break;
 349:Core/Src/main.c ****         case 3:
 350:Core/Src/main.c ****           motpower = 1;
 351:Core/Src/main.c ****           tgt_deg = 0.0;
 352:Core/Src/main.c ****           tgt_spd = 0;
 353:Core/Src/main.c ****           while (1);
 354:Core/Src/main.c ****           break;
 355:Core/Src/main.c ****         case 4:
 356:Core/Src/main.c ****           while(1){
 357:Core/Src/main.c ****             printf("%f\r\n",accelX());
 358:Core/Src/main.c ****           }
 359:Core/Src/main.c ****           break;
 360:Core/Src/main.c ****         case 5:
 361:Core/Src/main.c ****           SetLED(0b000);
 362:Core/Src/main.c ****           float avr_vbat = 0.0;
 363:Core/Src/main.c ****           for(int i = 0;i<100;i++){
 364:Core/Src/main.c ****             avr_vbat += vbat;
 365:Core/Src/main.c ****             HAL_Delay(1);
 366:Core/Src/main.c ****           }
 367:Core/Src/main.c ****           avr_vbat /= 100;
 368:Core/Src/main.c ****           printf("%.3fv\r\n",avr_vbat);
 369:Core/Src/main.c ****           printf("%d\r\n",adcval[4]);
 370:Core/Src/main.c ****           break;
 371:Core/Src/main.c ****         case 6:
 372:Core/Src/main.c ****           motpower=1;
 373:Core/Src/main.c ****           double cnt = 0;
 374:Core/Src/main.c ****           while(1){
 375:Core/Src/main.c ****             SetDutyRatio(700*sin(cnt),700*sin(cnt),0);
 376:Core/Src/main.c ****             cnt+=PI/2000;
 377:Core/Src/main.c ****             HAL_Delay(1);
 378:Core/Src/main.c ****             if(cnt>2*PI) cnt = 0;
 379:Core/Src/main.c ****           }
 380:Core/Src/main.c ****           break;
 381:Core/Src/main.c ****         case 7:
 382:Core/Src/main.c ****           motpower = 1;
 383:Core/Src/main.c ****           while(1){
 384:Core/Src/main.c ****             SetDutyRatio(500,500,0);
 385:Core/Src/main.c ****           }
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 34


 386:Core/Src/main.c ****           break;
 387:Core/Src/main.c ****         default:
 388:Core/Src/main.c ****           DoPanic();
 389:Core/Src/main.c ****           break;
 390:Core/Src/main.c ****       }
 391:Core/Src/main.c ****     }
 392:Core/Src/main.c ****     SetLED(mode);
 393:Core/Src/main.c ****   }
 394:Core/Src/main.c ****   /* USER CODE END 3 */
 395:Core/Src/main.c **** }
 396:Core/Src/main.c **** 
 397:Core/Src/main.c **** /**
 398:Core/Src/main.c ****   * @brief System Clock Configuration
 399:Core/Src/main.c ****   * @retval None
 400:Core/Src/main.c ****   */
 401:Core/Src/main.c **** void SystemClock_Config(void)
 402:Core/Src/main.c **** {
 403:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 404:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 405:Core/Src/main.c **** 
 406:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 407:Core/Src/main.c ****   */
 408:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 409:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 410:Core/Src/main.c **** 
 411:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 412:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 413:Core/Src/main.c ****   */
 414:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 415:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 416:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 417:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 418:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 10;
 419:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 100;
 420:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 421:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 422:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 423:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 424:Core/Src/main.c ****   {
 425:Core/Src/main.c ****     Error_Handler();
 426:Core/Src/main.c ****   }
 427:Core/Src/main.c **** 
 428:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 429:Core/Src/main.c ****   */
 430:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 431:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 432:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 433:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 434:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 435:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 436:Core/Src/main.c **** 
 437:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 438:Core/Src/main.c ****   {
 439:Core/Src/main.c ****     Error_Handler();
 440:Core/Src/main.c ****   }
 441:Core/Src/main.c **** }
 442:Core/Src/main.c **** 
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 35


 443:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 444:Core/Src/main.c **** int _write(int file, char *ptr, int len)
 445:Core/Src/main.c **** {
 1449              		.loc 1 445 1 is_stmt 1 view -0
 1450              		.cfi_startproc
 1451              		@ args = 0, pretend = 0, frame = 0
 1452              		@ frame_needed = 0, uses_anonymous_args = 0
 1453              		@ link register save eliminated.
 1454              		.loc 1 445 1 is_stmt 0 view .LVU314
 1455 0000 1046     		mov	r0, r2
 1456              	.LVL156:
 446:Core/Src/main.c ****   int DataIdx;
 1457              		.loc 1 446 3 is_stmt 1 view .LVU315
 447:Core/Src/main.c ****   for(DataIdx=0; DataIdx<len; DataIdx++)
 1458              		.loc 1 447 3 view .LVU316
 1459              		.loc 1 447 14 is_stmt 0 view .LVU317
 1460 0002 4FF0000C 		mov	ip, #0
 1461              		.loc 1 447 3 view .LVU318
 1462 0006 0AE0     		b	.L79
 1463              	.LVL157:
 1464              	.L82:
 1465              	.LBB10:
 1466              	.LBB11:
 1467              		.file 2 "Drivers/CMSIS/Include/core_cm4.h"
   1:Drivers/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:Drivers/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm4.h ****  * @version  V5.0.8
   5:Drivers/CMSIS/Include/core_cm4.h ****  * @date     04. June 2018
   6:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm4.h **** /*
   8:Drivers/CMSIS/Include/core_cm4.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm4.h ****  *
  10:Drivers/CMSIS/Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm4.h ****  *
  12:Drivers/CMSIS/Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm4.h ****  *
  16:Drivers/CMSIS/Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm4.h ****  *
  18:Drivers/CMSIS/Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm4.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm4.h ****  */
  24:Drivers/CMSIS/Include/core_cm4.h **** 
  25:Drivers/CMSIS/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm4.h **** #endif
  30:Drivers/CMSIS/Include/core_cm4.h **** 
  31:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 36


  34:Drivers/CMSIS/Include/core_cm4.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm4.h **** 
  36:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm4.h **** #endif
  39:Drivers/CMSIS/Include/core_cm4.h **** 
  40:Drivers/CMSIS/Include/core_cm4.h **** /**
  41:Drivers/CMSIS/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm4.h **** 
  44:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm4.h **** 
  47:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm4.h **** 
  50:Drivers/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm4.h ****  */
  53:Drivers/CMSIS/Include/core_cm4.h **** 
  54:Drivers/CMSIS/Include/core_cm4.h **** 
  55:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm4.h **** /**
  59:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup Cortex_M4
  60:Drivers/CMSIS/Include/core_cm4.h ****   @{
  61:Drivers/CMSIS/Include/core_cm4.h ****  */
  62:Drivers/CMSIS/Include/core_cm4.h **** 
  63:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm4.h **** 
  65:Drivers/CMSIS/Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Include/core_cm4.h **** 
  71:Drivers/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm4.h **** 
  73:Drivers/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Drivers/CMSIS/Include/core_cm4.h **** */
  76:Drivers/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  80:Drivers/CMSIS/Include/core_cm4.h ****     #else
  81:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  83:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  84:Drivers/CMSIS/Include/core_cm4.h ****   #else
  85:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  86:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm4.h **** 
  88:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 37


  91:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  92:Drivers/CMSIS/Include/core_cm4.h ****     #else
  93:Drivers/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  95:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  96:Drivers/CMSIS/Include/core_cm4.h ****   #else
  97:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  98:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  99:Drivers/CMSIS/Include/core_cm4.h **** 
 100:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Drivers/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 104:Drivers/CMSIS/Include/core_cm4.h ****     #else
 105:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 107:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 108:Drivers/CMSIS/Include/core_cm4.h ****   #else
 109:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 110:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 111:Drivers/CMSIS/Include/core_cm4.h **** 
 112:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 114:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 116:Drivers/CMSIS/Include/core_cm4.h ****     #else
 117:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 119:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 120:Drivers/CMSIS/Include/core_cm4.h ****   #else
 121:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 122:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 123:Drivers/CMSIS/Include/core_cm4.h **** 
 124:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 128:Drivers/CMSIS/Include/core_cm4.h ****     #else
 129:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 131:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 132:Drivers/CMSIS/Include/core_cm4.h ****   #else
 133:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 134:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 135:Drivers/CMSIS/Include/core_cm4.h **** 
 136:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 140:Drivers/CMSIS/Include/core_cm4.h ****     #else
 141:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 143:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 144:Drivers/CMSIS/Include/core_cm4.h ****   #else
 145:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 146:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 147:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 38


 148:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:Drivers/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 152:Drivers/CMSIS/Include/core_cm4.h ****     #else
 153:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 155:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 156:Drivers/CMSIS/Include/core_cm4.h ****   #else
 157:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 158:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 159:Drivers/CMSIS/Include/core_cm4.h **** 
 160:Drivers/CMSIS/Include/core_cm4.h **** #endif
 161:Drivers/CMSIS/Include/core_cm4.h **** 
 162:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Drivers/CMSIS/Include/core_cm4.h **** 
 164:Drivers/CMSIS/Include/core_cm4.h **** 
 165:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 166:Drivers/CMSIS/Include/core_cm4.h **** }
 167:Drivers/CMSIS/Include/core_cm4.h **** #endif
 168:Drivers/CMSIS/Include/core_cm4.h **** 
 169:Drivers/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Drivers/CMSIS/Include/core_cm4.h **** 
 171:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:Drivers/CMSIS/Include/core_cm4.h **** 
 173:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Drivers/CMSIS/Include/core_cm4.h **** 
 176:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 177:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
 178:Drivers/CMSIS/Include/core_cm4.h **** #endif
 179:Drivers/CMSIS/Include/core_cm4.h **** 
 180:Drivers/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 181:Drivers/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 183:Drivers/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 186:Drivers/CMSIS/Include/core_cm4.h **** 
 187:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 191:Drivers/CMSIS/Include/core_cm4.h **** 
 192:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:Drivers/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 196:Drivers/CMSIS/Include/core_cm4.h **** 
 197:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:Drivers/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 201:Drivers/CMSIS/Include/core_cm4.h **** 
 202:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:Drivers/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 39


 205:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 206:Drivers/CMSIS/Include/core_cm4.h **** #endif
 207:Drivers/CMSIS/Include/core_cm4.h **** 
 208:Drivers/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:Drivers/CMSIS/Include/core_cm4.h **** /**
 210:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:Drivers/CMSIS/Include/core_cm4.h **** 
 212:Drivers/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:Drivers/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:Drivers/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:Drivers/CMSIS/Include/core_cm4.h **** */
 216:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 217:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:Drivers/CMSIS/Include/core_cm4.h **** #else
 219:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:Drivers/CMSIS/Include/core_cm4.h **** #endif
 221:Drivers/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:Drivers/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:Drivers/CMSIS/Include/core_cm4.h **** 
 224:Drivers/CMSIS/Include/core_cm4.h **** /* following defines should be used for structure members */
 225:Drivers/CMSIS/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:Drivers/CMSIS/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:Drivers/CMSIS/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:Drivers/CMSIS/Include/core_cm4.h **** 
 229:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:Drivers/CMSIS/Include/core_cm4.h **** 
 231:Drivers/CMSIS/Include/core_cm4.h **** 
 232:Drivers/CMSIS/Include/core_cm4.h **** 
 233:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 234:Drivers/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 235:Drivers/CMSIS/Include/core_cm4.h ****   Core Register contain:
 236:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register
 237:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 238:Drivers/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 239:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 240:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 241:Drivers/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 242:Drivers/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 243:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 244:Drivers/CMSIS/Include/core_cm4.h **** /**
 245:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:Drivers/CMSIS/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:Drivers/CMSIS/Include/core_cm4.h **** */
 248:Drivers/CMSIS/Include/core_cm4.h **** 
 249:Drivers/CMSIS/Include/core_cm4.h **** /**
 250:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Core Register type definitions.
 253:Drivers/CMSIS/Include/core_cm4.h ****   @{
 254:Drivers/CMSIS/Include/core_cm4.h ****  */
 255:Drivers/CMSIS/Include/core_cm4.h **** 
 256:Drivers/CMSIS/Include/core_cm4.h **** /**
 257:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:Drivers/CMSIS/Include/core_cm4.h ****  */
 259:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 260:Drivers/CMSIS/Include/core_cm4.h **** {
 261:Drivers/CMSIS/Include/core_cm4.h ****   struct
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 40


 262:Drivers/CMSIS/Include/core_cm4.h ****   {
 263:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:Drivers/CMSIS/Include/core_cm4.h **** } APSR_Type;
 274:Drivers/CMSIS/Include/core_cm4.h **** 
 275:Drivers/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 276:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:Drivers/CMSIS/Include/core_cm4.h **** 
 279:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:Drivers/CMSIS/Include/core_cm4.h **** 
 282:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:Drivers/CMSIS/Include/core_cm4.h **** 
 285:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:Drivers/CMSIS/Include/core_cm4.h **** 
 288:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:Drivers/CMSIS/Include/core_cm4.h **** 
 291:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:Drivers/CMSIS/Include/core_cm4.h **** 
 294:Drivers/CMSIS/Include/core_cm4.h **** 
 295:Drivers/CMSIS/Include/core_cm4.h **** /**
 296:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:Drivers/CMSIS/Include/core_cm4.h ****  */
 298:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 299:Drivers/CMSIS/Include/core_cm4.h **** {
 300:Drivers/CMSIS/Include/core_cm4.h ****   struct
 301:Drivers/CMSIS/Include/core_cm4.h ****   {
 302:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Drivers/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 307:Drivers/CMSIS/Include/core_cm4.h **** 
 308:Drivers/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 309:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:Drivers/CMSIS/Include/core_cm4.h **** 
 312:Drivers/CMSIS/Include/core_cm4.h **** 
 313:Drivers/CMSIS/Include/core_cm4.h **** /**
 314:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:Drivers/CMSIS/Include/core_cm4.h ****  */
 316:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 317:Drivers/CMSIS/Include/core_cm4.h **** {
 318:Drivers/CMSIS/Include/core_cm4.h ****   struct
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 41


 319:Drivers/CMSIS/Include/core_cm4.h ****   {
 320:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:Drivers/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 335:Drivers/CMSIS/Include/core_cm4.h **** 
 336:Drivers/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 337:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:Drivers/CMSIS/Include/core_cm4.h **** 
 340:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:Drivers/CMSIS/Include/core_cm4.h **** 
 343:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:Drivers/CMSIS/Include/core_cm4.h **** 
 346:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:Drivers/CMSIS/Include/core_cm4.h **** 
 349:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:Drivers/CMSIS/Include/core_cm4.h **** 
 352:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:Drivers/CMSIS/Include/core_cm4.h **** 
 355:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:Drivers/CMSIS/Include/core_cm4.h **** 
 358:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:Drivers/CMSIS/Include/core_cm4.h **** 
 361:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:Drivers/CMSIS/Include/core_cm4.h **** 
 364:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:Drivers/CMSIS/Include/core_cm4.h **** 
 367:Drivers/CMSIS/Include/core_cm4.h **** 
 368:Drivers/CMSIS/Include/core_cm4.h **** /**
 369:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:Drivers/CMSIS/Include/core_cm4.h ****  */
 371:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 372:Drivers/CMSIS/Include/core_cm4.h **** {
 373:Drivers/CMSIS/Include/core_cm4.h ****   struct
 374:Drivers/CMSIS/Include/core_cm4.h ****   {
 375:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 42


 376:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:Drivers/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 382:Drivers/CMSIS/Include/core_cm4.h **** 
 383:Drivers/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 384:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:Drivers/CMSIS/Include/core_cm4.h **** 
 387:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:Drivers/CMSIS/Include/core_cm4.h **** 
 390:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:Drivers/CMSIS/Include/core_cm4.h **** 
 393:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:Drivers/CMSIS/Include/core_cm4.h **** 
 395:Drivers/CMSIS/Include/core_cm4.h **** 
 396:Drivers/CMSIS/Include/core_cm4.h **** /**
 397:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:Drivers/CMSIS/Include/core_cm4.h ****   @{
 401:Drivers/CMSIS/Include/core_cm4.h ****  */
 402:Drivers/CMSIS/Include/core_cm4.h **** 
 403:Drivers/CMSIS/Include/core_cm4.h **** /**
 404:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:Drivers/CMSIS/Include/core_cm4.h ****  */
 406:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 407:Drivers/CMSIS/Include/core_cm4.h **** {
 408:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:Drivers/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 422:Drivers/CMSIS/Include/core_cm4.h **** 
 423:Drivers/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:Drivers/CMSIS/Include/core_cm4.h **** 
 427:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:Drivers/CMSIS/Include/core_cm4.h **** 
 429:Drivers/CMSIS/Include/core_cm4.h **** 
 430:Drivers/CMSIS/Include/core_cm4.h **** /**
 431:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 43


 433:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:Drivers/CMSIS/Include/core_cm4.h ****   @{
 435:Drivers/CMSIS/Include/core_cm4.h ****  */
 436:Drivers/CMSIS/Include/core_cm4.h **** 
 437:Drivers/CMSIS/Include/core_cm4.h **** /**
 438:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:Drivers/CMSIS/Include/core_cm4.h ****  */
 440:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 441:Drivers/CMSIS/Include/core_cm4.h **** {
 442:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:Drivers/CMSIS/Include/core_cm4.h **** } SCB_Type;
 464:Drivers/CMSIS/Include/core_cm4.h **** 
 465:Drivers/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:Drivers/CMSIS/Include/core_cm4.h **** 
 469:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:Drivers/CMSIS/Include/core_cm4.h **** 
 472:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:Drivers/CMSIS/Include/core_cm4.h **** 
 475:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:Drivers/CMSIS/Include/core_cm4.h **** 
 478:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:Drivers/CMSIS/Include/core_cm4.h **** 
 481:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:Drivers/CMSIS/Include/core_cm4.h **** 
 485:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:Drivers/CMSIS/Include/core_cm4.h **** 
 488:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 44


 490:Drivers/CMSIS/Include/core_cm4.h **** 
 491:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:Drivers/CMSIS/Include/core_cm4.h **** 
 494:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:Drivers/CMSIS/Include/core_cm4.h **** 
 497:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:Drivers/CMSIS/Include/core_cm4.h **** 
 500:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:Drivers/CMSIS/Include/core_cm4.h **** 
 503:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:Drivers/CMSIS/Include/core_cm4.h **** 
 506:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:Drivers/CMSIS/Include/core_cm4.h **** 
 509:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:Drivers/CMSIS/Include/core_cm4.h **** 
 512:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm4.h **** 
 516:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:Drivers/CMSIS/Include/core_cm4.h **** 
 520:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:Drivers/CMSIS/Include/core_cm4.h **** 
 523:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:Drivers/CMSIS/Include/core_cm4.h **** 
 526:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:Drivers/CMSIS/Include/core_cm4.h **** 
 529:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:Drivers/CMSIS/Include/core_cm4.h **** 
 532:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:Drivers/CMSIS/Include/core_cm4.h **** 
 535:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:Drivers/CMSIS/Include/core_cm4.h **** 
 538:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:Drivers/CMSIS/Include/core_cm4.h **** 
 542:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:Drivers/CMSIS/Include/core_cm4.h **** 
 545:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 45


 547:Drivers/CMSIS/Include/core_cm4.h **** 
 548:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm4.h **** 
 552:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:Drivers/CMSIS/Include/core_cm4.h **** 
 555:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:Drivers/CMSIS/Include/core_cm4.h **** 
 558:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:Drivers/CMSIS/Include/core_cm4.h **** 
 561:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:Drivers/CMSIS/Include/core_cm4.h **** 
 564:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:Drivers/CMSIS/Include/core_cm4.h **** 
 567:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:Drivers/CMSIS/Include/core_cm4.h **** 
 571:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:Drivers/CMSIS/Include/core_cm4.h **** 
 574:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:Drivers/CMSIS/Include/core_cm4.h **** 
 577:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:Drivers/CMSIS/Include/core_cm4.h **** 
 580:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:Drivers/CMSIS/Include/core_cm4.h **** 
 583:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:Drivers/CMSIS/Include/core_cm4.h **** 
 586:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:Drivers/CMSIS/Include/core_cm4.h **** 
 589:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:Drivers/CMSIS/Include/core_cm4.h **** 
 592:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:Drivers/CMSIS/Include/core_cm4.h **** 
 595:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:Drivers/CMSIS/Include/core_cm4.h **** 
 598:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:Drivers/CMSIS/Include/core_cm4.h **** 
 601:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 46


 604:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:Drivers/CMSIS/Include/core_cm4.h **** 
 607:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:Drivers/CMSIS/Include/core_cm4.h **** 
 610:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:Drivers/CMSIS/Include/core_cm4.h **** 
 614:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:Drivers/CMSIS/Include/core_cm4.h **** 
 617:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:Drivers/CMSIS/Include/core_cm4.h **** 
 620:Drivers/CMSIS/Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:Drivers/CMSIS/Include/core_cm4.h **** 
 624:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:Drivers/CMSIS/Include/core_cm4.h **** 
 627:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:Drivers/CMSIS/Include/core_cm4.h **** 
 630:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:Drivers/CMSIS/Include/core_cm4.h **** 
 633:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:Drivers/CMSIS/Include/core_cm4.h **** 
 636:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:Drivers/CMSIS/Include/core_cm4.h **** 
 639:Drivers/CMSIS/Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:Drivers/CMSIS/Include/core_cm4.h **** 
 643:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:Drivers/CMSIS/Include/core_cm4.h **** 
 646:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:Drivers/CMSIS/Include/core_cm4.h **** 
 649:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:Drivers/CMSIS/Include/core_cm4.h **** 
 652:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:Drivers/CMSIS/Include/core_cm4.h **** 
 655:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:Drivers/CMSIS/Include/core_cm4.h **** 
 658:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 47


 661:Drivers/CMSIS/Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:Drivers/CMSIS/Include/core_cm4.h **** 
 665:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:Drivers/CMSIS/Include/core_cm4.h **** 
 668:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:Drivers/CMSIS/Include/core_cm4.h **** 
 671:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:Drivers/CMSIS/Include/core_cm4.h **** 
 674:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:Drivers/CMSIS/Include/core_cm4.h **** 
 677:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:Drivers/CMSIS/Include/core_cm4.h **** 
 680:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:Drivers/CMSIS/Include/core_cm4.h **** 
 684:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:Drivers/CMSIS/Include/core_cm4.h **** 
 687:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:Drivers/CMSIS/Include/core_cm4.h **** 
 690:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:Drivers/CMSIS/Include/core_cm4.h **** 
 694:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:Drivers/CMSIS/Include/core_cm4.h **** 
 697:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:Drivers/CMSIS/Include/core_cm4.h **** 
 700:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:Drivers/CMSIS/Include/core_cm4.h **** 
 703:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:Drivers/CMSIS/Include/core_cm4.h **** 
 706:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:Drivers/CMSIS/Include/core_cm4.h **** 
 708:Drivers/CMSIS/Include/core_cm4.h **** 
 709:Drivers/CMSIS/Include/core_cm4.h **** /**
 710:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:Drivers/CMSIS/Include/core_cm4.h ****   @{
 714:Drivers/CMSIS/Include/core_cm4.h ****  */
 715:Drivers/CMSIS/Include/core_cm4.h **** 
 716:Drivers/CMSIS/Include/core_cm4.h **** /**
 717:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 48


 718:Drivers/CMSIS/Include/core_cm4.h ****  */
 719:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 720:Drivers/CMSIS/Include/core_cm4.h **** {
 721:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:Drivers/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 725:Drivers/CMSIS/Include/core_cm4.h **** 
 726:Drivers/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:Drivers/CMSIS/Include/core_cm4.h **** 
 730:Drivers/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:Drivers/CMSIS/Include/core_cm4.h **** 
 734:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:Drivers/CMSIS/Include/core_cm4.h **** 
 737:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:Drivers/CMSIS/Include/core_cm4.h **** 
 740:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:Drivers/CMSIS/Include/core_cm4.h **** 
 743:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:Drivers/CMSIS/Include/core_cm4.h **** 
 746:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:Drivers/CMSIS/Include/core_cm4.h **** 
 748:Drivers/CMSIS/Include/core_cm4.h **** 
 749:Drivers/CMSIS/Include/core_cm4.h **** /**
 750:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:Drivers/CMSIS/Include/core_cm4.h ****   @{
 754:Drivers/CMSIS/Include/core_cm4.h ****  */
 755:Drivers/CMSIS/Include/core_cm4.h **** 
 756:Drivers/CMSIS/Include/core_cm4.h **** /**
 757:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:Drivers/CMSIS/Include/core_cm4.h ****  */
 759:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 760:Drivers/CMSIS/Include/core_cm4.h **** {
 761:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:Drivers/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 766:Drivers/CMSIS/Include/core_cm4.h **** 
 767:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:Drivers/CMSIS/Include/core_cm4.h **** 
 771:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:Drivers/CMSIS/Include/core_cm4.h **** 
 774:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 49


 775:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:Drivers/CMSIS/Include/core_cm4.h **** 
 777:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:Drivers/CMSIS/Include/core_cm4.h **** 
 780:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 781:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:Drivers/CMSIS/Include/core_cm4.h **** 
 784:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:Drivers/CMSIS/Include/core_cm4.h **** 
 788:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:Drivers/CMSIS/Include/core_cm4.h **** 
 792:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:Drivers/CMSIS/Include/core_cm4.h **** 
 795:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:Drivers/CMSIS/Include/core_cm4.h **** 
 798:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:Drivers/CMSIS/Include/core_cm4.h **** 
 800:Drivers/CMSIS/Include/core_cm4.h **** 
 801:Drivers/CMSIS/Include/core_cm4.h **** /**
 802:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:Drivers/CMSIS/Include/core_cm4.h ****   @{
 806:Drivers/CMSIS/Include/core_cm4.h ****  */
 807:Drivers/CMSIS/Include/core_cm4.h **** 
 808:Drivers/CMSIS/Include/core_cm4.h **** /**
 809:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:Drivers/CMSIS/Include/core_cm4.h ****  */
 811:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 812:Drivers/CMSIS/Include/core_cm4.h **** {
 813:Drivers/CMSIS/Include/core_cm4.h ****   __OM  union
 814:Drivers/CMSIS/Include/core_cm4.h ****   {
 815:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:Drivers/CMSIS/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 50


 832:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 838:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:Drivers/CMSIS/Include/core_cm4.h **** } ITM_Type;
 846:Drivers/CMSIS/Include/core_cm4.h **** 
 847:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:Drivers/CMSIS/Include/core_cm4.h **** 
 851:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:Drivers/CMSIS/Include/core_cm4.h **** 
 855:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:Drivers/CMSIS/Include/core_cm4.h **** 
 858:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:Drivers/CMSIS/Include/core_cm4.h **** 
 861:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:Drivers/CMSIS/Include/core_cm4.h **** 
 864:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:Drivers/CMSIS/Include/core_cm4.h **** 
 867:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:Drivers/CMSIS/Include/core_cm4.h **** 
 870:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:Drivers/CMSIS/Include/core_cm4.h **** 
 873:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:Drivers/CMSIS/Include/core_cm4.h **** 
 876:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:Drivers/CMSIS/Include/core_cm4.h **** 
 879:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:Drivers/CMSIS/Include/core_cm4.h **** 
 883:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:Drivers/CMSIS/Include/core_cm4.h **** 
 887:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 51


 889:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:Drivers/CMSIS/Include/core_cm4.h **** 
 891:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:Drivers/CMSIS/Include/core_cm4.h **** 
 895:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:Drivers/CMSIS/Include/core_cm4.h **** 
 898:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:Drivers/CMSIS/Include/core_cm4.h **** 
 901:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:Drivers/CMSIS/Include/core_cm4.h **** 
 903:Drivers/CMSIS/Include/core_cm4.h **** 
 904:Drivers/CMSIS/Include/core_cm4.h **** /**
 905:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:Drivers/CMSIS/Include/core_cm4.h ****   @{
 909:Drivers/CMSIS/Include/core_cm4.h ****  */
 910:Drivers/CMSIS/Include/core_cm4.h **** 
 911:Drivers/CMSIS/Include/core_cm4.h **** /**
 912:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:Drivers/CMSIS/Include/core_cm4.h ****  */
 914:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 915:Drivers/CMSIS/Include/core_cm4.h **** {
 916:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:Drivers/CMSIS/Include/core_cm4.h **** } DWT_Type;
 940:Drivers/CMSIS/Include/core_cm4.h **** 
 941:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 942:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:Drivers/CMSIS/Include/core_cm4.h **** 
 945:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 52


 946:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:Drivers/CMSIS/Include/core_cm4.h **** 
 948:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:Drivers/CMSIS/Include/core_cm4.h **** 
 951:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 952:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:Drivers/CMSIS/Include/core_cm4.h **** 
 954:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:Drivers/CMSIS/Include/core_cm4.h **** 
 957:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:Drivers/CMSIS/Include/core_cm4.h **** 
 960:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:Drivers/CMSIS/Include/core_cm4.h **** 
 963:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:Drivers/CMSIS/Include/core_cm4.h **** 
 966:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:Drivers/CMSIS/Include/core_cm4.h **** 
 969:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:Drivers/CMSIS/Include/core_cm4.h **** 
 972:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:Drivers/CMSIS/Include/core_cm4.h **** 
 975:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:Drivers/CMSIS/Include/core_cm4.h **** 
 978:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:Drivers/CMSIS/Include/core_cm4.h **** 
 981:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:Drivers/CMSIS/Include/core_cm4.h **** 
 984:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:Drivers/CMSIS/Include/core_cm4.h **** 
 987:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:Drivers/CMSIS/Include/core_cm4.h **** 
 990:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:Drivers/CMSIS/Include/core_cm4.h **** 
 993:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:Drivers/CMSIS/Include/core_cm4.h **** 
 996:Drivers/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:Drivers/CMSIS/Include/core_cm4.h **** 
1000:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 53


1003:Drivers/CMSIS/Include/core_cm4.h **** 
1004:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:Drivers/CMSIS/Include/core_cm4.h **** 
1008:Drivers/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1009:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:Drivers/CMSIS/Include/core_cm4.h **** 
1012:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:Drivers/CMSIS/Include/core_cm4.h **** 
1016:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:Drivers/CMSIS/Include/core_cm4.h **** 
1020:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:Drivers/CMSIS/Include/core_cm4.h **** 
1024:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:Drivers/CMSIS/Include/core_cm4.h **** 
1027:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:Drivers/CMSIS/Include/core_cm4.h **** 
1030:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:Drivers/CMSIS/Include/core_cm4.h **** 
1033:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:Drivers/CMSIS/Include/core_cm4.h **** 
1036:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:Drivers/CMSIS/Include/core_cm4.h **** 
1039:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:Drivers/CMSIS/Include/core_cm4.h **** 
1042:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:Drivers/CMSIS/Include/core_cm4.h **** 
1045:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:Drivers/CMSIS/Include/core_cm4.h **** 
1048:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:Drivers/CMSIS/Include/core_cm4.h **** 
1050:Drivers/CMSIS/Include/core_cm4.h **** 
1051:Drivers/CMSIS/Include/core_cm4.h **** /**
1052:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:Drivers/CMSIS/Include/core_cm4.h ****   @{
1056:Drivers/CMSIS/Include/core_cm4.h ****  */
1057:Drivers/CMSIS/Include/core_cm4.h **** 
1058:Drivers/CMSIS/Include/core_cm4.h **** /**
1059:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 54


1060:Drivers/CMSIS/Include/core_cm4.h ****  */
1061:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1062:Drivers/CMSIS/Include/core_cm4.h **** {
1063:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1066:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1075:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:Drivers/CMSIS/Include/core_cm4.h **** } TPI_Type;
1088:Drivers/CMSIS/Include/core_cm4.h **** 
1089:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1091:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1092:Drivers/CMSIS/Include/core_cm4.h **** 
1093:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1094:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1095:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1096:Drivers/CMSIS/Include/core_cm4.h **** 
1097:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1098:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1099:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1100:Drivers/CMSIS/Include/core_cm4.h **** 
1101:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1102:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1103:Drivers/CMSIS/Include/core_cm4.h **** 
1104:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1105:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1106:Drivers/CMSIS/Include/core_cm4.h **** 
1107:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1108:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1109:Drivers/CMSIS/Include/core_cm4.h **** 
1110:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1111:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1112:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1113:Drivers/CMSIS/Include/core_cm4.h **** 
1114:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1115:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1116:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 55


1117:Drivers/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1118:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1119:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1120:Drivers/CMSIS/Include/core_cm4.h **** 
1121:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1122:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1123:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1124:Drivers/CMSIS/Include/core_cm4.h **** 
1125:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1126:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1127:Drivers/CMSIS/Include/core_cm4.h **** 
1128:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1129:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1130:Drivers/CMSIS/Include/core_cm4.h **** 
1131:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1132:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1133:Drivers/CMSIS/Include/core_cm4.h **** 
1134:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1135:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1136:Drivers/CMSIS/Include/core_cm4.h **** 
1137:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1138:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1139:Drivers/CMSIS/Include/core_cm4.h **** 
1140:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1141:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1142:Drivers/CMSIS/Include/core_cm4.h **** 
1143:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1144:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1145:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1146:Drivers/CMSIS/Include/core_cm4.h **** 
1147:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1148:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1149:Drivers/CMSIS/Include/core_cm4.h **** 
1150:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:Drivers/CMSIS/Include/core_cm4.h **** 
1154:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:Drivers/CMSIS/Include/core_cm4.h **** 
1157:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:Drivers/CMSIS/Include/core_cm4.h **** 
1160:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:Drivers/CMSIS/Include/core_cm4.h **** 
1163:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:Drivers/CMSIS/Include/core_cm4.h **** 
1166:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:Drivers/CMSIS/Include/core_cm4.h **** 
1169:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:Drivers/CMSIS/Include/core_cm4.h **** 
1172:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 56


1174:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1175:Drivers/CMSIS/Include/core_cm4.h **** 
1176:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1177:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1178:Drivers/CMSIS/Include/core_cm4.h **** 
1179:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1180:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1181:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1182:Drivers/CMSIS/Include/core_cm4.h **** 
1183:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1184:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1185:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1186:Drivers/CMSIS/Include/core_cm4.h **** 
1187:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1188:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1189:Drivers/CMSIS/Include/core_cm4.h **** 
1190:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1191:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1192:Drivers/CMSIS/Include/core_cm4.h **** 
1193:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1194:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1195:Drivers/CMSIS/Include/core_cm4.h **** 
1196:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1197:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1198:Drivers/CMSIS/Include/core_cm4.h **** 
1199:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1200:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1201:Drivers/CMSIS/Include/core_cm4.h **** 
1202:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1203:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1204:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:Drivers/CMSIS/Include/core_cm4.h **** 
1206:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1207:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1208:Drivers/CMSIS/Include/core_cm4.h **** 
1209:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1210:Drivers/CMSIS/Include/core_cm4.h **** 
1211:Drivers/CMSIS/Include/core_cm4.h **** 
1212:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1213:Drivers/CMSIS/Include/core_cm4.h **** /**
1214:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1215:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1216:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1217:Drivers/CMSIS/Include/core_cm4.h ****   @{
1218:Drivers/CMSIS/Include/core_cm4.h ****  */
1219:Drivers/CMSIS/Include/core_cm4.h **** 
1220:Drivers/CMSIS/Include/core_cm4.h **** /**
1221:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1222:Drivers/CMSIS/Include/core_cm4.h ****  */
1223:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1224:Drivers/CMSIS/Include/core_cm4.h **** {
1225:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1226:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1227:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1228:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1229:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1230:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 57


1231:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1232:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1233:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1234:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1235:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1236:Drivers/CMSIS/Include/core_cm4.h **** } MPU_Type;
1237:Drivers/CMSIS/Include/core_cm4.h **** 
1238:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1239:Drivers/CMSIS/Include/core_cm4.h **** 
1240:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Type Register Definitions */
1241:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1242:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1243:Drivers/CMSIS/Include/core_cm4.h **** 
1244:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1245:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1246:Drivers/CMSIS/Include/core_cm4.h **** 
1247:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1248:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1249:Drivers/CMSIS/Include/core_cm4.h **** 
1250:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Control Register Definitions */
1251:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1252:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1253:Drivers/CMSIS/Include/core_cm4.h **** 
1254:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1255:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1256:Drivers/CMSIS/Include/core_cm4.h **** 
1257:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1258:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1259:Drivers/CMSIS/Include/core_cm4.h **** 
1260:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1261:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1262:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1263:Drivers/CMSIS/Include/core_cm4.h **** 
1264:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1265:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1266:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1267:Drivers/CMSIS/Include/core_cm4.h **** 
1268:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1269:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1270:Drivers/CMSIS/Include/core_cm4.h **** 
1271:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1272:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1273:Drivers/CMSIS/Include/core_cm4.h **** 
1274:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1275:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1276:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1277:Drivers/CMSIS/Include/core_cm4.h **** 
1278:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1279:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1280:Drivers/CMSIS/Include/core_cm4.h **** 
1281:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1282:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1283:Drivers/CMSIS/Include/core_cm4.h **** 
1284:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1285:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1286:Drivers/CMSIS/Include/core_cm4.h **** 
1287:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 58


1288:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1289:Drivers/CMSIS/Include/core_cm4.h **** 
1290:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1291:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1292:Drivers/CMSIS/Include/core_cm4.h **** 
1293:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1294:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1295:Drivers/CMSIS/Include/core_cm4.h **** 
1296:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1297:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1298:Drivers/CMSIS/Include/core_cm4.h **** 
1299:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1300:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1301:Drivers/CMSIS/Include/core_cm4.h **** 
1302:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1303:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1304:Drivers/CMSIS/Include/core_cm4.h **** 
1305:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1306:Drivers/CMSIS/Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1307:Drivers/CMSIS/Include/core_cm4.h **** 
1308:Drivers/CMSIS/Include/core_cm4.h **** 
1309:Drivers/CMSIS/Include/core_cm4.h **** /**
1310:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1311:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1312:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1313:Drivers/CMSIS/Include/core_cm4.h ****   @{
1314:Drivers/CMSIS/Include/core_cm4.h ****  */
1315:Drivers/CMSIS/Include/core_cm4.h **** 
1316:Drivers/CMSIS/Include/core_cm4.h **** /**
1317:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1318:Drivers/CMSIS/Include/core_cm4.h ****  */
1319:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1320:Drivers/CMSIS/Include/core_cm4.h **** {
1321:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1322:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1323:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1324:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1325:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1326:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1327:Drivers/CMSIS/Include/core_cm4.h **** } FPU_Type;
1328:Drivers/CMSIS/Include/core_cm4.h **** 
1329:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1330:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1331:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1332:Drivers/CMSIS/Include/core_cm4.h **** 
1333:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1334:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1335:Drivers/CMSIS/Include/core_cm4.h **** 
1336:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1337:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1338:Drivers/CMSIS/Include/core_cm4.h **** 
1339:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1340:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1341:Drivers/CMSIS/Include/core_cm4.h **** 
1342:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1343:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1344:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 59


1345:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1346:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1347:Drivers/CMSIS/Include/core_cm4.h **** 
1348:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1349:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1350:Drivers/CMSIS/Include/core_cm4.h **** 
1351:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1352:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1353:Drivers/CMSIS/Include/core_cm4.h **** 
1354:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1355:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1356:Drivers/CMSIS/Include/core_cm4.h **** 
1357:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1358:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1359:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1360:Drivers/CMSIS/Include/core_cm4.h **** 
1361:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1362:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1363:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1364:Drivers/CMSIS/Include/core_cm4.h **** 
1365:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1366:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1367:Drivers/CMSIS/Include/core_cm4.h **** 
1368:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1369:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1370:Drivers/CMSIS/Include/core_cm4.h **** 
1371:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1372:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1373:Drivers/CMSIS/Include/core_cm4.h **** 
1374:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1375:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1376:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1377:Drivers/CMSIS/Include/core_cm4.h **** 
1378:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1379:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1380:Drivers/CMSIS/Include/core_cm4.h **** 
1381:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1382:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1383:Drivers/CMSIS/Include/core_cm4.h **** 
1384:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1385:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1386:Drivers/CMSIS/Include/core_cm4.h **** 
1387:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1388:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1389:Drivers/CMSIS/Include/core_cm4.h **** 
1390:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1391:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1392:Drivers/CMSIS/Include/core_cm4.h **** 
1393:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1394:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1395:Drivers/CMSIS/Include/core_cm4.h **** 
1396:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1397:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1398:Drivers/CMSIS/Include/core_cm4.h **** 
1399:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1400:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1401:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 60


1402:Drivers/CMSIS/Include/core_cm4.h **** 
1403:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1404:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1405:Drivers/CMSIS/Include/core_cm4.h **** 
1406:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1407:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1408:Drivers/CMSIS/Include/core_cm4.h **** 
1409:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1410:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1411:Drivers/CMSIS/Include/core_cm4.h **** 
1412:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1413:Drivers/CMSIS/Include/core_cm4.h **** 
1414:Drivers/CMSIS/Include/core_cm4.h **** 
1415:Drivers/CMSIS/Include/core_cm4.h **** /**
1416:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1417:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1418:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1419:Drivers/CMSIS/Include/core_cm4.h ****   @{
1420:Drivers/CMSIS/Include/core_cm4.h ****  */
1421:Drivers/CMSIS/Include/core_cm4.h **** 
1422:Drivers/CMSIS/Include/core_cm4.h **** /**
1423:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1424:Drivers/CMSIS/Include/core_cm4.h ****  */
1425:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1426:Drivers/CMSIS/Include/core_cm4.h **** {
1427:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1428:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1429:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1430:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1431:Drivers/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1432:Drivers/CMSIS/Include/core_cm4.h **** 
1433:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1434:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1435:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1436:Drivers/CMSIS/Include/core_cm4.h **** 
1437:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1438:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1439:Drivers/CMSIS/Include/core_cm4.h **** 
1440:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1441:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1442:Drivers/CMSIS/Include/core_cm4.h **** 
1443:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1444:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1445:Drivers/CMSIS/Include/core_cm4.h **** 
1446:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1447:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1448:Drivers/CMSIS/Include/core_cm4.h **** 
1449:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1450:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1451:Drivers/CMSIS/Include/core_cm4.h **** 
1452:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1453:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1454:Drivers/CMSIS/Include/core_cm4.h **** 
1455:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1456:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1457:Drivers/CMSIS/Include/core_cm4.h **** 
1458:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 61


1459:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1460:Drivers/CMSIS/Include/core_cm4.h **** 
1461:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1462:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1463:Drivers/CMSIS/Include/core_cm4.h **** 
1464:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1465:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1466:Drivers/CMSIS/Include/core_cm4.h **** 
1467:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1468:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1469:Drivers/CMSIS/Include/core_cm4.h **** 
1470:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1471:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1472:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1473:Drivers/CMSIS/Include/core_cm4.h **** 
1474:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1475:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1476:Drivers/CMSIS/Include/core_cm4.h **** 
1477:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1478:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1479:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1480:Drivers/CMSIS/Include/core_cm4.h **** 
1481:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1482:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1483:Drivers/CMSIS/Include/core_cm4.h **** 
1484:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1485:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1486:Drivers/CMSIS/Include/core_cm4.h **** 
1487:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1488:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1489:Drivers/CMSIS/Include/core_cm4.h **** 
1490:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1491:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1492:Drivers/CMSIS/Include/core_cm4.h **** 
1493:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1494:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1495:Drivers/CMSIS/Include/core_cm4.h **** 
1496:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1497:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1498:Drivers/CMSIS/Include/core_cm4.h **** 
1499:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1500:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1501:Drivers/CMSIS/Include/core_cm4.h **** 
1502:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1503:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1504:Drivers/CMSIS/Include/core_cm4.h **** 
1505:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1506:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1507:Drivers/CMSIS/Include/core_cm4.h **** 
1508:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1509:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1510:Drivers/CMSIS/Include/core_cm4.h **** 
1511:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1512:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1513:Drivers/CMSIS/Include/core_cm4.h **** 
1514:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1515:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 62


1516:Drivers/CMSIS/Include/core_cm4.h **** 
1517:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1518:Drivers/CMSIS/Include/core_cm4.h **** 
1519:Drivers/CMSIS/Include/core_cm4.h **** 
1520:Drivers/CMSIS/Include/core_cm4.h **** /**
1521:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1522:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1523:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1524:Drivers/CMSIS/Include/core_cm4.h ****   @{
1525:Drivers/CMSIS/Include/core_cm4.h ****  */
1526:Drivers/CMSIS/Include/core_cm4.h **** 
1527:Drivers/CMSIS/Include/core_cm4.h **** /**
1528:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1529:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1530:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1531:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted value.
1532:Drivers/CMSIS/Include/core_cm4.h **** */
1533:Drivers/CMSIS/Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1534:Drivers/CMSIS/Include/core_cm4.h **** 
1535:Drivers/CMSIS/Include/core_cm4.h **** /**
1536:Drivers/CMSIS/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1537:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1538:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1539:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1540:Drivers/CMSIS/Include/core_cm4.h **** */
1541:Drivers/CMSIS/Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1542:Drivers/CMSIS/Include/core_cm4.h **** 
1543:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1544:Drivers/CMSIS/Include/core_cm4.h **** 
1545:Drivers/CMSIS/Include/core_cm4.h **** 
1546:Drivers/CMSIS/Include/core_cm4.h **** /**
1547:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1548:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1549:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1550:Drivers/CMSIS/Include/core_cm4.h ****   @{
1551:Drivers/CMSIS/Include/core_cm4.h ****  */
1552:Drivers/CMSIS/Include/core_cm4.h **** 
1553:Drivers/CMSIS/Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1554:Drivers/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1555:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1556:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1557:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1558:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1559:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1560:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1561:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1562:Drivers/CMSIS/Include/core_cm4.h **** 
1563:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1564:Drivers/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1565:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1566:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1567:Drivers/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1568:Drivers/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1569:Drivers/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1570:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1571:Drivers/CMSIS/Include/core_cm4.h **** 
1572:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 63


1573:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1574:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1575:Drivers/CMSIS/Include/core_cm4.h **** #endif
1576:Drivers/CMSIS/Include/core_cm4.h **** 
1577:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1578:Drivers/CMSIS/Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1579:Drivers/CMSIS/Include/core_cm4.h **** 
1580:Drivers/CMSIS/Include/core_cm4.h **** /*@} */
1581:Drivers/CMSIS/Include/core_cm4.h **** 
1582:Drivers/CMSIS/Include/core_cm4.h **** 
1583:Drivers/CMSIS/Include/core_cm4.h **** 
1584:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1585:Drivers/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1586:Drivers/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1587:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1588:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1589:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1590:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1591:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1592:Drivers/CMSIS/Include/core_cm4.h **** /**
1593:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1594:Drivers/CMSIS/Include/core_cm4.h **** */
1595:Drivers/CMSIS/Include/core_cm4.h **** 
1596:Drivers/CMSIS/Include/core_cm4.h **** 
1597:Drivers/CMSIS/Include/core_cm4.h **** 
1598:Drivers/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1599:Drivers/CMSIS/Include/core_cm4.h **** /**
1600:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1601:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1602:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1603:Drivers/CMSIS/Include/core_cm4.h ****   @{
1604:Drivers/CMSIS/Include/core_cm4.h ****  */
1605:Drivers/CMSIS/Include/core_cm4.h **** 
1606:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1607:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:Drivers/CMSIS/Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1609:Drivers/CMSIS/Include/core_cm4.h ****   #endif
1610:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1611:Drivers/CMSIS/Include/core_cm4.h **** #else
1612:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1613:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1614:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1615:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1616:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1617:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1618:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1619:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1620:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1621:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1622:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1623:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1624:Drivers/CMSIS/Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1625:Drivers/CMSIS/Include/core_cm4.h **** 
1626:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1627:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:Drivers/CMSIS/Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1629:Drivers/CMSIS/Include/core_cm4.h ****   #endif
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 64


1630:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1631:Drivers/CMSIS/Include/core_cm4.h **** #else
1632:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1633:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1634:Drivers/CMSIS/Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1635:Drivers/CMSIS/Include/core_cm4.h **** 
1636:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1637:Drivers/CMSIS/Include/core_cm4.h **** 
1638:Drivers/CMSIS/Include/core_cm4.h **** 
1639:Drivers/CMSIS/Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1640:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1641:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1642:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1643:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1644:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1645:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1646:Drivers/CMSIS/Include/core_cm4.h **** 
1647:Drivers/CMSIS/Include/core_cm4.h **** 
1648:Drivers/CMSIS/Include/core_cm4.h **** /**
1649:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Priority Grouping
1650:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1651:Drivers/CMSIS/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1652:Drivers/CMSIS/Include/core_cm4.h ****            Only values from 0..7 are used.
1653:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1654:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1655:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1656:Drivers/CMSIS/Include/core_cm4.h ****  */
1657:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1658:Drivers/CMSIS/Include/core_cm4.h **** {
1659:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1660:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1661:Drivers/CMSIS/Include/core_cm4.h **** 
1662:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1663:Drivers/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1664:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1665:Drivers/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1666:Drivers/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1667:Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1668:Drivers/CMSIS/Include/core_cm4.h **** }
1669:Drivers/CMSIS/Include/core_cm4.h **** 
1670:Drivers/CMSIS/Include/core_cm4.h **** 
1671:Drivers/CMSIS/Include/core_cm4.h **** /**
1672:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Priority Grouping
1673:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1674:Drivers/CMSIS/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1675:Drivers/CMSIS/Include/core_cm4.h ****  */
1676:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1677:Drivers/CMSIS/Include/core_cm4.h **** {
1678:Drivers/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1679:Drivers/CMSIS/Include/core_cm4.h **** }
1680:Drivers/CMSIS/Include/core_cm4.h **** 
1681:Drivers/CMSIS/Include/core_cm4.h **** 
1682:Drivers/CMSIS/Include/core_cm4.h **** /**
1683:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Enable Interrupt
1684:Drivers/CMSIS/Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1685:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1686:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 65


1687:Drivers/CMSIS/Include/core_cm4.h ****  */
1688:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1689:Drivers/CMSIS/Include/core_cm4.h **** {
1690:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1691:Drivers/CMSIS/Include/core_cm4.h ****   {
1692:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1693:Drivers/CMSIS/Include/core_cm4.h ****   }
1694:Drivers/CMSIS/Include/core_cm4.h **** }
1695:Drivers/CMSIS/Include/core_cm4.h **** 
1696:Drivers/CMSIS/Include/core_cm4.h **** 
1697:Drivers/CMSIS/Include/core_cm4.h **** /**
1698:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Enable status
1699:Drivers/CMSIS/Include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1700:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1701:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1702:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt is enabled.
1703:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1704:Drivers/CMSIS/Include/core_cm4.h ****  */
1705:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1706:Drivers/CMSIS/Include/core_cm4.h **** {
1707:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1708:Drivers/CMSIS/Include/core_cm4.h ****   {
1709:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1710:Drivers/CMSIS/Include/core_cm4.h ****   }
1711:Drivers/CMSIS/Include/core_cm4.h ****   else
1712:Drivers/CMSIS/Include/core_cm4.h ****   {
1713:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1714:Drivers/CMSIS/Include/core_cm4.h ****   }
1715:Drivers/CMSIS/Include/core_cm4.h **** }
1716:Drivers/CMSIS/Include/core_cm4.h **** 
1717:Drivers/CMSIS/Include/core_cm4.h **** 
1718:Drivers/CMSIS/Include/core_cm4.h **** /**
1719:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Disable Interrupt
1720:Drivers/CMSIS/Include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1721:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1722:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1723:Drivers/CMSIS/Include/core_cm4.h ****  */
1724:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1725:Drivers/CMSIS/Include/core_cm4.h **** {
1726:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1727:Drivers/CMSIS/Include/core_cm4.h ****   {
1728:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1729:Drivers/CMSIS/Include/core_cm4.h ****     __DSB();
1730:Drivers/CMSIS/Include/core_cm4.h ****     __ISB();
1731:Drivers/CMSIS/Include/core_cm4.h ****   }
1732:Drivers/CMSIS/Include/core_cm4.h **** }
1733:Drivers/CMSIS/Include/core_cm4.h **** 
1734:Drivers/CMSIS/Include/core_cm4.h **** 
1735:Drivers/CMSIS/Include/core_cm4.h **** /**
1736:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Pending Interrupt
1737:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1738:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1739:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1740:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is pending.
1741:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1742:Drivers/CMSIS/Include/core_cm4.h ****  */
1743:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 66


1744:Drivers/CMSIS/Include/core_cm4.h **** {
1745:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1746:Drivers/CMSIS/Include/core_cm4.h ****   {
1747:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1748:Drivers/CMSIS/Include/core_cm4.h ****   }
1749:Drivers/CMSIS/Include/core_cm4.h ****   else
1750:Drivers/CMSIS/Include/core_cm4.h ****   {
1751:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1752:Drivers/CMSIS/Include/core_cm4.h ****   }
1753:Drivers/CMSIS/Include/core_cm4.h **** }
1754:Drivers/CMSIS/Include/core_cm4.h **** 
1755:Drivers/CMSIS/Include/core_cm4.h **** 
1756:Drivers/CMSIS/Include/core_cm4.h **** /**
1757:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Pending Interrupt
1758:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1759:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1760:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1761:Drivers/CMSIS/Include/core_cm4.h ****  */
1762:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1763:Drivers/CMSIS/Include/core_cm4.h **** {
1764:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1765:Drivers/CMSIS/Include/core_cm4.h ****   {
1766:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1767:Drivers/CMSIS/Include/core_cm4.h ****   }
1768:Drivers/CMSIS/Include/core_cm4.h **** }
1769:Drivers/CMSIS/Include/core_cm4.h **** 
1770:Drivers/CMSIS/Include/core_cm4.h **** 
1771:Drivers/CMSIS/Include/core_cm4.h **** /**
1772:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Clear Pending Interrupt
1773:Drivers/CMSIS/Include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1774:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1775:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1776:Drivers/CMSIS/Include/core_cm4.h ****  */
1777:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1778:Drivers/CMSIS/Include/core_cm4.h **** {
1779:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1780:Drivers/CMSIS/Include/core_cm4.h ****   {
1781:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1782:Drivers/CMSIS/Include/core_cm4.h ****   }
1783:Drivers/CMSIS/Include/core_cm4.h **** }
1784:Drivers/CMSIS/Include/core_cm4.h **** 
1785:Drivers/CMSIS/Include/core_cm4.h **** 
1786:Drivers/CMSIS/Include/core_cm4.h **** /**
1787:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Active Interrupt
1788:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1789:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1790:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not active.
1791:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is active.
1792:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1793:Drivers/CMSIS/Include/core_cm4.h ****  */
1794:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1795:Drivers/CMSIS/Include/core_cm4.h **** {
1796:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1797:Drivers/CMSIS/Include/core_cm4.h ****   {
1798:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1799:Drivers/CMSIS/Include/core_cm4.h ****   }
1800:Drivers/CMSIS/Include/core_cm4.h ****   else
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 67


1801:Drivers/CMSIS/Include/core_cm4.h ****   {
1802:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1803:Drivers/CMSIS/Include/core_cm4.h ****   }
1804:Drivers/CMSIS/Include/core_cm4.h **** }
1805:Drivers/CMSIS/Include/core_cm4.h **** 
1806:Drivers/CMSIS/Include/core_cm4.h **** 
1807:Drivers/CMSIS/Include/core_cm4.h **** /**
1808:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Interrupt Priority
1809:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1810:Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1811:Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1812:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1813:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]  priority  Priority to set.
1814:Drivers/CMSIS/Include/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1815:Drivers/CMSIS/Include/core_cm4.h ****  */
1816:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1817:Drivers/CMSIS/Include/core_cm4.h **** {
1818:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1819:Drivers/CMSIS/Include/core_cm4.h ****   {
1820:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1821:Drivers/CMSIS/Include/core_cm4.h ****   }
1822:Drivers/CMSIS/Include/core_cm4.h ****   else
1823:Drivers/CMSIS/Include/core_cm4.h ****   {
1824:Drivers/CMSIS/Include/core_cm4.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1825:Drivers/CMSIS/Include/core_cm4.h ****   }
1826:Drivers/CMSIS/Include/core_cm4.h **** }
1827:Drivers/CMSIS/Include/core_cm4.h **** 
1828:Drivers/CMSIS/Include/core_cm4.h **** 
1829:Drivers/CMSIS/Include/core_cm4.h **** /**
1830:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Priority
1831:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1832:Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1833:Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1834:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1835:Drivers/CMSIS/Include/core_cm4.h ****   \return             Interrupt Priority.
1836:Drivers/CMSIS/Include/core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1837:Drivers/CMSIS/Include/core_cm4.h ****  */
1838:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1839:Drivers/CMSIS/Include/core_cm4.h **** {
1840:Drivers/CMSIS/Include/core_cm4.h **** 
1841:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1842:Drivers/CMSIS/Include/core_cm4.h ****   {
1843:Drivers/CMSIS/Include/core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
1844:Drivers/CMSIS/Include/core_cm4.h ****   }
1845:Drivers/CMSIS/Include/core_cm4.h ****   else
1846:Drivers/CMSIS/Include/core_cm4.h ****   {
1847:Drivers/CMSIS/Include/core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
1848:Drivers/CMSIS/Include/core_cm4.h ****   }
1849:Drivers/CMSIS/Include/core_cm4.h **** }
1850:Drivers/CMSIS/Include/core_cm4.h **** 
1851:Drivers/CMSIS/Include/core_cm4.h **** 
1852:Drivers/CMSIS/Include/core_cm4.h **** /**
1853:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Encode Priority
1854:Drivers/CMSIS/Include/core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1855:Drivers/CMSIS/Include/core_cm4.h ****            preemptive priority value, and subpriority value.
1856:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1857:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 68


1858:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1859:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1860:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1861:Drivers/CMSIS/Include/core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1862:Drivers/CMSIS/Include/core_cm4.h ****  */
1863:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1864:Drivers/CMSIS/Include/core_cm4.h **** {
1865:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1866:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1867:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
1868:Drivers/CMSIS/Include/core_cm4.h **** 
1869:Drivers/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1870:Drivers/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1871:Drivers/CMSIS/Include/core_cm4.h **** 
1872:Drivers/CMSIS/Include/core_cm4.h ****   return (
1873:Drivers/CMSIS/Include/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1874:Drivers/CMSIS/Include/core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1875:Drivers/CMSIS/Include/core_cm4.h ****          );
1876:Drivers/CMSIS/Include/core_cm4.h **** }
1877:Drivers/CMSIS/Include/core_cm4.h **** 
1878:Drivers/CMSIS/Include/core_cm4.h **** 
1879:Drivers/CMSIS/Include/core_cm4.h **** /**
1880:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Decode Priority
1881:Drivers/CMSIS/Include/core_cm4.h ****   \details Decodes an interrupt priority value with a given priority group to
1882:Drivers/CMSIS/Include/core_cm4.h ****            preemptive priority value and subpriority value.
1883:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1884:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1885:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1886:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1887:Drivers/CMSIS/Include/core_cm4.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1888:Drivers/CMSIS/Include/core_cm4.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1889:Drivers/CMSIS/Include/core_cm4.h ****  */
1890:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1891:Drivers/CMSIS/Include/core_cm4.h **** {
1892:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1893:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1894:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
1895:Drivers/CMSIS/Include/core_cm4.h **** 
1896:Drivers/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1897:Drivers/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1898:Drivers/CMSIS/Include/core_cm4.h **** 
1899:Drivers/CMSIS/Include/core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1900:Drivers/CMSIS/Include/core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1901:Drivers/CMSIS/Include/core_cm4.h **** }
1902:Drivers/CMSIS/Include/core_cm4.h **** 
1903:Drivers/CMSIS/Include/core_cm4.h **** 
1904:Drivers/CMSIS/Include/core_cm4.h **** /**
1905:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Interrupt Vector
1906:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1907:Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1908:Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1909:Drivers/CMSIS/Include/core_cm4.h ****            VTOR must been relocated to SRAM before.
1910:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn      Interrupt number
1911:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   vector    Address of interrupt handler function
1912:Drivers/CMSIS/Include/core_cm4.h ****  */
1913:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1914:Drivers/CMSIS/Include/core_cm4.h **** {
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 69


1915:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1916:Drivers/CMSIS/Include/core_cm4.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
1917:Drivers/CMSIS/Include/core_cm4.h **** }
1918:Drivers/CMSIS/Include/core_cm4.h **** 
1919:Drivers/CMSIS/Include/core_cm4.h **** 
1920:Drivers/CMSIS/Include/core_cm4.h **** /**
1921:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Vector
1922:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads an interrupt vector from interrupt vector table.
1923:Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1924:Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1925:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn      Interrupt number.
1926:Drivers/CMSIS/Include/core_cm4.h ****   \return                 Address of interrupt handler function
1927:Drivers/CMSIS/Include/core_cm4.h ****  */
1928:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
1929:Drivers/CMSIS/Include/core_cm4.h **** {
1930:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1931:Drivers/CMSIS/Include/core_cm4.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
1932:Drivers/CMSIS/Include/core_cm4.h **** }
1933:Drivers/CMSIS/Include/core_cm4.h **** 
1934:Drivers/CMSIS/Include/core_cm4.h **** 
1935:Drivers/CMSIS/Include/core_cm4.h **** /**
1936:Drivers/CMSIS/Include/core_cm4.h ****   \brief   System Reset
1937:Drivers/CMSIS/Include/core_cm4.h ****   \details Initiates a system reset request to reset the MCU.
1938:Drivers/CMSIS/Include/core_cm4.h ****  */
1939:Drivers/CMSIS/Include/core_cm4.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
1940:Drivers/CMSIS/Include/core_cm4.h **** {
1941:Drivers/CMSIS/Include/core_cm4.h ****   __DSB();                                                          /* Ensure all outstanding memor
1942:Drivers/CMSIS/Include/core_cm4.h ****                                                                        buffered write are completed
1943:Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
1944:Drivers/CMSIS/Include/core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
1945:Drivers/CMSIS/Include/core_cm4.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1946:Drivers/CMSIS/Include/core_cm4.h ****   __DSB();                                                          /* Ensure completion of memory 
1947:Drivers/CMSIS/Include/core_cm4.h **** 
1948:Drivers/CMSIS/Include/core_cm4.h ****   for(;;)                                                           /* wait until reset */
1949:Drivers/CMSIS/Include/core_cm4.h ****   {
1950:Drivers/CMSIS/Include/core_cm4.h ****     __NOP();
1951:Drivers/CMSIS/Include/core_cm4.h ****   }
1952:Drivers/CMSIS/Include/core_cm4.h **** }
1953:Drivers/CMSIS/Include/core_cm4.h **** 
1954:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of CMSIS_Core_NVICFunctions */
1955:Drivers/CMSIS/Include/core_cm4.h **** 
1956:Drivers/CMSIS/Include/core_cm4.h **** /* ##########################  MPU functions  #################################### */
1957:Drivers/CMSIS/Include/core_cm4.h **** 
1958:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1959:Drivers/CMSIS/Include/core_cm4.h **** 
1960:Drivers/CMSIS/Include/core_cm4.h **** #include "mpu_armv7.h"
1961:Drivers/CMSIS/Include/core_cm4.h **** 
1962:Drivers/CMSIS/Include/core_cm4.h **** #endif
1963:Drivers/CMSIS/Include/core_cm4.h **** 
1964:Drivers/CMSIS/Include/core_cm4.h **** 
1965:Drivers/CMSIS/Include/core_cm4.h **** /* ##########################  FPU functions  #################################### */
1966:Drivers/CMSIS/Include/core_cm4.h **** /**
1967:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1968:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FpuFunctions FPU Functions
1969:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Function that provides FPU type.
1970:Drivers/CMSIS/Include/core_cm4.h ****   @{
1971:Drivers/CMSIS/Include/core_cm4.h ****  */
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 70


1972:Drivers/CMSIS/Include/core_cm4.h **** 
1973:Drivers/CMSIS/Include/core_cm4.h **** /**
1974:Drivers/CMSIS/Include/core_cm4.h ****   \brief   get FPU type
1975:Drivers/CMSIS/Include/core_cm4.h ****   \details returns the FPU type
1976:Drivers/CMSIS/Include/core_cm4.h ****   \returns
1977:Drivers/CMSIS/Include/core_cm4.h ****    - \b  0: No FPU
1978:Drivers/CMSIS/Include/core_cm4.h ****    - \b  1: Single precision FPU
1979:Drivers/CMSIS/Include/core_cm4.h ****    - \b  2: Double + Single precision FPU
1980:Drivers/CMSIS/Include/core_cm4.h ****  */
1981:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t SCB_GetFPUType(void)
1982:Drivers/CMSIS/Include/core_cm4.h **** {
1983:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t mvfr0;
1984:Drivers/CMSIS/Include/core_cm4.h **** 
1985:Drivers/CMSIS/Include/core_cm4.h ****   mvfr0 = FPU->MVFR0;
1986:Drivers/CMSIS/Include/core_cm4.h ****   if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1987:Drivers/CMSIS/Include/core_cm4.h ****   {
1988:Drivers/CMSIS/Include/core_cm4.h ****     return 1U;           /* Single precision FPU */
1989:Drivers/CMSIS/Include/core_cm4.h ****   }
1990:Drivers/CMSIS/Include/core_cm4.h ****   else
1991:Drivers/CMSIS/Include/core_cm4.h ****   {
1992:Drivers/CMSIS/Include/core_cm4.h ****     return 0U;           /* No FPU */
1993:Drivers/CMSIS/Include/core_cm4.h ****   }
1994:Drivers/CMSIS/Include/core_cm4.h **** }
1995:Drivers/CMSIS/Include/core_cm4.h **** 
1996:Drivers/CMSIS/Include/core_cm4.h **** 
1997:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of CMSIS_Core_FpuFunctions */
1998:Drivers/CMSIS/Include/core_cm4.h **** 
1999:Drivers/CMSIS/Include/core_cm4.h **** 
2000:Drivers/CMSIS/Include/core_cm4.h **** 
2001:Drivers/CMSIS/Include/core_cm4.h **** /* ##################################    SysTick function  ########################################
2002:Drivers/CMSIS/Include/core_cm4.h **** /**
2003:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
2004:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
2005:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Functions that configure the System.
2006:Drivers/CMSIS/Include/core_cm4.h ****   @{
2007:Drivers/CMSIS/Include/core_cm4.h ****  */
2008:Drivers/CMSIS/Include/core_cm4.h **** 
2009:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
2010:Drivers/CMSIS/Include/core_cm4.h **** 
2011:Drivers/CMSIS/Include/core_cm4.h **** /**
2012:Drivers/CMSIS/Include/core_cm4.h ****   \brief   System Tick Configuration
2013:Drivers/CMSIS/Include/core_cm4.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
2014:Drivers/CMSIS/Include/core_cm4.h ****            Counter is in free running mode to generate periodic interrupts.
2015:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]  ticks  Number of ticks between two interrupts.
2016:Drivers/CMSIS/Include/core_cm4.h ****   \return          0  Function succeeded.
2017:Drivers/CMSIS/Include/core_cm4.h ****   \return          1  Function failed.
2018:Drivers/CMSIS/Include/core_cm4.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
2019:Drivers/CMSIS/Include/core_cm4.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
2020:Drivers/CMSIS/Include/core_cm4.h ****            must contain a vendor-specific implementation of this function.
2021:Drivers/CMSIS/Include/core_cm4.h ****  */
2022:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
2023:Drivers/CMSIS/Include/core_cm4.h **** {
2024:Drivers/CMSIS/Include/core_cm4.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
2025:Drivers/CMSIS/Include/core_cm4.h ****   {
2026:Drivers/CMSIS/Include/core_cm4.h ****     return (1UL);                                                   /* Reload value impossible */
2027:Drivers/CMSIS/Include/core_cm4.h ****   }
2028:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 71


2029:Drivers/CMSIS/Include/core_cm4.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
2030:Drivers/CMSIS/Include/core_cm4.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
2031:Drivers/CMSIS/Include/core_cm4.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
2032:Drivers/CMSIS/Include/core_cm4.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
2033:Drivers/CMSIS/Include/core_cm4.h ****                    SysTick_CTRL_TICKINT_Msk   |
2034:Drivers/CMSIS/Include/core_cm4.h ****                    SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTi
2035:Drivers/CMSIS/Include/core_cm4.h ****   return (0UL);                                                     /* Function successful */
2036:Drivers/CMSIS/Include/core_cm4.h **** }
2037:Drivers/CMSIS/Include/core_cm4.h **** 
2038:Drivers/CMSIS/Include/core_cm4.h **** #endif
2039:Drivers/CMSIS/Include/core_cm4.h **** 
2040:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of CMSIS_Core_SysTickFunctions */
2041:Drivers/CMSIS/Include/core_cm4.h **** 
2042:Drivers/CMSIS/Include/core_cm4.h **** 
2043:Drivers/CMSIS/Include/core_cm4.h **** 
2044:Drivers/CMSIS/Include/core_cm4.h **** /* ##################################### Debug In/Output function #################################
2045:Drivers/CMSIS/Include/core_cm4.h **** /**
2046:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
2047:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_DebugFunctions ITM Functions
2048:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Functions that access the ITM debug interface.
2049:Drivers/CMSIS/Include/core_cm4.h ****   @{
2050:Drivers/CMSIS/Include/core_cm4.h ****  */
2051:Drivers/CMSIS/Include/core_cm4.h **** 
2052:Drivers/CMSIS/Include/core_cm4.h **** extern volatile int32_t ITM_RxBuffer;                              /*!< External variable to receiv
2053:Drivers/CMSIS/Include/core_cm4.h **** #define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_
2054:Drivers/CMSIS/Include/core_cm4.h **** 
2055:Drivers/CMSIS/Include/core_cm4.h **** 
2056:Drivers/CMSIS/Include/core_cm4.h **** /**
2057:Drivers/CMSIS/Include/core_cm4.h ****   \brief   ITM Send Character
2058:Drivers/CMSIS/Include/core_cm4.h ****   \details Transmits a character via the ITM channel 0, and
2059:Drivers/CMSIS/Include/core_cm4.h ****            \li Just returns when no debugger is connected that has booked the output.
2060:Drivers/CMSIS/Include/core_cm4.h ****            \li Is blocking when a debugger is connected, but the previous character sent has not be
2061:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]     ch  Character to transmit.
2062:Drivers/CMSIS/Include/core_cm4.h ****   \returns            Character to transmit.
2063:Drivers/CMSIS/Include/core_cm4.h ****  */
2064:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
2065:Drivers/CMSIS/Include/core_cm4.h **** {
2066:Drivers/CMSIS/Include/core_cm4.h ****   if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
2067:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
2068:Drivers/CMSIS/Include/core_cm4.h ****   {
2069:Drivers/CMSIS/Include/core_cm4.h ****     while (ITM->PORT[0U].u32 == 0UL)
2070:Drivers/CMSIS/Include/core_cm4.h ****     {
2071:Drivers/CMSIS/Include/core_cm4.h ****       __NOP();
 1468              		.loc 2 2071 7 is_stmt 1 view .LVU319
 1469              		.syntax unified
 1470              	@ 2071 "Drivers/CMSIS/Include/core_cm4.h" 1
 1471 0008 00BF     		nop
 1472              	@ 0 "" 2
 1473              		.thumb
 1474              		.syntax unified
 1475              	.L81:
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 1476              		.loc 2 2069 11 view .LVU320
2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 1477              		.loc 2 2069 25 is_stmt 0 view .LVU321
 1478 000a 4FF06043 		mov	r3, #-536870912
 1479 000e 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 72


2069:Drivers/CMSIS/Include/core_cm4.h ****     {
 1480              		.loc 2 2069 11 view .LVU322
 1481 0010 002B     		cmp	r3, #0
 1482 0012 F9D0     		beq	.L82
2072:Drivers/CMSIS/Include/core_cm4.h ****     }
2073:Drivers/CMSIS/Include/core_cm4.h ****     ITM->PORT[0U].u8 = (uint8_t)ch;
 1483              		.loc 2 2073 5 is_stmt 1 view .LVU323
 1484              		.loc 2 2073 22 is_stmt 0 view .LVU324
 1485 0014 4FF06043 		mov	r3, #-536870912
 1486 0018 1A70     		strb	r2, [r3]
 1487              	.L80:
2074:Drivers/CMSIS/Include/core_cm4.h ****   }
2075:Drivers/CMSIS/Include/core_cm4.h ****   return (ch);
 1488              		.loc 2 2075 3 is_stmt 1 view .LVU325
 1489              	.LVL158:
 1490              		.loc 2 2075 3 is_stmt 0 view .LVU326
 1491              	.LBE11:
 1492              	.LBE10:
 1493              		.loc 1 447 31 is_stmt 1 view .LVU327
 1494              		.loc 1 447 38 is_stmt 0 view .LVU328
 1495 001a 0CF1010C 		add	ip, ip, #1
 1496              	.LVL159:
 1497              	.L79:
 1498              		.loc 1 447 18 is_stmt 1 discriminator 1 view .LVU329
 1499              		.loc 1 447 3 is_stmt 0 discriminator 1 view .LVU330
 1500 001e 8445     		cmp	ip, r0
 1501 0020 10DA     		bge	.L84
 448:Core/Src/main.c ****   {
 449:Core/Src/main.c ****     ITM_SendChar(*ptr++);
 1502              		.loc 1 449 5 is_stmt 1 discriminator 3 view .LVU331
 1503              	.LVL160:
 1504              		.loc 1 449 18 is_stmt 0 discriminator 3 view .LVU332
 1505 0022 11F8012B 		ldrb	r2, [r1], #1	@ zero_extendqisi2
 1506              	.LVL161:
 1507              	.LBB13:
 1508              	.LBI10:
2064:Drivers/CMSIS/Include/core_cm4.h **** {
 1509              		.loc 2 2064 26 is_stmt 1 discriminator 3 view .LVU333
 1510              	.LBB12:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 1511              		.loc 2 2066 3 discriminator 3 view .LVU334
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 1512              		.loc 2 2066 12 is_stmt 0 discriminator 3 view .LVU335
 1513 0026 4FF06043 		mov	r3, #-536870912
 1514 002a D3F8803E 		ldr	r3, [r3, #3712]
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 1515              		.loc 2 2066 6 discriminator 3 view .LVU336
 1516 002e 13F0010F 		tst	r3, #1
 1517 0032 F2D0     		beq	.L80
2067:Drivers/CMSIS/Include/core_cm4.h ****   {
 1518              		.loc 2 2067 12 view .LVU337
 1519 0034 4FF06043 		mov	r3, #-536870912
 1520 0038 D3F8003E 		ldr	r3, [r3, #3584]
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 1521              		.loc 2 2066 48 view .LVU338
 1522 003c 13F0010F 		tst	r3, #1
 1523 0040 E3D1     		bne	.L81
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 73


 1524 0042 EAE7     		b	.L80
 1525              	.LVL162:
 1526              	.L84:
2066:Drivers/CMSIS/Include/core_cm4.h ****       ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 1527              		.loc 2 2066 48 view .LVU339
 1528              	.LBE12:
 1529              	.LBE13:
 450:Core/Src/main.c ****   }
 451:Core/Src/main.c ****   return len;
 1530              		.loc 1 451 3 is_stmt 1 view .LVU340
 452:Core/Src/main.c **** }
 1531              		.loc 1 452 1 is_stmt 0 view .LVU341
 1532 0044 7047     		bx	lr
 1533              		.cfi_endproc
 1534              	.LFE265:
 1536              		.section	.text.Error_Handler,"ax",%progbits
 1537              		.align	1
 1538              		.global	Error_Handler
 1539              		.syntax unified
 1540              		.thumb
 1541              		.thumb_func
 1543              	Error_Handler:
 1544              	.LFB266:
 453:Core/Src/main.c **** /* USER CODE END 4 */
 454:Core/Src/main.c **** 
 455:Core/Src/main.c **** /**
 456:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 457:Core/Src/main.c ****   * @retval None
 458:Core/Src/main.c ****   */
 459:Core/Src/main.c **** void Error_Handler(void)
 460:Core/Src/main.c **** {
 1545              		.loc 1 460 1 is_stmt 1 view -0
 1546              		.cfi_startproc
 1547              		@ Volatile: function does not return.
 1548              		@ args = 0, pretend = 0, frame = 0
 1549              		@ frame_needed = 0, uses_anonymous_args = 0
 1550              		@ link register save eliminated.
 461:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 462:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 463:Core/Src/main.c ****   __disable_irq();
 1551              		.loc 1 463 3 view .LVU343
 1552              	.LBB14:
 1553              	.LBI14:
 1554              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 74


  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 75


  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 76


 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 1555              		.loc 3 140 27 view .LVU344
 1556              	.LBB15:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 1557              		.loc 3 142 3 view .LVU345
 1558              		.syntax unified
 1559              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1560 0000 72B6     		cpsid i
 1561              	@ 0 "" 2
 1562              		.thumb
 1563              		.syntax unified
 1564              	.L86:
 1565              	.LBE15:
 1566              	.LBE14:
 464:Core/Src/main.c ****   while (1)
 1567              		.loc 1 464 3 discriminator 1 view .LVU346
 465:Core/Src/main.c ****   {
 466:Core/Src/main.c ****   }
 1568              		.loc 1 466 3 discriminator 1 view .LVU347
 464:Core/Src/main.c ****   while (1)
 1569              		.loc 1 464 9 discriminator 1 view .LVU348
 1570 0002 FEE7     		b	.L86
 1571              		.cfi_endproc
 1572              	.LFE266:
 1574              		.section	.text.SystemClock_Config,"ax",%progbits
 1575              		.align	1
 1576              		.global	SystemClock_Config
 1577              		.syntax unified
 1578              		.thumb
 1579              		.thumb_func
 1581              	SystemClock_Config:
 1582              	.LFB264:
 402:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1583              		.loc 1 402 1 view -0
 1584              		.cfi_startproc
 1585              		@ args = 0, pretend = 0, frame = 80
 1586              		@ frame_needed = 0, uses_anonymous_args = 0
 1587 0000 00B5     		push	{lr}
 1588              	.LCFI17:
 1589              		.cfi_def_cfa_offset 4
 1590              		.cfi_offset 14, -4
 1591 0002 95B0     		sub	sp, sp, #84
 1592              	.LCFI18:
 1593              		.cfi_def_cfa_offset 88
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 77


 403:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1594              		.loc 1 403 3 view .LVU350
 403:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1595              		.loc 1 403 22 is_stmt 0 view .LVU351
 1596 0004 3422     		movs	r2, #52
 1597 0006 0021     		movs	r1, #0
 1598 0008 07A8     		add	r0, sp, #28
 1599 000a FFF7FEFF 		bl	memset
 1600              	.LVL163:
 404:Core/Src/main.c **** 
 1601              		.loc 1 404 3 is_stmt 1 view .LVU352
 404:Core/Src/main.c **** 
 1602              		.loc 1 404 22 is_stmt 0 view .LVU353
 1603 000e 0023     		movs	r3, #0
 1604 0010 0293     		str	r3, [sp, #8]
 1605 0012 0393     		str	r3, [sp, #12]
 1606 0014 0493     		str	r3, [sp, #16]
 1607 0016 0593     		str	r3, [sp, #20]
 1608 0018 0693     		str	r3, [sp, #24]
 408:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1609              		.loc 1 408 3 is_stmt 1 view .LVU354
 1610              	.LBB16:
 408:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1611              		.loc 1 408 3 view .LVU355
 1612 001a 0093     		str	r3, [sp]
 408:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1613              		.loc 1 408 3 view .LVU356
 1614 001c 1F4A     		ldr	r2, .L93
 1615 001e 116C     		ldr	r1, [r2, #64]
 1616 0020 41F08051 		orr	r1, r1, #268435456
 1617 0024 1164     		str	r1, [r2, #64]
 408:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1618              		.loc 1 408 3 view .LVU357
 1619 0026 126C     		ldr	r2, [r2, #64]
 1620 0028 02F08052 		and	r2, r2, #268435456
 1621 002c 0092     		str	r2, [sp]
 408:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1622              		.loc 1 408 3 view .LVU358
 1623 002e 009A     		ldr	r2, [sp]
 1624              	.LBE16:
 408:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1625              		.loc 1 408 3 view .LVU359
 409:Core/Src/main.c **** 
 1626              		.loc 1 409 3 view .LVU360
 1627              	.LBB17:
 409:Core/Src/main.c **** 
 1628              		.loc 1 409 3 view .LVU361
 1629 0030 0193     		str	r3, [sp, #4]
 409:Core/Src/main.c **** 
 1630              		.loc 1 409 3 view .LVU362
 1631 0032 1B4B     		ldr	r3, .L93+4
 1632 0034 1A68     		ldr	r2, [r3]
 1633 0036 42F44042 		orr	r2, r2, #49152
 1634 003a 1A60     		str	r2, [r3]
 409:Core/Src/main.c **** 
 1635              		.loc 1 409 3 view .LVU363
 1636 003c 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 78


 1637 003e 03F44043 		and	r3, r3, #49152
 1638 0042 0193     		str	r3, [sp, #4]
 409:Core/Src/main.c **** 
 1639              		.loc 1 409 3 view .LVU364
 1640 0044 019B     		ldr	r3, [sp, #4]
 1641              	.LBE17:
 409:Core/Src/main.c **** 
 1642              		.loc 1 409 3 view .LVU365
 414:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 1643              		.loc 1 414 3 view .LVU366
 414:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 1644              		.loc 1 414 36 is_stmt 0 view .LVU367
 1645 0046 0123     		movs	r3, #1
 1646 0048 0793     		str	r3, [sp, #28]
 415:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1647              		.loc 1 415 3 is_stmt 1 view .LVU368
 415:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1648              		.loc 1 415 30 is_stmt 0 view .LVU369
 1649 004a 4FF4A023 		mov	r3, #327680
 1650 004e 0893     		str	r3, [sp, #32]
 416:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1651              		.loc 1 416 3 is_stmt 1 view .LVU370
 416:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1652              		.loc 1 416 34 is_stmt 0 view .LVU371
 1653 0050 0223     		movs	r3, #2
 1654 0052 0D93     		str	r3, [sp, #52]
 417:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 10;
 1655              		.loc 1 417 3 is_stmt 1 view .LVU372
 417:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 10;
 1656              		.loc 1 417 35 is_stmt 0 view .LVU373
 1657 0054 4FF48002 		mov	r2, #4194304
 1658 0058 0E92     		str	r2, [sp, #56]
 418:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 100;
 1659              		.loc 1 418 3 is_stmt 1 view .LVU374
 418:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 100;
 1660              		.loc 1 418 30 is_stmt 0 view .LVU375
 1661 005a 0A22     		movs	r2, #10
 1662 005c 0F92     		str	r2, [sp, #60]
 419:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1663              		.loc 1 419 3 is_stmt 1 view .LVU376
 419:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1664              		.loc 1 419 30 is_stmt 0 view .LVU377
 1665 005e 6422     		movs	r2, #100
 1666 0060 1092     		str	r2, [sp, #64]
 420:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 1667              		.loc 1 420 3 is_stmt 1 view .LVU378
 420:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 1668              		.loc 1 420 30 is_stmt 0 view .LVU379
 1669 0062 1193     		str	r3, [sp, #68]
 421:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 1670              		.loc 1 421 3 is_stmt 1 view .LVU380
 421:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 1671              		.loc 1 421 30 is_stmt 0 view .LVU381
 1672 0064 1293     		str	r3, [sp, #72]
 422:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1673              		.loc 1 422 3 is_stmt 1 view .LVU382
 422:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 79


 1674              		.loc 1 422 30 is_stmt 0 view .LVU383
 1675 0066 1393     		str	r3, [sp, #76]
 423:Core/Src/main.c ****   {
 1676              		.loc 1 423 3 is_stmt 1 view .LVU384
 423:Core/Src/main.c ****   {
 1677              		.loc 1 423 7 is_stmt 0 view .LVU385
 1678 0068 07A8     		add	r0, sp, #28
 1679 006a FFF7FEFF 		bl	HAL_RCC_OscConfig
 1680              	.LVL164:
 423:Core/Src/main.c ****   {
 1681              		.loc 1 423 6 view .LVU386
 1682 006e 88B9     		cbnz	r0, .L91
 430:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1683              		.loc 1 430 3 is_stmt 1 view .LVU387
 430:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1684              		.loc 1 430 31 is_stmt 0 view .LVU388
 1685 0070 0F23     		movs	r3, #15
 1686 0072 0293     		str	r3, [sp, #8]
 432:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1687              		.loc 1 432 3 is_stmt 1 view .LVU389
 432:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1688              		.loc 1 432 34 is_stmt 0 view .LVU390
 1689 0074 0223     		movs	r3, #2
 1690 0076 0393     		str	r3, [sp, #12]
 433:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1691              		.loc 1 433 3 is_stmt 1 view .LVU391
 433:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1692              		.loc 1 433 35 is_stmt 0 view .LVU392
 1693 0078 0023     		movs	r3, #0
 1694 007a 0493     		str	r3, [sp, #16]
 434:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1695              		.loc 1 434 3 is_stmt 1 view .LVU393
 434:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1696              		.loc 1 434 36 is_stmt 0 view .LVU394
 1697 007c 4FF48052 		mov	r2, #4096
 1698 0080 0592     		str	r2, [sp, #20]
 435:Core/Src/main.c **** 
 1699              		.loc 1 435 3 is_stmt 1 view .LVU395
 435:Core/Src/main.c **** 
 1700              		.loc 1 435 36 is_stmt 0 view .LVU396
 1701 0082 0693     		str	r3, [sp, #24]
 437:Core/Src/main.c ****   {
 1702              		.loc 1 437 3 is_stmt 1 view .LVU397
 437:Core/Src/main.c ****   {
 1703              		.loc 1 437 7 is_stmt 0 view .LVU398
 1704 0084 0321     		movs	r1, #3
 1705 0086 02A8     		add	r0, sp, #8
 1706 0088 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1707              	.LVL165:
 437:Core/Src/main.c ****   {
 1708              		.loc 1 437 6 view .LVU399
 1709 008c 20B9     		cbnz	r0, .L92
 441:Core/Src/main.c **** 
 1710              		.loc 1 441 1 view .LVU400
 1711 008e 15B0     		add	sp, sp, #84
 1712              	.LCFI19:
 1713              		.cfi_remember_state
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 80


 1714              		.cfi_def_cfa_offset 4
 1715              		@ sp needed
 1716 0090 5DF804FB 		ldr	pc, [sp], #4
 1717              	.L91:
 1718              	.LCFI20:
 1719              		.cfi_restore_state
 425:Core/Src/main.c ****   }
 1720              		.loc 1 425 5 is_stmt 1 view .LVU401
 1721 0094 FFF7FEFF 		bl	Error_Handler
 1722              	.LVL166:
 1723              	.L92:
 439:Core/Src/main.c ****   }
 1724              		.loc 1 439 5 view .LVU402
 1725 0098 FFF7FEFF 		bl	Error_Handler
 1726              	.LVL167:
 1727              	.L94:
 1728              		.align	2
 1729              	.L93:
 1730 009c 00380240 		.word	1073887232
 1731 00a0 00700040 		.word	1073770496
 1732              		.cfi_endproc
 1733              	.LFE264:
 1735              		.global	__aeabi_dcmpgt
 1736              		.global	__aeabi_dcmplt
 1737              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 1738              		.align	2
 1739              	.LC1:
 1740 0000 25666D2F 		.ascii	"%fm/s\011%fdeg/s\011%fdeg\015\012\000"
 1740      73092566 
 1740      6465672F 
 1740      73092566 
 1740      6465670D 
 1741 0016 0000     		.align	2
 1742              	.LC2:
 1743 0018 25660D0A 		.ascii	"%f\015\012\000"
 1743      00
 1744 001d 000000   		.align	2
 1745              	.LC3:
 1746 0020 252E3366 		.ascii	"%.3fv\015\012\000"
 1746      760D0A00 
 1747              		.align	2
 1748              	.LC4:
 1749 0028 25640D0A 		.ascii	"%d\015\012\000"
 1749      00
 1750              		.global	__aeabi_d2iz
 1751              		.section	.text.main,"ax",%progbits
 1752              		.align	1
 1753              		.global	main
 1754              		.syntax unified
 1755              		.thumb
 1756              		.thumb_func
 1758              	main:
 1759              	.LFB263:
 282:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 1760              		.loc 1 282 1 view -0
 1761              		.cfi_startproc
 1762              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 81


 1763              		@ frame_needed = 0, uses_anonymous_args = 0
 1764 0000 70B5     		push	{r4, r5, r6, lr}
 1765              	.LCFI21:
 1766              		.cfi_def_cfa_offset 16
 1767              		.cfi_offset 4, -16
 1768              		.cfi_offset 5, -12
 1769              		.cfi_offset 6, -8
 1770              		.cfi_offset 14, -4
 1771 0002 2DED028B 		vpush.64	{d8}
 1772              	.LCFI22:
 1773              		.cfi_def_cfa_offset 24
 1774              		.cfi_offset 80, -24
 1775              		.cfi_offset 81, -20
 1776 0006 84B0     		sub	sp, sp, #16
 1777              	.LCFI23:
 1778              		.cfi_def_cfa_offset 40
 290:Core/Src/main.c **** 
 1779              		.loc 1 290 3 view .LVU404
 1780 0008 FFF7FEFF 		bl	HAL_Init
 1781              	.LVL168:
 297:Core/Src/main.c **** 
 1782              		.loc 1 297 3 view .LVU405
 1783 000c FFF7FEFF 		bl	SystemClock_Config
 1784              	.LVL169:
 304:Core/Src/main.c ****   MX_DMA_Init();
 1785              		.loc 1 304 3 view .LVU406
 1786 0010 FFF7FEFF 		bl	MX_GPIO_Init
 1787              	.LVL170:
 305:Core/Src/main.c ****   MX_SPI2_Init();
 1788              		.loc 1 305 3 view .LVU407
 1789 0014 FFF7FEFF 		bl	MX_DMA_Init
 1790              	.LVL171:
 306:Core/Src/main.c ****   MX_ADC1_Init();
 1791              		.loc 1 306 3 view .LVU408
 1792 0018 FFF7FEFF 		bl	MX_SPI2_Init
 1793              	.LVL172:
 307:Core/Src/main.c ****   MX_SPI1_Init();
 1794              		.loc 1 307 3 view .LVU409
 1795 001c FFF7FEFF 		bl	MX_ADC1_Init
 1796              	.LVL173:
 308:Core/Src/main.c ****   MX_USART6_UART_Init();
 1797              		.loc 1 308 3 view .LVU410
 1798 0020 FFF7FEFF 		bl	MX_SPI1_Init
 1799              	.LVL174:
 309:Core/Src/main.c ****   MX_TIM1_Init();
 1800              		.loc 1 309 3 view .LVU411
 1801 0024 FFF7FEFF 		bl	MX_USART6_UART_Init
 1802              	.LVL175:
 310:Core/Src/main.c ****   MX_TIM2_Init();
 1803              		.loc 1 310 3 view .LVU412
 1804 0028 FFF7FEFF 		bl	MX_TIM1_Init
 1805              	.LVL176:
 311:Core/Src/main.c ****   MX_TIM6_Init();
 1806              		.loc 1 311 3 view .LVU413
 1807 002c FFF7FEFF 		bl	MX_TIM2_Init
 1808              	.LVL177:
 312:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 82


 1809              		.loc 1 312 3 view .LVU414
 1810 0030 FFF7FEFF 		bl	MX_TIM6_Init
 1811              	.LVL178:
 314:Core/Src/main.c ****   /* USER CODE END 2 */
 1812              		.loc 1 314 3 view .LVU415
 1813 0034 FFF7FEFF 		bl	init
 1814              	.LVL179:
 319:Core/Src/main.c ****   while (1)
 1815              		.loc 1 319 3 view .LVU416
 319:Core/Src/main.c ****   while (1)
 1816              		.loc 1 319 11 is_stmt 0 view .LVU417
 1817 0038 0126     		movs	r6, #1
 1818 003a 07E0     		b	.L117
 1819              	.LVL180:
 1820              	.L124:
 326:Core/Src/main.c ****       Blink(5);
 1821              		.loc 1 326 7 is_stmt 1 view .LVU418
 326:Core/Src/main.c ****       Blink(5);
 1822              		.loc 1 326 11 is_stmt 0 view .LVU419
 1823 003c 0136     		adds	r6, r6, #1
 1824              	.LVL181:
 326:Core/Src/main.c ****       Blink(5);
 1825              		.loc 1 326 11 view .LVU420
 1826 003e F6B2     		uxtb	r6, r6
 1827              	.LVL182:
 327:Core/Src/main.c ****     }else if(spd < -0.1){
 1828              		.loc 1 327 7 is_stmt 1 view .LVU421
 1829 0040 0520     		movs	r0, #5
 1830 0042 FFF7FEFF 		bl	Blink
 1831              	.LVL183:
 1832              	.L98:
 392:Core/Src/main.c ****   }
 1833              		.loc 1 392 5 view .LVU422
 1834 0046 3046     		mov	r0, r6
 1835 0048 FFF7FEFF 		bl	SetLED
 1836              	.LVL184:
 320:Core/Src/main.c ****   {
 1837              		.loc 1 320 9 view .LVU423
 1838              	.L117:
 320:Core/Src/main.c ****   {
 1839              		.loc 1 320 3 view .LVU424
 325:Core/Src/main.c ****       mode++;
 1840              		.loc 1 325 5 view .LVU425
 325:Core/Src/main.c ****       mode++;
 1841              		.loc 1 325 12 is_stmt 0 view .LVU426
 1842 004c 744B     		ldr	r3, .L126+32
 1843 004e 1868     		ldr	r0, [r3]	@ float
 1844 0050 FFF7FEFF 		bl	__aeabi_f2d
 1845              	.LVL185:
 1846 0054 0446     		mov	r4, r0
 1847 0056 0D46     		mov	r5, r1
 325:Core/Src/main.c ****       mode++;
 1848              		.loc 1 325 7 view .LVU427
 1849 0058 69A3     		adr	r3, .L126
 1850 005a D3E90023 		ldrd	r2, [r3]
 1851 005e FFF7FEFF 		bl	__aeabi_dcmpgt
 1852              	.LVL186:
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 83


 1853 0062 0028     		cmp	r0, #0
 1854 0064 EAD1     		bne	.L124
 328:Core/Src/main.c ****       mode--;
 1855              		.loc 1 328 11 is_stmt 1 view .LVU428
 328:Core/Src/main.c ****       mode--;
 1856              		.loc 1 328 13 is_stmt 0 view .LVU429
 1857 0066 68A3     		adr	r3, .L126+8
 1858 0068 D3E90023 		ldrd	r2, [r3]
 1859 006c 2046     		mov	r0, r4
 1860 006e 2946     		mov	r1, r5
 1861 0070 FFF7FEFF 		bl	__aeabi_dcmplt
 1862              	.LVL187:
 1863 0074 88B9     		cbnz	r0, .L125
 331:Core/Src/main.c ****       switch (mode){
 1864              		.loc 1 331 11 is_stmt 1 view .LVU430
 331:Core/Src/main.c ****       switch (mode){
 1865              		.loc 1 331 21 is_stmt 0 view .LVU431
 1866 0076 6B4A     		ldr	r2, .L126+36
 1867 0078 1388     		ldrh	r3, [r2]
 331:Core/Src/main.c ****       switch (mode){
 1868              		.loc 1 331 34 view .LVU432
 1869 007a D288     		ldrh	r2, [r2, #6]
 331:Core/Src/main.c ****       switch (mode){
 1870              		.loc 1 331 25 view .LVU433
 1871 007c 1344     		add	r3, r3, r2
 331:Core/Src/main.c ****       switch (mode){
 1872              		.loc 1 331 13 view .LVU434
 1873 007e 41F26F72 		movw	r2, #5999
 1874 0082 9342     		cmp	r3, r2
 1875 0084 DFDD     		ble	.L98
 332:Core/Src/main.c ****         case 1:
 1876              		.loc 1 332 7 is_stmt 1 view .LVU435
 1877 0086 731E     		subs	r3, r6, #1
 1878 0088 062B     		cmp	r3, #6
 1879 008a 00F2B680 		bhi	.L101
 1880 008e DFE803F0 		tbb	[pc, r3]
 1881              	.L103:
 1882 0092 0A       		.byte	(.L109-.L103)/2
 1883 0093 25       		.byte	(.L108-.L103)/2
 1884 0094 41       		.byte	(.L107-.L103)/2
 1885 0095 4A       		.byte	(.L106-.L103)/2
 1886 0096 56       		.byte	(.L105-.L103)/2
 1887 0097 7B       		.byte	(.L104-.L103)/2
 1888 0098 AA       		.byte	(.L102-.L103)/2
 1889 0099 00       		.p2align 1
 1890              	.L125:
 329:Core/Src/main.c ****       Blink(5);
 1891              		.loc 1 329 7 view .LVU436
 329:Core/Src/main.c ****       Blink(5);
 1892              		.loc 1 329 11 is_stmt 0 view .LVU437
 1893 009a 013E     		subs	r6, r6, #1
 1894              	.LVL188:
 329:Core/Src/main.c ****       Blink(5);
 1895              		.loc 1 329 11 view .LVU438
 1896 009c F6B2     		uxtb	r6, r6
 1897              	.LVL189:
 330:Core/Src/main.c ****     }else if(sensval[0] + sensval[3] >= CONFIRM*2){
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 84


 1898              		.loc 1 330 7 is_stmt 1 view .LVU439
 1899 009e 0520     		movs	r0, #5
 1900 00a0 FFF7FEFF 		bl	Blink
 1901              	.LVL190:
 1902 00a4 CFE7     		b	.L98
 1903              	.L109:
 1904              	.LBB18:
 334:Core/Src/main.c ****             printf("%fm/s\t%fdeg/s\t%fdeg\r\n",spd,angvel,deg);
 1905              		.loc 1 334 11 discriminator 1 view .LVU440
 335:Core/Src/main.c ****             HAL_Delay(100);
 1906              		.loc 1 335 13 discriminator 1 view .LVU441
 1907 00a6 5E4B     		ldr	r3, .L126+32
 1908 00a8 1868     		ldr	r0, [r3]	@ float
 1909 00aa FFF7FEFF 		bl	__aeabi_f2d
 1910              	.LVL191:
 1911 00ae 0446     		mov	r4, r0
 1912 00b0 0D46     		mov	r5, r1
 1913 00b2 5D4B     		ldr	r3, .L126+40
 1914 00b4 1868     		ldr	r0, [r3]	@ float
 1915 00b6 FFF7FEFF 		bl	__aeabi_f2d
 1916              	.LVL192:
 1917 00ba CDE90201 		strd	r0, [sp, #8]
 1918 00be 5B4B     		ldr	r3, .L126+44
 1919 00c0 1868     		ldr	r0, [r3]	@ float
 1920 00c2 FFF7FEFF 		bl	__aeabi_f2d
 1921              	.LVL193:
 1922 00c6 CDE90001 		strd	r0, [sp]
 1923 00ca 2246     		mov	r2, r4
 1924 00cc 2B46     		mov	r3, r5
 1925 00ce 5848     		ldr	r0, .L126+48
 1926 00d0 FFF7FEFF 		bl	printf
 1927              	.LVL194:
 336:Core/Src/main.c ****           }
 1928              		.loc 1 336 13 discriminator 1 view .LVU442
 1929 00d4 6420     		movs	r0, #100
 1930 00d6 FFF7FEFF 		bl	HAL_Delay
 1931              	.LVL195:
 334:Core/Src/main.c ****             printf("%fm/s\t%fdeg/s\t%fdeg\r\n",spd,angvel,deg);
 1932              		.loc 1 334 16 discriminator 1 view .LVU443
 1933 00da E4E7     		b	.L109
 1934              	.L108:
 338:Core/Src/main.c ****         case 2:
 1935              		.loc 1 338 11 view .LVU444
 340:Core/Src/main.c ****           HAL_Delay(500);
 1936              		.loc 1 340 11 view .LVU445
 1937 00dc 0020     		movs	r0, #0
 1938 00de FFF7FEFF 		bl	SetLED
 1939              	.LVL196:
 341:Core/Src/main.c ****           motpower = 1;
 1940              		.loc 1 341 11 view .LVU446
 1941 00e2 4FF4FA70 		mov	r0, #500
 1942 00e6 FFF7FEFF 		bl	HAL_Delay
 1943              	.LVL197:
 342:Core/Src/main.c ****           tgt_spd = 0.2;
 1944              		.loc 1 342 11 view .LVU447
 342:Core/Src/main.c ****           tgt_spd = 0.2;
 1945              		.loc 1 342 20 is_stmt 0 view .LVU448
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 85


 1946 00ea 524B     		ldr	r3, .L126+52
 1947 00ec 0122     		movs	r2, #1
 1948 00ee 1A70     		strb	r2, [r3]
 343:Core/Src/main.c ****           tgt_deg = deg;
 1949              		.loc 1 343 11 is_stmt 1 view .LVU449
 343:Core/Src/main.c ****           tgt_deg = deg;
 1950              		.loc 1 343 19 is_stmt 0 view .LVU450
 1951 00f0 514C     		ldr	r4, .L126+56
 1952 00f2 524B     		ldr	r3, .L126+60
 1953 00f4 2360     		str	r3, [r4]	@ float
 344:Core/Src/main.c ****           HAL_Delay(1000);
 1954              		.loc 1 344 11 is_stmt 1 view .LVU451
 344:Core/Src/main.c ****           HAL_Delay(1000);
 1955              		.loc 1 344 19 is_stmt 0 view .LVU452
 1956 00f6 4C4B     		ldr	r3, .L126+40
 1957 00f8 1A68     		ldr	r2, [r3]	@ float
 1958 00fa 514B     		ldr	r3, .L126+64
 1959 00fc 1A60     		str	r2, [r3]	@ float
 345:Core/Src/main.c ****           tgt_spd = 0.0;
 1960              		.loc 1 345 11 is_stmt 1 view .LVU453
 1961 00fe 4FF47A70 		mov	r0, #1000
 1962 0102 FFF7FEFF 		bl	HAL_Delay
 1963              	.LVL198:
 346:Core/Src/main.c ****           HAL_Delay(1000);
 1964              		.loc 1 346 11 view .LVU454
 346:Core/Src/main.c ****           HAL_Delay(1000);
 1965              		.loc 1 346 19 is_stmt 0 view .LVU455
 1966 0106 0023     		movs	r3, #0
 1967 0108 2360     		str	r3, [r4]	@ float
 347:Core/Src/main.c ****           break;
 1968              		.loc 1 347 11 is_stmt 1 view .LVU456
 1969 010a 4FF47A70 		mov	r0, #1000
 1970 010e FFF7FEFF 		bl	HAL_Delay
 1971              	.LVL199:
 348:Core/Src/main.c ****         case 3:
 1972              		.loc 1 348 11 view .LVU457
 1973 0112 98E7     		b	.L98
 1974              	.L107:
 350:Core/Src/main.c ****           tgt_deg = 0.0;
 1975              		.loc 1 350 11 view .LVU458
 350:Core/Src/main.c ****           tgt_deg = 0.0;
 1976              		.loc 1 350 20 is_stmt 0 view .LVU459
 1977 0114 474B     		ldr	r3, .L126+52
 1978 0116 0122     		movs	r2, #1
 1979 0118 1A70     		strb	r2, [r3]
 351:Core/Src/main.c ****           tgt_spd = 0;
 1980              		.loc 1 351 11 is_stmt 1 view .LVU460
 351:Core/Src/main.c ****           tgt_spd = 0;
 1981              		.loc 1 351 19 is_stmt 0 view .LVU461
 1982 011a 0023     		movs	r3, #0
 1983 011c 484A     		ldr	r2, .L126+64
 1984 011e 1360     		str	r3, [r2]	@ float
 352:Core/Src/main.c ****           while (1);
 1985              		.loc 1 352 11 is_stmt 1 view .LVU462
 352:Core/Src/main.c ****           while (1);
 1986              		.loc 1 352 19 is_stmt 0 view .LVU463
 1987 0120 454A     		ldr	r2, .L126+56
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 86


 1988 0122 1360     		str	r3, [r2]	@ float
 1989              	.L110:
 353:Core/Src/main.c ****           break;
 1990              		.loc 1 353 11 is_stmt 1 discriminator 1 view .LVU464
 353:Core/Src/main.c ****           break;
 1991              		.loc 1 353 20 discriminator 1 view .LVU465
 353:Core/Src/main.c ****           break;
 1992              		.loc 1 353 17 discriminator 1 view .LVU466
 1993 0124 FEE7     		b	.L110
 1994              	.L106:
 354:Core/Src/main.c ****         case 4:
 1995              		.loc 1 354 11 discriminator 1 view .LVU467
 356:Core/Src/main.c ****             printf("%f\r\n",accelX());
 1996              		.loc 1 356 11 discriminator 1 view .LVU468
 357:Core/Src/main.c ****           }
 1997              		.loc 1 357 13 discriminator 1 view .LVU469
 357:Core/Src/main.c ****           }
 1998              		.loc 1 357 29 is_stmt 0 discriminator 1 view .LVU470
 1999 0126 FFF7FEFF 		bl	accelX
 2000              	.LVL200:
 2001 012a 10EE100A 		vmov	r0, s0
 357:Core/Src/main.c ****           }
 2002              		.loc 1 357 13 discriminator 1 view .LVU471
 2003 012e FFF7FEFF 		bl	__aeabi_f2d
 2004              	.LVL201:
 2005 0132 0246     		mov	r2, r0
 2006 0134 0B46     		mov	r3, r1
 2007 0136 4348     		ldr	r0, .L126+68
 2008 0138 FFF7FEFF 		bl	printf
 2009              	.LVL202:
 356:Core/Src/main.c ****             printf("%f\r\n",accelX());
 2010              		.loc 1 356 16 is_stmt 1 discriminator 1 view .LVU472
 2011 013c F3E7     		b	.L106
 2012              	.L105:
 359:Core/Src/main.c ****         case 5:
 2013              		.loc 1 359 11 view .LVU473
 361:Core/Src/main.c ****           float avr_vbat = 0.0;
 2014              		.loc 1 361 11 view .LVU474
 2015 013e 0020     		movs	r0, #0
 2016 0140 FFF7FEFF 		bl	SetLED
 2017              	.LVL203:
 362:Core/Src/main.c ****           for(int i = 0;i<100;i++){
 2018              		.loc 1 362 11 view .LVU475
 363:Core/Src/main.c ****             avr_vbat += vbat;
 2019              		.loc 1 363 11 view .LVU476
 2020              	.LBB19:
 363:Core/Src/main.c ****             avr_vbat += vbat;
 2021              		.loc 1 363 15 view .LVU477
 363:Core/Src/main.c ****             avr_vbat += vbat;
 2022              		.loc 1 363 19 is_stmt 0 view .LVU478
 2023 0144 0024     		movs	r4, #0
 2024              	.LBE19:
 362:Core/Src/main.c ****           for(int i = 0;i<100;i++){
 2025              		.loc 1 362 17 view .LVU479
 2026 0146 9FED408A 		vldr.32	s16, .L126+72
 2027              	.LBB20:
 363:Core/Src/main.c ****             avr_vbat += vbat;
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 87


 2028              		.loc 1 363 11 view .LVU480
 2029 014a 08E0     		b	.L111
 2030              	.LVL204:
 2031              	.L112:
 364:Core/Src/main.c ****             HAL_Delay(1);
 2032              		.loc 1 364 13 is_stmt 1 discriminator 3 view .LVU481
 364:Core/Src/main.c ****             HAL_Delay(1);
 2033              		.loc 1 364 22 is_stmt 0 discriminator 3 view .LVU482
 2034 014c 3F4B     		ldr	r3, .L126+76
 2035 014e D3ED007A 		vldr.32	s15, [r3]
 2036 0152 38EE278A 		vadd.f32	s16, s16, s15
 2037              	.LVL205:
 365:Core/Src/main.c ****           }
 2038              		.loc 1 365 13 is_stmt 1 discriminator 3 view .LVU483
 2039 0156 0120     		movs	r0, #1
 2040 0158 FFF7FEFF 		bl	HAL_Delay
 2041              	.LVL206:
 363:Core/Src/main.c ****             avr_vbat += vbat;
 2042              		.loc 1 363 31 discriminator 3 view .LVU484
 363:Core/Src/main.c ****             avr_vbat += vbat;
 2043              		.loc 1 363 32 is_stmt 0 discriminator 3 view .LVU485
 2044 015c 0134     		adds	r4, r4, #1
 2045              	.LVL207:
 2046              	.L111:
 363:Core/Src/main.c ****             avr_vbat += vbat;
 2047              		.loc 1 363 25 is_stmt 1 discriminator 1 view .LVU486
 363:Core/Src/main.c ****             avr_vbat += vbat;
 2048              		.loc 1 363 11 is_stmt 0 discriminator 1 view .LVU487
 2049 015e 632C     		cmp	r4, #99
 2050 0160 F4DD     		ble	.L112
 2051              	.LBE20:
 367:Core/Src/main.c ****           printf("%.3fv\r\n",avr_vbat);
 2052              		.loc 1 367 11 is_stmt 1 view .LVU488
 2053              	.LVL208:
 368:Core/Src/main.c ****           printf("%d\r\n",adcval[4]);
 2054              		.loc 1 368 11 view .LVU489
 2055 0162 DFED3B7A 		vldr.32	s15, .L126+80
 2056 0166 C8EE277A 		vdiv.f32	s15, s16, s15
 2057              	.LVL209:
 368:Core/Src/main.c ****           printf("%d\r\n",adcval[4]);
 2058              		.loc 1 368 11 is_stmt 0 view .LVU490
 2059 016a 17EE900A 		vmov	r0, s15
 2060 016e FFF7FEFF 		bl	__aeabi_f2d
 2061              	.LVL210:
 368:Core/Src/main.c ****           printf("%d\r\n",adcval[4]);
 2062              		.loc 1 368 11 view .LVU491
 2063 0172 0246     		mov	r2, r0
 2064 0174 0B46     		mov	r3, r1
 2065 0176 3748     		ldr	r0, .L126+84
 2066 0178 FFF7FEFF 		bl	printf
 2067              	.LVL211:
 369:Core/Src/main.c ****           break;
 2068              		.loc 1 369 11 is_stmt 1 view .LVU492
 2069 017c 364B     		ldr	r3, .L126+88
 2070 017e 1989     		ldrh	r1, [r3, #8]
 2071 0180 3648     		ldr	r0, .L126+92
 2072 0182 FFF7FEFF 		bl	printf
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 88


 2073              	.LVL212:
 370:Core/Src/main.c ****         case 6:
 2074              		.loc 1 370 11 view .LVU493
 2075 0186 5EE7     		b	.L98
 2076              	.LVL213:
 2077              	.L104:
 372:Core/Src/main.c ****           double cnt = 0;
 2078              		.loc 1 372 11 view .LVU494
 372:Core/Src/main.c ****           double cnt = 0;
 2079              		.loc 1 372 19 is_stmt 0 view .LVU495
 2080 0188 2A4B     		ldr	r3, .L126+52
 2081 018a 0122     		movs	r2, #1
 2082 018c 1A70     		strb	r2, [r3]
 373:Core/Src/main.c ****           while(1){
 2083              		.loc 1 373 11 is_stmt 1 view .LVU496
 2084              	.LVL214:
 373:Core/Src/main.c ****           while(1){
 2085              		.loc 1 373 18 is_stmt 0 view .LVU497
 2086 018e 0024     		movs	r4, #0
 2087 0190 0025     		movs	r5, #0
 2088 0192 01E0     		b	.L113
 2089              	.LVL215:
 2090              	.L118:
 378:Core/Src/main.c ****           }
 2091              		.loc 1 378 30 view .LVU498
 2092 0194 0024     		movs	r4, #0
 2093              	.LVL216:
 378:Core/Src/main.c ****           }
 2094              		.loc 1 378 30 view .LVU499
 2095 0196 0025     		movs	r5, #0
 2096              	.L113:
 2097              	.LVL217:
 374:Core/Src/main.c ****             SetDutyRatio(700*sin(cnt),700*sin(cnt),0);
 2098              		.loc 1 374 11 is_stmt 1 view .LVU500
 375:Core/Src/main.c ****             cnt+=PI/2000;
 2099              		.loc 1 375 13 view .LVU501
 375:Core/Src/main.c ****             cnt+=PI/2000;
 2100              		.loc 1 375 30 is_stmt 0 view .LVU502
 2101 0198 45EC104B 		vmov	d0, r4, r5
 2102 019c FFF7FEFF 		bl	sin
 2103              	.LVL218:
 2104 01a0 51EC100B 		vmov	r0, r1, d0
 375:Core/Src/main.c ****             cnt+=PI/2000;
 2105              		.loc 1 375 29 view .LVU503
 2106 01a4 0022     		movs	r2, #0
 2107 01a6 2E4B     		ldr	r3, .L126+96
 2108 01a8 FFF7FEFF 		bl	__aeabi_dmul
 2109              	.LVL219:
 375:Core/Src/main.c ****             cnt+=PI/2000;
 2110              		.loc 1 375 13 view .LVU504
 2111 01ac FFF7FEFF 		bl	__aeabi_d2iz
 2112              	.LVL220:
 2113 01b0 00B2     		sxth	r0, r0
 2114 01b2 0022     		movs	r2, #0
 2115 01b4 0146     		mov	r1, r0
 2116 01b6 FFF7FEFF 		bl	SetDutyRatio
 2117              	.LVL221:
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 89


 376:Core/Src/main.c ****             HAL_Delay(1);
 2118              		.loc 1 376 13 is_stmt 1 view .LVU505
 376:Core/Src/main.c ****             HAL_Delay(1);
 2119              		.loc 1 376 16 is_stmt 0 view .LVU506
 2120 01ba 15A3     		adr	r3, .L126+16
 2121 01bc D3E90023 		ldrd	r2, [r3]
 2122 01c0 2046     		mov	r0, r4
 2123 01c2 2946     		mov	r1, r5
 2124 01c4 FFF7FEFF 		bl	__aeabi_dadd
 2125              	.LVL222:
 2126 01c8 0446     		mov	r4, r0
 2127              	.LVL223:
 376:Core/Src/main.c ****             HAL_Delay(1);
 2128              		.loc 1 376 16 view .LVU507
 2129 01ca 0D46     		mov	r5, r1
 2130              	.LVL224:
 377:Core/Src/main.c ****             if(cnt>2*PI) cnt = 0;
 2131              		.loc 1 377 13 is_stmt 1 view .LVU508
 2132 01cc 0120     		movs	r0, #1
 2133 01ce FFF7FEFF 		bl	HAL_Delay
 2134              	.LVL225:
 378:Core/Src/main.c ****           }
 2135              		.loc 1 378 13 view .LVU509
 378:Core/Src/main.c ****           }
 2136              		.loc 1 378 15 is_stmt 0 view .LVU510
 2137 01d2 11A3     		adr	r3, .L126+24
 2138 01d4 D3E90023 		ldrd	r2, [r3]
 2139 01d8 2046     		mov	r0, r4
 2140 01da 2946     		mov	r1, r5
 2141 01dc FFF7FEFF 		bl	__aeabi_dcmpgt
 2142              	.LVL226:
 2143 01e0 0028     		cmp	r0, #0
 2144 01e2 D7D1     		bne	.L118
 2145 01e4 D8E7     		b	.L113
 2146              	.LVL227:
 2147              	.L102:
 380:Core/Src/main.c ****         case 7:
 2148              		.loc 1 380 11 is_stmt 1 view .LVU511
 382:Core/Src/main.c ****           while(1){
 2149              		.loc 1 382 11 view .LVU512
 382:Core/Src/main.c ****           while(1){
 2150              		.loc 1 382 20 is_stmt 0 view .LVU513
 2151 01e6 134B     		ldr	r3, .L126+52
 2152 01e8 0122     		movs	r2, #1
 2153 01ea 1A70     		strb	r2, [r3]
 2154              	.L116:
 383:Core/Src/main.c ****             SetDutyRatio(500,500,0);
 2155              		.loc 1 383 11 is_stmt 1 discriminator 1 view .LVU514
 384:Core/Src/main.c ****           }
 2156              		.loc 1 384 13 discriminator 1 view .LVU515
 2157 01ec 0022     		movs	r2, #0
 2158 01ee 4FF4FA71 		mov	r1, #500
 2159 01f2 0846     		mov	r0, r1
 2160 01f4 FFF7FEFF 		bl	SetDutyRatio
 2161              	.LVL228:
 383:Core/Src/main.c ****             SetDutyRatio(500,500,0);
 2162              		.loc 1 383 16 discriminator 1 view .LVU516
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 90


 2163 01f8 F8E7     		b	.L116
 2164              	.L101:
 386:Core/Src/main.c ****         default:
 2165              		.loc 1 386 11 view .LVU517
 388:Core/Src/main.c ****           break;
 2166              		.loc 1 388 11 view .LVU518
 2167 01fa FFF7FEFF 		bl	DoPanic
 2168              	.LVL229:
 2169              	.L127:
 2170 01fe 00BF     		.align	3
 2171              	.L126:
 2172 0200 9A999999 		.word	-1717986918
 2173 0204 9999B93F 		.word	1069128089
 2174 0208 9A999999 		.word	-1717986918
 2175 020c 9999B9BF 		.word	-1078355559
 2176 0210 000000C0 		.word	-1073741824
 2177 0214 65BC593F 		.word	1062845541
 2178 0218 00000060 		.word	1610612736
 2179 021c FB211940 		.word	1075388923
 2180 0220 00000000 		.word	.LANCHOR9
 2181 0224 00000000 		.word	.LANCHOR12
 2182 0228 00000000 		.word	.LANCHOR20
 2183 022c 00000000 		.word	.LANCHOR19
 2184 0230 00000000 		.word	.LC1
 2185 0234 00000000 		.word	.LANCHOR0
 2186 0238 00000000 		.word	.LANCHOR21
 2187 023c CDCC4C3E 		.word	1045220557
 2188 0240 00000000 		.word	.LANCHOR22
 2189 0244 18000000 		.word	.LC2
 2190 0248 00000000 		.word	0
 2191 024c 00000000 		.word	.LANCHOR13
 2192 0250 0000C842 		.word	1120403456
 2193 0254 20000000 		.word	.LC3
 2194 0258 00000000 		.word	.LANCHOR11
 2195 025c 28000000 		.word	.LC4
 2196 0260 00E08540 		.word	1082515456
 2197              	.LBE18:
 2198              		.cfi_endproc
 2199              	.LFE263:
 2201              		.global	tgt_deg
 2202              		.global	tgt_spd
 2203              		.global	r_b_yaw
 2204              		.global	r_yaw_ref
 2205              		.global	r_yaw_new
 2206              		.global	r_yaw
 2207              		.global	b_angvel
 2208              		.global	angvel
 2209              		.global	deg
 2210              		.global	vbat
 2211              		.global	offval
 2212              		.global	sensval
 2213              		.global	adcval
 2214              		.global	senstype
 2215              		.global	b_spdL
 2216              		.global	b_spdR
 2217              		.global	spdL
 2218              		.global	spdR
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 91


 2219              		.global	b_encL_val
 2220              		.global	b_encR_val
 2221              		.global	spd
 2222              		.global	encL
 2223              		.global	encR
 2224              		.global	motpower
 2225              		.section	.bss.adcval,"aw",%nobits
 2226              		.align	2
 2227              		.set	.LANCHOR11,. + 0
 2230              	adcval:
 2231 0000 00000000 		.space	10
 2231      00000000 
 2231      0000
 2232              		.section	.bss.angvel,"aw",%nobits
 2233              		.align	2
 2234              		.set	.LANCHOR19,. + 0
 2237              	angvel:
 2238 0000 00000000 		.space	4
 2239              		.section	.bss.b_angvel,"aw",%nobits
 2240              		.align	2
 2241              		.set	.LANCHOR18,. + 0
 2244              	b_angvel:
 2245 0000 00000000 		.space	4
 2246              		.section	.bss.b_encL_val,"aw",%nobits
 2247              		.align	1
 2248              		.set	.LANCHOR4,. + 0
 2251              	b_encL_val:
 2252 0000 0000     		.space	2
 2253              		.section	.bss.b_encR_val,"aw",%nobits
 2254              		.align	1
 2255              		.set	.LANCHOR3,. + 0
 2258              	b_encR_val:
 2259 0000 0000     		.space	2
 2260              		.section	.bss.b_spdL,"aw",%nobits
 2261              		.align	2
 2262              		.set	.LANCHOR8,. + 0
 2265              	b_spdL:
 2266 0000 00000000 		.space	4
 2267              		.section	.bss.b_spdR,"aw",%nobits
 2268              		.align	2
 2269              		.set	.LANCHOR6,. + 0
 2272              	b_spdR:
 2273 0000 00000000 		.space	4
 2274              		.section	.bss.deg,"aw",%nobits
 2275              		.align	2
 2276              		.set	.LANCHOR20,. + 0
 2279              	deg:
 2280 0000 00000000 		.space	4
 2281              		.section	.bss.encL,"aw",%nobits
 2282              		.align	2
 2283              		.set	.LANCHOR2,. + 0
 2286              	encL:
 2287 0000 00000000 		.space	16
 2287      00000000 
 2287      00000000 
 2287      00000000 
 2288              		.section	.bss.encR,"aw",%nobits
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 92


 2289              		.align	2
 2290              		.set	.LANCHOR1,. + 0
 2293              	encR:
 2294 0000 00000000 		.space	16
 2294      00000000 
 2294      00000000 
 2294      00000000 
 2295              		.section	.bss.motpower,"aw",%nobits
 2296              		.set	.LANCHOR0,. + 0
 2299              	motpower:
 2300 0000 00       		.space	1
 2301              		.section	.bss.offval,"aw",%nobits
 2302              		.align	2
 2305              	offval:
 2306 0000 00000000 		.space	8
 2306      00000000 
 2307              		.section	.bss.r_b_yaw,"aw",%nobits
 2308              		.align	2
 2309              		.set	.LANCHOR17,. + 0
 2312              	r_b_yaw:
 2313 0000 00000000 		.space	4
 2314              		.section	.bss.r_yaw,"aw",%nobits
 2315              		.align	2
 2316              		.set	.LANCHOR16,. + 0
 2319              	r_yaw:
 2320 0000 00000000 		.space	4
 2321              		.section	.bss.r_yaw_new,"aw",%nobits
 2322              		.align	2
 2323              		.set	.LANCHOR15,. + 0
 2326              	r_yaw_new:
 2327 0000 00000000 		.space	4
 2328              		.section	.bss.r_yaw_ref,"aw",%nobits
 2329              		.align	2
 2330              		.set	.LANCHOR14,. + 0
 2333              	r_yaw_ref:
 2334 0000 00000000 		.space	4
 2335              		.section	.bss.senstype,"aw",%nobits
 2336              		.set	.LANCHOR10,. + 0
 2339              	senstype:
 2340 0000 00       		.space	1
 2341              		.section	.bss.sensval,"aw",%nobits
 2342              		.align	2
 2343              		.set	.LANCHOR12,. + 0
 2346              	sensval:
 2347 0000 00000000 		.space	8
 2347      00000000 
 2348              		.section	.bss.spd,"aw",%nobits
 2349              		.align	2
 2350              		.set	.LANCHOR9,. + 0
 2353              	spd:
 2354 0000 00000000 		.space	4
 2355              		.section	.bss.spdL,"aw",%nobits
 2356              		.align	2
 2357              		.set	.LANCHOR7,. + 0
 2360              	spdL:
 2361 0000 00000000 		.space	4
 2362              		.section	.bss.spdR,"aw",%nobits
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 93


 2363              		.align	2
 2364              		.set	.LANCHOR5,. + 0
 2367              	spdR:
 2368 0000 00000000 		.space	4
 2369              		.section	.bss.tgt_deg,"aw",%nobits
 2370              		.align	2
 2371              		.set	.LANCHOR22,. + 0
 2374              	tgt_deg:
 2375 0000 00000000 		.space	4
 2376              		.section	.bss.tgt_spd,"aw",%nobits
 2377              		.align	2
 2378              		.set	.LANCHOR21,. + 0
 2381              	tgt_spd:
 2382 0000 00000000 		.space	4
 2383              		.section	.bss.vbat,"aw",%nobits
 2384              		.align	2
 2385              		.set	.LANCHOR13,. + 0
 2388              	vbat:
 2389 0000 00000000 		.space	4
 2390              		.text
 2391              	.Letext0:
 2392              		.file 4 "c:\\tools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\machine\\_default_type
 2393              		.file 5 "c:\\tools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\sys\\_stdint.h"
 2394              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f412cx.h"
 2395              		.file 7 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 2396              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 2397              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 2398              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 2399              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 2400              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 2401              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 2402              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 2403              		.file 15 "Core/Inc/adc.h"
 2404              		.file 16 "Core/Inc/spi.h"
 2405              		.file 17 "Core/Inc/tim.h"
 2406              		.file 18 "Core/Inc/as5047p.h"
 2407              		.file 19 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 2408              		.file 20 "c:\\tools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\stdio.h"
 2409              		.file 21 "Drivers/ICM20648/Inc/icm20648.h"
 2410              		.file 22 "Core/Inc/gpio.h"
 2411              		.file 23 "Core/Inc/dma.h"
 2412              		.file 24 "Core/Inc/usart.h"
 2413              		.file 25 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 2414              		.file 26 "<built-in>"
 2415              		.file 27 "c:\\tools\\gcc-arm-none-eabi-10.3-2021.10\\arm-none-eabi\\include\\math.h"
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 94


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:20     .text.SetLED:00000000 $t
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:26     .text.SetLED:00000000 SetLED
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:74     .text.SetLED:00000044 $d
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:79     .text.SetDutyRatio:00000000 $t
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:85     .text.SetDutyRatio:00000000 SetDutyRatio
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:209    .text.SetDutyRatio:00000080 $d
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:220    .text.GetSpeed:00000000 $t
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:226    .text.GetSpeed:00000000 GetSpeed
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:533    .text.GetSpeed:000001d0 $d
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:552    .text.GetWallSens:00000000 $t
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:558    .text.GetWallSens:00000000 GetWallSens
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:640    .text.GetWallSens:0000005c $d
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:649    .text.GetBattVoltage:00000000 $t
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:655    .text.GetBattVoltage:00000000 GetBattVoltage
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:707    .text.GetBattVoltage:00000048 $d
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:719    .text.GetYawDeg:00000000 $t
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:725    .text.GetYawDeg:00000000 GetYawDeg
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:854    .text.GetYawDeg:000000c8 $d
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:876    .text.ControlDuty:00000000 $t
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:882    .text.ControlDuty:00000000 ControlDuty
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:993    .text.ControlDuty:000000a8 $d
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:1005   .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:1011   .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:1055   .text.HAL_TIM_PeriodElapsedCallback:00000020 $d
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:1060   .text.Blink:00000000 $t
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:1066   .text.Blink:00000000 Blink
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:1132   .rodata.DoPanic.str1.4:00000000 $d
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:1136   .text.DoPanic:00000000 $t
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:1142   .text.DoPanic:00000000 DoPanic
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:1197   .text.DoPanic:0000003c $d
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:1205   .text.init:00000000 $t
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:1211   .text.init:00000000 init
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:1423   .text.init:000000f4 $d
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:1440   .text._write:00000000 $t
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:1446   .text._write:00000000 _write
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:1537   .text.Error_Handler:00000000 $t
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:1543   .text.Error_Handler:00000000 Error_Handler
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:1575   .text.SystemClock_Config:00000000 $t
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:1581   .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:1730   .text.SystemClock_Config:0000009c $d
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:1738   .rodata.main.str1.4:00000000 $d
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:1752   .text.main:00000000 $t
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:1758   .text.main:00000000 main
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:1882   .text.main:00000092 $d
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:2172   .text.main:00000200 $d
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:2374   .bss.tgt_deg:00000000 tgt_deg
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:2381   .bss.tgt_spd:00000000 tgt_spd
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:2312   .bss.r_b_yaw:00000000 r_b_yaw
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:2333   .bss.r_yaw_ref:00000000 r_yaw_ref
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:2326   .bss.r_yaw_new:00000000 r_yaw_new
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:2319   .bss.r_yaw:00000000 r_yaw
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:2244   .bss.b_angvel:00000000 b_angvel
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:2237   .bss.angvel:00000000 angvel
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:2279   .bss.deg:00000000 deg
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:2388   .bss.vbat:00000000 vbat
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 95


C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:2305   .bss.offval:00000000 offval
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:2346   .bss.sensval:00000000 sensval
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:2230   .bss.adcval:00000000 adcval
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:2339   .bss.senstype:00000000 senstype
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:2265   .bss.b_spdL:00000000 b_spdL
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:2272   .bss.b_spdR:00000000 b_spdR
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:2360   .bss.spdL:00000000 spdL
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:2367   .bss.spdR:00000000 spdR
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:2251   .bss.b_encL_val:00000000 b_encL_val
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:2258   .bss.b_encR_val:00000000 b_encR_val
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:2353   .bss.spd:00000000 spd
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:2286   .bss.encL:00000000 encL
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:2293   .bss.encR:00000000 encR
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:2299   .bss.motpower:00000000 motpower
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:2226   .bss.adcval:00000000 $d
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:2233   .bss.angvel:00000000 $d
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:2240   .bss.b_angvel:00000000 $d
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:2247   .bss.b_encL_val:00000000 $d
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:2254   .bss.b_encR_val:00000000 $d
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:2261   .bss.b_spdL:00000000 $d
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:2268   .bss.b_spdR:00000000 $d
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:2275   .bss.deg:00000000 $d
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:2282   .bss.encL:00000000 $d
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:2289   .bss.encR:00000000 $d
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:2300   .bss.motpower:00000000 $d
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:2302   .bss.offval:00000000 $d
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:2308   .bss.r_b_yaw:00000000 $d
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:2315   .bss.r_yaw:00000000 $d
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:2322   .bss.r_yaw_new:00000000 $d
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:2329   .bss.r_yaw_ref:00000000 $d
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:2340   .bss.senstype:00000000 $d
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:2342   .bss.sensval:00000000 $d
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:2349   .bss.spd:00000000 $d
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:2356   .bss.spdL:00000000 $d
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:2363   .bss.spdR:00000000 $d
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:2370   .bss.tgt_deg:00000000 $d
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:2377   .bss.tgt_spd:00000000 $d
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:2384   .bss.vbat:00000000 $d
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:1889   .text.main:00000099 $d
C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s:1889   .text.main:0000009a $t

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
htim1
htim2
__aeabi_f2d
__aeabi_dmul
__aeabi_dadd
__aeabi_d2f
AS5047P_ReadPosition
AS5047P_ErrorPending
AS5047P_ErrorAck
__aeabi_i2d
__aeabi_ddiv
gyroZ
__aeabi_dsub
htim6
ARM GAS  C:\Users\neko2\AppData\Local\Temp\cccEo8kZ.s 			page 96


HAL_Delay
HAL_TIM_Base_Stop_IT
puts
HAL_ADC_Start_DMA
AS5047P_Init
AS5047P_SetZeroPosition
IMU_init
HAL_TIM_PWM_Start
HAL_TIM_Base_Start_IT
hadc1
hspi2
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
__aeabi_dcmpgt
__aeabi_dcmplt
__aeabi_d2iz
HAL_Init
MX_GPIO_Init
MX_DMA_Init
MX_SPI2_Init
MX_ADC1_Init
MX_SPI1_Init
MX_USART6_UART_Init
MX_TIM1_Init
MX_TIM2_Init
MX_TIM6_Init
printf
accelX
sin
