Number of assembly instructions     = 18
Number of indirect branches         = 0
Number of unresolved indirect jumps = 0: 
Number of unresolved indirect calls = 0: 
Number of symbolic states (representative of non-determinism): 18
Number of edges: 17

2100 (False): 0

2100: XOR Reg EAX, Reg EAX 2
2102: TEST Address (SizeDir 8 (AddrPlus (FromReg RDI) (AddrImm 28))), Immediate 1 4
2106: SETZ Reg AL 3
2109: ADD Reg RAX, Address (SizeDir 64 (AddrPlus (FromReg RDI) (AddrImm 8))) 4
210d: ADD Reg RAX, Immediate 22 4
2111: LOCK OR Address (SizeDir 8 (FromReg RAX)), Immediate 1 4
2115: MFENCE  3
2118: MOV Reg RDX, Address (SizeDir 64 (AddrPlus (FromReg RDI) (AddrImm 32))) 4
211c: MOV Reg EAX, Address (SizeDir 32 (AddrPlus (FromReg RDX) (AddrImm 4))) 3
211f: SUB Reg EAX, Address (SizeDir 32 (FromReg RDX)) 2
2121: MFENCE  3
2124: MOV Reg ECX, Address (SizeDir 32 (AddrPlus (FromReg RDI) (AddrImm 48))) 3
2127: MOV Reg EDX, Immediate 1 5
212c: SHL Reg EDX, Reg CL 2
212e: CMP Reg EAX, Reg EDX 2
2130: MOV Reg EDX, Immediate 0 5
2135: CMOVA Reg EAX, Reg EDX 3
2138: RET  1
  |
  `- 
