Array size: 7 x 14 logic blocks.

Routing:

Net 0 (net4_1)

SOURCE (8,2)  Pad: 16  
  OPIN (8,2)  Pad: 16  
 CHANY (7,2)  Track: 15  
 CHANY (7,3)  Track: 15  
 CHANY (7,4)  Track: 15  
 CHANY (7,5)  Track: 15  
 CHANY (7,6)  Track: 15  
 CHANX (7,6)  Track: 15  
 CHANX (6,6)  Track: 15  
 CHANX (5,6)  Track: 15  
 CHANX (4,6)  Track: 15  
 CHANX (3,6)  Track: 15  
 CHANX (2,6)  Track: 15  
 CHANY (1,7)  Track: 15  
  IPIN (1,7)  Pin: 6  
  SINK (1,7)  Class: 6  


Net 1 (net2_1)

SOURCE (1,7)  Class: 24  
  OPIN (1,7)  Pin: 24  
 CHANX (1,7)  Track: 16  
 CHANY (1,8)  Track: 16  
 CHANY (1,9)  Track: 16  
 CHANY (1,10)  Track: 16  
 CHANY (1,11)  Track: 16  
 CHANY (1,12)  Track: 16  
 CHANY (1,13)  Track: 16  
 CHANY (1,14)  Track: 16  
 CHANX (1,14)  Track: 16  
  IPIN (1,15)  Pad: 0  
  SINK (1,15)  Pad: 0  


Net 2 (net3_1)

SOURCE (8,1)  Pad: 16  
  OPIN (8,1)  Pad: 16  
 CHANY (7,1)  Track: 16  
 CHANY (7,2)  Track: 16  
 CHANY (7,3)  Track: 16  
 CHANY (7,4)  Track: 16  
 CHANY (7,5)  Track: 16  
 CHANX (7,5)  Track: 16  
 CHANX (6,5)  Track: 16  
 CHANY (5,6)  Track: 16  
  IPIN (5,6)  Pin: 6  
  SINK (5,6)  Class: 6  


Net 3 (net1_1)

SOURCE (5,6)  Class: 24  
  OPIN (5,6)  Pin: 24  
 CHANX (5,6)  Track: 16  
 CHANX (4,6)  Track: 16  
 CHANX (3,6)  Track: 16  
 CHANY (2,7)  Track: 16  
 CHANY (2,8)  Track: 16  
 CHANY (2,9)  Track: 16  
 CHANY (2,10)  Track: 16  
 CHANY (2,11)  Track: 16  
 CHANY (2,12)  Track: 16  
 CHANY (2,13)  Track: 16  
 CHANY (2,14)  Track: 16  
 CHANX (2,14)  Track: 16  
  IPIN (2,15)  Pad: 0  
  SINK (2,15)  Pad: 0  
