[INF:CM0023] Creating log file ../../build/regression/JKFlipflop/slpp_all/surelog.log.

[WRN:CM0010] Command line argument "-ast" ignored.

[WRN:PA0205] dut.sv:1: No timescale set for "JKFlipflop".

[WRN:PA0205] dut.sv:9: No timescale set for "D_Flipflop".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:9: Compile module "work@D_Flipflop".

[INF:CP0303] dut.sv:1: Compile module "work@JKFlipflop".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[NTE:CP0309] dut.sv:1:33: Implicit port type (wire) for "q".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@JKFlipflop".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/JKFlipflop/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/JKFlipflop/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/JKFlipflop/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@JKFlipflop)
|vpiElaborated:1
|vpiName:work@JKFlipflop
|uhdmallPackages:
\_package: builtin (builtin::), file:, parent:work@JKFlipflop
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::), file:, parent:work@JKFlipflop
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class), file:, parent:builtin::
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array), file:, parent:builtin::
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue), file:, parent:builtin::
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string), file:, parent:builtin::
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system), file:, parent:builtin::
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:builtin.sv, parent:work@JKFlipflop
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), parent:work@mailbox
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:builtin.sv, parent:work@JKFlipflop
    |vpiIODecl:
    \_io_decl: (bound), parent:work@mailbox::new
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num), parent:work@mailbox
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@mailbox::put), parent:work@mailbox
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::put
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put), parent:work@mailbox
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: 
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::try_put
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get), parent:work@mailbox
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::get
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get), parent:work@mailbox
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::try_get
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek), parent:work@mailbox
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::peek
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek), parent:work@mailbox
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::try_peek
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:builtin.sv, parent:work@JKFlipflop
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state), parent:work@process
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), parent:state
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING), parent:state
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING), parent:state
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), parent:state
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED), parent:state
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self), parent:work@process
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@process), file:builtin.sv, parent:work@JKFlipflop
  |vpiMethod:
  \_function: (work@process::status), parent:work@process
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: 
      |vpiTypespec:
      \_enum_typespec: (state), parent:work@process
        |vpiName:state
        |vpiEnumConst:
        \_enum_const: (FINISHED)
          |vpiName:FINISHED
          |INT:0
          |vpiDecompile:0
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (RUNNING)
          |vpiName:RUNNING
          |INT:1
          |vpiDecompile:1
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (WAITING)
          |vpiName:WAITING
          |INT:2
          |vpiDecompile:2
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (SUSPENDED)
          |vpiName:SUSPENDED
          |INT:3
          |vpiDecompile:3
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (KILLED)
          |vpiName:KILLED
          |INT:4
          |vpiDecompile:4
          |vpiSize:64
  |vpiMethod:
  \_task: (work@process::kill), parent:work@process
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::await), parent:work@process
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::suspend), parent:work@process
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::resume), parent:work@process
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
|uhdmallClasses:
\_class_defn: (work@semaphore), file:builtin.sv, parent:work@JKFlipflop
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), parent:work@semaphore
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:builtin.sv, parent:work@JKFlipflop
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::new
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put), parent:work@semaphore
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::put
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get), parent:work@semaphore
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::get
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get), parent:work@semaphore
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::try_get
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
|uhdmallModules:
\_module: work@D_Flipflop (work@D_Flipflop) dut.sv:9:1: , endln:19:10, parent:work@JKFlipflop
  |vpiFullName:work@D_Flipflop
  |vpiDefName:work@D_Flipflop
  |vpiNet:
  \_logic_net: (work@D_Flipflop.Din), line:9:19, endln:9:22, parent:work@D_Flipflop
    |vpiName:Din
    |vpiFullName:work@D_Flipflop.Din
  |vpiNet:
  \_logic_net: (work@D_Flipflop.clk), line:9:23, endln:9:26, parent:work@D_Flipflop
    |vpiName:clk
    |vpiFullName:work@D_Flipflop.clk
  |vpiNet:
  \_logic_net: (work@D_Flipflop.reset), line:9:27, endln:9:32, parent:work@D_Flipflop
    |vpiName:reset
    |vpiFullName:work@D_Flipflop.reset
  |vpiNet:
  \_logic_net: (work@D_Flipflop.q), line:9:33, endln:9:34, parent:work@D_Flipflop
    |vpiName:q
    |vpiFullName:work@D_Flipflop.q
    |vpiNetType:48
  |vpiPort:
  \_port: (Din), line:9:19, endln:9:22, parent:work@D_Flipflop
    |vpiName:Din
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@D_Flipflop.Din), line:9:19, endln:9:22, parent:work@D_Flipflop
  |vpiPort:
  \_port: (clk), line:9:23, endln:9:26, parent:work@D_Flipflop
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@D_Flipflop.clk), line:9:23, endln:9:26, parent:work@D_Flipflop
  |vpiPort:
  \_port: (reset), line:9:27, endln:9:32, parent:work@D_Flipflop
    |vpiName:reset
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@D_Flipflop.reset), line:9:27, endln:9:32, parent:work@D_Flipflop
  |vpiPort:
  \_port: (q), line:9:33, endln:9:34, parent:work@D_Flipflop
    |vpiName:q
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@D_Flipflop.q), line:9:33, endln:9:34, parent:work@D_Flipflop
  |vpiProcess:
  \_always: , line:12:5, endln:18:8, parent:work@D_Flipflop
    |vpiStmt:
    \_event_control: , line:12:11, endln:12:25
      |vpiCondition:
      \_operation: , line:12:13, endln:12:24
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@D_Flipflop.clk), line:12:21, endln:12:24
          |vpiName:clk
          |vpiFullName:work@D_Flipflop.clk
          |vpiActual:
          \_logic_net: (work@JKFlipflop.dff.clk), line:9:23, endln:9:26, parent:work@JKFlipflop.dff
            |vpiName:clk
            |vpiFullName:work@JKFlipflop.dff.clk
      |vpiStmt:
      \_begin: (work@D_Flipflop), line:13:5, endln:18:8
        |vpiFullName:work@D_Flipflop
        |vpiStmt:
        \_if_else: , line:14:5, endln:17:11, parent:work@D_Flipflop
          |vpiCondition:
          \_ref_obj: (work@D_Flipflop.reset), line:14:8, endln:14:13
            |vpiName:reset
            |vpiFullName:work@D_Flipflop.reset
            |vpiActual:
            \_logic_net: (work@JKFlipflop.dff.reset), line:9:27, endln:9:32, parent:work@JKFlipflop.dff
              |vpiName:reset
              |vpiFullName:work@JKFlipflop.dff.reset
          |vpiStmt:
          \_assignment: , line:15:5, endln:15:11
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_constant: , line:15:7, endln:15:11
              |vpiDecompile:1'b0
              |vpiSize:1
              |BIN:0
              |vpiConstType:3
            |vpiLhs:
            \_ref_obj: (work@D_Flipflop.q), line:15:5, endln:15:6
              |vpiName:q
              |vpiFullName:work@D_Flipflop.q
              |vpiActual:
              \_logic_net: (work@JKFlipflop.dff.q), line:9:33, endln:9:34, parent:work@JKFlipflop.dff
                |vpiTypespec:
                \_logic_typespec: , line:11:12, endln:11:15
                |vpiName:q
                |vpiFullName:work@JKFlipflop.dff.q
                |vpiNetType:48
          |vpiElseStmt:
          \_assignment: , line:17:5, endln:17:10
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_ref_obj: (work@D_Flipflop.Din), line:17:7, endln:17:10
              |vpiName:Din
              |vpiFullName:work@D_Flipflop.Din
              |vpiActual:
              \_logic_net: (work@JKFlipflop.dff.Din), line:9:19, endln:9:22, parent:work@JKFlipflop.dff
                |vpiName:Din
                |vpiFullName:work@JKFlipflop.dff.Din
            |vpiLhs:
            \_ref_obj: (work@D_Flipflop.q), line:17:5, endln:17:6
              |vpiName:q
              |vpiFullName:work@D_Flipflop.q
              |vpiActual:
              \_logic_net: (work@JKFlipflop.dff.q), line:9:33, endln:9:34, parent:work@JKFlipflop.dff
    |vpiAlwaysType:1
|uhdmallModules:
\_module: work@JKFlipflop (work@JKFlipflop) dut.sv:1:1: , endln:7:10, parent:work@JKFlipflop
  |vpiFullName:work@JKFlipflop
  |vpiDefName:work@JKFlipflop
  |vpiNet:
  \_logic_net: (work@JKFlipflop.w), line:4:8, endln:4:9, parent:work@JKFlipflop
    |vpiName:w
    |vpiFullName:work@JKFlipflop.w
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@JKFlipflop.J), line:1:19, endln:1:20, parent:work@JKFlipflop
    |vpiName:J
    |vpiFullName:work@JKFlipflop.J
  |vpiNet:
  \_logic_net: (work@JKFlipflop.K), line:1:21, endln:1:22, parent:work@JKFlipflop
    |vpiName:K
    |vpiFullName:work@JKFlipflop.K
  |vpiNet:
  \_logic_net: (work@JKFlipflop.clk), line:1:23, endln:1:26, parent:work@JKFlipflop
    |vpiName:clk
    |vpiFullName:work@JKFlipflop.clk
  |vpiNet:
  \_logic_net: (work@JKFlipflop.reset), line:1:27, endln:1:32, parent:work@JKFlipflop
    |vpiName:reset
    |vpiFullName:work@JKFlipflop.reset
  |vpiNet:
  \_logic_net: (work@JKFlipflop.q), line:1:33, endln:1:34, parent:work@JKFlipflop
    |vpiName:q
    |vpiFullName:work@JKFlipflop.q
  |vpiPort:
  \_port: (J), line:1:19, endln:1:20, parent:work@JKFlipflop
    |vpiName:J
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@JKFlipflop.J), line:1:19, endln:1:20, parent:work@JKFlipflop
  |vpiPort:
  \_port: (K), line:1:21, endln:1:22, parent:work@JKFlipflop
    |vpiName:K
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@JKFlipflop.K), line:1:21, endln:1:22, parent:work@JKFlipflop
  |vpiPort:
  \_port: (clk), line:1:23, endln:1:26, parent:work@JKFlipflop
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@JKFlipflop.clk), line:1:23, endln:1:26, parent:work@JKFlipflop
  |vpiPort:
  \_port: (reset), line:1:27, endln:1:32, parent:work@JKFlipflop
    |vpiName:reset
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@JKFlipflop.reset), line:1:27, endln:1:32, parent:work@JKFlipflop
  |vpiPort:
  \_port: (q), line:1:33, endln:1:34, parent:work@JKFlipflop
    |vpiName:q
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@JKFlipflop.q), line:1:33, endln:1:34, parent:work@JKFlipflop
  |vpiContAssign:
  \_cont_assign: , line:5:10, endln:5:25, parent:work@JKFlipflop
    |vpiRhs:
    \_operation: , line:5:12, endln:5:25
      |vpiOpType:29
      |vpiOperand:
      \_operation: , line:5:13, endln:5:17
        |vpiOpType:28
        |vpiOperand:
        \_ref_obj: (work@JKFlipflop.J), line:5:13, endln:5:14
          |vpiName:J
          |vpiFullName:work@JKFlipflop.J
          |vpiActual:
          \_logic_net: (work@JKFlipflop.J), line:1:19, endln:1:20, parent:work@JKFlipflop
            |vpiName:J
            |vpiFullName:work@JKFlipflop.J
        |vpiOperand:
        \_operation: , line:5:15, endln:5:17
          |vpiOpType:4
          |vpiOperand:
          \_ref_obj: (work@JKFlipflop.q), line:5:16, endln:5:17
            |vpiName:q
            |vpiFullName:work@JKFlipflop.q
            |vpiActual:
            \_logic_net: (work@JKFlipflop.q), line:1:33, endln:1:34, parent:work@JKFlipflop
              |vpiName:q
              |vpiFullName:work@JKFlipflop.q
      |vpiOperand:
      \_operation: , line:5:20, endln:5:24
        |vpiOpType:28
        |vpiOperand:
        \_operation: , line:5:20, endln:5:22
          |vpiOpType:4
          |vpiOperand:
          \_ref_obj: (work@JKFlipflop.K), line:5:21, endln:5:22
            |vpiName:K
            |vpiFullName:work@JKFlipflop.K
            |vpiActual:
            \_logic_net: (work@JKFlipflop.K), line:1:21, endln:1:22, parent:work@JKFlipflop
              |vpiName:K
              |vpiFullName:work@JKFlipflop.K
        |vpiOperand:
        \_ref_obj: (work@JKFlipflop.q), line:5:23, endln:5:24
          |vpiName:q
          |vpiFullName:work@JKFlipflop.q
          |vpiActual:
          \_logic_net: (work@JKFlipflop.q), line:1:33, endln:1:34, parent:work@JKFlipflop
    |vpiLhs:
    \_ref_obj: (work@JKFlipflop.w), line:5:10, endln:5:11
      |vpiName:w
      |vpiFullName:work@JKFlipflop.w
      |vpiActual:
      \_logic_net: (work@JKFlipflop.w), line:4:8, endln:4:9, parent:work@JKFlipflop
        |vpiTypespec:
        \_logic_typespec: , line:4:3, endln:4:7
        |vpiName:w
        |vpiFullName:work@JKFlipflop.w
        |vpiNetType:1
|uhdmtopModules:
\_module: work@JKFlipflop (work@JKFlipflop) dut.sv:1:1: , endln:7:10
  |vpiName:work@JKFlipflop
  |vpiDefName:work@JKFlipflop
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@JKFlipflop.w), line:4:8, endln:4:9, parent:work@JKFlipflop
  |vpiNet:
  \_logic_net: (work@JKFlipflop.J), line:1:19, endln:1:20, parent:work@JKFlipflop
  |vpiNet:
  \_logic_net: (work@JKFlipflop.K), line:1:21, endln:1:22, parent:work@JKFlipflop
  |vpiNet:
  \_logic_net: (work@JKFlipflop.clk), line:1:23, endln:1:26, parent:work@JKFlipflop
    |vpiName:clk
    |vpiFullName:work@JKFlipflop.clk
  |vpiNet:
  \_logic_net: (work@JKFlipflop.reset), line:1:27, endln:1:32, parent:work@JKFlipflop
    |vpiName:reset
    |vpiFullName:work@JKFlipflop.reset
  |vpiNet:
  \_logic_net: (work@JKFlipflop.q), line:1:33, endln:1:34, parent:work@JKFlipflop
  |vpiTopModule:1
  |vpiPort:
  \_port: (J), line:1:19, endln:1:20, parent:work@JKFlipflop
    |vpiName:J
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@JKFlipflop.J), line:1:19, endln:1:20, parent:J
      |vpiName:J
      |vpiFullName:work@JKFlipflop.J
      |vpiActual:
      \_logic_net: (work@JKFlipflop.J), line:1:19, endln:1:20, parent:work@JKFlipflop
    |vpiInstance:
    \_module: work@JKFlipflop (work@JKFlipflop) dut.sv:1:1: , endln:7:10
  |vpiPort:
  \_port: (K), line:1:21, endln:1:22, parent:work@JKFlipflop
    |vpiName:K
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@JKFlipflop.K), line:1:21, endln:1:22, parent:K
      |vpiName:K
      |vpiFullName:work@JKFlipflop.K
      |vpiActual:
      \_logic_net: (work@JKFlipflop.K), line:1:21, endln:1:22, parent:work@JKFlipflop
    |vpiInstance:
    \_module: work@JKFlipflop (work@JKFlipflop) dut.sv:1:1: , endln:7:10
  |vpiPort:
  \_port: (clk), line:1:23, endln:1:26, parent:work@JKFlipflop
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@JKFlipflop.clk), line:1:23, endln:1:26, parent:clk
      |vpiName:clk
      |vpiFullName:work@JKFlipflop.clk
      |vpiActual:
      \_logic_net: (work@JKFlipflop.clk), line:1:23, endln:1:26, parent:work@JKFlipflop
    |vpiInstance:
    \_module: work@JKFlipflop (work@JKFlipflop) dut.sv:1:1: , endln:7:10
  |vpiPort:
  \_port: (reset), line:1:27, endln:1:32, parent:work@JKFlipflop
    |vpiName:reset
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@JKFlipflop.reset), line:1:27, endln:1:32, parent:reset
      |vpiName:reset
      |vpiFullName:work@JKFlipflop.reset
      |vpiActual:
      \_logic_net: (work@JKFlipflop.reset), line:1:27, endln:1:32, parent:work@JKFlipflop
    |vpiInstance:
    \_module: work@JKFlipflop (work@JKFlipflop) dut.sv:1:1: , endln:7:10
  |vpiPort:
  \_port: (q), line:1:33, endln:1:34, parent:work@JKFlipflop
    |vpiName:q
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@JKFlipflop.q), line:1:33, endln:1:34, parent:q
      |vpiName:q
      |vpiFullName:work@JKFlipflop.q
      |vpiActual:
      \_logic_net: (work@JKFlipflop.q), line:1:33, endln:1:34, parent:work@JKFlipflop
    |vpiInstance:
    \_module: work@JKFlipflop (work@JKFlipflop) dut.sv:1:1: , endln:7:10
  |vpiContAssign:
  \_cont_assign: , line:5:10, endln:5:25, parent:work@JKFlipflop
    |vpiRhs:
    \_operation: , line:5:12, endln:5:25
      |vpiOpType:29
      |vpiOperand:
      \_operation: , line:5:13, endln:5:17
        |vpiOpType:28
        |vpiOperand:
        \_ref_obj: (work@JKFlipflop.J), line:5:13, endln:5:14
          |vpiName:J
          |vpiFullName:work@JKFlipflop.J
          |vpiActual:
          \_logic_net: (work@JKFlipflop.J), line:1:19, endln:1:20, parent:work@JKFlipflop
        |vpiOperand:
        \_operation: , line:5:15, endln:5:17
          |vpiOpType:4
          |vpiOperand:
          \_ref_obj: (work@JKFlipflop.q), line:5:16, endln:5:17
            |vpiName:q
            |vpiFullName:work@JKFlipflop.q
            |vpiActual:
            \_logic_net: (work@JKFlipflop.q), line:1:33, endln:1:34, parent:work@JKFlipflop
      |vpiOperand:
      \_operation: , line:5:20, endln:5:24
        |vpiOpType:28
        |vpiOperand:
        \_operation: , line:5:20, endln:5:22
          |vpiOpType:4
          |vpiOperand:
          \_ref_obj: (work@JKFlipflop.K), line:5:21, endln:5:22
            |vpiName:K
            |vpiFullName:work@JKFlipflop.K
            |vpiActual:
            \_logic_net: (work@JKFlipflop.K), line:1:21, endln:1:22, parent:work@JKFlipflop
        |vpiOperand:
        \_ref_obj: (work@JKFlipflop.q), line:5:23, endln:5:24
          |vpiName:q
          |vpiFullName:work@JKFlipflop.q
          |vpiActual:
          \_logic_net: (work@JKFlipflop.q), line:1:33, endln:1:34, parent:work@JKFlipflop
    |vpiLhs:
    \_ref_obj: (work@JKFlipflop.w), line:5:10, endln:5:11
      |vpiName:w
      |vpiFullName:work@JKFlipflop.w
      |vpiActual:
      \_logic_net: (work@JKFlipflop.w), line:4:8, endln:4:9, parent:work@JKFlipflop
  |vpiModule:
  \_module: work@D_Flipflop (work@JKFlipflop.dff) dut.sv:6:3: , endln:6:33, parent:work@JKFlipflop
    |vpiName:dff
    |vpiFullName:work@JKFlipflop.dff
    |vpiDefName:work@D_Flipflop
    |vpiDefFile:dut.sv
    |vpiDefLineNo:9
    |vpiNet:
    \_logic_net: (work@JKFlipflop.dff.Din), line:9:19, endln:9:22, parent:work@JKFlipflop.dff
    |vpiNet:
    \_logic_net: (work@JKFlipflop.dff.clk), line:9:23, endln:9:26, parent:work@JKFlipflop.dff
    |vpiNet:
    \_logic_net: (work@JKFlipflop.dff.reset), line:9:27, endln:9:32, parent:work@JKFlipflop.dff
    |vpiNet:
    \_logic_net: (work@JKFlipflop.dff.q), line:9:33, endln:9:34, parent:work@JKFlipflop.dff
    |vpiInstance:
    \_module: work@JKFlipflop (work@JKFlipflop) dut.sv:1:1: , endln:7:10
    |vpiPort:
    \_port: (Din), line:9:19, endln:9:22, parent:work@JKFlipflop.dff
      |vpiName:Din
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@JKFlipflop.w), line:6:18, endln:6:19, parent:Din
        |vpiName:w
        |vpiFullName:work@JKFlipflop.w
        |vpiActual:
        \_logic_net: (work@JKFlipflop.w), line:4:8, endln:4:9, parent:work@JKFlipflop
      |vpiLowConn:
      \_ref_obj: (work@JKFlipflop.dff.Din), line:9:19, endln:9:22, parent:Din
        |vpiName:Din
        |vpiFullName:work@JKFlipflop.dff.Din
        |vpiActual:
        \_logic_net: (work@JKFlipflop.dff.Din), line:9:19, endln:9:22, parent:work@JKFlipflop.dff
      |vpiInstance:
      \_module: work@D_Flipflop (work@JKFlipflop.dff) dut.sv:6:3: , endln:6:33, parent:work@JKFlipflop
    |vpiPort:
    \_port: (clk), line:9:23, endln:9:26, parent:work@JKFlipflop.dff
      |vpiName:clk
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@JKFlipflop.clk), line:6:20, endln:6:23, parent:clk
        |vpiName:clk
        |vpiFullName:work@JKFlipflop.clk
        |vpiActual:
        \_logic_net: (work@JKFlipflop.dff.clk), line:9:23, endln:9:26, parent:work@JKFlipflop.dff
      |vpiLowConn:
      \_ref_obj: (work@JKFlipflop.dff.clk), line:9:23, endln:9:26, parent:clk
        |vpiName:clk
        |vpiFullName:work@JKFlipflop.dff.clk
        |vpiActual:
        \_logic_net: (work@JKFlipflop.dff.clk), line:9:23, endln:9:26, parent:work@JKFlipflop.dff
      |vpiInstance:
      \_module: work@D_Flipflop (work@JKFlipflop.dff) dut.sv:6:3: , endln:6:33, parent:work@JKFlipflop
    |vpiPort:
    \_port: (reset), line:9:27, endln:9:32, parent:work@JKFlipflop.dff
      |vpiName:reset
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@JKFlipflop.reset), line:6:24, endln:6:29, parent:reset
        |vpiName:reset
        |vpiFullName:work@JKFlipflop.reset
        |vpiActual:
        \_logic_net: (work@JKFlipflop.dff.reset), line:9:27, endln:9:32, parent:work@JKFlipflop.dff
      |vpiLowConn:
      \_ref_obj: (work@JKFlipflop.dff.reset), line:9:27, endln:9:32, parent:reset
        |vpiName:reset
        |vpiFullName:work@JKFlipflop.dff.reset
        |vpiActual:
        \_logic_net: (work@JKFlipflop.dff.reset), line:9:27, endln:9:32, parent:work@JKFlipflop.dff
      |vpiInstance:
      \_module: work@D_Flipflop (work@JKFlipflop.dff) dut.sv:6:3: , endln:6:33, parent:work@JKFlipflop
    |vpiPort:
    \_port: (q), line:9:33, endln:9:34, parent:work@JKFlipflop.dff
      |vpiName:q
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (work@JKFlipflop.q), line:6:30, endln:6:31, parent:q
        |vpiName:q
        |vpiFullName:work@JKFlipflop.q
        |vpiActual:
        \_logic_net: (work@JKFlipflop.dff.q), line:9:33, endln:9:34, parent:work@JKFlipflop.dff
      |vpiLowConn:
      \_ref_obj: (work@JKFlipflop.dff.q), line:9:33, endln:9:34, parent:q
        |vpiName:q
        |vpiFullName:work@JKFlipflop.dff.q
        |vpiActual:
        \_logic_net: (work@JKFlipflop.dff.q), line:9:33, endln:9:34, parent:work@JKFlipflop.dff
      |vpiTypedef:
      \_logic_typespec: , line:11:12, endln:11:15
      |vpiInstance:
      \_module: work@D_Flipflop (work@JKFlipflop.dff) dut.sv:6:3: , endln:6:33, parent:work@JKFlipflop
    |vpiProcess:
    \_always: , line:12:5, endln:18:8, parent:work@JKFlipflop.dff
      |vpiStmt:
      \_event_control: , line:12:11, endln:12:25
        |vpiCondition:
        \_operation: , line:12:13, endln:12:24
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (work@JKFlipflop.dff.clk), line:12:21, endln:12:24
            |vpiName:clk
            |vpiFullName:work@JKFlipflop.dff.clk
            |vpiActual:
            \_logic_net: (work@JKFlipflop.dff.clk), line:9:23, endln:9:26, parent:work@JKFlipflop.dff
        |vpiStmt:
        \_begin: (work@JKFlipflop.dff), line:13:5, endln:18:8
          |vpiFullName:work@JKFlipflop.dff
          |vpiStmt:
          \_if_else: , line:14:5, endln:17:11, parent:work@JKFlipflop.dff
            |vpiCondition:
            \_ref_obj: (work@JKFlipflop.dff.reset), line:14:8, endln:14:13
              |vpiName:reset
              |vpiFullName:work@JKFlipflop.dff.reset
              |vpiActual:
              \_logic_net: (work@JKFlipflop.dff.reset), line:9:27, endln:9:32, parent:work@JKFlipflop.dff
            |vpiStmt:
            \_assignment: , line:15:5, endln:15:11
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_constant: , line:15:7, endln:15:11
              |vpiLhs:
              \_ref_obj: (work@JKFlipflop.dff.q), line:15:5, endln:15:6
                |vpiName:q
                |vpiFullName:work@JKFlipflop.dff.q
                |vpiActual:
                \_logic_net: (work@JKFlipflop.dff.q), line:9:33, endln:9:34, parent:work@JKFlipflop.dff
            |vpiElseStmt:
            \_assignment: , line:17:5, endln:17:10
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_ref_obj: (work@JKFlipflop.dff.Din), line:17:7, endln:17:10
                |vpiName:Din
                |vpiFullName:work@JKFlipflop.dff.Din
                |vpiActual:
                \_logic_net: (work@JKFlipflop.dff.Din), line:9:19, endln:9:22, parent:work@JKFlipflop.dff
              |vpiLhs:
              \_ref_obj: (work@JKFlipflop.dff.q), line:17:5, endln:17:6
                |vpiName:q
                |vpiFullName:work@JKFlipflop.dff.q
                |vpiActual:
                \_logic_net: (work@JKFlipflop.dff.q), line:9:33, endln:9:34, parent:work@JKFlipflop.dff
      |vpiAlwaysType:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 6


[roundtrip]: ${SURELOG_DIR}/tests/JKFlipflop/dut.sv | ${SURELOG_DIR}/build/regression/JKFlipflop/roundtrip/dut_000.sv | 7 | 19 | 

