<!doctype html>
<html>
<head>
<title>DMA_CHANNEL_SCRATCH1 (AXIPCIE_DMA) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="./_register_reference.css">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___axipcie_dma.html")>AXIPCIE_DMA Module</a> &gt; DMA_CHANNEL_SCRATCH1 (AXIPCIE_DMA) Register</p><h1>DMA_CHANNEL_SCRATCH1 (AXIPCIE_DMA) Register</h1>
<h2>DMA_CHANNEL_SCRATCH1 (AXIPCIE_DMA) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>DMA_CHANNEL_SCRATCH1</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class="noborder hex" id="registerOffset">0x0000000054</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
<span class="hex">0x00FD0F0054</span> (AXIPCIE_DMA0)<br/><span class="hex">0x00FD0F00D4</span> (AXIPCIE_DMA1)<br/><span class="hex">0x00FD0F0154</span> (AXIPCIE_DMA2)<br/><span class="hex">0x00FD0F01D4</span> (AXIPCIE_DMA3)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2rr noborder">rw<span class="tooltiptext2rr">Normal read/write</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class="noborder hex">0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Scratchpad Register</td></tr>
</table>
<p></p>
<h2>DMA_CHANNEL_SCRATCH1 (AXIPCIE_DMA) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>scratch1</td><td class="center">31:0</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0x0</td><td>Scratchpad Register. Intended to enable information to be passed between sofwtare. For example, applications with both an AXI CPU and an PCIe CPU may use this register to pass information between CPUs. The DMA Channel implementation does not use or alter this information.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>