<stg><name>deQAM_Pipeline_VITIS_LOOP_77_3</name>


<trans_list>

<trans id="54" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %v_V_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="v_V_0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:2 %select_ln77_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %select_ln77

]]></Node>
<StgValue><ssdm name="select_ln77_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
newFuncRoot:3 %read_in_real_V_2_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %read_in_real_V_2

]]></Node>
<StgValue><ssdm name="read_in_real_V_2_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:4 %op2_assign_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %op2_assign

]]></Node>
<StgValue><ssdm name="op2_assign_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:5 %or_ln1827_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %or_ln1827_1

]]></Node>
<StgValue><ssdm name="or_ln1827_1_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:6 %select_ln70_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %select_ln70_cast

]]></Node>
<StgValue><ssdm name="select_ln70_cast_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="3">
<![CDATA[
newFuncRoot:7 %select_ln77_cast = sext i3 %select_ln77_read

]]></Node>
<StgValue><ssdm name="select_ln77_cast"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="2">
<![CDATA[
newFuncRoot:8 %select_ln70_cast_cast = sext i2 %select_ln70_cast_read

]]></Node>
<StgValue><ssdm name="select_ln70_cast_cast"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i4 %select_ln70_cast_cast, i4 %v_V_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i4 2, i4 %i_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0 %i_V_3 = load i4 %i_V

]]></Node>
<StgValue><ssdm name="i_V_3"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="4">
<![CDATA[
:2 %zext_ln592 = zext i4 %i_V_3

]]></Node>
<StgValue><ssdm name="zext_ln592"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="32">
<![CDATA[
:3 %conv_i_i = uitodp i32 %zext_ln592

]]></Node>
<StgValue><ssdm name="conv_i_i"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="21" st_id="2" stage="1" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="32">
<![CDATA[
:3 %conv_i_i = uitodp i32 %zext_ln592

]]></Node>
<StgValue><ssdm name="conv_i_i"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64">
<![CDATA[
:4 %bitcast_ln1827 = bitcast i64 %conv_i_i

]]></Node>
<StgValue><ssdm name="bitcast_ln1827"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5 %tmp_7 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln1827, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="52" op_0_bw="64">
<![CDATA[
:6 %trunc_ln1827 = trunc i64 %bitcast_ln1827

]]></Node>
<StgValue><ssdm name="trunc_ln1827"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7 %icmp_ln1827 = icmp_ne  i11 %tmp_7, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln1827"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
:8 %icmp_ln1827_1 = icmp_eq  i52 %trunc_ln1827, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln1827_1"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9 %or_ln1827 = or i1 %icmp_ln1827_1, i1 %icmp_ln1827

]]></Node>
<StgValue><ssdm name="or_ln1827"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10 %tmp_s = fcmp_olt  i64 %conv_i_i, i64 %op2_assign_read

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11 %and_ln1827 = and i1 %tmp_s, i1 %or_ln1827_1_read

]]></Node>
<StgValue><ssdm name="and_ln1827"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12 %and_ln1827_1 = and i1 %and_ln1827, i1 %or_ln1827

]]></Node>
<StgValue><ssdm name="and_ln1827_1"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13 %br_ln77 = br i1 %and_ln1827_1, void %_ZgeILi22ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.exitStub, void %_ZN13ap_fixed_baseILi4ELi4ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi4ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.i333

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1827_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi4ELi4ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi4ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.i333:0 %v_V_0_load = load i4 %v_V_0

]]></Node>
<StgValue><ssdm name="v_V_0_load"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1827_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi4ELi4ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi4ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.i333:1 %specloopname_ln702 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln702"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1827_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="19" op_0_bw="19" op_1_bw="4" op_2_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi4ELi4ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi4ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.i333:2 %shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i4.i15, i4 %i_V_3, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1827_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="22" op_0_bw="19">
<![CDATA[
_ZN13ap_fixed_baseILi4ELi4ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi4ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.i333:3 %zext_ln1549 = zext i19 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln1549"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1827_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi4ELi4ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi4ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.i333:4 %icmp_ln1549 = icmp_slt  i22 %read_in_real_V_2_read, i22 %zext_ln1549

]]></Node>
<StgValue><ssdm name="icmp_ln1549"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1827_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi4ELi4ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi4ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.i333:5 %xor_ln1549 = xor i1 %icmp_ln1549, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1549"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1827_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi4ELi4ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi4ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.i333:6 %add_ln70 = add i4 %v_V_0_load, i4 %select_ln77_cast

]]></Node>
<StgValue><ssdm name="add_ln70"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1827_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi4ELi4ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi4ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.i333:7 %select_ln78 = select i1 %xor_ln1549, i4 %add_ln70, i4 %v_V_0_load

]]></Node>
<StgValue><ssdm name="select_ln78"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1827_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi4ELi4ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi4ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.i333:8 %i_V_4 = add i4 %i_V_3, i4 2

]]></Node>
<StgValue><ssdm name="i_V_4"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1827_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi4ELi4ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi4ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.i333:9 %store_ln77 = store i4 %select_ln78, i4 %v_V_0

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1827_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi4ELi4ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi4ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.i333:10 %store_ln77 = store i4 %i_V_4, i4 %i_V

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1827_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi4ELi4ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi4ELb0EEERK11ap_int_baseIXT_EXT0_EE.exit.i333:11 %br_ln77 = br void

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1827_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
_ZgeILi22ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.exitStub:0 %v_V_0_load_1 = load i4 %v_V_0

]]></Node>
<StgValue><ssdm name="v_V_0_load_1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1827_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ZgeILi22ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %v_V_0_out, i4 %v_V_0_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln1827_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0">
<![CDATA[
_ZgeILi22ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="58" name="select_ln70_cast" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="select_ln70_cast"/></StgValue>
</port>
<port id="59" name="or_ln1827_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="or_ln1827_1"/></StgValue>
</port>
<port id="60" name="op2_assign" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="op2_assign"/></StgValue>
</port>
<port id="61" name="read_in_real_V_2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="read_in_real_V_2"/></StgValue>
</port>
<port id="62" name="select_ln77" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="select_ln77"/></StgValue>
</port>
<port id="63" name="v_V_0_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="v_V_0_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="65" from="StgValue_64" to="i_V" fromId="64" toId="6">
</dataflow>
<dataflow id="66" from="StgValue_64" to="v_V_0" fromId="64" toId="7">
</dataflow>
<dataflow id="68" from="_ssdm_op_Read.ap_auto.i3" to="select_ln77_read" fromId="67" toId="8">
</dataflow>
<dataflow id="69" from="select_ln77" to="select_ln77_read" fromId="62" toId="8">
</dataflow>
<dataflow id="71" from="_ssdm_op_Read.ap_auto.i22" to="read_in_real_V_2_read" fromId="70" toId="9">
</dataflow>
<dataflow id="72" from="read_in_real_V_2" to="read_in_real_V_2_read" fromId="61" toId="9">
</dataflow>
<dataflow id="74" from="_ssdm_op_Read.ap_auto.double" to="op2_assign_read" fromId="73" toId="10">
</dataflow>
<dataflow id="75" from="op2_assign" to="op2_assign_read" fromId="60" toId="10">
</dataflow>
<dataflow id="77" from="_ssdm_op_Read.ap_auto.i1" to="or_ln1827_1_read" fromId="76" toId="11">
</dataflow>
<dataflow id="78" from="or_ln1827_1" to="or_ln1827_1_read" fromId="59" toId="11">
</dataflow>
<dataflow id="80" from="_ssdm_op_Read.ap_auto.i2" to="select_ln70_cast_read" fromId="79" toId="12">
</dataflow>
<dataflow id="81" from="select_ln70_cast" to="select_ln70_cast_read" fromId="58" toId="12">
</dataflow>
<dataflow id="82" from="select_ln77_read" to="select_ln77_cast" fromId="8" toId="13">
</dataflow>
<dataflow id="83" from="select_ln70_cast_read" to="select_ln70_cast_cast" fromId="12" toId="14">
</dataflow>
<dataflow id="84" from="select_ln70_cast_cast" to="store_ln0" fromId="14" toId="15">
</dataflow>
<dataflow id="85" from="v_V_0" to="store_ln0" fromId="7" toId="15">
</dataflow>
<dataflow id="87" from="StgValue_86" to="store_ln0" fromId="86" toId="16">
</dataflow>
<dataflow id="88" from="i_V" to="store_ln0" fromId="6" toId="16">
</dataflow>
<dataflow id="89" from="i_V" to="i_V_3" fromId="6" toId="18">
</dataflow>
<dataflow id="90" from="i_V_3" to="zext_ln592" fromId="18" toId="19">
</dataflow>
<dataflow id="91" from="zext_ln592" to="conv_i_i" fromId="19" toId="20">
</dataflow>
<dataflow id="92" from="zext_ln592" to="conv_i_i" fromId="19" toId="21">
</dataflow>
<dataflow id="94" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="93" toId="22">
</dataflow>
<dataflow id="96" from="StgValue_95" to="specpipeline_ln0" fromId="95" toId="22">
</dataflow>
<dataflow id="98" from="StgValue_97" to="specpipeline_ln0" fromId="97" toId="22">
</dataflow>
<dataflow id="99" from="StgValue_64" to="specpipeline_ln0" fromId="64" toId="22">
</dataflow>
<dataflow id="100" from="StgValue_97" to="specpipeline_ln0" fromId="97" toId="22">
</dataflow>
<dataflow id="102" from="p_str" to="specpipeline_ln0" fromId="101" toId="22">
</dataflow>
<dataflow id="103" from="conv_i_i" to="bitcast_ln1827" fromId="21" toId="23">
</dataflow>
<dataflow id="105" from="_ssdm_op_PartSelect.i11.i64.i32.i32" to="tmp_7" fromId="104" toId="24">
</dataflow>
<dataflow id="106" from="bitcast_ln1827" to="tmp_7" fromId="23" toId="24">
</dataflow>
<dataflow id="108" from="StgValue_107" to="tmp_7" fromId="107" toId="24">
</dataflow>
<dataflow id="110" from="StgValue_109" to="tmp_7" fromId="109" toId="24">
</dataflow>
<dataflow id="111" from="bitcast_ln1827" to="trunc_ln1827" fromId="23" toId="25">
</dataflow>
<dataflow id="112" from="tmp_7" to="icmp_ln1827" fromId="24" toId="26">
</dataflow>
<dataflow id="114" from="StgValue_113" to="icmp_ln1827" fromId="113" toId="26">
</dataflow>
<dataflow id="115" from="trunc_ln1827" to="icmp_ln1827_1" fromId="25" toId="27">
</dataflow>
<dataflow id="117" from="StgValue_116" to="icmp_ln1827_1" fromId="116" toId="27">
</dataflow>
<dataflow id="118" from="icmp_ln1827_1" to="or_ln1827" fromId="27" toId="28">
</dataflow>
<dataflow id="119" from="icmp_ln1827" to="or_ln1827" fromId="26" toId="28">
</dataflow>
<dataflow id="120" from="conv_i_i" to="tmp_s" fromId="21" toId="29">
</dataflow>
<dataflow id="121" from="op2_assign_read" to="tmp_s" fromId="10" toId="29">
</dataflow>
<dataflow id="122" from="tmp_s" to="and_ln1827" fromId="29" toId="30">
</dataflow>
<dataflow id="123" from="or_ln1827_1_read" to="and_ln1827" fromId="11" toId="30">
</dataflow>
<dataflow id="124" from="and_ln1827" to="and_ln1827_1" fromId="30" toId="31">
</dataflow>
<dataflow id="125" from="or_ln1827" to="and_ln1827_1" fromId="28" toId="31">
</dataflow>
<dataflow id="126" from="and_ln1827_1" to="br_ln77" fromId="31" toId="32">
</dataflow>
<dataflow id="127" from="v_V_0" to="v_V_0_load" fromId="7" toId="33">
</dataflow>
<dataflow id="129" from="_ssdm_op_SpecLoopName" to="specloopname_ln702" fromId="128" toId="34">
</dataflow>
<dataflow id="131" from="empty_4" to="specloopname_ln702" fromId="130" toId="34">
</dataflow>
<dataflow id="133" from="_ssdm_op_BitConcatenate.i19.i4.i15" to="shl_ln" fromId="132" toId="35">
</dataflow>
<dataflow id="134" from="i_V_3" to="shl_ln" fromId="18" toId="35">
</dataflow>
<dataflow id="136" from="StgValue_135" to="shl_ln" fromId="135" toId="35">
</dataflow>
<dataflow id="137" from="shl_ln" to="zext_ln1549" fromId="35" toId="36">
</dataflow>
<dataflow id="138" from="read_in_real_V_2_read" to="icmp_ln1549" fromId="9" toId="37">
</dataflow>
<dataflow id="139" from="zext_ln1549" to="icmp_ln1549" fromId="36" toId="37">
</dataflow>
<dataflow id="140" from="icmp_ln1549" to="xor_ln1549" fromId="37" toId="38">
</dataflow>
<dataflow id="142" from="StgValue_141" to="xor_ln1549" fromId="141" toId="38">
</dataflow>
<dataflow id="143" from="v_V_0_load" to="add_ln70" fromId="33" toId="39">
</dataflow>
<dataflow id="144" from="select_ln77_cast" to="add_ln70" fromId="13" toId="39">
</dataflow>
<dataflow id="145" from="xor_ln1549" to="select_ln78" fromId="38" toId="40">
</dataflow>
<dataflow id="146" from="add_ln70" to="select_ln78" fromId="39" toId="40">
</dataflow>
<dataflow id="147" from="v_V_0_load" to="select_ln78" fromId="33" toId="40">
</dataflow>
<dataflow id="148" from="i_V_3" to="i_V_4" fromId="18" toId="41">
</dataflow>
<dataflow id="149" from="StgValue_86" to="i_V_4" fromId="86" toId="41">
</dataflow>
<dataflow id="150" from="select_ln78" to="store_ln77" fromId="40" toId="42">
</dataflow>
<dataflow id="151" from="v_V_0" to="store_ln77" fromId="7" toId="42">
</dataflow>
<dataflow id="152" from="i_V_4" to="store_ln77" fromId="41" toId="43">
</dataflow>
<dataflow id="153" from="i_V" to="store_ln77" fromId="6" toId="43">
</dataflow>
<dataflow id="154" from="v_V_0" to="v_V_0_load_1" fromId="7" toId="45">
</dataflow>
<dataflow id="156" from="_ssdm_op_Write.ap_auto.i4P0A" to="write_ln0" fromId="155" toId="46">
</dataflow>
<dataflow id="157" from="v_V_0_out" to="write_ln0" fromId="63" toId="46">
</dataflow>
<dataflow id="158" from="v_V_0_load_1" to="write_ln0" fromId="45" toId="46">
</dataflow>
<dataflow id="159" from="and_ln1827_1" to="StgValue_4" fromId="31" toId="4">
</dataflow>
</dataflows>


</stg>
