INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/ALU/ALU.srcs/sources_1/new/Full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/ALU/ALU.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kccistc/Documents/GitHub/Harman_Verilog/workspace/ALU/ALU.srcs/sim_1/new/tb_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder
