# Exercise 5 - Up Down Counter
## Module that allows to select needed counter with multiplexer. Each counter size was defined with parameter value in the main module.
![alt text](https://github.com/pawelgates/Verilog-Projects/blob/main/Exercise%205%20-%20Up%20Down%20Counter/pics/scheme.png)

#### <ins>RTL</ins>:
![alt text](https://github.com/pawelgates/Verilog-Projects/blob/main/Exercise%205%20-%20Up%20Down%20Counter/pics/RTL.png)
#### <ins>Modelsim Simulation:</ins>
![alt text](https://github.com/pawelgates/Verilog-Projects/blob/main/Exercise%205%20-%20Up%20Down%20Counter/pics/tb.png)
