011100_00010_00001_0000000000000110 //BEQ R1,start_label,R2 line: 0
011010_11_0001010_1010000_1100001_000 //START: DISPC "\nPassed all tests\n"
1110011_1110011_1100101_1100100_0000
0100000_1100001_1101100_1101100_0000
0100000_1110100_1100101_1110011_0000
1110100_1110011_0001010_0000000_0000 //END: DISPC "\nPassed all tests\n"
000001_00000_00000_0000000000000000 //trap line: 6
011010_11_1001000_1100101_1101100_000 //START: DISPC "Hello world!"
1101100_1101111_0100000_1110111_0000
1101111_1110010_1101100_1100100_0000
0100001_0000000__000000000000000000 //END: DISPC "Hello world!"
011111_00000_00000_0000000110011011 //LDR label_a,R0 line: 11
011111_00001_00000_0000000110011011 //LDR label_b,R1 line: 12
011010_11_0001010_1000001_1000100_000 //START: DISPC "\nADD 17="
1000100_0100000_0110001_0110111_0000
0111101_0000000__000000000000000000 //END: DISPC "\nADD 17="
100000_00010_00000_00001_00000000000 //ADD R0,R1,R2 line: 16
011110_00001_00010_0000000000000000 //DISP R2,int line: 17
011111_00011_00000_0000000110011001 //LDR label_add,R3 line: 18
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 19
011100_00011_00100_0000000011111110 //BEQ R4,failedADD,R3 line: 20
011010_11_0001010_1010011_1010101_000 //START: DISPC "\nSUB 13="
1000010_0100000_0110001_0110011_0000
0111101_0000000__000000000000000000 //END: DISPC "\nSUB 13="
100001_00010_00000_00001_00000000000 //SUB R0,R1,R2 line: 24
011110_00001_00010_0000000000000000 //DISP R2,int line: 25
011111_00011_00000_0000000110010010 //LDR label_sub,R3 line: 26
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 27
011100_00011_00100_0000000011111011 //BEQ R4,failedSUB,R3 line: 28
011010_11_0001010_1001101_1010101_000 //START: DISPC "\nMUL 30="
1001100_0100000_0110011_0110000_0000
0111101_0000000__000000000000000000 //END: DISPC "\nMUL 30="
100010_00010_00000_00001_00000000000 //MUL R0,R1,R2 line: 32
011110_00001_00010_0000000000000000 //DISP R2,int line: 33
011111_00011_00000_0000000110001011 //LDR label_mul,R3 line: 34
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 35
011100_00011_00100_0000000011111000 //BEQ R4,failedMUL,R3 line: 36
011010_11_0001010_1000100_1001001_000 //START: DISPC "\nDIV 7="
1010110_0100000_0110111_0111101_0000
0000000__0000000000000000000000000 //END: DISPC "\nDIV 7="
100011_00010_00000_00001_00000000000 //DIV R0,R1,R2 line: 40
011110_00001_00010_0000000000000000 //DISP R2,int line: 41
011111_00011_00000_0000000110000100 //LDR label_div,R3 line: 42
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 43
011100_00011_00100_0000000011110101 //BEQ R4,failedDIV,R3 line: 44
011010_11_0001010_1000011_1001101_000 //START: DISPC "\nCMPEQ 0="
1010000_1000101_1010001_0100000_0000
0110000_0111101_0000000__00000000000 //END: DISPC "\nCMPEQ 0="
100100_00010_00000_00001_00000000000 //CMPEQ R0,R1,R2 line: 48
011110_00001_00010_0000000000000000 //DISP R2,int line: 49
011111_00011_00000_0000000110000011 //LDR label_0,R3 line: 50
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 51
011100_00011_00100_0000000011110010 //BEQ R4,failedCMPEQ,R3 line: 52
011010_11_0001010_1000011_1001101_000 //START: DISPC "\nCMPEQ 1="
1010000_1000101_1010001_0100000_0000
0110001_0111101_0000000__00000000000 //END: DISPC "\nCMPEQ 1="
100100_00010_00001_00001_00000000000 //CMPEQ R1,R1,R2 line: 56
011110_00001_00010_0000000000000000 //DISP R2,int line: 57
011111_00011_00000_0000000101111100 //LDR label_1,R3 line: 58
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 59
011100_00011_00100_0000000011101010 //BEQ R4,failedCMPEQ,R3 line: 60
011010_11_0001010_1000011_1001101_000 //START: DISPC "\nCMPLT 0="
1010000_1001100_1010100_0100000_0000
0110000_0111101_0000000__00000000000 //END: DISPC "\nCMPLT 0="
100101_00010_00000_00001_00000000000 //CMPLT R0,R1,R2 line: 64
011110_00001_00010_0000000000000000 //DISP R2,int line: 65
011111_00011_00000_0000000101110011 //LDR label_0,R3 line: 66
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 67
011100_00011_00100_0000000011100111 //BEQ R4,failedCMPLT,R3 line: 68
011010_11_0001010_1000011_1001101_000 //START: DISPC "\nCMPLT 1="
1010000_1001100_1010100_0100000_0000
0110001_0111101_0000000__00000000000 //END: DISPC "\nCMPLT 1="
100101_00010_00001_00000_00000000000 //CMPLT R1,R0,R2 line: 72
011110_00001_00010_0000000000000000 //DISP R2,int line: 73
011111_00011_00000_0000000101101100 //LDR label_1,R3 line: 74
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 75
011100_00011_00100_0000000011011111 //BEQ R4,failedCMPLT,R3 line: 76
011010_11_0001010_1000011_1001101_000 //START: DISPC "\nCMPLE 0="
1010000_1001100_1000101_0100000_0000
0110000_0111101_0000000__00000000000 //END: DISPC "\nCMPLE 0="
100110_00010_00000_00001_00000000000 //CMPLE R0,R1,R2 line: 80
011110_00001_00010_0000000000000000 //DISP R2,int line: 81
011111_00011_00000_0000000101100011 //LDR label_0,R3 line: 82
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 83
011100_00011_00100_0000000011011100 //BEQ R4,failedCMPLE,R3 line: 84
011010_11_0001010_1000011_1001101_000 //START: DISPC "\nCMPLE 1="
1010000_1001100_1000101_0100000_0000
0110001_0111101_0000000__00000000000 //END: DISPC "\nCMPLE 1="
100110_00010_00000_00000_00000000000 //CMPLE R0,R0,R2 line: 88
011110_00001_00010_0000000000000000 //DISP R2,int line: 89
011111_00011_00000_0000000101011100 //LDR label_1,R3 line: 90
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 91
011100_00011_00100_0000000011010100 //BEQ R4,failedCMPLE,R3 line: 92
011010_11_0001010_1000011_1001101_000 //START: DISPC "\nCMPLE 1="
1010000_1001100_1000101_0100000_0000
0110001_0111101_0000000__00000000000 //END: DISPC "\nCMPLE 1="
100110_00010_00001_00000_00000000000 //CMPLE R1,R0,R2 line: 96
011110_00001_00010_0000000000000000 //DISP R2,int line: 97
011111_00011_00000_0000000101010100 //LDR label_1,R3 line: 98
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 99
011100_00011_00100_0000000011001100 //BEQ R4,failedCMPLE,R3 line: 100
011010_11_0001010_1000001_1001110_000 //START: DISPC "\nAND 2="
1000100_0100000_0110010_0111101_0000
0000000__0000000000000000000000000 //END: DISPC "\nAND 2="
101000_00010_00000_00001_00000000000 //AND R0,R1,R2 line: 104
011110_00001_00010_0000000000000000 //DISP R2,int line: 105
011111_00011_00000_0000000101000000 //LDR label_and,R3 line: 106
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 107
011100_00011_00100_0000000011001001 //BEQ R4,failedAND,R3 line: 108
011010_11_0001010_1001111_1010010_000 //START: DISPC "\nOR 15="
0100000_0110001_0110101_0111101_0000
0000000__0000000000000000000000000 //END: DISPC "\nOR 15="
101001_00010_00000_00001_00000000000 //OR R0,R1,R2 line: 112
011110_00001_00010_0000000000000000 //DISP R2,int line: 113
011111_00011_00000_0000000100110111 //LDR label_or,R3 line: 114
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 115
011100_00011_00100_0000000011000110 //BEQ R4,failedOR,R3 line: 116
011010_11_0001010_1011000_1001111_000 //START: DISPC "\nXOR 13="
1010010_0100000_0110001_0110011_0000
0111101_0000000__000000000000000000 //END: DISPC "\nXOR 13="
101010_00010_00000_00001_00000000000 //XOR R0,R1,R2 line: 120
011110_00001_00010_0000000000000000 //DISP R2,int line: 121
011111_00011_00000_0000000100110101 //LDR label_xor,R3 line: 122
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 123
011100_00011_00100_0000000011000011 //BEQ R4,failedXOR,R3 line: 124
011010_11_0001010_1011000_1001110_000 //START: DISPC "\nXNOR -14="
1001111_1010010_0100000_0101101_0000
0110001_0110100_0111101_0000000_0000 //END: DISPC "\nXNOR -14="
101011_00010_00000_00001_00000000000 //XNOR R0,R1,R2 line: 128
011110_00001_00010_0000000000000000 //DISP R2,int line: 129
011111_00011_00000_0000000100110010 //LDR label_xnor,R3 line: 130
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 131
011100_00011_00100_0000000011000000 //BEQ R4,failedXNOR,R3 line: 132
011010_11_0001010_1010011_1001000_000 //START: DISPC "\nSHL 60="
1001100_0100000_0110110_0110000_0000
0111101_0000000__000000000000000000 //END: DISPC "\nSHL 60="
101100_00010_00000_00001_00000000000 //SHL R0,R1,R2 line: 136
011110_00001_00010_0000000000000000 //DISP R2,int line: 137
011111_00011_00000_0000000100100110 //LDR label_shl,R3 line: 138
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 139
011100_00011_00100_0000000010111101 //BEQ R4,failedSHL,R3 line: 140
011010_11_0001010_1010011_1001000_000 //START: DISPC "\nSHR 3="
1010010_0100000_0110011_0111101_0000
0000000__0000000000000000000000000 //END: DISPC "\nSHR 3="
101101_00010_00000_00001_00000000000 //SHR R0,R1,R2 line: 144
011110_00001_00010_0000000000000000 //DISP R2,int line: 145
011111_00011_00000_0000000100011111 //LDR label_shr,R3 line: 146
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 147
011100_00011_00100_0000000010111010 //BEQ R4,failedSHR,R3 line: 148
011010_11_0001010_1010011_1010010_000 //START: DISPC "\nSRA 3="
1000001_0100000_0110011_0111101_0000
0000000__0000000000000000000000000 //END: DISPC "\nSRA 3="
101110_00010_00000_00001_00000000000 //SRA R0,R1,R2 line: 152
011110_00001_00010_0000000000000000 //DISP R2,int line: 153
011111_00011_00000_0000000100010111 //LDR label_shr,R3 line: 154
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 155
011100_00011_00100_0000000010110111 //BEQ R4,failedSRA,R3 line: 156
011111_00000_00000_0000000100001011 //LDR label_neg,R0 line: 157
011010_11_0001010_1010011_1010010_000 //START: DISPC "\nSRA -4="
1000001_0100000_0101101_0110100_0000
0111101_0000000__000000000000000000 //END: DISPC "\nSRA -4="
101110_00010_00000_00001_00000000000 //SRA R0,R1,R2 line: 161
011110_00001_00010_0000000000000000 //DISP R2,int line: 162
011111_00011_00000_0000000100010000 //LDR label_sra_neg,R3 line: 163
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 164
011100_00011_00100_0000000010101110 //BEQ R4,failedSRA,R3 line: 165
011111_00000_00000_0000000100000000 //LDR label_a,R0 line: 166
011010_11_0001010_1000001_1001110_000 //START: DISPC "\nANDC 2="
1000100_1000011_0100000_0110010_0000
0111101_0000000__000000000000000000 //END: DISPC "\nANDC 2="
111000_00010_00000_0000000000000010 //ANDC R0,2,R2 line: 170
011110_00001_00010_0000000000000000 //DISP R2,int line: 171
011111_00011_00000_0000000011111110 //LDR label_and,R3 line: 172
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 173
011100_00011_00100_0000000011010000 //BEQ R4,failedANDC,R3 line: 174
011010_11_0001010_1001111_1010010_000 //START: DISPC "\nORC 15="
1000011_0100000_0110001_0110101_0000
0111101_0000000__000000000000000000 //END: DISPC "\nORC 15="
111001_00010_00000_0000000000000010 //ORC R0,2,R2 line: 178
011110_00001_00010_0000000000000000 //DISP R2,int line: 179
011111_00011_00000_0000000011110101 //LDR label_or,R3 line: 180
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 181
011100_00011_00100_0000000011001101 //BEQ R4,failedORC,R3 line: 182
011010_11_0001010_1011000_1001111_000 //START: DISPC "\nXORC 13="
1010010_1000011_0100000_0110001_0000
0110011_0111101_0000000__00000000000 //END: DISPC "\nXORC 13="
111010_00010_00000_0000000000000010 //XORC R0,2,R2 line: 186
011110_00001_00010_0000000000000000 //DISP R2,int line: 187
011111_00011_00000_0000000011110011 //LDR label_xor,R3 line: 188
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 189
011100_00011_00100_0000000011001010 //BEQ R4,failedXORC,R3 line: 190
011010_11_0001010_1011000_1001110_000 //START: DISPC "\nXNORC -14="
1001111_1010010_1000011_0100000_0000
0101101_0110001_0110100_0111101_0000
0000000__0000000000000000000000000 //END: DISPC "\nXNORC -14="
111011_00010_00000_0000000000000010 //XNORC R0,2,R2 line: 195
011110_00001_00010_0000000000000000 //DISP R2,int line: 196
011111_00011_00000_0000000011101111 //LDR label_xnor,R3 line: 197
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 198
011100_00011_00100_0000000011000110 //BEQ R4,failedXNORC,R3 line: 199
011010_11_0001010_1010011_1001000_000 //START: DISPC "\nSHLC 60="
1001100_1000011_0100000_0110110_0000
0110000_0111101_0000000__00000000000 //END: DISPC "\nSHLC 60="
111100_00010_00000_0000000000000010 //SHLC R0,2,R2 line: 203
011110_00001_00010_0000000000000000 //DISP R2,int line: 204
011111_00011_00000_0000000011100011 //LDR label_shl,R3 line: 205
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 206
011100_00011_00100_0000000011000011 //BEQ R4,failedSHLC,R3 line: 207
011010_11_0001010_1010011_1001000_000 //START: DISPC "\nSHRC 3="
1010010_1000011_0100000_0110011_0000
0111101_0000000__000000000000000000 //END: DISPC "\nSHRC 3="
111101_00010_00000_0000000000000010 //SHRC R0,2,R2 line: 211
011110_00001_00010_0000000000000000 //DISP R2,int line: 212
011111_00011_00000_0000000011011100 //LDR label_shr,R3 line: 213
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 214
011100_00011_00100_0000000011000000 //BEQ R4,failedSHRC,R3 line: 215
011111_00000_00000_0000000011001110 //LDR label_a,R0 line: 216
011010_11_0001010_1010011_1010010_000 //START: DISPC "\nSRAC 3="
1000001_1000011_0100000_0110011_0000
0111101_0000000__000000000000000000 //END: DISPC "\nSRAC 3="
111110_00010_00000_0000000000000010 //SRAC R0,2,R2 line: 220
011110_00001_00010_0000000000000000 //DISP R2,int line: 221
011111_00011_00000_0000000011010100 //LDR label_sra,R3 line: 222
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 223
011100_00011_00100_0000000010111100 //BEQ R4,failedSRAC,R3 line: 224
011111_00000_00000_0000000011000111 //LDR label_neg,R0 line: 225
011010_11_0001010_1010011_1010010_000 //START: DISPC "\nSRAC -4="
1000001_1000011_0100000_0101101_0000
0110100_0111101_0000000__00000000000 //END: DISPC "\nSRAC -4="
111110_00010_00000_0000000000000010 //SRAC R0,2,R2 line: 229
011110_00001_00010_0000000000000000 //DISP R2,int line: 230
011111_00011_00000_0000000011001100 //LDR label_sra_neg,R3 line: 231
100100_00100_00010_00011_00000000000 //CMPEQ R2,R3,R4 line: 232
011100_00011_00100_0000000010110011 //BEQ R4,failedSRAC,R3 line: 233
011010_11_0001010_1010011_1010100_000 //START: DISPC "\nST -15="
0100000_0101101_0110001_0110101_0000
0111101_0000000__000000000000000000 //END: DISPC "\nST -15="
011001_00000_11111_0000111110100000 //ST R0,4000,R31 line: 237
011000_00001_11111_0000111110100000 //LD R31,4000,R1 line: 238
011110_00001_00001_0000000000000000 //DISP R1,int line: 239
100100_00100_00000_00001_00000000000 //CMPEQ R0,R1,R4 line: 240
011100_00011_00100_0000000010110000 //BEQ R4,failedST,R3 line: 241
011111_00001_00000_0000000011000100 //LDR label_1,R1 line: 242
011011_00000_11111_0000000000000000 //JMP R31,R0 line: 243
000001_00000_00000_0000000000000000 //trap line: 244
011010_11_0001010_1000110_1100001_000 //START: failedLD: DISPC "\nFailed LD\n"
1101001_1101100_1100101_1100100_0000
0100000_1001100_1000100_0001010_0000
0000000__0000000000000000000000000 //END: failedLD: DISPC "\nFailed LD\n"
000001_00000_00000_0000000000000000 //trap line: 249
011010_11_0001010_1000110_1100001_000 //START: failedST: DISPC "\nFailed ST\n"
1101001_1101100_1100101_1100100_0000
0100000_1010011_1010100_0001010_0000
0000000__0000000000000000000000000 //END: failedST: DISPC "\nFailed ST\n"
000001_00000_00000_0000000000000000 //trap line: 254
011010_11_0001010_1000110_1100001_000 //START: failedJMP: DISPC "\nFailed JMP\n"
1101001_1101100_1100101_1100100_0000
0100000_1001010_1001101_1010000_0000
0001010_0000000__000000000000000000 //END: failedJMP: DISPC "\nFailed JMP\n"
000001_00000_00000_0000000000000000 //trap line: 259
011010_11_0001010_1000110_1100001_000 //START: faileDBEQ: DISPC "\nFailed BEQ\n"
1101001_1101100_1100101_1100100_0000
0100000_1000010_1000101_1010001_0000
0001010_0000000__000000000000000000 //END: faileDBEQ: DISPC "\nFailed BEQ\n"
000001_00000_00000_0000000000000000 //trap line: 264
011010_11_0001010_1000110_1100001_000 //START: faileDBNE: DISPC "\nFailed BNE\n"
1101001_1101100_1100101_1100100_0000
0100000_1000010_1001110_1000101_0000
0001010_0000000__000000000000000000 //END: faileDBNE: DISPC "\nFailed BNE\n"
000001_00000_00000_0000000000000000 //trap line: 269
011010_11_0001010_1000110_1100001_000 //START: failedLDR: DISPC "\nFailed LDR\n"
1101001_1101100_1100101_1100100_0000
0100000_1001100_1000100_1010010_0000
0001010_0000000__000000000000000000 //END: failedLDR: DISPC "\nFailed LDR\n"
000001_00000_00000_0000000000000000 //trap line: 274
011010_11_0001010_1000110_1100001_000 //START: failedADD: DISPC "\nFailed ADD\n"
1101001_1101100_1100101_1100100_0000
0100000_1000001_1000100_1000100_0000
0001010_0000000__000000000000000000 //END: failedADD: DISPC "\nFailed ADD\n"
000001_00000_00000_0000000000000000 //trap line: 279
011010_11_0001010_1000110_1100001_000 //START: failedSUB: DISPC "\nFailed SUB\n"
1101001_1101100_1100101_1100100_0000
0100000_1010011_1010101_1000010_0000
0001010_0000000__000000000000000000 //END: failedSUB: DISPC "\nFailed SUB\n"
000001_00000_00000_0000000000000000 //trap line: 284
011010_11_0001010_1000110_1100001_000 //START: failedMUL: DISPC "\nFailed MUL\n"
1101001_1101100_1100101_1100100_0000
0100000_1001101_1010101_1001100_0000
0001010_0000000__000000000000000000 //END: failedMUL: DISPC "\nFailed MUL\n"
000001_00000_00000_0000000000000000 //trap line: 289
011010_11_0001010_1000110_1100001_000 //START: failedDIV: DISPC "\nFailed DIV\n"
1101001_1101100_1100101_1100100_0000
0100000_1000100_1001001_1010110_0000
0001010_0000000__000000000000000000 //END: failedDIV: DISPC "\nFailed DIV\n"
000001_00000_00000_0000000000000000 //trap line: 294
011010_11_0001010_1000110_1100001_000 //START: failedCMPEQ: DISPC "\nFailed CMPEQ\n"
1101001_1101100_1100101_1100100_0000
0100000_1000011_1001101_1010000_0000
1000101_1010001_0001010_0000000_0000 //END: failedCMPEQ: DISPC "\nFailed CMPEQ\n"
000001_00000_00000_0000000000000000 //trap line: 299
011010_11_0001010_1000110_1100001_000 //START: failedCMPLT: DISPC "\nFailed CMPLT\n"
1101001_1101100_1100101_1100100_0000
0100000_1000011_1001101_1010000_0000
1001100_1010100_0001010_0000000_0000 //END: failedCMPLT: DISPC "\nFailed CMPLT\n"
000001_00000_00000_0000000000000000 //trap line: 304
011010_11_0001010_1000110_1100001_000 //START: failedCMPLE: DISPC "\nFailed CMPLE\n"
1101001_1101100_1100101_1100100_0000
0100000_1000011_1001101_1010000_0000
1001100_1000101_0001010_0000000_0000 //END: failedCMPLE: DISPC "\nFailed CMPLE\n"
000001_00000_00000_0000000000000000 //trap line: 309
011010_11_0001010_1000110_1100001_000 //START: failedAND: DISPC "\nFailed AND\n"
1101001_1101100_1100101_1100100_0000
0100000_1000001_1001110_1000100_0000
0001010_0000000__000000000000000000 //END: failedAND: DISPC "\nFailed AND\n"
000001_00000_00000_0000000000000000 //trap line: 314
011010_11_0001010_1000110_1100001_000 //START: failedOR: DISPC "\nFailed OR\n"
1101001_1101100_1100101_1100100_0000
0100000_1001111_1010010_0001010_0000
0000000__0000000000000000000000000 //END: failedOR: DISPC "\nFailed OR\n"
000001_00000_00000_0000000000000000 //trap line: 319
011010_11_0001010_1000110_1100001_000 //START: failedXOR: DISPC "\nFailed XOR\n"
1101001_1101100_1100101_1100100_0000
0100000_1011000_1001111_1010010_0000
0001010_0000000__000000000000000000 //END: failedXOR: DISPC "\nFailed XOR\n"
000001_00000_00000_0000000000000000 //trap line: 324
011010_11_0001010_1000110_1100001_000 //START: failedXNOR: DISPC "\nFailed XNOR\n"
1101001_1101100_1100101_1100100_0000
0100000_1011000_1001110_1001111_0000
1010010_0001010_0000000__00000000000 //END: failedXNOR: DISPC "\nFailed XNOR\n"
000001_00000_00000_0000000000000000 //trap line: 329
011010_11_0001010_1000110_1100001_000 //START: failedSHL: DISPC "\nFailed SHL\n"
1101001_1101100_1100101_1100100_0000
0100000_1010011_1001000_1001100_0000
0001010_0000000__000000000000000000 //END: failedSHL: DISPC "\nFailed SHL\n"
000001_00000_00000_0000000000000000 //trap line: 334
011010_11_0001010_1000110_1100001_000 //START: failedSHR: DISPC "\nFailed SHR\n"
1101001_1101100_1100101_1100100_0000
0100000_1010011_1001000_1010010_0000
0001010_0000000__000000000000000000 //END: failedSHR: DISPC "\nFailed SHR\n"
000001_00000_00000_0000000000000000 //trap line: 339
011010_11_0001010_1000110_1100001_000 //START: failedSRA: DISPC "\nFailed SRA\n"
1101001_1101100_1100101_1100100_0000
0100000_1010011_1010010_1000001_0000
0001010_0000000__000000000000000000 //END: failedSRA: DISPC "\nFailed SRA\n"
000001_00000_00000_0000000000000000 //trap line: 344
011010_11_0001010_1000110_1100001_000 //START: failedADDC: DISPC "\nFailed ADDC\n"
1101001_1101100_1100101_1100100_0000
0100000_1000001_1000100_1000100_0000
1000011_0001010_0000000__00000000000 //END: failedADDC: DISPC "\nFailed ADDC\n"
000001_00000_00000_0000000000000000 //trap line: 349
011010_11_0001010_1000110_1100001_000 //START: failedSUBC: DISPC "\nFailed SUBC\n"
1101001_1101100_1100101_1100100_0000
0100000_1010011_1010101_1000010_0000
1000011_0001010_0000000__00000000000 //END: failedSUBC: DISPC "\nFailed SUBC\n"
000001_00000_00000_0000000000000000 //trap line: 354
011010_11_0001010_1000110_1100001_000 //START: failedMULC: DISPC "\nFailed MULC\n"
1101001_1101100_1100101_1100100_0000
0100000_1001101_1010101_1001100_0000
1000011_0001010_0000000__00000000000 //END: failedMULC: DISPC "\nFailed MULC\n"
000001_00000_00000_0000000000000000 //trap line: 359
011010_11_0001010_1000110_1100001_000 //START: failedDIVC: DISPC "\nFailed DIVC\n"
1101001_1101100_1100101_1100100_0000
0100000_1000100_1001001_1010110_0000
1000011_0001010_0000000__00000000000 //END: failedDIVC: DISPC "\nFailed DIVC\n"
000001_00000_00000_0000000000000000 //trap line: 364
011010_11_0001010_1000110_1100001_000 //START: failedCMPEQC: DISPC "\nFailed CMPEQC\n"
1101001_1101100_1100101_1100100_0000
0100000_1000011_1001101_1010000_0000
1000101_1010001_1000011_0001010_0000
0000000__0000000000000000000000000 //END: failedCMPEQC: DISPC "\nFailed CMPEQC\n"
000001_00000_00000_0000000000000000 //trap line: 370
011010_11_0001010_1000110_1100001_000 //START: failedCMPLTC: DISPC "\nFailed CMPLTC\n"
1101001_1101100_1100101_1100100_0000
0100000_1000011_1001101_1010000_0000
1001100_1010100_1000011_0001010_0000
0000000__0000000000000000000000000 //END: failedCMPLTC: DISPC "\nFailed CMPLTC\n"
000001_00000_00000_0000000000000000 //trap line: 376
011010_11_0001010_1000110_1100001_000 //START: failedCMPLEC: DISPC "\nFailed CMPLEC\n"
1101001_1101100_1100101_1100100_0000
0100000_1000011_1001101_1010000_0000
1001100_1000101_1000011_0001010_0000
0000000__0000000000000000000000000 //END: failedCMPLEC: DISPC "\nFailed CMPLEC\n"
000001_00000_00000_0000000000000000 //trap line: 382
011010_11_0001010_1000110_1100001_000 //START: failedANDC: DISPC "\nFailed ANDC\n"
1101001_1101100_1100101_1100100_0000
0100000_1000001_1001110_1000100_0000
1000011_0001010_0000000__00000000000 //END: failedANDC: DISPC "\nFailed ANDC\n"
000001_00000_00000_0000000000000000 //trap line: 387
011010_11_0001010_1000110_1100001_000 //START: failedORC: DISPC "\nFailed ORC\n"
1101001_1101100_1100101_1100100_0000
0100000_1001111_1010010_1000011_0000
0001010_0000000__000000000000000000 //END: failedORC: DISPC "\nFailed ORC\n"
000001_00000_00000_0000000000000000 //trap line: 392
011010_11_0001010_1000110_1100001_000 //START: failedXORC: DISPC "\nFailed XORC\n"
1101001_1101100_1100101_1100100_0000
0100000_1011000_1001111_1010010_0000
1000011_0001010_0000000__00000000000 //END: failedXORC: DISPC "\nFailed XORC\n"
000001_00000_00000_0000000000000000 //trap line: 397
011010_11_0001010_1000110_1100001_000 //START: failedXNORC: DISPC "\nFailed XNORC\n"
1101001_1101100_1100101_1100100_0000
0100000_1011000_1001110_1001111_0000
1010010_1000011_0001010_0000000_0000 //END: failedXNORC: DISPC "\nFailed XNORC\n"
000001_00000_00000_0000000000000000 //trap line: 402
011010_11_0001010_1000110_1100001_000 //START: failedSHLC: DISPC "\nFailed SHLC\n"
1101001_1101100_1100101_1100100_0000
0100000_1010011_1001000_1001100_0000
1000011_0001010_0000000__00000000000 //END: failedSHLC: DISPC "\nFailed SHLC\n"
000001_00000_00000_0000000000000000 //trap line: 407
011010_11_0001010_1000110_1100001_000 //START: failedSHRC: DISPC "\nFailed SHRC\n"
1101001_1101100_1100101_1100100_0000
0100000_1010011_1001000_1010010_0000
1000011_0001010_0000000__00000000000 //END: failedSHRC: DISPC "\nFailed SHRC\n"
000001_00000_00000_0000000000000000 //trap line: 412
011010_11_0001010_1000110_1100001_000 //START: failedSRAC: DISPC "\nFailed SRAC\n"
1101001_1101100_1100101_1100100_0000
0100000_1010011_1010010_1000001_0000
1000011_0001010_0000000__00000000000 //END: failedSRAC: DISPC "\nFailed SRAC\n"
000001_00000_00000_0000000000000000 //trap line: 417
011010_11_0001010_1000110_1100001_000 //START: failedST: DISPC "\nFailed ST\n"
1101001_1101100_1100101_1100100_0000
0100000_1010011_1010100_0001010_0000
0000000__0000000000000000000000000 //END: failedST: DISPC "\nFailed ST\n"
000001_00000_00000_0000000000000000 //trap line: 422
00000000000000000000000000001111 //label_a: DB 15 line: 423
00000000000000000000000000000010 //label_b: DB 2 line: 424
11111111111111111111111111110001 //label_neg: DB -15 line: 425
00000000000000000000000000001111 //label_or: DB 15 line: 426
00000000000000000000000000000010 //label_and: DB 2 line: 427
00000000000000000000000000010001 //label_add: DB 17 line: 428
00000000000000000000000000001101 //label_sub: DB 13 line: 429
00000000000000000000000000011110 //label_mul: DB 30 line: 430
00000000000000000000000000000111 //label_div: DB 7 line: 431
00000000000000000000000000001101 //label_xor: DB 13 line: 432
00000000000000000000000000111100 //label_shl: DB 60 line: 433
00000000000000000000000000000011 //label_shr: DB 3 line: 434
00000000000000000000000000000011 //label_sra: DB 3 line: 435
11111111111111111111111111111100 //label_sra_neg: DB -4 line: 436
11111111111111111111111111110010 //label_xnor: DB -14 line: 437
00000000000000000000000000000000 //label_0: DB 0 line: 438
00000000000000000000000000000001 //label_1: DB 1 line: 439
