<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p110" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_110{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_110{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_110{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_110{left:85px;bottom:979px;letter-spacing:-0.16px;}
#t5_110{left:142px;bottom:979px;letter-spacing:-0.16px;}
#t6_110{left:189px;bottom:979px;letter-spacing:-0.14px;}
#t7_110{left:429px;bottom:979px;letter-spacing:-0.15px;}
#t8_110{left:522px;bottom:979px;letter-spacing:-0.12px;}
#t9_110{left:522px;bottom:958px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#ta_110{left:85px;bottom:933px;letter-spacing:-0.18px;}
#tb_110{left:142px;bottom:933px;letter-spacing:-0.15px;}
#tc_110{left:189px;bottom:933px;letter-spacing:-0.15px;}
#td_110{left:429px;bottom:933px;letter-spacing:-0.15px;}
#te_110{left:522px;bottom:933px;letter-spacing:-0.12px;}
#tf_110{left:522px;bottom:912px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tg_110{left:189px;bottom:888px;letter-spacing:-0.14px;}
#th_110{left:522px;bottom:888px;letter-spacing:-0.12px;}
#ti_110{left:522px;bottom:866px;letter-spacing:-0.11px;}
#tj_110{left:522px;bottom:849px;letter-spacing:-0.11px;word-spacing:-0.51px;}
#tk_110{left:522px;bottom:833px;letter-spacing:-0.12px;}
#tl_110{left:522px;bottom:816px;letter-spacing:-0.12px;}
#tm_110{left:522px;bottom:799px;letter-spacing:-0.11px;}
#tn_110{left:522px;bottom:782px;letter-spacing:-0.12px;}
#to_110{left:189px;bottom:758px;letter-spacing:-0.14px;}
#tp_110{left:522px;bottom:758px;letter-spacing:-0.12px;}
#tq_110{left:522px;bottom:736px;letter-spacing:-0.12px;}
#tr_110{left:522px;bottom:719px;letter-spacing:-0.12px;}
#ts_110{left:522px;bottom:703px;letter-spacing:-0.11px;}
#tt_110{left:522px;bottom:686px;letter-spacing:-0.14px;}
#tu_110{left:522px;bottom:664px;letter-spacing:-0.11px;}
#tv_110{left:522px;bottom:643px;letter-spacing:-0.11px;}
#tw_110{left:522px;bottom:622px;letter-spacing:-0.11px;}
#tx_110{left:189px;bottom:597px;letter-spacing:-0.12px;}
#ty_110{left:522px;bottom:597px;letter-spacing:-0.14px;}
#tz_110{left:85px;bottom:573px;letter-spacing:-0.16px;}
#t10_110{left:142px;bottom:573px;letter-spacing:-0.16px;}
#t11_110{left:189px;bottom:573px;letter-spacing:-0.15px;}
#t12_110{left:429px;bottom:573px;letter-spacing:-0.14px;}
#t13_110{left:522px;bottom:573px;letter-spacing:-0.13px;}
#t14_110{left:522px;bottom:551px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t15_110{left:85px;bottom:527px;letter-spacing:-0.16px;}
#t16_110{left:142px;bottom:527px;letter-spacing:-0.16px;}
#t17_110{left:189px;bottom:527px;letter-spacing:-0.14px;}
#t18_110{left:429px;bottom:527px;letter-spacing:-0.14px;}
#t19_110{left:522px;bottom:527px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1a_110{left:522px;bottom:506px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1b_110{left:86px;bottom:481px;letter-spacing:-0.17px;}
#t1c_110{left:142px;bottom:481px;letter-spacing:-0.15px;}
#t1d_110{left:189px;bottom:481px;letter-spacing:-0.15px;}
#t1e_110{left:429px;bottom:481px;letter-spacing:-0.15px;}
#t1f_110{left:522px;bottom:481px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1g_110{left:522px;bottom:460px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1h_110{left:81px;bottom:435px;letter-spacing:-0.16px;}
#t1i_110{left:142px;bottom:435px;letter-spacing:-0.17px;}
#t1j_110{left:189px;bottom:435px;letter-spacing:-0.15px;}
#t1k_110{left:429px;bottom:435px;letter-spacing:-0.14px;}
#t1l_110{left:522px;bottom:435px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1m_110{left:522px;bottom:414px;letter-spacing:-0.12px;word-spacing:-0.28px;}
#t1n_110{left:522px;bottom:397px;letter-spacing:-0.11px;}
#t1o_110{left:189px;bottom:373px;letter-spacing:-0.1px;}
#t1p_110{left:522px;bottom:373px;letter-spacing:-0.12px;}
#t1q_110{left:522px;bottom:351px;letter-spacing:-0.11px;word-spacing:-0.77px;}
#t1r_110{left:522px;bottom:334px;letter-spacing:-0.1px;}
#t1s_110{left:522px;bottom:313px;letter-spacing:-0.11px;}
#t1t_110{left:522px;bottom:296px;letter-spacing:-0.14px;}
#t1u_110{left:522px;bottom:275px;letter-spacing:-0.11px;}
#t1v_110{left:522px;bottom:254px;letter-spacing:-0.1px;}
#t1w_110{left:522px;bottom:237px;letter-spacing:-0.11px;}
#t1x_110{left:522px;bottom:220px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1y_110{left:522px;bottom:203px;letter-spacing:-0.11px;}
#t1z_110{left:189px;bottom:179px;letter-spacing:-0.14px;}
#t20_110{left:522px;bottom:179px;letter-spacing:-0.14px;}
#t21_110{left:81px;bottom:154px;letter-spacing:-0.16px;}
#t22_110{left:142px;bottom:154px;letter-spacing:-0.16px;}
#t23_110{left:189px;bottom:154px;letter-spacing:-0.15px;}
#t24_110{left:429px;bottom:154px;letter-spacing:-0.15px;}
#t25_110{left:522px;bottom:154px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t26_110{left:81px;bottom:130px;letter-spacing:-0.17px;}
#t27_110{left:142px;bottom:130px;letter-spacing:-0.17px;}
#t28_110{left:189px;bottom:130px;letter-spacing:-0.14px;}
#t29_110{left:429px;bottom:130px;letter-spacing:-0.14px;}
#t2a_110{left:522px;bottom:130px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2b_110{left:86px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t2c_110{left:166px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2d_110{left:391px;bottom:1068px;letter-spacing:0.12px;}
#t2e_110{left:473px;bottom:1068px;letter-spacing:0.12px;}
#t2f_110{left:100px;bottom:1045px;letter-spacing:-0.12px;}
#t2g_110{left:101px;bottom:1028px;letter-spacing:-0.14px;}
#t2h_110{left:222px;bottom:1028px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2i_110{left:450px;bottom:1028px;letter-spacing:-0.14px;}
#t2j_110{left:637px;bottom:1028px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t2k_110{left:87px;bottom:1004px;letter-spacing:-0.18px;}
#t2l_110{left:143px;bottom:1004px;letter-spacing:-0.14px;}

.s1_110{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_110{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_110{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_110{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_110{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts110" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg110Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg110" style="-webkit-user-select: none;"><object width="935" height="1210" data="110/110.svg" type="image/svg+xml" id="pdf110" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_110" class="t s1_110">2-94 </span><span id="t2_110" class="t s1_110">Vol. 4 </span>
<span id="t3_110" class="t s2_110">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_110" class="t s3_110">C2H </span><span id="t5_110" class="t s3_110">194 </span><span id="t6_110" class="t s3_110">IA32_PMC1 </span><span id="t7_110" class="t s3_110">Core </span><span id="t8_110" class="t s3_110">Performance Counter Register </span>
<span id="t9_110" class="t s3_110">See Table 2-2. </span>
<span id="ta_110" class="t s3_110">E4H </span><span id="tb_110" class="t s3_110">228 </span><span id="tc_110" class="t s3_110">MSR_PMG_IO_CAPTURE_BASE </span><span id="td_110" class="t s3_110">Module </span><span id="te_110" class="t s3_110">Power Management IO Redirection in C-state (R/W) </span>
<span id="tf_110" class="t s3_110">See http://biosbits.org. </span>
<span id="tg_110" class="t s3_110">15:0 </span><span id="th_110" class="t s3_110">LVL_2 Base Address (R/W) </span>
<span id="ti_110" class="t s3_110">Specifies the base address visible to software for IO </span>
<span id="tj_110" class="t s3_110">redirection. If IO MWAIT Redirection is enabled, reads to </span>
<span id="tk_110" class="t s3_110">this address will be consumed by the power </span>
<span id="tl_110" class="t s3_110">management logic and decoded to MWAIT instructions. </span>
<span id="tm_110" class="t s3_110">When IO port address redirection is enabled, this is the </span>
<span id="tn_110" class="t s3_110">IO port address reported to the OS/software. </span>
<span id="to_110" class="t s3_110">18:16 </span><span id="tp_110" class="t s3_110">C-state Range (R/W) </span>
<span id="tq_110" class="t s3_110">Specifies the encoding value of the maximum C-State </span>
<span id="tr_110" class="t s3_110">code name to be included when IO read to MWAIT </span>
<span id="ts_110" class="t s3_110">redirection is enabled by </span>
<span id="tt_110" class="t s3_110">MSR_PKG_CST_CONFIG_CONTROL[bit10]: </span>
<span id="tu_110" class="t s3_110">100b - C4 is the max C-State to include </span>
<span id="tv_110" class="t s3_110">110b - C6 is the max C-State to include </span>
<span id="tw_110" class="t s3_110">111b - C7 is the max C-State to include </span>
<span id="tx_110" class="t s3_110">63:19 </span><span id="ty_110" class="t s3_110">Reserved </span>
<span id="tz_110" class="t s3_110">E7H </span><span id="t10_110" class="t s3_110">231 </span><span id="t11_110" class="t s3_110">IA32_MPERF </span><span id="t12_110" class="t s3_110">Core </span><span id="t13_110" class="t s3_110">Maximum Performance Frequency Clock Count (R/W) </span>
<span id="t14_110" class="t s3_110">See Table 2-2. </span>
<span id="t15_110" class="t s3_110">E8H </span><span id="t16_110" class="t s3_110">232 </span><span id="t17_110" class="t s3_110">IA32_APERF </span><span id="t18_110" class="t s3_110">Core </span><span id="t19_110" class="t s3_110">Actual Performance Frequency Clock Count (R/W) </span>
<span id="t1a_110" class="t s3_110">See Table 2-2. </span>
<span id="t1b_110" class="t s3_110">FEH </span><span id="t1c_110" class="t s3_110">254 </span><span id="t1d_110" class="t s3_110">IA32_MTRRCAP </span><span id="t1e_110" class="t s3_110">Core </span><span id="t1f_110" class="t s3_110">Memory Type Range Register (R) </span>
<span id="t1g_110" class="t s3_110">See Table 2-2. </span>
<span id="t1h_110" class="t s3_110">13CH </span><span id="t1i_110" class="t s3_110">316 </span><span id="t1j_110" class="t s3_110">MSR_FEATURE_CONFIG </span><span id="t1k_110" class="t s3_110">Core </span><span id="t1l_110" class="t s3_110">AES Configuration (RW-L) </span>
<span id="t1m_110" class="t s3_110">Privileged post-BIOS agent must provide a #GP handler </span>
<span id="t1n_110" class="t s3_110">to handle unsuccessful read of this MSR. </span>
<span id="t1o_110" class="t s3_110">1:0 </span><span id="t1p_110" class="t s3_110">AES Configuration (RW-L) </span>
<span id="t1q_110" class="t s3_110">Upon a successful read of this MSR, the configuration of </span>
<span id="t1r_110" class="t s3_110">AES instruction sets availability is as follows: </span>
<span id="t1s_110" class="t s3_110">11b: AES instructions are not available until next </span>
<span id="t1t_110" class="t s3_110">RESET. </span>
<span id="t1u_110" class="t s3_110">Otherwise, AES instructions are available. </span>
<span id="t1v_110" class="t s3_110">Note: AES instruction set is not available if read is </span>
<span id="t1w_110" class="t s3_110">unsuccessful. If the configuration is not 01b, AES </span>
<span id="t1x_110" class="t s3_110">instructions can be mis-configured if a privileged agent </span>
<span id="t1y_110" class="t s3_110">unintentionally writes 11b. </span>
<span id="t1z_110" class="t s3_110">63:2 </span><span id="t20_110" class="t s3_110">Reserved </span>
<span id="t21_110" class="t s3_110">174H </span><span id="t22_110" class="t s3_110">372 </span><span id="t23_110" class="t s3_110">IA32_SYSENTER_CS </span><span id="t24_110" class="t s3_110">Core </span><span id="t25_110" class="t s3_110">See Table 2-2. </span>
<span id="t26_110" class="t s3_110">175H </span><span id="t27_110" class="t s3_110">373 </span><span id="t28_110" class="t s3_110">IA32_SYSENTER_ESP </span><span id="t29_110" class="t s3_110">Core </span><span id="t2a_110" class="t s3_110">See Table 2-2. </span>
<span id="t2b_110" class="t s4_110">Table 2-6. </span><span id="t2c_110" class="t s4_110">MSRs Common to the Silvermont Microarchitecture and Newer Microarchitectures for Intel Atom® </span>
<span id="t2d_110" class="t s4_110">Processors </span><span id="t2e_110" class="t s4_110">(Contd.) </span>
<span id="t2f_110" class="t s5_110">Register </span>
<span id="t2g_110" class="t s5_110">Address </span><span id="t2h_110" class="t s5_110">Register Name / Bit Fields </span><span id="t2i_110" class="t s5_110">Scope </span><span id="t2j_110" class="t s5_110">Bit Description </span>
<span id="t2k_110" class="t s5_110">Hex </span><span id="t2l_110" class="t s5_110">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
