
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.33 (git sha1 2584903a060)


-- Executing script file `synth_core_pip.ys' --

1. Executing Verilog-2005 frontend: ../src/rra.v
Parsing Verilog input from `../src/rra.v' to AST representation.
Generating RTLIL representation for module `\rra'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \rra

2.2. Analyzing design hierarchy..
Top module:  \rra
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$../src/rra.v:98$164 in module rra.
Marked 1 switch rules as full_case in process $proc$../src/rra.v:41$1 in module rra.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 6 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~3 debug messages>

3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\rra.$proc$../src/rra.v:98$164'.
     1/2: $0\lmask0[0:0]
     2/2: $0\lmask1[0:0]
Creating decoders for process `\rra.$proc$../src/rra.v:41$1'.
     1/4: $0\lgnt3[0:0]
     2/4: $0\lgnt2[0:0]
     3/4: $0\lgnt1[0:0]
     4/4: $0\lgnt0[0:0]

3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\rra.\lmask0' using process `\rra.$proc$../src/rra.v:98$164'.
  created $dff cell `$procdff$189' with positive edge clock.
Creating register for signal `\rra.\lmask1' using process `\rra.$proc$../src/rra.v:98$164'.
  created $dff cell `$procdff$190' with positive edge clock.
Creating register for signal `\rra.\lgnt0' using process `\rra.$proc$../src/rra.v:41$1'.
  created $dff cell `$procdff$191' with positive edge clock.
Creating register for signal `\rra.\lgnt1' using process `\rra.$proc$../src/rra.v:41$1'.
  created $dff cell `$procdff$192' with positive edge clock.
Creating register for signal `\rra.\lgnt2' using process `\rra.$proc$../src/rra.v:41$1'.
  created $dff cell `$procdff$193' with positive edge clock.
Creating register for signal `\rra.\lgnt3' using process `\rra.$proc$../src/rra.v:41$1'.
  created $dff cell `$procdff$194' with positive edge clock.

3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\rra.$proc$../src/rra.v:98$164'.
Removing empty process `rra.$proc$../src/rra.v:98$164'.
Found and cleaned up 1 empty switch in `\rra.$proc$../src/rra.v:41$1'.
Removing empty process `rra.$proc$../src/rra.v:41$1'.
Cleaned up 3 empty switches.

3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module rra.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rra.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rra'.
<suppressed ~240 debug messages>
Removed a total of 80 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rra..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~6 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rra.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rra'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$192 ($dff) from module rra (D = $or$../src/rra.v:59$75_Y, Q = \lgnt1, rval = 1'0).
Adding SRST signal on $procdff$193 ($dff) from module rra (D = $or$../src/rra.v:65$112_Y, Q = \lgnt2, rval = 1'0).
Adding SRST signal on $procdff$194 ($dff) from module rra (D = $or$../src/rra.v:71$149_Y, Q = \lgnt3, rval = 1'0).
Adding SRST signal on $procdff$189 ($dff) from module rra (D = $procmux$166_Y, Q = \lmask0, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$198 ($sdff) from module rra (D = $or$../src/rra.v:93$162_Y, Q = \lmask0).
Adding SRST signal on $procdff$190 ($dff) from module rra (D = $procmux$172_Y, Q = \lmask1, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$200 ($sdff) from module rra (D = $or$../src/rra.v:93$163_Y, Q = \lmask1).
Adding SRST signal on $procdff$191 ($dff) from module rra (D = $or$../src/rra.v:53$38_Y, Q = \lgnt0, rval = 1'0).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rra..
Removed 12 unused cells and 111 unused wires.
<suppressed ~15 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module rra.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rra..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rra.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rra'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rra..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module rra.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Executing FSM pass (extract and optimize FSM).

5.1. Executing FSM_DETECT pass (finding FSMs in design).

5.2. Executing FSM_EXTRACT pass (extracting FSM from design).

5.3. Executing FSM_OPT pass (simple optimizations of FSMs).

5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rra..

5.5. Executing FSM_OPT pass (simple optimizations of FSMs).

5.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

5.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

5.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

6. Executing OPT pass (performing simple optimizations).

6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rra.

6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rra'.
Removed a total of 0 cells.

6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rra..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rra.
Performed a total of 0 changes.

6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rra'.
Removed a total of 0 cells.

6.6. Executing OPT_DFF pass (perform DFF optimizations).

6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rra..

6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module rra.

6.9. Finished OPT passes. (There is nothing left to do.)

7. Executing MEMORY pass.

7.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

7.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

7.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

7.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

7.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

7.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rra..

7.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

7.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

7.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rra..

7.10. Executing MEMORY_COLLECT pass (generating $mem cells).

7.11. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

8. Executing OPT pass (performing simple optimizations).

8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rra.

8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rra'.
Removed a total of 0 cells.

8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rra..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rra.
Performed a total of 0 changes.

8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rra'.
Removed a total of 0 cells.

8.6. Executing OPT_DFF pass (perform DFF optimizations).

8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rra..

8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module rra.

8.9. Finished OPT passes. (There is nothing left to do.)

9. Executing SYNTH pass.

9.1. Executing HIERARCHY pass (managing design hierarchy).

9.1.1. Analyzing design hierarchy..
Top module:  \rra

9.1.2. Analyzing design hierarchy..
Top module:  \rra
Removed 0 unused modules.

9.2. Executing PROC pass (convert processes to netlists).

9.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

9.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

9.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

9.2.4. Executing PROC_INIT pass (extract init attributes).

9.2.5. Executing PROC_ARST pass (detect async resets in processes).

9.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

9.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

9.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).

9.2.9. Executing PROC_DFF pass (convert process syncs to FFs).

9.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

9.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

9.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module rra.

9.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module rra.

9.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rra..

9.5. Executing CHECK pass (checking for obvious problems).
Checking module rra...
Warning: Wire rra.\mask_enable is used but has no driver.
Found and reported 1 problems.

9.6. Executing OPT pass (performing simple optimizations).

9.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rra.

9.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rra'.
Removed a total of 0 cells.

9.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rra..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rra.
Performed a total of 0 changes.

9.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rra'.
Removed a total of 0 cells.

9.6.6. Executing OPT_DFF pass (perform DFF optimizations).

9.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rra..

9.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module rra.

9.6.9. Finished OPT passes. (There is nothing left to do.)

9.7. Executing FSM pass (extract and optimize FSM).

9.7.1. Executing FSM_DETECT pass (finding FSMs in design).

9.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).

9.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).

9.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rra..

9.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).

9.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

9.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

9.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

9.8. Executing OPT pass (performing simple optimizations).

9.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rra.

9.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rra'.
Removed a total of 0 cells.

9.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rra..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rra.
Performed a total of 0 changes.

9.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rra'.
Removed a total of 0 cells.

9.8.6. Executing OPT_DFF pass (perform DFF optimizations).

9.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rra..

9.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module rra.

9.8.9. Finished OPT passes. (There is nothing left to do.)

9.9. Executing WREDUCE pass (reducing word size of cells).

9.10. Executing PEEPOPT pass (run peephole optimizers).

9.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rra..

9.12. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module rra:
  created 0 $alu and 0 $macc cells.

9.13. Executing SHARE pass (SAT-based resource sharing).

9.14. Executing OPT pass (performing simple optimizations).

9.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rra.

9.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rra'.
Removed a total of 0 cells.

9.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rra..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rra.
Performed a total of 0 changes.

9.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rra'.
Removed a total of 0 cells.

9.14.6. Executing OPT_DFF pass (perform DFF optimizations).

9.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rra..

9.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module rra.

9.14.9. Finished OPT passes. (There is nothing left to do.)

9.15. Executing MEMORY pass.

9.15.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

9.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

9.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

9.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

9.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

9.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rra..

9.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

9.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

9.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rra..

9.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).

9.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rra..

9.17. Executing OPT pass (performing simple optimizations).

9.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rra.
<suppressed ~1 debug messages>

9.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rra'.
Removed a total of 0 cells.

9.17.3. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $auto$ff.cc:266:slice$201 ($sdffe) from module rra (connecting SRST instead).
Handling never-active EN on $auto$ff.cc:266:slice$199 ($sdffe) from module rra (connecting SRST instead).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$199 ($dffe) from module rra.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$201 ($dffe) from module rra.

9.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rra..
Removed 2 unused cells and 2 unused wires.
<suppressed ~4 debug messages>

9.17.5. Rerunning OPT passes. (Removed registers in this run.)

9.17.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module rra.
<suppressed ~46 debug messages>

9.17.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rra'.
Removed a total of 0 cells.

9.17.8. Executing OPT_DFF pass (perform DFF optimizations).

9.17.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rra..
Removed 1 unused cells and 47 unused wires.
<suppressed ~2 debug messages>

9.17.10. Finished fast OPT passes.

9.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

9.19. Executing OPT pass (performing simple optimizations).

9.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rra.

9.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rra'.
Removed a total of 0 cells.

9.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \rra..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

9.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \rra.
Performed a total of 0 changes.

9.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rra'.
Removed a total of 0 cells.

9.19.6. Executing OPT_SHARE pass.

9.19.7. Executing OPT_DFF pass (perform DFF optimizations).

9.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rra..

9.19.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module rra.

9.19.10. Finished OPT passes. (There is nothing left to do.)

9.20. Executing TECHMAP pass (map to technology primitives).

9.20.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

9.20.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
No more expansions possible.
<suppressed ~106 debug messages>

9.21. Executing OPT pass (performing simple optimizations).

9.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rra.

9.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rra'.
Removed a total of 0 cells.

9.21.3. Executing OPT_DFF pass (perform DFF optimizations).

9.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rra..

9.21.5. Finished fast OPT passes.

9.22. Executing ABC pass (technology mapping using ABC).

9.22.1. Extracting gate netlist of module `\rra' to `<abc-temp-dir>/input.blif'..
Extracted 29 gates and 37 wires to a netlist network with 8 inputs and 4 outputs.

9.22.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

9.22.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        3
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:               MUX cells:        1
ABC RESULTS:               NOT cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:            ANDNOT cells:        9
ABC RESULTS:                OR cells:        6
ABC RESULTS:        internal signals:       25
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:        4
Removing temp directory.

9.23. Executing OPT pass (performing simple optimizations).

9.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module rra.

9.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\rra'.
Removed a total of 0 cells.

9.23.3. Executing OPT_DFF pass (perform DFF optimizations).

9.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \rra..
Removed 0 unused cells and 38 unused wires.
<suppressed ~3 debug messages>

9.23.5. Finished fast OPT passes.

9.24. Executing HIERARCHY pass (managing design hierarchy).

9.24.1. Analyzing design hierarchy..
Top module:  \rra

9.24.2. Analyzing design hierarchy..
Top module:  \rra
Removed 0 unused modules.

9.25. Printing statistics.

=== rra ===

   Number of wires:                 41
   Number of wire bits:             41
   Number of public wires:          17
   Number of public wire bits:      17
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 28
     $_ANDNOT_                       9
     $_AND_                          3
     $_MUX_                          1
     $_NAND_                         3
     $_NOT_                          1
     $_ORNOT_                        1
     $_OR_                           6
     $_SDFF_PP0_                     4

9.26. Executing CHECK pass (checking for obvious problems).
Checking module rra...
Found and reported 0 problems.

10. Executing Verilog backend.

10.1. Executing BMUXMAP pass.

10.2. Executing DEMUXMAP pass.
Dumping module `\rra'.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 0070c5592a, CPU: user 0.09s system 0.01s, MEM: 13.28 MB peak
Yosys 0.33 (git sha1 2584903a060)
Time spent: 27% 1x abc (0 sec), 21% 22x opt_expr (0 sec), ...
