<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ISE.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="DCM.vhd"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="DCM_100.vhd">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="DCM_100.vhi"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="DCM_100_arwz.ucf" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="DCM_33.vhd">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="DCM_33.vhi"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="DCM_33_arwz.ucf" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="DCM_arwz.ucf" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="chipscope_ila2.ngc" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="chipscope_ila3.ngc" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="dlx_toplevel.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="dlx_toplevel.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="dlx_toplevel.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="dlx_toplevel.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="dlx_toplevel.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="dlx_toplevel.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="dlx_toplevel.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="dlx_toplevel.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="dlx_toplevel.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="dlx_toplevel.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="dlx_toplevel.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="dlx_toplevel.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="dlx_toplevel.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dlx_toplevel.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="dlx_toplevel.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="dlx_toplevel.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="dlx_toplevel.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="dlx_toplevel.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="dlx_toplevel.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="dlx_toplevel.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="dlx_toplevel.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="dlx_toplevel.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="dlx_toplevel.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="dlx_toplevel_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="dlx_toplevel_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="dlx_toplevel_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="dlx_toplevel_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="dlx_toplevel_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="dlx_toplevel_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dlx_toplevel_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dlx_toplevel_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="dlx_toplevel_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="dlx_toplevel_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dlx_toplevel_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="dlx_toplevel_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="dlx_toplevel_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="dlx_toplevel_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dlx_toplevel_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dlx_toplevel_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="interface_asipmeister_i2c.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="interface_asipmeister_i2c.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="xaw2vhdl.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1512232421" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1512232421">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1512232806" xil_pn:in_ck="6789994208325463800" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1512232806">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1512232421" xil_pn:in_ck="1653659320971026312" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1785121451515804052" xil_pn:start_ts="1512232421">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="DCM_100.vhd"/>
      <outfile xil_pn:name="DCM_33.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1512232421" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8424059295872585894" xil_pn:start_ts="1512232421">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1512232421" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7399256371410596106" xil_pn:start_ts="1512232421">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1512232806" xil_pn:in_ck="-6115812652370950475" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1512232806">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1512232822" xil_pn:in_ck="-6115812652370950475" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4454507382664530784" xil_pn:start_ts="1512232806">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1512232822" xil_pn:in_ck="-4587292057439897883" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4424505690620789792" xil_pn:start_ts="1512232822">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1519422429" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1519422428">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1519422429" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4089981221693011011" xil_pn:start_ts="1519422429">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1519422429" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7399256371410596106" xil_pn:start_ts="1519422429">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1519422429" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1519422429">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1519422429" xil_pn:in_ck="1653659320971026312" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8743631113772266987" xil_pn:start_ts="1519422429">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="DCM_100.vhd"/>
      <outfile xil_pn:name="DCM_33.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1519422429" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-8458126479482839362" xil_pn:start_ts="1519422429">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1519422429" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6472388463804972" xil_pn:start_ts="1519422429">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1519422719" xil_pn:in_ck="4488536207288599490" xil_pn:name="TRANEXT_xstsynthesize_virtex5" xil_pn:prop_ck="3156256664537255109" xil_pn:start_ts="1519422429">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="dlx_toplevel.lso"/>
      <outfile xil_pn:name="dlx_toplevel.ngc"/>
      <outfile xil_pn:name="dlx_toplevel.ngr"/>
      <outfile xil_pn:name="dlx_toplevel.prj"/>
      <outfile xil_pn:name="dlx_toplevel.stx"/>
      <outfile xil_pn:name="dlx_toplevel.syr"/>
      <outfile xil_pn:name="dlx_toplevel.xst"/>
      <outfile xil_pn:name="dlx_toplevel_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1519422719" xil_pn:in_ck="-5481678934229366370" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5571809140010704042" xil_pn:start_ts="1519422719">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1519422750" xil_pn:in_ck="-3098097786845750398" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-7756559556364269891" xil_pn:start_ts="1519422719">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="dlx_toplevel.bld"/>
      <outfile xil_pn:name="dlx_toplevel.ngd"/>
      <outfile xil_pn:name="dlx_toplevel_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1519423550" xil_pn:in_ck="1473035621644634103" xil_pn:name="TRANEXT_map_virtex5" xil_pn:prop_ck="6733564432430981316" xil_pn:start_ts="1519422750">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="dlx_toplevel.pcf"/>
      <outfile xil_pn:name="dlx_toplevel_map.map"/>
      <outfile xil_pn:name="dlx_toplevel_map.mrp"/>
      <outfile xil_pn:name="dlx_toplevel_map.ncd"/>
      <outfile xil_pn:name="dlx_toplevel_map.ngm"/>
      <outfile xil_pn:name="dlx_toplevel_map.xrpt"/>
      <outfile xil_pn:name="dlx_toplevel_summary.xml"/>
      <outfile xil_pn:name="dlx_toplevel_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1519425151" xil_pn:in_ck="2970734734697489552" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-4097515898943074650" xil_pn:start_ts="1519424495">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="dlx_toplevel.ncd"/>
      <outfile xil_pn:name="dlx_toplevel.pad"/>
      <outfile xil_pn:name="dlx_toplevel.par"/>
      <outfile xil_pn:name="dlx_toplevel.ptwx"/>
      <outfile xil_pn:name="dlx_toplevel.unroutes"/>
      <outfile xil_pn:name="dlx_toplevel.xpi"/>
      <outfile xil_pn:name="dlx_toplevel_pad.csv"/>
      <outfile xil_pn:name="dlx_toplevel_pad.txt"/>
      <outfile xil_pn:name="dlx_toplevel_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1519425249" xil_pn:in_ck="-5481678934229373995" xil_pn:name="TRANEXT_bitFile_virtex5" xil_pn:prop_ck="147631211664437718" xil_pn:start_ts="1519425153">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="dlx_toplevel.bgn"/>
      <outfile xil_pn:name="dlx_toplevel.bit"/>
      <outfile xil_pn:name="dlx_toplevel.drc"/>
      <outfile xil_pn:name="dlx_toplevel.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1519425151" xil_pn:in_ck="8354386199628447603" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416183" xil_pn:start_ts="1519425130">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="dlx_toplevel.twr"/>
      <outfile xil_pn:name="dlx_toplevel.twx"/>
    </transform>
  </transforms>

</generated_project>
