Jingwei Lu , Wing-Kai Chow , Chiu-Wing Sham, Fast power- and slew-aware gated clock tree synthesis, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.20 n.11, p.2094-2103, November 2012
Aseem Agarwal , David Blaauw , Vladimir Zolotov, Statistical Clock Skew Analysis Considering Intra-Die Process Variations, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.914, November 09-13, 2003
Hai Wang , Hao Yu , Sheldon X. -D. Tan, Fast timing analysis of clock networks considering environmental uncertainty, Integration, the VLSI Journal, v.45 n.4, p.376-387, September, 2012
Hai Wang , Hao Yu , Sheldon X.-D. Tan, Fast analysis of nontree-clock network considering environmental uncertainty by parameterized and incremental macromodeling, Proceedings of the 2009 Asia and South Pacific Design Automation Conference, January 19-22, 2009, Yokohama, Japan
Kai Wang , Malgorzata Marek-Sadowska, Buffer sizing for clock power minimization subject to general skew constraints, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA
Fu-Wei Chen , Tingting Hwang, Clock-Tree Synthesis with Methodology of Reuse in 3D-IC, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.10 n.3, p.1-22, April 2014
Chung-Wen Albert Tsao , Cheng-Kok Koh, UST/DME: a clock tree router for general skew constraints, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
Saif Ali Butt , Stefan Schmermbeck , Jurij Rosenthal , Alexander Pratsch , Eike Schmidt, System level clock tree synthesis for power optimization, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Dongjin Lee , Igor L. Markov, Contango: integrated optimization of SoC clock networks, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
Chung-wen Albert Tsao , Cheng-kok Koh, UST/DME: a clock tree router for general skew constraints, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.7 n.3, p.359-379, July 2002
Hao Yu , Yu Hu , Chunchen Liu , Lei He, Minimal skew clock embedding considering time variant temperature gradient, Proceedings of the 2007 international symposium on Physical design, March 18-21, 2007, Austin, Texas, USA
Dong-Jin Lee , Myung-Chul Kim , Igor L. Markov, Low-power clock trees for CPUs, Proceedings of the International Conference on Computer-Aided Design, November 07-11, 2010, San Jose, California
Min-Seok Kim , Jiang Hu, Associative skew clock routing for difficult instances, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Bing Lu , Jiang Hu , Gary Ellis , Haihua Su, Process variation aware clock tree routing, Proceedings of the 2003 international symposium on Physical design, April 06-09, 2003, Monterey, CA, USA
Muhammet Mustafa Ozdal , Martin D. F. Wong, Two-layer bus routing for high-speed printed circuit boards, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.11 n.1, p.213-227, January 2006
Yongqiang Lu , C. N. Sze , Xianlong Hong , Qiang Zhou , Yici Cai , Liang Huang , Jiang Hu, Register placement for low power clock network, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China
Yongqiang Lu , C. N. Sze , Xianlong Hong , Qiang Zhou , Yici Cai , Liang Huang , Jiang Hu, Navigating registers in placement for clock network minimization, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA
Sean Shih-Ying Liu , Chieh-Jui Lee , Hung-Ming Chen, Agglomerative-based flip-flop merging with signal wirelength optimization, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany
Stephan Held , Bernhard Korte , Jens Maβberg , Matthias Ringe , Jens Vygen, Clock Scheduling and Clocktree Construction for High Performance ASICS, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.232, November 09-13, 2003
Kai Wang , Malgorzata Marek-Sadowska, Clock network sizing via sequential linear programming with time-domain analysis, Proceedings of the 2004 international symposium on Physical design, April 18-21, 2004, Phoenix, Arizona, USA
Krit Athikulwongse , Xin Zhao , Sung Kyu Lim, Buffered clock tree sizing for skew minimization under power and thermal budgets, Proceedings of the 2010 Asia and South Pacific Design Automation Conference, January 18-21, 2010, Taipei, Taiwan
Yu Chen , Andrew B. Kahng , Gang Qu , Alexander Zelikovsky, The associative-skew clock routing problem, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.168-172, November 07-11, 1999, San Jose, California, USA
Wai-Ching Douglas Lam , Cheng-Kok Koh, Process variation robust clock tree routing, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China
Rishi Chaturvedi , Jiang Hu, An efficient merging scheme for prescribed skew clock routing, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.6, p.750-754, June 2005
Jianchao Lu , Xiaomi Mao , Baris Taskin, Timing slack aware incremental register placement with non-uniform grid generation for clock mesh synthesis, Proceedings of the 2011 international symposium on Physical design, March 27-30, 2011, Santa Barbara, CA, USA
Wei-Chung Chao , Wai-Kei Mak, Low-power gated and buffered clock network construction, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.13 n.1, p.1-20, January 2008
Ying-Yu Chen , Chen Dong , Deming Chen, Clock tree synthesis under aggressive buffer insertion, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California
Shih-Hsu Huang , Wen-Pin Tu , Chia-Ming Chang , Song-Bin Pan, Low-power anti-aging zero skew clock gating, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.18 n.2, p.1-37, March 2013
Chia-Chun Tsai , Jan-Ou Wu , Trong-Yen Lee, GDME: Grey Relational Clustering Applied to a Clock Tree Construction with Zero Skew and Minimal Delay, IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, v.E91-A n.1, p.365-374, January 2008
Igor L. Markov , Dong-Jin Lee, Algorithmic tuning of clock trees and derived non-tree structures, Proceedings of the International Conference on Computer-Aided Design, November 07-10, 2011, San Jose, California
Anand Rajaram , David Z. Pan, Fast Incremental Link Insertion in Clock Networks for Skew Variability Reduction, Proceedings of the 7th International Symposium on Quality Electronic Design, p.79-84, March 27-29, 2006
Ganesh Venkataraman , C. N. Sze , Jiang Hu, Skew scheduling and clock routing for improved tolerance to process variations, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China
Minseok Kang , Taewhan Kim, Integrated Resource Allocation and Binding in Clock Mesh Synthesis, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.19 n.3, p.1-28, June 2014
Yesin Ryu , Taewhan Kim, Clock buffer polarity assignment combined with clock tree generation for power/ground noise minimization, Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, November 10-13, 2008, San Jose, California
Alexander Z. Zelikovsky , Ion I. Măndoiu, Practical approximation algorithms for zero- and bounded-skew trees, Proceedings of the twelfth annual ACM-SIAM symposium on Discrete algorithms, p.407-416, January 07-09, 2001, Washington, D.C., USA
Fu-Wei Chen , TingTing Hwang, Clock tree synthesis with methodology of re-use in 3D IC, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California
Hu Xu , Vasilis F. Pavlidis , Giovanni De Micheli, Effect of process variations in 3D global clock distribution networks, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.8 n.3, p.1-25, August 2012
Jianchao Lu , Xiaomi Mao , Baris Taskin, Clock mesh synthesis with gated local trees and activity driven register clustering, Proceedings of the International Conference on Computer-Aided Design, November 05-08, 2012, San Jose, California
I-Min Liu , Tan-Li Chou , Adnan Aziz , D. F. Wong, Zero-skew clock tree construction by simultaneous routing, wire sizing and buffer insertion, Proceedings of the 2000 international symposium on Physical design, p.33-38, May 2000, San Diego, California, USA
Yanfeng Wang , Qiang Zhou , Yici Cai , Jiang Hu , Xianlong Hong , Jinian Bian, Low power clock buffer planning methodology in F-D placement for large scale circuit design, Proceedings of the 2008 conference on Asia and South Pacific design automation, January 21-24, 2008, Seoul, Korea
Sina Basir-Kazeruni , Hao Yu , Fang Gong , Yu Hu , Chunchen Liu , Lei He, SPECO: Stochastic Perturbation based Clock tree Optimization considering temperature uncertainty, Integration, the VLSI Journal, v.46 n.1, p.22-32, January, 2013
Minsik Cho , S. Ahmedtt , D. Z. Pan, TACO: temperature aware clock-tree optimization, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.582-587, November 06-10, 2005, San Jose, CA
Anand Rajaram , David Z. Pan , Jiang Hu, Improved algorithms for link-based non-tree clock networks for skew variability reduction, Proceedings of the 2005 international symposium on Physical design, April 03-06, 2005, San Francisco, California, USA
Anand Rajaram , Jiang Hu , Rabi Mahapatra, Reducing clock skew variability via cross links, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA
Ying Teng , Baris Taskin, Sparse-rotary oscillator array (SROA) design for power and skew reduction, Proceedings of the Conference on Design, Automation and Test in Europe, March 18-22, 2013, Grenoble, France
Tak-Yung Kim , Taewhan Kim, Clock tree embedding for 3D ICs, Proceedings of the 2010 Asia and South Pacific Design Automation Conference, January 18-21, 2010, Taipei, Taiwan
Laung-Terng Wang , Yao-Wen Chang , Kwang-Ting (Tim) Cheng, Electronic Design Automation: Synthesis, Verification, and Test, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2009
