Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu May 15 18:50:54 2025
| Host         : Toni-HP-ProBook running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_env_timing_summary_routed.rpt -pb test_env_timing_summary_routed.pb -rpx test_env_timing_summary_routed.rpx -warn_on_violation
| Design       : test_env
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.802        0.000                      0                 1070        0.075        0.000                      0                 1070        3.750        0.000                       0                   387  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.802        0.000                      0                 1039        0.075        0.000                      0                 1039        3.750        0.000                       0                   387  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.484        0.000                      0                   31        0.645        0.000                      0                   31  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.802ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 connectID/reg_file_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zero_EX_MEM_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.119ns  (logic 5.234ns (57.394%)  route 3.885ns (42.606%))
  Logic Levels:           12  (CARRY4=5 LUT4=3 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.290ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.688     5.290    connectID/clk_IBUF_BUFG
    RAMB18_X0Y22         RAMB18E1                                     r  connectID/reg_file_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.744 r  connectID/reg_file_reg_2/DOADO[5]
                         net (fo=7, routed)           1.222     8.966    connectID/RD2_ID_EX[5]
    SLICE_X6Y60          LUT4 (Prop_lut4_I1_O)        0.124     9.090 r  connectID/minusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.090    connectEX/ALURes_EX_MEM_reg[4]_0[1]
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.623 r  connectEX/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.623    connectEX/minusOp_carry__0_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.740 r  connectEX/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.740    connectEX/minusOp_carry__1_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.857 r  connectEX/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.857    connectEX/minusOp_carry__2_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.974 r  connectEX/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.974    connectEX/minusOp_carry__3_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.297 f  connectEX/minusOp_carry__4/O[1]
                         net (fo=1, routed)           0.702    10.999    connectID/ALURes_EX_MEM_reg[23][1]
    SLICE_X9Y67          LUT6 (Prop_lut6_I5_O)        0.306    11.305 f  connectID/ALURes_EX_MEM[21]_i_3/O
                         net (fo=1, routed)           0.000    11.305    connectEX/ALURes_EX_MEM_reg[21]
    SLICE_X9Y67          MUXF7 (Prop_muxf7_I1_O)      0.245    11.550 f  connectEX/ALURes_EX_MEM_reg[21]_i_1/O
                         net (fo=3, routed)           0.800    12.350    connectEX/AluOp_ID_EX_reg[1]_14
    SLICE_X9Y67          LUT4 (Prop_lut4_I0_O)        0.324    12.674 f  connectEX/Zero_EX_MEM_i_24/O
                         net (fo=1, routed)           0.443    13.117    connectEX/Zero_EX_MEM_i_24_n_0
    SLICE_X11Y65         LUT5 (Prop_lut5_I2_O)        0.326    13.443 r  connectEX/Zero_EX_MEM_i_9/O
                         net (fo=1, routed)           0.295    13.738    connectEX/Zero_EX_MEM_i_9_n_0
    SLICE_X11Y66         LUT6 (Prop_lut6_I5_O)        0.124    13.862 f  connectEX/Zero_EX_MEM_i_2/O
                         net (fo=1, routed)           0.423    14.286    connectEX/Zero_EX_MEM_i_2_n_0
    SLICE_X9Y65          LUT4 (Prop_lut4_I0_O)        0.124    14.410 r  connectEX/Zero_EX_MEM_i_1/O
                         net (fo=1, routed)           0.000    14.410    zero
    SLICE_X9Y65          FDRE                                         r  Zero_EX_MEM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.518    14.941    clk_IBUF_BUFG
    SLICE_X9Y65          FDRE                                         r  Zero_EX_MEM_reg/C
                         clock pessimism              0.277    15.218    
                         clock uncertainty           -0.035    15.182    
    SLICE_X9Y65          FDRE (Setup_fdre_C_D)        0.029    15.211    Zero_EX_MEM_reg
  -------------------------------------------------------------------
                         required time                         15.211    
                         arrival time                         -14.410    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             1.193ns  (required time - arrival time)
  Source:                 Mem2Reg_MEM_WB_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectID/reg_file_reg_1/DIADI[1]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.798ns (24.720%)  route 2.430ns (75.280%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.986ns = ( 9.986 - 5.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.714     5.317    clk_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  Mem2Reg_MEM_WB_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.478     5.795 r  Mem2Reg_MEM_WB_reg__0/Q
                         net (fo=63, routed)          1.959     7.753    connectID/Mem2Reg_MEM_WB
    SLICE_X8Y58          LUT3 (Prop_lut3_I2_O)        0.320     8.073 r  connectID/reg_file_reg_1_i_16/O
                         net (fo=2, routed)           0.471     8.545    connectID/wd[1]
    RAMB18_X0Y24         RAMB18E1                                     r  connectID/reg_file_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.564     9.986    connectID/reg_file_reg_2_7
    RAMB18_X0Y24         RAMB18E1                                     r  connectID/reg_file_reg_1/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.259    10.245    
                         clock uncertainty           -0.035    10.210    
    RAMB18_X0Y24         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[1])
                                                     -0.472     9.738    connectID/reg_file_reg_1
  -------------------------------------------------------------------
                         required time                          9.738    
                         arrival time                          -8.545    
  -------------------------------------------------------------------
                         slack                                  1.193    

Slack (MET) :             1.199ns  (required time - arrival time)
  Source:                 Mem2Reg_MEM_WB_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectID/reg_file_reg_2/DIADI[1]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.798ns (24.742%)  route 2.427ns (75.258%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns = ( 9.989 - 5.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.714     5.317    clk_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  Mem2Reg_MEM_WB_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.478     5.795 r  Mem2Reg_MEM_WB_reg__0/Q
                         net (fo=63, routed)          1.959     7.753    connectID/Mem2Reg_MEM_WB
    SLICE_X8Y58          LUT3 (Prop_lut3_I2_O)        0.320     8.073 r  connectID/reg_file_reg_1_i_16/O
                         net (fo=2, routed)           0.469     8.542    connectID/wd[1]
    RAMB18_X0Y22         RAMB18E1                                     r  connectID/reg_file_reg_2/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.567     9.989    connectID/reg_file_reg_2_7
    RAMB18_X0Y22         RAMB18E1                                     r  connectID/reg_file_reg_2/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.259    10.248    
                         clock uncertainty           -0.035    10.213    
    RAMB18_X0Y22         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[1])
                                                     -0.472     9.741    connectID/reg_file_reg_2
  -------------------------------------------------------------------
                         required time                          9.741    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.421ns  (required time - arrival time)
  Source:                 Mem2Reg_MEM_WB_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectID/reg_file_reg_2/DIBDI[4]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.234ns  (logic 0.773ns (23.904%)  route 2.461ns (76.096%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns = ( 9.989 - 5.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.714     5.317    clk_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  Mem2Reg_MEM_WB_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.478     5.795 r  Mem2Reg_MEM_WB_reg__0/Q
                         net (fo=63, routed)          1.420     7.215    connectID/Mem2Reg_MEM_WB
    SLICE_X9Y66          LUT3 (Prop_lut3_I2_O)        0.295     7.510 r  connectID/reg_file_reg_1_i_29/O
                         net (fo=2, routed)           1.041     8.551    connectID/wd[20]
    RAMB18_X0Y22         RAMB18E1                                     r  connectID/reg_file_reg_2/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.567     9.989    connectID/reg_file_reg_2_7
    RAMB18_X0Y22         RAMB18E1                                     r  connectID/reg_file_reg_2/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.259    10.248    
                         clock uncertainty           -0.035    10.213    
    RAMB18_X0Y22         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                     -0.241     9.972    connectID/reg_file_reg_2
  -------------------------------------------------------------------
                         required time                          9.972    
                         arrival time                          -8.551    
  -------------------------------------------------------------------
                         slack                                  1.421    

Slack (MET) :             1.426ns  (required time - arrival time)
  Source:                 Mem2Reg_MEM_WB_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectID/reg_file_reg_2/DIADI[0]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.230ns  (logic 0.773ns (23.935%)  route 2.457ns (76.065%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns = ( 9.989 - 5.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.714     5.317    clk_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  Mem2Reg_MEM_WB_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.478     5.795 r  Mem2Reg_MEM_WB_reg__0/Q
                         net (fo=63, routed)          1.959     7.753    connectID/Mem2Reg_MEM_WB
    SLICE_X8Y58          LUT3 (Prop_lut3_I2_O)        0.295     8.048 r  connectID/reg_file_reg_1_i_17/O
                         net (fo=3, routed)           0.498     8.546    connectID/DIADI[0]
    RAMB18_X0Y22         RAMB18E1                                     r  connectID/reg_file_reg_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.567     9.989    connectID/reg_file_reg_2_7
    RAMB18_X0Y22         RAMB18E1                                     r  connectID/reg_file_reg_2/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.259    10.248    
                         clock uncertainty           -0.035    10.213    
    RAMB18_X0Y22         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[0])
                                                     -0.241     9.972    connectID/reg_file_reg_2
  -------------------------------------------------------------------
                         required time                          9.972    
                         arrival time                          -8.546    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.445ns  (required time - arrival time)
  Source:                 Mem2Reg_MEM_WB_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectID/reg_file_reg_1/DIADI[0]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 0.773ns (24.101%)  route 2.434ns (75.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.986ns = ( 9.986 - 5.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.714     5.317    clk_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  Mem2Reg_MEM_WB_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.478     5.795 r  Mem2Reg_MEM_WB_reg__0/Q
                         net (fo=63, routed)          1.959     7.753    connectID/Mem2Reg_MEM_WB
    SLICE_X8Y58          LUT3 (Prop_lut3_I2_O)        0.295     8.048 r  connectID/reg_file_reg_1_i_17/O
                         net (fo=3, routed)           0.476     8.524    connectID/DIADI[0]
    RAMB18_X0Y24         RAMB18E1                                     r  connectID/reg_file_reg_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.564     9.986    connectID/reg_file_reg_2_7
    RAMB18_X0Y24         RAMB18E1                                     r  connectID/reg_file_reg_1/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.259    10.245    
                         clock uncertainty           -0.035    10.210    
    RAMB18_X0Y24         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[0])
                                                     -0.241     9.969    connectID/reg_file_reg_1
  -------------------------------------------------------------------
                         required time                          9.969    
                         arrival time                          -8.524    
  -------------------------------------------------------------------
                         slack                                  1.445    

Slack (MET) :             1.478ns  (required time - arrival time)
  Source:                 Mem2Reg_MEM_WB_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectID/reg_file_reg_2/DIBDI[0]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.177ns  (logic 0.773ns (24.330%)  route 2.404ns (75.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns = ( 9.989 - 5.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.714     5.317    clk_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  Mem2Reg_MEM_WB_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.478     5.795 r  Mem2Reg_MEM_WB_reg__0/Q
                         net (fo=63, routed)          1.388     7.183    connectID/Mem2Reg_MEM_WB
    SLICE_X10Y65         LUT3 (Prop_lut3_I2_O)        0.295     7.478 r  connectID/reg_file_reg_1_i_33/O
                         net (fo=2, routed)           1.016     8.494    connectID/wd[16]
    RAMB18_X0Y22         RAMB18E1                                     r  connectID/reg_file_reg_2/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.567     9.989    connectID/reg_file_reg_2_7
    RAMB18_X0Y22         RAMB18E1                                     r  connectID/reg_file_reg_2/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.259    10.248    
                         clock uncertainty           -0.035    10.213    
    RAMB18_X0Y22         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                     -0.241     9.972    connectID/reg_file_reg_2
  -------------------------------------------------------------------
                         required time                          9.972    
                         arrival time                          -8.494    
  -------------------------------------------------------------------
                         slack                                  1.478    

Slack (MET) :             1.481ns  (required time - arrival time)
  Source:                 Mem2Reg_MEM_WB_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectID/reg_file_reg_2/DIBDI[2]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.773ns (24.353%)  route 2.401ns (75.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns = ( 9.989 - 5.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.714     5.317    clk_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  Mem2Reg_MEM_WB_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.478     5.795 r  Mem2Reg_MEM_WB_reg__0/Q
                         net (fo=63, routed)          1.405     7.200    connectID/Mem2Reg_MEM_WB
    SLICE_X10Y65         LUT3 (Prop_lut3_I2_O)        0.295     7.495 r  connectID/reg_file_reg_1_i_31/O
                         net (fo=2, routed)           0.996     8.491    connectID/wd[18]
    RAMB18_X0Y22         RAMB18E1                                     r  connectID/reg_file_reg_2/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.567     9.989    connectID/reg_file_reg_2_7
    RAMB18_X0Y22         RAMB18E1                                     r  connectID/reg_file_reg_2/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.259    10.248    
                         clock uncertainty           -0.035    10.213    
    RAMB18_X0Y22         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                     -0.241     9.972    connectID/reg_file_reg_2
  -------------------------------------------------------------------
                         required time                          9.972    
                         arrival time                          -8.491    
  -------------------------------------------------------------------
                         slack                                  1.481    

Slack (MET) :             1.504ns  (required time - arrival time)
  Source:                 Mem2Reg_MEM_WB_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectID/reg_file_reg_1/DIADI[9]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.148ns  (logic 0.773ns (24.552%)  route 2.375ns (75.448%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.986ns = ( 9.986 - 5.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.714     5.317    clk_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  Mem2Reg_MEM_WB_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.478     5.795 r  Mem2Reg_MEM_WB_reg__0/Q
                         net (fo=63, routed)          1.617     7.412    connectID/Mem2Reg_MEM_WB
    SLICE_X10Y63         LUT3 (Prop_lut3_I2_O)        0.295     7.707 r  connectID/reg_file_reg_1_i_8/O
                         net (fo=2, routed)           0.758     8.465    connectID/wd[9]
    RAMB18_X0Y24         RAMB18E1                                     r  connectID/reg_file_reg_1/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.564     9.986    connectID/reg_file_reg_2_7
    RAMB18_X0Y24         RAMB18E1                                     r  connectID/reg_file_reg_1/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.259    10.245    
                         clock uncertainty           -0.035    10.210    
    RAMB18_X0Y24         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[9])
                                                     -0.241     9.969    connectID/reg_file_reg_1
  -------------------------------------------------------------------
                         required time                          9.969    
                         arrival time                          -8.465    
  -------------------------------------------------------------------
                         slack                                  1.504    

Slack (MET) :             1.533ns  (required time - arrival time)
  Source:                 Mem2Reg_MEM_WB_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectID/reg_file_reg_2/DIADI[12]
                            (falling edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.773ns (24.755%)  route 2.350ns (75.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns = ( 9.989 - 5.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.714     5.317    clk_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  Mem2Reg_MEM_WB_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          FDRE (Prop_fdre_C_Q)         0.478     5.795 r  Mem2Reg_MEM_WB_reg__0/Q
                         net (fo=63, routed)          1.512     7.307    connectID/Mem2Reg_MEM_WB
    SLICE_X11Y61         LUT3 (Prop_lut3_I2_O)        0.295     7.602 r  connectID/reg_file_reg_1_i_5/O
                         net (fo=2, routed)           0.838     8.439    connectID/wd[12]
    RAMB18_X0Y22         RAMB18E1                                     r  connectID/reg_file_reg_2/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.567     9.989    connectID/reg_file_reg_2_7
    RAMB18_X0Y22         RAMB18E1                                     r  connectID/reg_file_reg_2/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.259    10.248    
                         clock uncertainty           -0.035    10.213    
    RAMB18_X0Y22         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[12])
                                                     -0.241     9.972    connectID/reg_file_reg_2
  -------------------------------------------------------------------
                         required time                          9.972    
                         arrival time                          -8.439    
  -------------------------------------------------------------------
                         slack                                  1.533    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 RD2_EX_MEM_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectMEM/memory_data_reg_0_63_0_0/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.018%)  route 0.115ns (44.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.573     1.492    clk_IBUF_BUFG
    SLICE_X9Y60          FDRE                                         r  RD2_EX_MEM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDRE (Prop_fdre_C_Q)         0.141     1.633 r  RD2_EX_MEM_reg[0]/Q
                         net (fo=1, routed)           0.115     1.749    connectMEM/memory_data_reg_0_63_0_0/D
    SLICE_X10Y61         RAMS64E                                      r  connectMEM/memory_data_reg_0_63_0_0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.844     2.009    connectMEM/memory_data_reg_0_63_0_0/WCLK
    SLICE_X10Y61         RAMS64E                                      r  connectMEM/memory_data_reg_0_63_0_0/SP/CLK
                         clock pessimism             -0.479     1.529    
    SLICE_X10Y61         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.673    connectMEM/memory_data_reg_0_63_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 RD2_EX_MEM_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectMEM/memory_data_reg_0_63_5_5/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.572     1.491    clk_IBUF_BUFG
    SLICE_X9Y62          FDRE                                         r  RD2_EX_MEM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  RD2_EX_MEM_reg[5]/Q
                         net (fo=1, routed)           0.110     1.742    connectMEM/memory_data_reg_0_63_5_5/D
    SLICE_X8Y62          RAMS64E                                      r  connectMEM/memory_data_reg_0_63_5_5/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.842     2.007    connectMEM/memory_data_reg_0_63_5_5/WCLK
    SLICE_X8Y62          RAMS64E                                      r  connectMEM/memory_data_reg_0_63_5_5/SP/CLK
                         clock pessimism             -0.502     1.504    
    SLICE_X8Y62          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.648    connectMEM/memory_data_reg_0_63_5_5/SP
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 RD2_EX_MEM_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectMEM/memory_data_reg_0_63_31_31/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.571     1.490    clk_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  RD2_EX_MEM_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.164     1.654 r  RD2_EX_MEM_reg[31]/Q
                         net (fo=1, routed)           0.110     1.764    connectMEM/memory_data_reg_0_63_31_31/D
    SLICE_X8Y62          RAMS64E                                      r  connectMEM/memory_data_reg_0_63_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.842     2.007    connectMEM/memory_data_reg_0_63_31_31/WCLK
    SLICE_X8Y62          RAMS64E                                      r  connectMEM/memory_data_reg_0_63_31_31/SP/CLK
                         clock pessimism             -0.500     1.506    
    SLICE_X8Y62          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.650    connectMEM/memory_data_reg_0_63_31_31/SP
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 ALURes_EX_MEM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectMEM/memory_data_reg_0_63_31_31/SP/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.506%)  route 0.167ns (50.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.573     1.492    clk_IBUF_BUFG
    SLICE_X8Y61          FDRE                                         r  ALURes_EX_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.164     1.656 r  ALURes_EX_MEM_reg[6]/Q
                         net (fo=33, routed)          0.167     1.824    connectMEM/memory_data_reg_0_63_31_31/A4
    SLICE_X8Y62          RAMS64E                                      r  connectMEM/memory_data_reg_0_63_31_31/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.842     2.007    connectMEM/memory_data_reg_0_63_31_31/WCLK
    SLICE_X8Y62          RAMS64E                                      r  connectMEM/memory_data_reg_0_63_31_31/SP/CLK
                         clock pessimism             -0.500     1.506    
    SLICE_X8Y62          RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.706    connectMEM/memory_data_reg_0_63_31_31/SP
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 ALURes_EX_MEM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectMEM/memory_data_reg_0_63_3_3/SP/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.506%)  route 0.167ns (50.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.573     1.492    clk_IBUF_BUFG
    SLICE_X8Y61          FDRE                                         r  ALURes_EX_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.164     1.656 r  ALURes_EX_MEM_reg[6]/Q
                         net (fo=33, routed)          0.167     1.824    connectMEM/memory_data_reg_0_63_3_3/A4
    SLICE_X8Y62          RAMS64E                                      r  connectMEM/memory_data_reg_0_63_3_3/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.842     2.007    connectMEM/memory_data_reg_0_63_3_3/WCLK
    SLICE_X8Y62          RAMS64E                                      r  connectMEM/memory_data_reg_0_63_3_3/SP/CLK
                         clock pessimism             -0.500     1.506    
    SLICE_X8Y62          RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.706    connectMEM/memory_data_reg_0_63_3_3/SP
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 ALURes_EX_MEM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectMEM/memory_data_reg_0_63_4_4/SP/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.506%)  route 0.167ns (50.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.573     1.492    clk_IBUF_BUFG
    SLICE_X8Y61          FDRE                                         r  ALURes_EX_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.164     1.656 r  ALURes_EX_MEM_reg[6]/Q
                         net (fo=33, routed)          0.167     1.824    connectMEM/memory_data_reg_0_63_4_4/A4
    SLICE_X8Y62          RAMS64E                                      r  connectMEM/memory_data_reg_0_63_4_4/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.842     2.007    connectMEM/memory_data_reg_0_63_4_4/WCLK
    SLICE_X8Y62          RAMS64E                                      r  connectMEM/memory_data_reg_0_63_4_4/SP/CLK
                         clock pessimism             -0.500     1.506    
    SLICE_X8Y62          RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.706    connectMEM/memory_data_reg_0_63_4_4/SP
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 ALURes_EX_MEM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectMEM/memory_data_reg_0_63_5_5/SP/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.506%)  route 0.167ns (50.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.573     1.492    clk_IBUF_BUFG
    SLICE_X8Y61          FDRE                                         r  ALURes_EX_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.164     1.656 r  ALURes_EX_MEM_reg[6]/Q
                         net (fo=33, routed)          0.167     1.824    connectMEM/memory_data_reg_0_63_5_5/A4
    SLICE_X8Y62          RAMS64E                                      r  connectMEM/memory_data_reg_0_63_5_5/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.842     2.007    connectMEM/memory_data_reg_0_63_5_5/WCLK
    SLICE_X8Y62          RAMS64E                                      r  connectMEM/memory_data_reg_0_63_5_5/SP/CLK
                         clock pessimism             -0.500     1.506    
    SLICE_X8Y62          RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.706    connectMEM/memory_data_reg_0_63_5_5/SP
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 RD2_EX_MEM_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectMEM/memory_data_reg_0_63_24_24/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.568     1.487    clk_IBUF_BUFG
    SLICE_X9Y68          FDRE                                         r  RD2_EX_MEM_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDRE (Prop_fdre_C_Q)         0.141     1.628 r  RD2_EX_MEM_reg[24]/Q
                         net (fo=1, routed)           0.144     1.772    connectMEM/memory_data_reg_0_63_24_24/D
    SLICE_X8Y68          RAMS64E                                      r  connectMEM/memory_data_reg_0_63_24_24/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.837     2.002    connectMEM/memory_data_reg_0_63_24_24/WCLK
    SLICE_X8Y68          RAMS64E                                      r  connectMEM/memory_data_reg_0_63_24_24/SP/CLK
                         clock pessimism             -0.501     1.500    
    SLICE_X8Y68          RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.644    connectMEM/memory_data_reg_0_63_24_24/SP
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 RD2_EX_MEM_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectMEM/memory_data_reg_0_63_20_20/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.570     1.489    clk_IBUF_BUFG
    SLICE_X11Y66         FDRE                                         r  RD2_EX_MEM_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDRE (Prop_fdre_C_Q)         0.128     1.617 r  RD2_EX_MEM_reg[20]/Q
                         net (fo=1, routed)           0.113     1.731    connectMEM/memory_data_reg_0_63_20_20/D
    SLICE_X10Y66         RAMS64E                                      r  connectMEM/memory_data_reg_0_63_20_20/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.839     2.004    connectMEM/memory_data_reg_0_63_20_20/WCLK
    SLICE_X10Y66         RAMS64E                                      r  connectMEM/memory_data_reg_0_63_20_20/SP/CLK
                         clock pessimism             -0.501     1.502    
    SLICE_X10Y66         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.091     1.593    connectMEM/memory_data_reg_0_63_20_20/SP
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 RD2_EX_MEM_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectMEM/memory_data_reg_0_63_30_30/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.568     1.487    clk_IBUF_BUFG
    SLICE_X11Y68         FDRE                                         r  RD2_EX_MEM_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y68         FDRE (Prop_fdre_C_Q)         0.128     1.615 r  RD2_EX_MEM_reg[30]/Q
                         net (fo=1, routed)           0.120     1.735    connectMEM/memory_data_reg_0_63_30_30/D
    SLICE_X10Y68         RAMS64E                                      r  connectMEM/memory_data_reg_0_63_30_30/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.837     2.002    connectMEM/memory_data_reg_0_63_30_30/WCLK
    SLICE_X10Y68         RAMS64E                                      r  connectMEM/memory_data_reg_0_63_30_30/SP/CLK
                         clock pessimism             -0.501     1.500    
    SLICE_X10Y68         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.091     1.591    connectMEM/memory_data_reg_0_63_30_30/SP
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y24    connectID/reg_file_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y24    connectID/reg_file_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y22    connectID/reg_file_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y22    connectID/reg_file_reg_2/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y58     ALURes_EX_MEM_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y60    ALURes_EX_MEM_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y63    ALURes_EX_MEM_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X10Y60    ALURes_EX_MEM_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y63    ALURes_EX_MEM_reg[13]/C
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y61    connectMEM/memory_data_reg_0_63_0_0/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y61    connectMEM/memory_data_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y61    connectMEM/memory_data_reg_0_63_10_10/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y61    connectMEM/memory_data_reg_0_63_10_10/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y61    connectMEM/memory_data_reg_0_63_11_11/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y61    connectMEM/memory_data_reg_0_63_11_11/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y61    connectMEM/memory_data_reg_0_63_12_12/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y61    connectMEM/memory_data_reg_0_63_12_12/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y64    connectMEM/memory_data_reg_0_63_13_13/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y64    connectMEM/memory_data_reg_0_63_13_13/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y61    connectMEM/memory_data_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y61    connectMEM/memory_data_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y61    connectMEM/memory_data_reg_0_63_10_10/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y61    connectMEM/memory_data_reg_0_63_10_10/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y61    connectMEM/memory_data_reg_0_63_11_11/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y61    connectMEM/memory_data_reg_0_63_11_11/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y61    connectMEM/memory_data_reg_0_63_12_12/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y61    connectMEM/memory_data_reg_0_63_12_12/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y64    connectMEM/memory_data_reg_0_63_13_13/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X10Y64    connectMEM/memory_data_reg_0_63_13_13/SP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.484ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.645ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.484ns  (required time - arrival time)
  Source:                 connectMPG2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/Q_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.063ns  (logic 0.580ns (18.936%)  route 2.483ns (81.064%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.711     5.314    connectMPG2/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  connectMPG2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  connectMPG2/Q3_reg/Q
                         net (fo=1, routed)           0.493     6.263    connectMPG2/Q3
    SLICE_X1Y71          LUT2 (Prop_lut2_I1_O)        0.124     6.387 f  connectMPG2/Q[31]_i_2/O
                         net (fo=31, routed)          1.990     8.377    connectIFetch/AR[0]
    SLICE_X0Y59          FDCE                                         f  connectIFetch/Q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.603    15.026    connectIFetch/clk_IBUF_BUFG
    SLICE_X0Y59          FDCE                                         r  connectIFetch/Q_reg[10]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y59          FDCE (Recov_fdce_C_CLR)     -0.405    14.860    connectIFetch/Q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                          -8.377    
  -------------------------------------------------------------------
                         slack                                  6.484    

Slack (MET) :             6.484ns  (required time - arrival time)
  Source:                 connectMPG2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/Q_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.063ns  (logic 0.580ns (18.936%)  route 2.483ns (81.064%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.711     5.314    connectMPG2/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  connectMPG2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  connectMPG2/Q3_reg/Q
                         net (fo=1, routed)           0.493     6.263    connectMPG2/Q3
    SLICE_X1Y71          LUT2 (Prop_lut2_I1_O)        0.124     6.387 f  connectMPG2/Q[31]_i_2/O
                         net (fo=31, routed)          1.990     8.377    connectIFetch/AR[0]
    SLICE_X0Y59          FDCE                                         f  connectIFetch/Q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.603    15.026    connectIFetch/clk_IBUF_BUFG
    SLICE_X0Y59          FDCE                                         r  connectIFetch/Q_reg[11]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y59          FDCE (Recov_fdce_C_CLR)     -0.405    14.860    connectIFetch/Q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                          -8.377    
  -------------------------------------------------------------------
                         slack                                  6.484    

Slack (MET) :             6.484ns  (required time - arrival time)
  Source:                 connectMPG2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/Q_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.063ns  (logic 0.580ns (18.936%)  route 2.483ns (81.064%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.711     5.314    connectMPG2/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  connectMPG2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  connectMPG2/Q3_reg/Q
                         net (fo=1, routed)           0.493     6.263    connectMPG2/Q3
    SLICE_X1Y71          LUT2 (Prop_lut2_I1_O)        0.124     6.387 f  connectMPG2/Q[31]_i_2/O
                         net (fo=31, routed)          1.990     8.377    connectIFetch/AR[0]
    SLICE_X0Y59          FDCE                                         f  connectIFetch/Q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.603    15.026    connectIFetch/clk_IBUF_BUFG
    SLICE_X0Y59          FDCE                                         r  connectIFetch/Q_reg[12]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y59          FDCE (Recov_fdce_C_CLR)     -0.405    14.860    connectIFetch/Q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                          -8.377    
  -------------------------------------------------------------------
                         slack                                  6.484    

Slack (MET) :             6.488ns  (required time - arrival time)
  Source:                 connectMPG2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/Q_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.059ns  (logic 0.580ns (18.963%)  route 2.479ns (81.037%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.711     5.314    connectMPG2/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  connectMPG2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  connectMPG2/Q3_reg/Q
                         net (fo=1, routed)           0.493     6.263    connectMPG2/Q3
    SLICE_X1Y71          LUT2 (Prop_lut2_I1_O)        0.124     6.387 f  connectMPG2/Q[31]_i_2/O
                         net (fo=31, routed)          1.985     8.372    connectIFetch/AR[0]
    SLICE_X1Y59          FDCE                                         f  connectIFetch/Q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.603    15.026    connectIFetch/clk_IBUF_BUFG
    SLICE_X1Y59          FDCE                                         r  connectIFetch/Q_reg[2]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y59          FDCE (Recov_fdce_C_CLR)     -0.405    14.860    connectIFetch/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                          -8.372    
  -------------------------------------------------------------------
                         slack                                  6.488    

Slack (MET) :             6.488ns  (required time - arrival time)
  Source:                 connectMPG2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/Q_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.059ns  (logic 0.580ns (18.963%)  route 2.479ns (81.037%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.711     5.314    connectMPG2/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  connectMPG2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  connectMPG2/Q3_reg/Q
                         net (fo=1, routed)           0.493     6.263    connectMPG2/Q3
    SLICE_X1Y71          LUT2 (Prop_lut2_I1_O)        0.124     6.387 f  connectMPG2/Q[31]_i_2/O
                         net (fo=31, routed)          1.985     8.372    connectIFetch/AR[0]
    SLICE_X1Y59          FDCE                                         f  connectIFetch/Q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.603    15.026    connectIFetch/clk_IBUF_BUFG
    SLICE_X1Y59          FDCE                                         r  connectIFetch/Q_reg[4]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y59          FDCE (Recov_fdce_C_CLR)     -0.405    14.860    connectIFetch/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                          -8.372    
  -------------------------------------------------------------------
                         slack                                  6.488    

Slack (MET) :             6.488ns  (required time - arrival time)
  Source:                 connectMPG2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/Q_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.059ns  (logic 0.580ns (18.963%)  route 2.479ns (81.037%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.711     5.314    connectMPG2/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  connectMPG2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  connectMPG2/Q3_reg/Q
                         net (fo=1, routed)           0.493     6.263    connectMPG2/Q3
    SLICE_X1Y71          LUT2 (Prop_lut2_I1_O)        0.124     6.387 f  connectMPG2/Q[31]_i_2/O
                         net (fo=31, routed)          1.985     8.372    connectIFetch/AR[0]
    SLICE_X1Y59          FDCE                                         f  connectIFetch/Q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.603    15.026    connectIFetch/clk_IBUF_BUFG
    SLICE_X1Y59          FDCE                                         r  connectIFetch/Q_reg[6]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y59          FDCE (Recov_fdce_C_CLR)     -0.405    14.860    connectIFetch/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                          -8.372    
  -------------------------------------------------------------------
                         slack                                  6.488    

Slack (MET) :             6.488ns  (required time - arrival time)
  Source:                 connectMPG2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/Q_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.059ns  (logic 0.580ns (18.963%)  route 2.479ns (81.037%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.711     5.314    connectMPG2/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  connectMPG2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  connectMPG2/Q3_reg/Q
                         net (fo=1, routed)           0.493     6.263    connectMPG2/Q3
    SLICE_X1Y71          LUT2 (Prop_lut2_I1_O)        0.124     6.387 f  connectMPG2/Q[31]_i_2/O
                         net (fo=31, routed)          1.985     8.372    connectIFetch/AR[0]
    SLICE_X1Y59          FDCE                                         f  connectIFetch/Q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.603    15.026    connectIFetch/clk_IBUF_BUFG
    SLICE_X1Y59          FDCE                                         r  connectIFetch/Q_reg[7]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y59          FDCE (Recov_fdce_C_CLR)     -0.405    14.860    connectIFetch/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                          -8.372    
  -------------------------------------------------------------------
                         slack                                  6.488    

Slack (MET) :             6.660ns  (required time - arrival time)
  Source:                 connectMPG2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/Q_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.886ns  (logic 0.580ns (20.097%)  route 2.306ns (79.903%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.711     5.314    connectMPG2/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  connectMPG2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  connectMPG2/Q3_reg/Q
                         net (fo=1, routed)           0.493     6.263    connectMPG2/Q3
    SLICE_X1Y71          LUT2 (Prop_lut2_I1_O)        0.124     6.387 f  connectMPG2/Q[31]_i_2/O
                         net (fo=31, routed)          1.813     8.200    connectIFetch/AR[0]
    SLICE_X3Y61          FDCE                                         f  connectIFetch/Q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.602    15.025    connectIFetch/clk_IBUF_BUFG
    SLICE_X3Y61          FDCE                                         r  connectIFetch/Q_reg[5]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X3Y61          FDCE (Recov_fdce_C_CLR)     -0.405    14.859    connectIFetch/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                          -8.200    
  -------------------------------------------------------------------
                         slack                                  6.660    

Slack (MET) :             6.660ns  (required time - arrival time)
  Source:                 connectMPG2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/Q_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.886ns  (logic 0.580ns (20.097%)  route 2.306ns (79.903%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.711     5.314    connectMPG2/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  connectMPG2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  connectMPG2/Q3_reg/Q
                         net (fo=1, routed)           0.493     6.263    connectMPG2/Q3
    SLICE_X1Y71          LUT2 (Prop_lut2_I1_O)        0.124     6.387 f  connectMPG2/Q[31]_i_2/O
                         net (fo=31, routed)          1.813     8.200    connectIFetch/AR[0]
    SLICE_X3Y61          FDCE                                         f  connectIFetch/Q_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.602    15.025    connectIFetch/clk_IBUF_BUFG
    SLICE_X3Y61          FDCE                                         r  connectIFetch/Q_reg[8]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X3Y61          FDCE (Recov_fdce_C_CLR)     -0.405    14.859    connectIFetch/Q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.859    
                         arrival time                          -8.200    
  -------------------------------------------------------------------
                         slack                                  6.660    

Slack (MET) :             6.885ns  (required time - arrival time)
  Source:                 connectMPG2/Q3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/Q_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.580ns (21.110%)  route 2.168ns (78.890%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.711     5.314    connectMPG2/clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  connectMPG2/Q3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  connectMPG2/Q3_reg/Q
                         net (fo=1, routed)           0.493     6.263    connectMPG2/Q3
    SLICE_X1Y71          LUT2 (Prop_lut2_I1_O)        0.124     6.387 f  connectMPG2/Q[31]_i_2/O
                         net (fo=31, routed)          1.674     8.061    connectIFetch/AR[0]
    SLICE_X2Y60          FDCE                                         f  connectIFetch/Q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.603    15.026    connectIFetch/clk_IBUF_BUFG
    SLICE_X2Y60          FDCE                                         r  connectIFetch/Q_reg[3]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y60          FDCE (Recov_fdce_C_CLR)     -0.319    14.946    connectIFetch/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                          -8.061    
  -------------------------------------------------------------------
                         slack                                  6.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 connectMPG2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/Q_reg[29]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.186ns (32.633%)  route 0.384ns (67.367%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.594     1.513    connectMPG2/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  connectMPG2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  connectMPG2/Q2_reg/Q
                         net (fo=2, routed)           0.149     1.803    connectMPG2/Q2
    SLICE_X1Y71          LUT2 (Prop_lut2_I0_O)        0.045     1.848 f  connectMPG2/Q[31]_i_2/O
                         net (fo=31, routed)          0.235     2.083    connectIFetch/AR[0]
    SLICE_X1Y68          FDCE                                         f  connectIFetch/Q_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.868     2.033    connectIFetch/clk_IBUF_BUFG
    SLICE_X1Y68          FDCE                                         r  connectIFetch/Q_reg[29]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X1Y68          FDCE (Remov_fdce_C_CLR)     -0.092     1.438    connectIFetch/Q_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 connectMPG2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/Q_reg[30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.186ns (29.565%)  route 0.443ns (70.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.594     1.513    connectMPG2/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  connectMPG2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  connectMPG2/Q2_reg/Q
                         net (fo=2, routed)           0.149     1.803    connectMPG2/Q2
    SLICE_X1Y71          LUT2 (Prop_lut2_I0_O)        0.045     1.848 f  connectMPG2/Q[31]_i_2/O
                         net (fo=31, routed)          0.295     2.142    connectIFetch/AR[0]
    SLICE_X2Y67          FDCE                                         f  connectIFetch/Q_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.869     2.034    connectIFetch/clk_IBUF_BUFG
    SLICE_X2Y67          FDCE                                         r  connectIFetch/Q_reg[30]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X2Y67          FDCE (Remov_fdce_C_CLR)     -0.067     1.464    connectIFetch/Q_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 connectMPG2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/Q_reg[31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.186ns (29.565%)  route 0.443ns (70.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.594     1.513    connectMPG2/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  connectMPG2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  connectMPG2/Q2_reg/Q
                         net (fo=2, routed)           0.149     1.803    connectMPG2/Q2
    SLICE_X1Y71          LUT2 (Prop_lut2_I0_O)        0.045     1.848 f  connectMPG2/Q[31]_i_2/O
                         net (fo=31, routed)          0.295     2.142    connectIFetch/AR[0]
    SLICE_X2Y67          FDCE                                         f  connectIFetch/Q_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.869     2.034    connectIFetch/clk_IBUF_BUFG
    SLICE_X2Y67          FDCE                                         r  connectIFetch/Q_reg[31]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X2Y67          FDCE (Remov_fdce_C_CLR)     -0.067     1.464    connectIFetch/Q_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 connectMPG2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/Q_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.186ns (26.561%)  route 0.514ns (73.439%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.594     1.513    connectMPG2/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  connectMPG2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  connectMPG2/Q2_reg/Q
                         net (fo=2, routed)           0.149     1.803    connectMPG2/Q2
    SLICE_X1Y71          LUT2 (Prop_lut2_I0_O)        0.045     1.848 f  connectMPG2/Q[31]_i_2/O
                         net (fo=31, routed)          0.366     2.214    connectIFetch/AR[0]
    SLICE_X2Y66          FDCE                                         f  connectIFetch/Q_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.870     2.035    connectIFetch/clk_IBUF_BUFG
    SLICE_X2Y66          FDCE                                         r  connectIFetch/Q_reg[22]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y66          FDCE (Remov_fdce_C_CLR)     -0.067     1.465    connectIFetch/Q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 connectMPG2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/Q_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.186ns (26.561%)  route 0.514ns (73.439%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.594     1.513    connectMPG2/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  connectMPG2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  connectMPG2/Q2_reg/Q
                         net (fo=2, routed)           0.149     1.803    connectMPG2/Q2
    SLICE_X1Y71          LUT2 (Prop_lut2_I0_O)        0.045     1.848 f  connectMPG2/Q[31]_i_2/O
                         net (fo=31, routed)          0.366     2.214    connectIFetch/AR[0]
    SLICE_X2Y66          FDCE                                         f  connectIFetch/Q_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.870     2.035    connectIFetch/clk_IBUF_BUFG
    SLICE_X2Y66          FDCE                                         r  connectIFetch/Q_reg[26]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y66          FDCE (Remov_fdce_C_CLR)     -0.067     1.465    connectIFetch/Q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 connectMPG2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/Q_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.186ns (26.561%)  route 0.514ns (73.439%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.594     1.513    connectMPG2/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  connectMPG2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  connectMPG2/Q2_reg/Q
                         net (fo=2, routed)           0.149     1.803    connectMPG2/Q2
    SLICE_X1Y71          LUT2 (Prop_lut2_I0_O)        0.045     1.848 f  connectMPG2/Q[31]_i_2/O
                         net (fo=31, routed)          0.366     2.214    connectIFetch/AR[0]
    SLICE_X2Y66          FDCE                                         f  connectIFetch/Q_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.870     2.035    connectIFetch/clk_IBUF_BUFG
    SLICE_X2Y66          FDCE                                         r  connectIFetch/Q_reg[27]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y66          FDCE (Remov_fdce_C_CLR)     -0.067     1.465    connectIFetch/Q_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 connectMPG2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/Q_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.186ns (26.561%)  route 0.514ns (73.439%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.594     1.513    connectMPG2/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  connectMPG2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  connectMPG2/Q2_reg/Q
                         net (fo=2, routed)           0.149     1.803    connectMPG2/Q2
    SLICE_X1Y71          LUT2 (Prop_lut2_I0_O)        0.045     1.848 f  connectMPG2/Q[31]_i_2/O
                         net (fo=31, routed)          0.366     2.214    connectIFetch/AR[0]
    SLICE_X2Y66          FDCE                                         f  connectIFetch/Q_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.870     2.035    connectIFetch/clk_IBUF_BUFG
    SLICE_X2Y66          FDCE                                         r  connectIFetch/Q_reg[28]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y66          FDCE (Remov_fdce_C_CLR)     -0.067     1.465    connectIFetch/Q_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.773ns  (arrival time - required time)
  Source:                 connectMPG2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/Q_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.186ns (26.561%)  route 0.514ns (73.439%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.594     1.513    connectMPG2/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  connectMPG2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  connectMPG2/Q2_reg/Q
                         net (fo=2, routed)           0.149     1.803    connectMPG2/Q2
    SLICE_X1Y71          LUT2 (Prop_lut2_I0_O)        0.045     1.848 f  connectMPG2/Q[31]_i_2/O
                         net (fo=31, routed)          0.366     2.214    connectIFetch/AR[0]
    SLICE_X3Y66          FDCE                                         f  connectIFetch/Q_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.870     2.035    connectIFetch/clk_IBUF_BUFG
    SLICE_X3Y66          FDCE                                         r  connectIFetch/Q_reg[25]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X3Y66          FDCE (Remov_fdce_C_CLR)     -0.092     1.440    connectIFetch/Q_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.804ns  (arrival time - required time)
  Source:                 connectMPG2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/Q_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.186ns (24.583%)  route 0.571ns (75.417%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.594     1.513    connectMPG2/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  connectMPG2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  connectMPG2/Q2_reg/Q
                         net (fo=2, routed)           0.149     1.803    connectMPG2/Q2
    SLICE_X1Y71          LUT2 (Prop_lut2_I0_O)        0.045     1.848 f  connectMPG2/Q[31]_i_2/O
                         net (fo=31, routed)          0.422     2.270    connectIFetch/AR[0]
    SLICE_X2Y65          FDCE                                         f  connectIFetch/Q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.871     2.036    connectIFetch/clk_IBUF_BUFG
    SLICE_X2Y65          FDCE                                         r  connectIFetch/Q_reg[1]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X2Y65          FDCE (Remov_fdce_C_CLR)     -0.067     1.466    connectIFetch/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.804ns  (arrival time - required time)
  Source:                 connectMPG2/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            connectIFetch/Q_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.186ns (24.583%)  route 0.571ns (75.417%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.594     1.513    connectMPG2/clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  connectMPG2/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 f  connectMPG2/Q2_reg/Q
                         net (fo=2, routed)           0.149     1.803    connectMPG2/Q2
    SLICE_X1Y71          LUT2 (Prop_lut2_I0_O)        0.045     1.848 f  connectMPG2/Q[31]_i_2/O
                         net (fo=31, routed)          0.422     2.270    connectIFetch/AR[0]
    SLICE_X2Y65          FDCE                                         f  connectIFetch/Q_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.871     2.036    connectIFetch/clk_IBUF_BUFG
    SLICE_X2Y65          FDCE                                         r  connectIFetch/Q_reg[21]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X2Y65          FDCE (Remov_fdce_C_CLR)     -0.067     1.466    connectIFetch/Q_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.804    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.180ns  (logic 5.954ns (36.797%)  route 10.226ns (63.203%))
  Logic Levels:           7  (IBUF=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sw_IBUF[5]_inst/O
                         net (fo=95, routed)          5.100     6.598    connectID/sw_IBUF[0]
    SLICE_X2Y62          LUT6 (Prop_lut6_I4_O)        0.124     6.722 r  connectID/cat_OBUF[6]_inst_i_98/O
                         net (fo=1, routed)           0.000     6.722    connectID/cat_OBUF[6]_inst_i_98_n_0
    SLICE_X2Y62          MUXF7 (Prop_muxf7_I0_O)      0.241     6.963 r  connectID/cat_OBUF[6]_inst_i_55/O
                         net (fo=1, routed)           0.000     6.963    connectID/output[10]
    SLICE_X2Y62          MUXF8 (Prop_muxf8_I0_O)      0.098     7.061 r  connectID/cat_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           1.100     8.161    connectID/cat_OBUF[6]_inst_i_21_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I3_O)        0.319     8.480 r  connectID/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.323     9.803    connectID/sel0[2]
    SLICE_X0Y83          LUT6 (Prop_lut6_I1_O)        0.124     9.927 r  connectID/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.702    12.629    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    16.180 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.180    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.691ns  (logic 5.941ns (37.860%)  route 9.751ns (62.140%))
  Logic Levels:           7  (IBUF=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sw_IBUF[5]_inst/O
                         net (fo=95, routed)          5.100     6.598    connectID/sw_IBUF[0]
    SLICE_X2Y62          LUT6 (Prop_lut6_I4_O)        0.124     6.722 r  connectID/cat_OBUF[6]_inst_i_98/O
                         net (fo=1, routed)           0.000     6.722    connectID/cat_OBUF[6]_inst_i_98_n_0
    SLICE_X2Y62          MUXF7 (Prop_muxf7_I0_O)      0.241     6.963 r  connectID/cat_OBUF[6]_inst_i_55/O
                         net (fo=1, routed)           0.000     6.963    connectID/output[10]
    SLICE_X2Y62          MUXF8 (Prop_muxf8_I0_O)      0.098     7.061 r  connectID/cat_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           1.100     8.161    connectID/cat_OBUF[6]_inst_i_21_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I3_O)        0.319     8.480 r  connectID/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.627    10.107    connectID/sel0[2]
    SLICE_X0Y83          LUT6 (Prop_lut6_I4_O)        0.124    10.231 r  connectID/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.923    12.154    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    15.691 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.691    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.680ns  (logic 5.896ns (37.605%)  route 9.783ns (62.394%))
  Logic Levels:           7  (IBUF=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sw_IBUF[5]_inst/O
                         net (fo=95, routed)          5.100     6.598    connectID/sw_IBUF[0]
    SLICE_X2Y62          LUT6 (Prop_lut6_I4_O)        0.124     6.722 r  connectID/cat_OBUF[6]_inst_i_98/O
                         net (fo=1, routed)           0.000     6.722    connectID/cat_OBUF[6]_inst_i_98_n_0
    SLICE_X2Y62          MUXF7 (Prop_muxf7_I0_O)      0.241     6.963 r  connectID/cat_OBUF[6]_inst_i_55/O
                         net (fo=1, routed)           0.000     6.963    connectID/output[10]
    SLICE_X2Y62          MUXF8 (Prop_muxf8_I0_O)      0.098     7.061 r  connectID/cat_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           1.100     8.161    connectID/cat_OBUF[6]_inst_i_21_n_0
    SLICE_X3Y65          LUT6 (Prop_lut6_I3_O)        0.319     8.480 r  connectID/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.326     9.806    connectID/sel0[2]
    SLICE_X0Y83          LUT6 (Prop_lut6_I5_O)        0.124     9.930 r  connectID/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.256    12.187    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    15.680 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.680    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.322ns  (logic 6.309ns (41.180%)  route 9.012ns (58.820%))
  Logic Levels:           8  (IBUF=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sw_IBUF[5]_inst/O
                         net (fo=95, routed)          3.465     4.963    connectMEM/sw_IBUF[0]
    SLICE_X9Y60          LUT5 (Prop_lut5_I3_O)        0.152     5.115 r  connectMEM/cat_OBUF[6]_inst_i_129/O
                         net (fo=1, routed)           1.390     6.504    connectMEM/cat_OBUF[6]_inst_i_129_n_0
    SLICE_X3Y60          LUT6 (Prop_lut6_I0_O)        0.332     6.836 r  connectMEM/cat_OBUF[6]_inst_i_82/O
                         net (fo=1, routed)           0.000     6.836    connectID/cat_OBUF[6]_inst_i_10_1
    SLICE_X3Y60          MUXF7 (Prop_muxf7_I1_O)      0.217     7.053 r  connectID/cat_OBUF[6]_inst_i_34/O
                         net (fo=1, routed)           0.000     7.053    connectID/output[7]
    SLICE_X3Y60          MUXF8 (Prop_muxf8_I1_O)      0.094     7.147 r  connectID/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.647     7.794    connectID/cat_OBUF[6]_inst_i_10_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I5_O)        0.316     8.110 r  connectID/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.214     9.324    connectID/sel0[3]
    SLICE_X0Y68          LUT6 (Prop_lut6_I0_O)        0.124     9.448 r  connectID/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.296    11.744    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    15.322 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.322    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.320ns  (logic 6.266ns (40.901%)  route 9.054ns (59.099%))
  Logic Levels:           8  (IBUF=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sw_IBUF[5]_inst/O
                         net (fo=95, routed)          3.585     5.082    connectMEM/sw_IBUF[0]
    SLICE_X8Y59          LUT5 (Prop_lut5_I3_O)        0.153     5.235 f  connectMEM/cat_OBUF[6]_inst_i_145/O
                         net (fo=1, routed)           1.185     6.420    connectMEM/cat_OBUF[6]_inst_i_145_n_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I0_O)        0.331     6.751 f  connectMEM/cat_OBUF[6]_inst_i_121/O
                         net (fo=1, routed)           0.000     6.751    connectID/cat_OBUF[6]_inst_i_26_0
    SLICE_X5Y57          MUXF7 (Prop_muxf7_I1_O)      0.217     6.968 f  connectID/cat_OBUF[6]_inst_i_66/O
                         net (fo=1, routed)           0.000     6.968    connectID/output[5]
    SLICE_X5Y57          MUXF8 (Prop_muxf8_I1_O)      0.094     7.062 f  connectID/cat_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           1.154     8.216    connectID/cat_OBUF[6]_inst_i_26_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I5_O)        0.316     8.532 f  connectID/cat_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.462     9.995    connectID/sel0[1]
    SLICE_X0Y73          LUT6 (Prop_lut6_I1_O)        0.124    10.119 r  connectID/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.668    11.786    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    15.320 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.320    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.122ns  (logic 6.288ns (41.580%)  route 8.835ns (58.420%))
  Logic Levels:           8  (IBUF=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sw_IBUF[5]_inst/O
                         net (fo=95, routed)          3.465     4.963    connectMEM/sw_IBUF[0]
    SLICE_X9Y60          LUT5 (Prop_lut5_I3_O)        0.152     5.115 r  connectMEM/cat_OBUF[6]_inst_i_129/O
                         net (fo=1, routed)           1.390     6.504    connectMEM/cat_OBUF[6]_inst_i_129_n_0
    SLICE_X3Y60          LUT6 (Prop_lut6_I0_O)        0.332     6.836 r  connectMEM/cat_OBUF[6]_inst_i_82/O
                         net (fo=1, routed)           0.000     6.836    connectID/cat_OBUF[6]_inst_i_10_1
    SLICE_X3Y60          MUXF7 (Prop_muxf7_I1_O)      0.217     7.053 r  connectID/cat_OBUF[6]_inst_i_34/O
                         net (fo=1, routed)           0.000     7.053    connectID/output[7]
    SLICE_X3Y60          MUXF8 (Prop_muxf8_I1_O)      0.094     7.147 r  connectID/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.647     7.794    connectID/cat_OBUF[6]_inst_i_10_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I5_O)        0.316     8.110 r  connectID/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.206     9.316    connectID/sel0[3]
    SLICE_X0Y68          LUT6 (Prop_lut6_I0_O)        0.124     9.440 r  connectID/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.127    11.567    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    15.122 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.122    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.925ns  (logic 6.293ns (42.164%)  route 8.632ns (57.836%))
  Logic Levels:           8  (IBUF=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sw_IBUF[5]_inst/O
                         net (fo=95, routed)          3.585     5.082    connectMEM/sw_IBUF[0]
    SLICE_X8Y59          LUT5 (Prop_lut5_I3_O)        0.153     5.235 r  connectMEM/cat_OBUF[6]_inst_i_145/O
                         net (fo=1, routed)           1.185     6.420    connectMEM/cat_OBUF[6]_inst_i_145_n_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I0_O)        0.331     6.751 r  connectMEM/cat_OBUF[6]_inst_i_121/O
                         net (fo=1, routed)           0.000     6.751    connectID/cat_OBUF[6]_inst_i_26_0
    SLICE_X5Y57          MUXF7 (Prop_muxf7_I1_O)      0.217     6.968 r  connectID/cat_OBUF[6]_inst_i_66/O
                         net (fo=1, routed)           0.000     6.968    connectID/output[5]
    SLICE_X5Y57          MUXF8 (Prop_muxf8_I1_O)      0.094     7.062 r  connectID/cat_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           1.154     8.216    connectID/cat_OBUF[6]_inst_i_26_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I5_O)        0.316     8.532 r  connectID/cat_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.836     9.368    connectID/sel0[1]
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.124     9.492 r  connectID/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.872    11.364    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    14.925 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.925    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.121ns  (logic 1.756ns (56.262%)  route 1.365ns (43.738%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_IBUF[6]_inst/O
                         net (fo=64, routed)          0.498     0.760    connectID/sw_IBUF[1]
    SLICE_X4Y65          LUT5 (Prop_lut5_I2_O)        0.045     0.805 r  connectID/cat_OBUF[6]_inst_i_47/O
                         net (fo=1, routed)           0.000     0.805    connectID/cat_OBUF[6]_inst_i_47_n_0
    SLICE_X4Y65          MUXF7 (Prop_muxf7_I0_O)      0.062     0.867 r  connectID/cat_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.166     1.033    connectID/output[20]
    SLICE_X3Y67          LUT6 (Prop_lut6_I3_O)        0.108     1.141 r  connectID/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.383     1.524    connectID/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y73          LUT6 (Prop_lut6_I3_O)        0.045     1.569 r  connectID/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.319     1.887    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.121 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.121    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.161ns  (logic 1.783ns (56.405%)  route 1.378ns (43.595%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_IBUF[6]_inst/O
                         net (fo=64, routed)          0.498     0.760    connectID/sw_IBUF[1]
    SLICE_X4Y65          LUT5 (Prop_lut5_I2_O)        0.045     0.805 r  connectID/cat_OBUF[6]_inst_i_47/O
                         net (fo=1, routed)           0.000     0.805    connectID/cat_OBUF[6]_inst_i_47_n_0
    SLICE_X4Y65          MUXF7 (Prop_muxf7_I0_O)      0.062     0.867 r  connectID/cat_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.166     1.033    connectID/output[20]
    SLICE_X3Y67          LUT6 (Prop_lut6_I3_O)        0.108     1.141 r  connectID/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.295     1.436    connectID/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I2_O)        0.045     1.481 r  connectID/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.419     1.900    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.161 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.161    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.331ns  (logic 1.778ns (53.367%)  route 1.554ns (46.633%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_IBUF[6]_inst/O
                         net (fo=64, routed)          0.498     0.760    connectID/sw_IBUF[1]
    SLICE_X4Y65          LUT5 (Prop_lut5_I2_O)        0.045     0.805 r  connectID/cat_OBUF[6]_inst_i_47/O
                         net (fo=1, routed)           0.000     0.805    connectID/cat_OBUF[6]_inst_i_47_n_0
    SLICE_X4Y65          MUXF7 (Prop_muxf7_I0_O)      0.062     0.867 r  connectID/cat_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.166     1.033    connectID/output[20]
    SLICE_X3Y67          LUT6 (Prop_lut6_I3_O)        0.108     1.141 r  connectID/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.354     1.495    connectID/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I5_O)        0.045     1.540 r  connectID/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.536     2.075    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     3.331 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.331    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.416ns  (logic 1.799ns (52.676%)  route 1.616ns (47.324%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_IBUF[6]_inst/O
                         net (fo=64, routed)          0.498     0.760    connectID/sw_IBUF[1]
    SLICE_X4Y65          LUT5 (Prop_lut5_I2_O)        0.045     0.805 r  connectID/cat_OBUF[6]_inst_i_47/O
                         net (fo=1, routed)           0.000     0.805    connectID/cat_OBUF[6]_inst_i_47_n_0
    SLICE_X4Y65          MUXF7 (Prop_muxf7_I0_O)      0.062     0.867 r  connectID/cat_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.166     1.033    connectID/output[20]
    SLICE_X3Y67          LUT6 (Prop_lut6_I3_O)        0.108     1.141 r  connectID/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.364     1.505    connectID/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I4_O)        0.045     1.550 r  connectID/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.588     2.138    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.277     3.416 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.416    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.425ns  (logic 1.760ns (51.383%)  route 1.665ns (48.617%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_IBUF[6]_inst/O
                         net (fo=64, routed)          0.498     0.760    connectID/sw_IBUF[1]
    SLICE_X4Y65          LUT5 (Prop_lut5_I2_O)        0.045     0.805 r  connectID/cat_OBUF[6]_inst_i_47/O
                         net (fo=1, routed)           0.000     0.805    connectID/cat_OBUF[6]_inst_i_47_n_0
    SLICE_X4Y65          MUXF7 (Prop_muxf7_I0_O)      0.062     0.867 r  connectID/cat_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.166     1.033    connectID/output[20]
    SLICE_X3Y67          LUT6 (Prop_lut6_I3_O)        0.108     1.141 r  connectID/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.563     1.704    connectID/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I3_O)        0.045     1.749 r  connectID/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.438     2.187    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.425 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.425    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.583ns  (logic 1.716ns (47.895%)  route 1.867ns (52.105%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_IBUF[6]_inst/O
                         net (fo=64, routed)          0.498     0.760    connectID/sw_IBUF[1]
    SLICE_X4Y65          LUT5 (Prop_lut5_I2_O)        0.045     0.805 f  connectID/cat_OBUF[6]_inst_i_47/O
                         net (fo=1, routed)           0.000     0.805    connectID/cat_OBUF[6]_inst_i_47_n_0
    SLICE_X4Y65          MUXF7 (Prop_muxf7_I0_O)      0.062     0.867 f  connectID/cat_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.166     1.033    connectID/output[20]
    SLICE_X3Y67          LUT6 (Prop_lut6_I3_O)        0.108     1.141 f  connectID/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.635     1.775    connectID/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I3_O)        0.045     1.820 r  connectID/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.568     2.389    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.583 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.583    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.825ns  (logic 1.773ns (46.344%)  route 2.052ns (53.656%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_IBUF[6]_inst/O
                         net (fo=64, routed)          0.498     0.760    connectID/sw_IBUF[1]
    SLICE_X4Y65          LUT5 (Prop_lut5_I2_O)        0.045     0.805 r  connectID/cat_OBUF[6]_inst_i_47/O
                         net (fo=1, routed)           0.000     0.805    connectID/cat_OBUF[6]_inst_i_47_n_0
    SLICE_X4Y65          MUXF7 (Prop_muxf7_I0_O)      0.062     0.867 r  connectID/cat_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.166     1.033    connectID/output[20]
    SLICE_X3Y67          LUT6 (Prop_lut6_I3_O)        0.108     1.141 r  connectID/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.624     1.765    connectID/cat_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I4_O)        0.045     1.810 r  connectID/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.764     2.574    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.825 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.825    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 connectID/reg_file_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.342ns  (logic 8.372ns (48.279%)  route 8.969ns (51.721%))
  Logic Levels:           13  (CARRY4=4 LUT3=1 LUT6=6 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.688     5.290    connectID/clk_IBUF_BUFG
    RAMB18_X0Y22         RAMB18E1                                     r  connectID/reg_file_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.744 r  connectID/reg_file_reg_2/DOADO[3]
                         net (fo=7, routed)           1.258     9.002    connectID/RD2_ID_EX[3]
    SLICE_X5Y59          LUT3 (Prop_lut3_I1_O)        0.153     9.155 r  connectID/i__carry_i_10/O
                         net (fo=1, routed)           0.407     9.562    connectID/connectEX/aluIn2[3]
    SLICE_X5Y59          LUT6 (Prop_lut6_I5_O)        0.327     9.889 r  connectID/i__carry_i_3/O
                         net (fo=1, routed)           0.331    10.220    connectEX/DI[1]
    SLICE_X5Y60          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.727 r  connectEX/eqOp1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.727    connectEX/eqOp1_inferred__0/i__carry_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.841 r  connectEX/eqOp1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.841    connectEX/eqOp1_inferred__0/i__carry__0_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.955 r  connectEX/eqOp1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.955    connectEX/eqOp1_inferred__0/i__carry__1_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.069 r  connectEX/eqOp1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.906    11.975    connectID/CO[0]
    SLICE_X6Y58          LUT6 (Prop_lut6_I0_O)        0.124    12.099 r  connectID/ALURes_EX_MEM[0]_i_2/O
                         net (fo=1, routed)           0.162    12.261    connectEX/ALURes_EX_MEM_reg[0]_0
    SLICE_X6Y58          LUT6 (Prop_lut6_I0_O)        0.124    12.385 r  connectEX/ALURes_EX_MEM[0]_i_1/O
                         net (fo=3, routed)           0.570    12.955    connectMEM/cat_OBUF[6]_inst_i_14[0]
    SLICE_X3Y58          LUT6 (Prop_lut6_I3_O)        0.124    13.079 r  connectMEM/cat_OBUF[6]_inst_i_42/O
                         net (fo=1, routed)           0.000    13.079    connectID/cat_OBUF[6]_inst_i_3_0
    SLICE_X3Y58          MUXF7 (Prop_muxf7_I1_O)      0.245    13.324 r  connectID/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.835    14.159    connectID/output[0]
    SLICE_X2Y60          LUT6 (Prop_lut6_I5_O)        0.298    14.457 r  connectID/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.798    16.255    connectID/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I2_O)        0.124    16.379 r  connectID/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.702    19.081    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    22.632 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.632    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 connectID/reg_file_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.912ns  (logic 8.315ns (49.167%)  route 8.597ns (50.833%))
  Logic Levels:           13  (CARRY4=4 LUT3=1 LUT6=6 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.688     5.290    connectID/clk_IBUF_BUFG
    RAMB18_X0Y22         RAMB18E1                                     r  connectID/reg_file_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.744 r  connectID/reg_file_reg_2/DOADO[3]
                         net (fo=7, routed)           1.258     9.002    connectID/RD2_ID_EX[3]
    SLICE_X5Y59          LUT3 (Prop_lut3_I1_O)        0.153     9.155 r  connectID/i__carry_i_10/O
                         net (fo=1, routed)           0.407     9.562    connectID/connectEX/aluIn2[3]
    SLICE_X5Y59          LUT6 (Prop_lut6_I5_O)        0.327     9.889 r  connectID/i__carry_i_3/O
                         net (fo=1, routed)           0.331    10.220    connectEX/DI[1]
    SLICE_X5Y60          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.727 r  connectEX/eqOp1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    10.727    connectEX/eqOp1_inferred__0/i__carry_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.841 r  connectEX/eqOp1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.841    connectEX/eqOp1_inferred__0/i__carry__0_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.955 r  connectEX/eqOp1_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.955    connectEX/eqOp1_inferred__0/i__carry__1_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.069 f  connectEX/eqOp1_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.906    11.975    connectID/CO[0]
    SLICE_X6Y58          LUT6 (Prop_lut6_I0_O)        0.124    12.099 f  connectID/ALURes_EX_MEM[0]_i_2/O
                         net (fo=1, routed)           0.162    12.261    connectEX/ALURes_EX_MEM_reg[0]_0
    SLICE_X6Y58          LUT6 (Prop_lut6_I0_O)        0.124    12.385 f  connectEX/ALURes_EX_MEM[0]_i_1/O
                         net (fo=3, routed)           0.570    12.955    connectMEM/cat_OBUF[6]_inst_i_14[0]
    SLICE_X3Y58          LUT6 (Prop_lut6_I3_O)        0.124    13.079 f  connectMEM/cat_OBUF[6]_inst_i_42/O
                         net (fo=1, routed)           0.000    13.079    connectID/cat_OBUF[6]_inst_i_3_0
    SLICE_X3Y58          MUXF7 (Prop_muxf7_I1_O)      0.245    13.324 f  connectID/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.835    14.159    connectID/output[0]
    SLICE_X2Y60          LUT6 (Prop_lut6_I5_O)        0.298    14.457 f  connectID/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.872    16.329    connectID/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I1_O)        0.124    16.453 r  connectID/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.256    18.709    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    22.202 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.202    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 connectID/reg_file_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.283ns  (logic 8.570ns (52.634%)  route 7.713ns (47.366%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.688     5.290    connectID/clk_IBUF_BUFG
    RAMB18_X0Y22         RAMB18E1                                     r  connectID/reg_file_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.744 r  connectID/reg_file_reg_2/DOADO[5]
                         net (fo=7, routed)           1.222     8.966    connectID/RD2_ID_EX[5]
    SLICE_X6Y60          LUT4 (Prop_lut4_I1_O)        0.124     9.090 r  connectID/minusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.090    connectEX/ALURes_EX_MEM_reg[4]_0[1]
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.623 r  connectEX/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.623    connectEX/minusOp_carry__0_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.938 r  connectEX/minusOp_carry__1/O[3]
                         net (fo=1, routed)           0.688    10.627    connectID/ALURes_EX_MEM_reg[11][3]
    SLICE_X8Y61          LUT6 (Prop_lut6_I5_O)        0.307    10.934 r  connectID/ALURes_EX_MEM[11]_i_3/O
                         net (fo=1, routed)           0.000    10.934    connectEX/ALURes_EX_MEM_reg[11]
    SLICE_X8Y61          MUXF7 (Prop_muxf7_I1_O)      0.214    11.148 r  connectEX/ALURes_EX_MEM_reg[11]_i_1/O
                         net (fo=3, routed)           1.352    12.500    connectMEM/cat_OBUF[6]_inst_i_31
    SLICE_X5Y64          LUT6 (Prop_lut6_I2_O)        0.297    12.797 r  connectMEM/cat_OBUF[6]_inst_i_76/O
                         net (fo=1, routed)           0.000    12.797    connectID/cat_OBUF[6]_inst_i_9_0
    SLICE_X5Y64          MUXF7 (Prop_muxf7_I1_O)      0.245    13.042 r  connectID/cat_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.000    13.042    connectID/output[11]
    SLICE_X5Y64          MUXF8 (Prop_muxf8_I0_O)      0.104    13.146 r  connectID/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.811    13.956    connectID/cat_OBUF[6]_inst_i_9_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I3_O)        0.316    14.272 r  connectID/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.717    15.989    connectID/sel0[3]
    SLICE_X0Y83          LUT6 (Prop_lut6_I0_O)        0.124    16.113 r  connectID/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.923    18.036    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    21.573 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    21.573    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 connectID/reg_file_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.194ns  (logic 8.610ns (53.169%)  route 7.584ns (46.831%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.688     5.290    connectID/clk_IBUF_BUFG
    RAMB18_X0Y22         RAMB18E1                                     r  connectID/reg_file_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.744 r  connectID/reg_file_reg_2/DOADO[5]
                         net (fo=7, routed)           1.222     8.966    connectID/RD2_ID_EX[5]
    SLICE_X6Y60          LUT4 (Prop_lut4_I1_O)        0.124     9.090 r  connectID/minusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.090    connectEX/ALURes_EX_MEM_reg[4]_0[1]
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.623 r  connectEX/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.623    connectEX/minusOp_carry__0_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.938 r  connectEX/minusOp_carry__1/O[3]
                         net (fo=1, routed)           0.688    10.627    connectID/ALURes_EX_MEM_reg[11][3]
    SLICE_X8Y61          LUT6 (Prop_lut6_I5_O)        0.307    10.934 r  connectID/ALURes_EX_MEM[11]_i_3/O
                         net (fo=1, routed)           0.000    10.934    connectEX/ALURes_EX_MEM_reg[11]
    SLICE_X8Y61          MUXF7 (Prop_muxf7_I1_O)      0.214    11.148 r  connectEX/ALURes_EX_MEM_reg[11]_i_1/O
                         net (fo=3, routed)           1.352    12.500    connectMEM/cat_OBUF[6]_inst_i_31
    SLICE_X5Y64          LUT6 (Prop_lut6_I2_O)        0.297    12.797 r  connectMEM/cat_OBUF[6]_inst_i_76/O
                         net (fo=1, routed)           0.000    12.797    connectID/cat_OBUF[6]_inst_i_9_0
    SLICE_X5Y64          MUXF7 (Prop_muxf7_I1_O)      0.245    13.042 r  connectID/cat_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.000    13.042    connectID/output[11]
    SLICE_X5Y64          MUXF8 (Prop_muxf8_I0_O)      0.104    13.146 r  connectID/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.811    13.956    connectID/cat_OBUF[6]_inst_i_9_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I3_O)        0.316    14.272 r  connectID/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.214    15.487    connectID/sel0[3]
    SLICE_X0Y68          LUT6 (Prop_lut6_I0_O)        0.124    15.611 r  connectID/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.296    17.907    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    21.484 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    21.484    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 connectID/reg_file_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.994ns  (logic 8.588ns (53.697%)  route 7.406ns (46.303%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.688     5.290    connectID/clk_IBUF_BUFG
    RAMB18_X0Y22         RAMB18E1                                     r  connectID/reg_file_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.744 r  connectID/reg_file_reg_2/DOADO[5]
                         net (fo=7, routed)           1.222     8.966    connectID/RD2_ID_EX[5]
    SLICE_X6Y60          LUT4 (Prop_lut4_I1_O)        0.124     9.090 r  connectID/minusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.090    connectEX/ALURes_EX_MEM_reg[4]_0[1]
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.623 r  connectEX/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.623    connectEX/minusOp_carry__0_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.938 r  connectEX/minusOp_carry__1/O[3]
                         net (fo=1, routed)           0.688    10.627    connectID/ALURes_EX_MEM_reg[11][3]
    SLICE_X8Y61          LUT6 (Prop_lut6_I5_O)        0.307    10.934 r  connectID/ALURes_EX_MEM[11]_i_3/O
                         net (fo=1, routed)           0.000    10.934    connectEX/ALURes_EX_MEM_reg[11]
    SLICE_X8Y61          MUXF7 (Prop_muxf7_I1_O)      0.214    11.148 r  connectEX/ALURes_EX_MEM_reg[11]_i_1/O
                         net (fo=3, routed)           1.352    12.500    connectMEM/cat_OBUF[6]_inst_i_31
    SLICE_X5Y64          LUT6 (Prop_lut6_I2_O)        0.297    12.797 r  connectMEM/cat_OBUF[6]_inst_i_76/O
                         net (fo=1, routed)           0.000    12.797    connectID/cat_OBUF[6]_inst_i_9_0
    SLICE_X5Y64          MUXF7 (Prop_muxf7_I1_O)      0.245    13.042 r  connectID/cat_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.000    13.042    connectID/output[11]
    SLICE_X5Y64          MUXF8 (Prop_muxf8_I0_O)      0.104    13.146 r  connectID/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.811    13.956    connectID/cat_OBUF[6]_inst_i_9_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I3_O)        0.316    14.272 r  connectID/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.206    15.479    connectID/sel0[3]
    SLICE_X0Y68          LUT6 (Prop_lut6_I0_O)        0.124    15.603 r  connectID/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.127    17.729    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    21.285 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.285    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 connectID/reg_file_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.710ns  (logic 8.594ns (54.703%)  route 7.116ns (45.297%))
  Logic Levels:           11  (CARRY4=2 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.688     5.290    connectID/clk_IBUF_BUFG
    RAMB18_X0Y22         RAMB18E1                                     r  connectID/reg_file_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.744 r  connectID/reg_file_reg_2/DOADO[5]
                         net (fo=7, routed)           1.222     8.966    connectID/RD2_ID_EX[5]
    SLICE_X6Y60          LUT4 (Prop_lut4_I1_O)        0.124     9.090 r  connectID/minusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.090    connectEX/ALURes_EX_MEM_reg[4]_0[1]
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.623 r  connectEX/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.623    connectEX/minusOp_carry__0_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.938 r  connectEX/minusOp_carry__1/O[3]
                         net (fo=1, routed)           0.688    10.627    connectID/ALURes_EX_MEM_reg[11][3]
    SLICE_X8Y61          LUT6 (Prop_lut6_I5_O)        0.307    10.934 r  connectID/ALURes_EX_MEM[11]_i_3/O
                         net (fo=1, routed)           0.000    10.934    connectEX/ALURes_EX_MEM_reg[11]
    SLICE_X8Y61          MUXF7 (Prop_muxf7_I1_O)      0.214    11.148 r  connectEX/ALURes_EX_MEM_reg[11]_i_1/O
                         net (fo=3, routed)           1.352    12.500    connectMEM/cat_OBUF[6]_inst_i_31
    SLICE_X5Y64          LUT6 (Prop_lut6_I2_O)        0.297    12.797 r  connectMEM/cat_OBUF[6]_inst_i_76/O
                         net (fo=1, routed)           0.000    12.797    connectID/cat_OBUF[6]_inst_i_9_0
    SLICE_X5Y64          MUXF7 (Prop_muxf7_I1_O)      0.245    13.042 r  connectID/cat_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.000    13.042    connectID/output[11]
    SLICE_X5Y64          MUXF8 (Prop_muxf8_I0_O)      0.104    13.146 r  connectID/cat_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.811    13.956    connectID/cat_OBUF[6]_inst_i_9_n_0
    SLICE_X4Y66          LUT6 (Prop_lut6_I3_O)        0.316    14.272 r  connectID/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.171    15.443    connectID/sel0[3]
    SLICE_X0Y68          LUT6 (Prop_lut6_I0_O)        0.124    15.567 r  connectID/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.872    17.439    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    21.000 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    21.000    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 connectID/reg_file_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.660ns  (logic 8.919ns (56.950%)  route 6.742ns (43.050%))
  Logic Levels:           14  (CARRY4=5 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.688     5.290    connectID/clk_IBUF_BUFG
    RAMB18_X0Y22         RAMB18E1                                     r  connectID/reg_file_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.744 r  connectID/reg_file_reg_2/DOADO[5]
                         net (fo=7, routed)           1.222     8.966    connectID/RD2_ID_EX[5]
    SLICE_X6Y60          LUT4 (Prop_lut4_I1_O)        0.124     9.090 r  connectID/minusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.090    connectEX/ALURes_EX_MEM_reg[4]_0[1]
    SLICE_X6Y60          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.623 r  connectEX/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.623    connectEX/minusOp_carry__0_n_0
    SLICE_X6Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.740 r  connectEX/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.740    connectEX/minusOp_carry__1_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.857 r  connectEX/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.857    connectEX/minusOp_carry__2_n_0
    SLICE_X6Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.974 r  connectEX/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.974    connectEX/minusOp_carry__3_n_0
    SLICE_X6Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.297 f  connectEX/minusOp_carry__4/O[1]
                         net (fo=1, routed)           0.702    10.999    connectID/ALURes_EX_MEM_reg[23][1]
    SLICE_X9Y67          LUT6 (Prop_lut6_I5_O)        0.306    11.305 f  connectID/ALURes_EX_MEM[21]_i_3/O
                         net (fo=1, routed)           0.000    11.305    connectEX/ALURes_EX_MEM_reg[21]
    SLICE_X9Y67          MUXF7 (Prop_muxf7_I1_O)      0.245    11.550 f  connectEX/ALURes_EX_MEM_reg[21]_i_1/O
                         net (fo=3, routed)           0.877    12.427    connectMEM/cat_OBUF[6]_inst_i_62
    SLICE_X5Y67          LUT6 (Prop_lut6_I2_O)        0.298    12.725 f  connectMEM/cat_OBUF[6]_inst_i_113/O
                         net (fo=1, routed)           0.000    12.725    connectID/cat_OBUF[6]_inst_i_24_0
    SLICE_X5Y67          MUXF7 (Prop_muxf7_I1_O)      0.217    12.942 f  connectID/cat_OBUF[6]_inst_i_62/O
                         net (fo=1, routed)           0.000    12.942    connectID/output[21]
    SLICE_X5Y67          MUXF8 (Prop_muxf8_I1_O)      0.094    13.036 f  connectID/cat_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.811    13.847    connectID/cat_OBUF[6]_inst_i_24_n_0
    SLICE_X3Y67          LUT6 (Prop_lut6_I1_O)        0.316    14.163 f  connectID/cat_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.462    15.625    connectID/sel0[1]
    SLICE_X0Y73          LUT6 (Prop_lut6_I1_O)        0.124    15.749 r  connectID/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.668    17.417    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    20.950 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    20.950    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 connectSSD/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.395ns  (logic 4.098ns (35.958%)  route 7.298ns (64.042%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.723     5.326    connectSSD/clk_IBUF_BUFG
    SLICE_X4Y58          FDRE                                         r  connectSSD/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  connectSSD/cnt_reg[14]/Q
                         net (fo=23, routed)          1.978     7.759    connectSSD/sel[0]
    SLICE_X3Y69          LUT3 (Prop_lut3_I2_O)        0.124     7.883 r  connectSSD/an_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.320    13.204    an_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    16.721 r  an_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.721    an[6]
    K2                                                                r  an[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 connectSSD/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.056ns  (logic 4.346ns (43.212%)  route 5.711ns (56.788%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.723     5.326    connectSSD/clk_IBUF_BUFG
    SLICE_X4Y58          FDRE                                         r  connectSSD/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  connectSSD/cnt_reg[14]/Q
                         net (fo=23, routed)          2.869     8.651    connectSSD/sel[0]
    SLICE_X0Y71          LUT3 (Prop_lut3_I2_O)        0.152     8.803 r  connectSSD/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.842    11.645    an_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.738    15.382 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.382    an[1]
    J18                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 connectSSD/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.787ns  (logic 4.360ns (44.549%)  route 5.427ns (55.451%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.723     5.326    connectSSD/clk_IBUF_BUFG
    SLICE_X4Y58          FDRE                                         r  connectSSD/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  connectSSD/cnt_reg[14]/Q
                         net (fo=23, routed)          2.316     8.098    connectSSD/sel[0]
    SLICE_X0Y69          LUT3 (Prop_lut3_I1_O)        0.150     8.248 r  connectSSD/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.111    11.359    an_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.754    15.113 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.113    an[3]
    J14                                                               r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Instruction_IF_ID_reg[28]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.764ns  (logic 1.396ns (79.133%)  route 0.368ns (20.867%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  Instruction_IF_ID_reg[28]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  Instruction_IF_ID_reg[28]_lopt_replica/Q
                         net (fo=1, routed)           0.368     2.024    Instruction_IF_ID_reg[28]_lopt_replica_1
    T15                  OBUF (Prop_obuf_I_O)         1.255     3.279 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.279    led[9]
    T15                                                               r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instruction_IF_ID_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.064ns  (logic 1.434ns (69.477%)  route 0.630ns (30.523%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.598     1.517    clk_IBUF_BUFG
    SLICE_X3Y67          FDRE                                         r  Instruction_IF_ID_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  Instruction_IF_ID_reg[31]/Q
                         net (fo=35, routed)          0.242     1.900    Instr[5]
    SLICE_X2Y69          LUT2 (Prop_lut2_I1_O)        0.045     1.945 r  led_OBUF[8]_inst_i_1/O
                         net (fo=3, routed)           0.388     2.333    led_OBUF[5]
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.582 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.582    led[8]
    V16                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instruction_IF_ID_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.081ns  (logic 1.441ns (69.252%)  route 0.640ns (30.748%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X2Y69          FDRE                                         r  Instruction_IF_ID_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  Instruction_IF_ID_reg[26]/Q
                         net (fo=2, routed)           0.234     1.914    Instr[0]
    SLICE_X2Y69          LUT5 (Prop_lut5_I2_O)        0.045     1.959 r  led_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           0.406     2.364    led_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.596 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.596    led[11]
    T16                                                               r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instruction_IF_ID_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.163ns  (logic 1.442ns (66.665%)  route 0.721ns (33.335%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.598     1.517    clk_IBUF_BUFG
    SLICE_X3Y67          FDRE                                         r  Instruction_IF_ID_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  Instruction_IF_ID_reg[31]/Q
                         net (fo=35, routed)          0.325     1.983    Instr[5]
    SLICE_X3Y69          LUT3 (Prop_lut3_I1_O)        0.045     2.028 r  led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.396     2.424    led_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.680 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.680    led[6]
    U17                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instruction_IF_ID_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.188ns  (logic 1.438ns (65.746%)  route 0.749ns (34.254%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.598     1.517    clk_IBUF_BUFG
    SLICE_X3Y67          FDRE                                         r  Instruction_IF_ID_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  Instruction_IF_ID_reg[31]/Q
                         net (fo=35, routed)          0.242     1.900    Instr[5]
    SLICE_X2Y69          LUT2 (Prop_lut2_I1_O)        0.045     1.945 r  led_OBUF[8]_inst_i_1/O
                         net (fo=3, routed)           0.507     2.453    led_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.705 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.705    led[5]
    V17                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instruction_IF_ID_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.270ns  (logic 1.437ns (63.308%)  route 0.833ns (36.692%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.598     1.517    clk_IBUF_BUFG
    SLICE_X3Y67          FDRE                                         r  Instruction_IF_ID_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y67          FDRE (Prop_fdre_C_Q)         0.141     1.658 f  Instruction_IF_ID_reg[31]/Q
                         net (fo=35, routed)          0.226     1.884    connectIFetch/Q_reg[2]_0[8]
    SLICE_X2Y69          LUT2 (Prop_lut2_I1_O)        0.045     1.929 r  connectIFetch/led_OBUF[3]_inst_i_1/O
                         net (fo=5, routed)           0.607     2.536    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.787 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.787    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 connectSSD/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.272ns  (logic 1.465ns (64.498%)  route 0.807ns (35.502%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.602     1.521    connectSSD/clk_IBUF_BUFG
    SLICE_X4Y59          FDRE                                         r  connectSSD/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  connectSSD/cnt_reg[16]/Q
                         net (fo=19, routed)          0.218     1.880    connectID/sel[2]
    SLICE_X3Y65          LUT6 (Prop_lut6_I2_O)        0.045     1.925 r  connectID/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.270     2.195    connectID/sel0[2]
    SLICE_X0Y73          LUT6 (Prop_lut6_I2_O)        0.045     2.240 r  connectID/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.319     2.559    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.793 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.793    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instruction_IF_ID_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.284ns  (logic 1.513ns (66.262%)  route 0.771ns (33.738%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X3Y69          FDRE                                         r  Instruction_IF_ID_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  Instruction_IF_ID_reg[28]/Q
                         net (fo=7, routed)           0.151     1.808    led_OBUF[9]
    SLICE_X2Y69          LUT2 (Prop_lut2_I0_O)        0.047     1.855 r  led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.619     2.474    led_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.325     3.799 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.799    led[4]
    R18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instruction_IF_ID_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.336ns  (logic 1.442ns (61.734%)  route 0.894ns (38.266%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X3Y69          FDRE                                         r  Instruction_IF_ID_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.141     1.656 f  Instruction_IF_ID_reg[28]/Q
                         net (fo=7, routed)           0.151     1.808    led_OBUF[9]
    SLICE_X2Y69          LUT3 (Prop_lut3_I0_O)        0.045     1.853 r  led_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.742     2.595    led_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.851 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.851    led[7]
    U16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 connectSSD/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.341ns  (logic 1.447ns (61.831%)  route 0.893ns (38.169%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.602     1.521    connectSSD/clk_IBUF_BUFG
    SLICE_X4Y59          FDRE                                         r  connectSSD/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  connectSSD/cnt_reg[16]/Q
                         net (fo=19, routed)          0.474     2.136    connectID/sel[2]
    SLICE_X0Y68          LUT6 (Prop_lut6_I3_O)        0.045     2.181 r  connectID/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.419     2.601    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.862 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.862    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            connectMPG2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.851ns  (logic 1.486ns (52.106%)  route 1.366ns (47.894%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           1.366     2.851    connectMPG2/btn_IBUF[0]
    SLICE_X0Y75          FDRE                                         r  connectMPG2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.588     5.011    connectMPG2/clk_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  connectMPG2/Q1_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            connectMPG1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.582ns  (logic 1.477ns (57.188%)  route 1.105ns (42.812%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.105     2.582    connectMPG1/btn_IBUF[0]
    SLICE_X0Y75          FDRE                                         r  connectMPG1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.588     5.011    connectMPG1/clk_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  connectMPG1/Q1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            connectMPG1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.684ns  (logic 0.244ns (35.746%)  route 0.439ns (64.254%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.439     0.684    connectMPG1/btn_IBUF[0]
    SLICE_X0Y75          FDRE                                         r  connectMPG1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.861     2.026    connectMPG1/clk_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  connectMPG1/Q1_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            connectMPG2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.809ns  (logic 0.254ns (31.334%)  route 0.556ns (68.666%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           0.556     0.809    connectMPG2/btn_IBUF[0]
    SLICE_X0Y75          FDRE                                         r  connectMPG2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=386, routed)         0.861     2.026    connectMPG2/clk_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  connectMPG2/Q1_reg/C





