<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>www.kampis-elektroecke.de</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>System_AXIS_I2S_Receiver_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>ARESETn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ARESETn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.ARESETN.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ACLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ACLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:description>ARESETn</spirit:description>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_RESET">ARESETn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_BUSIF">AXIS_TXD</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ACLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ACLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ACLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.ACLK.CLK_DOMAIN">System_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.ACLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>Audio_nReset</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>nReset</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AUDIO_NRESET.POLARITY">ACTIVE_LOW</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.AUDIO_NRESET.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>Audio_MCLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>MCLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AUDIO_MCLK.ASSOCIATED_RESET">nReset</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AUDIO_MCLK.ASSOCIATED_BUSIF">I2S</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AUDIO_MCLK.FREQ_HZ">12288013</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AUDIO_MCLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AUDIO_MCLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AUDIO_MCLK.CLK_DOMAIN">System_MCLK_0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.AUDIO_MCLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>AXIS_TXD</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>TDATA_TXD</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>TVALID_TXD</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>TREADY_TXD</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>TLAST_TXD</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_TXD.TDATA_NUM_BYTES">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_TXD.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_TXD.TID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_TXD.TUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_TXD.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_TXD.HAS_TSTRB">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_TXD.HAS_TKEEP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_TXD.HAS_TLAST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_TXD.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_TXD.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_TXD.CLK_DOMAIN">System_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_TXD.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.AXIS_TXD.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>I2S</spirit:name>
      <spirit:busType spirit:vendor="www.kampis-elektroecke.de" spirit:library="Kampis-Elektroecke" spirit:name="I2S" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="www.kampis-elektroecke.de" spirit:library="Kampis-Elektroecke" spirit:name="I2S_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SCLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SCLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>LRCLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>LRCLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>SD</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>SD</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>AXIS_I2S</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jul 22 18:40:44 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:36ba6f84</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:36ba6f84</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>System_AXIS_I2S_Receiver_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jul 22 18:40:44 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:36ba6f84</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>AXIS_I2S</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jul 22 18:40:44 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:a122f0c2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>System_AXIS_I2S_Receiver_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jul 22 18:40:44 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:a122f0c2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Thu Jul 22 18:42:18 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:36ba6f84</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>MCLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>nReset</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>LRCLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SCLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SD</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ACLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ARESETn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>TDATA_TXD</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((2 * spirit:decode(id(&apos;MODELPARAM_VALUE.WIDTH&apos;))) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>TREADY_TXD</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>TVALID_TXD</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>TLAST_TXD</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="INTEGER">
        <spirit:name>RATIO</spirit:name>
        <spirit:displayName>Ratio</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.RATIO">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>WIDTH</spirit:name>
        <spirit:displayName>Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.WIDTH">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>PACKET</spirit:name>
        <spirit:displayName>Packet</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.PACKET">128</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/36b9/src/I2S_Receiver.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/36b9/src/AXIS_I2S_Receiver.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/System_AXIS_I2S_Receiver_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/36b9/src/I2S_Receiver.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/36b9/src/AXIS_I2S_Receiver.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/System_AXIS_I2S_Receiver_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>System_AXIS_I2S_Receiver_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>System_AXIS_I2S_Receiver_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>System_AXIS_I2S_Receiver_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>System_AXIS_I2S_Receiver_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>System_AXIS_I2S_Receiver_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>AXI-Stream I2S receiver.</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>RATIO</spirit:name>
      <spirit:displayName>MCLK / SCLK ratio</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.RATIO">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>WIDTH</spirit:name>
      <spirit:displayName>Data width per channel</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.WIDTH">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">System_AXIS_I2S_Receiver_0_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>PACKET</spirit:name>
      <spirit:displayName>Packet</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.PACKET">128</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>AXIS I2S Receiver</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>10</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@484853c5_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71ed0178_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5777c82a_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cc4c608_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@687a4e83_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6729fda1_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17a29b86_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f69c667_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14a03360_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@335e8df_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8a58fd6_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bc84a1b_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b3ff442_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d3d5457_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@239a90bd_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6926541b_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@102c1fc7_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2da5080_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a40e524_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13112d47_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@211d75c3_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f9cf5b0_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@275d0e44_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3348e554_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69333ef4_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f014501_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f001d59_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57f0031a_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62ffe219_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@409f32a8_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@627bf121_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55e3aea0_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e7adce_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27b2554a_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@264dbd5d_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6247daa0_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3473bede_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34d6342a_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@633a1088_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a2e69ba_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17f0d8ae_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3870dbac_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3642b13a_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5833453c_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36ca6332_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42a9d620_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67724e52_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3be7e7b3_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@178de1cf_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a884340_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@246c87c3_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@250f9728_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32f81f0e_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@393c4e34_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38536304_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@630466ea_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4be8361f_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12421589_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a5d9cc0_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70e7ad3c_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18e11ac_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68658756_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5376bcde_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20991649_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39c93c8f_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@260d2b1e_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b97eb6b_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cd7125e_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b9d62f6_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c3e8339_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@468782fe_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3effd932_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39ee6be1_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15cf551a_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@528ac6e2_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c1d1e8c_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b0f2727_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52b5edd1_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fee5efb_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e63ded5_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2611364f_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63a698b4_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72c6dfd3_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74047ae6_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e94df1d_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61ce625c_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bd00793_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@89f808f_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52749ea5_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@618306d0_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c2205ae_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b6a82f8_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2539b7c1_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20af7aa6_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56ac7559_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42c5298_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4451b1c8_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d089fde_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1050caaf_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e6cafc_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4706b98_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9cc025b_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a27445c_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fad47df_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55fadfa1_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40550747_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b764ca8_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@579fc8f_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c78c06a_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2eb5c065_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fb2ab95_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6afbefbc_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b4c8be3_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e878172_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f765fe4_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31b81cd5_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f68a42e_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7236f5e6_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fe747b_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11d2f5bf_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cbeea5a_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f59c5b1_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@110e15c0_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d6670c8_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78dffe4a_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37fc8c44_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@418fd588_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34399260_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f60600_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13a3a195_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3635bf0_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b719f49_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ad3e709_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@705724bd_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5df6a9f2_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48611bcd_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bbe053e_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e2df407_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6101946c_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3db3d0be_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@625b3251_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77d4d2bb_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d6e1b34_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39ed1015_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@257d5cb4_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18c12117_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19fcd9ec_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a6fc786_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22f857e7_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b693d2f_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cb1a9f3_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b5dfca0_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d4b215b_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5292c8df_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40c57019_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71c2819f_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ead41b2_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20a368ab_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12fe6df7_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8fb78e6_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5af450a0_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ad44e4c_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62a6909e_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d7c1a6b_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71f5fbd_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ae96338_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d914bdb_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b4e44bf_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b46bd3a_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48452ec_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57b9ad2f_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16b381b2_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22604c26_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ade0279_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a71cab3_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45686c71_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bc9959d_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2354c96f_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@249b384b_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@656ef196_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43f19a8b_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36ff4eb7_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1104ca01_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@225bbf06_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14e6af1_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f63c7e1_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7895aa6_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4989cc22_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d8a707a_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@512f8f97_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43a54704_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49845f6d_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65e55b2f_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55543bfb_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58503d3b_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bdc9181_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@445ffcfa_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47cf9c16_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62d5fdd6_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@387ce14d_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f8f5a_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34176483_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6395a945_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63f5c1bc_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@395aae02_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@582f9bf2_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71a0dab9_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a0ad582_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24ff313e_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24a3c840_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@415283bb_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5de0eb8c_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aacd505_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a698a6f_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32327182_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@215d6eb7_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@421bb28d_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76fb59ad_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eb2d7c5_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e319688_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a6a3971_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59b50f1d_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33e242ff_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75777362_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7401be5b_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@100ba8f0_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73d000ff_ARCHIVE_LOCATION">h:/NextCloud/Git/ZYBO/projects/DigitalAudio/ip_repo/I2S_Receiver</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_RESET" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ACLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ACLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ACLK.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ACLK.PHASE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ARESETN.POLARITY" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AUDIO_MCLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AUDIO_MCLK.ASSOCIATED_RESET" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AUDIO_MCLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AUDIO_MCLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AUDIO_MCLK.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AUDIO_MCLK.PHASE" xilinx:valueSource="user_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AUDIO_NRESET.POLARITY" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_TXD.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_TXD.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_TXD.HAS_TKEEP" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_TXD.HAS_TLAST" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_TXD.HAS_TREADY" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_TXD.HAS_TSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_TXD.LAYERED_METADATA" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_TXD.PHASE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_TXD.TDATA_NUM_BYTES" xilinx:valueSource="auto" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_TXD.TDEST_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_TXD.TID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_TXD.TUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd_and_user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="45a7c55e"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="0d11e7c6"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="4c28c0b7"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="627e21ad"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="30fb729d"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
