
// Generated by Cadence Genus(TM) Synthesis Solution 23.12-s086_1
// Generated on: Dec 17 2024 14:05:10 -03 (Dec 17 2024 17:05:10 UTC)

// Verification Directory fv/NanoCPU 

module RC_CG_MOD_111(enable, ck_in, ck_out, test);
  input enable, ck_in, test;
  output ck_out;
  wire enable, ck_in, test;
  wire ck_out;
  TLATNTSCAX2LVT RC_CGIC_INST(.E (enable), .CK (ck_in), .SE (test), .ECK (ck_out));
endmodule

module Reg16bit_113(ck, rst, we, D, Q);
  input ck, rst, we;
  input [15:0] D;
  output [15:0] Q;
  wire ck, rst, we;
  wire [15:0] D;
  wire [15:0] Q;
  wire n_0, rc_gclk;
  assign Q[2] = 1'b0;
  assign Q[3] = 1'b0;
  RC_CG_MOD_111 RC_CG_HIER_INST0(.enable (we), .ck_in (ck), .ck_out (rc_gclk), .test (1'b0));
  DFFRHQX1LVT \Q_reg[4] (.RN (n_0), .CK (rc_gclk), .D (D[4]), .Q (Q[4]));
  DFFRHQX1LVT \Q_reg[10] (.RN (n_0), .CK (rc_gclk), .D (D[10]), .Q (Q[10]));
  DFFRHQX1LVT \Q_reg[9] (.RN (n_0), .CK (rc_gclk), .D (D[9]), .Q (Q[9]));
  DFFRHQX1LVT \Q_reg[8] (.RN (n_0), .CK (rc_gclk), .D (D[8]), .Q (Q[8]));
  DFFRHQX1LVT \Q_reg[7] (.RN (n_0), .CK (rc_gclk), .D (D[7]), .Q (Q[7]));
  DFFRHQX1LVT \Q_reg[6] (.RN (n_0), .CK (rc_gclk), .D (D[6]), .Q (Q[6]));
  DFFRHQX1LVT \Q_reg[11] (.RN (n_0), .CK (rc_gclk), .D (D[11]), .Q (Q[11]));
  DFFRHQX1LVT \Q_reg[13] (.RN (n_0), .CK (rc_gclk), .D (D[13]), .Q (Q[13]));
  DFFRHQX1LVT \Q_reg[0] (.RN (n_0), .CK (rc_gclk), .D (D[0]), .Q (Q[0]));
  DFFRHQX1LVT \Q_reg[15] (.RN (n_0), .CK (rc_gclk), .D (D[15]), .Q (Q[15]));
  DFFRHQX1LVT \Q_reg[12] (.RN (n_0), .CK (rc_gclk), .D (D[12]), .Q (Q[12]));
  DFFRHQX1LVT \Q_reg[14] (.RN (n_0), .CK (rc_gclk), .D (D[14]), .Q (Q[14]));
  DFFRHQX1LVT \Q_reg[1] (.RN (n_0), .CK (rc_gclk), .D (D[1]), .Q (Q[1]));
  DFFRHQX1LVT \Q_reg[5] (.RN (n_0), .CK (rc_gclk), .D (D[5]), .Q (Q[5]));
  INVXLLVT g33(.A (rst), .Y (n_0));
endmodule

module RC_CG_MOD(enable, ck_in, ck_out, test);
  input enable, ck_in, test;
  output ck_out;
  wire enable, ck_in, test;
  wire ck_out;
  TLATNTSCAX2LVT RC_CGIC_INST(.E (enable), .CK (ck_in), .SE (test), .ECK (ck_out));
endmodule

module Reg16bit_112(ck, rst, we, D, Q);
  input ck, rst, we;
  input [15:0] D;
  output [15:0] Q;
  wire ck, rst, we;
  wire [15:0] D;
  wire [15:0] Q;
  wire n_0, rc_gclk;
  assign Q[8] = 1'b0;
  assign Q[9] = 1'b0;
  assign Q[10] = 1'b0;
  assign Q[11] = 1'b0;
  assign Q[12] = 1'b0;
  assign Q[13] = 1'b0;
  assign Q[14] = 1'b0;
  assign Q[15] = 1'b0;
  RC_CG_MOD RC_CG_HIER_INST0(.enable (we), .ck_in (ck), .ck_out (rc_gclk), .test (1'b0));
  DFFRHQX1LVT \Q_reg[1] (.RN (n_0), .CK (rc_gclk), .D (D[1]), .Q (Q[1]));
  DFFRHQX1LVT \Q_reg[7] (.RN (n_0), .CK (rc_gclk), .D (D[7]), .Q (Q[7]));
  DFFRHQX1LVT \Q_reg[0] (.RN (n_0), .CK (rc_gclk), .D (D[0]), .Q (Q[0]));
  DFFRHQX1LVT \Q_reg[2] (.RN (n_0), .CK (rc_gclk), .D (D[2]), .Q (Q[2]));
  DFFRHQX1LVT \Q_reg[5] (.RN (n_0), .CK (rc_gclk), .D (D[5]), .Q (Q[5]));
  DFFRHQX1LVT \Q_reg[4] (.RN (n_0), .CK (rc_gclk), .D (D[4]), .Q (Q[4]));
  DFFRHQX1LVT \Q_reg[3] (.RN (n_0), .CK (rc_gclk), .D (D[3]), .Q (Q[3]));
  DFFRHQX1LVT \Q_reg[6] (.RN (n_0), .CK (rc_gclk), .D (D[6]), .Q (Q[6]));
  INVXLLVT g27(.A (rst), .Y (n_0));
endmodule

module RC_CG_MOD_107(enable, ck_in, ck_out, test);
  input enable, ck_in, test;
  output ck_out;
  wire enable, ck_in, test;
  wire ck_out;
  TLATNTSCAX2LVT RC_CGIC_INST(.E (enable), .CK (ck_in), .SE (test), .ECK (ck_out));
endmodule

module Reg16bit(ck, rst, we, D, Q);
  input ck, rst, we;
  input [15:0] D;
  output [15:0] Q;
  wire ck, rst, we;
  wire [15:0] D;
  wire [15:0] Q;
  wire n_0, rc_gclk;
  RC_CG_MOD_107 RC_CG_HIER_INST0(.enable (we), .ck_in (ck), .ck_out (rc_gclk), .test (1'b0));
  INVXLLVT g19(.A (rst), .Y (n_0));
  DFFRHQX1LVT \Q_reg[4] (.RN (n_0), .CK (rc_gclk), .D (D[4]), .Q (Q[4]));
  DFFRHQX1LVT \Q_reg[1] (.RN (n_0), .CK (rc_gclk), .D (D[1]), .Q (Q[1]));
  DFFRHQX1LVT \Q_reg[2] (.RN (n_0), .CK (rc_gclk), .D (D[2]), .Q (Q[2]));
  DFFRHQX1LVT \Q_reg[3] (.RN (n_0), .CK (rc_gclk), .D (D[3]), .Q (Q[3]));
  DFFRHQX1LVT \Q_reg[0] (.RN (n_0), .CK (rc_gclk), .D (D[0]), .Q (Q[0]));
  DFFRHQX1LVT \Q_reg[11] (.RN (n_0), .CK (rc_gclk), .D (D[11]), .Q (Q[11]));
  DFFRHQX1LVT \Q_reg[5] (.RN (n_0), .CK (rc_gclk), .D (D[5]), .Q (Q[5]));
  DFFRHQX1LVT \Q_reg[6] (.RN (n_0), .CK (rc_gclk), .D (D[6]), .Q (Q[6]));
  DFFRHQX1LVT \Q_reg[12] (.RN (n_0), .CK (rc_gclk), .D (D[12]), .Q (Q[12]));
  DFFRHQX1LVT \Q_reg[8] (.RN (n_0), .CK (rc_gclk), .D (D[8]), .Q (Q[8]));
  DFFRHQX1LVT \Q_reg[9] (.RN (n_0), .CK (rc_gclk), .D (D[9]), .Q (Q[9]));
  DFFRHQX1LVT \Q_reg[10] (.RN (n_0), .CK (rc_gclk), .D (D[10]), .Q (Q[10]));
  DFFRHQX1LVT \Q_reg[7] (.RN (n_0), .CK (rc_gclk), .D (D[7]), .Q (Q[7]));
  DFFRHQX1LVT \Q_reg[13] (.RN (n_0), .CK (rc_gclk), .D (D[13]), .Q (Q[13]));
  DFFRHQX1LVT \Q_reg[14] (.RN (n_0), .CK (rc_gclk), .D (D[14]), .Q (Q[14]));
  DFFRHQX1LVT \Q_reg[15] (.RN (n_0), .CK (rc_gclk), .D (D[15]), .Q (Q[15]));
endmodule

module RC_CG_MOD_108(enable, ck_in, ck_out, test);
  input enable, ck_in, test;
  output ck_out;
  wire enable, ck_in, test;
  wire ck_out;
  TLATNTSCAX2LVT RC_CGIC_INST(.E (enable), .CK (ck_in), .SE (test), .ECK (ck_out));
endmodule

module Reg16bit_116(ck, rst, we, D, Q);
  input ck, rst, we;
  input [15:0] D;
  output [15:0] Q;
  wire ck, rst, we;
  wire [15:0] D;
  wire [15:0] Q;
  wire n_0, rc_gclk;
  RC_CG_MOD_108 RC_CG_HIER_INST0(.enable (we), .ck_in (ck), .ck_out (rc_gclk), .test (1'b0));
  INVXLLVT g19(.A (rst), .Y (n_0));
  DFFRHQX1LVT \Q_reg[4] (.RN (n_0), .CK (rc_gclk), .D (D[4]), .Q (Q[4]));
  DFFRHQX1LVT \Q_reg[1] (.RN (n_0), .CK (rc_gclk), .D (D[1]), .Q (Q[1]));
  DFFRHQX1LVT \Q_reg[2] (.RN (n_0), .CK (rc_gclk), .D (D[2]), .Q (Q[2]));
  DFFRHQX1LVT \Q_reg[3] (.RN (n_0), .CK (rc_gclk), .D (D[3]), .Q (Q[3]));
  DFFRHQX1LVT \Q_reg[0] (.RN (n_0), .CK (rc_gclk), .D (D[0]), .Q (Q[0]));
  DFFRHQX1LVT \Q_reg[11] (.RN (n_0), .CK (rc_gclk), .D (D[11]), .Q (Q[11]));
  DFFRHQX1LVT \Q_reg[5] (.RN (n_0), .CK (rc_gclk), .D (D[5]), .Q (Q[5]));
  DFFRHQX1LVT \Q_reg[6] (.RN (n_0), .CK (rc_gclk), .D (D[6]), .Q (Q[6]));
  DFFRHQX1LVT \Q_reg[12] (.RN (n_0), .CK (rc_gclk), .D (D[12]), .Q (Q[12]));
  DFFRHQX1LVT \Q_reg[8] (.RN (n_0), .CK (rc_gclk), .D (D[8]), .Q (Q[8]));
  DFFRHQX1LVT \Q_reg[9] (.RN (n_0), .CK (rc_gclk), .D (D[9]), .Q (Q[9]));
  DFFRHQX1LVT \Q_reg[10] (.RN (n_0), .CK (rc_gclk), .D (D[10]), .Q (Q[10]));
  DFFRHQX1LVT \Q_reg[7] (.RN (n_0), .CK (rc_gclk), .D (D[7]), .Q (Q[7]));
  DFFRHQX1LVT \Q_reg[13] (.RN (n_0), .CK (rc_gclk), .D (D[13]), .Q (Q[13]));
  DFFRHQX1LVT \Q_reg[14] (.RN (n_0), .CK (rc_gclk), .D (D[14]), .Q (Q[14]));
  DFFRHQX1LVT \Q_reg[15] (.RN (n_0), .CK (rc_gclk), .D (D[15]), .Q (Q[15]));
endmodule

module RC_CG_MOD_109(enable, ck_in, ck_out, test);
  input enable, ck_in, test;
  output ck_out;
  wire enable, ck_in, test;
  wire ck_out;
  TLATNTSCAX2LVT RC_CGIC_INST(.E (enable), .CK (ck_in), .SE (test), .ECK (ck_out));
endmodule

module Reg16bit_115(ck, rst, we, D, Q);
  input ck, rst, we;
  input [15:0] D;
  output [15:0] Q;
  wire ck, rst, we;
  wire [15:0] D;
  wire [15:0] Q;
  wire n_0, rc_gclk;
  RC_CG_MOD_109 RC_CG_HIER_INST0(.enable (we), .ck_in (ck), .ck_out (rc_gclk), .test (1'b0));
  INVXLLVT g19(.A (rst), .Y (n_0));
  DFFRHQX1LVT \Q_reg[4] (.RN (n_0), .CK (rc_gclk), .D (D[4]), .Q (Q[4]));
  DFFRHQX1LVT \Q_reg[1] (.RN (n_0), .CK (rc_gclk), .D (D[1]), .Q (Q[1]));
  DFFRHQX1LVT \Q_reg[2] (.RN (n_0), .CK (rc_gclk), .D (D[2]), .Q (Q[2]));
  DFFRHQX1LVT \Q_reg[3] (.RN (n_0), .CK (rc_gclk), .D (D[3]), .Q (Q[3]));
  DFFRHQX1LVT \Q_reg[0] (.RN (n_0), .CK (rc_gclk), .D (D[0]), .Q (Q[0]));
  DFFRHQX1LVT \Q_reg[11] (.RN (n_0), .CK (rc_gclk), .D (D[11]), .Q (Q[11]));
  DFFRHQX1LVT \Q_reg[5] (.RN (n_0), .CK (rc_gclk), .D (D[5]), .Q (Q[5]));
  DFFRHQX1LVT \Q_reg[6] (.RN (n_0), .CK (rc_gclk), .D (D[6]), .Q (Q[6]));
  DFFRHQX1LVT \Q_reg[12] (.RN (n_0), .CK (rc_gclk), .D (D[12]), .Q (Q[12]));
  DFFRHQX1LVT \Q_reg[8] (.RN (n_0), .CK (rc_gclk), .D (D[8]), .Q (Q[8]));
  DFFRHQX1LVT \Q_reg[9] (.RN (n_0), .CK (rc_gclk), .D (D[9]), .Q (Q[9]));
  DFFRHQX1LVT \Q_reg[10] (.RN (n_0), .CK (rc_gclk), .D (D[10]), .Q (Q[10]));
  DFFRHQX1LVT \Q_reg[7] (.RN (n_0), .CK (rc_gclk), .D (D[7]), .Q (Q[7]));
  DFFRHQX1LVT \Q_reg[13] (.RN (n_0), .CK (rc_gclk), .D (D[13]), .Q (Q[13]));
  DFFRHQX1LVT \Q_reg[14] (.RN (n_0), .CK (rc_gclk), .D (D[14]), .Q (Q[14]));
  DFFRHQX1LVT \Q_reg[15] (.RN (n_0), .CK (rc_gclk), .D (D[15]), .Q (Q[15]));
endmodule

module RC_CG_MOD_110(enable, ck_in, ck_out, test);
  input enable, ck_in, test;
  output ck_out;
  wire enable, ck_in, test;
  wire ck_out;
  TLATNTSCAX2LVT RC_CGIC_INST(.E (enable), .CK (ck_in), .SE (test), .ECK (ck_out));
endmodule

module Reg16bit_114(ck, rst, we, D, Q);
  input ck, rst, we;
  input [15:0] D;
  output [15:0] Q;
  wire ck, rst, we;
  wire [15:0] D;
  wire [15:0] Q;
  wire n_0, rc_gclk;
  RC_CG_MOD_110 RC_CG_HIER_INST0(.enable (we), .ck_in (ck), .ck_out (rc_gclk), .test (1'b0));
  INVXLLVT g19(.A (rst), .Y (n_0));
  DFFRHQX1LVT \Q_reg[4] (.RN (n_0), .CK (rc_gclk), .D (D[4]), .Q (Q[4]));
  DFFRHQX1LVT \Q_reg[1] (.RN (n_0), .CK (rc_gclk), .D (D[1]), .Q (Q[1]));
  DFFRHQX1LVT \Q_reg[2] (.RN (n_0), .CK (rc_gclk), .D (D[2]), .Q (Q[2]));
  DFFRHQX1LVT \Q_reg[3] (.RN (n_0), .CK (rc_gclk), .D (D[3]), .Q (Q[3]));
  DFFRHQX1LVT \Q_reg[0] (.RN (n_0), .CK (rc_gclk), .D (D[0]), .Q (Q[0]));
  DFFRHQX1LVT \Q_reg[11] (.RN (n_0), .CK (rc_gclk), .D (D[11]), .Q (Q[11]));
  DFFRHQX1LVT \Q_reg[5] (.RN (n_0), .CK (rc_gclk), .D (D[5]), .Q (Q[5]));
  DFFRHQX1LVT \Q_reg[6] (.RN (n_0), .CK (rc_gclk), .D (D[6]), .Q (Q[6]));
  DFFRHQX1LVT \Q_reg[12] (.RN (n_0), .CK (rc_gclk), .D (D[12]), .Q (Q[12]));
  DFFRHQX1LVT \Q_reg[8] (.RN (n_0), .CK (rc_gclk), .D (D[8]), .Q (Q[8]));
  DFFRHQX1LVT \Q_reg[9] (.RN (n_0), .CK (rc_gclk), .D (D[9]), .Q (Q[9]));
  DFFRHQX1LVT \Q_reg[10] (.RN (n_0), .CK (rc_gclk), .D (D[10]), .Q (Q[10]));
  DFFRHQX1LVT \Q_reg[7] (.RN (n_0), .CK (rc_gclk), .D (D[7]), .Q (Q[7]));
  DFFRHQX1LVT \Q_reg[13] (.RN (n_0), .CK (rc_gclk), .D (D[13]), .Q (Q[13]));
  DFFRHQX1LVT \Q_reg[14] (.RN (n_0), .CK (rc_gclk), .D (D[14]), .Q (Q[14]));
  DFFRHQX1LVT \Q_reg[15] (.RN (n_0), .CK (rc_gclk), .D (D[15]), .Q (Q[15]));
endmodule

module addsub_unsigned_180(A, B, AS, Z);
  input [15:0] A, B;
  input AS;
  output [15:0] Z;
  wire [15:0] A, B;
  wire AS;
  wire [15:0] Z;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_20, n_22, n_24, n_26, n_28;
  wire n_30, n_32, n_34, n_36, n_38, n_40, n_42, n_44;
  wire n_46;
  XNOR2X1LVT g478(.A (n_17), .B (n_46), .Y (Z[15]));
  ADDFX1LVT g479(.A (A[14]), .B (n_10), .CI (n_44), .CO (n_46), .S (Z[14]));
  ADDFX1LVT g480(.A (A[13]), .B (n_5), .CI (n_42), .CO (n_44), .S (Z[13]));
  ADDFX1LVT g481(.A (A[12]), .B (n_12), .CI (n_40), .CO (n_42), .S (Z[12]));
  ADDFX1LVT g482(.A (A[11]), .B (n_11), .CI (n_38), .CO (n_40), .S (Z[11]));
  ADDFX1LVT g483(.A (A[10]), .B (n_13), .CI (n_36), .CO (n_38), .S (Z[10]));
  ADDFX1LVT g484(.A (A[9]), .B (n_2), .CI (n_34), .CO (n_36), .S (Z[9]));
  ADDFX1LVT g485(.A (A[8]), .B (n_14), .CI (n_32), .CO (n_34), .S (Z[8]));
  ADDFX1LVT g486(.A (A[7]), .B (n_9), .CI (n_30), .CO (n_32), .S (Z[7]));
  ADDFX1LVT g487(.A (A[6]), .B (n_4), .CI (n_28), .CO (n_30), .S (Z[6]));
  ADDFX1LVT g488(.A (A[5]), .B (n_7), .CI (n_26), .CO (n_28), .S (Z[5]));
  ADDFX1LVT g489(.A (A[4]), .B (n_3), .CI (n_24), .CO (n_26), .S (Z[4]));
  ADDFX1LVT g490(.A (A[3]), .B (n_6), .CI (n_22), .CO (n_24), .S (Z[3]));
  ADDFX1LVT g491(.A (A[2]), .B (n_1), .CI (n_20), .CO (n_22), .S (Z[2]));
  ADDFX1LVT g492(.A (A[1]), .B (n_15), .CI (n_18), .CO (n_20), .S (Z[1]));
  ADDFX1LVT g493(.A (AS), .B (A[0]), .CI (n_16), .CO (n_18), .S (Z[0]));
  XNOR2X1LVT g494(.A (A[15]), .B (n_8), .Y (n_17));
  XNOR2X1LVT g495(.A (n_0), .B (B[0]), .Y (n_16));
  XNOR2X1LVT g496(.A (n_0), .B (B[1]), .Y (n_15));
  XNOR2X1LVT g497(.A (n_0), .B (B[8]), .Y (n_14));
  XNOR2X1LVT g498(.A (n_0), .B (B[10]), .Y (n_13));
  XNOR2X1LVT g499(.A (n_0), .B (B[12]), .Y (n_12));
  XNOR2X1LVT g500(.A (n_0), .B (B[11]), .Y (n_11));
  XNOR2X1LVT g501(.A (n_0), .B (B[14]), .Y (n_10));
  XNOR2X1LVT g502(.A (n_0), .B (B[7]), .Y (n_9));
  XNOR2X1LVT g503(.A (n_0), .B (B[15]), .Y (n_8));
  XNOR2X1LVT g504(.A (n_0), .B (B[5]), .Y (n_7));
  XNOR2X1LVT g505(.A (n_0), .B (B[3]), .Y (n_6));
  XNOR2X1LVT g506(.A (n_0), .B (B[13]), .Y (n_5));
  XNOR2X1LVT g507(.A (n_0), .B (B[6]), .Y (n_4));
  XNOR2X1LVT g508(.A (n_0), .B (B[4]), .Y (n_3));
  XNOR2X1LVT g509(.A (n_0), .B (B[9]), .Y (n_2));
  XNOR2X1LVT g510(.A (n_0), .B (B[2]), .Y (n_1));
  INVX1LVT g511(.A (AS), .Y (n_0));
endmodule

module NanoCPU(ck, rst, address, dataR, dataW, ce, we);
  input ck, rst;
  input [15:0] dataR;
  output [7:0] address;
  output [15:0] dataW;
  output ce, we;
  wire ck, rst;
  wire [15:0] dataR;
  wire [7:0] address;
  wire [15:0] dataW;
  wire ce, we;
  wire [15:0] IR;
  wire [15:0] PC;
  wire [3:0] wen;
  wire [15:0] muxRegIn;
  wire [15:0] \reg_bank[0] ;
  wire [15:0] \reg_bank[1] ;
  wire [15:0] \reg_bank[2] ;
  wire [15:0] \reg_bank[3] ;
  wire [2:0] state;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102, n_103;
  wire n_104, n_105, n_106, n_107, n_108, n_109, n_110, n_111;
  wire n_112, n_113, n_114, n_115, n_116, n_117, n_118, n_119;
  wire n_120, n_121, n_122, n_123, n_124, n_125, n_126, n_127;
  wire n_128, n_129, n_130, n_131, n_132, n_133, n_134, n_135;
  wire n_136, n_137, n_138, n_139, n_140, n_141, n_142, n_143;
  wire n_144, n_145, n_146, n_147, n_148, n_149, n_150, n_151;
  wire n_152, n_153, n_154, n_155, n_156, n_157, n_158, n_159;
  wire n_160, n_161, n_162, n_163, n_164, n_165, n_166, n_167;
  wire n_168, n_169, n_170, n_171, n_172, n_173, n_174, n_175;
  wire n_176, n_177, n_178, n_179, n_180, n_181, n_182, n_183;
  wire n_184, n_185, n_186, n_187, n_188, n_189, n_190, n_191;
  wire n_192, n_193, n_194, n_195, n_196, n_197, n_198, n_199;
  wire n_201, n_202, n_203, n_204, n_205, n_206, n_207, n_208;
  wire n_209, n_210, n_211, n_212, n_213, n_214, n_215, n_216;
  wire n_217, n_218, n_219, n_220, n_221, n_222, n_223, n_224;
  wire n_225, n_226, n_227, n_228, n_229, n_230, n_231, n_232;
  wire n_233, n_234, n_235, n_236, n_237, n_238, n_239, n_240;
  wire n_241, n_242, n_243, n_244, n_245, n_246, n_247, n_248;
  wire n_249, n_250, n_251, n_252, n_253, n_254, n_255, n_256;
  wire n_257, n_258, n_259, n_260, n_261, n_262, n_263, n_264;
  wire n_265, n_266, n_267, n_268, n_269, n_270, n_271, n_272;
  wire n_273, n_274, n_275, n_276, n_277, n_287, n_288, n_289;
  wire n_290, n_291, n_292, n_293, n_294, n_295;
  assign ce = 1'b1;
  Reg16bit_113 R_IR(.ck (ck), .rst (rst), .we (n_199), .D ({dataR[15:4], 2'b0, dataR[1:0]}), .Q (IR));
  Reg16bit_112 R_PC(.ck (ck), .rst (rst), .we (n_277), .D ({8'b0, n_288, n_289, n_290, n_291, n_292, n_293, n_294, n_295}), .Q (PC));
  Reg16bit r0(.ck (ck), .rst (rst), .we (wen[0]), .D (muxRegIn), .Q (\reg_bank[0] ));
  Reg16bit_116 r1(.ck (ck), .rst (rst), .we (wen[1]), .D (muxRegIn), .Q (\reg_bank[1] ));
  Reg16bit_115 r2(.ck (ck), .rst (rst), .we (wen[2]), .D (muxRegIn), .Q (\reg_bank[2] ));
  Reg16bit_114 r3(.ck (ck), .rst (rst), .we (wen[3]), .D (muxRegIn), .Q (\reg_bank[3] ));
  addsub_unsigned_180 sub_94_34_Y_sub_91_34_Y_add_95_35_Y_add_93_34(.A ({n_240, n_239, n_238, n_237, n_236, n_235, n_234, n_233, n_232, n_231, n_230, n_229, n_228, n_227, n_226, n_225}), .B ({n_273, n_272, n_271, n_270, n_269, n_268, n_267, n_266, n_265, n_264, n_263, n_262, n_261, n_260, n_259, n_258}), .AS (n_257), .Z ({n_256, n_255, n_254, n_253, n_252, n_251, n_250, n_249, n_248, n_247, n_246, n_245, n_244, n_243, n_242, n_241}));
  INVX1LVT g3152(.A (n_287), .Y (n_199));
  OAI2BB1X1LVT g4101(.A0N (n_274), .A1N (n_209), .B0 (n_203), .Y (n_258));
  AND2X1LVT g4102(.A (n_212), .B (n_274), .Y (n_261));
  AND2X1LVT g4103(.A (n_220), .B (n_274), .Y (n_269));
  AND2X1LVT g4104(.A (n_215), .B (n_274), .Y (n_264));
  AND2X1LVT g4105(.A (n_214), .B (n_274), .Y (n_263));
  AND2X1LVT g4106(.A (n_213), .B (n_274), .Y (n_262));
  AND2X1LVT g4107(.A (n_219), .B (n_274), .Y (n_268));
  AND2X1LVT g4108(.A (n_223), .B (n_274), .Y (n_272));
  AND2X1LVT g4109(.A (n_210), .B (n_274), .Y (n_259));
  AND2X1LVT g4110(.A (n_224), .B (n_274), .Y (n_273));
  AND2X1LVT g4111(.A (n_222), .B (n_274), .Y (n_271));
  AND2X1LVT g4112(.A (n_218), .B (n_274), .Y (n_267));
  AND2X1LVT g4113(.A (n_211), .B (n_274), .Y (n_260));
  AND2X1LVT g4114(.A (n_217), .B (n_274), .Y (n_266));
  AND2X1LVT g4115(.A (n_221), .B (n_274), .Y (n_270));
  AND2X1LVT g4116(.A (n_216), .B (n_274), .Y (n_265));
  NAND2X1LVT g4117(.A (n_206), .B (n_198), .Y (n_274));
  NAND2X1LVT g4118(.A (IR[15]), .B (n_206), .Y (n_203));
  AOI21X1LVT g4119(.A0 (n_208), .A1 (n_194), .B0 (n_197), .Y (n_198));
  NAND2X1LVT g4121(.A (n_169), .B (n_168), .Y (n_228));
  NAND2X1LVT g4122(.A (n_190), .B (n_189), .Y (n_235));
  NAND2X1LVT g4123(.A (n_187), .B (n_185), .Y (n_234));
  NAND2X1LVT g4124(.A (n_183), .B (n_182), .Y (n_233));
  NAND2X1LVT g4125(.A (n_196), .B (n_179), .Y (n_232));
  NAND2X1LVT g4126(.A (n_178), .B (n_177), .Y (n_231));
  NAND2X1LVT g4127(.A (n_175), .B (n_174), .Y (n_230));
  NAND2X1LVT g4128(.A (n_171), .B (n_170), .Y (n_229));
  NAND2X1LVT g4129(.A (n_192), .B (n_191), .Y (n_236));
  NAND2X1LVT g4130(.A (n_176), .B (n_172), .Y (n_214));
  NAND2X1LVT g4131(.A (n_173), .B (n_167), .Y (n_220));
  NAND2X1LVT g4132(.A (n_149), .B (n_144), .Y (n_224));
  NAND2X1LVT g4133(.A (n_186), .B (n_181), .Y (n_215));
  NAND2X1LVT g4134(.A (n_160), .B (n_157), .Y (n_223));
  NAND2X1LVT g4135(.A (n_195), .B (n_163), .Y (n_213));
  NAND2BX1LVT g4136(.AN (n_275), .B (n_276), .Y (n_206));
  NAND2X1LVT g4137(.A (n_166), .B (n_180), .Y (n_227));
  NAND2X1LVT g4138(.A (n_165), .B (n_164), .Y (n_226));
  NAND2X1LVT g4139(.A (n_162), .B (n_161), .Y (n_225));
  NAND2X1LVT g4140(.A (n_133), .B (n_132), .Y (n_237));
  NAND2X1LVT g4141(.A (n_136), .B (n_135), .Y (n_238));
  NAND2X1LVT g4142(.A (n_138), .B (n_137), .Y (n_239));
  NAND2X1LVT g4143(.A (n_143), .B (n_141), .Y (n_240));
  NAND2X1LVT g4144(.A (n_151), .B (n_147), .Y (n_218));
  NAND2X1LVT g4145(.A (n_146), .B (n_145), .Y (n_209));
  NAND2X1LVT g4146(.A (n_142), .B (n_139), .Y (n_217));
  NAND2X1LVT g4147(.A (n_152), .B (n_150), .Y (n_210));
  NAND2X1LVT g4148(.A (n_148), .B (n_140), .Y (n_222));
  NAND2X1LVT g4149(.A (n_188), .B (n_184), .Y (n_221));
  NAND2X1LVT g4150(.A (n_154), .B (n_153), .Y (n_211));
  NAND2X1LVT g4151(.A (n_134), .B (n_193), .Y (n_216));
  NAND2X1LVT g4152(.A (n_159), .B (n_158), .Y (n_212));
  NAND2X1LVT g4153(.A (n_156), .B (n_155), .Y (n_219));
  AOI22X1LVT g4155(.A0 (n_126), .A1 (\reg_bank[1] [7]), .B0 (n_123), .B1 (\reg_bank[3] [7]), .Y (n_196));
  AOI22X1LVT g4156(.A0 (n_129), .A1 (\reg_bank[2] [4]), .B0 (n_127), .B1 (\reg_bank[3] [4]), .Y (n_195));
  AO21X1LVT g4157(.A0 (n_122), .A1 (n_207), .B0 (n_276), .Y (n_194));
  AOI22X1LVT g4158(.A0 (n_130), .A1 (\reg_bank[0] [7]), .B0 (n_124), .B1 (\reg_bank[1] [7]), .Y (n_193));
  AOI22X1LVT g4159(.A0 (n_126), .A1 (\reg_bank[1] [11]), .B0 (n_123), .B1 (\reg_bank[3] [11]), .Y (n_192));
  AOI22X1LVT g4160(.A0 (n_131), .A1 (\reg_bank[0] [11]), .B0 (n_125), .B1 (\reg_bank[2] [11]), .Y (n_191));
  AOI22X1LVT g4161(.A0 (n_126), .A1 (\reg_bank[1] [10]), .B0 (n_123), .B1 (\reg_bank[3] [10]), .Y (n_190));
  AOI22X1LVT g4162(.A0 (n_131), .A1 (\reg_bank[0] [10]), .B0 (n_125), .B1 (\reg_bank[2] [10]), .Y (n_189));
  AOI22X1LVT g4163(.A0 (n_129), .A1 (\reg_bank[2] [12]), .B0 (n_127), .B1 (\reg_bank[3] [12]), .Y (n_188));
  AOI22X1LVT g4164(.A0 (n_126), .A1 (\reg_bank[1] [9]), .B0 (n_123), .B1 (\reg_bank[3] [9]), .Y (n_187));
  AOI22X1LVT g4165(.A0 (n_129), .A1 (\reg_bank[2] [6]), .B0 (n_127), .B1 (\reg_bank[3] [6]), .Y (n_186));
  AOI22X1LVT g4166(.A0 (n_131), .A1 (\reg_bank[0] [9]), .B0 (n_125), .B1 (\reg_bank[2] [9]), .Y (n_185));
  AOI22X1LVT g4167(.A0 (n_130), .A1 (\reg_bank[0] [12]), .B0 (n_124), .B1 (\reg_bank[1] [12]), .Y (n_184));
  AOI22X1LVT g4168(.A0 (n_126), .A1 (\reg_bank[1] [8]), .B0 (n_123), .B1 (\reg_bank[3] [8]), .Y (n_183));
  AOI22X1LVT g4169(.A0 (n_131), .A1 (\reg_bank[0] [8]), .B0 (n_125), .B1 (\reg_bank[2] [8]), .Y (n_182));
  AOI22X1LVT g4170(.A0 (n_130), .A1 (\reg_bank[0] [6]), .B0 (n_124), .B1 (\reg_bank[1] [6]), .Y (n_181));
  AOI22X1LVT g4171(.A0 (n_131), .A1 (\reg_bank[0] [2]), .B0 (n_125), .B1 (\reg_bank[2] [2]), .Y (n_180));
  AOI22X1LVT g4172(.A0 (n_131), .A1 (\reg_bank[0] [7]), .B0 (n_125), .B1 (\reg_bank[2] [7]), .Y (n_179));
  AOI22X1LVT g4173(.A0 (n_126), .A1 (\reg_bank[1] [6]), .B0 (n_123), .B1 (\reg_bank[3] [6]), .Y (n_178));
  AOI22X1LVT g4174(.A0 (n_131), .A1 (\reg_bank[0] [6]), .B0 (n_125), .B1 (\reg_bank[2] [6]), .Y (n_177));
  AOI22X1LVT g4175(.A0 (n_129), .A1 (\reg_bank[2] [5]), .B0 (n_127), .B1 (\reg_bank[3] [5]), .Y (n_176));
  AOI22X1LVT g4176(.A0 (n_126), .A1 (\reg_bank[1] [5]), .B0 (n_123), .B1 (\reg_bank[3] [5]), .Y (n_175));
  AOI22X1LVT g4177(.A0 (n_131), .A1 (\reg_bank[0] [5]), .B0 (n_125), .B1 (\reg_bank[2] [5]), .Y (n_174));
  AOI22X1LVT g4178(.A0 (n_129), .A1 (\reg_bank[2] [11]), .B0 (n_127), .B1 (\reg_bank[3] [11]), .Y (n_173));
  AOI22X1LVT g4179(.A0 (n_130), .A1 (\reg_bank[0] [5]), .B0 (n_124), .B1 (\reg_bank[1] [5]), .Y (n_172));
  AOI22X1LVT g4180(.A0 (n_126), .A1 (\reg_bank[1] [4]), .B0 (n_123), .B1 (\reg_bank[3] [4]), .Y (n_171));
  AOI22X1LVT g4181(.A0 (n_131), .A1 (\reg_bank[0] [4]), .B0 (n_125), .B1 (\reg_bank[2] [4]), .Y (n_170));
  AOI22X1LVT g4182(.A0 (n_126), .A1 (\reg_bank[1] [3]), .B0 (n_123), .B1 (\reg_bank[3] [3]), .Y (n_169));
  AOI22X1LVT g4183(.A0 (n_131), .A1 (\reg_bank[0] [3]), .B0 (n_125), .B1 (\reg_bank[2] [3]), .Y (n_168));
  AOI22X1LVT g4184(.A0 (n_130), .A1 (\reg_bank[0] [11]), .B0 (n_124), .B1 (\reg_bank[1] [11]), .Y (n_167));
  AOI22X1LVT g4185(.A0 (n_126), .A1 (\reg_bank[1] [2]), .B0 (n_123), .B1 (\reg_bank[3] [2]), .Y (n_166));
  NOR2X1LVT g4186(.A (n_276), .B (n_201), .Y (n_197));
  OAI21X1LVT g4187(.A0 (IR[14]), .A1 (n_128), .B0 (n_207), .Y (n_275));
  AOI22X1LVT g4188(.A0 (n_126), .A1 (\reg_bank[1] [1]), .B0 (n_123), .B1 (\reg_bank[3] [1]), .Y (n_165));
  AOI22X1LVT g4189(.A0 (n_131), .A1 (\reg_bank[0] [1]), .B0 (n_125), .B1 (\reg_bank[2] [1]), .Y (n_164));
  AOI22X1LVT g4190(.A0 (n_130), .A1 (\reg_bank[0] [4]), .B0 (n_124), .B1 (\reg_bank[1] [4]), .Y (n_163));
  AOI22X1LVT g4191(.A0 (n_126), .A1 (\reg_bank[1] [0]), .B0 (n_123), .B1 (\reg_bank[3] [0]), .Y (n_162));
  AOI22X1LVT g4192(.A0 (n_131), .A1 (\reg_bank[0] [0]), .B0 (n_125), .B1 (\reg_bank[2] [0]), .Y (n_161));
  AOI22X1LVT g4193(.A0 (n_129), .A1 (\reg_bank[2] [14]), .B0 (n_127), .B1 (\reg_bank[3] [14]), .Y (n_160));
  AOI22X1LVT g4194(.A0 (n_129), .A1 (\reg_bank[2] [3]), .B0 (n_127), .B1 (\reg_bank[3] [3]), .Y (n_159));
  AOI22X1LVT g4195(.A0 (n_130), .A1 (\reg_bank[0] [3]), .B0 (n_124), .B1 (\reg_bank[1] [3]), .Y (n_158));
  AOI22X1LVT g4196(.A0 (n_130), .A1 (\reg_bank[0] [14]), .B0 (n_124), .B1 (\reg_bank[1] [14]), .Y (n_157));
  AOI22X1LVT g4197(.A0 (n_129), .A1 (\reg_bank[2] [10]), .B0 (n_127), .B1 (\reg_bank[3] [10]), .Y (n_156));
  AOI22X1LVT g4198(.A0 (n_130), .A1 (\reg_bank[0] [10]), .B0 (n_124), .B1 (\reg_bank[1] [10]), .Y (n_155));
  AOI22X1LVT g4199(.A0 (n_129), .A1 (\reg_bank[2] [2]), .B0 (n_127), .B1 (\reg_bank[3] [2]), .Y (n_154));
  AOI22X1LVT g4200(.A0 (n_130), .A1 (\reg_bank[0] [2]), .B0 (n_124), .B1 (\reg_bank[1] [2]), .Y (n_153));
  AOI22X1LVT g4201(.A0 (n_129), .A1 (\reg_bank[2] [1]), .B0 (n_127), .B1 (\reg_bank[3] [1]), .Y (n_152));
  AOI22X1LVT g4202(.A0 (n_129), .A1 (\reg_bank[2] [9]), .B0 (n_127), .B1 (\reg_bank[3] [9]), .Y (n_151));
  AOI22X1LVT g4203(.A0 (n_130), .A1 (\reg_bank[0] [1]), .B0 (n_124), .B1 (\reg_bank[1] [1]), .Y (n_150));
  AOI22X1LVT g4204(.A0 (n_129), .A1 (\reg_bank[2] [15]), .B0 (n_127), .B1 (\reg_bank[3] [15]), .Y (n_149));
  AOI22X1LVT g4205(.A0 (n_129), .A1 (\reg_bank[2] [13]), .B0 (n_127), .B1 (\reg_bank[3] [13]), .Y (n_148));
  AOI22X1LVT g4206(.A0 (n_130), .A1 (\reg_bank[0] [9]), .B0 (n_124), .B1 (\reg_bank[1] [9]), .Y (n_147));
  AOI22X1LVT g4207(.A0 (n_129), .A1 (\reg_bank[2] [0]), .B0 (n_127), .B1 (\reg_bank[3] [0]), .Y (n_146));
  AOI22X1LVT g4208(.A0 (n_130), .A1 (\reg_bank[0] [0]), .B0 (n_124), .B1 (\reg_bank[1] [0]), .Y (n_145));
  AOI22X1LVT g4209(.A0 (n_130), .A1 (\reg_bank[0] [15]), .B0 (n_124), .B1 (\reg_bank[1] [15]), .Y (n_144));
  AOI22X1LVT g4210(.A0 (n_126), .A1 (\reg_bank[1] [15]), .B0 (n_123), .B1 (\reg_bank[3] [15]), .Y (n_143));
  AOI22X1LVT g4211(.A0 (n_129), .A1 (\reg_bank[2] [8]), .B0 (n_127), .B1 (\reg_bank[3] [8]), .Y (n_142));
  AOI22X1LVT g4212(.A0 (n_131), .A1 (\reg_bank[0] [15]), .B0 (n_125), .B1 (\reg_bank[2] [15]), .Y (n_141));
  AOI22X1LVT g4213(.A0 (n_130), .A1 (\reg_bank[0] [13]), .B0 (n_124), .B1 (\reg_bank[1] [13]), .Y (n_140));
  AOI22X1LVT g4214(.A0 (n_130), .A1 (\reg_bank[0] [8]), .B0 (n_124), .B1 (\reg_bank[1] [8]), .Y (n_139));
  AOI22X1LVT g4215(.A0 (n_126), .A1 (\reg_bank[1] [14]), .B0 (n_123), .B1 (\reg_bank[3] [14]), .Y (n_138));
  AOI22X1LVT g4216(.A0 (n_131), .A1 (\reg_bank[0] [14]), .B0 (n_125), .B1 (\reg_bank[2] [14]), .Y (n_137));
  AOI22X1LVT g4217(.A0 (n_126), .A1 (\reg_bank[1] [13]), .B0 (n_123), .B1 (\reg_bank[3] [13]), .Y (n_136));
  AOI22X1LVT g4218(.A0 (n_131), .A1 (\reg_bank[0] [13]), .B0 (n_125), .B1 (\reg_bank[2] [13]), .Y (n_135));
  AOI22X1LVT g4219(.A0 (n_129), .A1 (\reg_bank[2] [7]), .B0 (n_127), .B1 (\reg_bank[3] [7]), .Y (n_134));
  AOI22X1LVT g4220(.A0 (n_126), .A1 (\reg_bank[1] [12]), .B0 (n_123), .B1 (\reg_bank[3] [12]), .Y (n_133));
  AOI22X1LVT g4221(.A0 (n_131), .A1 (\reg_bank[0] [12]), .B0 (n_125), .B1 (\reg_bank[2] [12]), .Y (n_132));
  OR2X1LVT g4222(.A (n_208), .B (n_207), .Y (n_201));
  AO21X1LVT g4223(.A0 (IR[14]), .A1 (IR[15]), .B0 (IR[13]), .Y (n_276));
  NAND2BX1LVT g4224(.AN (IR[13]), .B (IR[12]), .Y (n_128));
  NAND2X1LVT g4225(.A (IR[14]), .B (n_122), .Y (n_208));
  NOR2X1LVT g4226(.A (IR[5]), .B (IR[4]), .Y (n_131));
  NOR2X1LVT g4227(.A (IR[1]), .B (IR[0]), .Y (n_130));
  NOR2BX1LVT g4228(.AN (IR[1]), .B (IR[0]), .Y (n_129));
  NAND2X1LVT g4229(.A (IR[12]), .B (n_122), .Y (n_207));
  AND2X1LVT g4230(.A (IR[0]), .B (IR[1]), .Y (n_127));
  NOR2BX1LVT g4231(.AN (IR[4]), .B (IR[5]), .Y (n_126));
  NOR2BX1LVT g4232(.AN (IR[5]), .B (IR[4]), .Y (n_125));
  NOR2BX1LVT g4233(.AN (IR[0]), .B (IR[1]), .Y (n_124));
  AND2X1LVT g4234(.A (IR[4]), .B (IR[5]), .Y (n_123));
  INVX1LVT g4235(.A (IR[15]), .Y (n_122));
  AO21X1LVT g2(.A0 (IR[15]), .A1 (n_275), .B0 (n_197), .Y (n_257));
  MX2X1LVT g4236(.A (dataW[0]), .B (dataR[0]), .S0 (n_70), .Y (muxRegIn[0]));
  MX2X1LVT g4237(.A (IR[11]), .B (n_121), .S0 (n_98), .Y (n_288));
  OAI21X1LVT g4238(.A0 (n_102), .A1 (n_120), .B0 (n_101), .Y (dataW[0]));
  MX2X1LVT g4239(.A (IR[10]), .B (n_119), .S0 (n_98), .Y (n_289));
  CLKXOR2X1LVT g4240(.A (PC[7]), .B (n_118), .Y (n_121));
  NOR4X1LVT g4241(.A (n_32), .B (n_25), .C (n_60), .D (n_117), .Y (n_120));
  ADDHX1LVT g4242(.A (PC[6]), .B (n_114), .CO (n_118), .S (n_119));
  AOI221X1LVT g4243(.A0 (n_19), .A1 (n_72), .B0 (n_26), .B1 (n_74), .C0 (n_116), .Y (n_117));
  AND4X1LVT g4244(.A (n_28), .B (n_44), .C (n_74), .D (n_113), .Y (n_116));
  MX2X1LVT g4245(.A (IR[9]), .B (n_115), .S0 (n_98), .Y (n_290));
  ADDHX1LVT g4120(.A (PC[5]), .B (n_110), .CO (n_114), .S (n_115));
  OAI211X1LVT g4246(.A0 (n_35), .A1 (n_112), .B0 (n_39), .C0 (n_34), .Y (n_113));
  MX2X1LVT g4247(.A (IR[8]), .B (n_111), .S0 (n_98), .Y (n_291));
  AOI21X1LVT g4248(.A0 (n_45), .A1 (n_109), .B0 (n_36), .Y (n_112));
  ADDHX1LVT g4249(.A (PC[4]), .B (n_107), .CO (n_110), .S (n_111));
  OAI2BB1X1LVT g4250(.A0N (n_37), .A1N (n_106), .B0 (n_22), .Y (n_109));
  MX2X1LVT g4251(.A (IR[7]), .B (n_108), .S0 (n_98), .Y (n_292));
  ADDHX1LVT g4252(.A (PC[3]), .B (n_103), .CO (n_107), .S (n_108));
  OAI2BB1X1LVT g4253(.A0N (n_24), .A1N (n_105), .B0 (n_47), .Y (n_106));
  MX2X1LVT g4254(.A (IR[6]), .B (n_104), .S0 (n_98), .Y (n_293));
  MX2X1LVT g4255(.A (dataW[12]), .B (dataR[12]), .S0 (n_70), .Y (muxRegIn[12]));
  MX2X1LVT g4256(.A (dataW[15]), .B (dataR[15]), .S0 (n_70), .Y (muxRegIn[15]));
  MX2X1LVT g4257(.A (dataW[14]), .B (dataR[14]), .S0 (n_70), .Y (muxRegIn[14]));
  MX2X1LVT g4258(.A (dataW[13]), .B (dataR[13]), .S0 (n_70), .Y (muxRegIn[13]));
  OAI2BB1X1LVT g4259(.A0N (n_23), .A1N (n_99), .B0 (n_29), .Y (n_105));
  MX2X1LVT g4260(.A (dataW[11]), .B (dataR[11]), .S0 (n_70), .Y (muxRegIn[11]));
  MX2X1LVT g4261(.A (dataW[10]), .B (dataR[10]), .S0 (n_70), .Y (muxRegIn[10]));
  MX2X1LVT g4262(.A (dataW[9]), .B (dataR[9]), .S0 (n_70), .Y (muxRegIn[9]));
  MX2X1LVT g4263(.A (dataW[2]), .B (dataR[2]), .S0 (n_70), .Y (muxRegIn[2]));
  MX2X1LVT g4264(.A (dataW[7]), .B (dataR[7]), .S0 (n_70), .Y (muxRegIn[7]));
  MX2X1LVT g4265(.A (dataW[6]), .B (dataR[6]), .S0 (n_70), .Y (muxRegIn[6]));
  MX2X1LVT g4266(.A (dataW[5]), .B (dataR[5]), .S0 (n_70), .Y (muxRegIn[5]));
  MX2X1LVT g4267(.A (dataW[8]), .B (dataR[8]), .S0 (n_70), .Y (muxRegIn[8]));
  MX2X1LVT g4268(.A (dataW[1]), .B (dataR[1]), .S0 (n_70), .Y (muxRegIn[1]));
  MX2X1LVT g4269(.A (dataW[4]), .B (dataR[4]), .S0 (n_70), .Y (muxRegIn[4]));
  MX2X1LVT g4270(.A (dataW[3]), .B (dataR[3]), .S0 (n_70), .Y (muxRegIn[3]));
  ADDHX1LVT g4271(.A (PC[2]), .B (n_76), .CO (n_103), .S (n_104));
  NOR2X1LVT g4272(.A (n_83), .B (n_12), .Y (wen[2]));
  NOR2X1LVT g4273(.A (n_83), .B (n_100), .Y (wen[3]));
  OAI211X1LVT g4274(.A0 (n_60), .A1 (n_73), .B0 (n_276), .C0 (n_97), .Y (n_102));
  NOR2X1LVT g4275(.A (n_84), .B (n_12), .Y (wen[0]));
  MX2X1LVT g4276(.A (IR[4]), .B (n_14), .S0 (n_98), .Y (n_295));
  AOI222X1LVT g4277(.A0 (n_71), .A1 (n_209), .B0 (n_59), .B1 (n_50), .C0 (n_11), .C1 (n_241), .Y (n_101));
  NOR2X1LVT g4278(.A (n_84), .B (n_100), .Y (wen[1]));
  MX2X1LVT g4154(.A (IR[5]), .B (n_77), .S0 (n_98), .Y (n_294));
  OAI21X1LVT g4279(.A0 (n_21), .A1 (n_15), .B0 (n_20), .Y (n_99));
  OAI2BB1X1LVT g4280(.A0N (n_11), .A1N (n_253), .B0 (n_88), .Y (dataW[12]));
  OAI2BB1X1LVT g4281(.A0N (n_11), .A1N (n_255), .B0 (n_95), .Y (dataW[14]));
  OAI2BB1X1LVT g4282(.A0N (n_11), .A1N (n_254), .B0 (n_90), .Y (dataW[13]));
  OAI2BB1X1LVT g4283(.A0N (n_11), .A1N (n_249), .B0 (n_96), .Y (dataW[8]));
  OAI2BB1X1LVT g4284(.A0N (n_11), .A1N (n_248), .B0 (n_94), .Y (dataW[7]));
  OAI2BB1X1LVT g4285(.A0N (n_11), .A1N (n_247), .B0 (n_93), .Y (dataW[6]));
  NAND2X1LVT g4286(.A (n_78), .B (n_85), .Y (n_100));
  OAI2BB1X1LVT g4287(.A0N (n_11), .A1N (n_250), .B0 (n_80), .Y (dataW[9]));
  OAI2BB1X1LVT g4288(.A0N (n_11), .A1N (n_245), .B0 (n_89), .Y (dataW[4]));
  OAI2BB1X1LVT g4289(.A0N (n_11), .A1N (n_244), .B0 (n_91), .Y (dataW[3]));
  OAI2BB1X1LVT g4290(.A0N (n_11), .A1N (n_256), .B0 (n_87), .Y (dataW[15]));
  OAI2BB1X1LVT g4291(.A0N (n_11), .A1N (n_252), .B0 (n_79), .Y (dataW[11]));
  OAI2BB1X1LVT g4292(.A0N (n_11), .A1N (n_243), .B0 (n_86), .Y (dataW[2]));
  OAI2BB1X1LVT g4293(.A0N (n_71), .A1N (n_210), .B0 (n_82), .Y (dataW[1]));
  OAI2BB1X1LVT g4294(.A0N (n_11), .A1N (n_251), .B0 (n_81), .Y (dataW[10]));
  OAI2BB1X1LVT g4295(.A0N (n_11), .A1N (n_246), .B0 (n_92), .Y (dataW[5]));
  AOI21X1LVT g4296(.A0 (n_31), .A1 (n_51), .B0 (n_201), .Y (n_97));
  AOI22X1LVT g4297(.A0 (n_59), .A1 (n_68), .B0 (n_71), .B1 (n_217), .Y (n_96));
  AOI22X1LVT g4298(.A0 (n_59), .A1 (n_62), .B0 (n_71), .B1 (n_223), .Y (n_95));
  AOI22X1LVT g4299(.A0 (n_59), .A1 (n_61), .B0 (n_71), .B1 (n_216), .Y (n_94));
  AOI22X1LVT g4300(.A0 (n_59), .A1 (n_67), .B0 (n_71), .B1 (n_215), .Y (n_93));
  AOI22X1LVT g4301(.A0 (n_59), .A1 (n_66), .B0 (n_71), .B1 (n_214), .Y (n_92));
  AOI22X1LVT g4302(.A0 (n_59), .A1 (n_54), .B0 (n_71), .B1 (n_212), .Y (n_91));
  AOI22X1LVT g4303(.A0 (n_59), .A1 (n_57), .B0 (n_71), .B1 (n_222), .Y (n_90));
  AOI22X1LVT g4304(.A0 (n_59), .A1 (n_55), .B0 (n_71), .B1 (n_213), .Y (n_89));
  AOI22X1LVT g4305(.A0 (n_59), .A1 (n_56), .B0 (n_71), .B1 (n_221), .Y (n_88));
  AOI22X1LVT g4306(.A0 (n_59), .A1 (n_65), .B0 (n_71), .B1 (n_224), .Y (n_87));
  AOI22X1LVT g4307(.A0 (n_59), .A1 (n_63), .B0 (n_71), .B1 (n_211), .Y (n_86));
  OA21X1LVT g4308(.A0 (state[1]), .A1 (n_205), .B0 (n_75), .Y (n_98));
  INVX1LVT g4309(.A (n_84), .Y (n_83));
  AOI22X1LVT g4310(.A0 (n_59), .A1 (n_58), .B0 (n_11), .B1 (n_242), .Y (n_82));
  AOI22X1LVT g4311(.A0 (n_59), .A1 (n_52), .B0 (n_71), .B1 (n_219), .Y (n_81));
  AOI22X1LVT g4312(.A0 (n_59), .A1 (n_64), .B0 (n_71), .B1 (n_218), .Y (n_80));
  MX2X1LVT g4313(.A (PC[7]), .B (IR[11]), .S0 (n_287), .Y (address[7]));
  MX2X1LVT g4314(.A (PC[3]), .B (IR[7]), .S0 (n_287), .Y (address[3]));
  MX2X1LVT g4315(.A (PC[5]), .B (IR[9]), .S0 (n_287), .Y (address[5]));
  MX2X1LVT g4316(.A (PC[1]), .B (IR[5]), .S0 (n_287), .Y (address[1]));
  MX2X1LVT g4317(.A (PC[6]), .B (IR[10]), .S0 (n_287), .Y (address[6]));
  MX2X1LVT g4318(.A (PC[0]), .B (IR[4]), .S0 (n_287), .Y (address[0]));
  MX2X1LVT g4319(.A (PC[4]), .B (IR[8]), .S0 (n_287), .Y (address[4]));
  MX2X1LVT g4320(.A (PC[2]), .B (IR[6]), .S0 (n_287), .Y (address[2]));
  AOI22X1LVT g4321(.A0 (n_59), .A1 (n_53), .B0 (n_71), .B1 (n_220), .Y (n_79));
  MX2X1LVT g4322(.A (IR[8]), .B (IR[0]), .S0 (n_70), .Y (n_85));
  MX2X1LVT g4323(.A (IR[9]), .B (IR[1]), .S0 (n_70), .Y (n_84));
  ADDHX1LVT g4324(.A (PC[1]), .B (PC[0]), .CO (n_76), .S (n_77));
  NAND3X1LVT g4325(.A (state[2]), .B (n_38), .C (n_209), .Y (n_75));
  OAI2BB1X1LVT g4326(.A0N (state[1]), .A1N (n_205), .B0 (n_30), .Y (n_277));
  OAI21X1LVT g4327(.A0 (state[0]), .A1 (n_30), .B0 (n_69), .Y (n_78));
  OA21X1LVT g4328(.A0 (n_32), .A1 (n_46), .B0 (n_33), .Y (n_73));
  OAI211X1LVT g4329(.A0 (n_17), .A1 (n_48), .B0 (n_27), .C0 (n_49), .Y (n_72));
  AND3XLLVT g4330(.A (n_40), .B (n_19), .C (n_18), .Y (n_74));
  INVX1LVT g4331(.A (n_70), .Y (n_69));
  NAND2BX1LVT g4332(.AN (n_26), .B (n_44), .Y (n_68));
  NAND2BX1LVT g4333(.AN (n_35), .B (n_34), .Y (n_67));
  NAND2BX1LVT g4334(.AN (n_36), .B (n_45), .Y (n_66));
  NAND2X1LVT g4335(.A (n_43), .B (n_31), .Y (n_65));
  NAND2X1LVT g4336(.A (n_40), .B (n_48), .Y (n_64));
  NAND2X1LVT g4337(.A (n_29), .B (n_23), .Y (n_63));
  NAND2X1LVT g4338(.A (n_41), .B (n_42), .Y (n_62));
  NAND2X1LVT g4339(.A (n_39), .B (n_28), .Y (n_61));
  NOR2X1LVT g4340(.A (n_207), .B (n_202), .Y (n_71));
  OR2X1LVT g4341(.A (state[0]), .B (n_204), .Y (n_287));
  AND2X1LVT g4342(.A (n_13), .B (n_38), .Y (n_70));
  NAND2BX1LVT g4343(.AN (n_21), .B (n_20), .Y (n_58));
  NAND2BX1LVT g4344(.AN (n_32), .B (n_33), .Y (n_57));
  NAND2BX1LVT g4345(.AN (n_25), .B (n_46), .Y (n_56));
  NAND2X1LVT g4346(.A (n_22), .B (n_37), .Y (n_55));
  NAND2X1LVT g4347(.A (n_47), .B (n_24), .Y (n_54));
  NAND2X1LVT g4348(.A (n_19), .B (n_27), .Y (n_53));
  NAND2X1LVT g4349(.A (n_18), .B (n_49), .Y (n_52));
  NAND2X1LVT g4350(.A (n_43), .B (n_41), .Y (n_51));
  CLKXOR2X1LVT g4351(.A (n_209), .B (n_225), .Y (n_50));
  AND3XLLVT g4352(.A (state[1]), .B (state[0]), .C (n_13), .Y (we));
  NAND2X1LVT g4353(.A (n_42), .B (n_31), .Y (n_60));
  NOR2X1LVT g4354(.A (n_276), .B (n_16), .Y (n_59));
  NAND2BX1LVT g4355(.AN (n_219), .B (n_235), .Y (n_49));
  NAND2BX1LVT g4356(.AN (n_218), .B (n_234), .Y (n_48));
  NAND2BX1LVT g4357(.AN (n_212), .B (n_228), .Y (n_47));
  NAND2BX1LVT g4358(.AN (n_221), .B (n_237), .Y (n_46));
  NAND2BX1LVT g4359(.AN (n_230), .B (n_214), .Y (n_45));
  NAND2BX1LVT g4360(.AN (n_233), .B (n_217), .Y (n_44));
  NAND2BX1LVT g4361(.AN (n_224), .B (n_240), .Y (n_43));
  NAND2BX1LVT g4362(.AN (n_239), .B (n_223), .Y (n_42));
  NAND2BX1LVT g4363(.AN (n_223), .B (n_239), .Y (n_41));
  NAND2BX1LVT g4364(.AN (n_234), .B (n_218), .Y (n_40));
  NAND2BX1LVT g4365(.AN (n_216), .B (n_232), .Y (n_39));
  NOR2BX1LVT g4366(.AN (state[1]), .B (state[0]), .Y (n_38));
  NAND2BX1LVT g4367(.AN (n_229), .B (n_213), .Y (n_37));
  NOR2BX1LVT g4368(.AN (n_230), .B (n_214), .Y (n_36));
  NOR2BX1LVT g4369(.AN (n_215), .B (n_231), .Y (n_35));
  NAND2BX1LVT g4370(.AN (n_215), .B (n_231), .Y (n_34));
  NAND2BX1LVT g4371(.AN (n_222), .B (n_238), .Y (n_33));
  NOR2BX1LVT g4372(.AN (n_222), .B (n_238), .Y (n_32));
  NAND2BX1LVT g4373(.AN (n_240), .B (n_224), .Y (n_31));
  INVX1LVT g4374(.A (n_18), .Y (n_17));
  OR2X1LVT g4375(.A (n_208), .B (n_275), .Y (n_16));
  OR2X1LVT g4376(.A (state[1]), .B (n_13), .Y (n_30));
  NAND2BX1LVT g4377(.AN (n_211), .B (n_227), .Y (n_29));
  NAND2BX1LVT g4378(.AN (n_232), .B (n_216), .Y (n_28));
  NAND2BX1LVT g4379(.AN (n_220), .B (n_236), .Y (n_27));
  NOR2BX1LVT g4380(.AN (n_233), .B (n_217), .Y (n_26));
  NOR2BX1LVT g4381(.AN (n_221), .B (n_237), .Y (n_25));
  NAND2BX1LVT g4382(.AN (n_228), .B (n_212), .Y (n_24));
  NAND2BX1LVT g4383(.AN (n_227), .B (n_211), .Y (n_23));
  NAND2BX1LVT g4384(.AN (n_213), .B (n_229), .Y (n_22));
  OR2X1LVT g4385(.A (state[2]), .B (state[1]), .Y (n_204));
  NOR2BX1LVT g4386(.AN (n_210), .B (n_226), .Y (n_21));
  NAND2BX1LVT g4387(.AN (n_210), .B (n_226), .Y (n_20));
  NOR2BX1LVT g4388(.AN (n_209), .B (n_225), .Y (n_15));
  NAND2BX1LVT g4389(.AN (n_276), .B (n_208), .Y (n_202));
  NAND2BX1LVT g4390(.AN (n_236), .B (n_220), .Y (n_19));
  NAND2BX1LVT g4391(.AN (n_235), .B (n_219), .Y (n_18));
  NAND2X1LVT g4392(.A (state[2]), .B (state[0]), .Y (n_205));
  INVX1LVT g4393(.A (PC[0]), .Y (n_14));
  INVX1LVT g4394(.A (state[2]), .Y (n_13));
  NAND2BX1LVT g4395(.AN (n_85), .B (n_78), .Y (n_12));
  NAND2BX1LVT g4396(.AN (n_274), .B (n_203), .Y (n_11));
  DFFRHQX1LVT \state_reg[0] (.RN (n_0), .CK (ck), .D (n_9), .Q (state[0]));
  DFFRHQX1LVT \state_reg[1] (.RN (n_0), .CK (ck), .D (n_10), .Q (state[1]));
  OAI2BB1X1LVT g3213(.A0N (n_206), .A1N (n_6), .B0 (n_8), .Y (n_10));
  OAI211X1LVT g3214(.A0 (n_3), .A1 (n_5), .B0 (n_287), .C0 (n_8), .Y (n_9));
  DFFRHQX1LVT \state_reg[2] (.RN (n_0), .CK (ck), .D (n_7), .Q (state[2]));
  AOI21X1LVT g3216(.A0 (IR[15]), .A1 (n_6), .B0 (n_2), .Y (n_8));
  AO21X1LVT g3217(.A0 (state[0]), .A1 (n_4), .B0 (n_2), .Y (n_7));
  INVX1LVT g3218(.A (n_5), .Y (n_6));
  NAND4BX1LVT g3219(.AN (n_204), .B (n_208), .C (n_203), .D (state[0]), .Y (n_5));
  AOI2BB1X1LVT g3220(.A0N (IR[15]), .A1N (n_202), .B0 (n_204), .Y (n_4));
  OA21X1LVT g3221(.A0 (n_276), .A1 (n_1), .B0 (n_206), .Y (n_3));
  NOR2BX1LVT g3222(.AN (state[1]), .B (n_205), .Y (n_2));
  INVX1LVT g3223(.A (n_275), .Y (n_1));
  INVXLLVT g3225(.A (rst), .Y (n_0));
endmodule

