
*** Running vivado
    with args -log clockTimer.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source clockTimer.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source clockTimer.tcl -notrace
Command: synth_design -top clockTimer -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18672
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1103.590 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clockTimer' [C:/Users/kccistc/Desktop/Verilog_Project/20240510_clocktimer/20240510_clocktimer.srcs/sources_1/new/clockTimer.v:3]
INFO: [Synth 8-6157] synthesizing module 'clockCircuit' [C:/Users/kccistc/Desktop/Verilog_Project/20240510_clocktimer/20240510_clocktimer.srcs/sources_1/new/clockTimer.v:30]
	Parameter MAX_MINSEC bound to: 60 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clkDiv' [C:/Users/kccistc/Desktop/Verilog_Project/20240510_clocktimer/20240510_clocktimer.srcs/sources_1/imports/sources_1/imports/new/fndController.v:163]
	Parameter MAX_COUNT bound to: 100000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clkDiv' (1#1) [C:/Users/kccistc/Desktop/Verilog_Project/20240510_clocktimer/20240510_clocktimer.srcs/sources_1/imports/sources_1/imports/new/fndController.v:163]
INFO: [Synth 8-6155] done synthesizing module 'clockCircuit' (2#1) [C:/Users/kccistc/Desktop/Verilog_Project/20240510_clocktimer/20240510_clocktimer.srcs/sources_1/new/clockTimer.v:30]
WARNING: [Synth 8-689] width (7) of port connection 'min_Count' does not match port width (6) of module 'clockCircuit' [C:/Users/kccistc/Desktop/Verilog_Project/20240510_clocktimer/20240510_clocktimer.srcs/sources_1/new/clockTimer.v:15]
WARNING: [Synth 8-689] width (7) of port connection 'sec_Count' does not match port width (6) of module 'clockCircuit' [C:/Users/kccistc/Desktop/Verilog_Project/20240510_clocktimer/20240510_clocktimer.srcs/sources_1/new/clockTimer.v:16]
INFO: [Synth 8-6157] synthesizing module 'fndController' [C:/Users/kccistc/Desktop/Verilog_Project/20240510_clocktimer/20240510_clocktimer.srcs/sources_1/imports/sources_1/imports/new/fndController.v:2]
INFO: [Synth 8-6157] synthesizing module 'clkDiv__parameterized0' [C:/Users/kccistc/Desktop/Verilog_Project/20240510_clocktimer/20240510_clocktimer.srcs/sources_1/imports/sources_1/imports/new/fndController.v:163]
	Parameter MAX_COUNT bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clkDiv__parameterized0' (2#1) [C:/Users/kccistc/Desktop/Verilog_Project/20240510_clocktimer/20240510_clocktimer.srcs/sources_1/imports/sources_1/imports/new/fndController.v:163]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/kccistc/Desktop/Verilog_Project/20240510_clocktimer/20240510_clocktimer.srcs/sources_1/imports/sources_1/imports/new/fndController.v:141]
	Parameter MAX_COUNT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter' (3#1) [C:/Users/kccistc/Desktop/Verilog_Project/20240510_clocktimer/20240510_clocktimer.srcs/sources_1/imports/sources_1/imports/new/fndController.v:141]
INFO: [Synth 8-6157] synthesizing module 'decoder' [C:/Users/kccistc/Desktop/Verilog_Project/20240510_clocktimer/20240510_clocktimer.srcs/sources_1/imports/sources_1/imports/new/fndController.v:125]
INFO: [Synth 8-226] default block is never used [C:/Users/kccistc/Desktop/Verilog_Project/20240510_clocktimer/20240510_clocktimer.srcs/sources_1/imports/sources_1/imports/new/fndController.v:131]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (4#1) [C:/Users/kccistc/Desktop/Verilog_Project/20240510_clocktimer/20240510_clocktimer.srcs/sources_1/imports/sources_1/imports/new/fndController.v:125]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [C:/Users/kccistc/Desktop/Verilog_Project/20240510_clocktimer/20240510_clocktimer.srcs/sources_1/imports/sources_1/imports/new/fndController.v:64]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (5#1) [C:/Users/kccistc/Desktop/Verilog_Project/20240510_clocktimer/20240510_clocktimer.srcs/sources_1/imports/sources_1/imports/new/fndController.v:64]
INFO: [Synth 8-6157] synthesizing module 'mux' [C:/Users/kccistc/Desktop/Verilog_Project/20240510_clocktimer/20240510_clocktimer.srcs/sources_1/imports/sources_1/imports/new/fndController.v:78]
INFO: [Synth 8-226] default block is never used [C:/Users/kccistc/Desktop/Verilog_Project/20240510_clocktimer/20240510_clocktimer.srcs/sources_1/imports/sources_1/imports/new/fndController.v:87]
INFO: [Synth 8-6155] done synthesizing module 'mux' (6#1) [C:/Users/kccistc/Desktop/Verilog_Project/20240510_clocktimer/20240510_clocktimer.srcs/sources_1/imports/sources_1/imports/new/fndController.v:78]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG' [C:/Users/kccistc/Desktop/Verilog_Project/20240510_clocktimer/20240510_clocktimer.srcs/sources_1/imports/sources_1/imports/new/fndController.v:97]
INFO: [Synth 8-226] default block is never used [C:/Users/kccistc/Desktop/Verilog_Project/20240510_clocktimer/20240510_clocktimer.srcs/sources_1/imports/sources_1/imports/new/fndController.v:103]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG' (7#1) [C:/Users/kccistc/Desktop/Verilog_Project/20240510_clocktimer/20240510_clocktimer.srcs/sources_1/imports/sources_1/imports/new/fndController.v:97]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (8#1) [C:/Users/kccistc/Desktop/Verilog_Project/20240510_clocktimer/20240510_clocktimer.srcs/sources_1/imports/sources_1/imports/new/fndController.v:2]
INFO: [Synth 8-6155] done synthesizing module 'clockTimer' (9#1) [C:/Users/kccistc/Desktop/Verilog_Project/20240510_clocktimer/20240510_clocktimer.srcs/sources_1/new/clockTimer.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1103.590 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1103.590 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1103.590 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1103.590 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/kccistc/Desktop/Verilog_Project/20240510_clocktimer/20240510_clocktimer.srcs/constrs_1/imports/Verilog_Project/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/kccistc/Desktop/Verilog_Project/20240510_clocktimer/20240510_clocktimer.srcs/constrs_1/imports/Verilog_Project/MY_Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/kccistc/Desktop/Verilog_Project/20240510_clocktimer/20240510_clocktimer.srcs/constrs_1/imports/Verilog_Project/MY_Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/clockTimer_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/clockTimer_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1152.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1152.945 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1152.945 ; gain = 49.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1152.945 ; gain = 49.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1152.945 ; gain = 49.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1152.945 ; gain = 49.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   27 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1152.945 ; gain = 49.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1152.945 ; gain = 49.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1170.844 ; gain = 67.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1171.641 ; gain = 68.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1178.918 ; gain = 75.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1178.918 ; gain = 75.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1178.918 ; gain = 75.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1178.918 ; gain = 75.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1178.918 ; gain = 75.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1178.918 ; gain = 75.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    11|
|3     |LUT1   |     5|
|4     |LUT2   |     8|
|5     |LUT3   |     5|
|6     |LUT4   |    40|
|7     |LUT5   |    28|
|8     |LUT6   |    15|
|9     |FDCE   |    58|
|10    |FDRE   |     2|
|11    |IBUF   |     2|
|12    |OBUF   |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1178.918 ; gain = 75.328
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1178.918 ; gain = 25.973
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1178.918 ; gain = 75.328
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1190.996 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1193.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1193.613 ; gain = 90.023
INFO: [Common 17-1381] The checkpoint 'C:/Users/kccistc/Desktop/Verilog_Project/20240510_clocktimer/20240510_clocktimer.runs/synth_1/clockTimer.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file clockTimer_utilization_synth.rpt -pb clockTimer_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May 11 17:15:46 2024...
