ISim log file
Running: E:\Verilog_tool\p1\P1_L0_expression_fsm\test_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb E:/Verilog_tool/p1/P1_L0_expression_fsm/test_isim_beh.wdb 
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 220 ns :  in File "E:/Verilog_tool/p1/P1_L0_expression_fsm/test.v" Line 78 
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 220 ns :  in File "E:/Verilog_tool/p1/P1_L0_expression_fsm/test.v" Line 78 
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 220 ns :  in File "E:/Verilog_tool/p1/P1_L0_expression_fsm/test.v" Line 78 
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 220 ns :  in File "E:/Verilog_tool/p1/P1_L0_expression_fsm/test.v" Line 78 
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Stopped at time : 230 ns :  in File "E:/Verilog_tool/p1/P1_L0_expression_fsm/test.v" Line 78 
The simulator has terminated in an unexpected manner.  Please review the ISim log (isim.log) for details.
