//
//Written by GowinSynthesis
//Tool Version "V1.9.11.02 (64-bit)"
//Wed Aug 27 22:44:08 2025

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/debugger/ip_debugger.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/dvi_tx/dvi_tx.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_clkdiv/gowin_clkdiv.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll/gowin_rpll.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll2/gowin_rpll2.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/msx_slot/msx_slot.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ram/ip_ram.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/sdram/ip_sdram_tangnano20k_c.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/tangnano20k_vdp_cartridge.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette_ram.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command_cache.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_cpu_interface.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_info_collect.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_makeup_pixel.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_select_visible_planes.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_screen_mode.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_sprite.v"
//file21 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_ssg.v"
//file22 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan.v"
//file23 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan_line_buffer.v"
//file24 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_double_buffer.v"
//file25 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out.v"
//file26 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out_bilinear.v"
//file27 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_ram_line_buffer.v"
//file28 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_vram_interface.v"
//file29 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ws2812_led/ip_ws2812_led.v"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  clk14m_d,
  clk215m
)
;
input clk14m_d;
output clk215m;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire pll_lock215;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk215m),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock215),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=14;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=4;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module Gowin_rPLL2 (
  clk14m_d,
  clk85m,
  O_sdram_clk_d,
  pll_lock85
)
;
input clk14m_d;
output clk85m;
output O_sdram_clk_d;
output pll_lock85;
wire clkoutd_o;
wire clkoutd3_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk85m),
    .CLKOUTP(O_sdram_clk_d),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock85),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({VCC,VCC,VCC,VCC}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="false";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=5;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=8;
defparam rpll_inst.PSDA_SEL="1000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL2 */
module Gowin_CLKDIV (
  clk85m,
  pll_lock85,
  clk42m
)
;
input clk85m;
input pll_lock85;
output clk42m;
wire VCC;
wire GND;
  CLKDIV clkdiv_inst (
    .CLKOUT(clk42m),
    .CALIB(GND),
    .HCLKIN(clk85m),
    .RESETN(pll_lock85) 
);
defparam clkdiv_inst.DIV_MODE="2";
defparam clkdiv_inst.GSREN="false";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_CLKDIV */
module msx_slot (
  clk85m,
  n36_6,
  w_bus_vdp_rdata_en,
  slot_wait_d_4,
  slot_rd_n_d,
  slot_wr_n_d,
  slot_iorq_n_d,
  ff_reset_n2_1,
  ff_busy,
  ff_bus_ready,
  slot_a_d,
  slot_d_in,
  w_bus_vdp_rdata,
  w_bus_ioreq,
  w_bus_write,
  slot_data_dir_d,
  p_slot_data_0_7,
  w_bus_valid,
  w_bus_wdata,
  w_bus_address,
  ff_rdata
)
;
input clk85m;
input n36_6;
input w_bus_vdp_rdata_en;
input slot_wait_d_4;
input slot_rd_n_d;
input slot_wr_n_d;
input slot_iorq_n_d;
input ff_reset_n2_1;
input ff_busy;
input ff_bus_ready;
input [7:0] slot_a_d;
input [7:0] slot_d_in;
input [7:0] w_bus_vdp_rdata;
output w_bus_ioreq;
output w_bus_write;
output slot_data_dir_d;
output p_slot_data_0_7;
output w_bus_valid;
output [7:0] w_bus_wdata;
output [1:0] w_bus_address;
output [7:0] ff_rdata;
wire w_active;
wire n230_5;
wire n227_3;
wire ff_write_9;
wire ff_ioreq_7;
wire n73_5;
wire ff_write_10;
wire n89_7;
wire n89_8;
wire n73_7;
wire n89_10;
wire n20_11;
wire n23_7;
wire n92_10;
wire ff_active;
wire ff_initial_busy;
wire ff_slot_rd_n;
wire ff_slot_wr_n;
wire ff_slot_ioreq_n;
wire ff_pre_slot_rd_n;
wire ff_pre_slot_wr_n;
wire ff_pre_slot_ioreq_n;
wire ff_iorq_wr;
wire ff_iorq_rd;
wire ff_slot_address_7_7;
wire ff_slot_data_7_6;
wire [7:0] ff_slot_address;
wire VCC;
wire GND;
  LUT2 w_active_s0 (
    .F(w_active),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam w_active_s0.INIT=4'hE;
  LUT2 n230_s2 (
    .F(n230_5),
    .I0(w_bus_ioreq),
    .I1(ff_reset_n2_1) 
);
defparam n230_s2.INIT=4'h7;
  LUT2 slot_data_dir_d_s (
    .F(slot_data_dir_d),
    .I0(ff_iorq_rd),
    .I1(w_bus_ioreq) 
);
defparam slot_data_dir_d_s.INIT=4'h8;
  LUT2 n227_s0 (
    .F(n227_3),
    .I0(ff_reset_n2_1),
    .I1(n73_7) 
);
defparam n227_s0.INIT=4'h8;
  LUT4 ff_write_s6 (
    .F(ff_write_9),
    .I0(ff_write_10),
    .I1(w_bus_write),
    .I2(ff_ioreq_7),
    .I3(ff_reset_n2_1) 
);
defparam ff_write_s6.INIT=16'h5CFF;
  LUT2 ff_ioreq_s4 (
    .F(ff_ioreq_7),
    .I0(w_bus_valid),
    .I1(ff_active) 
);
defparam ff_ioreq_s4.INIT=4'h1;
  LUT4 n73_s2 (
    .F(n73_5),
    .I0(ff_busy),
    .I1(ff_bus_ready),
    .I2(w_bus_ioreq),
    .I3(w_bus_valid) 
);
defparam n73_s2.INIT=16'h4F00;
  LUT2 ff_write_s7 (
    .F(ff_write_10),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam ff_write_s7.INIT=4'h4;
  LUT3 n89_s2 (
    .F(n89_7),
    .I0(ff_slot_address[2]),
    .I1(ff_slot_address[3]),
    .I2(n89_8) 
);
defparam n89_s2.INIT=8'h40;
  LUT4 n89_s3 (
    .F(n89_8),
    .I0(ff_slot_address[4]),
    .I1(ff_slot_address[5]),
    .I2(ff_slot_address[6]),
    .I3(ff_slot_address[7]) 
);
defparam n89_s3.INIT=16'h0100;
  LUT4 n73_s3 (
    .F(n73_7),
    .I0(w_active),
    .I1(w_bus_valid),
    .I2(ff_active),
    .I3(n89_7) 
);
defparam n73_s3.INIT=16'h0200;
  LUT2 p_slot_data_0_s3 (
    .F(p_slot_data_0_7),
    .I0(ff_iorq_rd),
    .I1(w_bus_ioreq) 
);
defparam p_slot_data_0_s3.INIT=4'h7;
  LUT4 n89_s4 (
    .F(n89_10),
    .I0(n89_7),
    .I1(ff_active),
    .I2(ff_iorq_wr),
    .I3(ff_iorq_rd) 
);
defparam n89_s4.INIT=16'hEEE0;
  LUT4 n20_s3 (
    .F(n20_11),
    .I0(ff_slot_ioreq_n),
    .I1(ff_slot_wr_n),
    .I2(ff_iorq_wr),
    .I3(ff_initial_busy) 
);
defparam n20_s3.INIT=16'hF011;
  LUT4 n23_s3 (
    .F(n23_7),
    .I0(ff_slot_ioreq_n),
    .I1(ff_slot_rd_n),
    .I2(ff_iorq_rd),
    .I3(ff_initial_busy) 
);
defparam n23_s3.INIT=16'hF011;
  LUT3 n92_s4 (
    .F(n92_10),
    .I0(n73_7),
    .I1(n73_5),
    .I2(w_bus_valid) 
);
defparam n92_s4.INIT=8'h1E;
  DFFE ff_slot_address_7_s0 (
    .Q(ff_slot_address[7]),
    .D(slot_a_d[7]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_6_s0 (
    .Q(ff_slot_address[6]),
    .D(slot_a_d[6]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_5_s0 (
    .Q(ff_slot_address[5]),
    .D(slot_a_d[5]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_4_s0 (
    .Q(ff_slot_address[4]),
    .D(slot_a_d[4]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_3_s0 (
    .Q(ff_slot_address[3]),
    .D(slot_a_d[3]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_2_s0 (
    .Q(ff_slot_address[2]),
    .D(slot_a_d[2]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_1_s0 (
    .Q(ff_slot_address[1]),
    .D(slot_a_d[1]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_address_0_s0 (
    .Q(ff_slot_address[0]),
    .D(slot_a_d[0]),
    .CLK(clk85m),
    .CE(ff_slot_address_7_7) 
);
  DFFE ff_slot_data_7_s0 (
    .Q(w_bus_wdata[7]),
    .D(slot_d_in[7]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_6_s0 (
    .Q(w_bus_wdata[6]),
    .D(slot_d_in[6]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_5_s0 (
    .Q(w_bus_wdata[5]),
    .D(slot_d_in[5]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_4_s0 (
    .Q(w_bus_wdata[4]),
    .D(slot_d_in[4]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_3_s0 (
    .Q(w_bus_wdata[3]),
    .D(slot_d_in[3]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_2_s0 (
    .Q(w_bus_wdata[2]),
    .D(slot_d_in[2]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_1_s0 (
    .Q(w_bus_wdata[1]),
    .D(slot_d_in[1]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFE ff_slot_data_0_s0 (
    .Q(w_bus_wdata[0]),
    .D(slot_d_in[0]),
    .CLK(clk85m),
    .CE(ff_slot_data_7_6) 
);
  DFFR ff_active_s0 (
    .Q(ff_active),
    .D(w_active),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_active_s0.INIT=1'b0;
  DFFRE ff_ioreq_s0 (
    .Q(w_bus_ioreq),
    .D(n89_10),
    .CLK(clk85m),
    .CE(ff_ioreq_7),
    .RESET(n36_6) 
);
defparam ff_ioreq_s0.INIT=1'b0;
  DFFE ff_bus_address_1_s0 (
    .Q(w_bus_address[1]),
    .D(ff_slot_address[1]),
    .CLK(clk85m),
    .CE(n227_3) 
);
  DFFE ff_bus_address_0_s0 (
    .Q(w_bus_address[0]),
    .D(ff_slot_address[0]),
    .CLK(clk85m),
    .CE(n227_3) 
);
  DFFRE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(w_bus_vdp_rdata[7]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_7_s0.INIT=1'b0;
  DFFRE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(w_bus_vdp_rdata[6]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_6_s0.INIT=1'b0;
  DFFRE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(w_bus_vdp_rdata[5]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_5_s0.INIT=1'b0;
  DFFRE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(w_bus_vdp_rdata[4]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_4_s0.INIT=1'b0;
  DFFRE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(w_bus_vdp_rdata[3]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_3_s0.INIT=1'b0;
  DFFRE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(w_bus_vdp_rdata[2]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_2_s0.INIT=1'b0;
  DFFRE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(w_bus_vdp_rdata[1]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_1_s0.INIT=1'b0;
  DFFRE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(w_bus_vdp_rdata[0]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .RESET(n230_5) 
);
defparam ff_rdata_0_s0.INIT=1'b0;
  DFFS ff_initial_busy_s0 (
    .Q(ff_initial_busy),
    .D(slot_wait_d_4),
    .CLK(clk85m),
    .SET(n36_6) 
);
defparam ff_initial_busy_s0.INIT=1'b1;
  DFF ff_write_s2 (
    .Q(w_bus_write),
    .D(ff_write_9),
    .CLK(clk85m) 
);
defparam ff_write_s2.INIT=1'b0;
  DFFS ff_slot_rd_n_s1 (
    .Q(ff_slot_rd_n),
    .D(ff_pre_slot_rd_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_rd_n_s1.INIT=1'b1;
  DFFS ff_slot_wr_n_s1 (
    .Q(ff_slot_wr_n),
    .D(ff_pre_slot_wr_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_wr_n_s1.INIT=1'b1;
  DFFS ff_slot_ioreq_n_s1 (
    .Q(ff_slot_ioreq_n),
    .D(ff_pre_slot_ioreq_n),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_slot_ioreq_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_rd_n_s1 (
    .Q(ff_pre_slot_rd_n),
    .D(slot_rd_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_rd_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_wr_n_s1 (
    .Q(ff_pre_slot_wr_n),
    .D(slot_wr_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_wr_n_s1.INIT=1'b1;
  DFFS ff_pre_slot_ioreq_n_s1 (
    .Q(ff_pre_slot_ioreq_n),
    .D(slot_iorq_n_d),
    .CLK(clk85m),
    .SET(GND) 
);
defparam ff_pre_slot_ioreq_n_s1.INIT=1'b1;
  DFFC ff_iorq_wr_s3 (
    .Q(ff_iorq_wr),
    .D(n20_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_wr_s3.INIT=1'b0;
  DFFC ff_iorq_rd_s2 (
    .Q(ff_iorq_rd),
    .D(n23_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_rd_s2.INIT=1'b0;
  DFFR ff_valid_s2 (
    .Q(w_bus_valid),
    .D(n92_10),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_valid_s2.INIT=1'b0;
  INV ff_slot_address_7_s3 (
    .O(ff_slot_address_7_7),
    .I(ff_slot_ioreq_n) 
);
  INV ff_slot_data_7_s3 (
    .O(ff_slot_data_7_6),
    .I(ff_slot_wr_n) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_slot */
module vdp_cpu_interface (
  w_bus_write,
  clk85m,
  n36_6,
  ff_reset_n2_1,
  w_bus_valid,
  w_cpu_vram_rdata_en,
  w_status_command_enable,
  w_sprite_mode2_4,
  n1177_7,
  ff_v_active_8,
  w_sprite_collision,
  n127_3,
  w_pre_vram_refresh,
  ff_vram_refresh,
  w_bus_ioreq,
  w_bus_wdata,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_status_color,
  w_bus_address,
  w_cpu_vram_rdata,
  w_screen_pos_y,
  ff_half_count,
  w_register_write,
  w_pulse1,
  w_cpu_vram_write,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_display_on,
  reg_sprite_disable,
  reg_color0_opaque,
  reg_50hz_mode,
  reg_interleaving_mode,
  reg_interlace_mode,
  reg_212lines_mode,
  reg_scroll_planes,
  reg_left_mask,
  w_palette_valid,
  w_bus_vdp_rdata_en,
  ff_bus_ready,
  n28_4,
  n31_3,
  n1635_4,
  n1645_4,
  n1669_4,
  n1675_4,
  n961_40,
  n964_35,
  ff_vram_valid_12,
  ff_busy,
  w_pulse2,
  n1050_20,
  w_register_data,
  w_register_num,
  w_cpu_vram_wdata,
  reg_screen_mode,
  reg_pattern_name_table_base,
  reg_color_table_base,
  reg_pattern_generator_table_base,
  reg_sprite_attribute_table_base,
  reg_sprite_pattern_generator_table_base,
  reg_backdrop_color,
  reg_blink_period,
  ff_status_register_pointer,
  reg_display_adjust,
  reg_vertical_offset,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  w_palette_r,
  w_palette_b,
  w_palette_g,
  w_bus_vdp_rdata,
  w_cpu_vram_address,
  w_palette_num
)
;
input w_bus_write;
input clk85m;
input n36_6;
input ff_reset_n2_1;
input w_bus_valid;
input w_cpu_vram_rdata_en;
input w_status_command_enable;
input w_sprite_mode2_4;
input n1177_7;
input ff_v_active_8;
input w_sprite_collision;
input n127_3;
input w_pre_vram_refresh;
input ff_vram_refresh;
input w_bus_ioreq;
input [7:0] w_bus_wdata;
input [8:0] w_sprite_collision_x;
input [8:0] w_sprite_collision_y;
input [7:0] w_status_color;
input [1:0] w_bus_address;
input [7:0] w_cpu_vram_rdata;
input [7:0] w_screen_pos_y;
input [12:0] ff_half_count;
output w_register_write;
output w_pulse1;
output w_cpu_vram_write;
output reg_sprite_magify;
output reg_sprite_16x16;
output reg_display_on;
output reg_sprite_disable;
output reg_color0_opaque;
output reg_50hz_mode;
output reg_interleaving_mode;
output reg_interlace_mode;
output reg_212lines_mode;
output reg_scroll_planes;
output reg_left_mask;
output w_palette_valid;
output w_bus_vdp_rdata_en;
output ff_bus_ready;
output n28_4;
output n31_3;
output n1635_4;
output n1645_4;
output n1669_4;
output n1675_4;
output n961_40;
output n964_35;
output ff_vram_valid_12;
output ff_busy;
output w_pulse2;
output n1050_20;
output [7:0] w_register_data;
output [5:0] w_register_num;
output [7:0] w_cpu_vram_wdata;
output [4:0] reg_screen_mode;
output [16:10] reg_pattern_name_table_base;
output [16:6] reg_color_table_base;
output [16:11] reg_pattern_generator_table_base;
output [16:7] reg_sprite_attribute_table_base;
output [16:11] reg_sprite_pattern_generator_table_base;
output [7:0] reg_backdrop_color;
output [7:0] reg_blink_period;
output [3:0] ff_status_register_pointer;
output [7:0] reg_display_adjust;
output [7:0] reg_vertical_offset;
output [2:0] reg_horizontal_offset_l;
output [8:3] reg_horizontal_offset_h;
output [2:0] w_palette_r;
output [2:0] w_palette_b;
output [2:0] w_palette_g;
output [7:0] w_bus_vdp_rdata;
output [16:0] w_cpu_vram_address;
output [3:0] w_palette_num;
wire n966_28;
wire n966_29;
wire n23_3;
wire n26_5;
wire n30_4;
wire n96_3;
wire n123_3;
wire n124_3;
wire n125_3;
wire n126_3;
wire n127_3_0;
wire n128_3;
wire n200_3;
wire n201_3;
wire n202_3;
wire n203_3;
wire n204_3;
wire n205_3;
wire n377_3;
wire n378_3;
wire n379_3;
wire n380_3;
wire n381_3;
wire n382_3;
wire n383_3;
wire n384_3;
wire n385_3;
wire n386_3;
wire n387_3;
wire n388_3;
wire n389_3;
wire n390_3;
wire n391_3;
wire n392_3;
wire n393_3;
wire n879_3;
wire n919_3;
wire n920_3;
wire n921_3;
wire n922_3;
wire n1004_3;
wire n1005_3;
wire n1006_3;
wire n1007_3;
wire n1008_3;
wire n1009_3;
wire n1010_3;
wire n1011_3;
wire n1510_4;
wire n1530_3;
wire n959_36;
wire n960_35;
wire n961_38;
wire n962_38;
wire n963_39;
wire n964_32;
wire n964_34;
wire n965_41;
wire n966_37;
wire n966_39;
wire ff_palette_g_2_5;
wire ff_register_write_7;
wire ff_register_num_5_7;
wire ff_register_pointer_5_8;
wire ff_vram_address_16_6;
wire ff_vram_address_13_6;
wire ff_color_palette_valid_7;
wire n1050_8;
wire n1053_8;
wire n230_6;
wire n229_6;
wire n228_6;
wire n227_6;
wire n226_6;
wire n225_6;
wire n224_6;
wire n223_6;
wire n966_41;
wire n1050_10;
wire n1053_10;
wire n1012_6;
wire n200_4;
wire n203_4;
wire n377_4;
wire n378_4;
wire n379_4;
wire n380_4;
wire n381_4;
wire n382_4;
wire n383_4;
wire n384_4;
wire n385_4;
wire n386_4;
wire n388_4;
wire n1625_4;
wire n391_4;
wire n393_4;
wire n1628_4;
wire n1642_4;
wire n1710_4;
wire n1734_4;
wire n920_4;
wire n1004_4;
wire n1005_4;
wire n1006_4;
wire n1007_4;
wire n1008_4;
wire n1009_4;
wire n1010_4;
wire n1011_4;
wire n959_38;
wire n960_36;
wire n961_39;
wire n962_39;
wire n963_40;
wire n963_41;
wire n964_36;
wire n964_37;
wire n965_42;
wire n965_43;
wire n965_44;
wire ff_vram_address_13_7;
wire n1050_12;
wire n1053_11;
wire n1053_12;
wire n1053_13;
wire n1053_14;
wire n391_5;
wire n959_39;
wire n959_40;
wire n960_37;
wire n960_38;
wire n1050_13;
wire n1050_14;
wire n1050_15;
wire n1050_16;
wire n1053_15;
wire n1053_16;
wire n1050_17;
wire n1050_18;
wire n387_6;
wire n392_6;
wire n919_6;
wire n1784_5;
wire ff_vram_write_8;
wire ff_vram_valid_14;
wire n1653_6;
wire n202_6;
wire n201_6;
wire n959_42;
wire n962_42;
wire n961_43;
wire n1698_5;
wire n1661_6;
wire ff_vram_address_16_9;
wire n1669_6;
wire n1726_5;
wire n1706_5;
wire n1675_6;
wire n879_6;
wire n1683_5;
wire n1625_7;
wire ff_vram_valid_16;
wire n1004_7;
wire n96_6;
wire n881_5;
wire n219_5;
wire n1504_7;
wire n1734_6;
wire n1686_5;
wire n1628_6;
wire n1739_5;
wire n1710_6;
wire n1642_6;
wire n1635_6;
wire n1745_5;
wire n1718_5;
wire n1659_5;
wire n1645_6;
wire n47_8;
wire n254_10;
wire n255_11;
wire n923_14;
wire ff_bus_write;
wire ff_port0;
wire ff_port1;
wire ff_port2;
wire ff_port3;
wire ff_bus_valid;
wire ff_not_increment;
wire ff_line_interrupt_enable;
wire ff_frame_interrupt_enable;
wire ff_vram_type;
wire ff_2nd_access;
wire ff_frame_interrupt;
wire ff_line_interrupt;
wire ff_color_palette_g_phase;
wire n966_31;
wire n966_33;
wire n966_35;
wire n131_5;
wire n243_8;
wire [7:0] ff_bus_wdata;
wire [7:0] reg_interrupt_line;
wire [7:0] ff_status_register;
wire [5:0] ff_register_pointer;
wire VCC;
wire GND;
  LUT3 n966_s29 (
    .F(n966_28),
    .I0(w_sprite_collision_x[8]),
    .I1(w_sprite_collision_y[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s29.INIT=8'hCA;
  LUT3 n966_s30 (
    .F(n966_29),
    .I0(w_sprite_collision_y[8]),
    .I1(w_status_color[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s30.INIT=8'hCA;
  LUT2 n23_s0 (
    .F(n23_3),
    .I0(w_bus_valid),
    .I1(ff_bus_ready) 
);
defparam n23_s0.INIT=4'h8;
  LUT2 n26_s2 (
    .F(n26_5),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n26_s2.INIT=4'h1;
  LUT2 n28_s1 (
    .F(n28_4),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n28_s1.INIT=4'h4;
  LUT2 n30_s1 (
    .F(n30_4),
    .I0(w_bus_address[0]),
    .I1(w_bus_address[1]) 
);
defparam n30_s1.INIT=4'h4;
  LUT2 n31_s0 (
    .F(n31_3),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n31_s0.INIT=4'h8;
  LUT3 n96_s0 (
    .F(n96_3),
    .I0(n96_6),
    .I1(ff_bus_wdata[7]),
    .I2(n1504_7) 
);
defparam n96_s0.INIT=8'hCA;
  LUT3 n123_s0 (
    .F(n123_3),
    .I0(ff_bus_wdata[5]),
    .I1(ff_register_pointer[5]),
    .I2(n1504_7) 
);
defparam n123_s0.INIT=8'hAC;
  LUT3 n124_s0 (
    .F(n124_3),
    .I0(ff_bus_wdata[4]),
    .I1(ff_register_pointer[4]),
    .I2(n1504_7) 
);
defparam n124_s0.INIT=8'hAC;
  LUT3 n125_s0 (
    .F(n125_3),
    .I0(ff_bus_wdata[3]),
    .I1(ff_register_pointer[3]),
    .I2(n1504_7) 
);
defparam n125_s0.INIT=8'hAC;
  LUT3 n126_s0 (
    .F(n126_3),
    .I0(ff_bus_wdata[2]),
    .I1(ff_register_pointer[2]),
    .I2(n1504_7) 
);
defparam n126_s0.INIT=8'hAC;
  LUT3 n127_s0 (
    .F(n127_3_0),
    .I0(ff_bus_wdata[1]),
    .I1(ff_register_pointer[1]),
    .I2(n1504_7) 
);
defparam n127_s0.INIT=8'hAC;
  LUT3 n128_s0 (
    .F(n128_3),
    .I0(ff_bus_wdata[0]),
    .I1(ff_register_pointer[0]),
    .I2(n1504_7) 
);
defparam n128_s0.INIT=8'hAC;
  LUT3 n200_s0 (
    .F(n200_3),
    .I0(n200_4),
    .I1(w_register_data[5]),
    .I2(n96_6) 
);
defparam n200_s0.INIT=8'hAC;
  LUT4 n201_s0 (
    .F(n201_3),
    .I0(w_register_data[4]),
    .I1(ff_register_pointer[4]),
    .I2(n201_6),
    .I3(n96_6) 
);
defparam n201_s0.INIT=16'h3CAA;
  LUT3 n202_s0 (
    .F(n202_3),
    .I0(n202_6),
    .I1(w_register_data[3]),
    .I2(n96_6) 
);
defparam n202_s0.INIT=8'hAC;
  LUT4 n203_s0 (
    .F(n203_3),
    .I0(w_register_data[2]),
    .I1(ff_register_pointer[2]),
    .I2(n203_4),
    .I3(n96_6) 
);
defparam n203_s0.INIT=16'h3CAA;
  LUT4 n204_s0 (
    .F(n204_3),
    .I0(w_register_data[1]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]),
    .I3(n96_6) 
);
defparam n204_s0.INIT=16'h3CAA;
  LUT3 n205_s0 (
    .F(n205_3),
    .I0(w_register_data[0]),
    .I1(ff_register_pointer[0]),
    .I2(n96_6) 
);
defparam n205_s0.INIT=8'h3A;
  LUT4 n377_s0 (
    .F(n377_3),
    .I0(ff_bus_wdata[5]),
    .I1(w_cpu_vram_address[13]),
    .I2(n377_4),
    .I3(w_pulse2) 
);
defparam n377_s0.INIT=16'h3CAA;
  LUT3 n378_s0 (
    .F(n378_3),
    .I0(n378_4),
    .I1(ff_bus_wdata[4]),
    .I2(w_pulse2) 
);
defparam n378_s0.INIT=8'hAC;
  LUT3 n379_s0 (
    .F(n379_3),
    .I0(n379_4),
    .I1(ff_bus_wdata[3]),
    .I2(w_pulse2) 
);
defparam n379_s0.INIT=8'hAC;
  LUT4 n380_s0 (
    .F(n380_3),
    .I0(ff_bus_wdata[2]),
    .I1(w_cpu_vram_address[10]),
    .I2(n380_4),
    .I3(w_pulse2) 
);
defparam n380_s0.INIT=16'h3CAA;
  LUT3 n381_s0 (
    .F(n381_3),
    .I0(n381_4),
    .I1(ff_bus_wdata[1]),
    .I2(w_pulse2) 
);
defparam n381_s0.INIT=8'hAC;
  LUT3 n382_s0 (
    .F(n382_3),
    .I0(n382_4),
    .I1(ff_bus_wdata[0]),
    .I2(w_pulse2) 
);
defparam n382_s0.INIT=8'hAC;
  LUT4 n383_s0 (
    .F(n383_3),
    .I0(w_register_data[7]),
    .I1(w_cpu_vram_address[7]),
    .I2(n383_4),
    .I3(w_pulse2) 
);
defparam n383_s0.INIT=16'h3CAA;
  LUT3 n384_s0 (
    .F(n384_3),
    .I0(w_register_data[6]),
    .I1(n384_4),
    .I2(w_pulse2) 
);
defparam n384_s0.INIT=8'hCA;
  LUT3 n385_s0 (
    .F(n385_3),
    .I0(n385_4),
    .I1(w_register_data[5]),
    .I2(w_pulse2) 
);
defparam n385_s0.INIT=8'hAC;
  LUT4 n386_s0 (
    .F(n386_3),
    .I0(w_register_data[4]),
    .I1(w_cpu_vram_address[4]),
    .I2(n386_4),
    .I3(w_pulse2) 
);
defparam n386_s0.INIT=16'h3CAA;
  LUT3 n387_s0 (
    .F(n387_3),
    .I0(n387_6),
    .I1(w_register_data[3]),
    .I2(w_pulse2) 
);
defparam n387_s0.INIT=8'hAC;
  LUT4 n388_s0 (
    .F(n388_3),
    .I0(w_register_data[2]),
    .I1(w_cpu_vram_address[2]),
    .I2(n388_4),
    .I3(w_pulse2) 
);
defparam n388_s0.INIT=16'h3CAA;
  LUT4 n389_s0 (
    .F(n389_3),
    .I0(w_register_data[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(w_pulse2) 
);
defparam n389_s0.INIT=16'h3CAA;
  LUT3 n390_s0 (
    .F(n390_3),
    .I0(w_cpu_vram_address[0]),
    .I1(w_register_data[0]),
    .I2(w_pulse2) 
);
defparam n390_s0.INIT=8'h5C;
  LUT4 n391_s0 (
    .F(n391_3),
    .I0(ff_vram_type),
    .I1(w_register_data[2]),
    .I2(n391_4),
    .I3(w_pulse2) 
);
defparam n391_s0.INIT=16'hF088;
  LUT4 n392_s0 (
    .F(n392_3),
    .I0(ff_vram_type),
    .I1(w_register_data[1]),
    .I2(n392_6),
    .I3(w_pulse2) 
);
defparam n392_s0.INIT=16'hF088;
  LUT4 n393_s0 (
    .F(n393_3),
    .I0(ff_vram_type),
    .I1(w_register_data[0]),
    .I2(n393_4),
    .I3(w_pulse2) 
);
defparam n393_s0.INIT=16'hF088;
  LUT4 n879_s0 (
    .F(n879_3),
    .I0(n881_5),
    .I1(w_register_write),
    .I2(w_palette_valid),
    .I3(n879_6) 
);
defparam n879_s0.INIT=16'hFF10;
  LUT4 n919_s0 (
    .F(n919_3),
    .I0(w_register_data[3]),
    .I1(w_palette_num[3]),
    .I2(n919_6),
    .I3(w_register_write) 
);
defparam n919_s0.INIT=16'hAA3C;
  LUT4 n920_s0 (
    .F(n920_3),
    .I0(w_register_data[2]),
    .I1(w_palette_num[2]),
    .I2(n920_4),
    .I3(w_register_write) 
);
defparam n920_s0.INIT=16'hAA3C;
  LUT4 n921_s0 (
    .F(n921_3),
    .I0(w_register_data[1]),
    .I1(w_palette_num[0]),
    .I2(w_palette_num[1]),
    .I3(w_register_write) 
);
defparam n921_s0.INIT=16'hAA3C;
  LUT3 n922_s0 (
    .F(n922_3),
    .I0(w_palette_num[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n922_s0.INIT=8'hC5;
  LUT4 n1004_s0 (
    .F(n1004_3),
    .I0(n1004_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[7]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1004_s0.INIT=16'hF044;
  LUT4 n1005_s0 (
    .F(n1005_3),
    .I0(n1005_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[6]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1005_s0.INIT=16'hF044;
  LUT4 n1006_s0 (
    .F(n1006_3),
    .I0(n1006_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[5]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1006_s0.INIT=16'hF044;
  LUT4 n1007_s0 (
    .F(n1007_3),
    .I0(n1007_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[4]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1007_s0.INIT=16'hF044;
  LUT4 n1008_s0 (
    .F(n1008_3),
    .I0(n1008_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[3]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1008_s0.INIT=16'hF044;
  LUT4 n1009_s0 (
    .F(n1009_3),
    .I0(n1009_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[2]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1009_s0.INIT=16'hF044;
  LUT4 n1010_s0 (
    .F(n1010_3),
    .I0(n1010_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[1]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1010_s0.INIT=16'hF044;
  LUT4 n1011_s0 (
    .F(n1011_3),
    .I0(n1011_4),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata[0]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n1011_s0.INIT=16'hF044;
  LUT3 n1510_s1 (
    .F(n1510_4),
    .I0(n96_6),
    .I1(ff_2nd_access),
    .I2(n1504_7) 
);
defparam n1510_s1.INIT=8'h3A;
  LUT3 n1530_s0 (
    .F(n1530_3),
    .I0(n96_6),
    .I1(n1628_4),
    .I2(n1710_4) 
);
defparam n1530_s0.INIT=8'h40;
  LUT2 n959_s22 (
    .F(n959_36),
    .I0(n959_42),
    .I1(n959_38) 
);
defparam n959_s22.INIT=4'hE;
  LUT2 n960_s21 (
    .F(n960_35),
    .I0(n959_42),
    .I1(n960_36) 
);
defparam n960_s21.INIT=4'hE;
  LUT4 n961_s22 (
    .F(n961_38),
    .I0(n961_39),
    .I1(n961_40),
    .I2(n959_42),
    .I3(n961_43) 
);
defparam n961_s22.INIT=16'hFFF4;
  LUT4 n962_s22 (
    .F(n962_38),
    .I0(n962_39),
    .I1(n961_40),
    .I2(n959_42),
    .I3(n962_42) 
);
defparam n962_s22.INIT=16'hFFF4;
  LUT4 n963_s23 (
    .F(n963_39),
    .I0(n963_40),
    .I1(n961_40),
    .I2(n959_42),
    .I3(n963_41) 
);
defparam n963_s23.INIT=16'hFFF4;
  LUT4 n964_s20 (
    .F(n964_32),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n964_s20.INIT=16'hC1CE;
  LUT4 n964_s21 (
    .F(n964_34),
    .I0(n964_35),
    .I1(ff_status_register_pointer[3]),
    .I2(n964_36),
    .I3(n964_37) 
);
defparam n964_s21.INIT=16'hFFF4;
  LUT4 n965_s23 (
    .F(n965_41),
    .I0(n965_42),
    .I1(n965_43),
    .I2(n959_42),
    .I3(n965_44) 
);
defparam n965_s23.INIT=16'hFFF8;
  LUT3 n966_s32 (
    .F(n966_37),
    .I0(w_status_command_enable),
    .I1(w_sprite_collision_x[0]),
    .I2(ff_status_register_pointer[0]) 
);
defparam n966_s32.INIT=8'hCA;
  LUT4 n966_s25 (
    .F(n966_39),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[1]),
    .I2(n966_35),
    .I3(ff_status_register_pointer[3]) 
);
defparam n966_s25.INIT=16'hEEF0;
  LUT4 ff_palette_g_2_s2 (
    .F(ff_palette_g_2_5),
    .I0(w_register_write),
    .I1(ff_reset_n2_1),
    .I2(ff_color_palette_g_phase),
    .I3(n881_5) 
);
defparam ff_palette_g_2_s2.INIT=16'h4000;
  LUT3 ff_register_write_s4 (
    .F(ff_register_write_7),
    .I0(n1504_7),
    .I1(ff_2nd_access),
    .I2(ff_busy) 
);
defparam ff_register_write_s4.INIT=8'h0D;
  LUT3 ff_register_num_5_s4 (
    .F(ff_register_num_5_7),
    .I0(n96_6),
    .I1(ff_2nd_access),
    .I2(n1504_7) 
);
defparam ff_register_num_5_s4.INIT=8'hCA;
  LUT3 ff_register_pointer_5_s3 (
    .F(ff_register_pointer_5_8),
    .I0(ff_not_increment),
    .I1(n96_6),
    .I2(n1530_3) 
);
defparam ff_register_pointer_5_s3.INIT=8'hF4;
  LUT4 ff_vram_address_16_s3 (
    .F(ff_vram_address_16_6),
    .I0(w_sprite_mode2_4),
    .I1(ff_vram_type),
    .I2(ff_vram_address_16_9),
    .I3(w_pulse2) 
);
defparam ff_vram_address_16_s3.INIT=16'h44F0;
  LUT4 ff_vram_address_13_s3 (
    .F(ff_vram_address_13_6),
    .I0(ff_vram_address_16_9),
    .I1(n1504_7),
    .I2(ff_vram_address_13_7),
    .I3(w_pulse2) 
);
defparam ff_vram_address_13_s3.INIT=16'hFF40;
  LUT3 ff_color_palette_valid_s4 (
    .F(ff_color_palette_valid_7),
    .I0(n881_5),
    .I1(ff_color_palette_g_phase),
    .I2(w_register_write) 
);
defparam ff_color_palette_valid_s4.INIT=8'h0D;
  LUT3 n1050_s3 (
    .F(n1050_8),
    .I0(n1050_20),
    .I1(n1050_12),
    .I2(n1050_10) 
);
defparam n1050_s3.INIT=8'h4F;
  LUT4 n1053_s3 (
    .F(n1053_8),
    .I0(n1053_11),
    .I1(n1053_12),
    .I2(n1053_13),
    .I3(n1053_10) 
);
defparam n1053_s3.INIT=16'h80FF;
  LUT2 n230_s1 (
    .F(n230_6),
    .I0(ff_bus_wdata[0]),
    .I1(n219_5) 
);
defparam n230_s1.INIT=4'h8;
  LUT2 n229_s1 (
    .F(n229_6),
    .I0(ff_bus_wdata[1]),
    .I1(n219_5) 
);
defparam n229_s1.INIT=4'h8;
  LUT2 n228_s1 (
    .F(n228_6),
    .I0(ff_bus_wdata[2]),
    .I1(n219_5) 
);
defparam n228_s1.INIT=4'h8;
  LUT2 n227_s1 (
    .F(n227_6),
    .I0(ff_bus_wdata[3]),
    .I1(n219_5) 
);
defparam n227_s1.INIT=4'h8;
  LUT2 n226_s1 (
    .F(n226_6),
    .I0(ff_bus_wdata[4]),
    .I1(n219_5) 
);
defparam n226_s1.INIT=4'h8;
  LUT2 n225_s1 (
    .F(n225_6),
    .I0(ff_bus_wdata[5]),
    .I1(n219_5) 
);
defparam n225_s1.INIT=4'h8;
  LUT2 n224_s1 (
    .F(n224_6),
    .I0(ff_bus_wdata[6]),
    .I1(n219_5) 
);
defparam n224_s1.INIT=4'h8;
  LUT2 n223_s1 (
    .F(n223_6),
    .I0(ff_bus_wdata[7]),
    .I1(n219_5) 
);
defparam n223_s1.INIT=4'h8;
  LUT2 n966_s31 (
    .F(n966_41),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_line_interrupt) 
);
defparam n966_s31.INIT=4'h8;
  LUT3 n1050_s4 (
    .F(n1050_10),
    .I0(n1050_20),
    .I1(ff_frame_interrupt_enable),
    .I2(n1177_7) 
);
defparam n1050_s4.INIT=8'hE0;
  LUT3 n1053_s4 (
    .F(n1053_10),
    .I0(n1053_14),
    .I1(ff_line_interrupt_enable),
    .I2(n1050_20) 
);
defparam n1053_s4.INIT=8'h5C;
  LUT3 n1012_s1 (
    .F(n1012_6),
    .I0(ff_port0),
    .I1(n1004_7),
    .I2(w_cpu_vram_rdata_en) 
);
defparam n1012_s1.INIT=8'hF4;
  LUT3 n200_s1 (
    .F(n200_4),
    .I0(ff_register_pointer[4]),
    .I1(n201_6),
    .I2(ff_register_pointer[5]) 
);
defparam n200_s1.INIT=8'h78;
  LUT2 n203_s1 (
    .F(n203_4),
    .I0(ff_register_pointer[1]),
    .I1(ff_register_pointer[0]) 
);
defparam n203_s1.INIT=4'h8;
  LUT4 n377_s1 (
    .F(n377_4),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[11]),
    .I2(w_cpu_vram_address[12]),
    .I3(n380_4) 
);
defparam n377_s1.INIT=16'h8000;
  LUT4 n378_s1 (
    .F(n378_4),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[11]),
    .I2(n380_4),
    .I3(w_cpu_vram_address[12]) 
);
defparam n378_s1.INIT=16'h7F80;
  LUT3 n379_s1 (
    .F(n379_4),
    .I0(w_cpu_vram_address[10]),
    .I1(n380_4),
    .I2(w_cpu_vram_address[11]) 
);
defparam n379_s1.INIT=8'h78;
  LUT4 n380_s1 (
    .F(n380_4),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[8]),
    .I2(w_cpu_vram_address[9]),
    .I3(n383_4) 
);
defparam n380_s1.INIT=16'h8000;
  LUT4 n381_s1 (
    .F(n381_4),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[8]),
    .I2(n383_4),
    .I3(w_cpu_vram_address[9]) 
);
defparam n381_s1.INIT=16'h7F80;
  LUT3 n382_s1 (
    .F(n382_4),
    .I0(w_cpu_vram_address[7]),
    .I1(n383_4),
    .I2(w_cpu_vram_address[8]) 
);
defparam n382_s1.INIT=8'h78;
  LUT4 n383_s1 (
    .F(n383_4),
    .I0(w_cpu_vram_address[4]),
    .I1(w_cpu_vram_address[5]),
    .I2(w_cpu_vram_address[6]),
    .I3(n386_4) 
);
defparam n383_s1.INIT=16'h8000;
  LUT4 n384_s1 (
    .F(n384_4),
    .I0(w_cpu_vram_address[4]),
    .I1(w_cpu_vram_address[5]),
    .I2(n386_4),
    .I3(w_cpu_vram_address[6]) 
);
defparam n384_s1.INIT=16'h7F80;
  LUT3 n385_s1 (
    .F(n385_4),
    .I0(w_cpu_vram_address[4]),
    .I1(n386_4),
    .I2(w_cpu_vram_address[5]) 
);
defparam n385_s1.INIT=8'h78;
  LUT4 n386_s1 (
    .F(n386_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]),
    .I2(w_cpu_vram_address[2]),
    .I3(w_cpu_vram_address[3]) 
);
defparam n386_s1.INIT=16'h8000;
  LUT2 n388_s1 (
    .F(n388_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]) 
);
defparam n388_s1.INIT=4'h8;
  LUT4 n1625_s1 (
    .F(n1625_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_num[5]),
    .I3(w_register_write) 
);
defparam n1625_s1.INIT=16'h0100;
  LUT4 n391_s1 (
    .F(n391_4),
    .I0(w_cpu_vram_address[15]),
    .I1(n377_4),
    .I2(n391_5),
    .I3(w_cpu_vram_address[16]) 
);
defparam n391_s1.INIT=16'h7F80;
  LUT3 n393_s1 (
    .F(n393_4),
    .I0(w_cpu_vram_address[13]),
    .I1(n377_4),
    .I2(w_cpu_vram_address[14]) 
);
defparam n393_s1.INIT=8'h78;
  LUT3 n1628_s1 (
    .F(n1628_4),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]) 
);
defparam n1628_s1.INIT=8'h10;
  LUT3 n1635_s1 (
    .F(n1635_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]) 
);
defparam n1635_s1.INIT=8'h10;
  LUT4 n1642_s1 (
    .F(n1642_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[5]),
    .I2(w_register_write),
    .I3(w_register_num[3]) 
);
defparam n1642_s1.INIT=16'h1000;
  LUT3 n1645_s1 (
    .F(n1645_4),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]) 
);
defparam n1645_s1.INIT=8'h40;
  LUT3 n1669_s1 (
    .F(n1669_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]) 
);
defparam n1669_s1.INIT=8'h40;
  LUT3 n1675_s1 (
    .F(n1675_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]) 
);
defparam n1675_s1.INIT=8'h80;
  LUT4 n1710_s1 (
    .F(n1710_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[5]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1710_s1.INIT=16'h1000;
  LUT4 n1734_s1 (
    .F(n1734_4),
    .I0(w_register_num[5]),
    .I1(w_register_num[3]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1734_s1.INIT=16'h4000;
  LUT2 n920_s1 (
    .F(n920_4),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[1]) 
);
defparam n920_s1.INIT=4'h8;
  LUT3 n1004_s1 (
    .F(n1004_4),
    .I0(ff_port0),
    .I1(ff_status_register[7]),
    .I2(ff_port1) 
);
defparam n1004_s1.INIT=8'h10;
  LUT3 n1005_s1 (
    .F(n1005_4),
    .I0(ff_port0),
    .I1(ff_status_register[6]),
    .I2(ff_port1) 
);
defparam n1005_s1.INIT=8'h10;
  LUT3 n1006_s1 (
    .F(n1006_4),
    .I0(ff_port0),
    .I1(ff_status_register[5]),
    .I2(ff_port1) 
);
defparam n1006_s1.INIT=8'h10;
  LUT3 n1007_s1 (
    .F(n1007_4),
    .I0(ff_port0),
    .I1(ff_status_register[4]),
    .I2(ff_port1) 
);
defparam n1007_s1.INIT=8'h10;
  LUT3 n1008_s1 (
    .F(n1008_4),
    .I0(ff_port0),
    .I1(ff_status_register[3]),
    .I2(ff_port1) 
);
defparam n1008_s1.INIT=8'h10;
  LUT3 n1009_s1 (
    .F(n1009_4),
    .I0(ff_port0),
    .I1(ff_status_register[2]),
    .I2(ff_port1) 
);
defparam n1009_s1.INIT=8'h10;
  LUT3 n1010_s1 (
    .F(n1010_4),
    .I0(ff_port0),
    .I1(ff_status_register[1]),
    .I2(ff_port1) 
);
defparam n1010_s1.INIT=8'h10;
  LUT3 n1011_s1 (
    .F(n1011_4),
    .I0(ff_port0),
    .I1(ff_status_register[0]),
    .I2(ff_port1) 
);
defparam n1011_s1.INIT=8'h10;
  LUT4 n959_s24 (
    .F(n959_38),
    .I0(n959_39),
    .I1(n959_40),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[2]) 
);
defparam n959_s24.INIT=16'h0305;
  LUT4 n960_s22 (
    .F(n960_36),
    .I0(n960_37),
    .I1(n960_38),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[2]) 
);
defparam n960_s22.INIT=16'h0305;
  LUT4 n961_s23 (
    .F(n961_39),
    .I0(w_sprite_collision_y[5]),
    .I1(w_status_color[5]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n961_s23.INIT=16'h3500;
  LUT2 n961_s24 (
    .F(n961_40),
    .I0(ff_status_register_pointer[3]),
    .I1(ff_status_register_pointer[2]) 
);
defparam n961_s24.INIT=4'h4;
  LUT4 n962_s23 (
    .F(n962_39),
    .I0(w_sprite_collision_y[4]),
    .I1(w_status_color[4]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n962_s23.INIT=16'h3500;
  LUT4 n963_s24 (
    .F(n963_40),
    .I0(w_sprite_collision_y[3]),
    .I1(w_status_color[3]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n963_s24.INIT=16'h3500;
  LUT4 n963_s25 (
    .F(n963_41),
    .I0(w_sprite_collision_x[3]),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n963_s25.INIT=16'h0B00;
  LUT2 n964_s22 (
    .F(n964_35),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]) 
);
defparam n964_s22.INIT=4'h1;
  LUT3 n964_s23 (
    .F(n964_36),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[1]),
    .I2(w_sprite_collision_x[2]) 
);
defparam n964_s23.INIT=8'h40;
  LUT4 n964_s24 (
    .F(n964_37),
    .I0(w_sprite_collision_y[2]),
    .I1(w_status_color[2]),
    .I2(ff_status_register_pointer[1]),
    .I3(n961_40) 
);
defparam n964_s24.INIT=16'hCA00;
  LUT3 n965_s24 (
    .F(n965_42),
    .I0(w_sprite_collision_x[1]),
    .I1(w_status_color[1]),
    .I2(ff_status_register_pointer[2]) 
);
defparam n965_s24.INIT=8'hCA;
  LUT2 n965_s25 (
    .F(n965_43),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]) 
);
defparam n965_s25.INIT=4'h8;
  LUT4 n965_s26 (
    .F(n965_44),
    .I0(w_sprite_collision_y[1]),
    .I1(ff_status_register_pointer[0]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[2]) 
);
defparam n965_s26.INIT=16'h0B00;
  LUT2 ff_vram_address_13_s4 (
    .F(ff_vram_address_13_7),
    .I0(ff_bus_wdata[7]),
    .I1(ff_2nd_access) 
);
defparam ff_vram_address_13_s4.INIT=4'h4;
  LUT4 n1050_s6 (
    .F(n1050_12),
    .I0(n1050_13),
    .I1(n1050_14),
    .I2(n1050_15),
    .I3(n1050_16) 
);
defparam n1050_s6.INIT=16'h8000;
  LUT4 n1053_s5 (
    .F(n1053_11),
    .I0(w_screen_pos_y[5]),
    .I1(reg_interrupt_line[5]),
    .I2(w_screen_pos_y[6]),
    .I3(reg_interrupt_line[6]) 
);
defparam n1053_s5.INIT=16'h9009;
  LUT4 n1053_s6 (
    .F(n1053_12),
    .I0(n1050_20),
    .I1(reg_interrupt_line[3]),
    .I2(w_screen_pos_y[3]),
    .I3(n1053_15) 
);
defparam n1053_s6.INIT=16'h4100;
  LUT4 n1053_s7 (
    .F(n1053_13),
    .I0(w_screen_pos_y[7]),
    .I1(reg_interrupt_line[7]),
    .I2(ff_v_active_8),
    .I3(n1053_16) 
);
defparam n1053_s7.INIT=16'h9000;
  LUT4 n1053_s8 (
    .F(n1053_14),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[2]),
    .I2(ff_status_register_pointer[3]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n1053_s8.INIT=16'h0100;
  LUT2 n391_s2 (
    .F(n391_5),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[14]) 
);
defparam n391_s2.INIT=4'h8;
  LUT4 n959_s25 (
    .F(n959_39),
    .I0(ff_frame_interrupt),
    .I1(w_sprite_collision_x[7]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n959_s25.INIT=16'h3FF5;
  LUT4 n959_s26 (
    .F(n959_40),
    .I0(w_sprite_collision_y[7]),
    .I1(w_status_color[7]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n959_s26.INIT=16'h3500;
  LUT4 n960_s23 (
    .F(n960_37),
    .I0(w_sprite_collision),
    .I1(w_sprite_collision_x[6]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n960_s23.INIT=16'h3FF5;
  LUT4 n960_s24 (
    .F(n960_38),
    .I0(w_sprite_collision_y[6]),
    .I1(w_status_color[6]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer[0]) 
);
defparam n960_s24.INIT=16'h3500;
  LUT4 n1050_s7 (
    .F(n1050_13),
    .I0(ff_half_count[2]),
    .I1(w_screen_pos_y[7]),
    .I2(w_screen_pos_y[6]),
    .I3(ff_half_count[3]) 
);
defparam n1050_s7.INIT=16'h4000;
  LUT4 n1050_s8 (
    .F(n1050_14),
    .I0(w_screen_pos_y[3]),
    .I1(w_screen_pos_y[5]),
    .I2(w_screen_pos_y[4]),
    .I3(w_screen_pos_y[2]) 
);
defparam n1050_s8.INIT=16'h1000;
  LUT4 n1050_s9 (
    .F(n1050_15),
    .I0(ff_half_count[5]),
    .I1(ff_half_count[9]),
    .I2(ff_half_count[11]),
    .I3(n1050_17) 
);
defparam n1050_s9.INIT=16'h0100;
  LUT4 n1050_s10 (
    .F(n1050_16),
    .I0(w_screen_pos_y[0]),
    .I1(w_screen_pos_y[1]),
    .I2(ff_v_active_8),
    .I3(n1050_18) 
);
defparam n1050_s10.INIT=16'h1000;
  LUT4 n1053_s9 (
    .F(n1053_15),
    .I0(w_screen_pos_y[1]),
    .I1(reg_interrupt_line[1]),
    .I2(w_screen_pos_y[4]),
    .I3(reg_interrupt_line[4]) 
);
defparam n1053_s9.INIT=16'h9009;
  LUT4 n1053_s10 (
    .F(n1053_16),
    .I0(w_screen_pos_y[0]),
    .I1(reg_interrupt_line[0]),
    .I2(w_screen_pos_y[2]),
    .I3(reg_interrupt_line[2]) 
);
defparam n1053_s10.INIT=16'h9009;
  LUT4 n1050_s11 (
    .F(n1050_17),
    .I0(ff_half_count[4]),
    .I1(ff_half_count[10]),
    .I2(ff_half_count[12]),
    .I3(ff_half_count[6]) 
);
defparam n1050_s11.INIT=16'h0100;
  LUT4 n1050_s12 (
    .F(n1050_18),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]),
    .I2(ff_half_count[8]),
    .I3(ff_half_count[7]) 
);
defparam n1050_s12.INIT=16'h0100;
  LUT3 ff_vram_valid_s8 (
    .F(ff_vram_valid_12),
    .I0(n127_3),
    .I1(w_pre_vram_refresh),
    .I2(ff_vram_refresh) 
);
defparam ff_vram_valid_s8.INIT=8'h02;
  LUT4 n387_s2 (
    .F(n387_6),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(w_cpu_vram_address[3]) 
);
defparam n387_s2.INIT=16'h7F80;
  LUT4 n392_s2 (
    .F(n392_6),
    .I0(n377_4),
    .I1(w_cpu_vram_address[13]),
    .I2(w_cpu_vram_address[14]),
    .I3(w_cpu_vram_address[15]) 
);
defparam n392_s2.INIT=16'h7F80;
  LUT3 n919_s2 (
    .F(n919_6),
    .I0(w_palette_num[2]),
    .I1(w_palette_num[0]),
    .I2(w_palette_num[1]) 
);
defparam n919_s2.INIT=8'h80;
  LUT4 n1784_s1 (
    .F(n1784_5),
    .I0(ff_reset_n2_1),
    .I1(n881_5),
    .I2(w_register_write),
    .I3(ff_color_palette_g_phase) 
);
defparam n1784_s1.INIT=16'h0008;
  LUT3 ff_vram_write_s4 (
    .F(ff_vram_write_8),
    .I0(ff_vram_valid_16),
    .I1(w_pulse2),
    .I2(w_cpu_vram_rdata_en) 
);
defparam ff_vram_write_s4.INIT=8'h02;
  LUT4 ff_vram_valid_s9 (
    .F(ff_vram_valid_14),
    .I0(ff_vram_valid_16),
    .I1(ff_vram_valid_12),
    .I2(w_pulse2),
    .I3(w_cpu_vram_rdata_en) 
);
defparam ff_vram_valid_s9.INIT=16'h000E;
  LUT4 n1653_s2 (
    .F(n1653_6),
    .I0(n1625_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1653_s2.INIT=16'h0200;
  LUT4 n202_s2 (
    .F(n202_6),
    .I0(ff_register_pointer[2]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]),
    .I3(ff_register_pointer[3]) 
);
defparam n202_s2.INIT=16'h7F80;
  LUT4 n201_s2 (
    .F(n201_6),
    .I0(ff_register_pointer[3]),
    .I1(ff_register_pointer[2]),
    .I2(ff_register_pointer[1]),
    .I3(ff_register_pointer[0]) 
);
defparam n201_s2.INIT=16'h8000;
  LUT4 n959_s27 (
    .F(n959_42),
    .I0(ff_status_register_pointer[0]),
    .I1(ff_status_register_pointer[1]),
    .I2(ff_status_register_pointer[2]),
    .I3(ff_status_register_pointer[3]) 
);
defparam n959_s27.INIT=16'hFE00;
  LUT4 n962_s25 (
    .F(n962_42),
    .I0(ff_status_register_pointer[2]),
    .I1(w_sprite_collision_x[4]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n962_s25.INIT=16'h4000;
  LUT4 n961_s26 (
    .F(n961_43),
    .I0(ff_status_register_pointer[2]),
    .I1(w_sprite_collision_x[5]),
    .I2(ff_status_register_pointer[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n961_s26.INIT=16'h4000;
  LUT4 n1698_s1 (
    .F(n1698_5),
    .I0(n1642_4),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(w_register_num[2]) 
);
defparam n1698_s1.INIT=16'h2000;
  LUT4 n1661_s2 (
    .F(n1661_6),
    .I0(n1625_4),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(w_register_num[2]) 
);
defparam n1661_s2.INIT=16'h2000;
  LUT4 ff_vram_address_16_s5 (
    .F(ff_vram_address_16_9),
    .I0(n1642_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam ff_vram_address_16_s5.INIT=16'h2000;
  LUT4 n1669_s2 (
    .F(n1669_6),
    .I0(n1625_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1669_s2.INIT=16'h2000;
  LUT4 n1726_s1 (
    .F(n1726_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1710_4) 
);
defparam n1726_s1.INIT=16'h8000;
  LUT4 n1706_s1 (
    .F(n1706_5),
    .I0(n1642_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1706_s1.INIT=16'h8000;
  LUT4 n1675_s2 (
    .F(n1675_6),
    .I0(n1625_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1675_s2.INIT=16'h8000;
  LUT4 n879_s2 (
    .F(n879_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1710_4) 
);
defparam n879_s2.INIT=16'h0100;
  LUT4 n1683_s1 (
    .F(n1683_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1642_4) 
);
defparam n1683_s1.INIT=16'h0100;
  LUT4 n1625_s3 (
    .F(n1625_7),
    .I0(n1625_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[1]),
    .I3(w_register_num[2]) 
);
defparam n1625_s3.INIT=16'h0002;
  LUT4 ff_vram_valid_s10 (
    .F(ff_vram_valid_16),
    .I0(w_pulse1),
    .I1(ff_port0),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam ff_vram_valid_s10.INIT=16'h0400;
  LUT3 n1004_s3 (
    .F(n1004_7),
    .I0(ff_bus_write),
    .I1(ff_busy),
    .I2(ff_bus_valid) 
);
defparam n1004_s3.INIT=8'h10;
  LUT4 n96_s2 (
    .F(n96_6),
    .I0(ff_bus_write),
    .I1(ff_port3),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n96_s2.INIT=16'h0800;
  LUT4 n881_s1 (
    .F(n881_5),
    .I0(ff_bus_write),
    .I1(ff_port2),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n881_s1.INIT=16'h0800;
  LUT4 n219_s1 (
    .F(n219_5),
    .I0(ff_bus_write),
    .I1(ff_port0),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n219_s1.INIT=16'h0800;
  LUT4 n1504_s3 (
    .F(n1504_7),
    .I0(ff_bus_write),
    .I1(ff_port1),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n1504_s3.INIT=16'h0800;
  LUT4 n1734_s2 (
    .F(n1734_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1734_4) 
);
defparam n1734_s2.INIT=16'h1000;
  LUT4 n1686_s1 (
    .F(n1686_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1642_4) 
);
defparam n1686_s1.INIT=16'h1000;
  LUT4 n1628_s2 (
    .F(n1628_6),
    .I0(n1625_4),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(w_register_num[0]) 
);
defparam n1628_s2.INIT=16'h0200;
  LUT4 n1739_s1 (
    .F(n1739_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1734_4) 
);
defparam n1739_s1.INIT=16'h1000;
  LUT4 n1710_s2 (
    .F(n1710_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1710_4) 
);
defparam n1710_s2.INIT=16'h1000;
  LUT4 n1642_s2 (
    .F(n1642_6),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1642_4) 
);
defparam n1642_s2.INIT=16'h1000;
  LUT4 n1635_s2 (
    .F(n1635_6),
    .I0(n1625_4),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(w_register_num[1]) 
);
defparam n1635_s2.INIT=16'h0200;
  LUT4 n1745_s1 (
    .F(n1745_5),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1734_4) 
);
defparam n1745_s1.INIT=16'h4000;
  LUT4 n1718_s1 (
    .F(n1718_5),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1710_4) 
);
defparam n1718_s1.INIT=16'h4000;
  LUT4 n1659_s1 (
    .F(n1659_5),
    .I0(n1642_4),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(w_register_num[0]) 
);
defparam n1659_s1.INIT=16'h2000;
  LUT4 n1645_s2 (
    .F(n1645_6),
    .I0(n1625_4),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(w_register_num[0]) 
);
defparam n1645_s2.INIT=16'h2000;
  LUT3 n47_s2 (
    .F(n47_8),
    .I0(w_bus_valid),
    .I1(ff_bus_ready),
    .I2(w_bus_ioreq) 
);
defparam n47_s2.INIT=8'h70;
  LUT4 n254_s4 (
    .F(n254_10),
    .I0(ff_vram_valid_16),
    .I1(ff_busy),
    .I2(w_pulse2),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n254_s4.INIT=16'hCC0E;
  LUT4 n255_s5 (
    .F(n255_11),
    .I0(w_pulse2),
    .I1(ff_bus_write),
    .I2(ff_vram_valid_12),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n255_s5.INIT=16'hFF40;
  LUT4 n923_s8 (
    .F(n923_14),
    .I0(n881_5),
    .I1(w_register_write),
    .I2(n879_6),
    .I3(ff_color_palette_g_phase) 
);
defparam n923_s8.INIT=16'h0D32;
  LUT4 n1050_s13 (
    .F(n1050_20),
    .I0(ff_port1),
    .I1(ff_bus_write),
    .I2(ff_busy),
    .I3(ff_bus_valid) 
);
defparam n1050_s13.INIT=16'h0200;
  DFFCE ff_bus_write_s0 (
    .Q(ff_bus_write),
    .D(w_bus_write),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_7_s0 (
    .Q(ff_bus_wdata[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_6_s0 (
    .Q(ff_bus_wdata[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_5_s0 (
    .Q(ff_bus_wdata[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_4_s0 (
    .Q(ff_bus_wdata[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_3_s0 (
    .Q(ff_bus_wdata[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_2_s0 (
    .Q(ff_bus_wdata[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_1_s0 (
    .Q(ff_bus_wdata[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_bus_wdata_0_s0 (
    .Q(ff_bus_wdata[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port0_s0 (
    .Q(ff_port0),
    .D(n26_5),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port1_s0 (
    .Q(ff_port1),
    .D(n28_4),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port2_s0 (
    .Q(ff_port2),
    .D(n30_4),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_port3_s0 (
    .Q(ff_port3),
    .D(n31_3),
    .CLK(clk85m),
    .CE(n23_3),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_valid_s0 (
    .Q(ff_bus_valid),
    .D(n23_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_7_s0 (
    .Q(w_register_data[7]),
    .D(ff_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n1510_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_6_s0 (
    .Q(w_register_data[6]),
    .D(ff_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1510_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_5_s0 (
    .Q(w_register_data[5]),
    .D(ff_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1510_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_4_s0 (
    .Q(w_register_data[4]),
    .D(ff_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1510_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_3_s0 (
    .Q(w_register_data[3]),
    .D(ff_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n1510_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_2_s0 (
    .Q(w_register_data[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1510_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_1_s0 (
    .Q(w_register_data[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1510_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_0_s0 (
    .Q(w_register_data[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1510_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_write_s0 (
    .Q(w_register_write),
    .D(n96_3),
    .CLK(clk85m),
    .CE(ff_register_write_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_5_s0 (
    .Q(w_register_num[5]),
    .D(n123_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_4_s0 (
    .Q(w_register_num[4]),
    .D(n124_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_3_s0 (
    .Q(w_register_num[3]),
    .D(n125_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_2_s0 (
    .Q(w_register_num[2]),
    .D(n126_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_1_s0 (
    .Q(w_register_num[1]),
    .D(n127_3_0),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_0_s0 (
    .Q(w_register_num[0]),
    .D(n128_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_not_increment_s0 (
    .Q(ff_not_increment),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1530_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(w_pulse1),
    .D(n243_8),
    .CLK(clk85m),
    .CE(ff_vram_valid_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_cpu_vram_write),
    .D(n219_5),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_cpu_vram_wdata[7]),
    .D(n223_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_cpu_vram_wdata[6]),
    .D(n224_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_cpu_vram_wdata[5]),
    .D(n225_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_cpu_vram_wdata[4]),
    .D(n226_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_cpu_vram_wdata[3]),
    .D(n227_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_cpu_vram_wdata[2]),
    .D(n228_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_cpu_vram_wdata[1]),
    .D(n229_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_cpu_vram_wdata[0]),
    .D(n230_6),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_4_s0 (
    .Q(reg_screen_mode[4]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1625_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_3_s0 (
    .Q(reg_screen_mode[3]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1625_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_2_s0 (
    .Q(reg_screen_mode[2]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1625_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_1_s0 (
    .Q(reg_screen_mode[1]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1628_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_0_s0 (
    .Q(reg_screen_mode[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1628_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_enable_s0 (
    .Q(ff_line_interrupt_enable),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1625_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_magify_s0 (
    .Q(reg_sprite_magify),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1628_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_16x16_s0 (
    .Q(reg_sprite_16x16),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1628_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_frame_interrupt_enable_s0 (
    .Q(ff_frame_interrupt_enable),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1628_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_on_s0 (
    .Q(reg_display_on),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1628_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_16_s0 (
    .Q(reg_pattern_name_table_base[16]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1635_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_15_s0 (
    .Q(reg_pattern_name_table_base[15]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1635_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_14_s0 (
    .Q(reg_pattern_name_table_base[14]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1635_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_13_s0 (
    .Q(reg_pattern_name_table_base[13]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1635_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_12_s0 (
    .Q(reg_pattern_name_table_base[12]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1635_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_11_s0 (
    .Q(reg_pattern_name_table_base[11]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1635_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_10_s0 (
    .Q(reg_pattern_name_table_base[10]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1635_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_16_s0 (
    .Q(reg_color_table_base[16]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1642_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_15_s0 (
    .Q(reg_color_table_base[15]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1642_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_14_s0 (
    .Q(reg_color_table_base[14]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1642_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_13_s0 (
    .Q(reg_color_table_base[13]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1645_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_12_s0 (
    .Q(reg_color_table_base[12]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1645_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_11_s0 (
    .Q(reg_color_table_base[11]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1645_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_10_s0 (
    .Q(reg_color_table_base[10]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1645_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_9_s0 (
    .Q(reg_color_table_base[9]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1645_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_8_s0 (
    .Q(reg_color_table_base[8]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1645_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_7_s0 (
    .Q(reg_color_table_base[7]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1645_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_6_s0 (
    .Q(reg_color_table_base[6]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1645_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_16_s0 (
    .Q(reg_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1653_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_15_s0 (
    .Q(reg_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1653_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_14_s0 (
    .Q(reg_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1653_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_13_s0 (
    .Q(reg_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1653_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_12_s0 (
    .Q(reg_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1653_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_11_s0 (
    .Q(reg_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1653_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_16_s0 (
    .Q(reg_sprite_attribute_table_base[16]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1659_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_15_s0 (
    .Q(reg_sprite_attribute_table_base[15]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1659_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_14_s0 (
    .Q(reg_sprite_attribute_table_base[14]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1661_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_13_s0 (
    .Q(reg_sprite_attribute_table_base[13]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1661_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_12_s0 (
    .Q(reg_sprite_attribute_table_base[12]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1661_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_11_s0 (
    .Q(reg_sprite_attribute_table_base[11]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1661_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_10_s0 (
    .Q(reg_sprite_attribute_table_base[10]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1661_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_9_s0 (
    .Q(reg_sprite_attribute_table_base[9]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1661_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_8_s0 (
    .Q(reg_sprite_attribute_table_base[8]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1661_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_7_s0 (
    .Q(reg_sprite_attribute_table_base[7]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1661_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_16_s0 (
    .Q(reg_sprite_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1669_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_15_s0 (
    .Q(reg_sprite_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1669_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_14_s0 (
    .Q(reg_sprite_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1669_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_13_s0 (
    .Q(reg_sprite_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1669_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_12_s0 (
    .Q(reg_sprite_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1669_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_11_s0 (
    .Q(reg_sprite_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1669_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_7_s0 (
    .Q(reg_backdrop_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1675_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_6_s0 (
    .Q(reg_backdrop_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1675_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_5_s0 (
    .Q(reg_backdrop_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1675_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_4_s0 (
    .Q(reg_backdrop_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1675_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_3_s0 (
    .Q(reg_backdrop_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1675_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_2_s0 (
    .Q(reg_backdrop_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1675_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_1_s0 (
    .Q(reg_backdrop_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1675_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_0_s0 (
    .Q(reg_backdrop_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1675_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_disable_s0 (
    .Q(reg_sprite_disable),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1683_5),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_type_s0 (
    .Q(ff_vram_type),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1683_5),
    .PRESET(n36_6) 
);
  DFFCE ff_color0_opaque_s0 (
    .Q(reg_color0_opaque),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1683_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_50hz_mode_s0 (
    .Q(reg_50hz_mode),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1686_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interleaving_mode_s0 (
    .Q(reg_interleaving_mode),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1686_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interlace_mode_s0 (
    .Q(reg_interlace_mode),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1686_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_212lines_mode_s0 (
    .Q(reg_212lines_mode),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1686_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_7_s0 (
    .Q(reg_blink_period[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1698_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_6_s0 (
    .Q(reg_blink_period[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1698_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_5_s0 (
    .Q(reg_blink_period[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1698_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_4_s0 (
    .Q(reg_blink_period[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1698_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_3_s0 (
    .Q(reg_blink_period[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1698_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_2_s0 (
    .Q(reg_blink_period[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1698_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_1_s0 (
    .Q(reg_blink_period[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1698_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_0_s0 (
    .Q(reg_blink_period[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1698_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_3_s0 (
    .Q(ff_status_register_pointer[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1706_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_2_s0 (
    .Q(ff_status_register_pointer[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1706_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_1_s0 (
    .Q(ff_status_register_pointer[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1706_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_0_s0 (
    .Q(ff_status_register_pointer[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1706_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_7_s0 (
    .Q(reg_display_adjust[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1710_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_6_s0 (
    .Q(reg_display_adjust[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1710_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_5_s0 (
    .Q(reg_display_adjust[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1710_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_4_s0 (
    .Q(reg_display_adjust[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1710_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_3_s0 (
    .Q(reg_display_adjust[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1710_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_2_s0 (
    .Q(reg_display_adjust[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1710_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_1_s0 (
    .Q(reg_display_adjust[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1710_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_0_s0 (
    .Q(reg_display_adjust[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1710_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_7_s0 (
    .Q(reg_interrupt_line[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1718_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_6_s0 (
    .Q(reg_interrupt_line[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1718_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_5_s0 (
    .Q(reg_interrupt_line[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1718_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_4_s0 (
    .Q(reg_interrupt_line[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1718_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_3_s0 (
    .Q(reg_interrupt_line[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1718_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_2_s0 (
    .Q(reg_interrupt_line[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1718_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_1_s0 (
    .Q(reg_interrupt_line[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1718_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_0_s0 (
    .Q(reg_interrupt_line[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1718_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_7_s0 (
    .Q(reg_vertical_offset[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1726_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_6_s0 (
    .Q(reg_vertical_offset[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1726_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_5_s0 (
    .Q(reg_vertical_offset[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1726_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_4_s0 (
    .Q(reg_vertical_offset[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1726_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_3_s0 (
    .Q(reg_vertical_offset[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1726_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_2_s0 (
    .Q(reg_vertical_offset[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1726_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_1_s0 (
    .Q(reg_vertical_offset[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1726_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_0_s0 (
    .Q(reg_vertical_offset[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1726_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_scroll_planes_s0 (
    .Q(reg_scroll_planes),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1734_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_left_mask_s0 (
    .Q(reg_left_mask),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1734_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(reg_horizontal_offset_l[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1745_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(reg_horizontal_offset_l[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1745_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(reg_horizontal_offset_l[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1745_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(reg_horizontal_offset_h[8]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1739_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(reg_horizontal_offset_h[7]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1739_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(reg_horizontal_offset_h[6]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1739_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(reg_horizontal_offset_h[5]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1739_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(reg_horizontal_offset_h[4]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1739_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(reg_horizontal_offset_h[3]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1739_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_palette_valid_s0 (
    .Q(w_palette_valid),
    .D(n881_5),
    .CLK(clk85m),
    .CE(ff_color_palette_valid_7),
    .CLEAR(n36_6) 
);
  DFFE ff_palette_r_2_s0 (
    .Q(w_palette_r[2]),
    .D(ff_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1784_5) 
);
  DFFE ff_palette_r_1_s0 (
    .Q(w_palette_r[1]),
    .D(ff_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1784_5) 
);
  DFFE ff_palette_r_0_s0 (
    .Q(w_palette_r[0]),
    .D(ff_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1784_5) 
);
  DFFE ff_palette_b_2_s0 (
    .Q(w_palette_b[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1784_5) 
);
  DFFE ff_palette_b_1_s0 (
    .Q(w_palette_b[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1784_5) 
);
  DFFE ff_palette_b_0_s0 (
    .Q(w_palette_b[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1784_5) 
);
  DFFE ff_palette_g_2_s0 (
    .Q(w_palette_g[2]),
    .D(ff_bus_wdata[2]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFFE ff_palette_g_1_s0 (
    .Q(w_palette_g[1]),
    .D(ff_bus_wdata[1]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFFE ff_palette_g_0_s0 (
    .Q(w_palette_g[0]),
    .D(ff_bus_wdata[0]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5) 
);
  DFF ff_status_register_7_s0 (
    .Q(ff_status_register[7]),
    .D(n959_36),
    .CLK(clk85m) 
);
  DFF ff_status_register_6_s0 (
    .Q(ff_status_register[6]),
    .D(n960_35),
    .CLK(clk85m) 
);
  DFF ff_status_register_5_s0 (
    .Q(ff_status_register[5]),
    .D(n961_38),
    .CLK(clk85m) 
);
  DFF ff_status_register_4_s0 (
    .Q(ff_status_register[4]),
    .D(n962_38),
    .CLK(clk85m) 
);
  DFF ff_status_register_3_s0 (
    .Q(ff_status_register[3]),
    .D(n963_39),
    .CLK(clk85m) 
);
  DFF ff_status_register_1_s0 (
    .Q(ff_status_register[1]),
    .D(n965_41),
    .CLK(clk85m) 
);
  DFF ff_status_register_0_s0 (
    .Q(ff_status_register[0]),
    .D(n966_39),
    .CLK(clk85m) 
);
  DFFC ff_bus_rdata_en_s0 (
    .Q(w_bus_vdp_rdata_en),
    .D(n1012_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFE ff_bus_rdata_7_s0 (
    .Q(w_bus_vdp_rdata[7]),
    .D(n1004_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_6_s0 (
    .Q(w_bus_vdp_rdata[6]),
    .D(n1005_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_5_s0 (
    .Q(w_bus_vdp_rdata[5]),
    .D(n1006_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_4_s0 (
    .Q(w_bus_vdp_rdata[4]),
    .D(n1007_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_3_s0 (
    .Q(w_bus_vdp_rdata[3]),
    .D(n1008_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_2_s0 (
    .Q(w_bus_vdp_rdata[2]),
    .D(n1009_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_1_s0 (
    .Q(w_bus_vdp_rdata[1]),
    .D(n1010_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFE ff_bus_rdata_0_s0 (
    .Q(w_bus_vdp_rdata[0]),
    .D(n1011_3),
    .CLK(clk85m),
    .CE(ff_reset_n2_1) 
);
  DFFP ff_bus_ready_s0 (
    .Q(ff_bus_ready),
    .D(n47_8),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
  DFFCE ff_2nd_access_s1 (
    .Q(ff_2nd_access),
    .D(n131_5),
    .CLK(clk85m),
    .CE(n1504_7),
    .CLEAR(n36_6) 
);
defparam ff_2nd_access_s1.INIT=1'b0;
  DFFCE ff_register_pointer_5_s1 (
    .Q(ff_register_pointer[5]),
    .D(n200_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_5_s1.INIT=1'b0;
  DFFCE ff_register_pointer_4_s1 (
    .Q(ff_register_pointer[4]),
    .D(n201_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_4_s1.INIT=1'b0;
  DFFCE ff_register_pointer_3_s1 (
    .Q(ff_register_pointer[3]),
    .D(n202_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_3_s1.INIT=1'b0;
  DFFCE ff_register_pointer_2_s1 (
    .Q(ff_register_pointer[2]),
    .D(n203_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_2_s1.INIT=1'b0;
  DFFCE ff_register_pointer_1_s1 (
    .Q(ff_register_pointer[1]),
    .D(n204_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_1_s1.INIT=1'b0;
  DFFCE ff_register_pointer_0_s1 (
    .Q(ff_register_pointer[0]),
    .D(n205_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_0_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_cpu_vram_address[16]),
    .D(n391_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_cpu_vram_address[15]),
    .D(n392_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_cpu_vram_address[14]),
    .D(n393_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_cpu_vram_address[13]),
    .D(n377_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_cpu_vram_address[12]),
    .D(n378_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_cpu_vram_address[11]),
    .D(n379_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_cpu_vram_address[10]),
    .D(n380_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_cpu_vram_address[9]),
    .D(n381_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_cpu_vram_address[8]),
    .D(n382_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_cpu_vram_address[7]),
    .D(n383_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_cpu_vram_address[6]),
    .D(n384_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_cpu_vram_address[5]),
    .D(n385_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_cpu_vram_address[4]),
    .D(n386_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_cpu_vram_address[3]),
    .D(n387_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_cpu_vram_address[2]),
    .D(n388_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_cpu_vram_address[1]),
    .D(n389_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_cpu_vram_address[0]),
    .D(n390_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_3_s1 (
    .Q(w_palette_num[3]),
    .D(n919_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_3_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_2_s1 (
    .Q(w_palette_num[2]),
    .D(n920_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_2_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_1_s1 (
    .Q(w_palette_num[1]),
    .D(n921_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_1_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_0_s1 (
    .Q(w_palette_num[0]),
    .D(n922_3),
    .CLK(clk85m),
    .CE(n879_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_0_s1.INIT=1'b0;
  DFFCE ff_frame_interrupt_s1 (
    .Q(ff_frame_interrupt),
    .D(n1050_10),
    .CLK(clk85m),
    .CE(n1050_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_s1 (
    .Q(ff_line_interrupt),
    .D(n1053_10),
    .CLK(clk85m),
    .CE(n1053_8),
    .CLEAR(n36_6) 
);
  DFFS ff_status_register_2_s1 (
    .Q(ff_status_register[2]),
    .D(n964_32),
    .CLK(clk85m),
    .SET(n964_34) 
);
  DFFC ff_busy_s5 (
    .Q(ff_busy),
    .D(n254_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_busy_s5.INIT=1'b0;
  DFFC ff_vram_address_inc_s5 (
    .Q(w_pulse2),
    .D(n255_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_inc_s5.INIT=1'b0;
  DFFC ff_color_palette_g_phase_s4 (
    .Q(ff_color_palette_g_phase),
    .D(n923_14),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_g_phase_s4.INIT=1'b0;
  MUX2_LUT5 n966_s28 (
    .O(n966_31),
    .I0(n966_28),
    .I1(n966_29),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT5 n966_s27 (
    .O(n966_33),
    .I0(n966_41),
    .I1(n966_37),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT6 n966_s23 (
    .O(n966_35),
    .I0(n966_33),
    .I1(n966_31),
    .S0(ff_status_register_pointer[2]) 
);
  INV n131_s2 (
    .O(n131_5),
    .I(ff_2nd_access) 
);
  INV n243_s3 (
    .O(n243_8),
    .I(w_pulse1) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_cpu_interface */
module vdp_timing_control_ssg (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_interleaving_mode,
  reg_50hz_mode,
  n103_9,
  ff_vs_7,
  reg_interlace_mode,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_pre_vram_refresh,
  w_screen_v_active,
  ff_interleaving_page,
  w_h_count_end,
  w_h_count_end_13,
  w_h_count_end_14,
  n138_6,
  ff_v_active_8,
  ff_field,
  w_horizontal_offset_l,
  w_h_count,
  ff_half_count,
  w_v_count,
  w_screen_pos_x_Z,
  w_screen_pos_y_Z,
  w_pixel_pos_x_Z,
  w_pixel_pos_y_Z,
  w_screen_pos_y
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_interleaving_mode;
input reg_50hz_mode;
input n103_9;
input ff_vs_7;
input reg_interlace_mode;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
output w_pre_vram_refresh;
output w_screen_v_active;
output ff_interleaving_page;
output w_h_count_end;
output w_h_count_end_13;
output w_h_count_end_14;
output n138_6;
output ff_v_active_8;
output ff_field;
output [2:0] w_horizontal_offset_l;
output [11:0] w_h_count;
output [12:0] ff_half_count;
output [9:0] w_v_count;
output [13:0] w_screen_pos_x_Z;
output [7:3] w_screen_pos_y_Z;
output [8:3] w_pixel_pos_x_Z;
output [7:0] w_pixel_pos_y_Z;
output [7:0] w_screen_pos_y;
wire n78_3;
wire n138_3;
wire n264_3;
wire ff_v_active_5;
wire ff_blink_counter_3_8;
wire ff_interleaving_page_8;
wire n392_6;
wire n391_6;
wire n390_6;
wire n430_7;
wire n429_7;
wire n428_7;
wire n427_7;
wire n164_8;
wire n163_7;
wire n161_7;
wire n160_7;
wire n158_7;
wire n156_7;
wire n155_7;
wire n102_7;
wire n99_7;
wire n96_7;
wire n94_7;
wire n93_7;
wire n61_7;
wire n60_7;
wire n58_7;
wire n57_7;
wire n56_7;
wire n55_7;
wire n53_7;
wire n52_7;
wire n51_7;
wire n309_11;
wire w_h_count_end_12;
wire n138_5;
wire n380_4;
wire n264_4;
wire ff_v_active_6;
wire ff_blink_counter_3_9;
wire ff_blink_counter_3_10;
wire ff_interleaving_page_9;
wire n390_7;
wire n430_8;
wire n429_8;
wire n429_9;
wire n428_9;
wire n427_8;
wire n162_8;
wire n159_8;
wire n157_8;
wire n103_8;
wire n100_8;
wire n98_8;
wire n97_8;
wire n93_8;
wire n56_8;
wire n54_8;
wire n51_8;
wire n309_12;
wire w_h_count_end_15;
wire n380_5;
wire n380_6;
wire n264_5;
wire n264_6;
wire ff_v_active_7;
wire ff_blink_counter_3_11;
wire ff_blink_counter_3_12;
wire ff_interleaving_page_11;
wire n380_7;
wire n380_8;
wire ff_v_active_9;
wire ff_v_active_10;
wire n380_9;
wire n428_11;
wire n138_8;
wire n427_11;
wire n101_10;
wire n103_10;
wire n156_10;
wire n157_10;
wire n95_10;
wire n97_10;
wire n160_10;
wire n162_10;
wire n54_10;
wire n452_8;
wire n58_10;
wire n59_9;
wire n95_12;
wire n98_10;
wire n100_10;
wire n101_12;
wire n104_9;
wire n105_9;
wire n222_7;
wire n393_9;
wire ff_blink_base_3_12;
wire ff_interleaving_page_13;
wire n159_10;
wire w_pixel_pos_x_3_2;
wire w_pixel_pos_x_4_2;
wire w_pixel_pos_x_5_2;
wire w_pixel_pos_x_6_2;
wire w_pixel_pos_x_7_2;
wire w_pixel_pos_x_8_0_COUT;
wire w_screen_pos_y_3_1;
wire w_screen_pos_y_3_2;
wire w_screen_pos_y_5_1;
wire w_screen_pos_y_5_2;
wire w_screen_pos_y_6_1;
wire w_screen_pos_y_6_2;
wire w_screen_pos_y_7_1;
wire w_screen_pos_y_7_2;
wire w_screen_pos_y_8_1;
wire w_screen_pos_y_9_6;
wire w_screen_pos_y_0_4;
wire w_screen_pos_y_1_5;
wire w_screen_pos_y_2_5;
wire w_screen_pos_y_4_5;
wire w_screen_pos_y_5_4;
wire w_screen_pos_y_6_4;
wire w_screen_pos_y_7_4;
wire w_screen_pos_y_8_4;
wire w_screen_pos_y_9_1_COUT;
wire w_pixel_pos_y_0_2;
wire w_pixel_pos_y_1_2;
wire w_pixel_pos_y_2_2;
wire w_pixel_pos_y_3_2;
wire w_pixel_pos_y_4_2;
wire w_pixel_pos_y_5_2;
wire w_pixel_pos_y_6_2;
wire w_pixel_pos_y_7_0_COUT;
wire w_screen_pos_y_1_8;
wire w_screen_pos_y_1_7;
wire w_screen_pos_y_2_8;
wire w_screen_pos_y_2_7;
wire w_screen_pos_y_4_8;
wire w_screen_pos_y_4_7;
wire w_screen_pos_y_3_7;
wire n296_6;
wire w_screen_pos_y_9_9;
wire n62_9;
wire w_screen_pos_x_7_12;
wire [12:8] w_screen_pos_x;
wire [8:3] ff_horizontal_offset_h;
wire [4:2] ff_top_line;
wire [3:0] ff_blink_base;
wire [3:0] ff_blink_counter;
wire [8:3] w_pixel_pos_x;
wire [9:8] w_screen_pos_y_0;
wire [7:0] w_pixel_pos_y;
wire VCC;
wire GND;
  LUT2 n78_s0 (
    .F(n78_3),
    .I0(w_v_count[0]),
    .I1(w_h_count_end) 
);
defparam n78_s0.INIT=4'h8;
  LUT4 w_h_count_end_s8 (
    .F(w_h_count_end),
    .I0(w_h_count[8]),
    .I1(w_h_count_end_12),
    .I2(w_h_count_end_13),
    .I3(w_h_count_end_14) 
);
defparam w_h_count_end_s8.INIT=16'h4000;
  LUT3 n138_s0 (
    .F(n138_3),
    .I0(w_h_count_end_12),
    .I1(n138_8),
    .I2(n138_5) 
);
defparam n138_s0.INIT=8'h80;
  LUT4 n264_s0 (
    .F(n264_3),
    .I0(w_screen_pos_y[6]),
    .I1(w_screen_pos_y_0[8]),
    .I2(w_screen_pos_y_0[9]),
    .I3(n264_4) 
);
defparam n264_s0.INIT=16'h8000;
  LUT4 ff_v_active_s2 (
    .F(ff_v_active_5),
    .I0(n380_4),
    .I1(n264_3),
    .I2(ff_v_active_6),
    .I3(w_h_count_end) 
);
defparam ff_v_active_s2.INIT=16'hFE00;
  LUT4 ff_blink_counter_3_s3 (
    .F(ff_blink_counter_3_8),
    .I0(n380_4),
    .I1(ff_blink_counter_3_9),
    .I2(w_h_count_end),
    .I3(ff_blink_counter_3_10) 
);
defparam ff_blink_counter_3_s3.INIT=16'h80FF;
  LUT4 ff_interleaving_page_s3 (
    .F(ff_interleaving_page_8),
    .I0(ff_interleaving_page_9),
    .I1(ff_interleaving_page_13),
    .I2(ff_blink_counter_3_10),
    .I3(ff_blink_counter_3_8) 
);
defparam ff_interleaving_page_s3.INIT=16'h4F00;
  LUT3 w_screen_pos_x_9_s3 (
    .F(w_screen_pos_x[9]),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[9]) 
);
defparam w_screen_pos_x_9_s3.INIT=8'h1E;
  LUT4 n392_s1 (
    .F(n392_6),
    .I0(ff_blink_counter_3_9),
    .I1(ff_blink_base[0]),
    .I2(ff_blink_base[1]),
    .I3(reg_interleaving_mode) 
);
defparam n392_s1.INIT=16'h1400;
  LUT4 n391_s1 (
    .F(n391_6),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base[1]),
    .I2(ff_blink_base[2]),
    .I3(reg_interleaving_mode) 
);
defparam n391_s1.INIT=16'h7800;
  LUT3 n390_s1 (
    .F(n390_6),
    .I0(ff_blink_counter_3_9),
    .I1(n390_7),
    .I2(reg_interleaving_mode) 
);
defparam n390_s1.INIT=8'h40;
  LUT4 n430_s2 (
    .F(n430_7),
    .I0(ff_interleaving_page_13),
    .I1(n430_8),
    .I2(ff_blink_counter[0]),
    .I3(ff_blink_counter_3_10) 
);
defparam n430_s2.INIT=16'h0D00;
  LUT4 n429_s2 (
    .F(n429_7),
    .I0(ff_interleaving_page_13),
    .I1(n429_8),
    .I2(n429_9),
    .I3(ff_blink_counter_3_10) 
);
defparam n429_s2.INIT=16'hD000;
  LUT4 n428_s2 (
    .F(n428_7),
    .I0(n428_11),
    .I1(ff_blink_counter[2]),
    .I2(n428_9),
    .I3(ff_blink_counter_3_10) 
);
defparam n428_s2.INIT=16'h1C00;
  LUT4 n427_s2 (
    .F(n427_7),
    .I0(n427_8),
    .I1(ff_blink_counter[3]),
    .I2(n427_11),
    .I3(ff_blink_counter_3_10) 
);
defparam n427_s2.INIT=16'h2C00;
  LUT2 n164_s3 (
    .F(n164_8),
    .I0(w_v_count[0]),
    .I1(n380_4) 
);
defparam n164_s3.INIT=4'h1;
  LUT3 n163_s2 (
    .F(n163_7),
    .I0(n380_4),
    .I1(w_v_count[0]),
    .I2(w_v_count[1]) 
);
defparam n163_s2.INIT=8'h14;
  LUT4 n161_s2 (
    .F(n161_7),
    .I0(w_v_count[2]),
    .I1(n162_8),
    .I2(n380_4),
    .I3(w_v_count[3]) 
);
defparam n161_s2.INIT=16'h0708;
  LUT3 n160_s2 (
    .F(n160_7),
    .I0(n380_4),
    .I1(w_v_count[4]),
    .I2(n160_10) 
);
defparam n160_s2.INIT=8'h14;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(w_v_count[5]),
    .I1(n159_8),
    .I2(n380_4),
    .I3(w_v_count[6]) 
);
defparam n158_s2.INIT=16'h0708;
  LUT2 n156_s2 (
    .F(n156_7),
    .I0(w_v_count[8]),
    .I1(n156_10) 
);
defparam n156_s2.INIT=4'h6;
  LUT4 n155_s2 (
    .F(n155_7),
    .I0(w_v_count[8]),
    .I1(n156_10),
    .I2(n380_4),
    .I3(w_v_count[9]) 
);
defparam n155_s2.INIT=16'h0708;
  LUT4 n102_s2 (
    .F(n102_7),
    .I0(ff_half_count[2]),
    .I1(n103_8),
    .I2(n78_3),
    .I3(ff_half_count[3]) 
);
defparam n102_s2.INIT=16'h0708;
  LUT4 n99_s2 (
    .F(n99_7),
    .I0(ff_half_count[5]),
    .I1(n100_8),
    .I2(n78_3),
    .I3(ff_half_count[6]) 
);
defparam n99_s2.INIT=16'h0708;
  LUT4 n96_s2 (
    .F(n96_7),
    .I0(ff_half_count[8]),
    .I1(n97_8),
    .I2(n78_3),
    .I3(ff_half_count[9]) 
);
defparam n96_s2.INIT=16'h0708;
  LUT4 n94_s2 (
    .F(n94_7),
    .I0(ff_half_count[10]),
    .I1(n95_10),
    .I2(n78_3),
    .I3(ff_half_count[11]) 
);
defparam n94_s2.INIT=16'h0708;
  LUT4 n93_s2 (
    .F(n93_7),
    .I0(n95_10),
    .I1(n93_8),
    .I2(n78_3),
    .I3(ff_half_count[12]) 
);
defparam n93_s2.INIT=16'h0708;
  LUT2 n61_s2 (
    .F(n61_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]) 
);
defparam n61_s2.INIT=4'h6;
  LUT3 n60_s2 (
    .F(n60_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam n60_s2.INIT=8'h78;
  LUT3 n58_s2 (
    .F(n58_7),
    .I0(w_h_count_end),
    .I1(w_h_count[4]),
    .I2(n58_10) 
);
defparam n58_s2.INIT=8'h14;
  LUT4 n57_s2 (
    .F(n57_7),
    .I0(w_h_count[4]),
    .I1(n58_10),
    .I2(w_h_count_end),
    .I3(w_h_count[5]) 
);
defparam n57_s2.INIT=16'h0708;
  LUT2 n56_s2 (
    .F(n56_7),
    .I0(w_h_count[6]),
    .I1(n56_8) 
);
defparam n56_s2.INIT=4'h6;
  LUT4 n55_s2 (
    .F(n55_7),
    .I0(w_h_count[6]),
    .I1(n56_8),
    .I2(w_h_count_end),
    .I3(w_h_count[7]) 
);
defparam n55_s2.INIT=16'h0708;
  LUT4 n53_s2 (
    .F(n53_7),
    .I0(w_h_count[8]),
    .I1(n54_8),
    .I2(w_h_count_end),
    .I3(w_h_count[9]) 
);
defparam n53_s2.INIT=16'h0708;
  LUT4 n52_s2 (
    .F(n52_7),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(n54_8),
    .I3(w_h_count[10]) 
);
defparam n52_s2.INIT=16'h7F80;
  LUT4 n51_s2 (
    .F(n51_7),
    .I0(n54_8),
    .I1(n51_8),
    .I2(w_h_count_end),
    .I3(w_h_count[11]) 
);
defparam n51_s2.INIT=16'h0708;
  LUT4 n309_s6 (
    .F(n309_11),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(ff_half_count[12]),
    .I3(n309_12) 
);
defparam n309_s6.INIT=16'h0001;
  LUT2 w_screen_pos_x_8_s4 (
    .F(w_screen_pos_x[8]),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]) 
);
defparam w_screen_pos_x_8_s4.INIT=4'h9;
  LUT3 w_screen_pos_x_11_s4 (
    .F(w_screen_pos_x[11]),
    .I0(ff_half_count[10]),
    .I1(n309_12),
    .I2(ff_half_count[11]) 
);
defparam w_screen_pos_x_11_s4.INIT=8'hE1;
  LUT4 w_screen_pos_x_12_s4 (
    .F(w_screen_pos_x[12]),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(n309_12),
    .I3(ff_half_count[12]) 
);
defparam w_screen_pos_x_12_s4.INIT=16'hFE01;
  LUT4 w_h_count_end_s9 (
    .F(w_h_count_end_12),
    .I0(w_h_count[6]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]),
    .I3(w_h_count_end_15) 
);
defparam w_h_count_end_s9.INIT=16'h1000;
  LUT3 w_h_count_end_s10 (
    .F(w_h_count_end_13),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam w_h_count_end_s10.INIT=8'h80;
  LUT3 w_h_count_end_s11 (
    .F(w_h_count_end_14),
    .I0(w_h_count[4]),
    .I1(w_h_count[3]),
    .I2(w_h_count[5]) 
);
defparam w_h_count_end_s11.INIT=8'h40;
  LUT4 n138_s2 (
    .F(n138_5),
    .I0(w_h_count[2]),
    .I1(w_h_count[5]),
    .I2(w_h_count[8]),
    .I3(w_v_count[0]) 
);
defparam n138_s2.INIT=16'h0100;
  LUT4 n380_s1 (
    .F(n380_4),
    .I0(n380_5),
    .I1(n380_6),
    .I2(w_v_count[8]),
    .I3(w_v_count[9]) 
);
defparam n380_s1.INIT=16'h0E00;
  LUT4 n264_s1 (
    .F(n264_4),
    .I0(w_screen_pos_y[2]),
    .I1(w_screen_pos_y[3]),
    .I2(n264_5),
    .I3(n264_6) 
);
defparam n264_s1.INIT=16'h8000;
  LUT4 ff_v_active_s3 (
    .F(ff_v_active_6),
    .I0(ff_v_active_7),
    .I1(n264_5),
    .I2(w_screen_pos_y[4]),
    .I3(ff_v_active_8) 
);
defparam ff_v_active_s3.INIT=16'h8000;
  LUT4 ff_blink_counter_3_s4 (
    .F(ff_blink_counter_3_9),
    .I0(ff_blink_base[1]),
    .I1(ff_blink_base[2]),
    .I2(ff_blink_base[0]),
    .I3(ff_blink_base[3]) 
);
defparam ff_blink_counter_3_s4.INIT=16'h1000;
  LUT3 ff_blink_counter_3_s5 (
    .F(ff_blink_counter_3_10),
    .I0(ff_blink_counter_3_11),
    .I1(ff_blink_counter_3_12),
    .I2(reg_interleaving_mode) 
);
defparam ff_blink_counter_3_s5.INIT=8'h70;
  LUT4 ff_interleaving_page_s4 (
    .F(ff_interleaving_page_9),
    .I0(n427_8),
    .I1(n429_8),
    .I2(n430_8),
    .I3(ff_interleaving_page_11) 
);
defparam ff_interleaving_page_s4.INIT=16'h0001;
  LUT4 n390_s2 (
    .F(n390_7),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base[1]),
    .I2(ff_blink_base[2]),
    .I3(ff_blink_base[3]) 
);
defparam n390_s2.INIT=16'h7F80;
  LUT3 n430_s3 (
    .F(n430_8),
    .I0(reg_blink_period[0]),
    .I1(reg_blink_period[4]),
    .I2(ff_interleaving_page) 
);
defparam n430_s3.INIT=8'hCA;
  LUT3 n429_s3 (
    .F(n429_8),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(ff_interleaving_page) 
);
defparam n429_s3.INIT=8'hCA;
  LUT2 n429_s4 (
    .F(n429_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]) 
);
defparam n429_s4.INIT=4'h9;
  LUT2 n428_s4 (
    .F(n428_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]) 
);
defparam n428_s4.INIT=4'h1;
  LUT3 n427_s3 (
    .F(n427_8),
    .I0(reg_blink_period[7]),
    .I1(reg_blink_period[3]),
    .I2(ff_interleaving_page) 
);
defparam n427_s3.INIT=8'hAC;
  LUT2 n162_s3 (
    .F(n162_8),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]) 
);
defparam n162_s3.INIT=4'h8;
  LUT2 n159_s3 (
    .F(n159_8),
    .I0(w_v_count[4]),
    .I1(n160_10) 
);
defparam n159_s3.INIT=4'h8;
  LUT2 n157_s3 (
    .F(n157_8),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]) 
);
defparam n157_s3.INIT=4'h8;
  LUT2 n103_s3 (
    .F(n103_8),
    .I0(ff_half_count[0]),
    .I1(ff_half_count[1]) 
);
defparam n103_s3.INIT=4'h8;
  LUT2 n100_s3 (
    .F(n100_8),
    .I0(ff_half_count[4]),
    .I1(n101_10) 
);
defparam n100_s3.INIT=4'h8;
  LUT4 n98_s3 (
    .F(n98_8),
    .I0(ff_half_count[4]),
    .I1(ff_half_count[5]),
    .I2(ff_half_count[6]),
    .I3(n101_10) 
);
defparam n98_s3.INIT=16'h8000;
  LUT2 n97_s3 (
    .F(n97_8),
    .I0(ff_half_count[7]),
    .I1(n98_8) 
);
defparam n97_s3.INIT=4'h8;
  LUT2 n93_s3 (
    .F(n93_8),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]) 
);
defparam n93_s3.INIT=4'h8;
  LUT4 n56_s3 (
    .F(n56_8),
    .I0(w_h_count[3]),
    .I1(w_h_count[4]),
    .I2(w_h_count[5]),
    .I3(w_h_count_end_13) 
);
defparam n56_s3.INIT=16'h8000;
  LUT3 n54_s3 (
    .F(n54_8),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n56_8) 
);
defparam n54_s3.INIT=8'h80;
  LUT3 n51_s3 (
    .F(n51_8),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(w_h_count[10]) 
);
defparam n51_s3.INIT=8'h80;
  LUT3 n309_s7 (
    .F(n309_12),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[9]) 
);
defparam n309_s7.INIT=8'hE0;
  LUT2 w_h_count_end_s12 (
    .F(w_h_count_end_15),
    .I0(w_h_count[7]),
    .I1(w_h_count[9]) 
);
defparam w_h_count_end_s12.INIT=4'h8;
  LUT2 n138_s3 (
    .F(n138_6),
    .I0(w_h_count[3]),
    .I1(w_h_count[4]) 
);
defparam n138_s3.INIT=4'h4;
  LUT4 n380_s2 (
    .F(n380_5),
    .I0(reg_50hz_mode),
    .I1(n380_7),
    .I2(n103_9),
    .I3(ff_vs_7) 
);
defparam n380_s2.INIT=16'h1000;
  LUT4 n380_s3 (
    .F(n380_6),
    .I0(reg_50hz_mode),
    .I1(reg_interlace_mode),
    .I2(w_v_count[0]),
    .I3(n380_8) 
);
defparam n380_s3.INIT=16'hF800;
  LUT4 n264_s2 (
    .F(n264_5),
    .I0(w_v_count[0]),
    .I1(w_screen_pos_y[0]),
    .I2(w_screen_pos_y[1]),
    .I3(w_screen_pos_y[7]) 
);
defparam n264_s2.INIT=16'h8000;
  LUT2 n264_s3 (
    .F(n264_6),
    .I0(w_screen_pos_y[4]),
    .I1(w_screen_pos_y[5]) 
);
defparam n264_s3.INIT=4'h8;
  LUT3 ff_v_active_s4 (
    .F(ff_v_active_7),
    .I0(ff_v_active_9),
    .I1(ff_v_active_10),
    .I2(reg_212lines_mode) 
);
defparam ff_v_active_s4.INIT=8'hCA;
  LUT2 ff_v_active_s5 (
    .F(ff_v_active_8),
    .I0(w_screen_pos_y_0[8]),
    .I1(w_screen_pos_y_0[9]) 
);
defparam ff_v_active_s5.INIT=4'h1;
  LUT4 ff_blink_counter_3_s6 (
    .F(ff_blink_counter_3_11),
    .I0(reg_blink_period[3]),
    .I1(reg_blink_period[7]),
    .I2(reg_blink_period[2]),
    .I3(reg_blink_period[6]) 
);
defparam ff_blink_counter_3_s6.INIT=16'h0001;
  LUT4 ff_blink_counter_3_s7 (
    .F(ff_blink_counter_3_12),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(reg_blink_period[0]),
    .I3(reg_blink_period[4]) 
);
defparam ff_blink_counter_3_s7.INIT=16'h0001;
  LUT3 ff_interleaving_page_s6 (
    .F(ff_interleaving_page_11),
    .I0(reg_blink_period[2]),
    .I1(reg_blink_period[6]),
    .I2(ff_interleaving_page) 
);
defparam ff_interleaving_page_s6.INIT=8'hCA;
  LUT4 n380_s4 (
    .F(n380_7),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(reg_interlace_mode),
    .I3(w_v_count[2]) 
);
defparam n380_s4.INIT=16'hEFF7;
  LUT4 n380_s5 (
    .F(n380_8),
    .I0(w_v_count[1]),
    .I1(w_v_count[2]),
    .I2(n157_8),
    .I3(n380_9) 
);
defparam n380_s5.INIT=16'h1000;
  LUT4 ff_v_active_s6 (
    .F(ff_v_active_9),
    .I0(w_screen_pos_y[6]),
    .I1(w_screen_pos_y[3]),
    .I2(w_screen_pos_y[5]),
    .I3(w_screen_pos_y[2]) 
);
defparam ff_v_active_s6.INIT=16'h4000;
  LUT4 ff_v_active_s7 (
    .F(ff_v_active_10),
    .I0(w_screen_pos_y[2]),
    .I1(w_screen_pos_y[3]),
    .I2(w_screen_pos_y[5]),
    .I3(w_screen_pos_y[6]) 
);
defparam ff_v_active_s7.INIT=16'h0100;
  LUT3 n380_s6 (
    .F(n380_9),
    .I0(w_v_count[3]),
    .I1(w_v_count[7]),
    .I2(w_v_count[4]) 
);
defparam n380_s6.INIT=8'h10;
  LUT4 n428_s5 (
    .F(n428_11),
    .I0(ff_blink_counter[3]),
    .I1(reg_blink_period[2]),
    .I2(reg_blink_period[6]),
    .I3(ff_interleaving_page) 
);
defparam n428_s5.INIT=16'h0511;
  LUT4 n138_s4 (
    .F(n138_8),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[3]),
    .I3(w_h_count[4]) 
);
defparam n138_s4.INIT=16'h0100;
  LUT3 n427_s5 (
    .F(n427_11),
    .I0(ff_blink_counter[2]),
    .I1(ff_blink_counter[0]),
    .I2(ff_blink_counter[1]) 
);
defparam n427_s5.INIT=8'h01;
  LUT4 n101_s4 (
    .F(n101_10),
    .I0(ff_half_count[2]),
    .I1(ff_half_count[3]),
    .I2(ff_half_count[0]),
    .I3(ff_half_count[1]) 
);
defparam n101_s4.INIT=16'h8000;
  LUT4 n103_s4 (
    .F(n103_10),
    .I0(n78_3),
    .I1(ff_half_count[2]),
    .I2(ff_half_count[0]),
    .I3(ff_half_count[1]) 
);
defparam n103_s4.INIT=16'h1444;
  LUT4 n156_s4 (
    .F(n156_10),
    .I0(w_v_count[7]),
    .I1(w_v_count[5]),
    .I2(w_v_count[6]),
    .I3(n159_8) 
);
defparam n156_s4.INIT=16'h8000;
  LUT4 n157_s4 (
    .F(n157_10),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(n159_8),
    .I3(w_v_count[7]) 
);
defparam n157_s4.INIT=16'h7F80;
  LUT4 n95_s4 (
    .F(n95_10),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[9]),
    .I2(ff_half_count[7]),
    .I3(n98_8) 
);
defparam n95_s4.INIT=16'h8000;
  LUT4 n97_s4 (
    .F(n97_10),
    .I0(n78_3),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[7]),
    .I3(n98_8) 
);
defparam n97_s4.INIT=16'h1444;
  LUT4 n160_s4 (
    .F(n160_10),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n160_s4.INIT=16'h8000;
  LUT4 n162_s4 (
    .F(n162_10),
    .I0(n380_4),
    .I1(w_v_count[2]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n162_s4.INIT=16'h1444;
  LUT4 w_screen_pos_x_10_s5 (
    .F(w_screen_pos_x[10]),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[7]),
    .I3(ff_half_count[9]) 
);
defparam w_screen_pos_x_10_s5.INIT=16'hA955;
  LUT4 n54_s4 (
    .F(n54_10),
    .I0(w_h_count[8]),
    .I1(w_h_count[6]),
    .I2(w_h_count[7]),
    .I3(n56_8) 
);
defparam n54_s4.INIT=16'h6AAA;
  LUT4 n452_s2 (
    .F(n452_8),
    .I0(ff_interleaving_page),
    .I1(ff_blink_counter_3_11),
    .I2(ff_blink_counter_3_12),
    .I3(reg_interleaving_mode) 
);
defparam n452_s2.INIT=16'hD5FF;
  LUT4 n58_s4 (
    .F(n58_10),
    .I0(w_h_count[3]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[2]) 
);
defparam n58_s4.INIT=16'h8000;
  LUT4 n59_s3 (
    .F(n59_9),
    .I0(w_h_count[3]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[2]) 
);
defparam n59_s3.INIT=16'h6AAA;
  LUT4 n95_s5 (
    .F(n95_12),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[10]),
    .I3(n95_10) 
);
defparam n95_s5.INIT=16'h0770;
  LUT4 n98_s4 (
    .F(n98_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[7]),
    .I3(n98_8) 
);
defparam n98_s4.INIT=16'h0770;
  LUT4 n100_s4 (
    .F(n100_10),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[5]),
    .I3(n100_8) 
);
defparam n100_s4.INIT=16'h0770;
  LUT4 n101_s5 (
    .F(n101_12),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[4]),
    .I3(n101_10) 
);
defparam n101_s5.INIT=16'h0770;
  LUT4 n104_s3 (
    .F(n104_9),
    .I0(w_v_count[0]),
    .I1(w_h_count_end),
    .I2(ff_half_count[0]),
    .I3(ff_half_count[1]) 
);
defparam n104_s3.INIT=16'h0770;
  LUT3 n105_s3 (
    .F(n105_9),
    .I0(ff_half_count[0]),
    .I1(w_v_count[0]),
    .I2(w_h_count_end) 
);
defparam n105_s3.INIT=8'h15;
  LUT3 n222_s3 (
    .F(n222_7),
    .I0(w_h_count_end),
    .I1(n380_4),
    .I2(ff_field) 
);
defparam n222_s3.INIT=8'h78;
  LUT4 n393_s3 (
    .F(n393_9),
    .I0(w_h_count_end),
    .I1(n380_4),
    .I2(ff_blink_base[0]),
    .I3(reg_interleaving_mode) 
);
defparam n393_s3.INIT=16'h7800;
  LUT3 ff_blink_base_3_s5 (
    .F(ff_blink_base_3_12),
    .I0(n380_4),
    .I1(w_h_count_end),
    .I2(reg_interleaving_mode) 
);
defparam ff_blink_base_3_s5.INIT=8'h8F;
  LUT4 ff_interleaving_page_s7 (
    .F(ff_interleaving_page_13),
    .I0(ff_blink_counter[3]),
    .I1(ff_blink_counter[2]),
    .I2(ff_blink_counter[0]),
    .I3(ff_blink_counter[1]) 
);
defparam ff_interleaving_page_s7.INIT=16'h0001;
  LUT4 n159_s4 (
    .F(n159_10),
    .I0(n380_4),
    .I1(w_v_count[5]),
    .I2(w_v_count[4]),
    .I3(n160_10) 
);
defparam n159_s4.INIT=16'h1444;
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(w_horizontal_offset_l[1]),
    .D(reg_horizontal_offset_l[1]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(w_horizontal_offset_l[0]),
    .D(reg_horizontal_offset_l[0]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(ff_horizontal_offset_h[8]),
    .D(reg_horizontal_offset_h[8]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(ff_horizontal_offset_h[7]),
    .D(reg_horizontal_offset_h[7]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(ff_horizontal_offset_h[6]),
    .D(reg_horizontal_offset_h[6]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(ff_horizontal_offset_h[5]),
    .D(reg_horizontal_offset_h[5]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(ff_horizontal_offset_h[4]),
    .D(reg_horizontal_offset_h[4]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(ff_horizontal_offset_h[3]),
    .D(reg_horizontal_offset_h[3]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_11_s0 (
    .Q(w_h_count[11]),
    .D(n51_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_10_s0 (
    .Q(w_h_count[10]),
    .D(n52_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_9_s0 (
    .Q(w_h_count[9]),
    .D(n53_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_8_s0 (
    .Q(w_h_count[8]),
    .D(n54_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_7_s0 (
    .Q(w_h_count[7]),
    .D(n55_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_6_s0 (
    .Q(w_h_count[6]),
    .D(n56_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_5_s0 (
    .Q(w_h_count[5]),
    .D(n57_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_4_s0 (
    .Q(w_h_count[4]),
    .D(n58_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_3_s0 (
    .Q(w_h_count[3]),
    .D(n59_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_2_s0 (
    .Q(w_h_count[2]),
    .D(n60_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_1_s0 (
    .Q(w_h_count[1]),
    .D(n61_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_0_s0 (
    .Q(w_h_count[0]),
    .D(n62_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_12_s0 (
    .Q(ff_half_count[12]),
    .D(n93_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_11_s0 (
    .Q(ff_half_count[11]),
    .D(n94_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_10_s0 (
    .Q(ff_half_count[10]),
    .D(n95_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_9_s0 (
    .Q(ff_half_count[9]),
    .D(n96_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_8_s0 (
    .Q(ff_half_count[8]),
    .D(n97_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_7_s0 (
    .Q(ff_half_count[7]),
    .D(n98_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_6_s0 (
    .Q(ff_half_count[6]),
    .D(n99_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_5_s0 (
    .Q(ff_half_count[5]),
    .D(n100_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_4_s0 (
    .Q(ff_half_count[4]),
    .D(n101_12),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_3_s0 (
    .Q(ff_half_count[3]),
    .D(n102_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_2_s0 (
    .Q(ff_half_count[2]),
    .D(n103_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_1_s0 (
    .Q(ff_half_count[1]),
    .D(n104_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_0_s0 (
    .Q(ff_half_count[0]),
    .D(n105_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_refresh_s0 (
    .Q(w_pre_vram_refresh),
    .D(n138_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_9_s0 (
    .Q(w_v_count[9]),
    .D(n155_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_8_s0 (
    .Q(w_v_count[8]),
    .D(n156_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_7_s0 (
    .Q(w_v_count[7]),
    .D(n157_10),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_6_s0 (
    .Q(w_v_count[6]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_5_s0 (
    .Q(w_v_count[5]),
    .D(n159_10),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_4_s0 (
    .Q(w_v_count[4]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_3_s0 (
    .Q(w_v_count[3]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_2_s0 (
    .Q(w_v_count[2]),
    .D(n162_10),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_1_s0 (
    .Q(w_v_count[1]),
    .D(n163_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_0_s0 (
    .Q(w_v_count[0]),
    .D(n164_8),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_active_s0 (
    .Q(w_screen_v_active),
    .D(n264_3),
    .CLK(clk85m),
    .CE(ff_v_active_5),
    .CLEAR(n36_6) 
);
  DFFP ff_top_line_4_s0 (
    .Q(ff_top_line[4]),
    .D(n296_6),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
  DFFC ff_top_line_2_s0 (
    .Q(ff_top_line[2]),
    .D(reg_212lines_mode),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFF ff_screen_pos_x_13_s0 (
    .Q(w_screen_pos_x_Z[13]),
    .D(n309_11),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_12_s0 (
    .Q(w_screen_pos_x_Z[12]),
    .D(w_screen_pos_x[12]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_11_s0 (
    .Q(w_screen_pos_x_Z[11]),
    .D(w_screen_pos_x[11]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_10_s0 (
    .Q(w_screen_pos_x_Z[10]),
    .D(w_screen_pos_x[10]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_9_s0 (
    .Q(w_screen_pos_x_Z[9]),
    .D(w_screen_pos_x[9]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_8_s0 (
    .Q(w_screen_pos_x_Z[8]),
    .D(w_screen_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_7_s0 (
    .Q(w_screen_pos_x_Z[7]),
    .D(w_screen_pos_x_7_12),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_6_s0 (
    .Q(w_screen_pos_x_Z[6]),
    .D(ff_half_count[6]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_5_s0 (
    .Q(w_screen_pos_x_Z[5]),
    .D(ff_half_count[5]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_4_s0 (
    .Q(w_screen_pos_x_Z[4]),
    .D(ff_half_count[4]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_3_s0 (
    .Q(w_screen_pos_x_Z[3]),
    .D(ff_half_count[3]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_2_s0 (
    .Q(w_screen_pos_x_Z[2]),
    .D(ff_half_count[2]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_1_s0 (
    .Q(w_screen_pos_x_Z[1]),
    .D(ff_half_count[1]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_x_0_s0 (
    .Q(w_screen_pos_x_Z[0]),
    .D(ff_half_count[0]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_7_s0 (
    .Q(w_screen_pos_y_Z[7]),
    .D(w_screen_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_6_s0 (
    .Q(w_screen_pos_y_Z[6]),
    .D(w_screen_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_5_s0 (
    .Q(w_screen_pos_y_Z[5]),
    .D(w_screen_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_4_s0 (
    .Q(w_screen_pos_y_Z[4]),
    .D(w_screen_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_screen_pos_y_3_s0 (
    .Q(w_screen_pos_y_Z[3]),
    .D(w_screen_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_8_s0 (
    .Q(w_pixel_pos_x_Z[8]),
    .D(w_pixel_pos_x[8]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_7_s0 (
    .Q(w_pixel_pos_x_Z[7]),
    .D(w_pixel_pos_x[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_6_s0 (
    .Q(w_pixel_pos_x_Z[6]),
    .D(w_pixel_pos_x[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_5_s0 (
    .Q(w_pixel_pos_x_Z[5]),
    .D(w_pixel_pos_x[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_4_s0 (
    .Q(w_pixel_pos_x_Z[4]),
    .D(w_pixel_pos_x[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_x_3_s0 (
    .Q(w_pixel_pos_x_Z[3]),
    .D(w_pixel_pos_x[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_7_s0 (
    .Q(w_pixel_pos_y_Z[7]),
    .D(w_pixel_pos_y[7]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_6_s0 (
    .Q(w_pixel_pos_y_Z[6]),
    .D(w_pixel_pos_y[6]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_5_s0 (
    .Q(w_pixel_pos_y_Z[5]),
    .D(w_pixel_pos_y[5]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_4_s0 (
    .Q(w_pixel_pos_y_Z[4]),
    .D(w_pixel_pos_y[4]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_3_s0 (
    .Q(w_pixel_pos_y_Z[3]),
    .D(w_pixel_pos_y[3]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_2_s0 (
    .Q(w_pixel_pos_y_Z[2]),
    .D(w_pixel_pos_y[2]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_1_s0 (
    .Q(w_pixel_pos_y_Z[1]),
    .D(w_pixel_pos_y[1]),
    .CLK(clk85m) 
);
  DFF ff_pixel_pos_y_0_s0 (
    .Q(w_pixel_pos_y_Z[0]),
    .D(w_pixel_pos_y[0]),
    .CLK(clk85m) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(w_horizontal_offset_l[2]),
    .D(reg_horizontal_offset_l[2]),
    .CLK(clk85m),
    .CE(n78_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_base_3_s1 (
    .Q(ff_blink_base[3]),
    .D(n390_6),
    .CLK(clk85m),
    .CE(ff_blink_base_3_12),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_3_s1.INIT=1'b0;
  DFFCE ff_blink_base_2_s1 (
    .Q(ff_blink_base[2]),
    .D(n391_6),
    .CLK(clk85m),
    .CE(ff_blink_base_3_12),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_2_s1.INIT=1'b0;
  DFFCE ff_blink_base_1_s1 (
    .Q(ff_blink_base[1]),
    .D(n392_6),
    .CLK(clk85m),
    .CE(ff_blink_base_3_12),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_1_s1.INIT=1'b0;
  DFFCE ff_blink_counter_3_s1 (
    .Q(ff_blink_counter[3]),
    .D(n427_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_8),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_3_s1.INIT=1'b0;
  DFFCE ff_blink_counter_2_s1 (
    .Q(ff_blink_counter[2]),
    .D(n428_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_8),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_2_s1.INIT=1'b0;
  DFFCE ff_blink_counter_1_s1 (
    .Q(ff_blink_counter[1]),
    .D(n429_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_8),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_1_s1.INIT=1'b0;
  DFFCE ff_blink_counter_0_s1 (
    .Q(ff_blink_counter[0]),
    .D(n430_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_8),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_0_s1.INIT=1'b0;
  DFFPE ff_interleaving_page_s1 (
    .Q(ff_interleaving_page),
    .D(n452_8),
    .CLK(clk85m),
    .CE(ff_interleaving_page_8),
    .PRESET(n36_6) 
);
defparam ff_interleaving_page_s1.INIT=1'b1;
  DFFC ff_field_s2 (
    .Q(ff_field),
    .D(n222_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_field_s2.INIT=1'b0;
  DFFC ff_blink_base_0_s3 (
    .Q(ff_blink_base[0]),
    .D(n393_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_0_s3.INIT=1'b0;
  ALU w_pixel_pos_x_3_s (
    .SUM(w_pixel_pos_x[3]),
    .COUT(w_pixel_pos_x_3_2),
    .I0(w_screen_pos_x_7_12),
    .I1(ff_horizontal_offset_h[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_x_3_s.ALU_MODE=0;
  ALU w_pixel_pos_x_4_s (
    .SUM(w_pixel_pos_x[4]),
    .COUT(w_pixel_pos_x_4_2),
    .I0(w_screen_pos_x[8]),
    .I1(ff_horizontal_offset_h[4]),
    .I3(GND),
    .CIN(w_pixel_pos_x_3_2) 
);
defparam w_pixel_pos_x_4_s.ALU_MODE=0;
  ALU w_pixel_pos_x_5_s (
    .SUM(w_pixel_pos_x[5]),
    .COUT(w_pixel_pos_x_5_2),
    .I0(w_screen_pos_x[9]),
    .I1(ff_horizontal_offset_h[5]),
    .I3(GND),
    .CIN(w_pixel_pos_x_4_2) 
);
defparam w_pixel_pos_x_5_s.ALU_MODE=0;
  ALU w_pixel_pos_x_6_s (
    .SUM(w_pixel_pos_x[6]),
    .COUT(w_pixel_pos_x_6_2),
    .I0(w_screen_pos_x[10]),
    .I1(ff_horizontal_offset_h[6]),
    .I3(GND),
    .CIN(w_pixel_pos_x_5_2) 
);
defparam w_pixel_pos_x_6_s.ALU_MODE=0;
  ALU w_pixel_pos_x_7_s (
    .SUM(w_pixel_pos_x[7]),
    .COUT(w_pixel_pos_x_7_2),
    .I0(w_screen_pos_x[11]),
    .I1(ff_horizontal_offset_h[7]),
    .I3(GND),
    .CIN(w_pixel_pos_x_6_2) 
);
defparam w_pixel_pos_x_7_s.ALU_MODE=0;
  ALU w_pixel_pos_x_8_s (
    .SUM(w_pixel_pos_x[8]),
    .COUT(w_pixel_pos_x_8_0_COUT),
    .I0(w_screen_pos_x[12]),
    .I1(ff_horizontal_offset_h[8]),
    .I3(GND),
    .CIN(w_pixel_pos_x_7_2) 
);
defparam w_pixel_pos_x_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_3_s (
    .SUM(w_screen_pos_y_3_1),
    .COUT(w_screen_pos_y_3_2),
    .I0(w_v_count[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_2_7) 
);
defparam w_screen_pos_y_3_s.ALU_MODE=0;
  ALU w_screen_pos_y_5_s (
    .SUM(w_screen_pos_y_5_1),
    .COUT(w_screen_pos_y_5_2),
    .I0(w_v_count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_7) 
);
defparam w_screen_pos_y_5_s.ALU_MODE=0;
  ALU w_screen_pos_y_6_s (
    .SUM(w_screen_pos_y_6_1),
    .COUT(w_screen_pos_y_6_2),
    .I0(w_v_count[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_5_2) 
);
defparam w_screen_pos_y_6_s.ALU_MODE=0;
  ALU w_screen_pos_y_7_s (
    .SUM(w_screen_pos_y_7_1),
    .COUT(w_screen_pos_y_7_2),
    .I0(w_v_count[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_6_2) 
);
defparam w_screen_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_8_s (
    .SUM(w_screen_pos_y_8_1),
    .COUT(w_screen_pos_y_9_6),
    .I0(w_v_count[9]),
    .I1(VCC),
    .I3(GND),
    .CIN(w_screen_pos_y_7_2) 
);
defparam w_screen_pos_y_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_0_s0 (
    .SUM(w_screen_pos_y[0]),
    .COUT(w_screen_pos_y_0_4),
    .I0(w_v_count[1]),
    .I1(reg_display_adjust[4]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_screen_pos_y_0_s0.ALU_MODE=0;
  ALU w_screen_pos_y_1_s1 (
    .SUM(w_screen_pos_y[1]),
    .COUT(w_screen_pos_y_1_5),
    .I0(w_screen_pos_y_1_8),
    .I1(reg_display_adjust[5]),
    .I3(GND),
    .CIN(w_screen_pos_y_0_4) 
);
defparam w_screen_pos_y_1_s1.ALU_MODE=0;
  ALU w_screen_pos_y_2_s1 (
    .SUM(w_screen_pos_y[2]),
    .COUT(w_screen_pos_y_2_5),
    .I0(w_screen_pos_y_2_8),
    .I1(reg_display_adjust[6]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_5) 
);
defparam w_screen_pos_y_2_s1.ALU_MODE=0;
  ALU w_screen_pos_y_4_s1 (
    .SUM(w_screen_pos_y[4]),
    .COUT(w_screen_pos_y_4_5),
    .I0(w_screen_pos_y_4_8),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_3_7) 
);
defparam w_screen_pos_y_4_s1.ALU_MODE=0;
  ALU w_screen_pos_y_5_s0 (
    .SUM(w_screen_pos_y[5]),
    .COUT(w_screen_pos_y_5_4),
    .I0(w_screen_pos_y_5_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_4_5) 
);
defparam w_screen_pos_y_5_s0.ALU_MODE=0;
  ALU w_screen_pos_y_6_s0 (
    .SUM(w_screen_pos_y[6]),
    .COUT(w_screen_pos_y_6_4),
    .I0(w_screen_pos_y_6_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_5_4) 
);
defparam w_screen_pos_y_6_s0.ALU_MODE=0;
  ALU w_screen_pos_y_7_s0 (
    .SUM(w_screen_pos_y[7]),
    .COUT(w_screen_pos_y_7_4),
    .I0(w_screen_pos_y_7_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_6_4) 
);
defparam w_screen_pos_y_7_s0.ALU_MODE=0;
  ALU w_screen_pos_y_8_s0 (
    .SUM(w_screen_pos_y_0[8]),
    .COUT(w_screen_pos_y_8_4),
    .I0(w_screen_pos_y_8_1),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_7_4) 
);
defparam w_screen_pos_y_8_s0.ALU_MODE=0;
  ALU w_screen_pos_y_9_s0 (
    .SUM(w_screen_pos_y_0[9]),
    .COUT(w_screen_pos_y_9_1_COUT),
    .I0(w_screen_pos_y_9_9),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_8_4) 
);
defparam w_screen_pos_y_9_s0.ALU_MODE=0;
  ALU w_pixel_pos_y_0_s (
    .SUM(w_pixel_pos_y[0]),
    .COUT(w_pixel_pos_y_0_2),
    .I0(w_screen_pos_y[0]),
    .I1(reg_vertical_offset[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_y_0_s.ALU_MODE=0;
  ALU w_pixel_pos_y_1_s (
    .SUM(w_pixel_pos_y[1]),
    .COUT(w_pixel_pos_y_1_2),
    .I0(w_screen_pos_y[1]),
    .I1(reg_vertical_offset[1]),
    .I3(GND),
    .CIN(w_pixel_pos_y_0_2) 
);
defparam w_pixel_pos_y_1_s.ALU_MODE=0;
  ALU w_pixel_pos_y_2_s (
    .SUM(w_pixel_pos_y[2]),
    .COUT(w_pixel_pos_y_2_2),
    .I0(w_screen_pos_y[2]),
    .I1(reg_vertical_offset[2]),
    .I3(GND),
    .CIN(w_pixel_pos_y_1_2) 
);
defparam w_pixel_pos_y_2_s.ALU_MODE=0;
  ALU w_pixel_pos_y_3_s (
    .SUM(w_pixel_pos_y[3]),
    .COUT(w_pixel_pos_y_3_2),
    .I0(w_screen_pos_y[3]),
    .I1(reg_vertical_offset[3]),
    .I3(GND),
    .CIN(w_pixel_pos_y_2_2) 
);
defparam w_pixel_pos_y_3_s.ALU_MODE=0;
  ALU w_pixel_pos_y_4_s (
    .SUM(w_pixel_pos_y[4]),
    .COUT(w_pixel_pos_y_4_2),
    .I0(w_screen_pos_y[4]),
    .I1(reg_vertical_offset[4]),
    .I3(GND),
    .CIN(w_pixel_pos_y_3_2) 
);
defparam w_pixel_pos_y_4_s.ALU_MODE=0;
  ALU w_pixel_pos_y_5_s (
    .SUM(w_pixel_pos_y[5]),
    .COUT(w_pixel_pos_y_5_2),
    .I0(w_screen_pos_y[5]),
    .I1(reg_vertical_offset[5]),
    .I3(GND),
    .CIN(w_pixel_pos_y_4_2) 
);
defparam w_pixel_pos_y_5_s.ALU_MODE=0;
  ALU w_pixel_pos_y_6_s (
    .SUM(w_pixel_pos_y[6]),
    .COUT(w_pixel_pos_y_6_2),
    .I0(w_screen_pos_y[6]),
    .I1(reg_vertical_offset[6]),
    .I3(GND),
    .CIN(w_pixel_pos_y_5_2) 
);
defparam w_pixel_pos_y_6_s.ALU_MODE=0;
  ALU w_pixel_pos_y_7_s (
    .SUM(w_pixel_pos_y[7]),
    .COUT(w_pixel_pos_y_7_0_COUT),
    .I0(w_screen_pos_y[7]),
    .I1(reg_vertical_offset[7]),
    .I3(GND),
    .CIN(w_pixel_pos_y_6_2) 
);
defparam w_pixel_pos_y_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_1_s2 (
    .SUM(w_screen_pos_y_1_8),
    .COUT(w_screen_pos_y_1_7),
    .I0(w_v_count[2]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_screen_pos_y_1_s2.ALU_MODE=1;
  ALU w_screen_pos_y_2_s2 (
    .SUM(w_screen_pos_y_2_8),
    .COUT(w_screen_pos_y_2_7),
    .I0(w_v_count[3]),
    .I1(ff_top_line[2]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_7) 
);
defparam w_screen_pos_y_2_s2.ALU_MODE=1;
  ALU w_screen_pos_y_4_s2 (
    .SUM(w_screen_pos_y_4_8),
    .COUT(w_screen_pos_y_4_7),
    .I0(w_v_count[5]),
    .I1(ff_top_line[4]),
    .I3(GND),
    .CIN(w_screen_pos_y_3_2) 
);
defparam w_screen_pos_y_4_s2.ALU_MODE=1;
  ALU w_screen_pos_y_3_s2 (
    .SUM(w_screen_pos_y[3]),
    .COUT(w_screen_pos_y_3_7),
    .I0(w_screen_pos_y_3_1),
    .I1(reg_display_adjust[7]),
    .I3(GND),
    .CIN(w_screen_pos_y_2_5) 
);
defparam w_screen_pos_y_3_s2.ALU_MODE=1;
  INV n296_s2 (
    .O(n296_6),
    .I(reg_212lines_mode) 
);
  INV w_screen_pos_y_9_s3 (
    .O(w_screen_pos_y_9_9),
    .I(w_screen_pos_y_9_6) 
);
  INV n62_s4 (
    .O(n62_9),
    .I(w_h_count[0]) 
);
  INV w_screen_pos_x_7_s6 (
    .O(w_screen_pos_x_7_12),
    .I(ff_half_count[7]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_ssg */
module vdp_timing_control_screen_mode (
  clk85m,
  n36_6,
  w_next_0_4,
  w_4colors_mode,
  n440_5,
  n438_7,
  n317_8,
  w_screen_v_active,
  n6_8,
  reg_display_on,
  w_sprite_mode2_6,
  w_next_0_6,
  w_4colors_mode_5,
  w_sprite_mode2_5,
  n88_10,
  n1245_5,
  reg_left_mask,
  n1575_17,
  reg_scroll_planes,
  ff_field,
  ff_interleaving_page,
  reg_interleaving_mode,
  w_screen_mode_vram_rdata,
  w_screen_pos_y_Z,
  w_screen_pos_x_Z,
  w_horizontal_offset_l,
  reg_pattern_name_table_base,
  w_pixel_pos_x_Z,
  reg_screen_mode,
  reg_backdrop_color,
  w_pixel_pos_y_Z,
  reg_pattern_generator_table_base,
  reg_color_table_base,
  w_screen_mode_vram_valid,
  w_vram_interleave,
  ff_state_1_7,
  ff_next_vram4_3_7,
  n256_11,
  n772_35,
  n772_38,
  n1627_7,
  w_screen_mode_vram_address,
  w_screen_mode_display_color
)
;
input clk85m;
input n36_6;
input w_next_0_4;
input w_4colors_mode;
input n440_5;
input n438_7;
input n317_8;
input w_screen_v_active;
input n6_8;
input reg_display_on;
input w_sprite_mode2_6;
input w_next_0_6;
input w_4colors_mode_5;
input w_sprite_mode2_5;
input n88_10;
input n1245_5;
input reg_left_mask;
input n1575_17;
input reg_scroll_planes;
input ff_field;
input ff_interleaving_page;
input reg_interleaving_mode;
input [31:0] w_screen_mode_vram_rdata;
input [7:3] w_screen_pos_y_Z;
input [13:0] w_screen_pos_x_Z;
input [2:0] w_horizontal_offset_l;
input [16:10] reg_pattern_name_table_base;
input [8:3] w_pixel_pos_x_Z;
input [4:0] reg_screen_mode;
input [7:0] reg_backdrop_color;
input [7:0] w_pixel_pos_y_Z;
input [16:11] reg_pattern_generator_table_base;
input [16:6] reg_color_table_base;
output w_screen_mode_vram_valid;
output w_vram_interleave;
output ff_state_1_7;
output ff_next_vram4_3_7;
output n256_11;
output n772_35;
output n772_38;
output n1627_7;
output [16:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
wire n748_6;
wire n748_7;
wire n749_6;
wire n749_7;
wire n750_6;
wire n750_7;
wire n751_6;
wire n751_7;
wire n752_6;
wire n752_7;
wire n753_6;
wire n753_7;
wire n754_6;
wire n754_7;
wire n755_6;
wire n755_7;
wire n768_4;
wire n769_4;
wire n770_4;
wire n771_4;
wire n1345_4;
wire n1346_4;
wire n1347_4;
wire n1348_4;
wire n1349_4;
wire n1350_4;
wire n1351_4;
wire n1352_4;
wire n1353_4;
wire n1354_4;
wire n1355_4;
wire n1356_4;
wire n1357_4;
wire n1358_4;
wire n1359_4;
wire n1360_4;
wire n1361_4;
wire n1362_4;
wire n1363_4;
wire n1364_4;
wire n1365_4;
wire n1366_4;
wire n1367_4;
wire n1368_4;
wire n1369_4;
wire n1370_4;
wire n1371_4;
wire n1372_4;
wire n1373_4;
wire n1374_4;
wire n1375_4;
wire n1376_4;
wire n1377_4;
wire n1378_4;
wire n1379_4;
wire n1380_4;
wire n1381_4;
wire n1382_4;
wire n1383_4;
wire n1384_4;
wire n1385_4;
wire n1386_4;
wire n1387_4;
wire n1388_4;
wire n1390_4;
wire n1392_4;
wire n1393_4;
wire n1394_4;
wire n1395_4;
wire n1396_4;
wire n1397_4;
wire n1398_4;
wire n1399_4;
wire n1400_4;
wire n1627_3;
wire n772_29;
wire n773_29;
wire n774_29;
wire n775_29;
wire n776_22;
wire n777_22;
wire n778_22;
wire n779_22;
wire n804_25;
wire n805_25;
wire n806_25;
wire n807_25;
wire n808_27;
wire n809_24;
wire n810_24;
wire n811_24;
wire n967_16;
wire n968_16;
wire n969_16;
wire n970_16;
wire n971_17;
wire n972_17;
wire n973_17;
wire n974_17;
wire n975_13;
wire n976_13;
wire n977_13;
wire n978_13;
wire n979_14;
wire n980_14;
wire n981_14;
wire n982_14;
wire n983_14;
wire n984_14;
wire n985_14;
wire n986_14;
wire n987_15;
wire n988_15;
wire n989_15;
wire n990_15;
wire n991_16;
wire n992_15;
wire n993_15;
wire n994_15;
wire n999_13;
wire n1000_13;
wire n1001_13;
wire n1002_13;
wire n1003_13;
wire n1004_13;
wire n1005_13;
wire n1006_13;
wire n1007_13;
wire n1008_13;
wire n1009_13;
wire n1010_13;
wire n1337_33;
wire n1338_33;
wire n1339_33;
wire n1340_33;
wire n1341_25;
wire n1342_25;
wire n1343_25;
wire n1344_25;
wire ff_next_vram3_7_7;
wire ff_next_vram4_3_6;
wire ff_screen_h_in_active_9;
wire ff_next_vram6_3_7;
wire ff_next_vram1_7_8;
wire ff_next_vram2_7_8;
wire ff_next_vram6_7_8;
wire ff_next_vram1_3_9;
wire ff_next_vram2_3_9;
wire ff_next_vram4_7_8;
wire ff_next_vram5_7_9;
wire ff_next_vram5_3_9;
wire n181_7;
wire n180_7;
wire n179_7;
wire n178_7;
wire n177_7;
wire n1662_7;
wire n1661_7;
wire n1660_7;
wire n1659_7;
wire n706_6;
wire n705_6;
wire n704_6;
wire n703_6;
wire n702_6;
wire n701_6;
wire n700_6;
wire n699_6;
wire n698_6;
wire n697_6;
wire n696_6;
wire n695_6;
wire n694_6;
wire n693_6;
wire n692_6;
wire n691_6;
wire n690_6;
wire n511_6;
wire n137_7;
wire n136_7;
wire n256_9;
wire n995_16;
wire n998_17;
wire n996_16;
wire n997_16;
wire n998_16;
wire n1345_5;
wire n1345_8;
wire n1346_5;
wire n1346_7;
wire n1347_5;
wire n1347_7;
wire n1348_5;
wire n1348_7;
wire n1349_7;
wire n1350_6;
wire n1351_6;
wire n1352_6;
wire n1353_5;
wire n1354_5;
wire n1355_5;
wire n1356_5;
wire n1357_5;
wire n1358_5;
wire n1359_5;
wire n1360_5;
wire n1361_5;
wire n1362_5;
wire n1363_5;
wire n1364_5;
wire n1365_5;
wire n1366_5;
wire n1367_5;
wire n1368_5;
wire n1369_5;
wire n1369_6;
wire n1370_5;
wire n1370_6;
wire n1371_5;
wire n1371_6;
wire n1372_5;
wire n1372_6;
wire n1373_5;
wire n1374_5;
wire n1375_5;
wire n1376_5;
wire n1377_5;
wire n1378_5;
wire n1379_5;
wire n1380_5;
wire n1381_5;
wire n1382_5;
wire n1383_5;
wire n1384_5;
wire n1385_5;
wire n1386_5;
wire n1387_5;
wire n1388_5;
wire n1389_5;
wire n1389_6;
wire n1390_5;
wire n1391_5;
wire n1392_5;
wire n1393_5;
wire n1394_5;
wire n1395_5;
wire n1396_5;
wire n1397_5;
wire n1398_5;
wire n1399_5;
wire n1400_5;
wire w_pattern0_3_4;
wire n1627_5;
wire n772_30;
wire n772_31;
wire n773_30;
wire n773_31;
wire n774_30;
wire n774_31;
wire n775_30;
wire n775_31;
wire n775_32;
wire n776_23;
wire n776_24;
wire n776_25;
wire n777_23;
wire n777_24;
wire n778_23;
wire n778_24;
wire n779_24;
wire n967_17;
wire n968_17;
wire n969_17;
wire n970_17;
wire n971_18;
wire n972_18;
wire n973_18;
wire n974_18;
wire n975_14;
wire n975_15;
wire n976_14;
wire n976_15;
wire n977_14;
wire n977_15;
wire n978_14;
wire n978_15;
wire n979_15;
wire n979_16;
wire n980_15;
wire n980_16;
wire n981_15;
wire n981_16;
wire n982_15;
wire n982_16;
wire n983_15;
wire n984_15;
wire n985_15;
wire n986_15;
wire n987_16;
wire n988_16;
wire n989_16;
wire n990_16;
wire n991_17;
wire n992_16;
wire n993_16;
wire n994_16;
wire n1337_34;
wire n1338_34;
wire n1339_34;
wire n1340_34;
wire n1341_26;
wire n1342_26;
wire n1343_26;
wire n1343_27;
wire n1344_26;
wire n1344_27;
wire ff_pos_x_5_9;
wire ff_next_vram0_7_7;
wire ff_next_vram3_7_9;
wire ff_next_vram3_7_10;
wire ff_next_vram4_3_8;
wire ff_next_vram3_3_9;
wire ff_screen_h_in_active_10;
wire ff_screen_h_in_active_11;
wire ff_next_vram1_7_9;
wire ff_next_vram1_7_10;
wire ff_next_vram6_7_9;
wire ff_next_vram4_7_9;
wire ff_next_vram5_7_10;
wire n182_8;
wire n179_8;
wire n706_8;
wire n705_7;
wire n704_7;
wire n704_8;
wire n704_9;
wire n703_7;
wire n703_8;
wire n702_8;
wire n701_7;
wire n701_8;
wire n700_7;
wire n700_8;
wire n700_9;
wire n699_7;
wire n699_8;
wire n698_7;
wire n698_8;
wire n698_9;
wire n697_7;
wire n697_8;
wire n696_7;
wire n696_8;
wire n695_7;
wire n695_8;
wire n695_9;
wire n694_7;
wire n694_8;
wire n694_9;
wire n693_7;
wire n693_8;
wire n692_7;
wire n692_8;
wire n691_7;
wire n691_8;
wire n690_7;
wire n511_7;
wire n511_8;
wire n138_9;
wire n256_10;
wire n256_12;
wire n1345_9;
wire n1345_10;
wire n1346_8;
wire n1347_8;
wire n1348_8;
wire n1349_8;
wire n1350_7;
wire n1351_7;
wire n1352_7;
wire n1353_6;
wire n1354_6;
wire n1355_6;
wire n1356_6;
wire n1357_6;
wire n1358_6;
wire n1359_6;
wire n1360_6;
wire n1365_6;
wire n1369_7;
wire n1370_7;
wire n1371_7;
wire n1372_7;
wire n1373_6;
wire n1374_6;
wire n1375_6;
wire n1376_6;
wire n1377_6;
wire n1378_6;
wire n1379_6;
wire n1380_6;
wire n1381_6;
wire n1382_6;
wire n1383_6;
wire n1384_6;
wire n1385_6;
wire n1386_6;
wire n1387_6;
wire n1388_6;
wire n1389_7;
wire n1389_8;
wire n1391_6;
wire n1391_7;
wire n1393_6;
wire n1394_6;
wire n1395_6;
wire n1396_6;
wire n1397_6;
wire n1398_6;
wire n1399_6;
wire n1400_6;
wire w_pattern0_3_5;
wire n772_33;
wire n772_34;
wire n772_36;
wire n772_37;
wire n773_32;
wire n774_32;
wire n775_33;
wire n775_34;
wire n775_35;
wire n778_25;
wire n779_25;
wire n975_16;
wire n975_17;
wire n976_16;
wire n977_16;
wire n978_16;
wire n979_17;
wire n980_17;
wire n981_17;
wire n982_17;
wire n991_18;
wire n992_17;
wire n993_17;
wire n994_17;
wire n1337_35;
wire n1338_35;
wire n1339_35;
wire n1340_35;
wire n1343_28;
wire n1343_29;
wire n1344_28;
wire ff_pos_x_5_10;
wire ff_pos_x_5_11;
wire ff_pos_x_5_12;
wire ff_screen_h_in_active_12;
wire ff_screen_h_in_active_13;
wire n706_9;
wire n706_11;
wire n706_12;
wire n706_13;
wire n705_9;
wire n705_10;
wire n704_10;
wire n704_11;
wire n704_12;
wire n704_13;
wire n703_9;
wire n703_10;
wire n703_11;
wire n702_9;
wire n701_9;
wire n700_10;
wire n700_11;
wire n699_9;
wire n699_11;
wire n698_10;
wire n697_9;
wire n697_10;
wire n697_11;
wire n697_12;
wire n697_13;
wire n696_10;
wire n696_11;
wire n695_10;
wire n695_13;
wire n695_14;
wire n695_15;
wire n695_16;
wire n694_11;
wire n694_12;
wire n694_13;
wire n693_9;
wire n693_10;
wire n693_11;
wire n692_10;
wire n692_11;
wire n692_12;
wire n691_9;
wire n691_10;
wire n691_11;
wire n691_12;
wire n690_8;
wire n511_9;
wire n1357_8;
wire n1358_8;
wire n1359_8;
wire n1360_8;
wire n1361_7;
wire n1362_7;
wire n1363_7;
wire n1364_7;
wire n1373_8;
wire n1374_8;
wire n1375_8;
wire n1376_8;
wire n1389_9;
wire n1389_10;
wire n1390_8;
wire n1391_8;
wire n1392_8;
wire n1394_7;
wire n775_36;
wire n779_26;
wire n1341_29;
wire n1342_29;
wire n706_14;
wire n705_11;
wire n705_12;
wire n704_16;
wire n702_10;
wire n701_11;
wire n700_12;
wire n700_13;
wire n699_12;
wire n699_13;
wire n698_11;
wire n698_12;
wire n697_14;
wire n697_16;
wire n697_17;
wire n696_13;
wire n696_14;
wire n695_17;
wire n695_19;
wire n695_20;
wire n694_14;
wire n694_16;
wire n694_17;
wire n691_13;
wire n691_14;
wire n691_15;
wire n690_9;
wire n511_10;
wire n702_12;
wire n697_18;
wire n691_16;
wire n690_10;
wire n692_16;
wire n696_16;
wire n703_16;
wire n1361_9;
wire n1362_9;
wire n1363_9;
wire n1364_9;
wire n178_10;
wire n138_11;
wire ff_pattern7_7_7;
wire n693_15;
wire n1342_31;
wire n1341_31;
wire n1392_10;
wire n1390_10;
wire n694_19;
wire n695_22;
wire n702_14;
wire n706_16;
wire n1349_11;
wire n1345_12;
wire n699_16;
wire n701_13;
wire ff_next_vram4_3_12;
wire n699_18;
wire n702_16;
wire n694_21;
wire n695_24;
wire ff_next_vram3_7_12;
wire n772_40;
wire n697_20;
wire n704_19;
wire n705_14;
wire n706_18;
wire n1352_10;
wire n1351_10;
wire n1350_10;
wire n1349_13;
wire n1348_10;
wire n1347_10;
wire n1346_10;
wire n1345_14;
wire n1391_10;
wire n1389_12;
wire n692_18;
wire n693_17;
wire n703_18;
wire n704_21;
wire n695_26;
wire n804_29;
wire ff_next_vram0_7_9;
wire n804_31;
wire n704_23;
wire n1365_9;
wire n1342_33;
wire n1341_33;
wire n1400_9;
wire n1399_9;
wire n1398_9;
wire n1397_9;
wire n1392_12;
wire n1390_12;
wire n1384_9;
wire n1383_9;
wire n1382_9;
wire n1381_9;
wire n1376_10;
wire n1375_10;
wire n1374_10;
wire n1373_10;
wire n1360_10;
wire n1359_10;
wire n1358_10;
wire n1357_10;
wire n1352_12;
wire n1351_12;
wire n1350_12;
wire n1349_15;
wire n779_28;
wire ff_next_vram3_3_11;
wire n182_11;
wire ff_pos_x_5_14;
wire ff_screen_h_in_active;
wire w_pattern_name_t12_pre_3_2;
wire w_pattern_name_t12_pre_4_2;
wire w_pattern_name_t12_pre_5_2;
wire w_pattern_name_t12_pre_6_2;
wire w_pattern_name_t12_pre_7_2;
wire w_pattern_name_t12_pre_8_2;
wire w_pattern_name_t12_pre_9_2;
wire w_pattern_name_t12_pre_10_0_COUT;
wire w_scroll_pos_x_0_3;
wire w_scroll_pos_x_1_3;
wire w_scroll_pos_x_2_3;
wire w_scroll_pos_x_3_3;
wire w_scroll_pos_x_4_3;
wire w_scroll_pos_x_5_3;
wire w_scroll_pos_x_6_3;
wire w_scroll_pos_x_7_3;
wire w_scroll_pos_x_8_3;
wire w_scroll_pos_x_9_0_COUT;
wire n317_2;
wire n317_3;
wire n316_2;
wire n316_3;
wire n315_2;
wire n315_3;
wire n314_2;
wire n314_3;
wire n313_2;
wire n312_6;
wire w_pattern_name_t1_8_3;
wire w_pattern_name_t1_9_3;
wire w_pattern_name_t1_10_3;
wire w_pattern_name_t1_11_3;
wire w_pattern_name_t1_12_3;
wire w_pattern_name_t1_13_3;
wire w_pattern_name_t2_8_3;
wire w_pattern_name_t2_9_3;
wire w_pattern_name_t2_10_3;
wire w_pattern_name_t2_11_3;
wire w_pattern_name_t2_12_3;
wire w_pattern_name_t2_13_3;
wire w_pos_x_0_4;
wire w_pos_x_1_4;
wire w_pos_x_2_4;
wire w_pos_x_3_4;
wire w_pos_x_4_4;
wire w_pos_x_5_4;
wire w_pos_x_6_4;
wire w_pos_x_7_4;
wire w_pos_x_8_0_COUT;
wire n748_9;
wire n749_9;
wire n750_9;
wire n751_9;
wire n752_9;
wire n753_9;
wire n754_9;
wire n755_9;
wire n995_14;
wire n996_14;
wire n997_14;
wire n998_14;
wire [3:0] w_pattern0;
wire [2:0] ff_phase;
wire [7:0] ff_next_vram0;
wire [7:0] ff_next_vram1;
wire [7:0] ff_next_vram2;
wire [7:0] ff_next_vram3;
wire [7:0] ff_next_vram4;
wire [7:0] ff_next_vram5;
wire [7:0] ff_next_vram6;
wire [7:0] ff_next_vram7;
wire [7:0] ff_pattern0;
wire [7:0] ff_pattern1;
wire [7:0] ff_pattern2;
wire [7:0] ff_pattern3;
wire [7:0] ff_pattern4;
wire [7:0] ff_pattern5;
wire [7:0] ff_pattern6;
wire [7:0] ff_pattern7;
wire [5:0] ff_pos_x;
wire [10:3] w_pattern_name_t12_pre;
wire [9:0] w_scroll_pos_x;
wire [15:8] w_pattern_name_t1;
wire [15:8] w_pattern_name_t2;
wire [8:0] w_pos_x;
wire VCC;
wire GND;
  LUT3 n748_s6 (
    .F(n748_6),
    .I0(w_screen_mode_vram_rdata[7]),
    .I1(w_screen_mode_vram_rdata[15]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n748_s6.INIT=8'hCA;
  LUT3 n748_s7 (
    .F(n748_7),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n748_s7.INIT=8'hCA;
  LUT3 n749_s6 (
    .F(n749_6),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[14]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n749_s6.INIT=8'hCA;
  LUT3 n749_s7 (
    .F(n749_7),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n749_s7.INIT=8'hCA;
  LUT3 n750_s6 (
    .F(n750_6),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[13]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n750_s6.INIT=8'hCA;
  LUT3 n750_s7 (
    .F(n750_7),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n750_s7.INIT=8'hCA;
  LUT3 n751_s6 (
    .F(n751_6),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[12]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n751_s6.INIT=8'hCA;
  LUT3 n751_s7 (
    .F(n751_7),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n751_s7.INIT=8'hCA;
  LUT3 n752_s6 (
    .F(n752_6),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n752_s6.INIT=8'hCA;
  LUT3 n752_s7 (
    .F(n752_7),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n752_s7.INIT=8'hCA;
  LUT3 n753_s6 (
    .F(n753_6),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n753_s6.INIT=8'hCA;
  LUT3 n753_s7 (
    .F(n753_7),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n753_s7.INIT=8'hCA;
  LUT3 n754_s6 (
    .F(n754_6),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n754_s6.INIT=8'hCA;
  LUT3 n754_s7 (
    .F(n754_7),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n754_s7.INIT=8'hCA;
  LUT3 n755_s6 (
    .F(n755_6),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n755_s6.INIT=8'hCA;
  LUT3 n755_s7 (
    .F(n755_7),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[0]) 
);
defparam n755_s7.INIT=8'hCA;
  LUT4 w_vram_interleave_s (
    .F(w_vram_interleave),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[4]) 
);
defparam w_vram_interleave_s.INIT=16'h1000;
  LUT4 n98_s4 (
    .F(ff_state_1_7),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n98_s4.INIT=16'h8000;
  LUT3 n995_s15 (
    .F(n768_4),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n995_s15.INIT=8'hCA;
  LUT3 n996_s14 (
    .F(n769_4),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n996_s14.INIT=8'hCA;
  LUT3 n997_s14 (
    .F(n770_4),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n997_s14.INIT=8'hCA;
  LUT3 n998_s14 (
    .F(n771_4),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n998_s14.INIT=8'hCA;
  LUT4 n1345_s1 (
    .F(n1345_4),
    .I0(n1345_5),
    .I1(n1345_12),
    .I2(n1345_14),
    .I3(n1345_8) 
);
defparam n1345_s1.INIT=16'hFFF4;
  LUT4 n1346_s1 (
    .F(n1346_4),
    .I0(n1346_5),
    .I1(n1345_12),
    .I2(n1346_10),
    .I3(n1346_7) 
);
defparam n1346_s1.INIT=16'hFFF4;
  LUT4 n1347_s1 (
    .F(n1347_4),
    .I0(n1347_5),
    .I1(n1345_12),
    .I2(n1347_10),
    .I3(n1347_7) 
);
defparam n1347_s1.INIT=16'hFFF4;
  LUT4 n1348_s1 (
    .F(n1348_4),
    .I0(n1348_5),
    .I1(n1345_12),
    .I2(n1348_10),
    .I3(n1348_7) 
);
defparam n1348_s1.INIT=16'hFFF4;
  LUT4 n1349_s1 (
    .F(n1349_4),
    .I0(n1349_11),
    .I1(ff_pattern1[3]),
    .I2(n1349_13),
    .I3(n1349_7) 
);
defparam n1349_s1.INIT=16'hFFF8;
  LUT4 n1350_s1 (
    .F(n1350_4),
    .I0(n1349_11),
    .I1(ff_pattern1[2]),
    .I2(n1350_10),
    .I3(n1350_6) 
);
defparam n1350_s1.INIT=16'hFFF8;
  LUT4 n1351_s1 (
    .F(n1351_4),
    .I0(n1349_11),
    .I1(ff_pattern1[1]),
    .I2(n1351_10),
    .I3(n1351_6) 
);
defparam n1351_s1.INIT=16'hFFF8;
  LUT4 n1352_s1 (
    .F(n1352_4),
    .I0(n1349_11),
    .I1(ff_pattern1[0]),
    .I2(n1352_10),
    .I3(n1352_6) 
);
defparam n1352_s1.INIT=16'hFFF8;
  LUT4 n1353_s1 (
    .F(n1353_4),
    .I0(n1349_11),
    .I1(ff_pattern2[7]),
    .I2(n1345_14),
    .I3(n1353_5) 
);
defparam n1353_s1.INIT=16'hFFF8;
  LUT4 n1354_s1 (
    .F(n1354_4),
    .I0(n1349_11),
    .I1(ff_pattern2[6]),
    .I2(n1346_10),
    .I3(n1354_5) 
);
defparam n1354_s1.INIT=16'hFFF8;
  LUT4 n1355_s1 (
    .F(n1355_4),
    .I0(n1349_11),
    .I1(ff_pattern2[5]),
    .I2(n1347_10),
    .I3(n1355_5) 
);
defparam n1355_s1.INIT=16'hFFF8;
  LUT4 n1356_s1 (
    .F(n1356_4),
    .I0(n1349_11),
    .I1(ff_pattern2[4]),
    .I2(n1348_10),
    .I3(n1356_5) 
);
defparam n1356_s1.INIT=16'hFFF8;
  LUT4 n1357_s1 (
    .F(n1357_4),
    .I0(n1349_11),
    .I1(ff_pattern2[3]),
    .I2(n1349_13),
    .I3(n1357_5) 
);
defparam n1357_s1.INIT=16'hFFF8;
  LUT4 n1358_s1 (
    .F(n1358_4),
    .I0(n1349_11),
    .I1(ff_pattern2[2]),
    .I2(n1350_10),
    .I3(n1358_5) 
);
defparam n1358_s1.INIT=16'hFFF8;
  LUT4 n1359_s1 (
    .F(n1359_4),
    .I0(n1349_11),
    .I1(ff_pattern2[1]),
    .I2(n1351_10),
    .I3(n1359_5) 
);
defparam n1359_s1.INIT=16'hFFF8;
  LUT4 n1360_s1 (
    .F(n1360_4),
    .I0(n1349_11),
    .I1(ff_pattern2[0]),
    .I2(n1352_10),
    .I3(n1360_5) 
);
defparam n1360_s1.INIT=16'hFFF8;
  LUT4 n1361_s1 (
    .F(n1361_4),
    .I0(n1349_11),
    .I1(ff_pattern3[7]),
    .I2(n1345_14),
    .I3(n1361_5) 
);
defparam n1361_s1.INIT=16'hFFF8;
  LUT4 n1362_s1 (
    .F(n1362_4),
    .I0(n1349_11),
    .I1(ff_pattern3[6]),
    .I2(n1346_10),
    .I3(n1362_5) 
);
defparam n1362_s1.INIT=16'hFFF8;
  LUT4 n1363_s1 (
    .F(n1363_4),
    .I0(n1349_11),
    .I1(ff_pattern3[5]),
    .I2(n1347_10),
    .I3(n1363_5) 
);
defparam n1363_s1.INIT=16'hFFF8;
  LUT4 n1364_s1 (
    .F(n1364_4),
    .I0(n1349_11),
    .I1(ff_pattern3[4]),
    .I2(n1348_10),
    .I3(n1364_5) 
);
defparam n1364_s1.INIT=16'hFFF8;
  LUT4 n1365_s1 (
    .F(n1365_4),
    .I0(n1349_11),
    .I1(ff_pattern3[3]),
    .I2(n1349_13),
    .I3(n1365_5) 
);
defparam n1365_s1.INIT=16'hFFF8;
  LUT4 n1366_s1 (
    .F(n1366_4),
    .I0(n1349_11),
    .I1(ff_pattern3[2]),
    .I2(n1350_10),
    .I3(n1366_5) 
);
defparam n1366_s1.INIT=16'hFFF8;
  LUT4 n1367_s1 (
    .F(n1367_4),
    .I0(n1349_11),
    .I1(ff_pattern3[1]),
    .I2(n1351_10),
    .I3(n1367_5) 
);
defparam n1367_s1.INIT=16'hFFF8;
  LUT4 n1368_s1 (
    .F(n1368_4),
    .I0(n1349_11),
    .I1(ff_pattern3[0]),
    .I2(n1352_10),
    .I3(n1368_5) 
);
defparam n1368_s1.INIT=16'hFFF8;
  LUT4 n1369_s1 (
    .F(n1369_4),
    .I0(n1369_5),
    .I1(n1345_12),
    .I2(n1345_14),
    .I3(n1369_6) 
);
defparam n1369_s1.INIT=16'hFFF4;
  LUT4 n1370_s1 (
    .F(n1370_4),
    .I0(n1370_5),
    .I1(n1345_12),
    .I2(n1346_10),
    .I3(n1370_6) 
);
defparam n1370_s1.INIT=16'hFFF4;
  LUT4 n1371_s1 (
    .F(n1371_4),
    .I0(n1371_5),
    .I1(n1345_12),
    .I2(n1347_10),
    .I3(n1371_6) 
);
defparam n1371_s1.INIT=16'hFFF4;
  LUT4 n1372_s1 (
    .F(n1372_4),
    .I0(n1372_5),
    .I1(n1345_12),
    .I2(n1348_10),
    .I3(n1372_6) 
);
defparam n1372_s1.INIT=16'hFFF4;
  LUT4 n1373_s1 (
    .F(n1373_4),
    .I0(n1349_11),
    .I1(ff_pattern4[3]),
    .I2(n1349_13),
    .I3(n1373_5) 
);
defparam n1373_s1.INIT=16'hFFF8;
  LUT4 n1374_s1 (
    .F(n1374_4),
    .I0(n1349_11),
    .I1(ff_pattern4[2]),
    .I2(n1350_10),
    .I3(n1374_5) 
);
defparam n1374_s1.INIT=16'hFFF8;
  LUT4 n1375_s1 (
    .F(n1375_4),
    .I0(n1349_11),
    .I1(ff_pattern4[1]),
    .I2(n1351_10),
    .I3(n1375_5) 
);
defparam n1375_s1.INIT=16'hFFF8;
  LUT4 n1376_s1 (
    .F(n1376_4),
    .I0(n1349_11),
    .I1(ff_pattern4[0]),
    .I2(n1352_10),
    .I3(n1376_5) 
);
defparam n1376_s1.INIT=16'hFFF8;
  LUT4 n1377_s1 (
    .F(n1377_4),
    .I0(n1349_11),
    .I1(ff_pattern5[7]),
    .I2(n1345_14),
    .I3(n1377_5) 
);
defparam n1377_s1.INIT=16'hFFF8;
  LUT4 n1378_s1 (
    .F(n1378_4),
    .I0(n1349_11),
    .I1(ff_pattern5[6]),
    .I2(n1346_10),
    .I3(n1378_5) 
);
defparam n1378_s1.INIT=16'hFFF8;
  LUT4 n1379_s1 (
    .F(n1379_4),
    .I0(n1349_11),
    .I1(ff_pattern5[5]),
    .I2(n1347_10),
    .I3(n1379_5) 
);
defparam n1379_s1.INIT=16'hFFF8;
  LUT4 n1380_s1 (
    .F(n1380_4),
    .I0(n1349_11),
    .I1(ff_pattern5[4]),
    .I2(n1348_10),
    .I3(n1380_5) 
);
defparam n1380_s1.INIT=16'hFFF8;
  LUT4 n1381_s1 (
    .F(n1381_4),
    .I0(n1349_11),
    .I1(ff_pattern5[3]),
    .I2(n1349_13),
    .I3(n1381_5) 
);
defparam n1381_s1.INIT=16'hFFF8;
  LUT4 n1382_s1 (
    .F(n1382_4),
    .I0(n1349_11),
    .I1(ff_pattern5[2]),
    .I2(n1350_10),
    .I3(n1382_5) 
);
defparam n1382_s1.INIT=16'hFFF8;
  LUT4 n1383_s1 (
    .F(n1383_4),
    .I0(n1349_11),
    .I1(ff_pattern5[1]),
    .I2(n1351_10),
    .I3(n1383_5) 
);
defparam n1383_s1.INIT=16'hFFF8;
  LUT4 n1384_s1 (
    .F(n1384_4),
    .I0(n1349_11),
    .I1(ff_pattern5[0]),
    .I2(n1352_10),
    .I3(n1384_5) 
);
defparam n1384_s1.INIT=16'hFFF8;
  LUT4 n1385_s1 (
    .F(n1385_4),
    .I0(n1349_11),
    .I1(ff_pattern6[7]),
    .I2(n1345_14),
    .I3(n1385_5) 
);
defparam n1385_s1.INIT=16'hFFF8;
  LUT4 n1386_s1 (
    .F(n1386_4),
    .I0(n1349_11),
    .I1(ff_pattern6[6]),
    .I2(n1346_10),
    .I3(n1386_5) 
);
defparam n1386_s1.INIT=16'hFFF8;
  LUT4 n1387_s1 (
    .F(n1387_4),
    .I0(n1349_11),
    .I1(ff_pattern6[5]),
    .I2(n1347_10),
    .I3(n1387_5) 
);
defparam n1387_s1.INIT=16'hFFF8;
  LUT4 n1388_s1 (
    .F(n1388_4),
    .I0(n1349_11),
    .I1(ff_pattern6[4]),
    .I2(n1348_10),
    .I3(n1388_5) 
);
defparam n1388_s1.INIT=16'hFFF8;
  LUT4 n1390_s1 (
    .F(n1390_4),
    .I0(n1349_11),
    .I1(ff_pattern6[2]),
    .I2(n1350_10),
    .I3(n1390_5) 
);
defparam n1390_s1.INIT=16'hFFF8;
  LUT4 n1392_s1 (
    .F(n1392_4),
    .I0(n1349_11),
    .I1(ff_pattern6[0]),
    .I2(n1352_10),
    .I3(n1392_5) 
);
defparam n1392_s1.INIT=16'hFFF8;
  LUT4 n1393_s1 (
    .F(n1393_4),
    .I0(n1349_11),
    .I1(ff_pattern7[7]),
    .I2(n1345_14),
    .I3(n1393_5) 
);
defparam n1393_s1.INIT=16'hFFF8;
  LUT2 n1394_s1 (
    .F(n1394_4),
    .I0(n1346_10),
    .I1(n1394_5) 
);
defparam n1394_s1.INIT=4'hE;
  LUT4 n1395_s1 (
    .F(n1395_4),
    .I0(n1349_11),
    .I1(ff_pattern7[5]),
    .I2(n1347_10),
    .I3(n1395_5) 
);
defparam n1395_s1.INIT=16'hFFF8;
  LUT4 n1396_s1 (
    .F(n1396_4),
    .I0(n1349_11),
    .I1(ff_pattern7[4]),
    .I2(n1348_10),
    .I3(n1396_5) 
);
defparam n1396_s1.INIT=16'hFFF8;
  LUT4 n1397_s1 (
    .F(n1397_4),
    .I0(n1349_11),
    .I1(ff_pattern7[3]),
    .I2(n1349_13),
    .I3(n1397_5) 
);
defparam n1397_s1.INIT=16'hFFF8;
  LUT4 n1398_s1 (
    .F(n1398_4),
    .I0(n1349_11),
    .I1(ff_pattern7[2]),
    .I2(n1350_10),
    .I3(n1398_5) 
);
defparam n1398_s1.INIT=16'hFFF8;
  LUT4 n1399_s1 (
    .F(n1399_4),
    .I0(n1349_11),
    .I1(ff_pattern7[1]),
    .I2(n1351_10),
    .I3(n1399_5) 
);
defparam n1399_s1.INIT=16'hFFF8;
  LUT4 n1400_s1 (
    .F(n1400_4),
    .I0(n1349_11),
    .I1(ff_pattern7[0]),
    .I2(n1352_10),
    .I3(n1400_5) 
);
defparam n1400_s1.INIT=16'hFFF8;
  LUT3 w_pattern0_3_s0 (
    .F(w_pattern0[3]),
    .I0(reg_backdrop_color[3]),
    .I1(ff_pattern0[3]),
    .I2(w_pattern0_3_4) 
);
defparam w_pattern0_3_s0.INIT=8'hCA;
  LUT3 w_pattern0_2_s0 (
    .F(w_pattern0[2]),
    .I0(reg_backdrop_color[2]),
    .I1(ff_pattern0[2]),
    .I2(w_pattern0_3_4) 
);
defparam w_pattern0_2_s0.INIT=8'hCA;
  LUT3 w_pattern0_1_s0 (
    .F(w_pattern0[1]),
    .I0(ff_pattern0[1]),
    .I1(reg_backdrop_color[1]),
    .I2(w_pattern0_3_4) 
);
defparam w_pattern0_1_s0.INIT=8'hAC;
  LUT3 w_pattern0_0_s0 (
    .F(w_pattern0[0]),
    .I0(ff_pattern0[0]),
    .I1(reg_backdrop_color[0]),
    .I2(w_pattern0_3_4) 
);
defparam w_pattern0_0_s0.INIT=8'hAC;
  LUT4 n1627_s0 (
    .F(n1627_3),
    .I0(w_screen_pos_x_Z[3]),
    .I1(n1627_7),
    .I2(n1627_5),
    .I3(w_screen_pos_x_Z[2]) 
);
defparam n1627_s0.INIT=16'h9000;
  LUT3 n772_s21 (
    .F(n772_29),
    .I0(n772_30),
    .I1(n772_31),
    .I2(n772_40) 
);
defparam n772_s21.INIT=8'h3A;
  LUT3 n773_s21 (
    .F(n773_29),
    .I0(n773_30),
    .I1(n773_31),
    .I2(n772_40) 
);
defparam n773_s21.INIT=8'h3A;
  LUT3 n774_s21 (
    .F(n774_29),
    .I0(n774_30),
    .I1(n774_31),
    .I2(n772_40) 
);
defparam n774_s21.INIT=8'h3A;
  LUT4 n775_s21 (
    .F(n775_29),
    .I0(n775_30),
    .I1(n775_31),
    .I2(n751_9),
    .I3(n775_32) 
);
defparam n775_s21.INIT=16'hE0FF;
  LUT4 n776_s18 (
    .F(n776_22),
    .I0(n776_23),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(n776_24),
    .I3(n776_25) 
);
defparam n776_s18.INIT=16'h0E00;
  LUT4 n777_s18 (
    .F(n777_22),
    .I0(n776_23),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(n777_23),
    .I3(n777_24) 
);
defparam n777_s18.INIT=16'h0E00;
  LUT4 n778_s18 (
    .F(n778_22),
    .I0(n776_23),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(n778_23),
    .I3(n778_24) 
);
defparam n778_s18.INIT=16'h0E00;
  LUT3 n779_s18 (
    .F(n779_22),
    .I0(n779_28),
    .I1(n755_9),
    .I2(n779_24) 
);
defparam n779_s18.INIT=8'hD0;
  LUT4 n804_s19 (
    .F(n804_25),
    .I0(ff_next_vram3[7]),
    .I1(n804_31),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(w_vram_interleave) 
);
defparam n804_s19.INIT=16'hF888;
  LUT4 n805_s19 (
    .F(n805_25),
    .I0(ff_next_vram3[6]),
    .I1(n804_31),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(w_vram_interleave) 
);
defparam n805_s19.INIT=16'hF888;
  LUT4 n806_s19 (
    .F(n806_25),
    .I0(ff_next_vram3[5]),
    .I1(n804_31),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(w_vram_interleave) 
);
defparam n806_s19.INIT=16'hF888;
  LUT4 n807_s19 (
    .F(n807_25),
    .I0(ff_next_vram3[4]),
    .I1(n804_31),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(w_vram_interleave) 
);
defparam n807_s19.INIT=16'hF888;
  LUT3 n808_s23 (
    .F(n808_27),
    .I0(w_screen_mode_vram_rdata[27]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(w_vram_interleave) 
);
defparam n808_s23.INIT=8'hAC;
  LUT3 n809_s20 (
    .F(n809_24),
    .I0(w_screen_mode_vram_rdata[26]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(w_vram_interleave) 
);
defparam n809_s20.INIT=8'hAC;
  LUT3 n810_s20 (
    .F(n810_24),
    .I0(w_screen_mode_vram_rdata[25]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(w_vram_interleave) 
);
defparam n810_s20.INIT=8'hAC;
  LUT3 n811_s20 (
    .F(n811_24),
    .I0(w_screen_mode_vram_rdata[24]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(w_vram_interleave) 
);
defparam n811_s20.INIT=8'hAC;
  LUT3 n967_s12 (
    .F(n967_16),
    .I0(n967_17),
    .I1(n748_9),
    .I2(ff_phase[2]) 
);
defparam n967_s12.INIT=8'hC5;
  LUT3 n968_s12 (
    .F(n968_16),
    .I0(n968_17),
    .I1(n749_9),
    .I2(ff_phase[2]) 
);
defparam n968_s12.INIT=8'hC5;
  LUT3 n969_s12 (
    .F(n969_16),
    .I0(n969_17),
    .I1(n750_9),
    .I2(ff_phase[2]) 
);
defparam n969_s12.INIT=8'hC5;
  LUT3 n970_s12 (
    .F(n970_16),
    .I0(n970_17),
    .I1(n751_9),
    .I2(ff_phase[2]) 
);
defparam n970_s12.INIT=8'hC5;
  LUT3 n971_s13 (
    .F(n971_17),
    .I0(n971_18),
    .I1(n752_9),
    .I2(ff_phase[2]) 
);
defparam n971_s13.INIT=8'hCA;
  LUT3 n972_s13 (
    .F(n972_17),
    .I0(n972_18),
    .I1(n753_9),
    .I2(ff_phase[2]) 
);
defparam n972_s13.INIT=8'hCA;
  LUT3 n973_s13 (
    .F(n973_17),
    .I0(n973_18),
    .I1(n754_9),
    .I2(ff_phase[2]) 
);
defparam n973_s13.INIT=8'hCA;
  LUT3 n974_s13 (
    .F(n974_17),
    .I0(n974_18),
    .I1(n755_9),
    .I2(ff_phase[2]) 
);
defparam n974_s13.INIT=8'hCA;
  LUT3 n975_s9 (
    .F(n975_13),
    .I0(n975_14),
    .I1(n975_15),
    .I2(ff_phase[1]) 
);
defparam n975_s9.INIT=8'h35;
  LUT3 n976_s9 (
    .F(n976_13),
    .I0(n976_14),
    .I1(n976_15),
    .I2(ff_phase[1]) 
);
defparam n976_s9.INIT=8'h35;
  LUT3 n977_s9 (
    .F(n977_13),
    .I0(n977_14),
    .I1(n977_15),
    .I2(ff_phase[1]) 
);
defparam n977_s9.INIT=8'h35;
  LUT3 n978_s9 (
    .F(n978_13),
    .I0(n978_14),
    .I1(n978_15),
    .I2(ff_phase[1]) 
);
defparam n978_s9.INIT=8'h35;
  LUT3 n979_s10 (
    .F(n979_14),
    .I0(n979_15),
    .I1(n979_16),
    .I2(ff_phase[1]) 
);
defparam n979_s10.INIT=8'h3A;
  LUT3 n980_s10 (
    .F(n980_14),
    .I0(n980_15),
    .I1(n980_16),
    .I2(ff_phase[1]) 
);
defparam n980_s10.INIT=8'h3A;
  LUT3 n981_s10 (
    .F(n981_14),
    .I0(n981_15),
    .I1(n981_16),
    .I2(ff_phase[1]) 
);
defparam n981_s10.INIT=8'h3A;
  LUT3 n982_s10 (
    .F(n982_14),
    .I0(n982_15),
    .I1(n982_16),
    .I2(ff_phase[1]) 
);
defparam n982_s10.INIT=8'h3A;
  LUT3 n983_s10 (
    .F(n983_14),
    .I0(n983_15),
    .I1(n748_9),
    .I2(ff_phase[1]) 
);
defparam n983_s10.INIT=8'hC5;
  LUT3 n984_s10 (
    .F(n984_14),
    .I0(n984_15),
    .I1(n749_9),
    .I2(ff_phase[1]) 
);
defparam n984_s10.INIT=8'hC5;
  LUT3 n985_s10 (
    .F(n985_14),
    .I0(n985_15),
    .I1(n750_9),
    .I2(ff_phase[1]) 
);
defparam n985_s10.INIT=8'hC5;
  LUT3 n986_s10 (
    .F(n986_14),
    .I0(n986_15),
    .I1(n751_9),
    .I2(ff_phase[1]) 
);
defparam n986_s10.INIT=8'hC5;
  LUT3 n987_s11 (
    .F(n987_15),
    .I0(n987_16),
    .I1(n752_9),
    .I2(ff_phase[1]) 
);
defparam n987_s11.INIT=8'hCA;
  LUT3 n988_s11 (
    .F(n988_15),
    .I0(n988_16),
    .I1(n753_9),
    .I2(ff_phase[1]) 
);
defparam n988_s11.INIT=8'hCA;
  LUT3 n989_s11 (
    .F(n989_15),
    .I0(n989_16),
    .I1(n754_9),
    .I2(ff_phase[1]) 
);
defparam n989_s11.INIT=8'hCA;
  LUT3 n990_s11 (
    .F(n990_15),
    .I0(n990_16),
    .I1(n755_9),
    .I2(ff_phase[1]) 
);
defparam n990_s11.INIT=8'hCA;
  LUT3 n991_s12 (
    .F(n991_16),
    .I0(n991_17),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(ff_phase[0]) 
);
defparam n991_s12.INIT=8'hC5;
  LUT3 n992_s11 (
    .F(n992_15),
    .I0(n992_16),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(ff_phase[0]) 
);
defparam n992_s11.INIT=8'hC5;
  LUT3 n993_s11 (
    .F(n993_15),
    .I0(n993_16),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(ff_phase[0]) 
);
defparam n993_s11.INIT=8'hC5;
  LUT3 n994_s11 (
    .F(n994_15),
    .I0(n994_16),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(ff_phase[0]) 
);
defparam n994_s11.INIT=8'hC5;
  LUT4 n999_s9 (
    .F(n999_13),
    .I0(ff_next_vram6[7]),
    .I1(n804_31),
    .I2(w_screen_mode_vram_rdata[23]),
    .I3(ff_phase[0]) 
);
defparam n999_s9.INIT=16'hF088;
  LUT4 n1000_s9 (
    .F(n1000_13),
    .I0(ff_next_vram6[6]),
    .I1(n804_31),
    .I2(w_screen_mode_vram_rdata[22]),
    .I3(ff_phase[0]) 
);
defparam n1000_s9.INIT=16'hF088;
  LUT4 n1001_s9 (
    .F(n1001_13),
    .I0(ff_next_vram6[5]),
    .I1(n804_31),
    .I2(w_screen_mode_vram_rdata[21]),
    .I3(ff_phase[0]) 
);
defparam n1001_s9.INIT=16'hF088;
  LUT4 n1002_s9 (
    .F(n1002_13),
    .I0(ff_next_vram6[4]),
    .I1(n804_31),
    .I2(w_screen_mode_vram_rdata[20]),
    .I3(ff_phase[0]) 
);
defparam n1002_s9.INIT=16'hF088;
  LUT3 n1003_s9 (
    .F(n1003_13),
    .I0(w_screen_mode_vram_rdata[31]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(ff_phase[0]) 
);
defparam n1003_s9.INIT=8'hCA;
  LUT3 n1004_s9 (
    .F(n1004_13),
    .I0(w_screen_mode_vram_rdata[30]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(ff_phase[0]) 
);
defparam n1004_s9.INIT=8'hCA;
  LUT3 n1005_s9 (
    .F(n1005_13),
    .I0(w_screen_mode_vram_rdata[29]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(ff_phase[0]) 
);
defparam n1005_s9.INIT=8'hCA;
  LUT3 n1006_s9 (
    .F(n1006_13),
    .I0(w_screen_mode_vram_rdata[28]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(ff_phase[0]) 
);
defparam n1006_s9.INIT=8'hCA;
  LUT4 n1007_s9 (
    .F(n1007_13),
    .I0(ff_next_vram7[7]),
    .I1(n804_31),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(ff_phase[0]) 
);
defparam n1007_s9.INIT=16'hF088;
  LUT4 n1008_s9 (
    .F(n1008_13),
    .I0(ff_next_vram7[6]),
    .I1(n804_31),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(ff_phase[0]) 
);
defparam n1008_s9.INIT=16'hF088;
  LUT4 n1009_s9 (
    .F(n1009_13),
    .I0(ff_next_vram7[5]),
    .I1(n804_31),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(ff_phase[0]) 
);
defparam n1009_s9.INIT=16'hF088;
  LUT4 n1010_s9 (
    .F(n1010_13),
    .I0(ff_next_vram7[4]),
    .I1(n804_31),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(ff_phase[0]) 
);
defparam n1010_s9.INIT=16'hF088;
  LUT4 n1337_s23 (
    .F(n1337_33),
    .I0(w_next_0_4),
    .I1(reg_backdrop_color[7]),
    .I2(n1337_34),
    .I3(n1345_12) 
);
defparam n1337_s23.INIT=16'h0F88;
  LUT4 n1338_s23 (
    .F(n1338_33),
    .I0(w_next_0_4),
    .I1(reg_backdrop_color[6]),
    .I2(n1338_34),
    .I3(n1345_12) 
);
defparam n1338_s23.INIT=16'h0F88;
  LUT4 n1339_s23 (
    .F(n1339_33),
    .I0(w_next_0_4),
    .I1(reg_backdrop_color[5]),
    .I2(n1339_34),
    .I3(n1345_12) 
);
defparam n1339_s23.INIT=16'h0F88;
  LUT4 n1340_s23 (
    .F(n1340_33),
    .I0(w_next_0_4),
    .I1(reg_backdrop_color[4]),
    .I2(n1340_34),
    .I3(n1345_12) 
);
defparam n1340_s23.INIT=16'h0F88;
  LUT4 n1341_s21 (
    .F(n1341_25),
    .I0(w_4colors_mode),
    .I1(reg_backdrop_color[3]),
    .I2(n1341_26),
    .I3(n1345_12) 
);
defparam n1341_s21.INIT=16'hF044;
  LUT4 n1342_s21 (
    .F(n1342_25),
    .I0(w_4colors_mode),
    .I1(reg_backdrop_color[2]),
    .I2(n1342_26),
    .I3(n1345_12) 
);
defparam n1342_s21.INIT=16'hF044;
  LUT4 n1343_s21 (
    .F(n1343_25),
    .I0(n1343_26),
    .I1(n1343_27),
    .I2(reg_backdrop_color[1]),
    .I3(n1345_12) 
);
defparam n1343_s21.INIT=16'hEEF0;
  LUT4 n1344_s21 (
    .F(n1344_25),
    .I0(n1344_26),
    .I1(n1344_27),
    .I2(reg_backdrop_color[0]),
    .I3(n1345_12) 
);
defparam n1344_s21.INIT=16'hEEF0;
  LUT4 ff_next_vram3_7_s3 (
    .F(ff_next_vram3_7_7),
    .I0(ff_phase[0]),
    .I1(ff_next_vram3_7_12),
    .I2(ff_next_vram3_7_9),
    .I3(ff_next_vram3_7_10) 
);
defparam ff_next_vram3_7_s3.INIT=16'h0100;
  LUT4 ff_next_vram4_3_s2 (
    .F(ff_next_vram4_3_6),
    .I0(ff_next_vram3_7_12),
    .I1(ff_next_vram4_3_7),
    .I2(ff_phase[0]),
    .I3(ff_next_vram4_3_8) 
);
defparam ff_next_vram4_3_s2.INIT=16'hFE00;
  LUT4 ff_screen_h_in_active_s4 (
    .F(ff_screen_h_in_active_9),
    .I0(ff_screen_h_in_active_10),
    .I1(ff_state_1_7),
    .I2(ff_screen_h_in_active_11),
    .I3(n256_9) 
);
defparam ff_screen_h_in_active_s4.INIT=16'hF8FF;
  LUT2 ff_next_vram7_3_s2 (
    .F(ff_next_vram6_3_7),
    .I0(n804_31),
    .I1(ff_next_vram6_7_8) 
);
defparam ff_next_vram7_3_s2.INIT=4'h4;
  LUT4 ff_next_vram1_7_s3 (
    .F(ff_next_vram1_7_8),
    .I0(ff_next_vram3_3_9),
    .I1(ff_phase[1]),
    .I2(ff_next_vram1_7_9),
    .I3(ff_next_vram1_7_10) 
);
defparam ff_next_vram1_7_s3.INIT=16'hB000;
  LUT4 ff_next_vram2_7_s3 (
    .F(ff_next_vram2_7_8),
    .I0(n772_40),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_next_vram1_7_10) 
);
defparam ff_next_vram2_7_s3.INIT=16'hC200;
  LUT4 ff_next_vram6_7_s3 (
    .F(ff_next_vram6_7_8),
    .I0(ff_phase[0]),
    .I1(n772_40),
    .I2(w_vram_interleave),
    .I3(ff_next_vram6_7_9) 
);
defparam ff_next_vram6_7_s3.INIT=16'hF400;
  LUT3 ff_next_vram1_3_s4 (
    .F(ff_next_vram1_3_9),
    .I0(n804_31),
    .I1(ff_phase[1]),
    .I2(ff_next_vram1_7_8) 
);
defparam ff_next_vram1_3_s4.INIT=8'hD0;
  LUT3 ff_next_vram2_3_s4 (
    .F(ff_next_vram2_3_9),
    .I0(n804_31),
    .I1(ff_phase[1]),
    .I2(ff_next_vram2_7_8) 
);
defparam ff_next_vram2_3_s4.INIT=8'hD0;
  LUT4 ff_next_vram4_7_s4 (
    .F(ff_next_vram4_7_8),
    .I0(ff_next_vram3_7_12),
    .I1(ff_phase[0]),
    .I2(ff_next_vram4_7_9),
    .I3(ff_next_vram4_3_8) 
);
defparam ff_next_vram4_7_s4.INIT=16'hFE00;
  LUT4 ff_next_vram5_7_s4 (
    .F(ff_next_vram5_7_9),
    .I0(n440_5),
    .I1(ff_phase[2]),
    .I2(ff_next_vram5_7_10),
    .I3(ff_next_vram6_7_8) 
);
defparam ff_next_vram5_7_s4.INIT=16'hFF80;
  LUT3 ff_next_vram5_3_s4 (
    .F(ff_next_vram5_3_9),
    .I0(n804_31),
    .I1(ff_phase[2]),
    .I2(ff_next_vram5_7_9) 
);
defparam ff_next_vram5_3_s4.INIT=8'hD0;
  LUT3 n181_s2 (
    .F(n181_7),
    .I0(n182_8),
    .I1(ff_pos_x[1]),
    .I2(ff_pos_x[0]) 
);
defparam n181_s2.INIT=8'h14;
  LUT4 n180_s2 (
    .F(n180_7),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[0]),
    .I2(n182_8),
    .I3(ff_pos_x[2]) 
);
defparam n180_s2.INIT=16'h0708;
  LUT4 n179_s2 (
    .F(n179_7),
    .I0(ff_pos_x[0]),
    .I1(n179_8),
    .I2(n182_8),
    .I3(ff_pos_x[3]) 
);
defparam n179_s2.INIT=16'h0708;
  LUT3 n178_s2 (
    .F(n178_7),
    .I0(n182_8),
    .I1(ff_pos_x[4]),
    .I2(n178_10) 
);
defparam n178_s2.INIT=8'h14;
  LUT4 n177_s2 (
    .F(n177_7),
    .I0(ff_pos_x[4]),
    .I1(n178_10),
    .I2(n182_8),
    .I3(ff_pos_x[5]) 
);
defparam n177_s2.INIT=16'h0708;
  LUT4 n1662_s2 (
    .F(n1662_7),
    .I0(reg_backdrop_color[4]),
    .I1(ff_pattern0[4]),
    .I2(w_pattern0_3_4),
    .I3(n1627_7) 
);
defparam n1662_s2.INIT=16'hCA00;
  LUT4 n1661_s2 (
    .F(n1661_7),
    .I0(reg_backdrop_color[5]),
    .I1(ff_pattern0[5]),
    .I2(w_pattern0_3_4),
    .I3(n1627_7) 
);
defparam n1661_s2.INIT=16'hCA00;
  LUT4 n1660_s2 (
    .F(n1660_7),
    .I0(reg_backdrop_color[6]),
    .I1(ff_pattern0[6]),
    .I2(w_pattern0_3_4),
    .I3(n1627_7) 
);
defparam n1660_s2.INIT=16'hCA00;
  LUT4 n1659_s2 (
    .F(n1659_7),
    .I0(reg_backdrop_color[7]),
    .I1(ff_pattern0[7]),
    .I2(w_pattern0_3_4),
    .I3(n1627_7) 
);
defparam n1659_s2.INIT=16'hCA00;
  LUT4 n706_s1 (
    .F(n706_6),
    .I0(n706_16),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(n706_8),
    .I3(n438_7) 
);
defparam n706_s1.INIT=16'h4F00;
  LUT4 n705_s1 (
    .F(n705_6),
    .I0(n706_16),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(n705_7),
    .I3(n438_7) 
);
defparam n705_s1.INIT=16'h4F00;
  LUT4 n704_s1 (
    .F(n704_6),
    .I0(n704_7),
    .I1(n704_8),
    .I2(n704_9),
    .I3(n438_7) 
);
defparam n704_s1.INIT=16'hEF00;
  LUT3 n703_s1 (
    .F(n703_6),
    .I0(n703_7),
    .I1(n703_8),
    .I2(n438_7) 
);
defparam n703_s1.INIT=8'hB0;
  LUT4 n702_s1 (
    .F(n702_6),
    .I0(n702_14),
    .I1(ff_next_vram0[1]),
    .I2(n702_8),
    .I3(n438_7) 
);
defparam n702_s1.INIT=16'h4F00;
  LUT3 n701_s1 (
    .F(n701_6),
    .I0(n701_7),
    .I1(n701_8),
    .I2(n438_7) 
);
defparam n701_s1.INIT=8'hB0;
  LUT4 n700_s1 (
    .F(n700_6),
    .I0(n700_7),
    .I1(n700_8),
    .I2(n700_9),
    .I3(n438_7) 
);
defparam n700_s1.INIT=16'hEF00;
  LUT3 n699_s1 (
    .F(n699_6),
    .I0(n699_7),
    .I1(n699_8),
    .I2(n438_7) 
);
defparam n699_s1.INIT=8'h70;
  LUT4 n698_s1 (
    .F(n698_6),
    .I0(n698_7),
    .I1(n698_8),
    .I2(n698_9),
    .I3(n438_7) 
);
defparam n698_s1.INIT=16'hEF00;
  LUT4 n697_s1 (
    .F(n697_6),
    .I0(n697_7),
    .I1(ff_next_vram0_7_7),
    .I2(n438_7),
    .I3(n697_8) 
);
defparam n697_s1.INIT=16'h40FF;
  LUT3 n696_s1 (
    .F(n696_6),
    .I0(n696_7),
    .I1(n696_8),
    .I2(n438_7) 
);
defparam n696_s1.INIT=8'hB0;
  LUT4 n695_s1 (
    .F(n695_6),
    .I0(n695_7),
    .I1(n695_8),
    .I2(n695_9),
    .I3(n438_7) 
);
defparam n695_s1.INIT=16'hEF00;
  LUT4 n694_s1 (
    .F(n694_6),
    .I0(n694_7),
    .I1(n694_8),
    .I2(n694_9),
    .I3(n438_7) 
);
defparam n694_s1.INIT=16'hEF00;
  LUT3 n693_s1 (
    .F(n693_6),
    .I0(n693_7),
    .I1(n693_8),
    .I2(n438_7) 
);
defparam n693_s1.INIT=8'hD0;
  LUT3 n692_s1 (
    .F(n692_6),
    .I0(n692_7),
    .I1(n692_8),
    .I2(n438_7) 
);
defparam n692_s1.INIT=8'hD0;
  LUT4 n691_s1 (
    .F(n691_6),
    .I0(n691_7),
    .I1(reg_pattern_generator_table_base[15]),
    .I2(n691_8),
    .I3(n438_7) 
);
defparam n691_s1.INIT=16'h4F00;
  LUT4 n690_s1 (
    .F(n690_6),
    .I0(n691_7),
    .I1(reg_pattern_generator_table_base[16]),
    .I2(n690_7),
    .I3(n438_7) 
);
defparam n690_s1.INIT=16'h4F00;
  LUT4 n511_s1 (
    .F(n511_6),
    .I0(ff_next_vram5_7_10),
    .I1(ff_phase[2]),
    .I2(n511_7),
    .I3(n511_8) 
);
defparam n511_s1.INIT=16'h0B00;
  LUT3 n137_s2 (
    .F(n137_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(n138_9) 
);
defparam n137_s2.INIT=8'h60;
  LUT4 n136_s2 (
    .F(n136_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(n138_9) 
);
defparam n136_s2.INIT=16'h7800;
  LUT4 n256_s4 (
    .F(n256_9),
    .I0(n256_10),
    .I1(n256_11),
    .I2(n317_8),
    .I3(n256_12) 
);
defparam n256_s4.INIT=16'h53FF;
  LUT3 n995_s14 (
    .F(n995_16),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(ff_phase[0]) 
);
defparam n995_s14.INIT=8'hCA;
  LUT2 n995_s13 (
    .F(n998_17),
    .I0(ff_phase[0]),
    .I1(n772_40) 
);
defparam n995_s13.INIT=4'h1;
  LUT3 n996_s13 (
    .F(n996_16),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(ff_phase[0]) 
);
defparam n996_s13.INIT=8'hCA;
  LUT3 n997_s13 (
    .F(n997_16),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(ff_phase[0]) 
);
defparam n997_s13.INIT=8'hCA;
  LUT3 n998_s13 (
    .F(n998_16),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[0]),
    .I2(ff_phase[0]) 
);
defparam n998_s13.INIT=8'hCA;
  LUT4 n1345_s2 (
    .F(n1345_5),
    .I0(n1345_9),
    .I1(ff_next_vram3_7_12),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram0[7]) 
);
defparam n1345_s2.INIT=16'h7077;
  LUT2 n1345_s5 (
    .F(n1345_8),
    .I0(ff_pattern1[7]),
    .I1(n1349_11) 
);
defparam n1345_s5.INIT=4'h8;
  LUT4 n1346_s2 (
    .F(n1346_5),
    .I0(n1346_8),
    .I1(ff_next_vram3_7_12),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram0[6]) 
);
defparam n1346_s2.INIT=16'h7077;
  LUT2 n1346_s4 (
    .F(n1346_7),
    .I0(ff_pattern1[6]),
    .I1(n1349_11) 
);
defparam n1346_s4.INIT=4'h8;
  LUT4 n1347_s2 (
    .F(n1347_5),
    .I0(n1347_8),
    .I1(ff_next_vram3_7_12),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram0[5]) 
);
defparam n1347_s2.INIT=16'h7077;
  LUT2 n1347_s4 (
    .F(n1347_7),
    .I0(ff_pattern1[5]),
    .I1(n1349_11) 
);
defparam n1347_s4.INIT=4'h8;
  LUT4 n1348_s2 (
    .F(n1348_5),
    .I0(n1348_8),
    .I1(ff_next_vram3_7_12),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram0[4]) 
);
defparam n1348_s2.INIT=16'h7077;
  LUT2 n1348_s4 (
    .F(n1348_7),
    .I0(ff_pattern1[4]),
    .I1(n1349_11) 
);
defparam n1348_s4.INIT=4'h8;
  LUT4 n1349_s4 (
    .F(n1349_7),
    .I0(n1349_8),
    .I1(n1349_15),
    .I2(n772_40),
    .I3(n1345_12) 
);
defparam n1349_s4.INIT=16'hCA00;
  LUT4 n1350_s3 (
    .F(n1350_6),
    .I0(n1350_7),
    .I1(n1350_12),
    .I2(n772_40),
    .I3(n1345_12) 
);
defparam n1350_s3.INIT=16'hCA00;
  LUT4 n1351_s3 (
    .F(n1351_6),
    .I0(n1351_7),
    .I1(n1351_12),
    .I2(n772_40),
    .I3(n1345_12) 
);
defparam n1351_s3.INIT=16'hCA00;
  LUT4 n1352_s3 (
    .F(n1352_6),
    .I0(n1352_7),
    .I1(n1352_12),
    .I2(n772_40),
    .I3(n1345_12) 
);
defparam n1352_s3.INIT=16'hCA00;
  LUT4 n1353_s2 (
    .F(n1353_5),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram1[7]),
    .I2(n1353_6),
    .I3(n1345_12) 
);
defparam n1353_s2.INIT=16'hF400;
  LUT4 n1354_s2 (
    .F(n1354_5),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram1[6]),
    .I2(n1354_6),
    .I3(n1345_12) 
);
defparam n1354_s2.INIT=16'hF400;
  LUT4 n1355_s2 (
    .F(n1355_5),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram1[5]),
    .I2(n1355_6),
    .I3(n1345_12) 
);
defparam n1355_s2.INIT=16'hF400;
  LUT4 n1356_s2 (
    .F(n1356_5),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram1[4]),
    .I2(n1356_6),
    .I3(n1345_12) 
);
defparam n1356_s2.INIT=16'hF400;
  LUT4 n1357_s2 (
    .F(n1357_5),
    .I0(n1357_6),
    .I1(n1357_10),
    .I2(n772_40),
    .I3(n1345_12) 
);
defparam n1357_s2.INIT=16'hCA00;
  LUT4 n1358_s2 (
    .F(n1358_5),
    .I0(n1358_6),
    .I1(n1358_10),
    .I2(n772_40),
    .I3(n1345_12) 
);
defparam n1358_s2.INIT=16'hCA00;
  LUT4 n1359_s2 (
    .F(n1359_5),
    .I0(n1359_6),
    .I1(n1359_10),
    .I2(n772_40),
    .I3(n1345_12) 
);
defparam n1359_s2.INIT=16'hCA00;
  LUT4 n1360_s2 (
    .F(n1360_5),
    .I0(n1360_6),
    .I1(n1360_10),
    .I2(n772_40),
    .I3(n1345_12) 
);
defparam n1360_s2.INIT=16'hCA00;
  LUT4 n1361_s2 (
    .F(n1361_5),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram2[7]),
    .I2(n1361_9),
    .I3(n1345_12) 
);
defparam n1361_s2.INIT=16'hF400;
  LUT4 n1362_s2 (
    .F(n1362_5),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram2[6]),
    .I2(n1362_9),
    .I3(n1345_12) 
);
defparam n1362_s2.INIT=16'hF400;
  LUT4 n1363_s2 (
    .F(n1363_5),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram2[5]),
    .I2(n1363_9),
    .I3(n1345_12) 
);
defparam n1363_s2.INIT=16'hF400;
  LUT4 n1364_s2 (
    .F(n1364_5),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram2[4]),
    .I2(n1364_9),
    .I3(n1345_12) 
);
defparam n1364_s2.INIT=16'hF400;
  LUT4 n1365_s2 (
    .F(n1365_5),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n1365_6),
    .I3(n1345_12) 
);
defparam n1365_s2.INIT=16'hAC00;
  LUT4 n1366_s2 (
    .F(n1366_5),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n1365_6),
    .I3(n1345_12) 
);
defparam n1366_s2.INIT=16'hAC00;
  LUT4 n1367_s2 (
    .F(n1367_5),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1365_6),
    .I3(n1345_12) 
);
defparam n1367_s2.INIT=16'hAC00;
  LUT4 n1368_s2 (
    .F(n1368_5),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1365_6),
    .I3(n1345_12) 
);
defparam n1368_s2.INIT=16'hAC00;
  LUT4 n1369_s2 (
    .F(n1369_5),
    .I0(n1369_7),
    .I1(ff_next_vram3_7_12),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram3[7]) 
);
defparam n1369_s2.INIT=16'h7077;
  LUT2 n1369_s3 (
    .F(n1369_6),
    .I0(ff_pattern4[7]),
    .I1(n1349_11) 
);
defparam n1369_s3.INIT=4'h8;
  LUT4 n1370_s2 (
    .F(n1370_5),
    .I0(n1370_7),
    .I1(ff_next_vram3_7_12),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram3[6]) 
);
defparam n1370_s2.INIT=16'h7077;
  LUT2 n1370_s3 (
    .F(n1370_6),
    .I0(ff_pattern4[6]),
    .I1(n1349_11) 
);
defparam n1370_s3.INIT=4'h8;
  LUT4 n1371_s2 (
    .F(n1371_5),
    .I0(n1371_7),
    .I1(ff_next_vram3_7_12),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram3[5]) 
);
defparam n1371_s2.INIT=16'h7077;
  LUT2 n1371_s3 (
    .F(n1371_6),
    .I0(ff_pattern4[5]),
    .I1(n1349_11) 
);
defparam n1371_s3.INIT=4'h8;
  LUT4 n1372_s2 (
    .F(n1372_5),
    .I0(n1372_7),
    .I1(ff_next_vram3_7_12),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram3[4]) 
);
defparam n1372_s2.INIT=16'h7077;
  LUT2 n1372_s3 (
    .F(n1372_6),
    .I0(ff_pattern4[4]),
    .I1(n1349_11) 
);
defparam n1372_s3.INIT=4'h8;
  LUT4 n1373_s2 (
    .F(n1373_5),
    .I0(n1373_6),
    .I1(n1373_10),
    .I2(n772_40),
    .I3(n1345_12) 
);
defparam n1373_s2.INIT=16'hCA00;
  LUT4 n1374_s2 (
    .F(n1374_5),
    .I0(n1374_6),
    .I1(n1374_10),
    .I2(n772_40),
    .I3(n1345_12) 
);
defparam n1374_s2.INIT=16'hCA00;
  LUT4 n1375_s2 (
    .F(n1375_5),
    .I0(n1375_6),
    .I1(n1375_10),
    .I2(n772_40),
    .I3(n1345_12) 
);
defparam n1375_s2.INIT=16'hCA00;
  LUT4 n1376_s2 (
    .F(n1376_5),
    .I0(n1376_6),
    .I1(n1376_10),
    .I2(n772_40),
    .I3(n1345_12) 
);
defparam n1376_s2.INIT=16'hCA00;
  LUT4 n1377_s2 (
    .F(n1377_5),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram4[7]),
    .I2(n1377_6),
    .I3(n1345_12) 
);
defparam n1377_s2.INIT=16'hF400;
  LUT4 n1378_s2 (
    .F(n1378_5),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram4[6]),
    .I2(n1378_6),
    .I3(n1345_12) 
);
defparam n1378_s2.INIT=16'hF400;
  LUT4 n1379_s2 (
    .F(n1379_5),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram4[5]),
    .I2(n1379_6),
    .I3(n1345_12) 
);
defparam n1379_s2.INIT=16'hF400;
  LUT4 n1380_s2 (
    .F(n1380_5),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram4[4]),
    .I2(n1380_6),
    .I3(n1345_12) 
);
defparam n1380_s2.INIT=16'hF400;
  LUT4 n1381_s2 (
    .F(n1381_5),
    .I0(n1381_6),
    .I1(n1381_9),
    .I2(n772_40),
    .I3(n1345_12) 
);
defparam n1381_s2.INIT=16'hCA00;
  LUT4 n1382_s2 (
    .F(n1382_5),
    .I0(n1382_6),
    .I1(n1382_9),
    .I2(n772_40),
    .I3(n1345_12) 
);
defparam n1382_s2.INIT=16'hCA00;
  LUT4 n1383_s2 (
    .F(n1383_5),
    .I0(n1383_6),
    .I1(n1383_9),
    .I2(n772_40),
    .I3(n1345_12) 
);
defparam n1383_s2.INIT=16'hCA00;
  LUT4 n1384_s2 (
    .F(n1384_5),
    .I0(n1384_6),
    .I1(n1384_9),
    .I2(n772_40),
    .I3(n1345_12) 
);
defparam n1384_s2.INIT=16'hCA00;
  LUT4 n1385_s2 (
    .F(n1385_5),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram5[7]),
    .I2(n1385_6),
    .I3(n1345_12) 
);
defparam n1385_s2.INIT=16'hF400;
  LUT4 n1386_s2 (
    .F(n1386_5),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram5[6]),
    .I2(n1386_6),
    .I3(n1345_12) 
);
defparam n1386_s2.INIT=16'hF400;
  LUT4 n1387_s2 (
    .F(n1387_5),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram5[5]),
    .I2(n1387_6),
    .I3(n1345_12) 
);
defparam n1387_s2.INIT=16'hF400;
  LUT4 n1388_s2 (
    .F(n1388_5),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram5[4]),
    .I2(n1388_6),
    .I3(n1345_12) 
);
defparam n1388_s2.INIT=16'hF400;
  LUT4 n1389_s2 (
    .F(n1389_5),
    .I0(n1389_7),
    .I1(n1389_8),
    .I2(ff_pattern6[3]),
    .I3(n1345_10) 
);
defparam n1389_s2.INIT=16'hEEF0;
  LUT2 n1389_s3 (
    .F(n1389_6),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active) 
);
defparam n1389_s3.INIT=4'h8;
  LUT4 n1390_s2 (
    .F(n1390_5),
    .I0(n1390_10),
    .I1(n1390_12),
    .I2(n772_40),
    .I3(n1345_12) 
);
defparam n1390_s2.INIT=16'hCA00;
  LUT4 n1391_s2 (
    .F(n1391_5),
    .I0(n1391_6),
    .I1(n1391_7),
    .I2(ff_pattern6[1]),
    .I3(n1345_10) 
);
defparam n1391_s2.INIT=16'hEEF0;
  LUT4 n1392_s2 (
    .F(n1392_5),
    .I0(n1392_10),
    .I1(n1392_12),
    .I2(n772_40),
    .I3(n1345_12) 
);
defparam n1392_s2.INIT=16'hCA00;
  LUT4 n1393_s2 (
    .F(n1393_5),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram6[7]),
    .I2(n1393_6),
    .I3(n1345_12) 
);
defparam n1393_s2.INIT=16'hF400;
  LUT4 n1394_s2 (
    .F(n1394_5),
    .I0(n1394_6),
    .I1(ff_pattern7[6]),
    .I2(n1345_10),
    .I3(n1389_6) 
);
defparam n1394_s2.INIT=16'h5C00;
  LUT4 n1395_s2 (
    .F(n1395_5),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram6[5]),
    .I2(n1395_6),
    .I3(n1345_12) 
);
defparam n1395_s2.INIT=16'hF400;
  LUT4 n1396_s2 (
    .F(n1396_5),
    .I0(ff_next_vram3_3_9),
    .I1(ff_next_vram6[4]),
    .I2(n1396_6),
    .I3(n1345_12) 
);
defparam n1396_s2.INIT=16'hF400;
  LUT4 n1397_s2 (
    .F(n1397_5),
    .I0(n1397_6),
    .I1(n1397_9),
    .I2(n772_40),
    .I3(n1345_12) 
);
defparam n1397_s2.INIT=16'hCA00;
  LUT4 n1398_s2 (
    .F(n1398_5),
    .I0(n1398_6),
    .I1(n1398_9),
    .I2(n772_40),
    .I3(n1345_12) 
);
defparam n1398_s2.INIT=16'hCA00;
  LUT4 n1399_s2 (
    .F(n1399_5),
    .I0(n1399_6),
    .I1(n1399_9),
    .I2(n772_40),
    .I3(n1345_12) 
);
defparam n1399_s2.INIT=16'hCA00;
  LUT4 n1400_s2 (
    .F(n1400_5),
    .I0(n1400_6),
    .I1(n1400_9),
    .I2(n772_40),
    .I3(n1345_12) 
);
defparam n1400_s2.INIT=16'hCA00;
  LUT3 w_pattern0_3_s1 (
    .F(w_pattern0_3_4),
    .I0(w_pattern0_3_5),
    .I1(n6_8),
    .I2(reg_display_on) 
);
defparam w_pattern0_3_s1.INIT=8'hD0;
  LUT2 n1627_s2 (
    .F(n1627_5),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]) 
);
defparam n1627_s2.INIT=4'h8;
  LUT3 n772_s22 (
    .F(n772_30),
    .I0(n772_33),
    .I1(n748_9),
    .I2(n772_34) 
);
defparam n772_s22.INIT=8'hAC;
  LUT4 n772_s23 (
    .F(n772_31),
    .I0(n748_9),
    .I1(ff_next_vram3_3_9),
    .I2(w_screen_mode_vram_rdata[7]),
    .I3(w_vram_interleave) 
);
defparam n772_s23.INIT=16'h0777;
  LUT3 n773_s22 (
    .F(n773_30),
    .I0(n773_32),
    .I1(n749_9),
    .I2(n772_34) 
);
defparam n773_s22.INIT=8'hAC;
  LUT4 n773_s23 (
    .F(n773_31),
    .I0(n749_9),
    .I1(ff_next_vram3_3_9),
    .I2(w_screen_mode_vram_rdata[6]),
    .I3(w_vram_interleave) 
);
defparam n773_s23.INIT=16'h0777;
  LUT3 n774_s22 (
    .F(n774_30),
    .I0(n774_32),
    .I1(n750_9),
    .I2(n772_34) 
);
defparam n774_s22.INIT=8'hAC;
  LUT4 n774_s23 (
    .F(n774_31),
    .I0(n750_9),
    .I1(ff_next_vram3_3_9),
    .I2(w_screen_mode_vram_rdata[5]),
    .I3(w_vram_interleave) 
);
defparam n774_s23.INIT=16'h0777;
  LUT4 n775_s22 (
    .F(n775_30),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[0]) 
);
defparam n775_s22.INIT=16'h0100;
  LUT4 n775_s23 (
    .F(n775_31),
    .I0(n775_33),
    .I1(n772_34),
    .I2(n772_40),
    .I3(n775_34) 
);
defparam n775_s23.INIT=16'hE000;
  LUT4 n775_s24 (
    .F(n775_32),
    .I0(n772_40),
    .I1(n775_35),
    .I2(n776_23),
    .I3(w_screen_mode_vram_rdata[4]) 
);
defparam n775_s24.INIT=16'hE0EE;
  LUT3 n776_s19 (
    .F(n776_23),
    .I0(ff_next_vram3_7_12),
    .I1(w_screen_mode_vram_address[1]),
    .I2(w_vram_interleave) 
);
defparam n776_s19.INIT=8'h0D;
  LUT3 n776_s20 (
    .F(n776_24),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(ff_next_vram3_7_12) 
);
defparam n776_s20.INIT=8'h40;
  LUT4 n776_s21 (
    .F(n776_25),
    .I0(n752_9),
    .I1(n779_28),
    .I2(w_screen_mode_vram_rdata[7]),
    .I3(ff_next_vram4_3_7) 
);
defparam n776_s21.INIT=16'hB0BB;
  LUT3 n777_s19 (
    .F(n777_23),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(ff_next_vram3_7_12) 
);
defparam n777_s19.INIT=8'h40;
  LUT4 n777_s20 (
    .F(n777_24),
    .I0(n753_9),
    .I1(n779_28),
    .I2(w_screen_mode_vram_rdata[6]),
    .I3(ff_next_vram4_3_7) 
);
defparam n777_s20.INIT=16'hB0BB;
  LUT2 n778_s19 (
    .F(n778_23),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(ff_next_vram4_3_7) 
);
defparam n778_s19.INIT=4'h4;
  LUT4 n778_s20 (
    .F(n778_24),
    .I0(n754_9),
    .I1(ff_next_vram3_3_9),
    .I2(n778_25),
    .I3(ff_next_vram3_7_12) 
);
defparam n778_s20.INIT=16'h0FBB;
  LUT3 n779_s20 (
    .F(n779_24),
    .I0(n776_23),
    .I1(w_screen_mode_vram_rdata[0]),
    .I2(n779_25) 
);
defparam n779_s20.INIT=8'hE0;
  LUT4 n967_s13 (
    .F(n967_17),
    .I0(ff_next_vram5[7]),
    .I1(n804_31),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(ff_phase[0]) 
);
defparam n967_s13.INIT=16'h0F77;
  LUT4 n968_s13 (
    .F(n968_17),
    .I0(ff_next_vram5[6]),
    .I1(n804_31),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(ff_phase[0]) 
);
defparam n968_s13.INIT=16'h0F77;
  LUT4 n969_s13 (
    .F(n969_17),
    .I0(ff_next_vram5[5]),
    .I1(n804_31),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(ff_phase[0]) 
);
defparam n969_s13.INIT=16'h0F77;
  LUT4 n970_s13 (
    .F(n970_17),
    .I0(ff_next_vram5[4]),
    .I1(n804_31),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(ff_phase[0]) 
);
defparam n970_s13.INIT=16'h0F77;
  LUT3 n971_s14 (
    .F(n971_18),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(ff_phase[0]) 
);
defparam n971_s14.INIT=8'hCA;
  LUT3 n972_s14 (
    .F(n972_18),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(ff_phase[0]) 
);
defparam n972_s14.INIT=8'hCA;
  LUT3 n973_s14 (
    .F(n973_18),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(ff_phase[0]) 
);
defparam n973_s14.INIT=8'hCA;
  LUT3 n974_s14 (
    .F(n974_18),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(ff_phase[0]) 
);
defparam n974_s14.INIT=8'hCA;
  LUT4 n975_s10 (
    .F(n975_14),
    .I0(ff_next_vram2[7]),
    .I1(n804_31),
    .I2(w_screen_mode_vram_rdata[23]),
    .I3(w_vram_interleave) 
);
defparam n975_s10.INIT=16'h0777;
  LUT3 n975_s11 (
    .F(n975_15),
    .I0(n975_16),
    .I1(n748_9),
    .I2(n975_17) 
);
defparam n975_s11.INIT=8'h70;
  LUT4 n976_s10 (
    .F(n976_14),
    .I0(ff_next_vram2[6]),
    .I1(n804_31),
    .I2(w_screen_mode_vram_rdata[22]),
    .I3(w_vram_interleave) 
);
defparam n976_s10.INIT=16'h0777;
  LUT3 n976_s11 (
    .F(n976_15),
    .I0(n975_16),
    .I1(n749_9),
    .I2(n976_16) 
);
defparam n976_s11.INIT=8'h70;
  LUT4 n977_s10 (
    .F(n977_14),
    .I0(ff_next_vram2[5]),
    .I1(n804_31),
    .I2(w_screen_mode_vram_rdata[21]),
    .I3(w_vram_interleave) 
);
defparam n977_s10.INIT=16'h0777;
  LUT3 n977_s11 (
    .F(n977_15),
    .I0(n975_16),
    .I1(n750_9),
    .I2(n977_16) 
);
defparam n977_s11.INIT=8'h70;
  LUT4 n978_s10 (
    .F(n978_14),
    .I0(ff_next_vram2[4]),
    .I1(n804_31),
    .I2(w_screen_mode_vram_rdata[20]),
    .I3(w_vram_interleave) 
);
defparam n978_s10.INIT=16'h0777;
  LUT3 n978_s11 (
    .F(n978_15),
    .I0(n975_16),
    .I1(n751_9),
    .I2(n978_16) 
);
defparam n978_s11.INIT=8'h70;
  LUT3 n979_s11 (
    .F(n979_15),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(w_vram_interleave) 
);
defparam n979_s11.INIT=8'hCA;
  LUT3 n979_s12 (
    .F(n979_16),
    .I0(n975_16),
    .I1(n752_9),
    .I2(n979_17) 
);
defparam n979_s12.INIT=8'h70;
  LUT3 n980_s11 (
    .F(n980_15),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(w_vram_interleave) 
);
defparam n980_s11.INIT=8'hCA;
  LUT3 n980_s12 (
    .F(n980_16),
    .I0(n975_16),
    .I1(n753_9),
    .I2(n980_17) 
);
defparam n980_s12.INIT=8'h70;
  LUT3 n981_s11 (
    .F(n981_15),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(w_vram_interleave) 
);
defparam n981_s11.INIT=8'hCA;
  LUT3 n981_s12 (
    .F(n981_16),
    .I0(n975_16),
    .I1(n754_9),
    .I2(n981_17) 
);
defparam n981_s12.INIT=8'h70;
  LUT3 n982_s11 (
    .F(n982_15),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(w_vram_interleave) 
);
defparam n982_s11.INIT=8'hCA;
  LUT3 n982_s12 (
    .F(n982_16),
    .I0(n975_16),
    .I1(n755_9),
    .I2(n982_17) 
);
defparam n982_s12.INIT=8'h70;
  LUT4 n983_s11 (
    .F(n983_15),
    .I0(ff_next_vram1[7]),
    .I1(n804_31),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(w_vram_interleave) 
);
defparam n983_s11.INIT=16'h0777;
  LUT4 n984_s11 (
    .F(n984_15),
    .I0(ff_next_vram1[6]),
    .I1(n804_31),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(w_vram_interleave) 
);
defparam n984_s11.INIT=16'h0777;
  LUT4 n985_s11 (
    .F(n985_15),
    .I0(ff_next_vram1[5]),
    .I1(n804_31),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(w_vram_interleave) 
);
defparam n985_s11.INIT=16'h0777;
  LUT4 n986_s11 (
    .F(n986_15),
    .I0(ff_next_vram1[4]),
    .I1(n804_31),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(w_vram_interleave) 
);
defparam n986_s11.INIT=16'h0777;
  LUT3 n987_s12 (
    .F(n987_16),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(w_vram_interleave) 
);
defparam n987_s12.INIT=8'hAC;
  LUT3 n988_s12 (
    .F(n988_16),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(w_vram_interleave) 
);
defparam n988_s12.INIT=8'hAC;
  LUT3 n989_s12 (
    .F(n989_16),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(w_vram_interleave) 
);
defparam n989_s12.INIT=8'hAC;
  LUT3 n990_s12 (
    .F(n990_16),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[0]),
    .I2(w_vram_interleave) 
);
defparam n990_s12.INIT=8'hAC;
  LUT3 n991_s13 (
    .F(n991_17),
    .I0(n775_31),
    .I1(ff_next_vram4[7]),
    .I2(n991_18) 
);
defparam n991_s13.INIT=8'h07;
  LUT3 n992_s12 (
    .F(n992_16),
    .I0(n775_31),
    .I1(ff_next_vram4[6]),
    .I2(n992_17) 
);
defparam n992_s12.INIT=8'h07;
  LUT3 n993_s12 (
    .F(n993_16),
    .I0(n775_31),
    .I1(ff_next_vram4[5]),
    .I2(n993_17) 
);
defparam n993_s12.INIT=8'h07;
  LUT3 n994_s12 (
    .F(n994_16),
    .I0(n775_31),
    .I1(ff_next_vram4[4]),
    .I2(n994_17) 
);
defparam n994_s12.INIT=8'h07;
  LUT4 n1337_s24 (
    .F(n1337_34),
    .I0(n1337_35),
    .I1(ff_next_vram3_7_12),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram7[7]) 
);
defparam n1337_s24.INIT=16'h7077;
  LUT4 n1338_s24 (
    .F(n1338_34),
    .I0(n1338_35),
    .I1(ff_next_vram3_7_12),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram7[6]) 
);
defparam n1338_s24.INIT=16'h7077;
  LUT4 n1339_s24 (
    .F(n1339_34),
    .I0(n1339_35),
    .I1(ff_next_vram3_7_12),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram7[5]) 
);
defparam n1339_s24.INIT=16'h7077;
  LUT4 n1340_s24 (
    .F(n1340_34),
    .I0(n1340_35),
    .I1(ff_next_vram3_7_12),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram7[4]) 
);
defparam n1340_s24.INIT=16'h7077;
  LUT3 n1341_s22 (
    .F(n1341_26),
    .I0(n1341_31),
    .I1(n1341_33),
    .I2(n772_40) 
);
defparam n1341_s22.INIT=8'hCA;
  LUT3 n1342_s22 (
    .F(n1342_26),
    .I0(n1342_31),
    .I1(n1342_33),
    .I2(n772_40) 
);
defparam n1342_s22.INIT=8'hCA;
  LUT4 n1343_s22 (
    .F(n1343_26),
    .I0(n1343_28),
    .I1(ff_next_vram7[1]),
    .I2(ff_next_vram3_3_9),
    .I3(n772_40) 
);
defparam n1343_s22.INIT=16'hAC00;
  LUT4 n1343_s23 (
    .F(n1343_27),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n772_40),
    .I3(n1343_29) 
);
defparam n1343_s23.INIT=16'h0A0C;
  LUT4 n1344_s22 (
    .F(n1344_26),
    .I0(n1344_28),
    .I1(ff_next_vram7[0]),
    .I2(ff_next_vram3_3_9),
    .I3(n772_40) 
);
defparam n1344_s22.INIT=16'hAC00;
  LUT4 n1344_s23 (
    .F(n1344_27),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n772_40),
    .I3(n1343_29) 
);
defparam n1344_s23.INIT=16'h0A0C;
  LUT4 ff_pos_x_5_s4 (
    .F(ff_pos_x_5_9),
    .I0(ff_pos_x_5_10),
    .I1(ff_pos_x_5_11),
    .I2(ff_pos_x_5_12),
    .I3(n1345_10) 
);
defparam ff_pos_x_5_s4.INIT=16'h007F;
  LUT3 ff_next_vram0_7_s3 (
    .F(ff_next_vram0_7_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]) 
);
defparam ff_next_vram0_7_s3.INIT=8'h01;
  LUT4 ff_next_vram3_7_s5 (
    .F(ff_next_vram3_7_9),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[1]) 
);
defparam ff_next_vram3_7_s5.INIT=16'h0110;
  LUT3 ff_next_vram3_7_s6 (
    .F(ff_next_vram3_7_10),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(n440_5) 
);
defparam ff_next_vram3_7_s6.INIT=8'h10;
  LUT4 ff_next_vram4_3_s3 (
    .F(ff_next_vram4_3_7),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_sprite_mode2_6) 
);
defparam ff_next_vram4_3_s3.INIT=16'h1800;
  LUT2 ff_next_vram4_3_s4 (
    .F(ff_next_vram4_3_8),
    .I0(ff_next_vram4_3_12),
    .I1(n440_5) 
);
defparam ff_next_vram4_3_s4.INIT=4'h4;
  LUT2 ff_next_vram3_3_s5 (
    .F(ff_next_vram3_3_9),
    .I0(w_next_0_6),
    .I1(w_4colors_mode_5) 
);
defparam ff_next_vram3_3_s5.INIT=4'h1;
  LUT4 ff_screen_h_in_active_s5 (
    .F(ff_screen_h_in_active_10),
    .I0(n317_8),
    .I1(ff_pos_x_5_10),
    .I2(ff_screen_h_in_active_12),
    .I3(ff_screen_h_in_active_13) 
);
defparam ff_screen_h_in_active_s5.INIT=16'h4000;
  LUT2 ff_screen_h_in_active_s6 (
    .F(ff_screen_h_in_active_11),
    .I0(n317_8),
    .I1(n182_8) 
);
defparam ff_screen_h_in_active_s6.INIT=4'h8;
  LUT2 ff_next_vram1_7_s4 (
    .F(ff_next_vram1_7_9),
    .I0(ff_phase[0]),
    .I1(n772_40) 
);
defparam ff_next_vram1_7_s4.INIT=4'h4;
  LUT4 ff_next_vram1_7_s5 (
    .F(ff_next_vram1_7_10),
    .I0(n775_30),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(n440_5) 
);
defparam ff_next_vram1_7_s5.INIT=16'h0D00;
  LUT4 ff_next_vram6_7_s4 (
    .F(ff_next_vram6_7_9),
    .I0(w_vram_interleave),
    .I1(n775_30),
    .I2(ff_phase[0]),
    .I3(ff_next_vram3_7_10) 
);
defparam ff_next_vram6_7_s4.INIT=16'hF100;
  LUT3 ff_next_vram4_7_s5 (
    .F(ff_next_vram4_7_9),
    .I0(w_vram_interleave),
    .I1(n775_30),
    .I2(n772_40) 
);
defparam ff_next_vram4_7_s5.INIT=8'h10;
  LUT3 ff_next_vram5_7_s5 (
    .F(ff_next_vram5_7_10),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_next_vram3_7_12) 
);
defparam ff_next_vram5_7_s5.INIT=8'h10;
  LUT4 n182_s3 (
    .F(n182_8),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_10),
    .I2(ff_pos_x_5_11),
    .I3(ff_pos_x_5_12) 
);
defparam n182_s3.INIT=16'h8000;
  LUT2 n179_s3 (
    .F(n179_8),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[2]) 
);
defparam n179_s3.INIT=4'h8;
  LUT3 n706_s3 (
    .F(n706_8),
    .I0(n706_11),
    .I1(n706_12),
    .I2(n706_13) 
);
defparam n706_s3.INIT=8'hB0;
  LUT4 n705_s2 (
    .F(n705_7),
    .I0(n705_14),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n705_9),
    .I3(n705_10) 
);
defparam n705_s2.INIT=16'h0007;
  LUT4 n704_s2 (
    .F(n704_7),
    .I0(n704_10),
    .I1(n775_34),
    .I2(n704_11),
    .I3(ff_next_vram0_7_7) 
);
defparam n704_s2.INIT=16'h2F00;
  LUT3 n704_s3 (
    .F(n704_8),
    .I0(n706_18),
    .I1(n706_9),
    .I2(w_pixel_pos_y_Z[2]) 
);
defparam n704_s3.INIT=8'hE0;
  LUT3 n704_s4 (
    .F(n704_9),
    .I0(n704_12),
    .I1(ff_next_vram0[5]),
    .I2(n704_13) 
);
defparam n704_s4.INIT=8'h70;
  LUT4 n703_s2 (
    .F(n703_7),
    .I0(n703_9),
    .I1(w_pos_x[6]),
    .I2(n975_16),
    .I3(ff_next_vram0_7_7) 
);
defparam n703_s2.INIT=16'hC500;
  LUT4 n703_s3 (
    .F(n703_8),
    .I0(n706_9),
    .I1(n703_10),
    .I2(ff_next_vram0[0]),
    .I3(n703_11) 
);
defparam n703_s3.INIT=16'h1F00;
  LUT3 n702_s3 (
    .F(n702_8),
    .I0(n704_12),
    .I1(ff_next_vram0[7]),
    .I2(n702_9) 
);
defparam n702_s3.INIT=8'h07;
  LUT4 n701_s2 (
    .F(n701_7),
    .I0(n975_16),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n701_9),
    .I3(ff_next_vram0_7_7) 
);
defparam n701_s2.INIT=16'h8F00;
  LUT4 n701_s3 (
    .F(n701_8),
    .I0(n706_9),
    .I1(n703_10),
    .I2(ff_next_vram0[2]),
    .I3(n701_13) 
);
defparam n701_s3.INIT=16'h001F;
  LUT4 n700_s2 (
    .F(n700_7),
    .I0(n975_16),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(n700_10),
    .I3(ff_next_vram0_7_7) 
);
defparam n700_s2.INIT=16'h8F00;
  LUT4 n700_s3 (
    .F(n700_8),
    .I0(n706_18),
    .I1(ff_next_vram0[3]),
    .I2(n704_12),
    .I3(reg_color_table_base[6]) 
);
defparam n700_s3.INIT=16'hF800;
  LUT4 n700_s4 (
    .F(n700_9),
    .I0(n700_11),
    .I1(w_pos_x[6]),
    .I2(n691_7),
    .I3(ff_next_vram0[3]) 
);
defparam n700_s4.INIT=16'h7077;
  LUT4 n699_s2 (
    .F(n699_7),
    .I0(n704_12),
    .I1(n699_9),
    .I2(reg_color_table_base[7]),
    .I3(n699_16) 
);
defparam n699_s2.INIT=16'h001F;
  LUT4 n699_s3 (
    .F(n699_8),
    .I0(n699_11),
    .I1(ff_next_vram0_7_7),
    .I2(n691_7),
    .I3(ff_next_vram0[4]) 
);
defparam n699_s3.INIT=16'hB0BB;
  LUT4 n698_s2 (
    .F(n698_7),
    .I0(n975_16),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n698_10),
    .I3(ff_next_vram0_7_7) 
);
defparam n698_s2.INIT=16'h8F00;
  LUT4 n698_s3 (
    .F(n698_8),
    .I0(n706_18),
    .I1(ff_next_vram0[5]),
    .I2(n704_12),
    .I3(reg_color_table_base[8]) 
);
defparam n698_s3.INIT=16'hF800;
  LUT4 n698_s4 (
    .F(n698_9),
    .I0(n700_11),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(n691_7),
    .I3(ff_next_vram0[5]) 
);
defparam n698_s4.INIT=16'h7077;
  LUT3 n697_s2 (
    .F(n697_7),
    .I0(n697_9),
    .I1(n775_34),
    .I2(n697_10) 
);
defparam n697_s2.INIT=8'hE0;
  LUT4 n697_s3 (
    .F(n697_8),
    .I0(n697_11),
    .I1(n691_7),
    .I2(n697_12),
    .I3(n697_13) 
);
defparam n697_s3.INIT=16'h004F;
  LUT4 n696_s2 (
    .F(n696_7),
    .I0(reg_color_table_base[10]),
    .I1(n706_18),
    .I2(n691_7),
    .I3(ff_next_vram0[7]) 
);
defparam n696_s2.INIT=16'h8F00;
  LUT4 n696_s3 (
    .F(n696_8),
    .I0(n696_16),
    .I1(n696_10),
    .I2(ff_next_vram0_7_7),
    .I3(n696_11) 
);
defparam n696_s3.INIT=16'h8F00;
  LUT4 n695_s2 (
    .F(n695_7),
    .I0(n695_10),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n695_26),
    .I3(n695_22) 
);
defparam n695_s2.INIT=16'h8F00;
  LUT4 n695_s3 (
    .F(n695_8),
    .I0(n975_16),
    .I1(reg_pattern_name_table_base[11]),
    .I2(n695_13),
    .I3(ff_next_vram0_7_7) 
);
defparam n695_s3.INIT=16'h8F00;
  LUT4 n695_s4 (
    .F(n695_9),
    .I0(n695_14),
    .I1(reg_color_table_base[11]),
    .I2(n695_15),
    .I3(n695_16) 
);
defparam n695_s4.INIT=16'hBF00;
  LUT4 n694_s2 (
    .F(n694_7),
    .I0(n695_10),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n695_26),
    .I3(n694_19) 
);
defparam n694_s2.INIT=16'h8F00;
  LUT4 n694_s3 (
    .F(n694_8),
    .I0(n975_16),
    .I1(reg_pattern_name_table_base[12]),
    .I2(n694_11),
    .I3(ff_next_vram0_7_7) 
);
defparam n694_s3.INIT=16'h8F00;
  LUT4 n694_s4 (
    .F(n694_9),
    .I0(n694_12),
    .I1(reg_color_table_base[12]),
    .I2(n695_15),
    .I3(n694_13) 
);
defparam n694_s4.INIT=16'hBF00;
  LUT3 n693_s2 (
    .F(n693_7),
    .I0(n691_7),
    .I1(reg_pattern_generator_table_base[13]),
    .I2(n693_9) 
);
defparam n693_s2.INIT=8'hB0;
  LUT3 n693_s3 (
    .F(n693_8),
    .I0(n693_10),
    .I1(n693_11),
    .I2(ff_next_vram0_7_7) 
);
defparam n693_s3.INIT=8'hD0;
  LUT4 n692_s2 (
    .F(n692_7),
    .I0(n691_7),
    .I1(reg_pattern_generator_table_base[14]),
    .I2(n692_16),
    .I3(n692_10) 
);
defparam n692_s2.INIT=16'h000B;
  LUT3 n692_s3 (
    .F(n692_8),
    .I0(n692_11),
    .I1(n692_12),
    .I2(ff_next_vram0_7_7) 
);
defparam n692_s3.INIT=8'hD0;
  LUT4 n691_s2 (
    .F(n691_7),
    .I0(n775_31),
    .I1(n317_8),
    .I2(n691_9),
    .I3(n705_14) 
);
defparam n691_s2.INIT=16'h001F;
  LUT4 n691_s3 (
    .F(n691_8),
    .I0(n691_10),
    .I1(n691_11),
    .I2(ff_next_vram0_7_7),
    .I3(n691_12) 
);
defparam n691_s3.INIT=16'h4F00;
  LUT4 n690_s2 (
    .F(n690_7),
    .I0(n775_31),
    .I1(n695_15),
    .I2(reg_color_table_base[16]),
    .I3(n690_8) 
);
defparam n690_s2.INIT=16'h7F00;
  LUT3 n511_s2 (
    .F(n511_7),
    .I0(n772_37),
    .I1(w_sprite_mode2_5),
    .I2(n317_8) 
);
defparam n511_s2.INIT=8'h01;
  LUT4 n511_s3 (
    .F(n511_8),
    .I0(reg_display_on),
    .I1(n1389_6),
    .I2(n438_7),
    .I3(n511_9) 
);
defparam n511_s3.INIT=16'h8000;
  LUT3 n138_s4 (
    .F(n138_9),
    .I0(ff_pos_x_5_9),
    .I1(n317_8),
    .I2(ff_screen_h_in_active_10) 
);
defparam n138_s4.INIT=8'h0B;
  LUT3 n256_s5 (
    .F(n256_10),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[7]),
    .I2(n6_8) 
);
defparam n256_s5.INIT=8'h40;
  LUT3 n256_s6 (
    .F(n256_11),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_screen_pos_x_Z[12]),
    .I2(n88_10) 
);
defparam n256_s6.INIT=8'h40;
  LUT4 n256_s7 (
    .F(n256_12),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_screen_pos_x_Z[5]),
    .I2(w_screen_pos_x_Z[6]),
    .I3(n1245_5) 
);
defparam n256_s7.INIT=16'h1000;
  LUT3 n1345_s6 (
    .F(n1345_9),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[7]) 
);
defparam n1345_s6.INIT=8'hAC;
  LUT3 n1345_s7 (
    .F(n1345_10),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]) 
);
defparam n1345_s7.INIT=8'h40;
  LUT3 n1346_s5 (
    .F(n1346_8),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[7]) 
);
defparam n1346_s5.INIT=8'hCA;
  LUT3 n1347_s5 (
    .F(n1347_8),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram1[7]) 
);
defparam n1347_s5.INIT=8'hCA;
  LUT3 n1348_s5 (
    .F(n1348_8),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[4]),
    .I2(ff_next_vram1[7]) 
);
defparam n1348_s5.INIT=8'hCA;
  LUT4 n1349_s5 (
    .F(n1349_8),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[6]),
    .I3(n772_34) 
);
defparam n1349_s5.INIT=16'hCACC;
  LUT4 n1350_s4 (
    .F(n1350_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[6]),
    .I3(n772_34) 
);
defparam n1350_s4.INIT=16'hCACC;
  LUT4 n1351_s4 (
    .F(n1351_7),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram1[6]),
    .I3(n772_34) 
);
defparam n1351_s4.INIT=16'hCACC;
  LUT4 n1352_s4 (
    .F(n1352_7),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[4]),
    .I2(ff_next_vram1[6]),
    .I3(n772_34) 
);
defparam n1352_s4.INIT=16'hCACC;
  LUT4 n1353_s3 (
    .F(n1353_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[5]),
    .I3(ff_next_vram3_7_12) 
);
defparam n1353_s3.INIT=16'hAC00;
  LUT4 n1354_s3 (
    .F(n1354_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[5]),
    .I3(ff_next_vram3_7_12) 
);
defparam n1354_s3.INIT=16'hAC00;
  LUT4 n1355_s3 (
    .F(n1355_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[5]),
    .I3(ff_next_vram3_7_12) 
);
defparam n1355_s3.INIT=16'hAC00;
  LUT4 n1356_s3 (
    .F(n1356_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[5]),
    .I3(ff_next_vram3_7_12) 
);
defparam n1356_s3.INIT=16'hAC00;
  LUT4 n1357_s3 (
    .F(n1357_6),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[4]),
    .I3(n772_34) 
);
defparam n1357_s3.INIT=16'hCACC;
  LUT4 n1358_s3 (
    .F(n1358_6),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[4]),
    .I3(n772_34) 
);
defparam n1358_s3.INIT=16'hCACC;
  LUT4 n1359_s3 (
    .F(n1359_6),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram1[4]),
    .I3(n772_34) 
);
defparam n1359_s3.INIT=16'hCACC;
  LUT4 n1360_s3 (
    .F(n1360_6),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[4]),
    .I2(ff_next_vram1[4]),
    .I3(n772_34) 
);
defparam n1360_s3.INIT=16'hCACC;
  LUT3 n1365_s3 (
    .F(n1365_6),
    .I0(ff_next_vram3_7_12),
    .I1(ff_next_vram1[2]),
    .I2(n1365_9) 
);
defparam n1365_s3.INIT=8'h0D;
  LUT3 n1369_s4 (
    .F(n1369_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[1]) 
);
defparam n1369_s4.INIT=8'hAC;
  LUT3 n1370_s4 (
    .F(n1370_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[1]) 
);
defparam n1370_s4.INIT=8'hAC;
  LUT3 n1371_s4 (
    .F(n1371_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[1]) 
);
defparam n1371_s4.INIT=8'hAC;
  LUT3 n1372_s4 (
    .F(n1372_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[1]) 
);
defparam n1372_s4.INIT=8'hAC;
  LUT4 n1373_s3 (
    .F(n1373_6),
    .I0(ff_next_vram2[3]),
    .I1(ff_next_vram2[7]),
    .I2(ff_next_vram1[0]),
    .I3(n772_34) 
);
defparam n1373_s3.INIT=16'hCACC;
  LUT4 n1374_s3 (
    .F(n1374_6),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[0]),
    .I3(n772_34) 
);
defparam n1374_s3.INIT=16'hCACC;
  LUT4 n1375_s3 (
    .F(n1375_6),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram1[0]),
    .I3(n772_34) 
);
defparam n1375_s3.INIT=16'hCACC;
  LUT4 n1376_s3 (
    .F(n1376_6),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[4]),
    .I2(ff_next_vram1[0]),
    .I3(n772_34) 
);
defparam n1376_s3.INIT=16'hCACC;
  LUT4 n1377_s3 (
    .F(n1377_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[7]),
    .I3(ff_next_vram3_7_12) 
);
defparam n1377_s3.INIT=16'hAC00;
  LUT4 n1378_s3 (
    .F(n1378_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[7]),
    .I3(ff_next_vram3_7_12) 
);
defparam n1378_s3.INIT=16'hAC00;
  LUT4 n1379_s3 (
    .F(n1379_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[7]),
    .I3(ff_next_vram3_7_12) 
);
defparam n1379_s3.INIT=16'hAC00;
  LUT4 n1380_s3 (
    .F(n1380_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[7]),
    .I3(ff_next_vram3_7_12) 
);
defparam n1380_s3.INIT=16'hAC00;
  LUT4 n1381_s3 (
    .F(n1381_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[6]),
    .I3(n772_34) 
);
defparam n1381_s3.INIT=16'hACCC;
  LUT4 n1382_s3 (
    .F(n1382_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[6]),
    .I3(n772_34) 
);
defparam n1382_s3.INIT=16'hACCC;
  LUT4 n1383_s3 (
    .F(n1383_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[6]),
    .I3(n772_34) 
);
defparam n1383_s3.INIT=16'hACCC;
  LUT4 n1384_s3 (
    .F(n1384_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[6]),
    .I3(n772_34) 
);
defparam n1384_s3.INIT=16'hACCC;
  LUT4 n1385_s3 (
    .F(n1385_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[5]),
    .I3(ff_next_vram3_7_12) 
);
defparam n1385_s3.INIT=16'hAC00;
  LUT4 n1386_s3 (
    .F(n1386_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[5]),
    .I3(ff_next_vram3_7_12) 
);
defparam n1386_s3.INIT=16'hAC00;
  LUT4 n1387_s3 (
    .F(n1387_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[5]),
    .I3(ff_next_vram3_7_12) 
);
defparam n1387_s3.INIT=16'hAC00;
  LUT4 n1388_s3 (
    .F(n1388_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[5]),
    .I3(ff_next_vram3_7_12) 
);
defparam n1388_s3.INIT=16'hAC00;
  LUT4 n1389_s4 (
    .F(n1389_7),
    .I0(n1389_9),
    .I1(ff_next_vram5[3]),
    .I2(ff_next_vram3_3_9),
    .I3(n772_40) 
);
defparam n1389_s4.INIT=16'hAC00;
  LUT4 n1389_s5 (
    .F(n1389_8),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n772_40),
    .I3(n1389_10) 
);
defparam n1389_s5.INIT=16'h0A0C;
  LUT4 n1391_s3 (
    .F(n1391_6),
    .I0(n1391_8),
    .I1(ff_next_vram5[1]),
    .I2(ff_next_vram3_3_9),
    .I3(n772_40) 
);
defparam n1391_s3.INIT=16'hAC00;
  LUT4 n1391_s4 (
    .F(n1391_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n772_40),
    .I3(n1389_10) 
);
defparam n1391_s4.INIT=16'h0A0C;
  LUT4 n1393_s3 (
    .F(n1393_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[3]),
    .I3(ff_next_vram3_7_12) 
);
defparam n1393_s3.INIT=16'hAC00;
  LUT4 n1394_s3 (
    .F(n1394_6),
    .I0(n1394_7),
    .I1(ff_next_vram3_7_12),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram6[6]) 
);
defparam n1394_s3.INIT=16'h7077;
  LUT4 n1395_s3 (
    .F(n1395_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[3]),
    .I3(ff_next_vram3_7_12) 
);
defparam n1395_s3.INIT=16'hAC00;
  LUT4 n1396_s3 (
    .F(n1396_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[3]),
    .I3(ff_next_vram3_7_12) 
);
defparam n1396_s3.INIT=16'hAC00;
  LUT4 n1397_s3 (
    .F(n1397_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[2]),
    .I3(n772_34) 
);
defparam n1397_s3.INIT=16'hACCC;
  LUT4 n1398_s3 (
    .F(n1398_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[2]),
    .I3(n772_34) 
);
defparam n1398_s3.INIT=16'hACCC;
  LUT4 n1399_s3 (
    .F(n1399_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[2]),
    .I3(n772_34) 
);
defparam n1399_s3.INIT=16'hACCC;
  LUT4 n1400_s3 (
    .F(n1400_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[2]),
    .I3(n772_34) 
);
defparam n1400_s3.INIT=16'hACCC;
  LUT3 w_pattern0_3_s2 (
    .F(w_pattern0_3_5),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(reg_left_mask) 
);
defparam w_pattern0_3_s2.INIT=8'h10;
  LUT3 n772_s25 (
    .F(n772_33),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n772_s25.INIT=8'hAC;
  LUT4 n772_s26 (
    .F(n772_34),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[3]),
    .I2(n772_38),
    .I3(ff_next_vram3_7_9) 
);
defparam n772_s26.INIT=16'h008F;
  LUT2 n772_s27 (
    .F(n772_35),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[0]) 
);
defparam n772_s27.INIT=4'h4;
  LUT3 n772_s28 (
    .F(n772_36),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[3]) 
);
defparam n772_s28.INIT=8'h10;
  LUT4 n772_s29 (
    .F(n772_37),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[1]) 
);
defparam n772_s29.INIT=16'h0100;
  LUT3 n773_s24 (
    .F(n773_32),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[22]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n773_s24.INIT=8'hCA;
  LUT3 n774_s24 (
    .F(n774_32),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[21]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n774_s24.INIT=8'hCA;
  LUT2 n775_s25 (
    .F(n775_33),
    .I0(w_next_0_6),
    .I1(n775_36) 
);
defparam n775_s25.INIT=4'h1;
  LUT3 n775_s26 (
    .F(n775_34),
    .I0(w_vram_interleave),
    .I1(w_4colors_mode_5),
    .I2(n775_30) 
);
defparam n775_s26.INIT=8'h01;
  LUT4 n775_s27 (
    .F(n775_35),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(n751_9),
    .I3(n772_34) 
);
defparam n775_s27.INIT=16'h770F;
  LUT2 n778_s21 (
    .F(n778_25),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_address[1]) 
);
defparam n778_s21.INIT=4'h4;
  LUT4 n779_s21 (
    .F(n779_25),
    .I0(ff_next_vram3_7_12),
    .I1(n779_26),
    .I2(w_screen_mode_vram_rdata[4]),
    .I3(ff_next_vram4_3_7) 
);
defparam n779_s21.INIT=16'h7077;
  LUT4 n975_s12 (
    .F(n975_16),
    .I0(n775_33),
    .I1(n772_40),
    .I2(n772_34),
    .I3(n775_34) 
);
defparam n975_s12.INIT=16'hCA00;
  LUT4 n975_s13 (
    .F(n975_17),
    .I0(reg_backdrop_color[7]),
    .I1(n317_8),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram2[7]) 
);
defparam n975_s13.INIT=16'h7077;
  LUT4 n976_s12 (
    .F(n976_16),
    .I0(reg_backdrop_color[6]),
    .I1(n317_8),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram2[6]) 
);
defparam n976_s12.INIT=16'h7077;
  LUT4 n977_s12 (
    .F(n977_16),
    .I0(reg_backdrop_color[5]),
    .I1(n317_8),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram2[5]) 
);
defparam n977_s12.INIT=16'h7077;
  LUT4 n978_s12 (
    .F(n978_16),
    .I0(reg_backdrop_color[4]),
    .I1(n317_8),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram2[4]) 
);
defparam n978_s12.INIT=16'h7077;
  LUT4 n979_s13 (
    .F(n979_17),
    .I0(reg_backdrop_color[3]),
    .I1(n317_8),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram2[3]) 
);
defparam n979_s13.INIT=16'h7077;
  LUT4 n980_s13 (
    .F(n980_17),
    .I0(reg_backdrop_color[2]),
    .I1(n317_8),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram2[2]) 
);
defparam n980_s13.INIT=16'h7077;
  LUT4 n981_s13 (
    .F(n981_17),
    .I0(reg_backdrop_color[1]),
    .I1(n317_8),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram2[1]) 
);
defparam n981_s13.INIT=16'h7077;
  LUT4 n982_s13 (
    .F(n982_17),
    .I0(reg_backdrop_color[0]),
    .I1(n317_8),
    .I2(ff_next_vram3_3_9),
    .I3(ff_next_vram2[0]) 
);
defparam n982_s13.INIT=16'h7077;
  LUT4 n991_s14 (
    .F(n991_18),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(n772_40),
    .I3(w_screen_mode_vram_address[1]) 
);
defparam n991_s14.INIT=16'h0C0A;
  LUT4 n992_s13 (
    .F(n992_17),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(n772_40),
    .I3(w_screen_mode_vram_address[1]) 
);
defparam n992_s13.INIT=16'h0C0A;
  LUT4 n993_s13 (
    .F(n993_17),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(n772_40),
    .I3(w_screen_mode_vram_address[1]) 
);
defparam n993_s13.INIT=16'h0C0A;
  LUT4 n994_s13 (
    .F(n994_17),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(n772_40),
    .I3(w_screen_mode_vram_address[1]) 
);
defparam n994_s13.INIT=16'h0C0A;
  LUT3 n1337_s25 (
    .F(n1337_35),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[1]) 
);
defparam n1337_s25.INIT=8'hAC;
  LUT3 n1338_s25 (
    .F(n1338_35),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[1]) 
);
defparam n1338_s25.INIT=8'hAC;
  LUT3 n1339_s25 (
    .F(n1339_35),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[1]) 
);
defparam n1339_s25.INIT=8'hAC;
  LUT3 n1340_s25 (
    .F(n1340_35),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[1]) 
);
defparam n1340_s25.INIT=8'hAC;
  LUT3 n1343_s24 (
    .F(n1343_28),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[0]) 
);
defparam n1343_s24.INIT=8'hAC;
  LUT2 n1343_s25 (
    .F(n1343_29),
    .I0(ff_next_vram5[0]),
    .I1(n772_34) 
);
defparam n1343_s25.INIT=4'h8;
  LUT3 n1344_s24 (
    .F(n1344_28),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[0]) 
);
defparam n1344_s24.INIT=8'hAC;
  LUT3 ff_pos_x_5_s5 (
    .F(ff_pos_x_5_10),
    .I0(w_scroll_pos_x[0]),
    .I1(w_scroll_pos_x[1]),
    .I2(w_scroll_pos_x[2]) 
);
defparam ff_pos_x_5_s5.INIT=8'h80;
  LUT3 ff_pos_x_5_s6 (
    .F(ff_pos_x_5_11),
    .I0(w_scroll_pos_x[7]),
    .I1(w_scroll_pos_x[8]),
    .I2(w_scroll_pos_x[9]) 
);
defparam ff_pos_x_5_s6.INIT=8'h01;
  LUT4 ff_pos_x_5_s7 (
    .F(ff_pos_x_5_12),
    .I0(w_scroll_pos_x[3]),
    .I1(w_scroll_pos_x[4]),
    .I2(w_scroll_pos_x[5]),
    .I3(w_scroll_pos_x[6]) 
);
defparam ff_pos_x_5_s7.INIT=16'h0001;
  LUT4 ff_screen_h_in_active_s7 (
    .F(ff_screen_h_in_active_12),
    .I0(w_scroll_pos_x[3]),
    .I1(w_scroll_pos_x[4]),
    .I2(w_scroll_pos_x[5]),
    .I3(w_scroll_pos_x[6]) 
);
defparam ff_screen_h_in_active_s7.INIT=16'h8000;
  LUT3 ff_screen_h_in_active_s8 (
    .F(ff_screen_h_in_active_13),
    .I0(w_scroll_pos_x[7]),
    .I1(w_scroll_pos_x[8]),
    .I2(w_scroll_pos_x[9]) 
);
defparam ff_screen_h_in_active_s8.INIT=8'h80;
  LUT3 n706_s4 (
    .F(n706_9),
    .I0(n775_31),
    .I1(n317_8),
    .I2(n691_9) 
);
defparam n706_s4.INIT=8'hE0;
  LUT4 n706_s6 (
    .F(n706_11),
    .I0(ff_next_vram3_7_12),
    .I1(w_pos_x[3]),
    .I2(n706_14),
    .I3(n775_34) 
);
defparam n706_s6.INIT=16'hBB0F;
  LUT4 n706_s7 (
    .F(n706_12),
    .I0(n772_38),
    .I1(n1575_17),
    .I2(w_4colors_mode_5),
    .I3(ff_next_vram0_7_7) 
);
defparam n706_s7.INIT=16'h0700;
  LUT4 n706_s8 (
    .F(n706_13),
    .I0(n705_14),
    .I1(w_pixel_pos_y_Z[2]),
    .I2(ff_next_vram0[3]),
    .I3(n704_12) 
);
defparam n706_s8.INIT=16'h0777;
  LUT4 n705_s4 (
    .F(n705_9),
    .I0(n705_11),
    .I1(n705_12),
    .I2(n772_40),
    .I3(n706_12) 
);
defparam n705_s4.INIT=16'h3A00;
  LUT2 n705_s5 (
    .F(n705_10),
    .I0(ff_next_vram0[4]),
    .I1(n704_12) 
);
defparam n705_s5.INIT=4'h8;
  LUT4 n704_s5 (
    .F(n704_10),
    .I0(w_pos_x[2]),
    .I1(n704_21),
    .I2(n772_34),
    .I3(n775_33) 
);
defparam n704_s5.INIT=16'hCAAC;
  LUT4 n704_s6 (
    .F(n704_11),
    .I0(n704_23),
    .I1(n775_34),
    .I2(n704_16),
    .I3(n772_40) 
);
defparam n704_s6.INIT=16'h770F;
  LUT4 n704_s7 (
    .F(n704_12),
    .I0(n772_34),
    .I1(n772_40),
    .I2(n775_33),
    .I3(n704_19) 
);
defparam n704_s7.INIT=16'h8000;
  LUT4 n704_s8 (
    .F(n704_13),
    .I0(w_pos_x[2]),
    .I1(n700_11),
    .I2(w_pixel_pos_y_Z[4]),
    .I3(n705_14) 
);
defparam n704_s8.INIT=16'h0777;
  LUT3 n703_s4 (
    .F(n703_9),
    .I0(ff_next_vram4_3_7),
    .I1(w_pos_x[4]),
    .I2(n703_16) 
);
defparam n703_s4.INIT=8'h70;
  LUT4 n703_s5 (
    .F(n703_10),
    .I0(n772_36),
    .I1(w_sprite_mode2_6),
    .I2(n703_18),
    .I3(n695_15) 
);
defparam n703_s5.INIT=16'hF800;
  LUT4 n703_s6 (
    .F(n703_11),
    .I0(w_pos_x[3]),
    .I1(n700_11),
    .I2(ff_next_vram0[6]),
    .I3(n704_12) 
);
defparam n703_s6.INIT=16'h0777;
  LUT4 n702_s4 (
    .F(n702_9),
    .I0(n975_16),
    .I1(w_pos_x[7]),
    .I2(n702_10),
    .I3(ff_next_vram4_3_12) 
);
defparam n702_s4.INIT=16'h008F;
  LUT3 n701_s4 (
    .F(n701_9),
    .I0(ff_next_vram4_3_7),
    .I1(w_pos_x[6]),
    .I2(n701_11) 
);
defparam n701_s4.INIT=8'h70;
  LUT4 n700_s5 (
    .F(n700_10),
    .I0(ff_next_vram3_7_12),
    .I1(w_pattern_name_t12_pre[5]),
    .I2(n700_12),
    .I3(n700_13) 
);
defparam n700_s5.INIT=16'h0007;
  LUT3 n700_s6 (
    .F(n700_11),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(w_vram_interleave) 
);
defparam n700_s6.INIT=8'h10;
  LUT3 n699_s4 (
    .F(n699_9),
    .I0(ff_next_vram0[4]),
    .I1(n695_15),
    .I2(n695_10) 
);
defparam n699_s4.INIT=8'h80;
  LUT4 n699_s6 (
    .F(n699_11),
    .I0(n975_16),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n699_12),
    .I3(n699_13) 
);
defparam n699_s6.INIT=16'h0700;
  LUT4 n698_s5 (
    .F(n698_10),
    .I0(ff_next_vram3_7_12),
    .I1(w_pattern_name_t2[8]),
    .I2(n698_11),
    .I3(n698_12) 
);
defparam n698_s5.INIT=16'h0007;
  LUT4 n697_s4 (
    .F(n697_9),
    .I0(w_pattern_name_t1[9]),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(n772_34),
    .I3(n775_33) 
);
defparam n697_s4.INIT=16'hF335;
  LUT3 n697_s5 (
    .F(n697_10),
    .I0(n975_16),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n697_14) 
);
defparam n697_s5.INIT=8'h70;
  LUT2 n697_s6 (
    .F(n697_11),
    .I0(n695_10),
    .I1(n697_20) 
);
defparam n697_s6.INIT=4'h8;
  LUT2 n697_s7 (
    .F(n697_12),
    .I0(ff_next_vram0[6]),
    .I1(n438_7) 
);
defparam n697_s7.INIT=4'h8;
  LUT4 n697_s8 (
    .F(n697_13),
    .I0(n697_16),
    .I1(n697_20),
    .I2(n697_17),
    .I3(n438_7) 
);
defparam n697_s8.INIT=16'hF800;
  LUT4 n696_s5 (
    .F(n696_10),
    .I0(n696_13),
    .I1(ff_next_vram4_7_9),
    .I2(n804_29),
    .I3(n696_14) 
);
defparam n696_s5.INIT=16'h7077;
  LUT4 n696_s6 (
    .F(n696_11),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(n700_11),
    .I2(reg_color_table_base[10]),
    .I3(n704_12) 
);
defparam n696_s6.INIT=16'h0777;
  LUT4 n695_s5 (
    .F(n695_10),
    .I0(n772_34),
    .I1(n775_33),
    .I2(n772_40),
    .I3(n775_34) 
);
defparam n695_s5.INIT=16'h6000;
  LUT4 n695_s8 (
    .F(n695_13),
    .I0(n775_34),
    .I1(n695_17),
    .I2(n772_40),
    .I3(n695_24) 
);
defparam n695_s8.INIT=16'h007F;
  LUT3 n695_s9 (
    .F(n695_14),
    .I0(n695_10),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n697_16) 
);
defparam n695_s9.INIT=8'h07;
  LUT3 n695_s10 (
    .F(n695_15),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]) 
);
defparam n695_s10.INIT=8'h40;
  LUT4 n695_s11 (
    .F(n695_16),
    .I0(n695_19),
    .I1(n775_34),
    .I2(ff_next_vram0_7_7),
    .I3(n695_20) 
);
defparam n695_s11.INIT=16'hEF00;
  LUT4 n694_s6 (
    .F(n694_11),
    .I0(n775_34),
    .I1(n694_14),
    .I2(n772_40),
    .I3(n694_21) 
);
defparam n694_s6.INIT=16'h007F;
  LUT3 n694_s7 (
    .F(n694_12),
    .I0(n695_10),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n697_16) 
);
defparam n694_s7.INIT=8'h07;
  LUT4 n694_s8 (
    .F(n694_13),
    .I0(n694_16),
    .I1(n775_34),
    .I2(ff_next_vram0_7_7),
    .I3(n694_17) 
);
defparam n694_s8.INIT=16'hEF00;
  LUT4 n693_s4 (
    .F(n693_9),
    .I0(n775_31),
    .I1(n695_15),
    .I2(reg_color_table_base[13]),
    .I3(n693_15) 
);
defparam n693_s4.INIT=16'h007F;
  LUT4 n693_s5 (
    .F(n693_10),
    .I0(n775_34),
    .I1(n693_17),
    .I2(w_pattern_name_t2[13]),
    .I3(ff_next_vram3_7_12) 
);
defparam n693_s5.INIT=16'h0BBB;
  LUT4 n693_s6 (
    .F(n693_11),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(ff_next_vram4_7_9),
    .I2(n975_16),
    .I3(reg_pattern_name_table_base[13]) 
);
defparam n693_s6.INIT=16'hF800;
  LUT3 n692_s5 (
    .F(n692_10),
    .I0(reg_color_table_base[14]),
    .I1(n775_31),
    .I2(n695_15) 
);
defparam n692_s5.INIT=8'h80;
  LUT4 n692_s6 (
    .F(n692_11),
    .I0(n775_34),
    .I1(n692_18),
    .I2(w_pattern_name_t2[14]),
    .I3(ff_next_vram3_7_12) 
);
defparam n692_s6.INIT=16'h0BBB;
  LUT4 n692_s7 (
    .F(n692_12),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(ff_next_vram4_7_9),
    .I2(n975_16),
    .I3(reg_pattern_name_table_base[14]) 
);
defparam n692_s7.INIT=16'hF800;
  LUT3 n691_s4 (
    .F(n691_9),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]) 
);
defparam n691_s4.INIT=8'h10;
  LUT2 n691_s5 (
    .F(n691_10),
    .I0(reg_pattern_name_table_base[15]),
    .I1(n975_16) 
);
defparam n691_s5.INIT=4'h8;
  LUT3 n691_s6 (
    .F(n691_11),
    .I0(n691_13),
    .I1(ff_next_vram4_7_9),
    .I2(n691_14) 
);
defparam n691_s6.INIT=8'h70;
  LUT4 n691_s7 (
    .F(n691_12),
    .I0(n775_31),
    .I1(n695_15),
    .I2(reg_color_table_base[15]),
    .I3(n691_15) 
);
defparam n691_s7.INIT=16'h007F;
  LUT3 n690_s3 (
    .F(n690_8),
    .I0(n691_13),
    .I1(n700_11),
    .I2(n690_9) 
);
defparam n690_s3.INIT=8'h07;
  LUT4 n511_s4 (
    .F(n511_9),
    .I0(ff_next_vram3_7_12),
    .I1(n511_10),
    .I2(ff_next_vram3_3_9),
    .I3(ff_phase[1]) 
);
defparam n511_s4.INIT=16'hB0BB;
  LUT3 n1357_s5 (
    .F(n1357_8),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[6]) 
);
defparam n1357_s5.INIT=8'hAC;
  LUT3 n1358_s5 (
    .F(n1358_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[6]) 
);
defparam n1358_s5.INIT=8'hAC;
  LUT3 n1359_s5 (
    .F(n1359_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[6]) 
);
defparam n1359_s5.INIT=8'hAC;
  LUT3 n1360_s5 (
    .F(n1360_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[6]) 
);
defparam n1360_s5.INIT=8'hAC;
  LUT3 n1361_s4 (
    .F(n1361_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[3]) 
);
defparam n1361_s4.INIT=8'hAC;
  LUT3 n1362_s4 (
    .F(n1362_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[3]) 
);
defparam n1362_s4.INIT=8'hAC;
  LUT3 n1363_s4 (
    .F(n1363_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[3]) 
);
defparam n1363_s4.INIT=8'hAC;
  LUT3 n1364_s4 (
    .F(n1364_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[3]) 
);
defparam n1364_s4.INIT=8'hAC;
  LUT3 n1373_s5 (
    .F(n1373_8),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[4]) 
);
defparam n1373_s5.INIT=8'hAC;
  LUT3 n1374_s5 (
    .F(n1374_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[4]) 
);
defparam n1374_s5.INIT=8'hAC;
  LUT3 n1375_s5 (
    .F(n1375_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[4]) 
);
defparam n1375_s5.INIT=8'hAC;
  LUT3 n1376_s5 (
    .F(n1376_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[4]) 
);
defparam n1376_s5.INIT=8'hAC;
  LUT3 n1389_s6 (
    .F(n1389_9),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[2]) 
);
defparam n1389_s6.INIT=8'hAC;
  LUT2 n1389_s7 (
    .F(n1389_10),
    .I0(ff_next_vram5[4]),
    .I1(n772_34) 
);
defparam n1389_s7.INIT=4'h8;
  LUT3 n1390_s5 (
    .F(n1390_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[2]) 
);
defparam n1390_s5.INIT=8'hAC;
  LUT3 n1391_s5 (
    .F(n1391_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[2]) 
);
defparam n1391_s5.INIT=8'hAC;
  LUT3 n1392_s5 (
    .F(n1392_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[2]) 
);
defparam n1392_s5.INIT=8'hAC;
  LUT3 n1394_s4 (
    .F(n1394_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[3]) 
);
defparam n1394_s4.INIT=8'hAC;
  LUT3 n772_s30 (
    .F(n772_38),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]) 
);
defparam n772_s30.INIT=8'h10;
  LUT4 n775_s28 (
    .F(n775_36),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[3]) 
);
defparam n775_s28.INIT=16'h0110;
  LUT2 n779_s22 (
    .F(n779_26),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_address[1]) 
);
defparam n779_s22.INIT=4'h4;
  LUT3 n1341_s25 (
    .F(n1341_29),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[0]) 
);
defparam n1341_s25.INIT=8'hAC;
  LUT3 n1342_s25 (
    .F(n1342_29),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[0]) 
);
defparam n1342_s25.INIT=8'hAC;
  LUT2 n706_s9 (
    .F(n706_14),
    .I0(n772_34),
    .I1(ff_pos_x[0]) 
);
defparam n706_s9.INIT=4'h4;
  LUT3 n705_s6 (
    .F(n705_11),
    .I0(ff_pos_x[0]),
    .I1(w_pos_x[4]),
    .I2(n772_34) 
);
defparam n705_s6.INIT=8'hAC;
  LUT4 n705_s7 (
    .F(n705_12),
    .I0(n772_34),
    .I1(ff_pos_x[1]),
    .I2(w_pos_x[4]),
    .I3(n775_34) 
);
defparam n705_s7.INIT=16'h0FBB;
  LUT3 n704_s11 (
    .F(n704_16),
    .I0(ff_pos_x[1]),
    .I1(w_pos_x[5]),
    .I2(n772_34) 
);
defparam n704_s11.INIT=8'hAC;
  LUT4 n702_s5 (
    .F(n702_10),
    .I0(ff_next_vram4_3_7),
    .I1(w_pos_x[5]),
    .I2(n702_16),
    .I3(n702_12) 
);
defparam n702_s5.INIT=16'h0700;
  LUT4 n701_s6 (
    .F(n701_11),
    .I0(ff_next_vram3_7_12),
    .I1(w_pattern_name_t12_pre[4]),
    .I2(w_pattern_name_t12_pre[5]),
    .I3(n775_30) 
);
defparam n701_s6.INIT=16'h0777;
  LUT2 n700_s7 (
    .F(n700_12),
    .I0(w_pos_x[7]),
    .I1(ff_next_vram4_3_7) 
);
defparam n700_s7.INIT=4'h8;
  LUT2 n700_s8 (
    .F(n700_13),
    .I0(w_pattern_name_t12_pre[6]),
    .I1(n775_30) 
);
defparam n700_s8.INIT=4'h8;
  LUT2 n699_s7 (
    .F(n699_12),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(ff_next_vram4_3_7) 
);
defparam n699_s7.INIT=4'h8;
  LUT3 n699_s8 (
    .F(n699_13),
    .I0(n775_30),
    .I1(w_pattern_name_t12_pre[7]),
    .I2(n699_18) 
);
defparam n699_s8.INIT=8'h07;
  LUT2 n698_s6 (
    .F(n698_11),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(ff_next_vram4_3_7) 
);
defparam n698_s6.INIT=4'h8;
  LUT2 n698_s7 (
    .F(n698_12),
    .I0(w_pattern_name_t1[8]),
    .I1(n775_30) 
);
defparam n698_s7.INIT=4'h8;
  LUT4 n697_s9 (
    .F(n697_14),
    .I0(ff_next_vram3_7_12),
    .I1(w_pattern_name_t2[9]),
    .I2(w_pixel_pos_y_Z[2]),
    .I3(ff_next_vram4_3_7) 
);
defparam n697_s9.INIT=16'h0777;
  LUT4 n697_s11 (
    .F(n697_16),
    .I0(n772_34),
    .I1(n772_40),
    .I2(n775_33),
    .I3(n775_34) 
);
defparam n697_s11.INIT=16'h8000;
  LUT4 n697_s12 (
    .F(n697_17),
    .I0(n775_34),
    .I1(n772_34),
    .I2(n775_33),
    .I3(n697_18) 
);
defparam n697_s12.INIT=16'h1400;
  LUT2 n696_s8 (
    .F(n696_13),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pixel_pos_y_Z[3]) 
);
defparam n696_s8.INIT=4'h8;
  LUT4 n696_s9 (
    .F(n696_14),
    .I0(w_vram_interleave),
    .I1(ff_next_vram3_7_12),
    .I2(w_4colors_mode_5),
    .I3(reg_pattern_name_table_base[10]) 
);
defparam n696_s9.INIT=16'h0100;
  LUT2 n695_s12 (
    .F(n695_17),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pixel_pos_y_Z[4]) 
);
defparam n695_s12.INIT=4'h8;
  LUT4 n695_s14 (
    .F(n695_19),
    .I0(n695_17),
    .I1(w_pattern_name_t1[11]),
    .I2(n775_33),
    .I3(n772_34) 
);
defparam n695_s14.INIT=16'h5FF3;
  LUT4 n695_s15 (
    .F(n695_20),
    .I0(n700_11),
    .I1(n696_13),
    .I2(reg_pattern_generator_table_base[11]),
    .I3(n705_14) 
);
defparam n695_s15.INIT=16'h0777;
  LUT2 n694_s9 (
    .F(n694_14),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pixel_pos_y_Z[5]) 
);
defparam n694_s9.INIT=4'h8;
  LUT4 n694_s11 (
    .F(n694_16),
    .I0(n694_14),
    .I1(w_pattern_name_t1[12]),
    .I2(n775_33),
    .I3(n772_34) 
);
defparam n694_s11.INIT=16'h5FF3;
  LUT4 n694_s12 (
    .F(n694_17),
    .I0(n700_11),
    .I1(n695_17),
    .I2(reg_pattern_generator_table_base[12]),
    .I3(n705_14) 
);
defparam n694_s12.INIT=16'h0777;
  LUT4 n691_s8 (
    .F(n691_13),
    .I0(w_pos_x[8]),
    .I1(reg_scroll_planes),
    .I2(n691_16),
    .I3(reg_pattern_name_table_base[15]) 
);
defparam n691_s8.INIT=16'h0B00;
  LUT4 n691_s9 (
    .F(n691_14),
    .I0(w_pattern_name_t1[15]),
    .I1(n775_30),
    .I2(w_pattern_name_t2[15]),
    .I3(ff_next_vram3_7_12) 
);
defparam n691_s9.INIT=16'h0777;
  LUT3 n691_s10 (
    .F(n691_15),
    .I0(reg_pattern_name_table_base[14]),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n700_11) 
);
defparam n691_s10.INIT=8'h80;
  LUT4 n690_s4 (
    .F(n690_9),
    .I0(ff_next_vram3_7_12),
    .I1(n775_30),
    .I2(ff_next_vram0_7_7),
    .I3(n690_10) 
);
defparam n690_s4.INIT=16'h1000;
  LUT4 n511_s5 (
    .F(n511_10),
    .I0(ff_phase[1]),
    .I1(reg_screen_mode[0]),
    .I2(w_vram_interleave),
    .I3(ff_phase[0]) 
);
defparam n511_s5.INIT=16'h0D00;
  LUT4 n702_s7 (
    .F(n702_12),
    .I0(w_vram_interleave),
    .I1(w_pos_x[4]),
    .I2(w_pattern_name_t12_pre[4]),
    .I3(n775_30) 
);
defparam n702_s7.INIT=16'h0777;
  LUT4 n697_s13 (
    .F(n697_18),
    .I0(ff_phase[1]),
    .I1(ff_phase[2]),
    .I2(ff_phase[0]),
    .I3(w_pixel_pos_y_Z[1]) 
);
defparam n697_s13.INIT=16'h1000;
  LUT3 n691_s11 (
    .F(n691_16),
    .I0(ff_field),
    .I1(ff_interleaving_page),
    .I2(reg_interleaving_mode) 
);
defparam n691_s11.INIT=8'h70;
  LUT2 n690_s5 (
    .F(n690_10),
    .I0(w_vram_interleave),
    .I1(reg_pattern_name_table_base[16]) 
);
defparam n690_s5.INIT=4'h4;
  LUT3 n692_s10 (
    .F(n692_16),
    .I0(n700_11),
    .I1(reg_pattern_name_table_base[13]),
    .I2(w_pixel_pos_y_Z[6]) 
);
defparam n692_s10.INIT=8'h80;
  LUT4 n696_s10 (
    .F(n696_16),
    .I0(ff_next_vram3_7_12),
    .I1(w_pattern_name_t2[10]),
    .I2(w_pattern_name_t1[10]),
    .I3(n775_30) 
);
defparam n696_s10.INIT=16'h0777;
  LUT4 n703_s10 (
    .F(n703_16),
    .I0(ff_next_vram3_7_12),
    .I1(ff_pos_x[2]),
    .I2(w_pattern_name_t12_pre[3]),
    .I3(n775_30) 
);
defparam n703_s10.INIT=16'h0777;
  LUT4 n1361_s5 (
    .F(n1361_9),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[3]),
    .I3(ff_next_vram3_7_12) 
);
defparam n1361_s5.INIT=16'hAC00;
  LUT4 n1362_s5 (
    .F(n1362_9),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[3]),
    .I3(ff_next_vram3_7_12) 
);
defparam n1362_s5.INIT=16'hAC00;
  LUT4 n1363_s5 (
    .F(n1363_9),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[3]),
    .I3(ff_next_vram3_7_12) 
);
defparam n1363_s5.INIT=16'hAC00;
  LUT4 n1364_s5 (
    .F(n1364_9),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[3]),
    .I3(ff_next_vram3_7_12) 
);
defparam n1364_s5.INIT=16'hAC00;
  LUT4 n178_s4 (
    .F(n178_10),
    .I0(ff_pos_x[0]),
    .I1(ff_pos_x[3]),
    .I2(ff_pos_x[1]),
    .I3(ff_pos_x[2]) 
);
defparam n178_s4.INIT=16'h8000;
  LUT4 n138_s5 (
    .F(n138_11),
    .I0(ff_phase[0]),
    .I1(ff_pos_x_5_9),
    .I2(n317_8),
    .I3(ff_screen_h_in_active_10) 
);
defparam n138_s5.INIT=16'h0045;
  LUT4 ff_pattern7_7_s2 (
    .F(ff_pattern7_7_7),
    .I0(w_screen_pos_x_Z[2]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam ff_pattern7_7_s2.INIT=16'h4000;
  LUT3 n693_s9 (
    .F(n693_15),
    .I0(n700_11),
    .I1(reg_pattern_name_table_base[12]),
    .I2(w_pixel_pos_y_Z[5]) 
);
defparam n693_s9.INIT=8'h80;
  LUT4 n1342_s26 (
    .F(n1342_31),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[0]),
    .I3(n772_34) 
);
defparam n1342_s26.INIT=16'hACCC;
  LUT4 n1341_s26 (
    .F(n1341_31),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[0]),
    .I3(n772_34) 
);
defparam n1341_s26.INIT=16'hACCC;
  LUT4 n1392_s6 (
    .F(n1392_10),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[4]),
    .I3(n772_34) 
);
defparam n1392_s6.INIT=16'hACCC;
  LUT4 n1390_s6 (
    .F(n1390_10),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[4]),
    .I3(n772_34) 
);
defparam n1390_s6.INIT=16'hACCC;
  LUT4 n694_s13 (
    .F(n694_19),
    .I0(reg_pattern_generator_table_base[12]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n694_s13.INIT=16'h0200;
  LUT4 n695_s16 (
    .F(n695_22),
    .I0(reg_pattern_generator_table_base[11]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_phase[1]) 
);
defparam n695_s16.INIT=16'h0200;
  LUT4 n702_s8 (
    .F(n702_14),
    .I0(n775_31),
    .I1(n317_8),
    .I2(n691_9),
    .I3(n703_10) 
);
defparam n702_s8.INIT=16'h001F;
  LUT4 n706_s10 (
    .F(n706_16),
    .I0(n775_31),
    .I1(n317_8),
    .I2(n691_9),
    .I3(n706_18) 
);
defparam n706_s10.INIT=16'h001F;
  LUT4 n1349_s7 (
    .F(n1349_11),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(n1389_6) 
);
defparam n1349_s7.INIT=16'hBF00;
  LUT4 n1345_s8 (
    .F(n1345_12),
    .I0(n1389_6),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(ff_phase[2]) 
);
defparam n1345_s8.INIT=16'h2000;
  LUT4 n699_s10 (
    .F(n699_16),
    .I0(w_pos_x[7]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(w_vram_interleave) 
);
defparam n699_s10.INIT=16'h0200;
  LUT4 n701_s7 (
    .F(n701_13),
    .I0(w_pos_x[5]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(w_vram_interleave) 
);
defparam n701_s7.INIT=16'h0200;
  LUT4 ff_next_vram4_3_s7 (
    .F(ff_next_vram4_3_12),
    .I0(ff_next_vram0_7_7),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(w_vram_interleave) 
);
defparam ff_next_vram4_3_s7.INIT=16'h5455;
  LUT4 n699_s11 (
    .F(n699_18),
    .I0(w_pattern_name_t12_pre[6]),
    .I1(n772_36),
    .I2(reg_screen_mode[1]),
    .I3(reg_screen_mode[0]) 
);
defparam n699_s11.INIT=16'h0800;
  LUT4 n702_s9 (
    .F(n702_16),
    .I0(w_pattern_name_t12_pre[3]),
    .I1(n772_36),
    .I2(reg_screen_mode[1]),
    .I3(reg_screen_mode[0]) 
);
defparam n702_s9.INIT=16'h0800;
  LUT4 n694_s14 (
    .F(n694_21),
    .I0(w_pattern_name_t2[12]),
    .I1(n772_36),
    .I2(reg_screen_mode[1]),
    .I3(reg_screen_mode[0]) 
);
defparam n694_s14.INIT=16'h0800;
  LUT4 n695_s17 (
    .F(n695_24),
    .I0(w_pattern_name_t2[11]),
    .I1(n772_36),
    .I2(reg_screen_mode[1]),
    .I3(reg_screen_mode[0]) 
);
defparam n695_s17.INIT=16'h0800;
  LUT3 ff_next_vram3_7_s7 (
    .F(ff_next_vram3_7_12),
    .I0(n772_36),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[0]) 
);
defparam ff_next_vram3_7_s7.INIT=8'h20;
  LUT4 n772_s31 (
    .F(n772_40),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[0]),
    .I2(n772_36),
    .I3(n772_37) 
);
defparam n772_s31.INIT=16'h00BF;
  LUT4 n697_s14 (
    .F(n697_20),
    .I0(reg_color_table_base[9]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n697_s14.INIT=16'h2000;
  LUT4 n704_s13 (
    .F(n704_19),
    .I0(w_4colors_mode_5),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n704_s13.INIT=16'h1000;
  LUT4 n705_s8 (
    .F(n705_14),
    .I0(n772_37),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n705_s8.INIT=16'h2000;
  LUT4 n706_s11 (
    .F(n706_18),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]),
    .I3(n695_10) 
);
defparam n706_s11.INIT=16'h4000;
  LUT3 n1352_s6 (
    .F(n1352_10),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(reg_backdrop_color[0]) 
);
defparam n1352_s6.INIT=8'h70;
  LUT3 n1351_s6 (
    .F(n1351_10),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(reg_backdrop_color[1]) 
);
defparam n1351_s6.INIT=8'h70;
  LUT4 n1350_s6 (
    .F(n1350_10),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(w_4colors_mode),
    .I3(reg_backdrop_color[2]) 
);
defparam n1350_s6.INIT=16'h0700;
  LUT4 n1349_s8 (
    .F(n1349_13),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(w_4colors_mode),
    .I3(reg_backdrop_color[3]) 
);
defparam n1349_s8.INIT=16'h0700;
  LUT4 n1348_s6 (
    .F(n1348_10),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(reg_backdrop_color[4]),
    .I3(w_next_0_4) 
);
defparam n1348_s6.INIT=16'h7000;
  LUT4 n1347_s6 (
    .F(n1347_10),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(reg_backdrop_color[5]),
    .I3(w_next_0_4) 
);
defparam n1347_s6.INIT=16'h7000;
  LUT4 n1346_s6 (
    .F(n1346_10),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(reg_backdrop_color[6]),
    .I3(w_next_0_4) 
);
defparam n1346_s6.INIT=16'h7000;
  LUT4 n1345_s9 (
    .F(n1345_14),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(reg_backdrop_color[7]),
    .I3(w_next_0_4) 
);
defparam n1345_s9.INIT=16'h7000;
  LUT4 n1391_s6 (
    .F(n1391_10),
    .I0(n1391_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1391_s6.INIT=16'hACCC;
  LUT4 n1389_s8 (
    .F(n1389_12),
    .I0(n1389_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1349_13) 
);
defparam n1389_s8.INIT=16'hFF80;
  LUT4 n692_s11 (
    .F(n692_18),
    .I0(w_pattern_name_t1[14]),
    .I1(n772_34),
    .I2(w_next_0_6),
    .I3(n775_36) 
);
defparam n692_s11.INIT=16'h2220;
  LUT4 n693_s10 (
    .F(n693_17),
    .I0(w_pattern_name_t1[13]),
    .I1(n772_34),
    .I2(w_next_0_6),
    .I3(n775_36) 
);
defparam n693_s10.INIT=16'h2220;
  LUT4 n703_s11 (
    .F(n703_18),
    .I0(n772_34),
    .I1(w_next_0_6),
    .I2(n775_36),
    .I3(n775_34) 
);
defparam n703_s11.INIT=16'h0100;
  LUT4 n704_s14 (
    .F(n704_21),
    .I0(ff_pos_x[2]),
    .I1(w_pos_x[3]),
    .I2(w_next_0_6),
    .I3(n775_36) 
);
defparam n704_s14.INIT=16'hAAAC;
  LUT4 n695_s18 (
    .F(n695_26),
    .I0(n772_34),
    .I1(w_next_0_6),
    .I2(n775_36),
    .I3(n775_34) 
);
defparam n695_s18.INIT=16'hFDAB;
  LUT3 n804_s22 (
    .F(n804_29),
    .I0(n772_34),
    .I1(w_next_0_6),
    .I2(n775_36) 
);
defparam n804_s22.INIT=8'h54;
  LUT4 ff_next_vram0_7_s4 (
    .F(ff_next_vram0_7_9),
    .I0(n440_5),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam ff_next_vram0_7_s4.INIT=16'h0002;
  LUT4 n804_s23 (
    .F(n804_31),
    .I0(n804_29),
    .I1(w_vram_interleave),
    .I2(w_4colors_mode_5),
    .I3(n775_30) 
);
defparam n804_s23.INIT=16'h0001;
  LUT4 n704_s15 (
    .F(n704_23),
    .I0(w_pos_x[3]),
    .I1(w_pos_x[5]),
    .I2(w_next_0_6),
    .I3(w_4colors_mode_5) 
);
defparam n704_s15.INIT=16'hAAAC;
  LUT4 n1365_s5 (
    .F(n1365_9),
    .I0(w_next_0_6),
    .I1(w_4colors_mode_5),
    .I2(ff_next_vram1[5]),
    .I3(n772_40) 
);
defparam n1365_s5.INIT=16'hEF00;
  LUT4 n1342_s27 (
    .F(n1342_33),
    .I0(n1342_29),
    .I1(ff_next_vram7[2]),
    .I2(w_next_0_6),
    .I3(w_4colors_mode_5) 
);
defparam n1342_s27.INIT=16'hCCCA;
  LUT4 n1341_s27 (
    .F(n1341_33),
    .I0(n1341_29),
    .I1(ff_next_vram7[3]),
    .I2(w_next_0_6),
    .I3(w_4colors_mode_5) 
);
defparam n1341_s27.INIT=16'hCCCA;
  LUT4 n1400_s5 (
    .F(n1400_9),
    .I0(n1372_7),
    .I1(ff_next_vram6[0]),
    .I2(w_next_0_6),
    .I3(w_4colors_mode_5) 
);
defparam n1400_s5.INIT=16'hCCCA;
  LUT4 n1399_s5 (
    .F(n1399_9),
    .I0(n1371_7),
    .I1(ff_next_vram6[1]),
    .I2(w_next_0_6),
    .I3(w_4colors_mode_5) 
);
defparam n1399_s5.INIT=16'hCCCA;
  LUT4 n1398_s5 (
    .F(n1398_9),
    .I0(n1370_7),
    .I1(ff_next_vram6[2]),
    .I2(w_next_0_6),
    .I3(w_4colors_mode_5) 
);
defparam n1398_s5.INIT=16'hCCCA;
  LUT4 n1397_s5 (
    .F(n1397_9),
    .I0(n1369_7),
    .I1(ff_next_vram6[3]),
    .I2(w_next_0_6),
    .I3(w_4colors_mode_5) 
);
defparam n1397_s5.INIT=16'hCCCA;
  LUT4 n1392_s7 (
    .F(n1392_12),
    .I0(n1392_8),
    .I1(ff_next_vram5[0]),
    .I2(w_next_0_6),
    .I3(w_4colors_mode_5) 
);
defparam n1392_s7.INIT=16'hCCCA;
  LUT4 n1390_s7 (
    .F(n1390_12),
    .I0(n1390_8),
    .I1(ff_next_vram5[2]),
    .I2(w_next_0_6),
    .I3(w_4colors_mode_5) 
);
defparam n1390_s7.INIT=16'hCCCA;
  LUT4 n1384_s5 (
    .F(n1384_9),
    .I0(n1364_7),
    .I1(ff_next_vram4[0]),
    .I2(w_next_0_6),
    .I3(w_4colors_mode_5) 
);
defparam n1384_s5.INIT=16'hCCCA;
  LUT4 n1383_s5 (
    .F(n1383_9),
    .I0(n1363_7),
    .I1(ff_next_vram4[1]),
    .I2(w_next_0_6),
    .I3(w_4colors_mode_5) 
);
defparam n1383_s5.INIT=16'hCCCA;
  LUT4 n1382_s5 (
    .F(n1382_9),
    .I0(n1362_7),
    .I1(ff_next_vram4[2]),
    .I2(w_next_0_6),
    .I3(w_4colors_mode_5) 
);
defparam n1382_s5.INIT=16'hCCCA;
  LUT4 n1381_s5 (
    .F(n1381_9),
    .I0(n1361_7),
    .I1(ff_next_vram4[3]),
    .I2(w_next_0_6),
    .I3(w_4colors_mode_5) 
);
defparam n1381_s5.INIT=16'hCCCA;
  LUT4 n1376_s6 (
    .F(n1376_10),
    .I0(n1376_8),
    .I1(ff_next_vram3[0]),
    .I2(w_next_0_6),
    .I3(w_4colors_mode_5) 
);
defparam n1376_s6.INIT=16'hCCCA;
  LUT4 n1375_s6 (
    .F(n1375_10),
    .I0(n1375_8),
    .I1(ff_next_vram3[1]),
    .I2(w_next_0_6),
    .I3(w_4colors_mode_5) 
);
defparam n1375_s6.INIT=16'hCCCA;
  LUT4 n1374_s6 (
    .F(n1374_10),
    .I0(n1374_8),
    .I1(ff_next_vram3[2]),
    .I2(w_next_0_6),
    .I3(w_4colors_mode_5) 
);
defparam n1374_s6.INIT=16'hCCCA;
  LUT4 n1373_s6 (
    .F(n1373_10),
    .I0(n1373_8),
    .I1(ff_next_vram3[3]),
    .I2(w_next_0_6),
    .I3(w_4colors_mode_5) 
);
defparam n1373_s6.INIT=16'hCCCA;
  LUT4 n1360_s6 (
    .F(n1360_10),
    .I0(n1360_8),
    .I1(ff_next_vram1[0]),
    .I2(w_next_0_6),
    .I3(w_4colors_mode_5) 
);
defparam n1360_s6.INIT=16'hCCCA;
  LUT4 n1359_s6 (
    .F(n1359_10),
    .I0(n1359_8),
    .I1(ff_next_vram1[1]),
    .I2(w_next_0_6),
    .I3(w_4colors_mode_5) 
);
defparam n1359_s6.INIT=16'hCCCA;
  LUT4 n1358_s6 (
    .F(n1358_10),
    .I0(n1358_8),
    .I1(ff_next_vram1[2]),
    .I2(w_next_0_6),
    .I3(w_4colors_mode_5) 
);
defparam n1358_s6.INIT=16'hCCCA;
  LUT4 n1357_s6 (
    .F(n1357_10),
    .I0(n1357_8),
    .I1(ff_next_vram1[3]),
    .I2(w_next_0_6),
    .I3(w_4colors_mode_5) 
);
defparam n1357_s6.INIT=16'hCCCA;
  LUT4 n1352_s7 (
    .F(n1352_12),
    .I0(n1348_8),
    .I1(ff_next_vram0[0]),
    .I2(w_next_0_6),
    .I3(w_4colors_mode_5) 
);
defparam n1352_s7.INIT=16'hCCCA;
  LUT4 n1351_s7 (
    .F(n1351_12),
    .I0(n1347_8),
    .I1(ff_next_vram0[1]),
    .I2(w_next_0_6),
    .I3(w_4colors_mode_5) 
);
defparam n1351_s7.INIT=16'hCCCA;
  LUT4 n1350_s7 (
    .F(n1350_12),
    .I0(n1346_8),
    .I1(ff_next_vram0[2]),
    .I2(w_next_0_6),
    .I3(w_4colors_mode_5) 
);
defparam n1350_s7.INIT=16'hCCCA;
  LUT4 n1349_s9 (
    .F(n1349_15),
    .I0(n1345_9),
    .I1(ff_next_vram0[3]),
    .I2(w_next_0_6),
    .I3(w_4colors_mode_5) 
);
defparam n1349_s9.INIT=16'hCCCA;
  LUT3 n779_s23 (
    .F(n779_28),
    .I0(ff_next_vram3_7_12),
    .I1(w_next_0_6),
    .I2(w_4colors_mode_5) 
);
defparam n779_s23.INIT=8'h01;
  LUT3 ff_next_vram3_3_s6 (
    .F(ff_next_vram3_3_11),
    .I0(w_next_0_6),
    .I1(w_4colors_mode_5),
    .I2(ff_next_vram0_7_9) 
);
defparam ff_next_vram3_3_s6.INIT=8'hE0;
  LUT4 n182_s5 (
    .F(n182_11),
    .I0(n182_8),
    .I1(ff_pos_x_5_9),
    .I2(ff_state_1_7),
    .I3(ff_pos_x[0]) 
);
defparam n182_s5.INIT=16'hCF10;
  LUT2 ff_pos_x_5_s8 (
    .F(ff_pos_x_5_14),
    .I0(ff_pos_x_5_9),
    .I1(ff_state_1_7) 
);
defparam ff_pos_x_5_s8.INIT=4'h4;
  LUT4 n1627_s3 (
    .F(n1627_7),
    .I0(n772_36),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[0]),
    .I3(w_4colors_mode_5) 
);
defparam n1627_s3.INIT=16'h00DF;
  DFFCE ff_phase_1_s0 (
    .Q(ff_phase[1]),
    .D(n137_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_phase_0_s0 (
    .Q(ff_phase[0]),
    .D(n138_11),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s0 (
    .Q(w_screen_mode_vram_valid),
    .D(n511_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_16_s0 (
    .Q(w_screen_mode_vram_address[16]),
    .D(n690_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_15_s0 (
    .Q(w_screen_mode_vram_address[15]),
    .D(n691_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_14_s0 (
    .Q(w_screen_mode_vram_address[14]),
    .D(n692_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_13_s0 (
    .Q(w_screen_mode_vram_address[13]),
    .D(n693_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_12_s0 (
    .Q(w_screen_mode_vram_address[12]),
    .D(n694_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_11_s0 (
    .Q(w_screen_mode_vram_address[11]),
    .D(n695_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_10_s0 (
    .Q(w_screen_mode_vram_address[10]),
    .D(n696_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_9_s0 (
    .Q(w_screen_mode_vram_address[9]),
    .D(n697_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_8_s0 (
    .Q(w_screen_mode_vram_address[8]),
    .D(n698_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_7_s0 (
    .Q(w_screen_mode_vram_address[7]),
    .D(n699_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_6_s0 (
    .Q(w_screen_mode_vram_address[6]),
    .D(n700_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_5_s0 (
    .Q(w_screen_mode_vram_address[5]),
    .D(n701_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_4_s0 (
    .Q(w_screen_mode_vram_address[4]),
    .D(n702_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_3_s0 (
    .Q(w_screen_mode_vram_address[3]),
    .D(n703_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_2_s0 (
    .Q(w_screen_mode_vram_address[2]),
    .D(n704_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_1_s0 (
    .Q(w_screen_mode_vram_address[1]),
    .D(n705_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_0_s0 (
    .Q(w_screen_mode_vram_address[0]),
    .D(n706_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_7_s0 (
    .Q(ff_next_vram0[7]),
    .D(n772_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_6_s0 (
    .Q(ff_next_vram0[6]),
    .D(n773_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_5_s0 (
    .Q(ff_next_vram0[5]),
    .D(n774_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_4_s0 (
    .Q(ff_next_vram0[4]),
    .D(n775_29),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_3_s0 (
    .Q(ff_next_vram0[3]),
    .D(n776_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_2_s0 (
    .Q(ff_next_vram0[2]),
    .D(n777_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_1_s0 (
    .Q(ff_next_vram0[1]),
    .D(n778_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_0_s0 (
    .Q(ff_next_vram0[0]),
    .D(n779_22),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_7_s0 (
    .Q(ff_next_vram1[7]),
    .D(n983_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_6_s0 (
    .Q(ff_next_vram1[6]),
    .D(n984_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_5_s0 (
    .Q(ff_next_vram1[5]),
    .D(n985_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_4_s0 (
    .Q(ff_next_vram1[4]),
    .D(n986_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_3_s0 (
    .Q(ff_next_vram1[3]),
    .D(n987_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_2_s0 (
    .Q(ff_next_vram1[2]),
    .D(n988_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_1_s0 (
    .Q(ff_next_vram1[1]),
    .D(n989_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_0_s0 (
    .Q(ff_next_vram1[0]),
    .D(n990_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_7_s0 (
    .Q(ff_next_vram2[7]),
    .D(n975_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_6_s0 (
    .Q(ff_next_vram2[6]),
    .D(n976_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_5_s0 (
    .Q(ff_next_vram2[5]),
    .D(n977_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_4_s0 (
    .Q(ff_next_vram2[4]),
    .D(n978_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_3_s0 (
    .Q(ff_next_vram2[3]),
    .D(n979_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_2_s0 (
    .Q(ff_next_vram2[2]),
    .D(n980_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_1_s0 (
    .Q(ff_next_vram2[1]),
    .D(n981_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_0_s0 (
    .Q(ff_next_vram2[0]),
    .D(n982_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_7_s0 (
    .Q(ff_next_vram3[7]),
    .D(n804_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_6_s0 (
    .Q(ff_next_vram3[6]),
    .D(n805_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_5_s0 (
    .Q(ff_next_vram3[5]),
    .D(n806_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_4_s0 (
    .Q(ff_next_vram3[4]),
    .D(n807_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_3_s0 (
    .Q(ff_next_vram3[3]),
    .D(n808_27),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_2_s0 (
    .Q(ff_next_vram3[2]),
    .D(n809_24),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_1_s0 (
    .Q(ff_next_vram3[1]),
    .D(n810_24),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_0_s0 (
    .Q(ff_next_vram3[0]),
    .D(n811_24),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_7_s0 (
    .Q(ff_next_vram4[7]),
    .D(n991_16),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_6_s0 (
    .Q(ff_next_vram4[6]),
    .D(n992_15),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_5_s0 (
    .Q(ff_next_vram4[5]),
    .D(n993_15),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_4_s0 (
    .Q(ff_next_vram4[4]),
    .D(n994_15),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_3_s0 (
    .Q(ff_next_vram4[3]),
    .D(n995_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_2_s0 (
    .Q(ff_next_vram4[2]),
    .D(n996_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_1_s0 (
    .Q(ff_next_vram4[1]),
    .D(n997_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_0_s0 (
    .Q(ff_next_vram4[0]),
    .D(n998_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_7_s0 (
    .Q(ff_next_vram5[7]),
    .D(n967_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_6_s0 (
    .Q(ff_next_vram5[6]),
    .D(n968_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_5_s0 (
    .Q(ff_next_vram5[5]),
    .D(n969_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_4_s0 (
    .Q(ff_next_vram5[4]),
    .D(n970_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_3_s0 (
    .Q(ff_next_vram5[3]),
    .D(n971_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_2_s0 (
    .Q(ff_next_vram5[2]),
    .D(n972_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_1_s0 (
    .Q(ff_next_vram5[1]),
    .D(n973_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_0_s0 (
    .Q(ff_next_vram5[0]),
    .D(n974_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_7_s0 (
    .Q(ff_next_vram6[7]),
    .D(n999_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_6_s0 (
    .Q(ff_next_vram6[6]),
    .D(n1000_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_5_s0 (
    .Q(ff_next_vram6[5]),
    .D(n1001_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_4_s0 (
    .Q(ff_next_vram6[4]),
    .D(n1002_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_3_s0 (
    .Q(ff_next_vram6[3]),
    .D(n1003_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_2_s0 (
    .Q(ff_next_vram6[2]),
    .D(n1004_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_1_s0 (
    .Q(ff_next_vram6[1]),
    .D(n1005_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_0_s0 (
    .Q(ff_next_vram6[0]),
    .D(n1006_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_7_s0 (
    .Q(ff_next_vram7[7]),
    .D(n1007_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_6_s0 (
    .Q(ff_next_vram7[6]),
    .D(n1008_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_5_s0 (
    .Q(ff_next_vram7[5]),
    .D(n1009_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_4_s0 (
    .Q(ff_next_vram7[4]),
    .D(n1010_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_3_s0 (
    .Q(ff_next_vram7[3]),
    .D(w_screen_mode_vram_rdata[27]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_2_s0 (
    .Q(ff_next_vram7[2]),
    .D(w_screen_mode_vram_rdata[26]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_1_s0 (
    .Q(ff_next_vram7[1]),
    .D(w_screen_mode_vram_rdata[25]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_0_s0 (
    .Q(ff_next_vram7[0]),
    .D(w_screen_mode_vram_rdata[24]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(n1345_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(n1346_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(n1347_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(n1348_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(n1349_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(n1350_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(n1351_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(n1352_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(n1353_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(n1354_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(n1355_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(n1356_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(n1357_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(n1358_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(n1359_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(n1360_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(n1361_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(n1362_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(n1363_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(n1364_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(n1365_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(n1366_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(n1367_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(n1368_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(n1369_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(n1370_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(n1371_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(n1372_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(n1373_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(n1374_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(n1375_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(n1376_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(n1377_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(n1378_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(n1379_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(n1380_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(n1381_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(n1382_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(n1383_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(n1384_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(n1385_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(n1386_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(n1387_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(n1388_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(n1389_12),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(n1390_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(n1391_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(n1392_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(n1393_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(n1394_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(n1395_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(n1396_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(n1397_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(n1398_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(n1399_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(n1400_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(n1337_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(n1338_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(n1339_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(n1340_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(n1341_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(n1342_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(n1343_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(n1344_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_phase_2_s0 (
    .Q(ff_phase[2]),
    .D(n136_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_x_5_s1 (
    .Q(ff_pos_x[5]),
    .D(n177_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_5_s1.INIT=1'b0;
  DFFCE ff_pos_x_4_s1 (
    .Q(ff_pos_x[4]),
    .D(n178_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_4_s1.INIT=1'b0;
  DFFCE ff_pos_x_3_s1 (
    .Q(ff_pos_x[3]),
    .D(n179_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_3_s1.INIT=1'b0;
  DFFCE ff_pos_x_2_s1 (
    .Q(ff_pos_x[2]),
    .D(n180_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_2_s1.INIT=1'b0;
  DFFCE ff_pos_x_1_s1 (
    .Q(ff_pos_x[1]),
    .D(n181_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_14),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_1_s1.INIT=1'b0;
  DFFCE ff_screen_h_in_active_s1 (
    .Q(ff_screen_h_in_active),
    .D(n256_9),
    .CLK(clk85m),
    .CE(ff_screen_h_in_active_9),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_in_active_s1.INIT=1'b0;
  DFFE ff_display_color_7_s1 (
    .Q(w_screen_mode_display_color[7]),
    .D(n1659_7),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFE ff_display_color_6_s1 (
    .Q(w_screen_mode_display_color[6]),
    .D(n1660_7),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFE ff_display_color_5_s1 (
    .Q(w_screen_mode_display_color[5]),
    .D(n1661_7),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFE ff_display_color_4_s1 (
    .Q(w_screen_mode_display_color[4]),
    .D(n1662_7),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFE ff_display_color_3_s1 (
    .Q(w_screen_mode_display_color[3]),
    .D(w_pattern0[3]),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFE ff_display_color_2_s1 (
    .Q(w_screen_mode_display_color[2]),
    .D(w_pattern0[2]),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFE ff_display_color_1_s1 (
    .Q(w_screen_mode_display_color[1]),
    .D(w_pattern0[1]),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFE ff_display_color_0_s1 (
    .Q(w_screen_mode_display_color[0]),
    .D(w_pattern0[0]),
    .CLK(clk85m),
    .CE(n1627_3) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFC ff_pos_x_0_s3 (
    .Q(ff_pos_x[0]),
    .D(n182_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_0_s3.INIT=1'b0;
  ALU w_pattern_name_t12_pre_3_s (
    .SUM(w_pattern_name_t12_pre[3]),
    .COUT(w_pattern_name_t12_pre_3_2),
    .I0(w_screen_pos_y_Z[3]),
    .I1(ff_pos_x[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t12_pre_3_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_4_s (
    .SUM(w_pattern_name_t12_pre[4]),
    .COUT(w_pattern_name_t12_pre_4_2),
    .I0(w_screen_pos_y_Z[4]),
    .I1(ff_pos_x[4]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_3_2) 
);
defparam w_pattern_name_t12_pre_4_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_5_s (
    .SUM(w_pattern_name_t12_pre[5]),
    .COUT(w_pattern_name_t12_pre_5_2),
    .I0(n317_2),
    .I1(ff_pos_x[5]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_4_2) 
);
defparam w_pattern_name_t12_pre_5_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_6_s (
    .SUM(w_pattern_name_t12_pre[6]),
    .COUT(w_pattern_name_t12_pre_6_2),
    .I0(n316_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_5_2) 
);
defparam w_pattern_name_t12_pre_6_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_7_s (
    .SUM(w_pattern_name_t12_pre[7]),
    .COUT(w_pattern_name_t12_pre_7_2),
    .I0(n315_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_6_2) 
);
defparam w_pattern_name_t12_pre_7_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_8_s (
    .SUM(w_pattern_name_t12_pre[8]),
    .COUT(w_pattern_name_t12_pre_8_2),
    .I0(n314_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_7_2) 
);
defparam w_pattern_name_t12_pre_8_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_9_s (
    .SUM(w_pattern_name_t12_pre[9]),
    .COUT(w_pattern_name_t12_pre_9_2),
    .I0(n313_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_8_2) 
);
defparam w_pattern_name_t12_pre_9_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_10_s (
    .SUM(w_pattern_name_t12_pre[10]),
    .COUT(w_pattern_name_t12_pre_10_0_COUT),
    .I0(n312_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_9_2) 
);
defparam w_pattern_name_t12_pre_10_s.ALU_MODE=0;
  ALU w_scroll_pos_x_0_s (
    .SUM(w_scroll_pos_x[0]),
    .COUT(w_scroll_pos_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_scroll_pos_x_0_s.ALU_MODE=1;
  ALU w_scroll_pos_x_1_s (
    .SUM(w_scroll_pos_x[1]),
    .COUT(w_scroll_pos_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_scroll_pos_x_0_3) 
);
defparam w_scroll_pos_x_1_s.ALU_MODE=1;
  ALU w_scroll_pos_x_2_s (
    .SUM(w_scroll_pos_x[2]),
    .COUT(w_scroll_pos_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_scroll_pos_x_1_3) 
);
defparam w_scroll_pos_x_2_s.ALU_MODE=1;
  ALU w_scroll_pos_x_3_s (
    .SUM(w_scroll_pos_x[3]),
    .COUT(w_scroll_pos_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_2_3) 
);
defparam w_scroll_pos_x_3_s.ALU_MODE=1;
  ALU w_scroll_pos_x_4_s (
    .SUM(w_scroll_pos_x[4]),
    .COUT(w_scroll_pos_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_3_3) 
);
defparam w_scroll_pos_x_4_s.ALU_MODE=1;
  ALU w_scroll_pos_x_5_s (
    .SUM(w_scroll_pos_x[5]),
    .COUT(w_scroll_pos_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_4_3) 
);
defparam w_scroll_pos_x_5_s.ALU_MODE=1;
  ALU w_scroll_pos_x_6_s (
    .SUM(w_scroll_pos_x[6]),
    .COUT(w_scroll_pos_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_5_3) 
);
defparam w_scroll_pos_x_6_s.ALU_MODE=1;
  ALU w_scroll_pos_x_7_s (
    .SUM(w_scroll_pos_x[7]),
    .COUT(w_scroll_pos_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_6_3) 
);
defparam w_scroll_pos_x_7_s.ALU_MODE=1;
  ALU w_scroll_pos_x_8_s (
    .SUM(w_scroll_pos_x[8]),
    .COUT(w_scroll_pos_x_8_3),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_7_3) 
);
defparam w_scroll_pos_x_8_s.ALU_MODE=1;
  ALU w_scroll_pos_x_9_s (
    .SUM(w_scroll_pos_x[9]),
    .COUT(w_scroll_pos_x_9_0_COUT),
    .I0(w_screen_pos_x_Z[13]),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_8_3) 
);
defparam w_scroll_pos_x_9_s.ALU_MODE=1;
  ALU n317_s (
    .SUM(n317_2),
    .COUT(n317_3),
    .I0(w_screen_pos_y_Z[3]),
    .I1(w_screen_pos_y_Z[5]),
    .I3(GND),
    .CIN(GND) 
);
defparam n317_s.ALU_MODE=0;
  ALU n316_s (
    .SUM(n316_2),
    .COUT(n316_3),
    .I0(w_screen_pos_y_Z[4]),
    .I1(w_screen_pos_y_Z[6]),
    .I3(GND),
    .CIN(n317_3) 
);
defparam n316_s.ALU_MODE=0;
  ALU n315_s (
    .SUM(n315_2),
    .COUT(n315_3),
    .I0(w_screen_pos_y_Z[5]),
    .I1(w_screen_pos_y_Z[7]),
    .I3(GND),
    .CIN(n316_3) 
);
defparam n315_s.ALU_MODE=0;
  ALU n314_s (
    .SUM(n314_2),
    .COUT(n314_3),
    .I0(w_screen_pos_y_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n315_3) 
);
defparam n314_s.ALU_MODE=0;
  ALU n313_s (
    .SUM(n313_2),
    .COUT(n312_6),
    .I0(w_screen_pos_y_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n314_3) 
);
defparam n313_s.ALU_MODE=0;
  ALU w_pattern_name_t1_8_s (
    .SUM(w_pattern_name_t1[8]),
    .COUT(w_pattern_name_t1_8_3),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pattern_name_t12_pre[8]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t1_8_s.ALU_MODE=0;
  ALU w_pattern_name_t1_9_s (
    .SUM(w_pattern_name_t1[9]),
    .COUT(w_pattern_name_t1_9_3),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pattern_name_t12_pre[9]),
    .I3(GND),
    .CIN(w_pattern_name_t1_8_3) 
);
defparam w_pattern_name_t1_9_s.ALU_MODE=0;
  ALU w_pattern_name_t1_10_s (
    .SUM(w_pattern_name_t1[10]),
    .COUT(w_pattern_name_t1_10_3),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pattern_name_t12_pre[10]),
    .I3(GND),
    .CIN(w_pattern_name_t1_9_3) 
);
defparam w_pattern_name_t1_10_s.ALU_MODE=0;
  ALU w_pattern_name_t1_11_s (
    .SUM(w_pattern_name_t1[11]),
    .COUT(w_pattern_name_t1_11_3),
    .I0(reg_pattern_name_table_base[13]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_10_3) 
);
defparam w_pattern_name_t1_11_s.ALU_MODE=0;
  ALU w_pattern_name_t1_12_s (
    .SUM(w_pattern_name_t1[12]),
    .COUT(w_pattern_name_t1_12_3),
    .I0(reg_pattern_name_table_base[14]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_11_3) 
);
defparam w_pattern_name_t1_12_s.ALU_MODE=0;
  ALU w_pattern_name_t1_13_s (
    .SUM(w_pattern_name_t1[13]),
    .COUT(w_pattern_name_t1_13_3),
    .I0(reg_pattern_name_table_base[15]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_12_3) 
);
defparam w_pattern_name_t1_13_s.ALU_MODE=0;
  ALU w_pattern_name_t1_14_s (
    .SUM(w_pattern_name_t1[14]),
    .COUT(w_pattern_name_t1[15]),
    .I0(reg_pattern_name_table_base[16]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_13_3) 
);
defparam w_pattern_name_t1_14_s.ALU_MODE=0;
  ALU w_pattern_name_t2_8_s (
    .SUM(w_pattern_name_t2[8]),
    .COUT(w_pattern_name_t2_8_3),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pattern_name_t12_pre[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t2_8_s.ALU_MODE=0;
  ALU w_pattern_name_t2_9_s (
    .SUM(w_pattern_name_t2[9]),
    .COUT(w_pattern_name_t2_9_3),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pattern_name_t12_pre[8]),
    .I3(GND),
    .CIN(w_pattern_name_t2_8_3) 
);
defparam w_pattern_name_t2_9_s.ALU_MODE=0;
  ALU w_pattern_name_t2_10_s (
    .SUM(w_pattern_name_t2[10]),
    .COUT(w_pattern_name_t2_10_3),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pattern_name_t12_pre[9]),
    .I3(GND),
    .CIN(w_pattern_name_t2_9_3) 
);
defparam w_pattern_name_t2_10_s.ALU_MODE=0;
  ALU w_pattern_name_t2_11_s (
    .SUM(w_pattern_name_t2[11]),
    .COUT(w_pattern_name_t2_11_3),
    .I0(reg_pattern_name_table_base[13]),
    .I1(w_pattern_name_t12_pre[10]),
    .I3(GND),
    .CIN(w_pattern_name_t2_10_3) 
);
defparam w_pattern_name_t2_11_s.ALU_MODE=0;
  ALU w_pattern_name_t2_12_s (
    .SUM(w_pattern_name_t2[12]),
    .COUT(w_pattern_name_t2_12_3),
    .I0(reg_pattern_name_table_base[14]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t2_11_3) 
);
defparam w_pattern_name_t2_12_s.ALU_MODE=0;
  ALU w_pattern_name_t2_13_s (
    .SUM(w_pattern_name_t2[13]),
    .COUT(w_pattern_name_t2_13_3),
    .I0(reg_pattern_name_table_base[15]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t2_12_3) 
);
defparam w_pattern_name_t2_13_s.ALU_MODE=0;
  ALU w_pattern_name_t2_14_s (
    .SUM(w_pattern_name_t2[14]),
    .COUT(w_pattern_name_t2[15]),
    .I0(reg_pattern_name_table_base[16]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t2_13_3) 
);
defparam w_pattern_name_t2_14_s.ALU_MODE=0;
  ALU w_pos_x_0_s (
    .SUM(w_pos_x[0]),
    .COUT(w_pos_x_0_4),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_pos_x_0_s.ALU_MODE=1;
  ALU w_pos_x_1_s (
    .SUM(w_pos_x[1]),
    .COUT(w_pos_x_1_4),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_pos_x_0_4) 
);
defparam w_pos_x_1_s.ALU_MODE=1;
  ALU w_pos_x_2_s (
    .SUM(w_pos_x[2]),
    .COUT(w_pos_x_2_4),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_pos_x_1_4) 
);
defparam w_pos_x_2_s.ALU_MODE=1;
  ALU w_pos_x_3_s (
    .SUM(w_pos_x[3]),
    .COUT(w_pos_x_3_4),
    .I0(w_pixel_pos_x_Z[3]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_2_4) 
);
defparam w_pos_x_3_s.ALU_MODE=1;
  ALU w_pos_x_4_s (
    .SUM(w_pos_x[4]),
    .COUT(w_pos_x_4_4),
    .I0(w_pixel_pos_x_Z[4]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_3_4) 
);
defparam w_pos_x_4_s.ALU_MODE=1;
  ALU w_pos_x_5_s (
    .SUM(w_pos_x[5]),
    .COUT(w_pos_x_5_4),
    .I0(w_pixel_pos_x_Z[5]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_4_4) 
);
defparam w_pos_x_5_s.ALU_MODE=1;
  ALU w_pos_x_6_s (
    .SUM(w_pos_x[6]),
    .COUT(w_pos_x_6_4),
    .I0(w_pixel_pos_x_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_5_4) 
);
defparam w_pos_x_6_s.ALU_MODE=1;
  ALU w_pos_x_7_s (
    .SUM(w_pos_x[7]),
    .COUT(w_pos_x_7_4),
    .I0(w_pixel_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_6_4) 
);
defparam w_pos_x_7_s.ALU_MODE=1;
  ALU w_pos_x_8_s (
    .SUM(w_pos_x[8]),
    .COUT(w_pos_x_8_0_COUT),
    .I0(w_pixel_pos_x_Z[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_7_4) 
);
defparam w_pos_x_8_s.ALU_MODE=1;
  MUX2_LUT5 n748_s5 (
    .O(n748_9),
    .I0(n748_6),
    .I1(n748_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n749_s5 (
    .O(n749_9),
    .I0(n749_6),
    .I1(n749_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n750_s5 (
    .O(n750_9),
    .I0(n750_6),
    .I1(n750_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n751_s5 (
    .O(n751_9),
    .I0(n751_6),
    .I1(n751_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n752_s5 (
    .O(n752_9),
    .I0(n752_6),
    .I1(n752_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n753_s5 (
    .O(n753_9),
    .I0(n753_6),
    .I1(n753_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n754_s5 (
    .O(n754_9),
    .I0(n754_6),
    .I1(n754_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n755_s5 (
    .O(n755_9),
    .I0(n755_6),
    .I1(n755_7),
    .S0(w_screen_mode_vram_address[1]) 
);
  MUX2_LUT5 n995_s11 (
    .O(n995_14),
    .I0(n995_16),
    .I1(n768_4),
    .S0(n998_17) 
);
  MUX2_LUT5 n996_s11 (
    .O(n996_14),
    .I0(n996_16),
    .I1(n769_4),
    .S0(n998_17) 
);
  MUX2_LUT5 n997_s11 (
    .O(n997_14),
    .I0(n997_16),
    .I1(n770_4),
    .S0(n998_17) 
);
  MUX2_LUT5 n998_s11 (
    .O(n998_14),
    .I0(n998_16),
    .I1(n771_4),
    .S0(n998_17) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_screen_mode */
module vdp_sprite_select_visible_planes (
  clk85m,
  n36_6,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_sprite_disable,
  n878_17,
  w_screen_v_active,
  ff_screen_h_active,
  reg_212lines_mode,
  w_sprite_mode2,
  n772_35,
  n240_4,
  reg_display_on,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_8,
  w_screen_pos_x_Z_9,
  w_screen_pos_x_Z_10,
  w_screen_pos_x_Z_11,
  w_screen_pos_x_Z_12,
  w_horizontal_offset_l,
  reg_screen_mode,
  ff_vram_valid,
  w_selected_en,
  n440_5,
  ff_vram_valid_7,
  n317_8,
  n88_10,
  n438_7,
  ff_vram_valid_9,
  ff_current_plane_num,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_selected_count,
  w_selected_y
)
;
input clk85m;
input n36_6;
input reg_sprite_magify;
input reg_sprite_16x16;
input reg_sprite_disable;
input n878_17;
input w_screen_v_active;
input ff_screen_h_active;
input reg_212lines_mode;
input w_sprite_mode2;
input n772_35;
input n240_4;
input reg_display_on;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input w_screen_pos_x_Z_0;
input w_screen_pos_x_Z_1;
input w_screen_pos_x_Z_2;
input w_screen_pos_x_Z_3;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_8;
input w_screen_pos_x_Z_9;
input w_screen_pos_x_Z_10;
input w_screen_pos_x_Z_11;
input w_screen_pos_x_Z_12;
input [2:0] w_horizontal_offset_l;
input [4:2] reg_screen_mode;
output ff_vram_valid;
output w_selected_en;
output n440_5;
output ff_vram_valid_7;
output n317_8;
output n88_10;
output n438_7;
output ff_vram_valid_9;
output [4:0] ff_current_plane_num;
output [7:0] w_selected_x;
output [7:0] w_selected_pattern;
output w_selected_color_0;
output w_selected_color_1;
output w_selected_color_2;
output w_selected_color_3;
output w_selected_color_7;
output [3:0] w_selected_count;
output [3:0] w_selected_y;
wire n440_4;
wire n438_4;
wire ff_selected_count_3_6;
wire ff_select_finish_8;
wire ff_selected_en_6;
wire n321_7;
wire n319_7;
wire n327_9;
wire n117_7;
wire n116_7;
wire n88_6;
wire n78_7;
wire n317_7;
wire ff_selected_count_3_7;
wire ff_selected_count_3_8;
wire ff_select_finish_9;
wire ff_selected_en_7;
wire n320_8;
wire n88_7;
wire n88_8;
wire n88_9;
wire n79_8;
wire ff_select_finish_10;
wire ff_select_finish_11;
wire ff_selected_en_8;
wire ff_selected_en_9;
wire ff_selected_en_10;
wire n320_10;
wire n440_8;
wire n77_10;
wire n79_10;
wire n77_12;
wire n80_9;
wire n81_9;
wire n322_9;
wire ff_select_finish;
wire w_offset_y_0_3;
wire w_offset_y_1_3;
wire w_offset_y_2_3;
wire w_offset_y_3_3;
wire w_offset_y_4_3;
wire w_offset_y_5_3;
wire w_offset_y_6_3;
wire n222_9;
wire w_screen_pos_x_0_4;
wire w_screen_pos_x_1_4;
wire w_screen_pos_x_2_0_COUT;
wire [7:0] ff_y;
wire [7:0] w_offset_y;
wire [2:0] w_screen_pos_x;
wire VCC;
wire GND;
  LUT2 n440_s1 (
    .F(n440_4),
    .I0(n440_5),
    .I1(n440_8) 
);
defparam n440_s1.INIT=4'h8;
  LUT2 n438_s1 (
    .F(n438_4),
    .I0(n440_8),
    .I1(n438_7) 
);
defparam n438_s1.INIT=4'h8;
  LUT3 w_selected_y_3_s0 (
    .F(w_selected_y[3]),
    .I0(w_offset_y[3]),
    .I1(w_offset_y[4]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_3_s0.INIT=8'hCA;
  LUT3 w_selected_y_2_s0 (
    .F(w_selected_y[2]),
    .I0(w_offset_y[2]),
    .I1(w_offset_y[3]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_2_s0.INIT=8'hCA;
  LUT3 w_selected_y_1_s0 (
    .F(w_selected_y[1]),
    .I0(w_offset_y[1]),
    .I1(w_offset_y[2]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_1_s0.INIT=8'hCA;
  LUT3 w_selected_y_0_s0 (
    .F(w_selected_y[0]),
    .I0(w_offset_y[0]),
    .I1(w_offset_y[1]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_0_s0.INIT=8'hCA;
  LUT4 ff_selected_count_3_s3 (
    .F(ff_selected_count_3_6),
    .I0(ff_selected_count_3_7),
    .I1(ff_selected_count_3_8),
    .I2(w_selected_en),
    .I3(n317_7) 
);
defparam ff_selected_count_3_s3.INIT=16'h80FF;
  LUT3 ff_select_finish_s3 (
    .F(ff_select_finish_8),
    .I0(ff_selected_count_3_8),
    .I1(ff_select_finish_9),
    .I2(n317_7) 
);
defparam ff_select_finish_s3.INIT=8'h8F;
  LUT4 ff_selected_en_s3 (
    .F(ff_selected_en_6),
    .I0(ff_selected_en_7),
    .I1(n327_9),
    .I2(ff_selected_count_3_8),
    .I3(n317_7) 
);
defparam ff_selected_en_s3.INIT=16'hB0BB;
  LUT3 n321_s2 (
    .F(n321_7),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(n317_7) 
);
defparam n321_s2.INIT=8'h60;
  LUT4 n319_s2 (
    .F(n319_7),
    .I0(w_selected_count[2]),
    .I1(n320_8),
    .I2(w_selected_count[3]),
    .I3(n317_7) 
);
defparam n319_s2.INIT=16'h7800;
  LUT3 n327_s4 (
    .F(n327_9),
    .I0(ff_selected_count_3_7),
    .I1(ff_select_finish_9),
    .I2(n317_7) 
);
defparam n327_s4.INIT=8'h10;
  LUT2 n117_s2 (
    .F(n117_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_16) 
);
defparam n117_s2.INIT=4'h4;
  LUT2 n116_s2 (
    .F(n116_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_17) 
);
defparam n116_s2.INIT=4'h4;
  LUT4 n88_s1 (
    .F(n88_6),
    .I0(n88_7),
    .I1(n88_8),
    .I2(n88_9),
    .I3(n438_7) 
);
defparam n88_s1.INIT=16'hE000;
  LUT4 n78_s2 (
    .F(n78_7),
    .I0(ff_current_plane_num[2]),
    .I1(n79_8),
    .I2(n88_7),
    .I3(ff_current_plane_num[3]) 
);
defparam n78_s2.INIT=16'h0708;
  LUT3 n317_s2 (
    .F(n317_7),
    .I0(reg_sprite_disable),
    .I1(n878_17),
    .I2(n317_8) 
);
defparam n317_s2.INIT=8'h01;
  LUT4 n440_s2 (
    .F(n440_5),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_screen_pos_x_Z_1),
    .I2(w_screen_pos_x_Z_2),
    .I3(w_screen_pos_x_Z_3) 
);
defparam n440_s2.INIT=16'h1000;
  LUT2 ff_vram_valid_s3 (
    .F(ff_vram_valid_7),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active) 
);
defparam ff_vram_valid_s3.INIT=4'h8;
  LUT4 ff_selected_count_3_s4 (
    .F(ff_selected_count_3_7),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_screen_pos_x_Z_1),
    .I2(w_screen_pos_x_Z_3),
    .I3(w_screen_pos_x_Z_2) 
);
defparam ff_selected_count_3_s4.INIT=16'h0100;
  LUT4 ff_selected_count_3_s5 (
    .F(ff_selected_count_3_8),
    .I0(w_screen_pos_x[0]),
    .I1(w_screen_pos_x[1]),
    .I2(w_screen_pos_x[2]),
    .I3(ff_vram_valid_9) 
);
defparam ff_selected_count_3_s5.INIT=16'h8000;
  LUT4 ff_select_finish_s4 (
    .F(ff_select_finish_9),
    .I0(reg_212lines_mode),
    .I1(ff_y[3]),
    .I2(ff_select_finish_10),
    .I3(ff_select_finish_11) 
);
defparam ff_select_finish_s4.INIT=16'h9000;
  LUT3 ff_selected_en_s4 (
    .F(ff_selected_en_7),
    .I0(ff_selected_en_8),
    .I1(ff_selected_en_9),
    .I2(n88_8) 
);
defparam ff_selected_en_s4.INIT=8'h40;
  LUT2 n320_s3 (
    .F(n320_8),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]) 
);
defparam n320_s3.INIT=4'h8;
  LUT2 n88_s2 (
    .F(n88_7),
    .I0(w_screen_pos_x_Z_12),
    .I1(n88_10) 
);
defparam n88_s2.INIT=4'h4;
  LUT4 n88_s3 (
    .F(n88_8),
    .I0(w_sprite_mode2),
    .I1(w_selected_count[2]),
    .I2(ff_select_finish),
    .I3(w_selected_count[3]) 
);
defparam n88_s3.INIT=16'h000B;
  LUT3 n88_s4 (
    .F(n88_9),
    .I0(w_screen_pos_x[0]),
    .I1(w_screen_pos_x[1]),
    .I2(w_screen_pos_x[2]) 
);
defparam n88_s4.INIT=8'h40;
  LUT2 n79_s3 (
    .F(n79_8),
    .I0(ff_current_plane_num[1]),
    .I1(ff_current_plane_num[0]) 
);
defparam n79_s3.INIT=4'h8;
  LUT4 n317_s3 (
    .F(n317_8),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[4]),
    .I3(n772_35) 
);
defparam n317_s3.INIT=16'h0700;
  LUT4 ff_select_finish_s5 (
    .F(ff_select_finish_10),
    .I0(ff_y[0]),
    .I1(ff_y[1]),
    .I2(ff_y[2]),
    .I3(ff_y[4]) 
);
defparam ff_select_finish_s5.INIT=16'h0100;
  LUT4 ff_select_finish_s6 (
    .F(ff_select_finish_11),
    .I0(ff_y[5]),
    .I1(ff_y[6]),
    .I2(ff_y[7]),
    .I3(n240_4) 
);
defparam ff_select_finish_s6.INIT=16'h4000;
  LUT4 ff_selected_en_s5 (
    .F(ff_selected_en_8),
    .I0(reg_sprite_magify),
    .I1(w_offset_y[3]),
    .I2(w_offset_y[4]),
    .I3(reg_sprite_16x16) 
);
defparam ff_selected_en_s5.INIT=16'h00F4;
  LUT4 ff_selected_en_s6 (
    .F(ff_selected_en_9),
    .I0(w_offset_y[4]),
    .I1(reg_sprite_magify),
    .I2(n240_4),
    .I3(ff_selected_en_10) 
);
defparam ff_selected_en_s6.INIT=16'hD000;
  LUT4 n88_s5 (
    .F(n88_10),
    .I0(w_screen_pos_x_Z_8),
    .I1(w_screen_pos_x_Z_9),
    .I2(w_screen_pos_x_Z_10),
    .I3(w_screen_pos_x_Z_11) 
);
defparam n88_s5.INIT=16'h0001;
  LUT4 ff_selected_en_s7 (
    .F(ff_selected_en_10),
    .I0(w_offset_y[5]),
    .I1(w_offset_y[6]),
    .I2(w_offset_y[7]),
    .I3(n222_9) 
);
defparam ff_selected_en_s7.INIT=16'h0100;
  LUT4 n320_s4 (
    .F(n320_10),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[0]),
    .I2(w_selected_count[1]),
    .I3(n317_7) 
);
defparam n320_s4.INIT=16'h6A00;
  LUT4 n440_s4 (
    .F(n440_8),
    .I0(ff_vram_valid_9),
    .I1(w_screen_pos_x[0]),
    .I2(w_screen_pos_x[1]),
    .I3(w_screen_pos_x[2]) 
);
defparam n440_s4.INIT=16'h2000;
  LUT4 n438_s3 (
    .F(n438_7),
    .I0(w_screen_pos_x_Z_3),
    .I1(w_screen_pos_x_Z_0),
    .I2(w_screen_pos_x_Z_1),
    .I3(w_screen_pos_x_Z_2) 
);
defparam n438_s3.INIT=16'h0001;
  LUT4 n77_s4 (
    .F(n77_10),
    .I0(ff_current_plane_num[2]),
    .I1(ff_current_plane_num[3]),
    .I2(ff_current_plane_num[1]),
    .I3(ff_current_plane_num[0]) 
);
defparam n77_s4.INIT=16'h8000;
  LUT4 n79_s4 (
    .F(n79_10),
    .I0(n88_7),
    .I1(ff_current_plane_num[2]),
    .I2(ff_current_plane_num[1]),
    .I3(ff_current_plane_num[0]) 
);
defparam n79_s4.INIT=16'h1444;
  LUT3 ff_vram_valid_s4 (
    .F(ff_vram_valid_9),
    .I0(reg_display_on),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active) 
);
defparam ff_vram_valid_s4.INIT=8'h80;
  LUT4 n77_s5 (
    .F(n77_12),
    .I0(w_screen_pos_x_Z_12),
    .I1(n88_10),
    .I2(ff_current_plane_num[4]),
    .I3(n77_10) 
);
defparam n77_s5.INIT=16'h0BB0;
  LUT4 n80_s3 (
    .F(n80_9),
    .I0(w_screen_pos_x_Z_12),
    .I1(n88_10),
    .I2(ff_current_plane_num[1]),
    .I3(ff_current_plane_num[0]) 
);
defparam n80_s3.INIT=16'h0BB0;
  LUT3 n81_s3 (
    .F(n81_9),
    .I0(ff_current_plane_num[0]),
    .I1(w_screen_pos_x_Z_12),
    .I2(n88_10) 
);
defparam n81_s3.INIT=8'h45;
  LUT4 n322_s3 (
    .F(n322_9),
    .I0(w_selected_count[0]),
    .I1(reg_sprite_disable),
    .I2(n878_17),
    .I3(n317_8) 
);
defparam n322_s3.INIT=16'h0001;
  DFFCE ff_current_plane_num_3_s0 (
    .Q(ff_current_plane_num[3]),
    .D(n78_7),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_2_s0 (
    .Q(ff_current_plane_num[2]),
    .D(n79_10),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_1_s0 (
    .Q(ff_current_plane_num[1]),
    .D(n80_9),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_0_s0 (
    .Q(ff_current_plane_num[0]),
    .D(n81_9),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(ff_vram_valid),
    .D(n88_6),
    .CLK(clk85m),
    .CE(ff_vram_valid_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_7_s0 (
    .Q(ff_y[7]),
    .D(w_sprite_vram_rdata_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_6_s0 (
    .Q(ff_y[6]),
    .D(w_sprite_vram_rdata_6),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_5_s0 (
    .Q(ff_y[5]),
    .D(w_sprite_vram_rdata_5),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_4_s0 (
    .Q(ff_y[4]),
    .D(w_sprite_vram_rdata_4),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_3_s0 (
    .Q(ff_y[3]),
    .D(w_sprite_vram_rdata_3),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_2_s0 (
    .Q(ff_y[2]),
    .D(w_sprite_vram_rdata_2),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_1_s0 (
    .Q(ff_y[1]),
    .D(w_sprite_vram_rdata_1),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_0_s0 (
    .Q(ff_y[0]),
    .D(w_sprite_vram_rdata_0),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_7_s0 (
    .Q(w_selected_x[7]),
    .D(w_sprite_vram_rdata_15),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_6_s0 (
    .Q(w_selected_x[6]),
    .D(w_sprite_vram_rdata_14),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_5_s0 (
    .Q(w_selected_x[5]),
    .D(w_sprite_vram_rdata_13),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_4_s0 (
    .Q(w_selected_x[4]),
    .D(w_sprite_vram_rdata_12),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_3_s0 (
    .Q(w_selected_x[3]),
    .D(w_sprite_vram_rdata_11),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_2_s0 (
    .Q(w_selected_x[2]),
    .D(w_sprite_vram_rdata_10),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_1_s0 (
    .Q(w_selected_x[1]),
    .D(w_sprite_vram_rdata_9),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_0_s0 (
    .Q(w_selected_x[0]),
    .D(w_sprite_vram_rdata_8),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_7_s0 (
    .Q(w_selected_pattern[7]),
    .D(w_sprite_vram_rdata_23),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_6_s0 (
    .Q(w_selected_pattern[6]),
    .D(w_sprite_vram_rdata_22),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_5_s0 (
    .Q(w_selected_pattern[5]),
    .D(w_sprite_vram_rdata_21),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_4_s0 (
    .Q(w_selected_pattern[4]),
    .D(w_sprite_vram_rdata_20),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_3_s0 (
    .Q(w_selected_pattern[3]),
    .D(w_sprite_vram_rdata_19),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_2_s0 (
    .Q(w_selected_pattern[2]),
    .D(w_sprite_vram_rdata_18),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_1_s0 (
    .Q(w_selected_pattern[1]),
    .D(n116_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_0_s0 (
    .Q(w_selected_pattern[0]),
    .D(n117_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_7_s0 (
    .Q(w_selected_color_7),
    .D(w_sprite_vram_rdata_31),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_3_s0 (
    .Q(w_selected_color_3),
    .D(w_sprite_vram_rdata_27),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_2_s0 (
    .Q(w_selected_color_2),
    .D(w_sprite_vram_rdata_26),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_1_s0 (
    .Q(w_selected_color_1),
    .D(w_sprite_vram_rdata_25),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_0_s0 (
    .Q(w_selected_color_0),
    .D(w_sprite_vram_rdata_24),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_4_s0 (
    .Q(ff_current_plane_num[4]),
    .D(n77_12),
    .CLK(clk85m),
    .CE(n438_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_selected_count_3_s1 (
    .Q(w_selected_count[3]),
    .D(n319_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_3_s1.INIT=1'b0;
  DFFCE ff_selected_count_2_s1 (
    .Q(w_selected_count[2]),
    .D(n320_10),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_2_s1.INIT=1'b0;
  DFFCE ff_selected_count_1_s1 (
    .Q(w_selected_count[1]),
    .D(n321_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_1_s1.INIT=1'b0;
  DFFCE ff_selected_count_0_s1 (
    .Q(w_selected_count[0]),
    .D(n322_9),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_0_s1.INIT=1'b0;
  DFFCE ff_select_finish_s1 (
    .Q(ff_select_finish),
    .D(n317_7),
    .CLK(clk85m),
    .CE(ff_select_finish_8),
    .CLEAR(n36_6) 
);
defparam ff_select_finish_s1.INIT=1'b0;
  DFFCE ff_selected_en_s1 (
    .Q(w_selected_en),
    .D(n327_9),
    .CLK(clk85m),
    .CE(ff_selected_en_6),
    .CLEAR(n36_6) 
);
  ALU w_offset_y_0_s (
    .SUM(w_offset_y[0]),
    .COUT(w_offset_y_0_3),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(ff_y[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_y_0_s.ALU_MODE=1;
  ALU w_offset_y_1_s (
    .SUM(w_offset_y[1]),
    .COUT(w_offset_y_1_3),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(ff_y[1]),
    .I3(GND),
    .CIN(w_offset_y_0_3) 
);
defparam w_offset_y_1_s.ALU_MODE=1;
  ALU w_offset_y_2_s (
    .SUM(w_offset_y[2]),
    .COUT(w_offset_y_2_3),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(ff_y[2]),
    .I3(GND),
    .CIN(w_offset_y_1_3) 
);
defparam w_offset_y_2_s.ALU_MODE=1;
  ALU w_offset_y_3_s (
    .SUM(w_offset_y[3]),
    .COUT(w_offset_y_3_3),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(ff_y[3]),
    .I3(GND),
    .CIN(w_offset_y_2_3) 
);
defparam w_offset_y_3_s.ALU_MODE=1;
  ALU w_offset_y_4_s (
    .SUM(w_offset_y[4]),
    .COUT(w_offset_y_4_3),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(ff_y[4]),
    .I3(GND),
    .CIN(w_offset_y_3_3) 
);
defparam w_offset_y_4_s.ALU_MODE=1;
  ALU w_offset_y_5_s (
    .SUM(w_offset_y[5]),
    .COUT(w_offset_y_5_3),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(ff_y[5]),
    .I3(GND),
    .CIN(w_offset_y_4_3) 
);
defparam w_offset_y_5_s.ALU_MODE=1;
  ALU w_offset_y_6_s (
    .SUM(w_offset_y[6]),
    .COUT(w_offset_y_6_3),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(ff_y[6]),
    .I3(GND),
    .CIN(w_offset_y_5_3) 
);
defparam w_offset_y_6_s.ALU_MODE=1;
  ALU w_offset_y_7_s (
    .SUM(w_offset_y[7]),
    .COUT(n222_9),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(ff_y[7]),
    .I3(GND),
    .CIN(w_offset_y_6_3) 
);
defparam w_offset_y_7_s.ALU_MODE=1;
  ALU w_screen_pos_x_0_s (
    .SUM(w_screen_pos_x[0]),
    .COUT(w_screen_pos_x_0_4),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_screen_pos_x_0_s.ALU_MODE=1;
  ALU w_screen_pos_x_1_s (
    .SUM(w_screen_pos_x[1]),
    .COUT(w_screen_pos_x_1_4),
    .I0(w_screen_pos_x_Z_5),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_screen_pos_x_0_4) 
);
defparam w_screen_pos_x_1_s.ALU_MODE=1;
  ALU w_screen_pos_x_2_s (
    .SUM(w_screen_pos_x[2]),
    .COUT(w_screen_pos_x_2_0_COUT),
    .I0(w_screen_pos_x_Z_6),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_screen_pos_x_1_4) 
);
defparam w_screen_pos_x_2_s.ALU_MODE=1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_select_visible_planes */
module vdp_sprite_info_collect (
  clk85m,
  w_sprite_mode2,
  n36_6,
  ff_state_1_7,
  ff_reset_n2_1,
  reg_display_on,
  n878_17,
  w_selected_en,
  ff_vram_valid_9,
  n438_7,
  reg_sprite_16x16,
  ff_vram_valid_7,
  n256_11,
  n538_6,
  w_screen_v_active,
  ff_screen_h_active,
  w_selected_y,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  w_selected_count,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_13,
  w_ic_vram_valid,
  ff_active_d1,
  n1245_5,
  n1245_6,
  w_plane_x,
  w_makeup_plane,
  ff_state,
  w_ic_vram_address,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_7,
  w_pattern_right
)
;
input clk85m;
input w_sprite_mode2;
input n36_6;
input ff_state_1_7;
input ff_reset_n2_1;
input reg_display_on;
input n878_17;
input w_selected_en;
input ff_vram_valid_9;
input n438_7;
input reg_sprite_16x16;
input ff_vram_valid_7;
input n256_11;
input n538_6;
input w_screen_v_active;
input ff_screen_h_active;
input [3:0] w_selected_y;
input [7:0] w_selected_x;
input [7:0] w_selected_pattern;
input w_selected_color_0;
input w_selected_color_1;
input w_selected_color_2;
input w_selected_color_3;
input w_selected_color_7;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [3:0] w_selected_count;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_13;
output w_ic_vram_valid;
output ff_active_d1;
output n1245_5;
output n1245_6;
output [7:0] w_plane_x;
output [2:0] w_makeup_plane;
output [1:0] ff_state;
output [16:0] w_ic_vram_address;
output w_color_0;
output w_color_1;
output w_color_2;
output w_color_3;
output w_color_7;
output [7:0] w_pattern_right;
wire \ff_selected_ram[0]_ER_CL_59 ;
wire \ff_selected_ram[0]_ER_CL_60 ;
wire \ff_selected_ram[0]_ER_CL_61 ;
wire \ff_selected_ram[0]_ER_CL_62 ;
wire n1245_3;
wire ff_active_8;
wire ff_current_plane_3_9;
wire \ff_selected_ram[0]_ER_CL_70 ;
wire \ff_selected_ram[0]_ER_CL_72 ;
wire \ff_selected_ram[0]_ER_CL_74 ;
wire \ff_selected_ram[0]_ER_CL_76 ;
wire \ff_selected_ram[0]_ER_CL_78 ;
wire \ff_selected_ram[0]_ER_CL_80 ;
wire \ff_selected_ram[0]_ER_CL_82 ;
wire \ff_selected_ram[0]_ER_CL_84 ;
wire \ff_selected_ram[0]_ER_init ;
wire \ff_selected_ram[0]_ER_init_1 ;
wire \ff_selected_ram[0]_ER_51 ;
wire \ff_selected_ram[0]_ER_53 ;
wire \ff_selected_ram[0]_ER_55 ;
wire \ff_selected_ram[0]_ER_57 ;
wire \ff_selected_ram[0]_ER_59 ;
wire \ff_selected_ram[0]_ER_61 ;
wire \ff_selected_ram[0]_ER_63 ;
wire \ff_selected_ram[0]_ER_65 ;
wire \ff_selected_ram[0]_ER_67 ;
wire \ff_selected_ram[0]_ER_69 ;
wire \ff_selected_ram[0]_ER_71 ;
wire \ff_selected_ram[0]_ER_73 ;
wire \ff_selected_ram[0]_ER_75 ;
wire \ff_selected_ram[0]_ER_77 ;
wire \ff_selected_ram[0]_ER_79 ;
wire \ff_selected_ram[0]_ER_81 ;
wire \ff_selected_ram[0]_ER_83 ;
wire \ff_selected_ram[0]_ER_85 ;
wire \ff_selected_ram[0]_ER_87 ;
wire \ff_selected_ram[0]_ER_89 ;
wire \ff_selected_ram[0]_ER_91 ;
wire \ff_selected_ram[0]_ER_93 ;
wire \ff_selected_ram[0]_ER_95 ;
wire \ff_selected_ram[0]_ER_97 ;
wire \ff_selected_ram[0]_ER_99 ;
wire n1449_7;
wire n1448_7;
wire n1447_7;
wire n1446_7;
wire n1445_7;
wire n1444_7;
wire n1443_7;
wire n1442_7;
wire n1441_7;
wire n1440_7;
wire n1439_7;
wire n1438_7;
wire n1437_7;
wire n1436_7;
wire n1435_7;
wire n1434_7;
wire n1433_7;
wire n1432_7;
wire n1426_8;
wire n1425_8;
wire n1279_7;
wire n1245_4;
wire ff_current_plane_2_12;
wire ff_active_9;
wire ff_active_10;
wire ff_active_11;
wire n1424_9;
wire n1449_8;
wire n1448_8;
wire ff_active_12;
wire ff_active_13;
wire ff_active_14;
wire ff_current_plane_2_14;
wire n1473_9;
wire n1280_10;
wire ff_vram_address_16_8;
wire n1427_11;
wire n1424_12;
wire ff_selected_q_31_8;
wire ff_current_plane_2_19;
wire ff_sprite_mode2;
wire ff_vram_valid;
wire ff_active;
wire \ff_selected_ram[0]_ER_CL_28 ;
wire \ff_selected_ram[0]_ER_CL_30 ;
wire \ff_selected_ram[0]_ER_CL_32 ;
wire \ff_selected_ram[0]_ER_CL_34 ;
wire \ff_selected_ram[0]_ER_CL_36 ;
wire \ff_selected_ram[0]_ER_CL_38 ;
wire \ff_selected_ram[0]_ER_CL_40 ;
wire \ff_selected_ram[0]_ER_CL_42 ;
wire \ff_selected_ram[0]_ER_init_2 ;
wire \ff_selected_ram[0]_ER ;
wire \ff_selected_ram[0]_ER_3 ;
wire \ff_selected_ram[0]_ER_4 ;
wire \ff_selected_ram[0]_ER_5 ;
wire \ff_selected_ram[0]_ER_6 ;
wire \ff_selected_ram[0]_ER_7 ;
wire \ff_selected_ram[0]_ER_8 ;
wire \ff_selected_ram[0]_ER_9 ;
wire \ff_selected_ram[0]_ER_10 ;
wire \ff_selected_ram[0]_ER_11 ;
wire \ff_selected_ram[0]_ER_12 ;
wire \ff_selected_ram[0]_ER_13 ;
wire \ff_selected_ram[0]_ER_14 ;
wire \ff_selected_ram[0]_ER_15 ;
wire \ff_selected_ram[0]_ER_16 ;
wire \ff_selected_ram[0]_ER_17 ;
wire \ff_selected_ram[0]_ER_18 ;
wire \ff_selected_ram[0]_ER_19 ;
wire \ff_selected_ram[0]_ER_20 ;
wire \ff_selected_ram[0]_ER_21 ;
wire \ff_selected_ram[0]_ER_22 ;
wire \ff_selected_ram[0]_ER_23 ;
wire \ff_selected_ram[0]_ER_24 ;
wire \ff_selected_ram[0]_ER_25 ;
wire \ff_selected_ram[0]_ER_26 ;
wire \ff_selected_ram[0]_ER_init_27 ;
wire \ff_selected_ram[0]_ER_CL_64 ;
wire \ff_selected_ram[0]_ER_CL_66 ;
wire \ff_selected_ram[0]_ER_init_28 ;
wire [31:0] ff_selected_q;
wire [3:0] ff_current_plane;
wire [3:1] DO;
wire VCC;
wire GND;
  LUT3 \ff_selected_ram[0]_ER_CL_s75  (
    .F(\ff_selected_ram[0]_ER_CL_59 ),
    .I0(\ff_selected_ram[0]_ER_CL_28 ),
    .I1(\ff_selected_ram[0]_ER_CL_30 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s75 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s76  (
    .F(\ff_selected_ram[0]_ER_CL_60 ),
    .I0(\ff_selected_ram[0]_ER_CL_32 ),
    .I1(\ff_selected_ram[0]_ER_CL_34 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s76 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s77  (
    .F(\ff_selected_ram[0]_ER_CL_61 ),
    .I0(\ff_selected_ram[0]_ER_CL_36 ),
    .I1(\ff_selected_ram[0]_ER_CL_38 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s77 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s78  (
    .F(\ff_selected_ram[0]_ER_CL_62 ),
    .I0(\ff_selected_ram[0]_ER_CL_40 ),
    .I1(\ff_selected_ram[0]_ER_CL_42 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s78 .INIT=8'hCA;
  LUT2 n1245_s0 (
    .F(n1245_3),
    .I0(reg_display_on),
    .I1(n1245_4) 
);
defparam n1245_s0.INIT=4'h8;
  LUT3 w_color_7_s (
    .F(w_color_7),
    .I0(w_sprite_vram_rdata8[7]),
    .I1(ff_selected_q[31]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_7_s.INIT=8'hAC;
  LUT3 w_color_3_s (
    .F(w_color_3),
    .I0(ff_selected_q[23]),
    .I1(w_sprite_vram_rdata8[3]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_3_s.INIT=8'hCA;
  LUT3 w_color_2_s (
    .F(w_color_2),
    .I0(ff_selected_q[22]),
    .I1(w_sprite_vram_rdata8[2]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_2_s.INIT=8'hCA;
  LUT3 w_color_1_s (
    .F(w_color_1),
    .I0(ff_selected_q[21]),
    .I1(w_sprite_vram_rdata8[1]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_1_s.INIT=8'hCA;
  LUT3 w_color_0_s (
    .F(w_color_0),
    .I0(ff_selected_q[20]),
    .I1(w_sprite_vram_rdata8[0]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_0_s.INIT=8'hCA;
  LUT4 ff_active_s3 (
    .F(ff_active_8),
    .I0(n878_17),
    .I1(ff_active_9),
    .I2(ff_active_10),
    .I3(ff_active_11) 
);
defparam ff_active_s3.INIT=16'hFF40;
  LUT3 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_9),
    .I0(ff_current_plane[3]),
    .I1(w_selected_en),
    .I2(ff_vram_valid_9) 
);
defparam ff_current_plane_3_s4.INIT=8'h40;
  LUT4 \ff_selected_ram[0]_ER_CL_s65  (
    .F(\ff_selected_ram[0]_ER_CL_70 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s65 .INIT=16'h0100;
  LUT4 \ff_selected_ram[0]_ER_CL_s66  (
    .F(\ff_selected_ram[0]_ER_CL_72 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[0]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s66 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s67  (
    .F(\ff_selected_ram[0]_ER_CL_74 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s67 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s68  (
    .F(\ff_selected_ram[0]_ER_CL_76 ),
    .I0(ff_current_plane[2]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s68 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s69  (
    .F(\ff_selected_ram[0]_ER_CL_78 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s69 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s70  (
    .F(\ff_selected_ram[0]_ER_CL_80 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s70 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s71  (
    .F(\ff_selected_ram[0]_ER_CL_82 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s71 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s72  (
    .F(\ff_selected_ram[0]_ER_CL_84 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s72 .INIT=16'h8000;
  LUT2 \ff_selected_ram[0]_ER_init_s9  (
    .F(\ff_selected_ram[0]_ER_init ),
    .I0(\ff_selected_ram[0]_ER_init_2 ),
    .I1(\ff_selected_ram[0]_ER_init_27 ) 
);
defparam \ff_selected_ram[0]_ER_init_s9 .INIT=4'hE;
  LUT3 \ff_selected_ram[0]_ER_init_s10  (
    .F(\ff_selected_ram[0]_ER_init_1 ),
    .I0(\ff_selected_ram[0]_ER_init_28 ),
    .I1(VCC),
    .I2(\ff_selected_ram[0]_ER_init ) 
);
defparam \ff_selected_ram[0]_ER_init_s10 .INIT=8'hAC;
  LUT2 \ff_selected_ram[0]_ER_s49  (
    .F(\ff_selected_ram[0]_ER_51 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_5 ) 
);
defparam \ff_selected_ram[0]_ER_s49 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s50  (
    .F(\ff_selected_ram[0]_ER_53 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_4 ) 
);
defparam \ff_selected_ram[0]_ER_s50 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s51  (
    .F(\ff_selected_ram[0]_ER_55 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_3 ) 
);
defparam \ff_selected_ram[0]_ER_s51 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s52  (
    .F(\ff_selected_ram[0]_ER_57 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER ) 
);
defparam \ff_selected_ram[0]_ER_s52 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s53  (
    .F(\ff_selected_ram[0]_ER_59 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_9 ) 
);
defparam \ff_selected_ram[0]_ER_s53 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s54  (
    .F(\ff_selected_ram[0]_ER_61 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_8 ) 
);
defparam \ff_selected_ram[0]_ER_s54 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s55  (
    .F(\ff_selected_ram[0]_ER_63 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_7 ) 
);
defparam \ff_selected_ram[0]_ER_s55 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s56  (
    .F(\ff_selected_ram[0]_ER_65 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_6 ) 
);
defparam \ff_selected_ram[0]_ER_s56 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s57  (
    .F(\ff_selected_ram[0]_ER_67 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_13 ) 
);
defparam \ff_selected_ram[0]_ER_s57 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s58  (
    .F(\ff_selected_ram[0]_ER_69 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_12 ) 
);
defparam \ff_selected_ram[0]_ER_s58 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s59  (
    .F(\ff_selected_ram[0]_ER_71 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_11 ) 
);
defparam \ff_selected_ram[0]_ER_s59 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s60  (
    .F(\ff_selected_ram[0]_ER_73 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_10 ) 
);
defparam \ff_selected_ram[0]_ER_s60 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s61  (
    .F(\ff_selected_ram[0]_ER_75 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_17 ) 
);
defparam \ff_selected_ram[0]_ER_s61 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s62  (
    .F(\ff_selected_ram[0]_ER_77 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_16 ) 
);
defparam \ff_selected_ram[0]_ER_s62 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s63  (
    .F(\ff_selected_ram[0]_ER_79 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_15 ) 
);
defparam \ff_selected_ram[0]_ER_s63 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s64  (
    .F(\ff_selected_ram[0]_ER_81 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_14 ) 
);
defparam \ff_selected_ram[0]_ER_s64 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s65  (
    .F(\ff_selected_ram[0]_ER_83 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_21 ) 
);
defparam \ff_selected_ram[0]_ER_s65 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s66  (
    .F(\ff_selected_ram[0]_ER_85 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_20 ) 
);
defparam \ff_selected_ram[0]_ER_s66 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s67  (
    .F(\ff_selected_ram[0]_ER_87 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_19 ) 
);
defparam \ff_selected_ram[0]_ER_s67 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s68  (
    .F(\ff_selected_ram[0]_ER_89 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_18 ) 
);
defparam \ff_selected_ram[0]_ER_s68 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s69  (
    .F(\ff_selected_ram[0]_ER_91 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_25 ) 
);
defparam \ff_selected_ram[0]_ER_s69 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s70  (
    .F(\ff_selected_ram[0]_ER_93 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_24 ) 
);
defparam \ff_selected_ram[0]_ER_s70 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s71  (
    .F(\ff_selected_ram[0]_ER_95 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_23 ) 
);
defparam \ff_selected_ram[0]_ER_s71 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s72  (
    .F(\ff_selected_ram[0]_ER_97 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_22 ) 
);
defparam \ff_selected_ram[0]_ER_s72 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s73  (
    .F(\ff_selected_ram[0]_ER_99 ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_26 ) 
);
defparam \ff_selected_ram[0]_ER_s73 .INIT=4'h8;
  LUT3 n1449_s2 (
    .F(n1449_7),
    .I0(ff_active),
    .I1(n438_7),
    .I2(n1449_8) 
);
defparam n1449_s2.INIT=8'h08;
  LUT2 n1448_s2 (
    .F(n1448_7),
    .I0(ff_selected_q[0]),
    .I1(n1448_8) 
);
defparam n1448_s2.INIT=4'h8;
  LUT2 n1447_s2 (
    .F(n1447_7),
    .I0(ff_selected_q[1]),
    .I1(n1448_8) 
);
defparam n1447_s2.INIT=4'h8;
  LUT2 n1446_s2 (
    .F(n1446_7),
    .I0(ff_selected_q[2]),
    .I1(n1448_8) 
);
defparam n1446_s2.INIT=4'h8;
  LUT4 n1445_s2 (
    .F(n1445_7),
    .I0(ff_state[1]),
    .I1(ff_selected_q[12]),
    .I2(ff_selected_q[3]),
    .I3(n1448_8) 
);
defparam n1445_s2.INIT=16'hF400;
  LUT3 n1444_s2 (
    .F(n1444_7),
    .I0(ff_selected_q[13]),
    .I1(ff_state[1]),
    .I2(n1448_8) 
);
defparam n1444_s2.INIT=8'hE0;
  LUT2 n1443_s2 (
    .F(n1443_7),
    .I0(ff_selected_q[14]),
    .I1(n1448_8) 
);
defparam n1443_s2.INIT=4'h8;
  LUT2 n1442_s2 (
    .F(n1442_7),
    .I0(ff_selected_q[15]),
    .I1(n1448_8) 
);
defparam n1442_s2.INIT=4'h8;
  LUT2 n1441_s2 (
    .F(n1441_7),
    .I0(ff_selected_q[16]),
    .I1(n1448_8) 
);
defparam n1441_s2.INIT=4'h8;
  LUT2 n1440_s2 (
    .F(n1440_7),
    .I0(ff_selected_q[17]),
    .I1(n1448_8) 
);
defparam n1440_s2.INIT=4'h8;
  LUT2 n1439_s2 (
    .F(n1439_7),
    .I0(ff_selected_q[18]),
    .I1(n1448_8) 
);
defparam n1439_s2.INIT=4'h8;
  LUT2 n1438_s2 (
    .F(n1438_7),
    .I0(ff_selected_q[19]),
    .I1(n1448_8) 
);
defparam n1438_s2.INIT=4'h8;
  LUT2 n1437_s2 (
    .F(n1437_7),
    .I0(reg_sprite_pattern_generator_table_base[11]),
    .I1(n1448_8) 
);
defparam n1437_s2.INIT=4'h8;
  LUT2 n1436_s2 (
    .F(n1436_7),
    .I0(reg_sprite_pattern_generator_table_base[12]),
    .I1(n1448_8) 
);
defparam n1436_s2.INIT=4'h8;
  LUT2 n1435_s2 (
    .F(n1435_7),
    .I0(reg_sprite_pattern_generator_table_base[13]),
    .I1(n1448_8) 
);
defparam n1435_s2.INIT=4'h8;
  LUT2 n1434_s2 (
    .F(n1434_7),
    .I0(reg_sprite_pattern_generator_table_base[14]),
    .I1(n1448_8) 
);
defparam n1434_s2.INIT=4'h8;
  LUT2 n1433_s2 (
    .F(n1433_7),
    .I0(reg_sprite_pattern_generator_table_base[15]),
    .I1(n1448_8) 
);
defparam n1433_s2.INIT=4'h8;
  LUT2 n1432_s2 (
    .F(n1432_7),
    .I0(reg_sprite_pattern_generator_table_base[16]),
    .I1(n1448_8) 
);
defparam n1432_s2.INIT=4'h8;
  LUT3 n1426_s3 (
    .F(n1426_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane_2_14) 
);
defparam n1426_s3.INIT=8'h60;
  LUT4 n1425_s3 (
    .F(n1425_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_2_14) 
);
defparam n1425_s3.INIT=16'h7800;
  LUT4 n1279_s2 (
    .F(n1279_7),
    .I0(n1245_3),
    .I1(n878_17),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1279_s2.INIT=16'h0110;
  LUT2 w_pattern_right_0_s (
    .F(w_pattern_right[0]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[0]) 
);
defparam w_pattern_right_0_s.INIT=4'h8;
  LUT2 w_pattern_right_1_s (
    .F(w_pattern_right[1]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[1]) 
);
defparam w_pattern_right_1_s.INIT=4'h8;
  LUT2 w_pattern_right_2_s (
    .F(w_pattern_right[2]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[2]) 
);
defparam w_pattern_right_2_s.INIT=4'h8;
  LUT2 w_pattern_right_3_s (
    .F(w_pattern_right[3]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[3]) 
);
defparam w_pattern_right_3_s.INIT=4'h8;
  LUT2 w_pattern_right_4_s (
    .F(w_pattern_right[4]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[4]) 
);
defparam w_pattern_right_4_s.INIT=4'h8;
  LUT2 w_pattern_right_5_s (
    .F(w_pattern_right[5]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[5]) 
);
defparam w_pattern_right_5_s.INIT=4'h8;
  LUT2 w_pattern_right_6_s (
    .F(w_pattern_right[6]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[6]) 
);
defparam w_pattern_right_6_s.INIT=4'h8;
  LUT2 w_pattern_right_7_s (
    .F(w_pattern_right[7]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[7]) 
);
defparam w_pattern_right_7_s.INIT=4'h8;
  LUT4 n1245_s1 (
    .F(n1245_4),
    .I0(ff_vram_valid_7),
    .I1(n1245_5),
    .I2(n256_11),
    .I3(n1245_6) 
);
defparam n1245_s1.INIT=16'h8000;
  LUT4 ff_current_plane_2_s7 (
    .F(ff_current_plane_2_12),
    .I0(ff_active_10),
    .I1(ff_active_9),
    .I2(w_selected_en),
    .I3(ff_vram_valid_7) 
);
defparam ff_current_plane_2_s7.INIT=16'h0BBB;
  LUT4 ff_active_s4 (
    .F(ff_active_9),
    .I0(ff_vram_valid_7),
    .I1(ff_state_1_7),
    .I2(ff_active),
    .I3(n538_6) 
);
defparam ff_active_s4.INIT=16'h4000;
  LUT4 ff_active_s5 (
    .F(ff_active_10),
    .I0(ff_active_12),
    .I1(ff_active_13),
    .I2(w_selected_count[3]),
    .I3(n1424_9) 
);
defparam ff_active_s5.INIT=16'h4004;
  LUT2 ff_active_s6 (
    .F(ff_active_11),
    .I0(ff_active_14),
    .I1(n1245_4) 
);
defparam ff_active_s6.INIT=4'h4;
  LUT4 n1424_s4 (
    .F(n1424_9),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane[3]) 
);
defparam n1424_s4.INIT=16'h7F80;
  LUT4 n1449_s3 (
    .F(n1449_8),
    .I0(reg_sprite_16x16),
    .I1(ff_sprite_mode2),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1449_s3.INIT=16'h305F;
  LUT4 n1448_s3 (
    .F(n1448_8),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active),
    .I3(n438_7) 
);
defparam n1448_s3.INIT=16'h6000;
  LUT2 n1245_s2 (
    .F(n1245_5),
    .I0(w_screen_pos_x_Z_13),
    .I1(ff_state_1_7) 
);
defparam n1245_s2.INIT=4'h4;
  LUT3 n1245_s3 (
    .F(n1245_6),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_screen_pos_x_Z_5),
    .I2(w_screen_pos_x_Z_6) 
);
defparam n1245_s3.INIT=8'h80;
  LUT4 ff_active_s7 (
    .F(ff_active_12),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane[0]) 
);
defparam ff_active_s7.INIT=16'hEB7D;
  LUT4 ff_active_s8 (
    .F(ff_active_13),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(w_selected_count[2]),
    .I3(ff_current_plane[2]) 
);
defparam ff_active_s8.INIT=16'h7887;
  LUT4 ff_active_s9 (
    .F(ff_active_14),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[3]),
    .I2(w_selected_count[0]),
    .I3(w_selected_count[1]) 
);
defparam ff_active_s9.INIT=16'h0001;
  LUT3 ff_current_plane_2_s8 (
    .F(ff_current_plane_2_14),
    .I0(n878_17),
    .I1(ff_active_14),
    .I2(n1245_4) 
);
defparam ff_current_plane_2_s8.INIT=8'h45;
  LUT3 n1473_s3 (
    .F(n1473_9),
    .I0(reg_display_on),
    .I1(ff_active_14),
    .I2(n1245_4) 
);
defparam n1473_s3.INIT=8'h20;
  LUT4 n1280_s4 (
    .F(n1280_10),
    .I0(ff_state[0]),
    .I1(reg_display_on),
    .I2(n1245_4),
    .I3(n878_17) 
);
defparam n1280_s4.INIT=16'h0015;
  LUT3 ff_vram_address_16_s4 (
    .F(ff_vram_address_16_8),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active),
    .I2(ff_current_plane_2_14) 
);
defparam ff_vram_address_16_s4.INIT=8'h7F;
  LUT4 n1427_s5 (
    .F(n1427_11),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane_2_12),
    .I3(ff_current_plane_2_14) 
);
defparam n1427_s5.INIT=16'hC500;
  LUT4 n1424_s6 (
    .F(n1424_12),
    .I0(n1424_9),
    .I1(ff_current_plane[3]),
    .I2(ff_current_plane_2_12),
    .I3(ff_current_plane_2_14) 
);
defparam n1424_s6.INIT=16'hCA00;
  LUT4 ff_selected_q_31_s3 (
    .F(ff_selected_q_31_8),
    .I0(reg_display_on),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active),
    .I3(ff_reset_n2_1) 
);
defparam ff_selected_q_31_s3.INIT=16'h7F00;
  LUT4 ff_current_plane_2_s10 (
    .F(ff_current_plane_2_19),
    .I0(n878_17),
    .I1(ff_active_14),
    .I2(n1245_4),
    .I3(ff_current_plane_2_12) 
);
defparam ff_current_plane_2_s10.INIT=16'hBAFF;
  DFFE ff_selected_q_31_s0 (
    .Q(ff_selected_q[31]),
    .D(\ff_selected_ram[0]_ER_99 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_23_s0 (
    .Q(ff_selected_q[23]),
    .D(\ff_selected_ram[0]_ER_97 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_22_s0 (
    .Q(ff_selected_q[22]),
    .D(\ff_selected_ram[0]_ER_95 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_21_s0 (
    .Q(ff_selected_q[21]),
    .D(\ff_selected_ram[0]_ER_93 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_20_s0 (
    .Q(ff_selected_q[20]),
    .D(\ff_selected_ram[0]_ER_91 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_19_s0 (
    .Q(ff_selected_q[19]),
    .D(\ff_selected_ram[0]_ER_89 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_18_s0 (
    .Q(ff_selected_q[18]),
    .D(\ff_selected_ram[0]_ER_87 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_17_s0 (
    .Q(ff_selected_q[17]),
    .D(\ff_selected_ram[0]_ER_85 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_16_s0 (
    .Q(ff_selected_q[16]),
    .D(\ff_selected_ram[0]_ER_83 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_15_s0 (
    .Q(ff_selected_q[15]),
    .D(\ff_selected_ram[0]_ER_81 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_14_s0 (
    .Q(ff_selected_q[14]),
    .D(\ff_selected_ram[0]_ER_79 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_13_s0 (
    .Q(ff_selected_q[13]),
    .D(\ff_selected_ram[0]_ER_77 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_12_s0 (
    .Q(ff_selected_q[12]),
    .D(\ff_selected_ram[0]_ER_75 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_11_s0 (
    .Q(w_plane_x[7]),
    .D(\ff_selected_ram[0]_ER_73 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_10_s0 (
    .Q(w_plane_x[6]),
    .D(\ff_selected_ram[0]_ER_71 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_9_s0 (
    .Q(w_plane_x[5]),
    .D(\ff_selected_ram[0]_ER_69 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_8_s0 (
    .Q(w_plane_x[4]),
    .D(\ff_selected_ram[0]_ER_67 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_7_s0 (
    .Q(w_plane_x[3]),
    .D(\ff_selected_ram[0]_ER_65 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_6_s0 (
    .Q(w_plane_x[2]),
    .D(\ff_selected_ram[0]_ER_63 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_5_s0 (
    .Q(w_plane_x[1]),
    .D(\ff_selected_ram[0]_ER_61 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_4_s0 (
    .Q(w_plane_x[0]),
    .D(\ff_selected_ram[0]_ER_59 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_3_s0 (
    .Q(ff_selected_q[3]),
    .D(\ff_selected_ram[0]_ER_57 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_2_s0 (
    .Q(ff_selected_q[2]),
    .D(\ff_selected_ram[0]_ER_55 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_1_s0 (
    .Q(ff_selected_q[1]),
    .D(\ff_selected_ram[0]_ER_53 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_0_s0 (
    .Q(ff_selected_q[0]),
    .D(\ff_selected_ram[0]_ER_51 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFCE ff_sprite_mode2_s0 (
    .Q(ff_sprite_mode2),
    .D(w_sprite_mode2),
    .CLK(clk85m),
    .CE(n1245_3),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_d1_s0 (
    .Q(w_ic_vram_valid),
    .D(ff_vram_valid),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFE ff_current_plane_d1_2_s0 (
    .Q(w_makeup_plane[2]),
    .D(ff_current_plane[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_current_plane_d1_1_s0 (
    .Q(w_makeup_plane[1]),
    .D(ff_current_plane[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_current_plane_d1_0_s0 (
    .Q(w_makeup_plane[0]),
    .D(ff_current_plane[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_active_d1_s0 (
    .Q(ff_active_d1),
    .D(ff_active),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1279_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_1_s1.INIT=1'b0;
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1280_10),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_0_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n1425_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_19),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n1426_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_19),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_ic_vram_address[16]),
    .D(n1432_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_ic_vram_address[15]),
    .D(n1433_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_ic_vram_address[14]),
    .D(n1434_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_ic_vram_address[13]),
    .D(n1435_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_ic_vram_address[12]),
    .D(n1436_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_ic_vram_address[11]),
    .D(n1437_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_ic_vram_address[10]),
    .D(n1438_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_ic_vram_address[9]),
    .D(n1439_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_ic_vram_address[8]),
    .D(n1440_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_ic_vram_address[7]),
    .D(n1441_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_ic_vram_address[6]),
    .D(n1442_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_ic_vram_address[5]),
    .D(n1443_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_ic_vram_address[4]),
    .D(n1444_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_ic_vram_address[3]),
    .D(n1445_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_ic_vram_address[2]),
    .D(n1446_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_ic_vram_address[1]),
    .D(n1447_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_ic_vram_address[0]),
    .D(n1448_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_vram_valid_s1 (
    .Q(ff_vram_valid),
    .D(n1449_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n1473_9),
    .CLK(clk85m),
    .CE(ff_active_8),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFCE \ff_selected_ram[0]_ER_CL_s27  (
    .Q(\ff_selected_ram[0]_ER_CL_28 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_70 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s29  (
    .Q(\ff_selected_ram[0]_ER_CL_30 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_72 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s31  (
    .Q(\ff_selected_ram[0]_ER_CL_32 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_74 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s33  (
    .Q(\ff_selected_ram[0]_ER_CL_34 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_76 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s35  (
    .Q(\ff_selected_ram[0]_ER_CL_36 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_78 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s37  (
    .Q(\ff_selected_ram[0]_ER_CL_38 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_80 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s39  (
    .Q(\ff_selected_ram[0]_ER_CL_40 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_82 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s41  (
    .Q(\ff_selected_ram[0]_ER_CL_42 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_84 ),
    .CLEAR(n36_6) 
);
  DFF \ff_selected_ram[0]_ER_init_s  (
    .Q(\ff_selected_ram[0]_ER_init_2 ),
    .D(\ff_selected_ram[0]_ER_init ),
    .CLK(clk85m) 
);
  DFFC ff_current_plane_0_s5 (
    .Q(ff_current_plane[0]),
    .D(n1427_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s5.INIT=1'b0;
  DFFP ff_current_plane_3_s5 (
    .Q(ff_current_plane[3]),
    .D(n1424_12),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
defparam ff_current_plane_3_s5.INIT=1'b1;
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_0_s  (
    .DO({\ff_selected_ram[0]_ER ,\ff_selected_ram[0]_ER_3 ,\ff_selected_ram[0]_ER_4 ,\ff_selected_ram[0]_ER_5 }),
    .DI(w_selected_y[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_1_s  (
    .DO({\ff_selected_ram[0]_ER_6 ,\ff_selected_ram[0]_ER_7 ,\ff_selected_ram[0]_ER_8 ,\ff_selected_ram[0]_ER_9 }),
    .DI(w_selected_x[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_2_s  (
    .DO({\ff_selected_ram[0]_ER_10 ,\ff_selected_ram[0]_ER_11 ,\ff_selected_ram[0]_ER_12 ,\ff_selected_ram[0]_ER_13 }),
    .DI(w_selected_x[7:4]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_3_s  (
    .DO({\ff_selected_ram[0]_ER_14 ,\ff_selected_ram[0]_ER_15 ,\ff_selected_ram[0]_ER_16 ,\ff_selected_ram[0]_ER_17 }),
    .DI(w_selected_pattern[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_4_s  (
    .DO({\ff_selected_ram[0]_ER_18 ,\ff_selected_ram[0]_ER_19 ,\ff_selected_ram[0]_ER_20 ,\ff_selected_ram[0]_ER_21 }),
    .DI(w_selected_pattern[7:4]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_5_s  (
    .DO({\ff_selected_ram[0]_ER_22 ,\ff_selected_ram[0]_ER_23 ,\ff_selected_ram[0]_ER_24 ,\ff_selected_ram[0]_ER_25 }),
    .DI({w_selected_color_3,w_selected_color_2,w_selected_color_1,w_selected_color_0}),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_6_s  (
    .DO({DO[3:1],\ff_selected_ram[0]_ER_26 }),
    .DI({GND,GND,GND,w_selected_color_7}),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  INV \ff_selected_ram[0]_ER_init_s2  (
    .O(\ff_selected_ram[0]_ER_init_27 ),
    .I(ff_reset_n2_1) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s73  (
    .O(\ff_selected_ram[0]_ER_CL_64 ),
    .I0(\ff_selected_ram[0]_ER_CL_59 ),
    .I1(\ff_selected_ram[0]_ER_CL_60 ),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s74  (
    .O(\ff_selected_ram[0]_ER_CL_66 ),
    .I0(\ff_selected_ram[0]_ER_CL_61 ),
    .I1(\ff_selected_ram[0]_ER_CL_62 ),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 \ff_selected_ram[0]_ER_CL_s64  (
    .O(\ff_selected_ram[0]_ER_init_28 ),
    .I0(\ff_selected_ram[0]_ER_CL_64 ),
    .I1(\ff_selected_ram[0]_ER_CL_66 ),
    .S0(ff_current_plane[2]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_info_collect */
module vdp_sprite_makeup_pixel (
  clk85m,
  n36_6,
  reg_display_on,
  ff_state_1_7,
  reg_sprite_magify,
  n964_35,
  n1050_20,
  n6_8,
  n1245_6,
  reg_sprite_16x16,
  ff_active_d1,
  n240_4,
  n961_40,
  ff_vram_valid_7,
  reg_color0_opaque,
  w_pattern_right,
  w_sprite_vram_rdata8,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_7,
  w_plane_x,
  w_selected_count,
  w_screen_pos_x_Z,
  w_pixel_pos_y_Z,
  ff_status_register_pointer,
  ff_state,
  w_makeup_plane,
  w_sprite_display_color_en,
  w_sprite_collision,
  n878_17,
  n1177_7,
  n878_18,
  n538_6,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_display_on;
input ff_state_1_7;
input reg_sprite_magify;
input n964_35;
input n1050_20;
input n6_8;
input n1245_6;
input reg_sprite_16x16;
input ff_active_d1;
input n240_4;
input n961_40;
input ff_vram_valid_7;
input reg_color0_opaque;
input [7:0] w_pattern_right;
input [7:0] w_sprite_vram_rdata8;
input w_color_0;
input w_color_1;
input w_color_2;
input w_color_3;
input w_color_7;
input [7:0] w_plane_x;
input [3:0] w_selected_count;
input [13:4] w_screen_pos_x_Z;
input [7:0] w_pixel_pos_y_Z;
input [3:0] ff_status_register_pointer;
input [1:0] ff_state;
input [2:0] w_makeup_plane;
output w_sprite_display_color_en;
output w_sprite_collision;
output n878_17;
output n1177_7;
output n878_18;
output n538_6;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_color_7_30;
wire w_color_7_31;
wire w_color_7_32;
wire w_color_7_33;
wire w_color_3_30;
wire w_color_3_31;
wire w_color_3_32;
wire w_color_3_33;
wire w_color_2_30;
wire w_color_2_31;
wire w_color_2_32;
wire w_color_2_33;
wire w_color_1_30;
wire w_color_1_31;
wire w_color_1_32;
wire w_color_1_33;
wire w_color_0_30;
wire w_color_0_31;
wire w_color_0_32;
wire w_color_0_33;
wire w_x_7_30;
wire w_x_7_31;
wire w_x_7_32;
wire w_x_7_33;
wire w_x_6_30;
wire w_x_6_31;
wire w_x_6_32;
wire w_x_6_33;
wire w_x_5_30;
wire w_x_5_31;
wire w_x_5_32;
wire w_x_5_33;
wire w_x_4_30;
wire w_x_4_31;
wire w_x_4_32;
wire w_x_4_33;
wire w_x_3_30;
wire w_x_3_31;
wire w_x_3_32;
wire w_x_3_33;
wire w_x_2_30;
wire w_x_2_31;
wire w_x_2_32;
wire w_x_2_33;
wire w_x_1_30;
wire w_x_1_31;
wire w_x_1_32;
wire w_x_1_33;
wire w_x_0_30;
wire w_x_0_31;
wire w_x_0_32;
wire w_x_0_33;
wire w_pattern_0_266;
wire w_pattern_0_267;
wire w_pattern_0_268;
wire w_pattern_0_269;
wire w_pattern_0_270;
wire w_pattern_0_271;
wire w_pattern_0_272;
wire w_pattern_0_273;
wire w_pattern_0_274;
wire w_pattern_0_275;
wire w_pattern_0_276;
wire w_pattern_0_277;
wire w_pattern_0_278;
wire w_pattern_0_279;
wire w_pattern_0_280;
wire w_pattern_0_281;
wire w_pattern_0_282;
wire w_pattern_0_283;
wire w_pattern_0_284;
wire w_pattern_0_285;
wire w_pattern_0_286;
wire w_pattern_0_287;
wire w_pattern_0_288;
wire w_pattern_0_289;
wire w_pattern_0_290;
wire w_pattern_0_291;
wire w_pattern_0_292;
wire w_pattern_0_293;
wire w_pattern_0_294;
wire w_pattern_0_295;
wire w_pattern_0_296;
wire w_pattern_0_297;
wire w_pattern_0_298;
wire w_pattern_0_299;
wire w_pattern_0_300;
wire w_pattern_0_301;
wire w_pattern_0_302;
wire w_pattern_0_303;
wire w_pattern_0_304;
wire w_pattern_0_305;
wire w_pattern_0_306;
wire w_pattern_0_307;
wire w_pattern_0_308;
wire w_pattern_0_309;
wire w_pattern_0_310;
wire w_pattern_0_311;
wire w_pattern_0_312;
wire w_pattern_0_313;
wire w_pattern_0_314;
wire w_pattern_0_315;
wire w_pattern_0_316;
wire w_pattern_0_317;
wire w_pattern_0_318;
wire w_pattern_0_319;
wire w_pattern_0_320;
wire w_pattern_0_321;
wire w_pattern_0_322;
wire w_pattern_0_323;
wire w_pattern_0_324;
wire w_pattern_0_325;
wire w_pattern_0_326;
wire w_pattern_0_327;
wire w_pattern_0_328;
wire w_pattern_0_329;
wire n1009_3;
wire ff_pre_pixel_color_en_8;
wire ff_sprite_collision_6;
wire ff_sprite_collision_x_8_7;
wire n1157_7;
wire n1156_7;
wire n1155_7;
wire n1154_7;
wire n1153_7;
wire n1152_7;
wire n1151_7;
wire n1150_7;
wire n1149_7;
wire n1147_7;
wire n1146_7;
wire n1145_8;
wire n1144_7;
wire n1142_7;
wire n1141_7;
wire n1140_7;
wire n891_7;
wire n889_7;
wire n1009_4;
wire n1009_5;
wire n1009_6;
wire n223_5;
wire n215_5;
wire n733_5;
wire ff_sprite_collision_7;
wire ff_sprite_collision_8;
wire n1151_8;
wire n1143_8;
wire n890_8;
wire n1009_7;
wire n1009_8;
wire n1009_9;
wire n1009_10;
wire n1009_11;
wire n1009_12;
wire ff_sprite_collision_9;
wire ff_sprite_collision_10;
wire n1009_13;
wire n1009_14;
wire n1150_10;
wire n538_8;
wire n890_10;
wire n1141_10;
wire n1139_9;
wire n1143_10;
wire n733_7;
wire n538_10;
wire n215_7;
wire n223_8;
wire n741_6;
wire n546_6;
wire n231_6;
wire n239_7;
wire n749_6;
wire n554_6;
wire n247_6;
wire n255_7;
wire n757_6;
wire n562_6;
wire n263_6;
wire n271_7;
wire n765_6;
wire n570_6;
wire n279_6;
wire n287_7;
wire n773_6;
wire n578_6;
wire n295_6;
wire n303_7;
wire n781_6;
wire n586_6;
wire n311_6;
wire n319_7;
wire n789_6;
wire n594_6;
wire n327_6;
wire n335_7;
wire n1041_9;
wire n1042_9;
wire n1043_9;
wire n1044_9;
wire n1045_9;
wire n1238_9;
wire n1239_9;
wire n1240_9;
wire n1241_9;
wire n1242_9;
wire ff_pixel_color_en_10;
wire n892_10;
wire ff_current_plane_3_10;
wire ff_active;
wire ff_color_en;
wire ff_pre_pixel_color_en;
wire ff_pixel_color_en;
wire w_offset_x_0_3;
wire w_offset_x_1_3;
wire w_offset_x_2_3;
wire w_offset_x_3_3;
wire w_offset_x_4_3;
wire w_offset_x_5_3;
wire w_offset_x_6_3;
wire w_offset_x_7_3;
wire n965_9;
wire n919_1_SUM;
wire n919_3;
wire n920_1_SUM;
wire n920_3;
wire n921_1_SUM;
wire n921_3;
wire n922_1_SUM;
wire n923_2;
wire w_color_7_35;
wire w_color_7_37;
wire w_color_3_35;
wire w_color_3_37;
wire w_color_2_35;
wire w_color_2_37;
wire w_color_1_35;
wire w_color_1_37;
wire w_color_0_35;
wire w_color_0_37;
wire w_x_7_35;
wire w_x_7_37;
wire w_x_6_35;
wire w_x_6_37;
wire w_x_5_35;
wire w_x_5_37;
wire w_x_4_35;
wire w_x_4_37;
wire w_x_3_35;
wire w_x_3_37;
wire w_x_2_35;
wire w_x_2_37;
wire w_x_1_35;
wire w_x_1_37;
wire w_x_0_35;
wire w_x_0_37;
wire w_pattern_0_331;
wire w_pattern_0_333;
wire w_pattern_0_335;
wire w_pattern_0_337;
wire w_pattern_0_339;
wire w_pattern_0_341;
wire w_pattern_0_343;
wire w_pattern_0_345;
wire w_pattern_0_347;
wire w_pattern_0_349;
wire w_pattern_0_351;
wire w_pattern_0_353;
wire w_pattern_0_355;
wire w_pattern_0_357;
wire w_pattern_0_359;
wire w_pattern_0_361;
wire w_pattern_0_363;
wire w_pattern_0_365;
wire w_pattern_0_367;
wire w_pattern_0_369;
wire w_pattern_0_371;
wire w_pattern_0_373;
wire w_pattern_0_375;
wire w_pattern_0_377;
wire w_pattern_0_379;
wire w_pattern_0_381;
wire w_pattern_0_383;
wire w_pattern_0_385;
wire w_pattern_0_387;
wire w_pattern_0_389;
wire w_pattern_0_391;
wire w_pattern_0_393;
wire w_pattern_0_395;
wire w_pattern_0_397;
wire w_pattern_0_399;
wire w_pattern_0_401;
wire w_pattern_0_403;
wire w_pattern_0_405;
wire w_pattern_0_407;
wire w_pattern_0_409;
wire w_pattern_0_411;
wire w_pattern_0_413;
wire w_pattern_0_415;
wire w_pattern_0_417;
wire w_pattern_0_419;
wire w_pattern_0_421;
wire w_pattern_0_423;
wire w_pattern_0_425;
wire w_pattern_0_427;
wire w_pattern_0_429;
wire w_pattern_0_431;
wire w_pattern_0_433;
wire w_pattern_0_435;
wire w_pattern_0_437;
wire w_pattern_0_439;
wire w_pattern_0_441;
wire w_pattern_0_443;
wire w_pattern_0_445;
wire w_pattern_0_447;
wire w_pattern_0_449;
wire [1:0] w_bit_sel;
wire [15:0] ff_pattern0;
wire [15:0] ff_pattern1;
wire [15:0] ff_pattern2;
wire [15:0] ff_pattern3;
wire [15:0] ff_pattern4;
wire [15:0] ff_pattern5;
wire [15:0] ff_pattern6;
wire [15:0] ff_pattern7;
wire [7:0] ff_color0;
wire [7:0] ff_color1;
wire [7:0] ff_color2;
wire [7:0] ff_color3;
wire [7:0] ff_color4;
wire [7:0] ff_color5;
wire [7:0] ff_color6;
wire [7:0] ff_color7;
wire [7:0] ff_x0;
wire [7:0] ff_x1;
wire [7:0] ff_x2;
wire [7:0] ff_x3;
wire [7:0] ff_x4;
wire [7:0] ff_x5;
wire [7:0] ff_x6;
wire [7:0] ff_x7;
wire [3:0] ff_planes;
wire [3:0] ff_color;
wire [4:0] ff_pixel_color_d0;
wire [4:0] ff_pixel_color_d1;
wire [4:0] ff_pixel_color_d2;
wire [4:0] ff_pixel_color_d3;
wire [4:0] ff_pixel_color_d4;
wire [4:0] ff_pixel_color_d5;
wire [3:0] ff_current_plane;
wire [3:0] ff_pre_pixel_color;
wire [3:0] ff_pixel_color;
wire [8:0] w_offset_x;
wire [7:0] w_color_4;
wire [7:0] w_x;
wire VCC;
wire GND;
  LUT3 w_color_7_s32 (
    .F(w_color_7_30),
    .I0(ff_color0[7]),
    .I1(ff_color1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s32.INIT=8'hCA;
  LUT3 w_color_7_s33 (
    .F(w_color_7_31),
    .I0(ff_color2[7]),
    .I1(ff_color3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s33.INIT=8'hCA;
  LUT3 w_color_7_s34 (
    .F(w_color_7_32),
    .I0(ff_color4[7]),
    .I1(ff_color5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s34.INIT=8'hCA;
  LUT3 w_color_7_s35 (
    .F(w_color_7_33),
    .I0(ff_color6[7]),
    .I1(ff_color7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s35.INIT=8'hCA;
  LUT3 w_color_3_s32 (
    .F(w_color_3_30),
    .I0(ff_color0[3]),
    .I1(ff_color1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s32.INIT=8'hCA;
  LUT3 w_color_3_s33 (
    .F(w_color_3_31),
    .I0(ff_color2[3]),
    .I1(ff_color3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s33.INIT=8'hCA;
  LUT3 w_color_3_s34 (
    .F(w_color_3_32),
    .I0(ff_color4[3]),
    .I1(ff_color5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s34.INIT=8'hCA;
  LUT3 w_color_3_s35 (
    .F(w_color_3_33),
    .I0(ff_color6[3]),
    .I1(ff_color7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s35.INIT=8'hCA;
  LUT3 w_color_2_s32 (
    .F(w_color_2_30),
    .I0(ff_color0[2]),
    .I1(ff_color1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s32.INIT=8'hCA;
  LUT3 w_color_2_s33 (
    .F(w_color_2_31),
    .I0(ff_color2[2]),
    .I1(ff_color3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s33.INIT=8'hCA;
  LUT3 w_color_2_s34 (
    .F(w_color_2_32),
    .I0(ff_color4[2]),
    .I1(ff_color5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s34.INIT=8'hCA;
  LUT3 w_color_2_s35 (
    .F(w_color_2_33),
    .I0(ff_color6[2]),
    .I1(ff_color7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s35.INIT=8'hCA;
  LUT3 w_color_1_s32 (
    .F(w_color_1_30),
    .I0(ff_color0[1]),
    .I1(ff_color1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s32.INIT=8'hCA;
  LUT3 w_color_1_s33 (
    .F(w_color_1_31),
    .I0(ff_color2[1]),
    .I1(ff_color3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s33.INIT=8'hCA;
  LUT3 w_color_1_s34 (
    .F(w_color_1_32),
    .I0(ff_color4[1]),
    .I1(ff_color5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s34.INIT=8'hCA;
  LUT3 w_color_1_s35 (
    .F(w_color_1_33),
    .I0(ff_color6[1]),
    .I1(ff_color7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s35.INIT=8'hCA;
  LUT3 w_color_0_s32 (
    .F(w_color_0_30),
    .I0(ff_color0[0]),
    .I1(ff_color1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s32.INIT=8'hCA;
  LUT3 w_color_0_s33 (
    .F(w_color_0_31),
    .I0(ff_color2[0]),
    .I1(ff_color3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s33.INIT=8'hCA;
  LUT3 w_color_0_s34 (
    .F(w_color_0_32),
    .I0(ff_color4[0]),
    .I1(ff_color5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s34.INIT=8'hCA;
  LUT3 w_color_0_s35 (
    .F(w_color_0_33),
    .I0(ff_color6[0]),
    .I1(ff_color7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s35.INIT=8'hCA;
  LUT3 w_x_7_s32 (
    .F(w_x_7_30),
    .I0(ff_x0[7]),
    .I1(ff_x1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s32.INIT=8'hCA;
  LUT3 w_x_7_s33 (
    .F(w_x_7_31),
    .I0(ff_x2[7]),
    .I1(ff_x3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s33.INIT=8'hCA;
  LUT3 w_x_7_s34 (
    .F(w_x_7_32),
    .I0(ff_x4[7]),
    .I1(ff_x5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s34.INIT=8'hCA;
  LUT3 w_x_7_s35 (
    .F(w_x_7_33),
    .I0(ff_x6[7]),
    .I1(ff_x7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s35.INIT=8'hCA;
  LUT3 w_x_6_s32 (
    .F(w_x_6_30),
    .I0(ff_x0[6]),
    .I1(ff_x1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s32.INIT=8'hCA;
  LUT3 w_x_6_s33 (
    .F(w_x_6_31),
    .I0(ff_x2[6]),
    .I1(ff_x3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s33.INIT=8'hCA;
  LUT3 w_x_6_s34 (
    .F(w_x_6_32),
    .I0(ff_x4[6]),
    .I1(ff_x5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s34.INIT=8'hCA;
  LUT3 w_x_6_s35 (
    .F(w_x_6_33),
    .I0(ff_x6[6]),
    .I1(ff_x7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s35.INIT=8'hCA;
  LUT3 w_x_5_s32 (
    .F(w_x_5_30),
    .I0(ff_x0[5]),
    .I1(ff_x1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s32.INIT=8'hCA;
  LUT3 w_x_5_s33 (
    .F(w_x_5_31),
    .I0(ff_x2[5]),
    .I1(ff_x3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s33.INIT=8'hCA;
  LUT3 w_x_5_s34 (
    .F(w_x_5_32),
    .I0(ff_x4[5]),
    .I1(ff_x5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s34.INIT=8'hCA;
  LUT3 w_x_5_s35 (
    .F(w_x_5_33),
    .I0(ff_x6[5]),
    .I1(ff_x7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s35.INIT=8'hCA;
  LUT3 w_x_4_s32 (
    .F(w_x_4_30),
    .I0(ff_x0[4]),
    .I1(ff_x1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s32.INIT=8'hCA;
  LUT3 w_x_4_s33 (
    .F(w_x_4_31),
    .I0(ff_x2[4]),
    .I1(ff_x3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s33.INIT=8'hCA;
  LUT3 w_x_4_s34 (
    .F(w_x_4_32),
    .I0(ff_x4[4]),
    .I1(ff_x5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s34.INIT=8'hCA;
  LUT3 w_x_4_s35 (
    .F(w_x_4_33),
    .I0(ff_x6[4]),
    .I1(ff_x7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s35.INIT=8'hCA;
  LUT3 w_x_3_s32 (
    .F(w_x_3_30),
    .I0(ff_x0[3]),
    .I1(ff_x1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s32.INIT=8'hCA;
  LUT3 w_x_3_s33 (
    .F(w_x_3_31),
    .I0(ff_x2[3]),
    .I1(ff_x3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s33.INIT=8'hCA;
  LUT3 w_x_3_s34 (
    .F(w_x_3_32),
    .I0(ff_x4[3]),
    .I1(ff_x5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s34.INIT=8'hCA;
  LUT3 w_x_3_s35 (
    .F(w_x_3_33),
    .I0(ff_x6[3]),
    .I1(ff_x7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s35.INIT=8'hCA;
  LUT3 w_x_2_s32 (
    .F(w_x_2_30),
    .I0(ff_x0[2]),
    .I1(ff_x1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s32.INIT=8'hCA;
  LUT3 w_x_2_s33 (
    .F(w_x_2_31),
    .I0(ff_x2[2]),
    .I1(ff_x3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s33.INIT=8'hCA;
  LUT3 w_x_2_s34 (
    .F(w_x_2_32),
    .I0(ff_x4[2]),
    .I1(ff_x5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s34.INIT=8'hCA;
  LUT3 w_x_2_s35 (
    .F(w_x_2_33),
    .I0(ff_x6[2]),
    .I1(ff_x7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s35.INIT=8'hCA;
  LUT3 w_x_1_s32 (
    .F(w_x_1_30),
    .I0(ff_x0[1]),
    .I1(ff_x1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s32.INIT=8'hCA;
  LUT3 w_x_1_s33 (
    .F(w_x_1_31),
    .I0(ff_x2[1]),
    .I1(ff_x3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s33.INIT=8'hCA;
  LUT3 w_x_1_s34 (
    .F(w_x_1_32),
    .I0(ff_x4[1]),
    .I1(ff_x5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s34.INIT=8'hCA;
  LUT3 w_x_1_s35 (
    .F(w_x_1_33),
    .I0(ff_x6[1]),
    .I1(ff_x7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s35.INIT=8'hCA;
  LUT3 w_x_0_s32 (
    .F(w_x_0_30),
    .I0(ff_x0[0]),
    .I1(ff_x1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s32.INIT=8'hCA;
  LUT3 w_x_0_s33 (
    .F(w_x_0_31),
    .I0(ff_x2[0]),
    .I1(ff_x3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s33.INIT=8'hCA;
  LUT3 w_x_0_s34 (
    .F(w_x_0_32),
    .I0(ff_x4[0]),
    .I1(ff_x5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s34.INIT=8'hCA;
  LUT3 w_x_0_s35 (
    .F(w_x_0_33),
    .I0(ff_x6[0]),
    .I1(ff_x7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s35.INIT=8'hCA;
  LUT3 w_pattern_0_s443 (
    .F(w_pattern_0_266),
    .I0(ff_pattern0[0]),
    .I1(ff_pattern1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s443.INIT=8'hCA;
  LUT3 w_pattern_0_s444 (
    .F(w_pattern_0_267),
    .I0(ff_pattern2[0]),
    .I1(ff_pattern3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s444.INIT=8'hCA;
  LUT3 w_pattern_0_s445 (
    .F(w_pattern_0_268),
    .I0(ff_pattern4[0]),
    .I1(ff_pattern5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s445.INIT=8'hCA;
  LUT3 w_pattern_0_s446 (
    .F(w_pattern_0_269),
    .I0(ff_pattern6[0]),
    .I1(ff_pattern7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s446.INIT=8'hCA;
  LUT3 w_pattern_0_s447 (
    .F(w_pattern_0_270),
    .I0(ff_pattern0[1]),
    .I1(ff_pattern1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s447.INIT=8'hCA;
  LUT3 w_pattern_0_s448 (
    .F(w_pattern_0_271),
    .I0(ff_pattern2[1]),
    .I1(ff_pattern3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s448.INIT=8'hCA;
  LUT3 w_pattern_0_s449 (
    .F(w_pattern_0_272),
    .I0(ff_pattern4[1]),
    .I1(ff_pattern5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s449.INIT=8'hCA;
  LUT3 w_pattern_0_s450 (
    .F(w_pattern_0_273),
    .I0(ff_pattern6[1]),
    .I1(ff_pattern7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s450.INIT=8'hCA;
  LUT3 w_pattern_0_s451 (
    .F(w_pattern_0_274),
    .I0(ff_pattern0[2]),
    .I1(ff_pattern1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s451.INIT=8'hCA;
  LUT3 w_pattern_0_s452 (
    .F(w_pattern_0_275),
    .I0(ff_pattern2[2]),
    .I1(ff_pattern3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s452.INIT=8'hCA;
  LUT3 w_pattern_0_s453 (
    .F(w_pattern_0_276),
    .I0(ff_pattern4[2]),
    .I1(ff_pattern5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s453.INIT=8'hCA;
  LUT3 w_pattern_0_s454 (
    .F(w_pattern_0_277),
    .I0(ff_pattern6[2]),
    .I1(ff_pattern7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s454.INIT=8'hCA;
  LUT3 w_pattern_0_s455 (
    .F(w_pattern_0_278),
    .I0(ff_pattern0[3]),
    .I1(ff_pattern1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s455.INIT=8'hCA;
  LUT3 w_pattern_0_s456 (
    .F(w_pattern_0_279),
    .I0(ff_pattern2[3]),
    .I1(ff_pattern3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s456.INIT=8'hCA;
  LUT3 w_pattern_0_s457 (
    .F(w_pattern_0_280),
    .I0(ff_pattern4[3]),
    .I1(ff_pattern5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s457.INIT=8'hCA;
  LUT3 w_pattern_0_s458 (
    .F(w_pattern_0_281),
    .I0(ff_pattern6[3]),
    .I1(ff_pattern7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s458.INIT=8'hCA;
  LUT3 w_pattern_0_s459 (
    .F(w_pattern_0_282),
    .I0(ff_pattern0[4]),
    .I1(ff_pattern1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s459.INIT=8'hCA;
  LUT3 w_pattern_0_s460 (
    .F(w_pattern_0_283),
    .I0(ff_pattern2[4]),
    .I1(ff_pattern3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s460.INIT=8'hCA;
  LUT3 w_pattern_0_s461 (
    .F(w_pattern_0_284),
    .I0(ff_pattern4[4]),
    .I1(ff_pattern5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s461.INIT=8'hCA;
  LUT3 w_pattern_0_s462 (
    .F(w_pattern_0_285),
    .I0(ff_pattern6[4]),
    .I1(ff_pattern7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s462.INIT=8'hCA;
  LUT3 w_pattern_0_s463 (
    .F(w_pattern_0_286),
    .I0(ff_pattern0[5]),
    .I1(ff_pattern1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s463.INIT=8'hCA;
  LUT3 w_pattern_0_s464 (
    .F(w_pattern_0_287),
    .I0(ff_pattern2[5]),
    .I1(ff_pattern3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s464.INIT=8'hCA;
  LUT3 w_pattern_0_s465 (
    .F(w_pattern_0_288),
    .I0(ff_pattern4[5]),
    .I1(ff_pattern5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s465.INIT=8'hCA;
  LUT3 w_pattern_0_s466 (
    .F(w_pattern_0_289),
    .I0(ff_pattern6[5]),
    .I1(ff_pattern7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s466.INIT=8'hCA;
  LUT3 w_pattern_0_s467 (
    .F(w_pattern_0_290),
    .I0(ff_pattern0[6]),
    .I1(ff_pattern1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s467.INIT=8'hCA;
  LUT3 w_pattern_0_s468 (
    .F(w_pattern_0_291),
    .I0(ff_pattern2[6]),
    .I1(ff_pattern3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s468.INIT=8'hCA;
  LUT3 w_pattern_0_s469 (
    .F(w_pattern_0_292),
    .I0(ff_pattern4[6]),
    .I1(ff_pattern5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s469.INIT=8'hCA;
  LUT3 w_pattern_0_s470 (
    .F(w_pattern_0_293),
    .I0(ff_pattern6[6]),
    .I1(ff_pattern7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s470.INIT=8'hCA;
  LUT3 w_pattern_0_s471 (
    .F(w_pattern_0_294),
    .I0(ff_pattern0[7]),
    .I1(ff_pattern1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s471.INIT=8'hCA;
  LUT3 w_pattern_0_s472 (
    .F(w_pattern_0_295),
    .I0(ff_pattern2[7]),
    .I1(ff_pattern3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s472.INIT=8'hCA;
  LUT3 w_pattern_0_s473 (
    .F(w_pattern_0_296),
    .I0(ff_pattern4[7]),
    .I1(ff_pattern5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s473.INIT=8'hCA;
  LUT3 w_pattern_0_s474 (
    .F(w_pattern_0_297),
    .I0(ff_pattern6[7]),
    .I1(ff_pattern7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s474.INIT=8'hCA;
  LUT3 w_pattern_0_s475 (
    .F(w_pattern_0_298),
    .I0(ff_pattern0[8]),
    .I1(ff_pattern1[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s475.INIT=8'hCA;
  LUT3 w_pattern_0_s476 (
    .F(w_pattern_0_299),
    .I0(ff_pattern2[8]),
    .I1(ff_pattern3[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s476.INIT=8'hCA;
  LUT3 w_pattern_0_s477 (
    .F(w_pattern_0_300),
    .I0(ff_pattern4[8]),
    .I1(ff_pattern5[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s477.INIT=8'hCA;
  LUT3 w_pattern_0_s478 (
    .F(w_pattern_0_301),
    .I0(ff_pattern6[8]),
    .I1(ff_pattern7[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s478.INIT=8'hCA;
  LUT3 w_pattern_0_s479 (
    .F(w_pattern_0_302),
    .I0(ff_pattern0[9]),
    .I1(ff_pattern1[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s479.INIT=8'hCA;
  LUT3 w_pattern_0_s480 (
    .F(w_pattern_0_303),
    .I0(ff_pattern2[9]),
    .I1(ff_pattern3[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s480.INIT=8'hCA;
  LUT3 w_pattern_0_s481 (
    .F(w_pattern_0_304),
    .I0(ff_pattern4[9]),
    .I1(ff_pattern5[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s481.INIT=8'hCA;
  LUT3 w_pattern_0_s482 (
    .F(w_pattern_0_305),
    .I0(ff_pattern6[9]),
    .I1(ff_pattern7[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s482.INIT=8'hCA;
  LUT3 w_pattern_0_s483 (
    .F(w_pattern_0_306),
    .I0(ff_pattern0[10]),
    .I1(ff_pattern1[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s483.INIT=8'hCA;
  LUT3 w_pattern_0_s484 (
    .F(w_pattern_0_307),
    .I0(ff_pattern2[10]),
    .I1(ff_pattern3[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s484.INIT=8'hCA;
  LUT3 w_pattern_0_s485 (
    .F(w_pattern_0_308),
    .I0(ff_pattern4[10]),
    .I1(ff_pattern5[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s485.INIT=8'hCA;
  LUT3 w_pattern_0_s486 (
    .F(w_pattern_0_309),
    .I0(ff_pattern6[10]),
    .I1(ff_pattern7[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s486.INIT=8'hCA;
  LUT3 w_pattern_0_s487 (
    .F(w_pattern_0_310),
    .I0(ff_pattern0[11]),
    .I1(ff_pattern1[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s487.INIT=8'hCA;
  LUT3 w_pattern_0_s488 (
    .F(w_pattern_0_311),
    .I0(ff_pattern2[11]),
    .I1(ff_pattern3[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s488.INIT=8'hCA;
  LUT3 w_pattern_0_s489 (
    .F(w_pattern_0_312),
    .I0(ff_pattern4[11]),
    .I1(ff_pattern5[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s489.INIT=8'hCA;
  LUT3 w_pattern_0_s490 (
    .F(w_pattern_0_313),
    .I0(ff_pattern6[11]),
    .I1(ff_pattern7[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s490.INIT=8'hCA;
  LUT3 w_pattern_0_s491 (
    .F(w_pattern_0_314),
    .I0(ff_pattern0[12]),
    .I1(ff_pattern1[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s491.INIT=8'hCA;
  LUT3 w_pattern_0_s492 (
    .F(w_pattern_0_315),
    .I0(ff_pattern2[12]),
    .I1(ff_pattern3[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s492.INIT=8'hCA;
  LUT3 w_pattern_0_s493 (
    .F(w_pattern_0_316),
    .I0(ff_pattern4[12]),
    .I1(ff_pattern5[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s493.INIT=8'hCA;
  LUT3 w_pattern_0_s494 (
    .F(w_pattern_0_317),
    .I0(ff_pattern6[12]),
    .I1(ff_pattern7[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s494.INIT=8'hCA;
  LUT3 w_pattern_0_s495 (
    .F(w_pattern_0_318),
    .I0(ff_pattern0[13]),
    .I1(ff_pattern1[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s495.INIT=8'hCA;
  LUT3 w_pattern_0_s496 (
    .F(w_pattern_0_319),
    .I0(ff_pattern2[13]),
    .I1(ff_pattern3[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s496.INIT=8'hCA;
  LUT3 w_pattern_0_s497 (
    .F(w_pattern_0_320),
    .I0(ff_pattern4[13]),
    .I1(ff_pattern5[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s497.INIT=8'hCA;
  LUT3 w_pattern_0_s498 (
    .F(w_pattern_0_321),
    .I0(ff_pattern6[13]),
    .I1(ff_pattern7[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s498.INIT=8'hCA;
  LUT3 w_pattern_0_s499 (
    .F(w_pattern_0_322),
    .I0(ff_pattern0[14]),
    .I1(ff_pattern1[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s499.INIT=8'hCA;
  LUT3 w_pattern_0_s500 (
    .F(w_pattern_0_323),
    .I0(ff_pattern2[14]),
    .I1(ff_pattern3[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s500.INIT=8'hCA;
  LUT3 w_pattern_0_s501 (
    .F(w_pattern_0_324),
    .I0(ff_pattern4[14]),
    .I1(ff_pattern5[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s501.INIT=8'hCA;
  LUT3 w_pattern_0_s502 (
    .F(w_pattern_0_325),
    .I0(ff_pattern6[14]),
    .I1(ff_pattern7[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s502.INIT=8'hCA;
  LUT3 w_pattern_0_s503 (
    .F(w_pattern_0_326),
    .I0(ff_pattern0[15]),
    .I1(ff_pattern1[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s503.INIT=8'hCA;
  LUT3 w_pattern_0_s504 (
    .F(w_pattern_0_327),
    .I0(ff_pattern2[15]),
    .I1(ff_pattern3[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s504.INIT=8'hCA;
  LUT3 w_pattern_0_s505 (
    .F(w_pattern_0_328),
    .I0(ff_pattern4[15]),
    .I1(ff_pattern5[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s505.INIT=8'hCA;
  LUT3 w_pattern_0_s506 (
    .F(w_pattern_0_329),
    .I0(ff_pattern6[15]),
    .I1(ff_pattern7[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s506.INIT=8'hCA;
  LUT3 n878_s14 (
    .F(n878_17),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18) 
);
defparam n878_s14.INIT=8'h80;
  LUT3 w_bit_sel_1_s0 (
    .F(w_bit_sel[1]),
    .I0(w_offset_x[1]),
    .I1(w_offset_x[2]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_1_s0.INIT=8'hCA;
  LUT3 w_bit_sel_0_s0 (
    .F(w_bit_sel[0]),
    .I0(w_offset_x[0]),
    .I1(w_offset_x[1]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_0_s0.INIT=8'hCA;
  LUT3 n1009_s0 (
    .F(n1009_3),
    .I0(n1009_4),
    .I1(n1009_5),
    .I2(n1009_6) 
);
defparam n1009_s0.INIT=8'h40;
  LUT2 ff_pre_pixel_color_en_s3 (
    .F(ff_pre_pixel_color_en_8),
    .I0(ff_pixel_color_en_10),
    .I1(ff_pre_pixel_color_en) 
);
defparam ff_pre_pixel_color_en_s3.INIT=4'hB;
  LUT3 ff_sprite_collision_s3 (
    .F(ff_sprite_collision_6),
    .I0(ff_sprite_collision_7),
    .I1(ff_sprite_collision_8),
    .I2(n1177_7) 
);
defparam ff_sprite_collision_s3.INIT=8'h4F;
  LUT3 ff_sprite_collision_x_8_s4 (
    .F(ff_sprite_collision_x_8_7),
    .I0(ff_sprite_collision_8),
    .I1(ff_sprite_collision_7),
    .I2(n1177_7) 
);
defparam ff_sprite_collision_x_8_s4.INIT=8'hE0;
  LUT2 n1157_s2 (
    .F(n1157_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[0]) 
);
defparam n1157_s2.INIT=4'h4;
  LUT2 n1156_s2 (
    .F(n1156_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[1]) 
);
defparam n1156_s2.INIT=4'h4;
  LUT2 n1155_s2 (
    .F(n1155_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[2]) 
);
defparam n1155_s2.INIT=4'h4;
  LUT2 n1154_s2 (
    .F(n1154_7),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(ff_sprite_collision_7) 
);
defparam n1154_s2.INIT=4'h1;
  LUT3 n1153_s2 (
    .F(n1153_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(w_pixel_pos_y_Z[4]) 
);
defparam n1153_s2.INIT=8'h14;
  LUT4 n1152_s2 (
    .F(n1152_7),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(ff_sprite_collision_7),
    .I3(w_pixel_pos_y_Z[5]) 
);
defparam n1152_s2.INIT=16'h0708;
  LUT3 n1151_s2 (
    .F(n1151_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n1151_8) 
);
defparam n1151_s2.INIT=8'h14;
  LUT3 n1150_s2 (
    .F(n1150_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n1150_10) 
);
defparam n1150_s2.INIT=8'h14;
  LUT3 n1149_s2 (
    .F(n1149_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n1150_10) 
);
defparam n1149_s2.INIT=8'h40;
  LUT2 n1147_s2 (
    .F(n1147_7),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[4]) 
);
defparam n1147_s2.INIT=4'h4;
  LUT2 n1146_s2 (
    .F(n1146_7),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[5]) 
);
defparam n1146_s2.INIT=4'h4;
  LUT2 n1145_s3 (
    .F(n1145_8),
    .I0(w_screen_pos_x_Z[6]),
    .I1(ff_sprite_collision_7) 
);
defparam n1145_s3.INIT=4'h1;
  LUT3 n1144_s2 (
    .F(n1144_7),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[7]),
    .I2(w_screen_pos_x_Z[6]) 
);
defparam n1144_s2.INIT=8'h41;
  LUT4 n1142_s2 (
    .F(n1142_7),
    .I0(n1143_8),
    .I1(w_screen_pos_x_Z[8]),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[9]) 
);
defparam n1142_s2.INIT=16'h0B04;
  LUT3 n1141_s2 (
    .F(n1141_7),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[10]),
    .I2(n1141_10) 
);
defparam n1141_s2.INIT=8'h14;
  LUT4 n1140_s2 (
    .F(n1140_7),
    .I0(w_screen_pos_x_Z[10]),
    .I1(n1141_10),
    .I2(ff_sprite_collision_7),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n1140_s2.INIT=16'h0708;
  LUT3 n891_s2 (
    .F(n891_7),
    .I0(ff_state_1_7),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[0]) 
);
defparam n891_s2.INIT=8'h14;
  LUT4 n889_s2 (
    .F(n889_7),
    .I0(ff_current_plane[2]),
    .I1(n890_8),
    .I2(ff_state_1_7),
    .I3(ff_current_plane[3]) 
);
defparam n889_s2.INIT=16'h0708;
  LUT4 n1177_s2 (
    .F(n1177_7),
    .I0(ff_status_register_pointer[2]),
    .I1(ff_status_register_pointer[3]),
    .I2(n964_35),
    .I3(n1050_20) 
);
defparam n1177_s2.INIT=16'hEFFF;
  LUT4 n878_s15 (
    .F(n878_18),
    .I0(w_screen_pos_x_Z[7]),
    .I1(ff_state_1_7),
    .I2(n6_8),
    .I3(n1245_6) 
);
defparam n878_s15.INIT=16'h8000;
  LUT4 n1009_s1 (
    .F(n1009_4),
    .I0(n1009_7),
    .I1(n1009_8),
    .I2(w_offset_x[8]),
    .I3(n965_9) 
);
defparam n1009_s1.INIT=16'hF53F;
  LUT3 n1009_s2 (
    .F(n1009_5),
    .I0(n1009_9),
    .I1(n1009_10),
    .I2(n1009_11) 
);
defparam n1009_s2.INIT=8'hAC;
  LUT4 n1009_s3 (
    .F(n1009_6),
    .I0(reg_sprite_magify),
    .I1(reg_sprite_16x16),
    .I2(w_offset_x[4]),
    .I3(n1009_12) 
);
defparam n1009_s3.INIT=16'h8F00;
  LUT4 n223_s2 (
    .F(n223_5),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_active_d1),
    .I3(n240_4) 
);
defparam n223_s2.INIT=16'h4000;
  LUT4 n215_s2 (
    .F(n215_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active_d1),
    .I3(n240_4) 
);
defparam n215_s2.INIT=16'h4000;
  LUT4 n733_s2 (
    .F(n733_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active_d1),
    .I3(n240_4) 
);
defparam n733_s2.INIT=16'h1000;
  LUT4 ff_sprite_collision_s4 (
    .F(ff_sprite_collision_7),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer[0]),
    .I2(n961_40),
    .I3(n1050_20) 
);
defparam ff_sprite_collision_s4.INIT=16'h4000;
  LUT4 ff_sprite_collision_s5 (
    .F(ff_sprite_collision_8),
    .I0(ff_sprite_collision_9),
    .I1(ff_pre_pixel_color[0]),
    .I2(n240_4),
    .I3(ff_sprite_collision_10) 
);
defparam ff_sprite_collision_s5.INIT=16'h0D00;
  LUT3 n1151_s3 (
    .F(n1151_8),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(w_pixel_pos_y_Z[5]) 
);
defparam n1151_s3.INIT=8'h80;
  LUT2 n1143_s3 (
    .F(n1143_8),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_screen_pos_x_Z[7]) 
);
defparam n1143_s3.INIT=4'h1;
  LUT2 n890_s3 (
    .F(n890_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]) 
);
defparam n890_s3.INIT=4'h8;
  LUT4 n1009_s4 (
    .F(n1009_7),
    .I0(w_offset_x[5]),
    .I1(w_color_4[7]),
    .I2(w_offset_x[6]),
    .I3(w_offset_x[7]) 
);
defparam n1009_s4.INIT=16'h0001;
  LUT4 n1009_s5 (
    .F(n1009_8),
    .I0(w_offset_x[5]),
    .I1(w_color_4[7]),
    .I2(w_offset_x[6]),
    .I3(w_offset_x[7]) 
);
defparam n1009_s5.INIT=16'h8000;
  LUT3 n1009_s6 (
    .F(n1009_9),
    .I0(w_pattern_0_449),
    .I1(w_pattern_0_447),
    .I2(n1009_13) 
);
defparam n1009_s6.INIT=8'hAC;
  LUT3 n1009_s7 (
    .F(n1009_10),
    .I0(w_pattern_0_445),
    .I1(w_pattern_0_443),
    .I2(n1009_13) 
);
defparam n1009_s7.INIT=8'hAC;
  LUT3 n1009_s8 (
    .F(n1009_11),
    .I0(w_offset_x[3]),
    .I1(w_offset_x[4]),
    .I2(reg_sprite_magify) 
);
defparam n1009_s8.INIT=8'hCA;
  LUT4 n1009_s9 (
    .F(n1009_12),
    .I0(n1009_14),
    .I1(ff_active),
    .I2(ff_vram_valid_7),
    .I3(n923_2) 
);
defparam n1009_s9.INIT=16'h4000;
  LUT2 n538_s3 (
    .F(n538_6),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n538_s3.INIT=4'h8;
  LUT4 ff_sprite_collision_s6 (
    .F(ff_sprite_collision_9),
    .I0(ff_pre_pixel_color[1]),
    .I1(ff_pre_pixel_color[2]),
    .I2(ff_pre_pixel_color[3]),
    .I3(reg_color0_opaque) 
);
defparam ff_sprite_collision_s6.INIT=16'h0001;
  LUT2 ff_sprite_collision_s7 (
    .F(ff_sprite_collision_10),
    .I0(w_sprite_collision),
    .I1(ff_pre_pixel_color_en) 
);
defparam ff_sprite_collision_s7.INIT=4'h4;
  LUT3 n1009_s10 (
    .F(n1009_13),
    .I0(w_offset_x[2]),
    .I1(w_offset_x[3]),
    .I2(reg_sprite_magify) 
);
defparam n1009_s10.INIT=8'hCA;
  LUT3 n1009_s11 (
    .F(n1009_14),
    .I0(reg_sprite_16x16),
    .I1(reg_sprite_magify),
    .I2(w_offset_x[3]) 
);
defparam n1009_s11.INIT=8'h10;
  LUT4 n1150_s4 (
    .F(n1150_10),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(w_pixel_pos_y_Z[4]),
    .I3(w_pixel_pos_y_Z[5]) 
);
defparam n1150_s4.INIT=16'h8000;
  LUT4 n538_s4 (
    .F(n538_8),
    .I0(ff_active_d1),
    .I1(n240_4),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n538_s4.INIT=16'h8000;
  LUT4 n890_s4 (
    .F(n890_10),
    .I0(ff_state_1_7),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane[0]) 
);
defparam n890_s4.INIT=16'h1444;
  LUT4 n1141_s4 (
    .F(n1141_10),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_screen_pos_x_Z[7]),
    .I2(w_screen_pos_x_Z[9]),
    .I3(w_screen_pos_x_Z[8]) 
);
defparam n1141_s4.INIT=16'hE000;
  LUT4 n1139_s3 (
    .F(n1139_9),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[6]),
    .I2(w_screen_pos_x_Z[7]),
    .I3(n6_8) 
);
defparam n1139_s3.INIT=16'h5400;
  LUT4 n1143_s4 (
    .F(n1143_10),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z[8]),
    .I2(w_screen_pos_x_Z[6]),
    .I3(w_screen_pos_x_Z[7]) 
);
defparam n1143_s4.INIT=16'h1114;
  LUT4 n733_s3 (
    .F(n733_7),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n733_s3.INIT=16'h8000;
  LUT4 n538_s5 (
    .F(n538_10),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n538_s5.INIT=16'h8000;
  LUT4 n215_s3 (
    .F(n215_7),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n215_s3.INIT=16'h8000;
  LUT4 n223_s4 (
    .F(n223_8),
    .I0(n223_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n223_s4.INIT=16'h8000;
  LUT4 n741_s2 (
    .F(n741_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n741_s2.INIT=16'h4000;
  LUT4 n546_s2 (
    .F(n546_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n546_s2.INIT=16'h4000;
  LUT4 n231_s2 (
    .F(n231_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n231_s2.INIT=16'h4000;
  LUT4 n239_s3 (
    .F(n239_7),
    .I0(n223_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n239_s3.INIT=16'h2000;
  LUT4 n749_s2 (
    .F(n749_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n749_s2.INIT=16'h4000;
  LUT4 n554_s2 (
    .F(n554_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n554_s2.INIT=16'h4000;
  LUT4 n247_s2 (
    .F(n247_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n247_s2.INIT=16'h4000;
  LUT4 n255_s3 (
    .F(n255_7),
    .I0(n223_5),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(w_makeup_plane[2]) 
);
defparam n255_s3.INIT=16'h2000;
  LUT4 n757_s2 (
    .F(n757_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n757_s2.INIT=16'h1000;
  LUT4 n562_s2 (
    .F(n562_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n562_s2.INIT=16'h1000;
  LUT4 n263_s2 (
    .F(n263_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n263_s2.INIT=16'h1000;
  LUT4 n271_s3 (
    .F(n271_7),
    .I0(n223_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n271_s3.INIT=16'h0200;
  LUT4 n765_s2 (
    .F(n765_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n733_5) 
);
defparam n765_s2.INIT=16'h4000;
  LUT4 n570_s2 (
    .F(n570_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n538_8) 
);
defparam n570_s2.INIT=16'h4000;
  LUT4 n279_s2 (
    .F(n279_6),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n215_5) 
);
defparam n279_s2.INIT=16'h4000;
  LUT4 n287_s3 (
    .F(n287_7),
    .I0(n223_5),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[0]) 
);
defparam n287_s3.INIT=16'h2000;
  LUT4 n773_s2 (
    .F(n773_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n733_5) 
);
defparam n773_s2.INIT=16'h1000;
  LUT4 n578_s2 (
    .F(n578_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n538_8) 
);
defparam n578_s2.INIT=16'h1000;
  LUT4 n295_s2 (
    .F(n295_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n215_5) 
);
defparam n295_s2.INIT=16'h1000;
  LUT4 n303_s3 (
    .F(n303_7),
    .I0(n223_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(w_makeup_plane[1]) 
);
defparam n303_s3.INIT=16'h0200;
  LUT4 n781_s2 (
    .F(n781_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n733_5) 
);
defparam n781_s2.INIT=16'h1000;
  LUT4 n586_s2 (
    .F(n586_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n538_8) 
);
defparam n586_s2.INIT=16'h1000;
  LUT4 n311_s2 (
    .F(n311_6),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n215_5) 
);
defparam n311_s2.INIT=16'h1000;
  LUT4 n319_s3 (
    .F(n319_7),
    .I0(n223_5),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(w_makeup_plane[0]) 
);
defparam n319_s3.INIT=16'h0200;
  LUT4 n789_s2 (
    .F(n789_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n789_s2.INIT=16'h0100;
  LUT4 n594_s2 (
    .F(n594_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n594_s2.INIT=16'h0100;
  LUT4 n327_s2 (
    .F(n327_6),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n327_s2.INIT=16'h0100;
  LUT4 n335_s3 (
    .F(n335_7),
    .I0(n223_5),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[1]),
    .I3(w_makeup_plane[2]) 
);
defparam n335_s3.INIT=16'h0002;
  LUT4 n1041_s3 (
    .F(n1041_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_color_en) 
);
defparam n1041_s3.INIT=16'h7F00;
  LUT4 n1042_s3 (
    .F(n1042_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_color[3]) 
);
defparam n1042_s3.INIT=16'h7F00;
  LUT4 n1043_s3 (
    .F(n1043_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_color[2]) 
);
defparam n1043_s3.INIT=16'h7F00;
  LUT4 n1044_s3 (
    .F(n1044_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_color[1]) 
);
defparam n1044_s3.INIT=16'h7F00;
  LUT4 n1045_s3 (
    .F(n1045_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_color[0]) 
);
defparam n1045_s3.INIT=16'h7F00;
  LUT4 n1238_s3 (
    .F(n1238_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_pre_pixel_color_en) 
);
defparam n1238_s3.INIT=16'h7F00;
  LUT4 n1239_s3 (
    .F(n1239_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_pre_pixel_color[3]) 
);
defparam n1239_s3.INIT=16'h7F00;
  LUT4 n1240_s3 (
    .F(n1240_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_pre_pixel_color[2]) 
);
defparam n1240_s3.INIT=16'h7F00;
  LUT4 n1241_s3 (
    .F(n1241_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_pre_pixel_color[1]) 
);
defparam n1241_s3.INIT=16'h7F00;
  LUT4 n1242_s3 (
    .F(n1242_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(ff_pre_pixel_color[0]) 
);
defparam n1242_s3.INIT=16'h7F00;
  LUT4 ff_pixel_color_en_s4 (
    .F(ff_pixel_color_en_10),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18),
    .I3(n240_4) 
);
defparam ff_pixel_color_en_s4.INIT=16'hFF80;
  LUT4 n892_s4 (
    .F(n892_10),
    .I0(ff_active),
    .I1(n923_2),
    .I2(ff_state_1_7),
    .I3(ff_current_plane[0]) 
);
defparam n892_s4.INIT=16'h0708;
  LUT3 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_10),
    .I0(ff_active),
    .I1(n923_2),
    .I2(ff_state_1_7) 
);
defparam ff_current_plane_3_s4.INIT=8'hF8;
  DFFCE ff_pattern0_14_s0 (
    .Q(ff_pattern0[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_13_s0 (
    .Q(ff_pattern0[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_12_s0 (
    .Q(ff_pattern0[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_11_s0 (
    .Q(ff_pattern0[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_10_s0 (
    .Q(ff_pattern0[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_9_s0 (
    .Q(ff_pattern0[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_8_s0 (
    .Q(ff_pattern0[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n335_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_15_s0 (
    .Q(ff_pattern1[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_14_s0 (
    .Q(ff_pattern1[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_13_s0 (
    .Q(ff_pattern1[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_12_s0 (
    .Q(ff_pattern1[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_11_s0 (
    .Q(ff_pattern1[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_10_s0 (
    .Q(ff_pattern1[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_9_s0 (
    .Q(ff_pattern1[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_8_s0 (
    .Q(ff_pattern1[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n311_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n319_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_15_s0 (
    .Q(ff_pattern2[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_14_s0 (
    .Q(ff_pattern2[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_13_s0 (
    .Q(ff_pattern2[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_12_s0 (
    .Q(ff_pattern2[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_11_s0 (
    .Q(ff_pattern2[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_10_s0 (
    .Q(ff_pattern2[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_9_s0 (
    .Q(ff_pattern2[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_8_s0 (
    .Q(ff_pattern2[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n295_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n303_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_15_s0 (
    .Q(ff_pattern3[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_14_s0 (
    .Q(ff_pattern3[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_13_s0 (
    .Q(ff_pattern3[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_12_s0 (
    .Q(ff_pattern3[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_11_s0 (
    .Q(ff_pattern3[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_10_s0 (
    .Q(ff_pattern3[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_9_s0 (
    .Q(ff_pattern3[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_8_s0 (
    .Q(ff_pattern3[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n279_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n287_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_15_s0 (
    .Q(ff_pattern4[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_14_s0 (
    .Q(ff_pattern4[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_13_s0 (
    .Q(ff_pattern4[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_12_s0 (
    .Q(ff_pattern4[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_11_s0 (
    .Q(ff_pattern4[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_10_s0 (
    .Q(ff_pattern4[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_9_s0 (
    .Q(ff_pattern4[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_8_s0 (
    .Q(ff_pattern4[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n263_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n271_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_15_s0 (
    .Q(ff_pattern5[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_14_s0 (
    .Q(ff_pattern5[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_13_s0 (
    .Q(ff_pattern5[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_12_s0 (
    .Q(ff_pattern5[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_11_s0 (
    .Q(ff_pattern5[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_10_s0 (
    .Q(ff_pattern5[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_9_s0 (
    .Q(ff_pattern5[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_8_s0 (
    .Q(ff_pattern5[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n247_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n255_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_15_s0 (
    .Q(ff_pattern6[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_14_s0 (
    .Q(ff_pattern6[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_13_s0 (
    .Q(ff_pattern6[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_12_s0 (
    .Q(ff_pattern6[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_11_s0 (
    .Q(ff_pattern6[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_10_s0 (
    .Q(ff_pattern6[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_9_s0 (
    .Q(ff_pattern6[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_8_s0 (
    .Q(ff_pattern6[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n231_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n239_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_15_s0 (
    .Q(ff_pattern7[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_14_s0 (
    .Q(ff_pattern7[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_13_s0 (
    .Q(ff_pattern7[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_12_s0 (
    .Q(ff_pattern7[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_11_s0 (
    .Q(ff_pattern7[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_10_s0 (
    .Q(ff_pattern7[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_9_s0 (
    .Q(ff_pattern7[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_8_s0 (
    .Q(ff_pattern7[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n215_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n223_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_7_s0 (
    .Q(ff_color0[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_3_s0 (
    .Q(ff_color0[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_2_s0 (
    .Q(ff_color0[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_1_s0 (
    .Q(ff_color0[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_0_s0 (
    .Q(ff_color0[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n594_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_7_s0 (
    .Q(ff_color1[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_3_s0 (
    .Q(ff_color1[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_2_s0 (
    .Q(ff_color1[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_1_s0 (
    .Q(ff_color1[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_0_s0 (
    .Q(ff_color1[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n586_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_7_s0 (
    .Q(ff_color2[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_3_s0 (
    .Q(ff_color2[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_2_s0 (
    .Q(ff_color2[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_1_s0 (
    .Q(ff_color2[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_0_s0 (
    .Q(ff_color2[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n578_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_7_s0 (
    .Q(ff_color3[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_3_s0 (
    .Q(ff_color3[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_2_s0 (
    .Q(ff_color3[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_1_s0 (
    .Q(ff_color3[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_0_s0 (
    .Q(ff_color3[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n570_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_7_s0 (
    .Q(ff_color4[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_3_s0 (
    .Q(ff_color4[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_2_s0 (
    .Q(ff_color4[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_1_s0 (
    .Q(ff_color4[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_0_s0 (
    .Q(ff_color4[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n562_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_7_s0 (
    .Q(ff_color5[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_3_s0 (
    .Q(ff_color5[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_2_s0 (
    .Q(ff_color5[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_1_s0 (
    .Q(ff_color5[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_0_s0 (
    .Q(ff_color5[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n554_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_7_s0 (
    .Q(ff_color6[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_3_s0 (
    .Q(ff_color6[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_2_s0 (
    .Q(ff_color6[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_1_s0 (
    .Q(ff_color6[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_0_s0 (
    .Q(ff_color6[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n546_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_7_s0 (
    .Q(ff_color7[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n538_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_3_s0 (
    .Q(ff_color7[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n538_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_2_s0 (
    .Q(ff_color7[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n538_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_1_s0 (
    .Q(ff_color7[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n538_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_0_s0 (
    .Q(ff_color7[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n538_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_7_s0 (
    .Q(ff_x0[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_6_s0 (
    .Q(ff_x0[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_5_s0 (
    .Q(ff_x0[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_4_s0 (
    .Q(ff_x0[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_3_s0 (
    .Q(ff_x0[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_2_s0 (
    .Q(ff_x0[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_1_s0 (
    .Q(ff_x0[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_0_s0 (
    .Q(ff_x0[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n789_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_7_s0 (
    .Q(ff_x1[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_6_s0 (
    .Q(ff_x1[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_5_s0 (
    .Q(ff_x1[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_4_s0 (
    .Q(ff_x1[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_3_s0 (
    .Q(ff_x1[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_2_s0 (
    .Q(ff_x1[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_1_s0 (
    .Q(ff_x1[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_0_s0 (
    .Q(ff_x1[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n781_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_7_s0 (
    .Q(ff_x2[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_6_s0 (
    .Q(ff_x2[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_5_s0 (
    .Q(ff_x2[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_4_s0 (
    .Q(ff_x2[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_3_s0 (
    .Q(ff_x2[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_2_s0 (
    .Q(ff_x2[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_1_s0 (
    .Q(ff_x2[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_0_s0 (
    .Q(ff_x2[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n773_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_7_s0 (
    .Q(ff_x3[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_6_s0 (
    .Q(ff_x3[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_5_s0 (
    .Q(ff_x3[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_4_s0 (
    .Q(ff_x3[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_3_s0 (
    .Q(ff_x3[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_2_s0 (
    .Q(ff_x3[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_1_s0 (
    .Q(ff_x3[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_0_s0 (
    .Q(ff_x3[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n765_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_7_s0 (
    .Q(ff_x4[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_6_s0 (
    .Q(ff_x4[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_5_s0 (
    .Q(ff_x4[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_4_s0 (
    .Q(ff_x4[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_3_s0 (
    .Q(ff_x4[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_2_s0 (
    .Q(ff_x4[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_1_s0 (
    .Q(ff_x4[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_0_s0 (
    .Q(ff_x4[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n757_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_7_s0 (
    .Q(ff_x5[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_6_s0 (
    .Q(ff_x5[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_5_s0 (
    .Q(ff_x5[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_4_s0 (
    .Q(ff_x5[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_3_s0 (
    .Q(ff_x5[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_2_s0 (
    .Q(ff_x5[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_1_s0 (
    .Q(ff_x5[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_0_s0 (
    .Q(ff_x5[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n749_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_7_s0 (
    .Q(ff_x6[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_6_s0 (
    .Q(ff_x6[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_5_s0 (
    .Q(ff_x6[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_4_s0 (
    .Q(ff_x6[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_3_s0 (
    .Q(ff_x6[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_2_s0 (
    .Q(ff_x6[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_1_s0 (
    .Q(ff_x6[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_0_s0 (
    .Q(ff_x6[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n741_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_7_s0 (
    .Q(ff_x7[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_6_s0 (
    .Q(ff_x7[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_5_s0 (
    .Q(ff_x7[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_4_s0 (
    .Q(ff_x7[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_3_s0 (
    .Q(ff_x7[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_2_s0 (
    .Q(ff_x7[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_1_s0 (
    .Q(ff_x7[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_0_s0 (
    .Q(ff_x7[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n733_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_active_s0 (
    .Q(ff_active),
    .D(reg_display_on),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_3_s0 (
    .Q(ff_planes[3]),
    .D(w_selected_count[3]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_2_s0 (
    .Q(ff_planes[2]),
    .D(w_selected_count[2]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_1_s0 (
    .Q(ff_planes[1]),
    .D(w_selected_count[1]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_0_s0 (
    .Q(ff_planes[0]),
    .D(w_selected_count[0]),
    .CLK(clk85m),
    .CE(n878_17),
    .CLEAR(n36_6) 
);
  DFFC ff_color_en_s0 (
    .Q(ff_color_en),
    .D(n1009_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(w_color_4[3]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(w_color_4[2]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(w_color_4[1]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(w_color_4[0]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_8_s0 (
    .Q(w_sprite_collision_x[8]),
    .D(n1139_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_7_s0 (
    .Q(w_sprite_collision_x[7]),
    .D(n1140_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_6_s0 (
    .Q(w_sprite_collision_x[6]),
    .D(n1141_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_5_s0 (
    .Q(w_sprite_collision_x[5]),
    .D(n1142_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_4_s0 (
    .Q(w_sprite_collision_x[4]),
    .D(n1143_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_3_s0 (
    .Q(w_sprite_collision_x[3]),
    .D(n1144_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_2_s0 (
    .Q(w_sprite_collision_x[2]),
    .D(n1145_8),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_1_s0 (
    .Q(w_sprite_collision_x[1]),
    .D(n1146_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_0_s0 (
    .Q(w_sprite_collision_x[0]),
    .D(n1147_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_8_s0 (
    .Q(w_sprite_collision_y[8]),
    .D(n1149_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_7_s0 (
    .Q(w_sprite_collision_y[7]),
    .D(n1150_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_6_s0 (
    .Q(w_sprite_collision_y[6]),
    .D(n1151_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_5_s0 (
    .Q(w_sprite_collision_y[5]),
    .D(n1152_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_4_s0 (
    .Q(w_sprite_collision_y[4]),
    .D(n1153_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_3_s0 (
    .Q(w_sprite_collision_y[3]),
    .D(n1154_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_2_s0 (
    .Q(w_sprite_collision_y[2]),
    .D(n1155_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_1_s0 (
    .Q(w_sprite_collision_y[1]),
    .D(n1156_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_0_s0 (
    .Q(w_sprite_collision_y[0]),
    .D(n1157_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_4_s0 (
    .Q(ff_pixel_color_d0[4]),
    .D(ff_pixel_color_en),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_3_s0 (
    .Q(ff_pixel_color_d0[3]),
    .D(ff_pixel_color[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_2_s0 (
    .Q(ff_pixel_color_d0[2]),
    .D(ff_pixel_color[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_1_s0 (
    .Q(ff_pixel_color_d0[1]),
    .D(ff_pixel_color[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_0_s0 (
    .Q(ff_pixel_color_d0[0]),
    .D(ff_pixel_color[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_4_s0 (
    .Q(ff_pixel_color_d1[4]),
    .D(ff_pixel_color_d0[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_3_s0 (
    .Q(ff_pixel_color_d1[3]),
    .D(ff_pixel_color_d0[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_2_s0 (
    .Q(ff_pixel_color_d1[2]),
    .D(ff_pixel_color_d0[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_1_s0 (
    .Q(ff_pixel_color_d1[1]),
    .D(ff_pixel_color_d0[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_0_s0 (
    .Q(ff_pixel_color_d1[0]),
    .D(ff_pixel_color_d0[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_4_s0 (
    .Q(ff_pixel_color_d2[4]),
    .D(ff_pixel_color_d1[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_3_s0 (
    .Q(ff_pixel_color_d2[3]),
    .D(ff_pixel_color_d1[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_2_s0 (
    .Q(ff_pixel_color_d2[2]),
    .D(ff_pixel_color_d1[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_1_s0 (
    .Q(ff_pixel_color_d2[1]),
    .D(ff_pixel_color_d1[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_0_s0 (
    .Q(ff_pixel_color_d2[0]),
    .D(ff_pixel_color_d1[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_4_s0 (
    .Q(ff_pixel_color_d3[4]),
    .D(ff_pixel_color_d2[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_3_s0 (
    .Q(ff_pixel_color_d3[3]),
    .D(ff_pixel_color_d2[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_2_s0 (
    .Q(ff_pixel_color_d3[2]),
    .D(ff_pixel_color_d2[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_1_s0 (
    .Q(ff_pixel_color_d3[1]),
    .D(ff_pixel_color_d2[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_0_s0 (
    .Q(ff_pixel_color_d3[0]),
    .D(ff_pixel_color_d2[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_4_s0 (
    .Q(ff_pixel_color_d4[4]),
    .D(ff_pixel_color_d3[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_3_s0 (
    .Q(ff_pixel_color_d4[3]),
    .D(ff_pixel_color_d3[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_2_s0 (
    .Q(ff_pixel_color_d4[2]),
    .D(ff_pixel_color_d3[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_1_s0 (
    .Q(ff_pixel_color_d4[1]),
    .D(ff_pixel_color_d3[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_0_s0 (
    .Q(ff_pixel_color_d4[0]),
    .D(ff_pixel_color_d3[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_4_s0 (
    .Q(ff_pixel_color_d5[4]),
    .D(ff_pixel_color_d4[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_3_s0 (
    .Q(ff_pixel_color_d5[3]),
    .D(ff_pixel_color_d4[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_2_s0 (
    .Q(ff_pixel_color_d5[2]),
    .D(ff_pixel_color_d4[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_1_s0 (
    .Q(ff_pixel_color_d5[1]),
    .D(ff_pixel_color_d4[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_0_s0 (
    .Q(ff_pixel_color_d5[0]),
    .D(ff_pixel_color_d4[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_4_s0 (
    .Q(w_sprite_display_color_en),
    .D(ff_pixel_color_d5[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_3_s0 (
    .Q(w_sprite_display_color[3]),
    .D(ff_pixel_color_d5[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_2_s0 (
    .Q(w_sprite_display_color[2]),
    .D(ff_pixel_color_d5[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_1_s0 (
    .Q(w_sprite_display_color[1]),
    .D(ff_pixel_color_d5[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_0_s0 (
    .Q(w_sprite_display_color[0]),
    .D(ff_pixel_color_d5[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_15_s0 (
    .Q(ff_pattern0[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n327_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n889_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_3_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n890_10),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n891_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_en_s1 (
    .Q(ff_pre_pixel_color_en),
    .D(n1041_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_en_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_3_s1 (
    .Q(ff_pre_pixel_color[3]),
    .D(n1042_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_3_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_2_s1 (
    .Q(ff_pre_pixel_color[2]),
    .D(n1043_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_2_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_1_s1 (
    .Q(ff_pre_pixel_color[1]),
    .D(n1044_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_0_s1 (
    .Q(ff_pre_pixel_color[0]),
    .D(n1045_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_0_s1.INIT=1'b0;
  DFFCE ff_sprite_collision_s1 (
    .Q(w_sprite_collision),
    .D(n1177_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_6),
    .CLEAR(n36_6) 
);
defparam ff_sprite_collision_s1.INIT=1'b0;
  DFFCE ff_pixel_color_en_s1 (
    .Q(ff_pixel_color_en),
    .D(n1238_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_10),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_en_s1.INIT=1'b0;
  DFFCE ff_pixel_color_3_s1 (
    .Q(ff_pixel_color[3]),
    .D(n1239_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_10),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_3_s1.INIT=1'b0;
  DFFCE ff_pixel_color_2_s1 (
    .Q(ff_pixel_color[2]),
    .D(n1240_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_10),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_2_s1.INIT=1'b0;
  DFFCE ff_pixel_color_1_s1 (
    .Q(ff_pixel_color[1]),
    .D(n1241_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_10),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_1_s1.INIT=1'b0;
  DFFCE ff_pixel_color_0_s1 (
    .Q(ff_pixel_color[0]),
    .D(n1242_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_10),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_0_s1.INIT=1'b0;
  DFFC ff_current_plane_0_s3 (
    .Q(ff_current_plane[0]),
    .D(n892_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s3.INIT=1'b0;
  ALU w_offset_x_0_s (
    .SUM(w_offset_x[0]),
    .COUT(w_offset_x_0_3),
    .I0(w_screen_pos_x_Z[4]),
    .I1(w_x[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_x_0_s.ALU_MODE=1;
  ALU w_offset_x_1_s (
    .SUM(w_offset_x[1]),
    .COUT(w_offset_x_1_3),
    .I0(w_screen_pos_x_Z[5]),
    .I1(w_x[1]),
    .I3(GND),
    .CIN(w_offset_x_0_3) 
);
defparam w_offset_x_1_s.ALU_MODE=1;
  ALU w_offset_x_2_s (
    .SUM(w_offset_x[2]),
    .COUT(w_offset_x_2_3),
    .I0(w_screen_pos_x_Z[6]),
    .I1(w_x[2]),
    .I3(GND),
    .CIN(w_offset_x_1_3) 
);
defparam w_offset_x_2_s.ALU_MODE=1;
  ALU w_offset_x_3_s (
    .SUM(w_offset_x[3]),
    .COUT(w_offset_x_3_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(w_x[3]),
    .I3(GND),
    .CIN(w_offset_x_2_3) 
);
defparam w_offset_x_3_s.ALU_MODE=1;
  ALU w_offset_x_4_s (
    .SUM(w_offset_x[4]),
    .COUT(w_offset_x_4_3),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_x[4]),
    .I3(GND),
    .CIN(w_offset_x_3_3) 
);
defparam w_offset_x_4_s.ALU_MODE=1;
  ALU w_offset_x_5_s (
    .SUM(w_offset_x[5]),
    .COUT(w_offset_x_5_3),
    .I0(w_screen_pos_x_Z[9]),
    .I1(w_x[5]),
    .I3(GND),
    .CIN(w_offset_x_4_3) 
);
defparam w_offset_x_5_s.ALU_MODE=1;
  ALU w_offset_x_6_s (
    .SUM(w_offset_x[6]),
    .COUT(w_offset_x_6_3),
    .I0(w_screen_pos_x_Z[10]),
    .I1(w_x[6]),
    .I3(GND),
    .CIN(w_offset_x_5_3) 
);
defparam w_offset_x_6_s.ALU_MODE=1;
  ALU w_offset_x_7_s (
    .SUM(w_offset_x[7]),
    .COUT(w_offset_x_7_3),
    .I0(w_screen_pos_x_Z[11]),
    .I1(w_x[7]),
    .I3(GND),
    .CIN(w_offset_x_6_3) 
);
defparam w_offset_x_7_s.ALU_MODE=1;
  ALU w_offset_x_8_s (
    .SUM(w_offset_x[8]),
    .COUT(n965_9),
    .I0(w_screen_pos_x_Z[12]),
    .I1(GND),
    .I3(GND),
    .CIN(w_offset_x_7_3) 
);
defparam w_offset_x_8_s.ALU_MODE=1;
  ALU n919_s0 (
    .SUM(n919_1_SUM),
    .COUT(n919_3),
    .I0(ff_current_plane[0]),
    .I1(ff_planes[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n919_s0.ALU_MODE=3;
  ALU n920_s0 (
    .SUM(n920_1_SUM),
    .COUT(n920_3),
    .I0(ff_current_plane[1]),
    .I1(ff_planes[1]),
    .I3(GND),
    .CIN(n919_3) 
);
defparam n920_s0.ALU_MODE=3;
  ALU n921_s0 (
    .SUM(n921_1_SUM),
    .COUT(n921_3),
    .I0(ff_current_plane[2]),
    .I1(ff_planes[2]),
    .I3(GND),
    .CIN(n920_3) 
);
defparam n921_s0.ALU_MODE=3;
  ALU n922_s0 (
    .SUM(n922_1_SUM),
    .COUT(n923_2),
    .I0(ff_current_plane[3]),
    .I1(ff_planes[3]),
    .I3(GND),
    .CIN(n921_3) 
);
defparam n922_s0.ALU_MODE=3;
  MUX2_LUT5 w_color_7_s30 (
    .O(w_color_7_35),
    .I0(w_color_7_30),
    .I1(w_color_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_7_s31 (
    .O(w_color_7_37),
    .I0(w_color_7_32),
    .I1(w_color_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s30 (
    .O(w_color_3_35),
    .I0(w_color_3_30),
    .I1(w_color_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s31 (
    .O(w_color_3_37),
    .I0(w_color_3_32),
    .I1(w_color_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s30 (
    .O(w_color_2_35),
    .I0(w_color_2_30),
    .I1(w_color_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s31 (
    .O(w_color_2_37),
    .I0(w_color_2_32),
    .I1(w_color_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s30 (
    .O(w_color_1_35),
    .I0(w_color_1_30),
    .I1(w_color_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s31 (
    .O(w_color_1_37),
    .I0(w_color_1_32),
    .I1(w_color_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s30 (
    .O(w_color_0_35),
    .I0(w_color_0_30),
    .I1(w_color_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s31 (
    .O(w_color_0_37),
    .I0(w_color_0_32),
    .I1(w_color_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s30 (
    .O(w_x_7_35),
    .I0(w_x_7_30),
    .I1(w_x_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s31 (
    .O(w_x_7_37),
    .I0(w_x_7_32),
    .I1(w_x_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s30 (
    .O(w_x_6_35),
    .I0(w_x_6_30),
    .I1(w_x_6_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s31 (
    .O(w_x_6_37),
    .I0(w_x_6_32),
    .I1(w_x_6_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s30 (
    .O(w_x_5_35),
    .I0(w_x_5_30),
    .I1(w_x_5_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s31 (
    .O(w_x_5_37),
    .I0(w_x_5_32),
    .I1(w_x_5_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s30 (
    .O(w_x_4_35),
    .I0(w_x_4_30),
    .I1(w_x_4_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s31 (
    .O(w_x_4_37),
    .I0(w_x_4_32),
    .I1(w_x_4_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s30 (
    .O(w_x_3_35),
    .I0(w_x_3_30),
    .I1(w_x_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s31 (
    .O(w_x_3_37),
    .I0(w_x_3_32),
    .I1(w_x_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s30 (
    .O(w_x_2_35),
    .I0(w_x_2_30),
    .I1(w_x_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s31 (
    .O(w_x_2_37),
    .I0(w_x_2_32),
    .I1(w_x_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s30 (
    .O(w_x_1_35),
    .I0(w_x_1_30),
    .I1(w_x_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s31 (
    .O(w_x_1_37),
    .I0(w_x_1_32),
    .I1(w_x_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s30 (
    .O(w_x_0_35),
    .I0(w_x_0_30),
    .I1(w_x_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s31 (
    .O(w_x_0_37),
    .I0(w_x_0_32),
    .I1(w_x_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s411 (
    .O(w_pattern_0_331),
    .I0(w_pattern_0_266),
    .I1(w_pattern_0_267),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s412 (
    .O(w_pattern_0_333),
    .I0(w_pattern_0_268),
    .I1(w_pattern_0_269),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s413 (
    .O(w_pattern_0_335),
    .I0(w_pattern_0_270),
    .I1(w_pattern_0_271),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s414 (
    .O(w_pattern_0_337),
    .I0(w_pattern_0_272),
    .I1(w_pattern_0_273),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s415 (
    .O(w_pattern_0_339),
    .I0(w_pattern_0_274),
    .I1(w_pattern_0_275),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s416 (
    .O(w_pattern_0_341),
    .I0(w_pattern_0_276),
    .I1(w_pattern_0_277),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s417 (
    .O(w_pattern_0_343),
    .I0(w_pattern_0_278),
    .I1(w_pattern_0_279),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s418 (
    .O(w_pattern_0_345),
    .I0(w_pattern_0_280),
    .I1(w_pattern_0_281),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s419 (
    .O(w_pattern_0_347),
    .I0(w_pattern_0_282),
    .I1(w_pattern_0_283),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s420 (
    .O(w_pattern_0_349),
    .I0(w_pattern_0_284),
    .I1(w_pattern_0_285),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s421 (
    .O(w_pattern_0_351),
    .I0(w_pattern_0_286),
    .I1(w_pattern_0_287),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s422 (
    .O(w_pattern_0_353),
    .I0(w_pattern_0_288),
    .I1(w_pattern_0_289),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s423 (
    .O(w_pattern_0_355),
    .I0(w_pattern_0_290),
    .I1(w_pattern_0_291),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s424 (
    .O(w_pattern_0_357),
    .I0(w_pattern_0_292),
    .I1(w_pattern_0_293),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s425 (
    .O(w_pattern_0_359),
    .I0(w_pattern_0_294),
    .I1(w_pattern_0_295),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s426 (
    .O(w_pattern_0_361),
    .I0(w_pattern_0_296),
    .I1(w_pattern_0_297),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s427 (
    .O(w_pattern_0_363),
    .I0(w_pattern_0_298),
    .I1(w_pattern_0_299),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s428 (
    .O(w_pattern_0_365),
    .I0(w_pattern_0_300),
    .I1(w_pattern_0_301),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s429 (
    .O(w_pattern_0_367),
    .I0(w_pattern_0_302),
    .I1(w_pattern_0_303),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s430 (
    .O(w_pattern_0_369),
    .I0(w_pattern_0_304),
    .I1(w_pattern_0_305),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s431 (
    .O(w_pattern_0_371),
    .I0(w_pattern_0_306),
    .I1(w_pattern_0_307),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s432 (
    .O(w_pattern_0_373),
    .I0(w_pattern_0_308),
    .I1(w_pattern_0_309),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s433 (
    .O(w_pattern_0_375),
    .I0(w_pattern_0_310),
    .I1(w_pattern_0_311),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s434 (
    .O(w_pattern_0_377),
    .I0(w_pattern_0_312),
    .I1(w_pattern_0_313),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s435 (
    .O(w_pattern_0_379),
    .I0(w_pattern_0_314),
    .I1(w_pattern_0_315),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s436 (
    .O(w_pattern_0_381),
    .I0(w_pattern_0_316),
    .I1(w_pattern_0_317),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s437 (
    .O(w_pattern_0_383),
    .I0(w_pattern_0_318),
    .I1(w_pattern_0_319),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s438 (
    .O(w_pattern_0_385),
    .I0(w_pattern_0_320),
    .I1(w_pattern_0_321),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s439 (
    .O(w_pattern_0_387),
    .I0(w_pattern_0_322),
    .I1(w_pattern_0_323),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s440 (
    .O(w_pattern_0_389),
    .I0(w_pattern_0_324),
    .I1(w_pattern_0_325),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s441 (
    .O(w_pattern_0_391),
    .I0(w_pattern_0_326),
    .I1(w_pattern_0_327),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s442 (
    .O(w_pattern_0_393),
    .I0(w_pattern_0_328),
    .I1(w_pattern_0_329),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 w_color_7_s29 (
    .O(w_color_4[7]),
    .I0(w_color_7_35),
    .I1(w_color_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_3_s29 (
    .O(w_color_4[3]),
    .I0(w_color_3_35),
    .I1(w_color_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_2_s29 (
    .O(w_color_4[2]),
    .I0(w_color_2_35),
    .I1(w_color_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_1_s29 (
    .O(w_color_4[1]),
    .I0(w_color_1_35),
    .I1(w_color_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_0_s29 (
    .O(w_color_4[0]),
    .I0(w_color_0_35),
    .I1(w_color_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_7_s29 (
    .O(w_x[7]),
    .I0(w_x_7_35),
    .I1(w_x_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_6_s29 (
    .O(w_x[6]),
    .I0(w_x_6_35),
    .I1(w_x_6_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_5_s29 (
    .O(w_x[5]),
    .I0(w_x_5_35),
    .I1(w_x_5_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_4_s29 (
    .O(w_x[4]),
    .I0(w_x_4_35),
    .I1(w_x_4_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_3_s29 (
    .O(w_x[3]),
    .I0(w_x_3_35),
    .I1(w_x_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_2_s29 (
    .O(w_x[2]),
    .I0(w_x_2_35),
    .I1(w_x_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_1_s29 (
    .O(w_x[1]),
    .I0(w_x_1_35),
    .I1(w_x_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_0_s29 (
    .O(w_x[0]),
    .I0(w_x_0_35),
    .I1(w_x_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s395 (
    .O(w_pattern_0_395),
    .I0(w_pattern_0_331),
    .I1(w_pattern_0_333),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s396 (
    .O(w_pattern_0_397),
    .I0(w_pattern_0_335),
    .I1(w_pattern_0_337),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s397 (
    .O(w_pattern_0_399),
    .I0(w_pattern_0_339),
    .I1(w_pattern_0_341),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s398 (
    .O(w_pattern_0_401),
    .I0(w_pattern_0_343),
    .I1(w_pattern_0_345),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s399 (
    .O(w_pattern_0_403),
    .I0(w_pattern_0_347),
    .I1(w_pattern_0_349),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s400 (
    .O(w_pattern_0_405),
    .I0(w_pattern_0_351),
    .I1(w_pattern_0_353),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s401 (
    .O(w_pattern_0_407),
    .I0(w_pattern_0_355),
    .I1(w_pattern_0_357),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s402 (
    .O(w_pattern_0_409),
    .I0(w_pattern_0_359),
    .I1(w_pattern_0_361),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s403 (
    .O(w_pattern_0_411),
    .I0(w_pattern_0_363),
    .I1(w_pattern_0_365),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s404 (
    .O(w_pattern_0_413),
    .I0(w_pattern_0_367),
    .I1(w_pattern_0_369),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s405 (
    .O(w_pattern_0_415),
    .I0(w_pattern_0_371),
    .I1(w_pattern_0_373),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s406 (
    .O(w_pattern_0_417),
    .I0(w_pattern_0_375),
    .I1(w_pattern_0_377),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s407 (
    .O(w_pattern_0_419),
    .I0(w_pattern_0_379),
    .I1(w_pattern_0_381),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s408 (
    .O(w_pattern_0_421),
    .I0(w_pattern_0_383),
    .I1(w_pattern_0_385),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s409 (
    .O(w_pattern_0_423),
    .I0(w_pattern_0_387),
    .I1(w_pattern_0_389),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s410 (
    .O(w_pattern_0_425),
    .I0(w_pattern_0_391),
    .I1(w_pattern_0_393),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT7 w_pattern_0_s387 (
    .O(w_pattern_0_427),
    .I0(w_pattern_0_395),
    .I1(w_pattern_0_397),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s388 (
    .O(w_pattern_0_429),
    .I0(w_pattern_0_399),
    .I1(w_pattern_0_401),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s389 (
    .O(w_pattern_0_431),
    .I0(w_pattern_0_403),
    .I1(w_pattern_0_405),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s390 (
    .O(w_pattern_0_433),
    .I0(w_pattern_0_407),
    .I1(w_pattern_0_409),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s391 (
    .O(w_pattern_0_435),
    .I0(w_pattern_0_411),
    .I1(w_pattern_0_413),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s392 (
    .O(w_pattern_0_437),
    .I0(w_pattern_0_415),
    .I1(w_pattern_0_417),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s393 (
    .O(w_pattern_0_439),
    .I0(w_pattern_0_419),
    .I1(w_pattern_0_421),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s394 (
    .O(w_pattern_0_441),
    .I0(w_pattern_0_423),
    .I1(w_pattern_0_425),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT8 w_pattern_0_s383 (
    .O(w_pattern_0_443),
    .I0(w_pattern_0_427),
    .I1(w_pattern_0_429),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s384 (
    .O(w_pattern_0_445),
    .I0(w_pattern_0_431),
    .I1(w_pattern_0_433),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s385 (
    .O(w_pattern_0_447),
    .I0(w_pattern_0_435),
    .I1(w_pattern_0_437),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s386 (
    .O(w_pattern_0_449),
    .I0(w_pattern_0_439),
    .I1(w_pattern_0_441),
    .S0(w_bit_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_makeup_pixel */
module vdp_timing_control_sprite (
  clk85m,
  n36_6,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_sprite_disable,
  w_screen_v_active,
  reg_212lines_mode,
  n772_35,
  n240_4,
  reg_display_on,
  ff_state_1_7,
  ff_reset_n2_1,
  n256_11,
  n964_35,
  n1050_20,
  n6_8,
  n961_40,
  reg_color0_opaque,
  w_screen_pos_x_Z,
  reg_screen_mode,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_horizontal_offset_l,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_sprite_mode2_4,
  w_sprite_mode2_5,
  w_sprite_mode2_6,
  ff_vram_valid,
  n440_5,
  n317_8,
  n88_10,
  n438_7,
  w_ic_vram_valid,
  n1245_5,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1177_7,
  ff_current_plane_num,
  w_ic_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_sprite_magify;
input reg_sprite_16x16;
input reg_sprite_disable;
input w_screen_v_active;
input reg_212lines_mode;
input n772_35;
input n240_4;
input reg_display_on;
input ff_state_1_7;
input ff_reset_n2_1;
input n256_11;
input n964_35;
input n1050_20;
input n6_8;
input n961_40;
input reg_color0_opaque;
input [13:0] w_screen_pos_x_Z;
input [4:0] reg_screen_mode;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input [2:0] w_horizontal_offset_l;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [3:0] ff_status_register_pointer;
output w_sprite_mode2_4;
output w_sprite_mode2_5;
output w_sprite_mode2_6;
output ff_vram_valid;
output n440_5;
output n317_8;
output n88_10;
output n438_7;
output w_ic_vram_valid;
output n1245_5;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1177_7;
output [4:0] ff_current_plane_num;
output [16:0] w_ic_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire n40_7;
wire ff_screen_h_active_10;
wire w_sprite_mode2;
wire ff_screen_h_active;
wire w_selected_en;
wire ff_vram_valid_7;
wire ff_vram_valid_9;
wire ff_active_d1;
wire n1245_6;
wire n878_17;
wire n878_18;
wire n538_6;
wire [7:0] w_selected_x;
wire [7:0] w_selected_pattern;
wire [7:0] w_selected_color;
wire [3:0] w_selected_count;
wire [3:0] w_selected_y;
wire [7:0] w_plane_x;
wire [2:0] w_makeup_plane;
wire [1:0] ff_state;
wire [7:0] w_color;
wire [7:0] w_pattern_right;
wire VCC;
wire GND;
  LUT3 n40_s2 (
    .F(n40_7),
    .I0(w_screen_pos_x_Z[12]),
    .I1(w_screen_pos_x_Z[13]),
    .I2(n878_18) 
);
defparam n40_s2.INIT=8'hEF;
  LUT2 w_sprite_mode2_s1 (
    .F(w_sprite_mode2_4),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]) 
);
defparam w_sprite_mode2_s1.INIT=4'h1;
  LUT4 w_sprite_mode2_s2 (
    .F(w_sprite_mode2_5),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[3]),
    .I3(w_sprite_mode2_6) 
);
defparam w_sprite_mode2_s2.INIT=16'hBF00;
  LUT2 w_sprite_mode2_s3 (
    .F(w_sprite_mode2_6),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]) 
);
defparam w_sprite_mode2_s3.INIT=4'h1;
  LUT4 ff_screen_h_active_s4 (
    .F(ff_screen_h_active_10),
    .I0(n878_17),
    .I1(w_screen_pos_x_Z[12]),
    .I2(w_screen_pos_x_Z[13]),
    .I3(n878_18) 
);
defparam ff_screen_h_active_s4.INIT=16'hABAA;
  LUT3 w_sprite_mode2_s4 (
    .F(w_sprite_mode2),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(w_sprite_mode2_5) 
);
defparam w_sprite_mode2_s4.INIT=8'hE0;
  DFFCE ff_screen_h_active_s1 (
    .Q(ff_screen_h_active),
    .D(n40_7),
    .CLK(clk85m),
    .CE(ff_screen_h_active_10),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_active_s1.INIT=1'b0;
  vdp_sprite_select_visible_planes u_select_visible_planes (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .n878_17(n878_17),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active(ff_screen_h_active),
    .reg_212lines_mode(reg_212lines_mode),
    .w_sprite_mode2(w_sprite_mode2),
    .n772_35(n772_35),
    .n240_4(n240_4),
    .reg_display_on(reg_display_on),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z[0]),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z[1]),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z[2]),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z[3]),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z[4]),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z[5]),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z[6]),
    .w_screen_pos_x_Z_8(w_screen_pos_x_Z[8]),
    .w_screen_pos_x_Z_9(w_screen_pos_x_Z[9]),
    .w_screen_pos_x_Z_10(w_screen_pos_x_Z[10]),
    .w_screen_pos_x_Z_11(w_screen_pos_x_Z[11]),
    .w_screen_pos_x_Z_12(w_screen_pos_x_Z[12]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .reg_screen_mode(reg_screen_mode[4:2]),
    .ff_vram_valid(ff_vram_valid),
    .w_selected_en(w_selected_en),
    .n440_5(n440_5),
    .ff_vram_valid_7(ff_vram_valid_7),
    .n317_8(n317_8),
    .n88_10(n88_10),
    .n438_7(n438_7),
    .ff_vram_valid_9(ff_vram_valid_9),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_selected_count(w_selected_count[3:0]),
    .w_selected_y(w_selected_y[3:0])
);
  vdp_sprite_info_collect u_info_collect (
    .clk85m(clk85m),
    .w_sprite_mode2(w_sprite_mode2),
    .n36_6(n36_6),
    .ff_state_1_7(ff_state_1_7),
    .ff_reset_n2_1(ff_reset_n2_1),
    .reg_display_on(reg_display_on),
    .n878_17(n878_17),
    .w_selected_en(w_selected_en),
    .ff_vram_valid_9(ff_vram_valid_9),
    .n438_7(n438_7),
    .reg_sprite_16x16(reg_sprite_16x16),
    .ff_vram_valid_7(ff_vram_valid_7),
    .n256_11(n256_11),
    .n538_6(n538_6),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active(ff_screen_h_active),
    .w_selected_y(w_selected_y[3:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .w_selected_count(w_selected_count[3:0]),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z[4]),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z[5]),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z[6]),
    .w_screen_pos_x_Z_13(w_screen_pos_x_Z[13]),
    .w_ic_vram_valid(w_ic_vram_valid),
    .ff_active_d1(ff_active_d1),
    .n1245_5(n1245_5),
    .n1245_6(n1245_6),
    .w_plane_x(w_plane_x[7:0]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .ff_state(ff_state[1:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_7(w_color[7]),
    .w_pattern_right(w_pattern_right[7:0])
);
  vdp_sprite_makeup_pixel u_makeup_pixel (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_display_on(reg_display_on),
    .ff_state_1_7(ff_state_1_7),
    .reg_sprite_magify(reg_sprite_magify),
    .n964_35(n964_35),
    .n1050_20(n1050_20),
    .n6_8(n6_8),
    .n1245_6(n1245_6),
    .reg_sprite_16x16(reg_sprite_16x16),
    .ff_active_d1(ff_active_d1),
    .n240_4(n240_4),
    .n961_40(n961_40),
    .ff_vram_valid_7(ff_vram_valid_7),
    .reg_color0_opaque(reg_color0_opaque),
    .w_pattern_right(w_pattern_right[7:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_7(w_color[7]),
    .w_plane_x(w_plane_x[7:0]),
    .w_selected_count(w_selected_count[3:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:4]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .ff_state(ff_state[1:0]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n878_17(n878_17),
    .n1177_7(n1177_7),
    .n878_18(n878_18),
    .n538_6(n538_6),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_sprite */
module vdp_timing_control (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_interleaving_mode,
  reg_50hz_mode,
  n103_9,
  ff_vs_7,
  reg_interlace_mode,
  w_next_0_4,
  w_4colors_mode,
  n6_8,
  reg_display_on,
  w_next_0_6,
  w_4colors_mode_5,
  reg_left_mask,
  n1575_17,
  reg_scroll_planes,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_sprite_disable,
  n240_4,
  ff_reset_n2_1,
  n964_35,
  n1050_20,
  n961_40,
  reg_color0_opaque,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_screen_mode_vram_rdata,
  reg_pattern_name_table_base,
  reg_screen_mode,
  reg_backdrop_color,
  reg_pattern_generator_table_base,
  reg_color_table_base,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_pre_vram_refresh,
  w_h_count_end,
  w_h_count_end_13,
  w_h_count_end_14,
  n138_6,
  ff_v_active_8,
  w_screen_mode_vram_valid,
  w_vram_interleave,
  ff_next_vram4_3_7,
  n772_38,
  n1627_7,
  w_sprite_mode2_4,
  ff_vram_valid,
  n317_8,
  n438_7,
  w_ic_vram_valid,
  w_sprite_display_color_en,
  w_sprite_collision,
  n1177_7,
  w_h_count,
  ff_half_count,
  w_v_count,
  w_screen_pos_x_Z,
  w_screen_pos_y,
  w_screen_mode_vram_address,
  w_screen_mode_display_color,
  ff_current_plane_num,
  w_ic_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_interleaving_mode;
input reg_50hz_mode;
input n103_9;
input ff_vs_7;
input reg_interlace_mode;
input w_next_0_4;
input w_4colors_mode;
input n6_8;
input reg_display_on;
input w_next_0_6;
input w_4colors_mode_5;
input reg_left_mask;
input n1575_17;
input reg_scroll_planes;
input reg_sprite_magify;
input reg_sprite_16x16;
input reg_sprite_disable;
input n240_4;
input ff_reset_n2_1;
input n964_35;
input n1050_20;
input n961_40;
input reg_color0_opaque;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
input [31:0] w_screen_mode_vram_rdata;
input [16:10] reg_pattern_name_table_base;
input [4:0] reg_screen_mode;
input [7:0] reg_backdrop_color;
input [16:11] reg_pattern_generator_table_base;
input [16:6] reg_color_table_base;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [3:0] ff_status_register_pointer;
output w_pre_vram_refresh;
output w_h_count_end;
output w_h_count_end_13;
output w_h_count_end_14;
output n138_6;
output ff_v_active_8;
output w_screen_mode_vram_valid;
output w_vram_interleave;
output ff_next_vram4_3_7;
output n772_38;
output n1627_7;
output w_sprite_mode2_4;
output ff_vram_valid;
output n317_8;
output n438_7;
output w_ic_vram_valid;
output w_sprite_display_color_en;
output w_sprite_collision;
output n1177_7;
output [11:0] w_h_count;
output [12:0] ff_half_count;
output [9:0] w_v_count;
output [13:0] w_screen_pos_x_Z;
output [7:0] w_screen_pos_y;
output [16:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
output [4:0] ff_current_plane_num;
output [16:0] w_ic_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_screen_v_active;
wire ff_interleaving_page;
wire ff_field;
wire ff_state_1_7;
wire n256_11;
wire n772_35;
wire w_sprite_mode2_5;
wire w_sprite_mode2_6;
wire n440_5;
wire n88_10;
wire n1245_5;
wire [2:0] w_horizontal_offset_l;
wire [7:3] w_screen_pos_y_Z;
wire [8:3] w_pixel_pos_x_Z;
wire [7:0] w_pixel_pos_y_Z;
wire VCC;
wire GND;
  vdp_timing_control_ssg u_ssg (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_50hz_mode(reg_50hz_mode),
    .n103_9(n103_9),
    .ff_vs_7(ff_vs_7),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_screen_v_active(w_screen_v_active),
    .ff_interleaving_page(ff_interleaving_page),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_14(w_h_count_end_14),
    .n138_6(n138_6),
    .ff_v_active_8(ff_v_active_8),
    .ff_field(ff_field),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0])
);
  vdp_timing_control_screen_mode u_screen_mode (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_next_0_4(w_next_0_4),
    .w_4colors_mode(w_4colors_mode),
    .n440_5(n440_5),
    .n438_7(n438_7),
    .n317_8(n317_8),
    .w_screen_v_active(w_screen_v_active),
    .n6_8(n6_8),
    .reg_display_on(reg_display_on),
    .w_sprite_mode2_6(w_sprite_mode2_6),
    .w_next_0_6(w_next_0_6),
    .w_4colors_mode_5(w_4colors_mode_5),
    .w_sprite_mode2_5(w_sprite_mode2_5),
    .n88_10(n88_10),
    .n1245_5(n1245_5),
    .reg_left_mask(reg_left_mask),
    .n1575_17(n1575_17),
    .reg_scroll_planes(reg_scroll_planes),
    .ff_field(ff_field),
    .ff_interleaving_page(ff_interleaving_page),
    .reg_interleaving_mode(reg_interleaving_mode),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_vram_interleave(w_vram_interleave),
    .ff_state_1_7(ff_state_1_7),
    .ff_next_vram4_3_7(ff_next_vram4_3_7),
    .n256_11(n256_11),
    .n772_35(n772_35),
    .n772_38(n772_38),
    .n1627_7(n1627_7),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0])
);
  vdp_timing_control_sprite u_sprite (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .w_screen_v_active(w_screen_v_active),
    .reg_212lines_mode(reg_212lines_mode),
    .n772_35(n772_35),
    .n240_4(n240_4),
    .reg_display_on(reg_display_on),
    .ff_state_1_7(ff_state_1_7),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n256_11(n256_11),
    .n964_35(n964_35),
    .n1050_20(n1050_20),
    .n6_8(n6_8),
    .n961_40(n961_40),
    .reg_color0_opaque(reg_color0_opaque),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .w_sprite_mode2_5(w_sprite_mode2_5),
    .w_sprite_mode2_6(w_sprite_mode2_6),
    .ff_vram_valid(ff_vram_valid),
    .n440_5(n440_5),
    .n317_8(n317_8),
    .n88_10(n88_10),
    .n438_7(n438_7),
    .w_ic_vram_valid(w_ic_vram_valid),
    .n1245_5(n1245_5),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1177_7(n1177_7),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control */
module vdp_command_cache (
  clk85m,
  n36_6,
  ff_start,
  ff_cache_vram_write,
  w_command_vram_rdata_en,
  ff_cache_flush_start,
  ff_cache_vram_valid,
  n354_7,
  w_pulse1,
  ff_vram_wdata_mask_3_9,
  ff_cache_vram_address,
  w_command_vram_rdata,
  ff_cache_vram_wdata,
  w_screen_pos_x_Z,
  w_command_vram_write,
  w_cache_vram_rdata_en,
  w_command_vram_valid,
  ff_busy,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask,
  w_cache_vram_rdata,
  ff_flush_state
)
;
input clk85m;
input n36_6;
input ff_start;
input ff_cache_vram_write;
input w_command_vram_rdata_en;
input ff_cache_flush_start;
input ff_cache_vram_valid;
input n354_7;
input w_pulse1;
input ff_vram_wdata_mask_3_9;
input [16:0] ff_cache_vram_address;
input [31:0] w_command_vram_rdata;
input [7:0] ff_cache_vram_wdata;
input [3:3] w_screen_pos_x_Z;
output w_command_vram_write;
output w_cache_vram_rdata_en;
output w_command_vram_valid;
output ff_busy;
output [16:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
output [7:0] w_cache_vram_rdata;
output [2:0] ff_flush_state;
wire n81_6;
wire n81_7;
wire n82_6;
wire n82_7;
wire n83_6;
wire n83_7;
wire n84_6;
wire n84_7;
wire n85_6;
wire n85_7;
wire n86_6;
wire n86_7;
wire n87_6;
wire n87_7;
wire n88_6;
wire n88_7;
wire n89_6;
wire n89_7;
wire n90_6;
wire n90_7;
wire n91_6;
wire n91_7;
wire n92_6;
wire n92_7;
wire n93_6;
wire n93_7;
wire n94_6;
wire n94_7;
wire n95_6;
wire n95_7;
wire n96_6;
wire n96_7;
wire n97_6;
wire n97_7;
wire n98_6;
wire n98_7;
wire n99_6;
wire n99_7;
wire n100_6;
wire n100_7;
wire n101_6;
wire n101_7;
wire n102_6;
wire n102_7;
wire n103_6;
wire n103_7;
wire n104_6;
wire n104_7;
wire n105_6;
wire n105_7;
wire n106_6;
wire n106_7;
wire n107_6;
wire n107_7;
wire n108_6;
wire n108_7;
wire n109_6;
wire n109_7;
wire n110_6;
wire n110_7;
wire n111_6;
wire n111_7;
wire n112_6;
wire n112_7;
wire n113_6;
wire n113_7;
wire n114_6;
wire n114_7;
wire n115_6;
wire n115_7;
wire n116_6;
wire n116_7;
wire n117_6;
wire n117_7;
wire n118_6;
wire n118_7;
wire n119_6;
wire n119_7;
wire n120_6;
wire n120_7;
wire n121_6;
wire n121_7;
wire n122_6;
wire n122_7;
wire n123_6;
wire n123_7;
wire n124_6;
wire n124_7;
wire n125_6;
wire n125_7;
wire n126_6;
wire n126_7;
wire n127_6;
wire n127_7;
wire n466_6;
wire n466_7;
wire n469_6;
wire n469_7;
wire n470_6;
wire n470_7;
wire n471_6;
wire n471_7;
wire n472_6;
wire n472_7;
wire n473_6;
wire n473_7;
wire n474_6;
wire n474_7;
wire n475_6;
wire n475_7;
wire n476_6;
wire n476_7;
wire n508_6;
wire n508_7;
wire n511_6;
wire n511_7;
wire n512_6;
wire n512_7;
wire n513_6;
wire n513_7;
wire n514_6;
wire n514_7;
wire n515_6;
wire n515_7;
wire n516_6;
wire n516_7;
wire n517_6;
wire n517_7;
wire n518_6;
wire n518_7;
wire n550_6;
wire n550_7;
wire n553_6;
wire n553_7;
wire n554_6;
wire n554_7;
wire n555_6;
wire n555_7;
wire n556_6;
wire n556_7;
wire n557_6;
wire n557_7;
wire n558_6;
wire n558_7;
wire n559_6;
wire n559_7;
wire n560_6;
wire n560_7;
wire n592_6;
wire n592_7;
wire n595_6;
wire n595_7;
wire n596_6;
wire n596_7;
wire n597_6;
wire n597_7;
wire n598_6;
wire n598_7;
wire n599_6;
wire n599_7;
wire n600_6;
wire n600_7;
wire n601_6;
wire n601_7;
wire n602_6;
wire n602_7;
wire n4780_6;
wire n4780_7;
wire n4781_6;
wire n4781_7;
wire n4782_6;
wire n4782_7;
wire n4783_6;
wire n4783_7;
wire n4784_6;
wire n4784_7;
wire n4785_6;
wire n4785_7;
wire n4786_6;
wire n4786_7;
wire n4787_6;
wire n4787_7;
wire w_cache2_hit;
wire n5084_5;
wire n5085_4;
wire n5086_4;
wire n5087_4;
wire n5088_4;
wire n5089_4;
wire n5090_4;
wire n5091_4;
wire n5092_4;
wire n5093_4;
wire n5094_4;
wire n5095_4;
wire n5096_4;
wire n5097_4;
wire n5098_4;
wire n5156_5;
wire n5157_4;
wire n5158_4;
wire n5159_4;
wire n5160_4;
wire n5161_4;
wire n5162_4;
wire n5163_4;
wire n5164_5;
wire n5165_4;
wire n5166_4;
wire n5167_4;
wire n5168_4;
wire n5169_4;
wire n5170_4;
wire n5171_4;
wire n5172_5;
wire n5173_4;
wire n5174_4;
wire n5175_4;
wire n5176_4;
wire n5177_4;
wire n5178_4;
wire n5179_4;
wire n5180_5;
wire n5181_4;
wire n5182_4;
wire n5183_4;
wire n5184_4;
wire n5185_4;
wire n5186_4;
wire n5187_4;
wire n5851_9;
wire n5852_9;
wire n5853_9;
wire n5854_9;
wire n5855_9;
wire n5856_9;
wire n5857_9;
wire n5858_9;
wire n5859_9;
wire n5860_9;
wire n5861_9;
wire n5862_9;
wire n5863_9;
wire n5864_9;
wire n5865_9;
wire n5866_4;
wire n5867_4;
wire n5868_4;
wire n5869_4;
wire n5870_4;
wire n5871_4;
wire n5872_4;
wire n5873_4;
wire n5874_4;
wire n5875_4;
wire n5876_4;
wire n5877_4;
wire n5878_4;
wire n5879_4;
wire n5880_4;
wire n5881_4;
wire n5882_4;
wire n5883_4;
wire n5884_4;
wire n5885_4;
wire n5886_4;
wire n5887_4;
wire n5888_4;
wire n5889_4;
wire n5890_4;
wire n5891_4;
wire n5892_4;
wire n5893_4;
wire n5894_4;
wire n5895_4;
wire n5896_4;
wire n5897_4;
wire n5898_9;
wire n5899_9;
wire n5900_9;
wire n5901_9;
wire ff_cache0_already_read_8;
wire ff_cache1_already_read_8;
wire ff_cache2_already_read_8;
wire ff_cache3_already_read_9;
wire ff_cache_vram_rdata_en_6;
wire ff_flush_state_1_7;
wire n6694_7;
wire ff_cache0_address_15_10;
wire ff_cache0_data_31_10;
wire ff_cache0_data_23_10;
wire ff_cache0_data_15_10;
wire ff_cache0_data_7_10;
wire ff_cache1_address_16_10;
wire ff_cache1_data_31_10;
wire ff_cache1_data_23_10;
wire ff_cache1_data_15_10;
wire ff_cache1_data_7_10;
wire ff_cache2_address_16_10;
wire ff_cache2_data_31_10;
wire ff_cache2_data_23_10;
wire ff_cache2_data_15_10;
wire ff_cache2_data_7_10;
wire ff_cache3_address_16_10;
wire ff_cache3_data_31_10;
wire ff_cache3_data_23_10;
wire ff_cache3_data_15_10;
wire ff_cache3_data_7_10;
wire ff_vram_address_16_12;
wire ff_cache_vram_rdata_7_9;
wire ff_cache0_data_en_8;
wire ff_cache1_data_en_8;
wire ff_cache2_data_en_8;
wire ff_cache3_data_en_8;
wire ff_busy_8;
wire ff_cache0_data_mask_2_11;
wire ff_cache0_data_mask_1_10;
wire ff_cache0_data_mask_0_10;
wire ff_cache0_data_mask_3_10;
wire ff_vram_valid_7;
wire ff_cache1_data_mask_3_12;
wire ff_cache1_data_mask_2_11;
wire ff_cache1_data_mask_1_11;
wire ff_cache1_data_mask_0_11;
wire ff_cache2_data_mask_3_12;
wire ff_cache2_data_mask_2_11;
wire ff_cache2_data_mask_1_11;
wire ff_cache2_data_mask_0_11;
wire ff_vram_address_16_14;
wire n6411_8;
wire n6409_10;
wire n6697_9;
wire n6695_11;
wire n6694_9;
wire n6693_10;
wire n5284_7;
wire n5015_8;
wire n5016_7;
wire n5017_7;
wire n5018_7;
wire n5019_7;
wire n5020_7;
wire n5021_7;
wire n5022_7;
wire n1350_4;
wire n5851_10;
wire n5851_11;
wire n5851_12;
wire n5851_13;
wire n5852_10;
wire n5852_11;
wire n5852_12;
wire n5853_10;
wire n5853_11;
wire n5854_10;
wire n5854_11;
wire n5854_12;
wire n5855_10;
wire n5855_11;
wire n5855_12;
wire n5856_10;
wire n5856_11;
wire n5856_12;
wire n5857_10;
wire n5857_11;
wire n5857_12;
wire n5858_10;
wire n5858_11;
wire n5858_12;
wire n5859_10;
wire n5859_11;
wire n5860_10;
wire n5860_11;
wire n5861_10;
wire n5861_11;
wire n5862_10;
wire n5862_11;
wire n5862_12;
wire n5863_10;
wire n5863_11;
wire n5864_10;
wire n5864_11;
wire n5864_12;
wire n5865_10;
wire n5865_11;
wire n5865_12;
wire n5866_5;
wire n5866_6;
wire n5867_5;
wire n5867_6;
wire n5868_5;
wire n5868_6;
wire n5869_5;
wire n5869_6;
wire n5870_5;
wire n5870_6;
wire n5871_5;
wire n5871_6;
wire n5872_5;
wire n5872_6;
wire n5873_5;
wire n5873_6;
wire n5874_5;
wire n5874_6;
wire n5875_5;
wire n5875_6;
wire n5876_5;
wire n5876_6;
wire n5877_5;
wire n5877_7;
wire n5878_5;
wire n5878_6;
wire n5879_5;
wire n5879_6;
wire n5880_5;
wire n5880_6;
wire n5881_5;
wire n5881_6;
wire n5881_7;
wire n5882_5;
wire n5882_6;
wire n5882_7;
wire n5883_5;
wire n5884_5;
wire n5884_6;
wire n5885_5;
wire n5885_6;
wire n5885_7;
wire n5886_5;
wire n5886_6;
wire n5887_5;
wire n5887_6;
wire n5888_5;
wire n5888_6;
wire n5889_5;
wire n5889_6;
wire n5890_5;
wire n5890_6;
wire n5891_5;
wire n5891_6;
wire n5892_5;
wire n5892_6;
wire n5892_7;
wire n5893_5;
wire n5893_6;
wire n5894_5;
wire n5894_6;
wire n5895_5;
wire n5895_6;
wire n5896_5;
wire n5896_6;
wire n5897_5;
wire n5897_6;
wire n5898_10;
wire n5898_11;
wire n5898_12;
wire n5898_13;
wire n5899_10;
wire n5899_11;
wire n5899_12;
wire n5900_10;
wire n5900_11;
wire n5900_12;
wire n5901_10;
wire n5901_11;
wire n5901_12;
wire ff_cache0_already_read_9;
wire ff_cache1_already_read_10;
wire ff_cache1_already_read_11;
wire ff_cache2_already_read_9;
wire ff_cache3_already_read_11;
wire ff_cache_vram_rdata_en_7;
wire ff_cache_vram_rdata_en_8;
wire ff_cache_vram_rdata_en_9;
wire ff_cache_vram_rdata_en_10;
wire ff_flush_state_2_9;
wire n6693_11;
wire ff_vram_wdata_31_8;
wire ff_vram_wdata_31_9;
wire ff_cache0_address_15_11;
wire ff_cache0_data_31_11;
wire ff_cache0_data_31_13;
wire ff_cache0_data_23_12;
wire ff_cache0_data_15_12;
wire ff_cache0_data_7_12;
wire ff_cache1_address_16_11;
wire ff_cache1_data_31_12;
wire ff_cache1_data_31_13;
wire ff_cache1_data_23_11;
wire ff_cache1_data_15_11;
wire ff_cache1_data_7_11;
wire ff_cache2_address_16_11;
wire ff_cache2_data_31_11;
wire ff_cache2_data_23_11;
wire ff_cache2_data_15_11;
wire ff_cache2_data_7_11;
wire ff_cache3_address_16_11;
wire ff_cache3_data_31_11;
wire ff_cache3_data_23_11;
wire ff_cache3_data_15_11;
wire ff_cache3_data_7_11;
wire ff_cache1_data_en_9;
wire ff_cache1_data_en_10;
wire ff_cache2_data_en_9;
wire ff_cache2_data_en_10;
wire ff_cache3_data_en_10;
wire ff_cache0_data_mask_2_12;
wire ff_cache0_data_mask_1_11;
wire ff_cache0_data_mask_0_11;
wire ff_cache3_data_mask_3_13;
wire ff_cache3_data_mask_2_11;
wire ff_cache3_data_mask_1_11;
wire ff_cache3_data_mask_0_11;
wire ff_cache0_data_mask_3_11;
wire ff_vram_valid_8;
wire ff_vram_valid_9;
wire ff_cache1_data_mask_3_13;
wire ff_cache1_data_mask_3_14;
wire ff_cache1_data_mask_2_12;
wire ff_cache1_data_mask_1_12;
wire ff_cache1_data_mask_0_12;
wire ff_cache2_data_mask_3_14;
wire ff_cache2_data_mask_3_15;
wire ff_cache2_data_mask_2_12;
wire ff_cache2_data_mask_1_12;
wire ff_cache2_data_mask_0_12;
wire ff_vram_address_16_16;
wire n6411_9;
wire n6188_8;
wire n6409_11;
wire n6695_12;
wire n6693_14;
wire n5850_10;
wire n5643_9;
wire n5643_10;
wire n5643_11;
wire n5642_9;
wire n5641_9;
wire n5640_9;
wire n5625_9;
wire n5851_14;
wire n5851_15;
wire n5851_16;
wire n5852_13;
wire n5853_12;
wire n5853_13;
wire n5853_14;
wire n5853_15;
wire n5854_13;
wire n5855_13;
wire n5856_13;
wire n5857_13;
wire n5858_13;
wire n5859_12;
wire n5859_13;
wire n5860_12;
wire n5860_13;
wire n5860_14;
wire n5860_15;
wire n5861_12;
wire n5861_13;
wire n5861_14;
wire n5861_15;
wire n5862_13;
wire n5863_12;
wire n5863_13;
wire n5863_14;
wire n5863_15;
wire n5864_13;
wire n5865_13;
wire n5866_9;
wire n5866_10;
wire n5866_11;
wire n5866_13;
wire n5867_7;
wire n5867_8;
wire n5867_11;
wire n5867_12;
wire n5868_7;
wire n5868_8;
wire n5868_10;
wire n5868_11;
wire n5869_7;
wire n5869_8;
wire n5869_10;
wire n5869_11;
wire n5870_9;
wire n5870_10;
wire n5870_13;
wire n5870_14;
wire n5871_7;
wire n5871_8;
wire n5871_10;
wire n5871_11;
wire n5872_8;
wire n5872_9;
wire n5872_10;
wire n5873_8;
wire n5873_9;
wire n5873_10;
wire n5873_11;
wire n5874_8;
wire n5874_9;
wire n5874_10;
wire n5875_7;
wire n5875_8;
wire n5875_10;
wire n5875_11;
wire n5876_7;
wire n5876_8;
wire n5876_9;
wire n5876_10;
wire n5877_9;
wire n5877_10;
wire n5877_11;
wire n5877_12;
wire n5877_13;
wire n5878_7;
wire n5878_8;
wire n5878_9;
wire n5878_10;
wire n5879_8;
wire n5879_9;
wire n5879_10;
wire n5880_7;
wire n5880_8;
wire n5880_9;
wire n5880_10;
wire n5881_14;
wire n5881_15;
wire n5882_14;
wire n5882_15;
wire n5883_6;
wire n5883_7;
wire n5883_8;
wire n5884_8;
wire n5884_9;
wire n5884_10;
wire n5885_14;
wire n5885_15;
wire n5886_7;
wire n5886_8;
wire n5886_10;
wire n5886_11;
wire n5887_7;
wire n5887_8;
wire n5887_9;
wire n5887_10;
wire n5888_8;
wire n5888_9;
wire n5888_10;
wire n5888_11;
wire n5889_7;
wire n5889_8;
wire n5889_9;
wire n5889_10;
wire n5890_7;
wire n5890_8;
wire n5890_10;
wire n5890_11;
wire n5891_8;
wire n5891_9;
wire n5891_10;
wire n5891_11;
wire n5892_14;
wire n5892_15;
wire n5893_7;
wire n5893_8;
wire n5893_9;
wire n5893_10;
wire n5894_7;
wire n5894_8;
wire n5894_9;
wire n5894_10;
wire n5895_8;
wire n5895_10;
wire n5895_11;
wire n5896_7;
wire n5896_8;
wire n5896_9;
wire n5896_10;
wire n5897_7;
wire n5897_8;
wire n5897_10;
wire n5897_11;
wire n5898_15;
wire n5898_17;
wire n5898_18;
wire n5898_19;
wire n5898_20;
wire n5898_21;
wire n5899_13;
wire n5899_14;
wire n5899_15;
wire n5899_16;
wire n5900_13;
wire n5900_14;
wire n5900_15;
wire n5900_16;
wire n5901_13;
wire n5901_14;
wire n5901_15;
wire n5901_16;
wire ff_cache1_already_read_12;
wire ff_cache2_already_read_12;
wire ff_cache2_already_read_13;
wire ff_cache2_already_read_14;
wire ff_cache3_already_read_12;
wire n6693_16;
wire ff_cache0_address_15_13;
wire ff_cache1_address_16_12;
wire ff_cache1_address_16_13;
wire ff_cache2_address_16_12;
wire ff_cache2_address_16_13;
wire ff_cache3_address_16_13;
wire ff_cache3_address_16_14;
wire ff_cache3_address_16_15;
wire ff_cache1_data_en_11;
wire ff_cache0_data_mask_2_16;
wire ff_cache0_data_mask_2_17;
wire ff_cache3_data_mask_3_14;
wire ff_vram_valid_10;
wire ff_vram_address_16_18;
wire ff_vram_address_16_19;
wire ff_vram_address_16_20;
wire n6695_13;
wire n5851_17;
wire n5853_16;
wire n5853_17;
wire n5853_18;
wire n5853_19;
wire n5859_15;
wire n5859_16;
wire n5859_17;
wire n5859_18;
wire n5860_16;
wire n5860_18;
wire n5861_16;
wire n5863_17;
wire n5867_16;
wire n5872_11;
wire n5872_12;
wire n5872_13;
wire n5872_14;
wire n5872_15;
wire n5874_11;
wire n5874_12;
wire n5874_13;
wire n5874_14;
wire n5874_15;
wire n5875_15;
wire n5876_11;
wire n5876_12;
wire n5876_14;
wire n5876_15;
wire n5876_16;
wire n5878_11;
wire n5878_13;
wire n5878_14;
wire n5878_15;
wire n5879_11;
wire n5879_12;
wire n5879_13;
wire n5879_14;
wire n5879_15;
wire n5880_11;
wire n5880_12;
wire n5880_13;
wire n5880_15;
wire n5880_16;
wire n5883_11;
wire n5883_12;
wire n5884_11;
wire n5884_12;
wire n5884_13;
wire n5884_14;
wire n5884_15;
wire n5887_11;
wire n5887_12;
wire n5887_14;
wire n5887_15;
wire n5887_16;
wire n5889_11;
wire n5889_12;
wire n5889_14;
wire n5889_15;
wire n5890_15;
wire n5896_11;
wire n5896_12;
wire n5896_14;
wire n5896_15;
wire n5898_24;
wire n5898_25;
wire n5899_18;
wire n5900_17;
wire n5900_18;
wire n5901_18;
wire ff_vram_address_16_21;
wire n6695_14;
wire n6695_15;
wire n5853_20;
wire n5883_14;
wire n5883_15;
wire ff_cache0_data_mask_2_19;
wire ff_vram_wdata_31_11;
wire n6188_10;
wire ff_cache3_data_mask_0_13;
wire ff_cache3_data_mask_1_13;
wire ff_cache3_data_mask_2_13;
wire ff_cache3_data_mask_3_18;
wire ff_cache3_already_read_15;
wire ff_cache3_address_16_17;
wire n5870_18;
wire ff_cache2_already_read_16;
wire ff_cache0_data_31_15;
wire n5622_10;
wire n5630_11;
wire n5635_11;
wire n5640_11;
wire ff_cache0_data_23_14;
wire n5623_10;
wire n5631_11;
wire n5636_11;
wire n5641_11;
wire ff_cache0_data_15_14;
wire n5624_10;
wire n5632_11;
wire n5637_11;
wire n5642_11;
wire ff_cache0_data_7_14;
wire n5625_11;
wire n5633_11;
wire n5638_11;
wire n5643_13;
wire ff_cache0_address_15_16;
wire ff_cache0_already_read_15;
wire n5883_17;
wire n5851_24;
wire ff_cache1_data_31_17;
wire ff_cache1_data_31_19;
wire n6694_12;
wire n5022_10;
wire ff_cache3_data_mask_3_20;
wire ff_cache3_data_31_15;
wire ff_cache2_data_31_14;
wire ff_cache0_already_read_17;
wire ff_cache0_already_read_19;
wire n6693_20;
wire ff_cache1_data_mask_3_18;
wire ff_cache1_data_31_21;
wire n1357_5;
wire n1356_5;
wire n1355_5;
wire n1354_5;
wire n1353_5;
wire n1352_5;
wire n1351_5;
wire n1350_6;
wire ff_cache1_already_read_16;
wire ff_cache2_data_mask_3_19;
wire ff_cache3_data_31_17;
wire n5898_27;
wire n5897_17;
wire n5894_18;
wire n5893_18;
wire n5883_19;
wire n5871_17;
wire n5869_17;
wire n5868_17;
wire n5895_17;
wire n5892_18;
wire n5885_18;
wire n5882_18;
wire n5881_18;
wire n6411_12;
wire ff_cache1_data_mask_3_20;
wire n5895_19;
wire n5886_17;
wire n5888_17;
wire n5873_17;
wire n5866_19;
wire n5898_29;
wire n5897_19;
wire n5895_21;
wire n5894_20;
wire n5893_20;
wire n5892_20;
wire n5891_17;
wire n5890_17;
wire n5889_17;
wire n5888_19;
wire n5886_19;
wire n5882_20;
wire n5881_20;
wire n5880_18;
wire n5877_19;
wire n5875_17;
wire n5873_19;
wire n5871_19;
wire n5869_19;
wire n5867_18;
wire n5866_21;
wire n5865_19;
wire n5864_19;
wire n5862_19;
wire n5858_19;
wire n5857_19;
wire n5856_19;
wire n5855_19;
wire n5854_19;
wire n5852_19;
wire n5851_26;
wire n5898_31;
wire n5885_20;
wire n5884_17;
wire n5872_17;
wire n5870_20;
wire n5868_19;
wire n5901_21;
wire n5899_20;
wire n5897_21;
wire n5896_17;
wire n5895_23;
wire n5894_22;
wire n5893_22;
wire n5891_19;
wire n5888_21;
wire n5883_21;
wire n5878_17;
wire n5877_21;
wire n5875_19;
wire n5873_21;
wire n5871_21;
wire n5869_21;
wire n5868_21;
wire n5866_23;
wire n5865_21;
wire n5864_21;
wire n5862_21;
wire n5858_21;
wire n5857_21;
wire n5856_21;
wire n5855_21;
wire n5854_21;
wire n5852_21;
wire n5851_28;
wire n5898_33;
wire n5892_22;
wire n5890_19;
wire n5886_21;
wire n5885_22;
wire n5882_22;
wire n5881_22;
wire n5870_22;
wire n5867_20;
wire n5894_24;
wire n5893_24;
wire n5891_21;
wire n5890_21;
wire n5888_23;
wire n5886_23;
wire n5877_23;
wire n5873_23;
wire n5870_24;
wire n5868_23;
wire n5867_22;
wire n5866_25;
wire n5865_23;
wire n5864_23;
wire n5862_23;
wire n5858_23;
wire n5857_23;
wire n5856_23;
wire n5855_23;
wire n5854_23;
wire n5852_23;
wire n5851_30;
wire n5897_23;
wire n5895_25;
wire n5892_24;
wire n5885_24;
wire n5882_24;
wire n5881_24;
wire n5879_17;
wire n5875_21;
wire n5871_23;
wire n5869_23;
wire n5901_23;
wire n5897_25;
wire n5895_27;
wire n5894_26;
wire n5893_26;
wire n5891_23;
wire n5890_23;
wire n5888_25;
wire n5887_18;
wire n5886_25;
wire n5885_26;
wire n5877_25;
wire n5876_18;
wire n5875_23;
wire n5873_25;
wire n5871_25;
wire n5870_26;
wire n5869_25;
wire n5868_25;
wire n5867_24;
wire n5866_27;
wire n5865_25;
wire n5864_25;
wire n5863_19;
wire n5862_25;
wire n5860_20;
wire n5859_20;
wire n5858_25;
wire n5857_25;
wire n5856_25;
wire n5855_25;
wire n5854_25;
wire n5852_25;
wire n5851_32;
wire n5892_26;
wire n5882_26;
wire n5881_26;
wire n5874_17;
wire ff_cache3_data_en_12;
wire n5894_28;
wire n5893_28;
wire n5892_28;
wire n5885_28;
wire n5882_28;
wire n5881_28;
wire n5867_26;
wire ff_vram_address_16_23;
wire n6693_22;
wire n5877_27;
wire n5866_29;
wire n5850_12;
wire ff_cache0_data_en_12;
wire n5891_25;
wire ff_cache2_data_mask_3_21;
wire n5866_31;
wire ff_cache0_data_mask_2_21;
wire n6693_24;
wire n6692_11;
wire ff_cache0_already_read_21;
wire ff_busy_12;
wire ff_vram_address_16_25;
wire n5870_28;
wire n5877_29;
wire n5881_30;
wire n5882_30;
wire n5885_30;
wire n5892_30;
wire ff_cache2_already_read_18;
wire ff_cache0_data_en_14;
wire ff_cache3_already_read_17;
wire ff_cache3_data_mask_3_22;
wire ff_cache2_data_mask_3_23;
wire ff_cache0_data_mask_2_23;
wire ff_cache0_address_15_18;
wire ff_busy_14;
wire ff_cache0_already_read;
wire ff_cache1_already_read;
wire ff_cache2_already_read;
wire ff_cache3_already_read;
wire ff_cache0_data_en;
wire ff_cache1_data_en;
wire ff_cache2_data_en;
wire ff_cache3_data_en;
wire n4_1_SUM;
wire n4_3;
wire n5_1_SUM;
wire n5_3;
wire n6_1_SUM;
wire n6_3;
wire n7_1_SUM;
wire n7_3;
wire n8_1_SUM;
wire n8_3;
wire n9_1_SUM;
wire n9_3;
wire n10_1_SUM;
wire n10_3;
wire n11_1_SUM;
wire n11_3;
wire n12_1_SUM;
wire n12_3;
wire n13_1_SUM;
wire n13_3;
wire n14_1_SUM;
wire n14_3;
wire n15_1_SUM;
wire n15_3;
wire n16_1_SUM;
wire n16_3;
wire n17_1_SUM;
wire n17_3;
wire n18_1_SUM;
wire n18_3;
wire n21_1_SUM;
wire n21_3;
wire n22_1_SUM;
wire n22_3;
wire n23_1_SUM;
wire n23_3;
wire n24_1_SUM;
wire n24_3;
wire n25_1_SUM;
wire n25_3;
wire n26_1_SUM;
wire n26_3;
wire n27_1_SUM;
wire n27_3;
wire n28_1_SUM;
wire n28_3;
wire n29_1_SUM;
wire n29_3;
wire n30_1_SUM;
wire n30_3;
wire n31_1_SUM;
wire n31_3;
wire n32_1_SUM;
wire n32_3;
wire n33_1_SUM;
wire n33_3;
wire n34_1_SUM;
wire n34_3;
wire n35_1_SUM;
wire n35_3;
wire n38_1_SUM;
wire n38_3;
wire n39_1_SUM;
wire n39_3;
wire n40_1_SUM;
wire n40_3;
wire n41_1_SUM;
wire n41_3;
wire n42_1_SUM;
wire n42_3;
wire n43_1_SUM;
wire n43_3;
wire n44_1_SUM;
wire n44_3;
wire n45_1_SUM;
wire n45_3;
wire n46_1_SUM;
wire n46_3;
wire n47_1_SUM;
wire n47_3;
wire n48_1_SUM;
wire n48_3;
wire n49_1_SUM;
wire n49_3;
wire n50_1_SUM;
wire n50_3;
wire n51_1_SUM;
wire n51_3;
wire n52_1_SUM;
wire n52_3;
wire n55_1_SUM;
wire n55_3;
wire n56_1_SUM;
wire n56_3;
wire n57_1_SUM;
wire n57_3;
wire n58_1_SUM;
wire n58_3;
wire n59_1_SUM;
wire n59_3;
wire n60_1_SUM;
wire n60_3;
wire n61_1_SUM;
wire n61_3;
wire n62_1_SUM;
wire n62_3;
wire n63_1_SUM;
wire n63_3;
wire n64_1_SUM;
wire n64_3;
wire n65_1_SUM;
wire n65_3;
wire n66_1_SUM;
wire n66_3;
wire n67_1_SUM;
wire n67_3;
wire n68_1_SUM;
wire n68_3;
wire n69_1_SUM;
wire n69_3;
wire n81_9;
wire n82_9;
wire n83_9;
wire n84_9;
wire n85_9;
wire n86_9;
wire n87_9;
wire n88_9;
wire n89_9;
wire n90_9;
wire n91_9;
wire n92_9;
wire n93_9;
wire n94_9;
wire n95_9;
wire n96_9;
wire n97_9;
wire n98_9;
wire n99_9;
wire n101_9;
wire n102_9;
wire n103_9;
wire n104_9;
wire n105_9;
wire n106_9;
wire n108_9;
wire n109_9;
wire n110_9;
wire n113_9;
wire n114_9;
wire n116_9;
wire n117_9;
wire n118_9;
wire n119_9;
wire n120_9;
wire n121_9;
wire n123_9;
wire n124_9;
wire n125_9;
wire n126_9;
wire n127_9;
wire n466_9;
wire n469_9;
wire n470_9;
wire n471_9;
wire n472_9;
wire n473_9;
wire n474_9;
wire n475_9;
wire n476_9;
wire n508_9;
wire n511_9;
wire n512_9;
wire n513_9;
wire n514_9;
wire n515_9;
wire n516_9;
wire n517_9;
wire n518_9;
wire n550_9;
wire n553_9;
wire n554_9;
wire n555_9;
wire n556_9;
wire n557_9;
wire n558_9;
wire n559_9;
wire n560_9;
wire n592_9;
wire n595_9;
wire n596_9;
wire n597_9;
wire n598_9;
wire n599_9;
wire n600_9;
wire n601_9;
wire n602_9;
wire n4780_9;
wire n4781_9;
wire n4782_9;
wire n4783_9;
wire n4784_9;
wire n4785_9;
wire n4786_9;
wire n4787_9;
wire n1210_3;
wire n1211_3;
wire n1212_3;
wire n1213_3;
wire n1214_3;
wire n1215_3;
wire n1216_3;
wire n1217_3;
wire n5015_6;
wire n5016_5;
wire n5017_5;
wire n5018_5;
wire n5019_5;
wire n5020_5;
wire n5021_5;
wire n5022_5;
wire n5023_8;
wire [16:2] ff_cache0_address;
wire [31:0] ff_cache0_data;
wire [3:0] ff_cache0_data_mask;
wire [16:2] ff_cache1_address;
wire [31:0] ff_cache1_data;
wire [3:0] ff_cache1_data_mask;
wire [16:2] ff_cache2_address;
wire [31:0] ff_cache2_data;
wire [3:0] ff_cache2_data_mask;
wire [16:2] ff_cache3_address;
wire [31:0] ff_cache3_data;
wire [3:0] ff_cache3_data_mask;
wire [1:0] ff_priority;
wire VCC;
wire GND;
  LUT3 n81_s6 (
    .F(n81_6),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache1_address[16]),
    .I2(ff_priority[0]) 
);
defparam n81_s6.INIT=8'hCA;
  LUT3 n81_s7 (
    .F(n81_7),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache3_address[16]),
    .I2(ff_priority[0]) 
);
defparam n81_s7.INIT=8'hCA;
  LUT3 n82_s6 (
    .F(n82_6),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache1_address[15]),
    .I2(ff_priority[0]) 
);
defparam n82_s6.INIT=8'hCA;
  LUT3 n82_s7 (
    .F(n82_7),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache3_address[15]),
    .I2(ff_priority[0]) 
);
defparam n82_s7.INIT=8'hCA;
  LUT3 n83_s6 (
    .F(n83_6),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache1_address[14]),
    .I2(ff_priority[0]) 
);
defparam n83_s6.INIT=8'hCA;
  LUT3 n83_s7 (
    .F(n83_7),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache3_address[14]),
    .I2(ff_priority[0]) 
);
defparam n83_s7.INIT=8'hCA;
  LUT3 n84_s6 (
    .F(n84_6),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache1_address[13]),
    .I2(ff_priority[0]) 
);
defparam n84_s6.INIT=8'hCA;
  LUT3 n84_s7 (
    .F(n84_7),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache3_address[13]),
    .I2(ff_priority[0]) 
);
defparam n84_s7.INIT=8'hCA;
  LUT3 n85_s6 (
    .F(n85_6),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache1_address[12]),
    .I2(ff_priority[0]) 
);
defparam n85_s6.INIT=8'hCA;
  LUT3 n85_s7 (
    .F(n85_7),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache3_address[12]),
    .I2(ff_priority[0]) 
);
defparam n85_s7.INIT=8'hCA;
  LUT3 n86_s6 (
    .F(n86_6),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache1_address[11]),
    .I2(ff_priority[0]) 
);
defparam n86_s6.INIT=8'hCA;
  LUT3 n86_s7 (
    .F(n86_7),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache3_address[11]),
    .I2(ff_priority[0]) 
);
defparam n86_s7.INIT=8'hCA;
  LUT3 n87_s6 (
    .F(n87_6),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache1_address[10]),
    .I2(ff_priority[0]) 
);
defparam n87_s6.INIT=8'hCA;
  LUT3 n87_s7 (
    .F(n87_7),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache3_address[10]),
    .I2(ff_priority[0]) 
);
defparam n87_s7.INIT=8'hCA;
  LUT3 n88_s6 (
    .F(n88_6),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache1_address[9]),
    .I2(ff_priority[0]) 
);
defparam n88_s6.INIT=8'hCA;
  LUT3 n88_s7 (
    .F(n88_7),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache3_address[9]),
    .I2(ff_priority[0]) 
);
defparam n88_s7.INIT=8'hCA;
  LUT3 n89_s6 (
    .F(n89_6),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache1_address[8]),
    .I2(ff_priority[0]) 
);
defparam n89_s6.INIT=8'hCA;
  LUT3 n89_s7 (
    .F(n89_7),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache3_address[8]),
    .I2(ff_priority[0]) 
);
defparam n89_s7.INIT=8'hCA;
  LUT3 n90_s6 (
    .F(n90_6),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache1_address[7]),
    .I2(ff_priority[0]) 
);
defparam n90_s6.INIT=8'hCA;
  LUT3 n90_s7 (
    .F(n90_7),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache3_address[7]),
    .I2(ff_priority[0]) 
);
defparam n90_s7.INIT=8'hCA;
  LUT3 n91_s6 (
    .F(n91_6),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache1_address[6]),
    .I2(ff_priority[0]) 
);
defparam n91_s6.INIT=8'hCA;
  LUT3 n91_s7 (
    .F(n91_7),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache3_address[6]),
    .I2(ff_priority[0]) 
);
defparam n91_s7.INIT=8'hCA;
  LUT3 n92_s6 (
    .F(n92_6),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache1_address[5]),
    .I2(ff_priority[0]) 
);
defparam n92_s6.INIT=8'hCA;
  LUT3 n92_s7 (
    .F(n92_7),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache3_address[5]),
    .I2(ff_priority[0]) 
);
defparam n92_s7.INIT=8'hCA;
  LUT3 n93_s6 (
    .F(n93_6),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache1_address[4]),
    .I2(ff_priority[0]) 
);
defparam n93_s6.INIT=8'hCA;
  LUT3 n93_s7 (
    .F(n93_7),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache3_address[4]),
    .I2(ff_priority[0]) 
);
defparam n93_s7.INIT=8'hCA;
  LUT3 n94_s6 (
    .F(n94_6),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache1_address[3]),
    .I2(ff_priority[0]) 
);
defparam n94_s6.INIT=8'hCA;
  LUT3 n94_s7 (
    .F(n94_7),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache3_address[3]),
    .I2(ff_priority[0]) 
);
defparam n94_s7.INIT=8'hCA;
  LUT3 n95_s6 (
    .F(n95_6),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache1_address[2]),
    .I2(ff_priority[0]) 
);
defparam n95_s6.INIT=8'hCA;
  LUT3 n95_s7 (
    .F(n95_7),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache3_address[2]),
    .I2(ff_priority[0]) 
);
defparam n95_s7.INIT=8'hCA;
  LUT3 n96_s6 (
    .F(n96_6),
    .I0(ff_cache0_data[31]),
    .I1(ff_cache1_data[31]),
    .I2(ff_priority[0]) 
);
defparam n96_s6.INIT=8'hCA;
  LUT3 n96_s7 (
    .F(n96_7),
    .I0(ff_cache2_data[31]),
    .I1(ff_cache3_data[31]),
    .I2(ff_priority[0]) 
);
defparam n96_s7.INIT=8'hCA;
  LUT3 n97_s6 (
    .F(n97_6),
    .I0(ff_cache0_data[30]),
    .I1(ff_cache1_data[30]),
    .I2(ff_priority[0]) 
);
defparam n97_s6.INIT=8'hCA;
  LUT3 n97_s7 (
    .F(n97_7),
    .I0(ff_cache2_data[30]),
    .I1(ff_cache3_data[30]),
    .I2(ff_priority[0]) 
);
defparam n97_s7.INIT=8'hCA;
  LUT3 n98_s6 (
    .F(n98_6),
    .I0(ff_cache0_data[29]),
    .I1(ff_cache1_data[29]),
    .I2(ff_priority[0]) 
);
defparam n98_s6.INIT=8'hCA;
  LUT3 n98_s7 (
    .F(n98_7),
    .I0(ff_cache2_data[29]),
    .I1(ff_cache3_data[29]),
    .I2(ff_priority[0]) 
);
defparam n98_s7.INIT=8'hCA;
  LUT3 n99_s6 (
    .F(n99_6),
    .I0(ff_cache0_data[28]),
    .I1(ff_cache1_data[28]),
    .I2(ff_priority[0]) 
);
defparam n99_s6.INIT=8'hCA;
  LUT3 n99_s7 (
    .F(n99_7),
    .I0(ff_cache2_data[28]),
    .I1(ff_cache3_data[28]),
    .I2(ff_priority[0]) 
);
defparam n99_s7.INIT=8'hCA;
  LUT3 n100_s3 (
    .F(n100_6),
    .I0(ff_cache0_data[27]),
    .I1(ff_cache1_data[27]),
    .I2(ff_priority[0]) 
);
defparam n100_s3.INIT=8'hCA;
  LUT3 n100_s4 (
    .F(n100_7),
    .I0(ff_cache2_data[27]),
    .I1(ff_cache3_data[27]),
    .I2(ff_priority[0]) 
);
defparam n100_s4.INIT=8'hCA;
  LUT3 n101_s6 (
    .F(n101_6),
    .I0(ff_cache0_data[26]),
    .I1(ff_cache1_data[26]),
    .I2(ff_priority[0]) 
);
defparam n101_s6.INIT=8'hCA;
  LUT3 n101_s7 (
    .F(n101_7),
    .I0(ff_cache2_data[26]),
    .I1(ff_cache3_data[26]),
    .I2(ff_priority[0]) 
);
defparam n101_s7.INIT=8'hCA;
  LUT3 n102_s6 (
    .F(n102_6),
    .I0(ff_cache0_data[25]),
    .I1(ff_cache1_data[25]),
    .I2(ff_priority[0]) 
);
defparam n102_s6.INIT=8'hCA;
  LUT3 n102_s7 (
    .F(n102_7),
    .I0(ff_cache2_data[25]),
    .I1(ff_cache3_data[25]),
    .I2(ff_priority[0]) 
);
defparam n102_s7.INIT=8'hCA;
  LUT3 n103_s6 (
    .F(n103_6),
    .I0(ff_cache0_data[24]),
    .I1(ff_cache1_data[24]),
    .I2(ff_priority[0]) 
);
defparam n103_s6.INIT=8'hCA;
  LUT3 n103_s7 (
    .F(n103_7),
    .I0(ff_cache2_data[24]),
    .I1(ff_cache3_data[24]),
    .I2(ff_priority[0]) 
);
defparam n103_s7.INIT=8'hCA;
  LUT3 n104_s6 (
    .F(n104_6),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache1_data[23]),
    .I2(ff_priority[0]) 
);
defparam n104_s6.INIT=8'hCA;
  LUT3 n104_s7 (
    .F(n104_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache3_data[23]),
    .I2(ff_priority[0]) 
);
defparam n104_s7.INIT=8'hCA;
  LUT3 n105_s6 (
    .F(n105_6),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache1_data[22]),
    .I2(ff_priority[0]) 
);
defparam n105_s6.INIT=8'hCA;
  LUT3 n105_s7 (
    .F(n105_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache3_data[22]),
    .I2(ff_priority[0]) 
);
defparam n105_s7.INIT=8'hCA;
  LUT3 n106_s6 (
    .F(n106_6),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache1_data[21]),
    .I2(ff_priority[0]) 
);
defparam n106_s6.INIT=8'hCA;
  LUT3 n106_s7 (
    .F(n106_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache3_data[21]),
    .I2(ff_priority[0]) 
);
defparam n106_s7.INIT=8'hCA;
  LUT3 n107_s3 (
    .F(n107_6),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache1_data[20]),
    .I2(ff_priority[0]) 
);
defparam n107_s3.INIT=8'hCA;
  LUT3 n107_s4 (
    .F(n107_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache3_data[20]),
    .I2(ff_priority[0]) 
);
defparam n107_s4.INIT=8'hCA;
  LUT3 n108_s6 (
    .F(n108_6),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache1_data[19]),
    .I2(ff_priority[0]) 
);
defparam n108_s6.INIT=8'hCA;
  LUT3 n108_s7 (
    .F(n108_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache3_data[19]),
    .I2(ff_priority[0]) 
);
defparam n108_s7.INIT=8'hCA;
  LUT3 n109_s6 (
    .F(n109_6),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache1_data[18]),
    .I2(ff_priority[0]) 
);
defparam n109_s6.INIT=8'hCA;
  LUT3 n109_s7 (
    .F(n109_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache3_data[18]),
    .I2(ff_priority[0]) 
);
defparam n109_s7.INIT=8'hCA;
  LUT3 n110_s6 (
    .F(n110_6),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache1_data[17]),
    .I2(ff_priority[0]) 
);
defparam n110_s6.INIT=8'hCA;
  LUT3 n110_s7 (
    .F(n110_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache3_data[17]),
    .I2(ff_priority[0]) 
);
defparam n110_s7.INIT=8'hCA;
  LUT3 n111_s3 (
    .F(n111_6),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache1_data[16]),
    .I2(ff_priority[0]) 
);
defparam n111_s3.INIT=8'hCA;
  LUT3 n111_s4 (
    .F(n111_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache3_data[16]),
    .I2(ff_priority[0]) 
);
defparam n111_s4.INIT=8'hCA;
  LUT3 n112_s3 (
    .F(n112_6),
    .I0(ff_cache0_data[15]),
    .I1(ff_cache1_data[15]),
    .I2(ff_priority[0]) 
);
defparam n112_s3.INIT=8'hCA;
  LUT3 n112_s4 (
    .F(n112_7),
    .I0(ff_cache2_data[15]),
    .I1(ff_cache3_data[15]),
    .I2(ff_priority[0]) 
);
defparam n112_s4.INIT=8'hCA;
  LUT3 n113_s6 (
    .F(n113_6),
    .I0(ff_cache0_data[14]),
    .I1(ff_cache1_data[14]),
    .I2(ff_priority[0]) 
);
defparam n113_s6.INIT=8'hCA;
  LUT3 n113_s7 (
    .F(n113_7),
    .I0(ff_cache2_data[14]),
    .I1(ff_cache3_data[14]),
    .I2(ff_priority[0]) 
);
defparam n113_s7.INIT=8'hCA;
  LUT3 n114_s6 (
    .F(n114_6),
    .I0(ff_cache0_data[13]),
    .I1(ff_cache1_data[13]),
    .I2(ff_priority[0]) 
);
defparam n114_s6.INIT=8'hCA;
  LUT3 n114_s7 (
    .F(n114_7),
    .I0(ff_cache2_data[13]),
    .I1(ff_cache3_data[13]),
    .I2(ff_priority[0]) 
);
defparam n114_s7.INIT=8'hCA;
  LUT3 n115_s3 (
    .F(n115_6),
    .I0(ff_cache0_data[12]),
    .I1(ff_cache1_data[12]),
    .I2(ff_priority[0]) 
);
defparam n115_s3.INIT=8'hCA;
  LUT3 n115_s4 (
    .F(n115_7),
    .I0(ff_cache2_data[12]),
    .I1(ff_cache3_data[12]),
    .I2(ff_priority[0]) 
);
defparam n115_s4.INIT=8'hCA;
  LUT3 n116_s6 (
    .F(n116_6),
    .I0(ff_cache0_data[11]),
    .I1(ff_cache1_data[11]),
    .I2(ff_priority[0]) 
);
defparam n116_s6.INIT=8'hCA;
  LUT3 n116_s7 (
    .F(n116_7),
    .I0(ff_cache2_data[11]),
    .I1(ff_cache3_data[11]),
    .I2(ff_priority[0]) 
);
defparam n116_s7.INIT=8'hCA;
  LUT3 n117_s6 (
    .F(n117_6),
    .I0(ff_cache0_data[10]),
    .I1(ff_cache1_data[10]),
    .I2(ff_priority[0]) 
);
defparam n117_s6.INIT=8'hCA;
  LUT3 n117_s7 (
    .F(n117_7),
    .I0(ff_cache2_data[10]),
    .I1(ff_cache3_data[10]),
    .I2(ff_priority[0]) 
);
defparam n117_s7.INIT=8'hCA;
  LUT3 n118_s6 (
    .F(n118_6),
    .I0(ff_cache0_data[9]),
    .I1(ff_cache1_data[9]),
    .I2(ff_priority[0]) 
);
defparam n118_s6.INIT=8'hCA;
  LUT3 n118_s7 (
    .F(n118_7),
    .I0(ff_cache2_data[9]),
    .I1(ff_cache3_data[9]),
    .I2(ff_priority[0]) 
);
defparam n118_s7.INIT=8'hCA;
  LUT3 n119_s6 (
    .F(n119_6),
    .I0(ff_cache0_data[8]),
    .I1(ff_cache1_data[8]),
    .I2(ff_priority[0]) 
);
defparam n119_s6.INIT=8'hCA;
  LUT3 n119_s7 (
    .F(n119_7),
    .I0(ff_cache2_data[8]),
    .I1(ff_cache3_data[8]),
    .I2(ff_priority[0]) 
);
defparam n119_s7.INIT=8'hCA;
  LUT3 n120_s6 (
    .F(n120_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache1_data[7]),
    .I2(ff_priority[0]) 
);
defparam n120_s6.INIT=8'hCA;
  LUT3 n120_s7 (
    .F(n120_7),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache3_data[7]),
    .I2(ff_priority[0]) 
);
defparam n120_s7.INIT=8'hCA;
  LUT3 n121_s6 (
    .F(n121_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache1_data[6]),
    .I2(ff_priority[0]) 
);
defparam n121_s6.INIT=8'hCA;
  LUT3 n121_s7 (
    .F(n121_7),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache3_data[6]),
    .I2(ff_priority[0]) 
);
defparam n121_s7.INIT=8'hCA;
  LUT3 n122_s3 (
    .F(n122_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache1_data[5]),
    .I2(ff_priority[0]) 
);
defparam n122_s3.INIT=8'hCA;
  LUT3 n122_s4 (
    .F(n122_7),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache3_data[5]),
    .I2(ff_priority[0]) 
);
defparam n122_s4.INIT=8'hCA;
  LUT3 n123_s6 (
    .F(n123_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache1_data[4]),
    .I2(ff_priority[0]) 
);
defparam n123_s6.INIT=8'hCA;
  LUT3 n123_s7 (
    .F(n123_7),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache3_data[4]),
    .I2(ff_priority[0]) 
);
defparam n123_s7.INIT=8'hCA;
  LUT3 n124_s6 (
    .F(n124_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache1_data[3]),
    .I2(ff_priority[0]) 
);
defparam n124_s6.INIT=8'hCA;
  LUT3 n124_s7 (
    .F(n124_7),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache3_data[3]),
    .I2(ff_priority[0]) 
);
defparam n124_s7.INIT=8'hCA;
  LUT3 n125_s6 (
    .F(n125_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache1_data[2]),
    .I2(ff_priority[0]) 
);
defparam n125_s6.INIT=8'hCA;
  LUT3 n125_s7 (
    .F(n125_7),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache3_data[2]),
    .I2(ff_priority[0]) 
);
defparam n125_s7.INIT=8'hCA;
  LUT3 n126_s6 (
    .F(n126_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache1_data[1]),
    .I2(ff_priority[0]) 
);
defparam n126_s6.INIT=8'hCA;
  LUT3 n126_s7 (
    .F(n126_7),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache3_data[1]),
    .I2(ff_priority[0]) 
);
defparam n126_s7.INIT=8'hCA;
  LUT3 n127_s6 (
    .F(n127_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache1_data[0]),
    .I2(ff_priority[0]) 
);
defparam n127_s6.INIT=8'hCA;
  LUT3 n127_s7 (
    .F(n127_7),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache3_data[0]),
    .I2(ff_priority[0]) 
);
defparam n127_s7.INIT=8'hCA;
  LUT3 n466_s6 (
    .F(n466_6),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n466_s6.INIT=8'hCA;
  LUT3 n466_s7 (
    .F(n466_7),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n466_s7.INIT=8'hCA;
  LUT3 n469_s6 (
    .F(n469_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache0_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n469_s6.INIT=8'hCA;
  LUT3 n469_s7 (
    .F(n469_7),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache0_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n469_s7.INIT=8'hCA;
  LUT3 n470_s6 (
    .F(n470_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache0_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n470_s6.INIT=8'hCA;
  LUT3 n470_s7 (
    .F(n470_7),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache0_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n470_s7.INIT=8'hCA;
  LUT3 n471_s6 (
    .F(n471_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache0_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n471_s6.INIT=8'hCA;
  LUT3 n471_s7 (
    .F(n471_7),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache0_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n471_s7.INIT=8'hCA;
  LUT3 n472_s6 (
    .F(n472_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache0_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n472_s6.INIT=8'hCA;
  LUT3 n472_s7 (
    .F(n472_7),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache0_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n472_s7.INIT=8'hCA;
  LUT3 n473_s6 (
    .F(n473_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache0_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n473_s6.INIT=8'hCA;
  LUT3 n473_s7 (
    .F(n473_7),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache0_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n473_s7.INIT=8'hCA;
  LUT3 n474_s6 (
    .F(n474_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache0_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n474_s6.INIT=8'hCA;
  LUT3 n474_s7 (
    .F(n474_7),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache0_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n474_s7.INIT=8'hCA;
  LUT3 n475_s6 (
    .F(n475_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache0_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n475_s6.INIT=8'hCA;
  LUT3 n475_s7 (
    .F(n475_7),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache0_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n475_s7.INIT=8'hCA;
  LUT3 n476_s6 (
    .F(n476_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache0_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n476_s6.INIT=8'hCA;
  LUT3 n476_s7 (
    .F(n476_7),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache0_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n476_s7.INIT=8'hCA;
  LUT3 n508_s6 (
    .F(n508_6),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n508_s6.INIT=8'hCA;
  LUT3 n508_s7 (
    .F(n508_7),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache1_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n508_s7.INIT=8'hCA;
  LUT3 n511_s6 (
    .F(n511_6),
    .I0(ff_cache1_data[7]),
    .I1(ff_cache1_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n511_s6.INIT=8'hCA;
  LUT3 n511_s7 (
    .F(n511_7),
    .I0(ff_cache1_data[23]),
    .I1(ff_cache1_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n511_s7.INIT=8'hCA;
  LUT3 n512_s6 (
    .F(n512_6),
    .I0(ff_cache1_data[6]),
    .I1(ff_cache1_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n512_s6.INIT=8'hCA;
  LUT3 n512_s7 (
    .F(n512_7),
    .I0(ff_cache1_data[22]),
    .I1(ff_cache1_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n512_s7.INIT=8'hCA;
  LUT3 n513_s6 (
    .F(n513_6),
    .I0(ff_cache1_data[5]),
    .I1(ff_cache1_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n513_s6.INIT=8'hCA;
  LUT3 n513_s7 (
    .F(n513_7),
    .I0(ff_cache1_data[21]),
    .I1(ff_cache1_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n513_s7.INIT=8'hCA;
  LUT3 n514_s6 (
    .F(n514_6),
    .I0(ff_cache1_data[4]),
    .I1(ff_cache1_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n514_s6.INIT=8'hCA;
  LUT3 n514_s7 (
    .F(n514_7),
    .I0(ff_cache1_data[20]),
    .I1(ff_cache1_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n514_s7.INIT=8'hCA;
  LUT3 n515_s6 (
    .F(n515_6),
    .I0(ff_cache1_data[3]),
    .I1(ff_cache1_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n515_s6.INIT=8'hCA;
  LUT3 n515_s7 (
    .F(n515_7),
    .I0(ff_cache1_data[19]),
    .I1(ff_cache1_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n515_s7.INIT=8'hCA;
  LUT3 n516_s6 (
    .F(n516_6),
    .I0(ff_cache1_data[2]),
    .I1(ff_cache1_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n516_s6.INIT=8'hCA;
  LUT3 n516_s7 (
    .F(n516_7),
    .I0(ff_cache1_data[18]),
    .I1(ff_cache1_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n516_s7.INIT=8'hCA;
  LUT3 n517_s6 (
    .F(n517_6),
    .I0(ff_cache1_data[1]),
    .I1(ff_cache1_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n517_s6.INIT=8'hCA;
  LUT3 n517_s7 (
    .F(n517_7),
    .I0(ff_cache1_data[17]),
    .I1(ff_cache1_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n517_s7.INIT=8'hCA;
  LUT3 n518_s6 (
    .F(n518_6),
    .I0(ff_cache1_data[0]),
    .I1(ff_cache1_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n518_s6.INIT=8'hCA;
  LUT3 n518_s7 (
    .F(n518_7),
    .I0(ff_cache1_data[16]),
    .I1(ff_cache1_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n518_s7.INIT=8'hCA;
  LUT3 n550_s6 (
    .F(n550_6),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n550_s6.INIT=8'hCA;
  LUT3 n550_s7 (
    .F(n550_7),
    .I0(ff_cache2_data_mask[2]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n550_s7.INIT=8'hCA;
  LUT3 n1210_s3 (
    .F(n553_6),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache2_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s3.INIT=8'hCA;
  LUT3 n1210_s4 (
    .F(n553_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache2_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s4.INIT=8'hCA;
  LUT3 n1211_s3 (
    .F(n554_6),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache2_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s3.INIT=8'hCA;
  LUT3 n1211_s4 (
    .F(n554_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache2_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s4.INIT=8'hCA;
  LUT3 n1212_s3 (
    .F(n555_6),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache2_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s3.INIT=8'hCA;
  LUT3 n1212_s4 (
    .F(n555_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache2_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s4.INIT=8'hCA;
  LUT3 n1213_s3 (
    .F(n556_6),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache2_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s3.INIT=8'hCA;
  LUT3 n1213_s4 (
    .F(n556_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache2_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s4.INIT=8'hCA;
  LUT3 n1214_s3 (
    .F(n557_6),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache2_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s3.INIT=8'hCA;
  LUT3 n1214_s4 (
    .F(n557_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache2_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s4.INIT=8'hCA;
  LUT3 n1215_s3 (
    .F(n558_6),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache2_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s3.INIT=8'hCA;
  LUT3 n1215_s4 (
    .F(n558_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache2_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s4.INIT=8'hCA;
  LUT3 n1216_s3 (
    .F(n559_6),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache2_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s3.INIT=8'hCA;
  LUT3 n1216_s4 (
    .F(n559_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache2_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s4.INIT=8'hCA;
  LUT3 n1217_s3 (
    .F(n560_6),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache2_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s3.INIT=8'hCA;
  LUT3 n1217_s4 (
    .F(n560_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache2_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s4.INIT=8'hCA;
  LUT3 n592_s6 (
    .F(n592_6),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n592_s6.INIT=8'hCA;
  LUT3 n592_s7 (
    .F(n592_7),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache3_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n592_s7.INIT=8'hCA;
  LUT3 n1210_s5 (
    .F(n595_6),
    .I0(ff_cache3_data[7]),
    .I1(ff_cache3_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s5.INIT=8'hCA;
  LUT3 n1210_s6 (
    .F(n595_7),
    .I0(ff_cache3_data[23]),
    .I1(ff_cache3_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1210_s6.INIT=8'hCA;
  LUT3 n1211_s5 (
    .F(n596_6),
    .I0(ff_cache3_data[6]),
    .I1(ff_cache3_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s5.INIT=8'hCA;
  LUT3 n1211_s6 (
    .F(n596_7),
    .I0(ff_cache3_data[22]),
    .I1(ff_cache3_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1211_s6.INIT=8'hCA;
  LUT3 n1212_s5 (
    .F(n597_6),
    .I0(ff_cache3_data[5]),
    .I1(ff_cache3_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s5.INIT=8'hCA;
  LUT3 n1212_s6 (
    .F(n597_7),
    .I0(ff_cache3_data[21]),
    .I1(ff_cache3_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1212_s6.INIT=8'hCA;
  LUT3 n1213_s5 (
    .F(n598_6),
    .I0(ff_cache3_data[4]),
    .I1(ff_cache3_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s5.INIT=8'hCA;
  LUT3 n1213_s6 (
    .F(n598_7),
    .I0(ff_cache3_data[20]),
    .I1(ff_cache3_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1213_s6.INIT=8'hCA;
  LUT3 n1214_s5 (
    .F(n599_6),
    .I0(ff_cache3_data[3]),
    .I1(ff_cache3_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s5.INIT=8'hCA;
  LUT3 n1214_s6 (
    .F(n599_7),
    .I0(ff_cache3_data[19]),
    .I1(ff_cache3_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1214_s6.INIT=8'hCA;
  LUT3 n1215_s5 (
    .F(n600_6),
    .I0(ff_cache3_data[2]),
    .I1(ff_cache3_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s5.INIT=8'hCA;
  LUT3 n1215_s6 (
    .F(n600_7),
    .I0(ff_cache3_data[18]),
    .I1(ff_cache3_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1215_s6.INIT=8'hCA;
  LUT3 n1216_s5 (
    .F(n601_6),
    .I0(ff_cache3_data[1]),
    .I1(ff_cache3_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s5.INIT=8'hCA;
  LUT3 n1216_s6 (
    .F(n601_7),
    .I0(ff_cache3_data[17]),
    .I1(ff_cache3_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1216_s6.INIT=8'hCA;
  LUT3 n1217_s5 (
    .F(n602_6),
    .I0(ff_cache3_data[0]),
    .I1(ff_cache3_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s5.INIT=8'hCA;
  LUT3 n1217_s6 (
    .F(n602_7),
    .I0(ff_cache3_data[16]),
    .I1(ff_cache3_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1217_s6.INIT=8'hCA;
  LUT3 n4780_s6 (
    .F(n4780_6),
    .I0(w_command_vram_rdata[7]),
    .I1(w_command_vram_rdata[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4780_s6.INIT=8'hCA;
  LUT3 n4780_s7 (
    .F(n4780_7),
    .I0(w_command_vram_rdata[23]),
    .I1(w_command_vram_rdata[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4780_s7.INIT=8'hCA;
  LUT3 n4781_s6 (
    .F(n4781_6),
    .I0(w_command_vram_rdata[6]),
    .I1(w_command_vram_rdata[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4781_s6.INIT=8'hCA;
  LUT3 n4781_s7 (
    .F(n4781_7),
    .I0(w_command_vram_rdata[22]),
    .I1(w_command_vram_rdata[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4781_s7.INIT=8'hCA;
  LUT3 n4782_s6 (
    .F(n4782_6),
    .I0(w_command_vram_rdata[5]),
    .I1(w_command_vram_rdata[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4782_s6.INIT=8'hCA;
  LUT3 n4782_s7 (
    .F(n4782_7),
    .I0(w_command_vram_rdata[21]),
    .I1(w_command_vram_rdata[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4782_s7.INIT=8'hCA;
  LUT3 n4783_s6 (
    .F(n4783_6),
    .I0(w_command_vram_rdata[4]),
    .I1(w_command_vram_rdata[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4783_s6.INIT=8'hCA;
  LUT3 n4783_s7 (
    .F(n4783_7),
    .I0(w_command_vram_rdata[20]),
    .I1(w_command_vram_rdata[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4783_s7.INIT=8'hCA;
  LUT3 n4784_s6 (
    .F(n4784_6),
    .I0(w_command_vram_rdata[3]),
    .I1(w_command_vram_rdata[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4784_s6.INIT=8'hCA;
  LUT3 n4784_s7 (
    .F(n4784_7),
    .I0(w_command_vram_rdata[19]),
    .I1(w_command_vram_rdata[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4784_s7.INIT=8'hCA;
  LUT3 n4785_s6 (
    .F(n4785_6),
    .I0(w_command_vram_rdata[2]),
    .I1(w_command_vram_rdata[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4785_s6.INIT=8'hCA;
  LUT3 n4785_s7 (
    .F(n4785_7),
    .I0(w_command_vram_rdata[18]),
    .I1(w_command_vram_rdata[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4785_s7.INIT=8'hCA;
  LUT3 n4786_s6 (
    .F(n4786_6),
    .I0(w_command_vram_rdata[1]),
    .I1(w_command_vram_rdata[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4786_s6.INIT=8'hCA;
  LUT3 n4786_s7 (
    .F(n4786_7),
    .I0(w_command_vram_rdata[17]),
    .I1(w_command_vram_rdata[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4786_s7.INIT=8'hCA;
  LUT3 n4787_s6 (
    .F(n4787_6),
    .I0(w_command_vram_rdata[0]),
    .I1(w_command_vram_rdata[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4787_s6.INIT=8'hCA;
  LUT3 n4787_s7 (
    .F(n4787_7),
    .I0(w_command_vram_rdata[16]),
    .I1(w_command_vram_rdata[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4787_s7.INIT=8'hCA;
  LUT2 w_cache2_hit_s0 (
    .F(w_cache2_hit),
    .I0(n52_3),
    .I1(ff_cache2_data_en) 
);
defparam w_cache2_hit_s0.INIT=4'h4;
  LUT3 n5084_s2 (
    .F(n5084_5),
    .I0(ff_cache_vram_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(n5284_7) 
);
defparam n5084_s2.INIT=8'hCA;
  LUT3 n5085_s1 (
    .F(n5085_4),
    .I0(ff_cache_vram_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n5284_7) 
);
defparam n5085_s1.INIT=8'hCA;
  LUT3 n5086_s1 (
    .F(n5086_4),
    .I0(ff_cache_vram_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5284_7) 
);
defparam n5086_s1.INIT=8'hCA;
  LUT3 n5087_s1 (
    .F(n5087_4),
    .I0(ff_cache_vram_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n5284_7) 
);
defparam n5087_s1.INIT=8'hCA;
  LUT3 n5088_s1 (
    .F(n5088_4),
    .I0(ff_cache_vram_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n5284_7) 
);
defparam n5088_s1.INIT=8'hCA;
  LUT3 n5089_s1 (
    .F(n5089_4),
    .I0(ff_cache_vram_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n5284_7) 
);
defparam n5089_s1.INIT=8'hCA;
  LUT3 n5090_s1 (
    .F(n5090_4),
    .I0(ff_cache_vram_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n5284_7) 
);
defparam n5090_s1.INIT=8'hCA;
  LUT3 n5091_s1 (
    .F(n5091_4),
    .I0(ff_cache_vram_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n5284_7) 
);
defparam n5091_s1.INIT=8'hCA;
  LUT3 n5092_s1 (
    .F(n5092_4),
    .I0(ff_cache_vram_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5284_7) 
);
defparam n5092_s1.INIT=8'hCA;
  LUT3 n5093_s1 (
    .F(n5093_4),
    .I0(ff_cache_vram_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5284_7) 
);
defparam n5093_s1.INIT=8'hCA;
  LUT3 n5094_s1 (
    .F(n5094_4),
    .I0(ff_cache_vram_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5284_7) 
);
defparam n5094_s1.INIT=8'hCA;
  LUT3 n5095_s1 (
    .F(n5095_4),
    .I0(ff_cache_vram_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n5284_7) 
);
defparam n5095_s1.INIT=8'hCA;
  LUT3 n5096_s1 (
    .F(n5096_4),
    .I0(ff_cache_vram_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5284_7) 
);
defparam n5096_s1.INIT=8'hCA;
  LUT3 n5097_s1 (
    .F(n5097_4),
    .I0(ff_cache_vram_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n5284_7) 
);
defparam n5097_s1.INIT=8'hCA;
  LUT3 n5098_s1 (
    .F(n5098_4),
    .I0(ff_cache_vram_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n5284_7) 
);
defparam n5098_s1.INIT=8'hCA;
  LUT3 n5156_s2 (
    .F(n5156_5),
    .I0(ff_cache_vram_wdata[7]),
    .I1(w_command_vram_rdata[31]),
    .I2(n5284_7) 
);
defparam n5156_s2.INIT=8'hCA;
  LUT3 n5157_s1 (
    .F(n5157_4),
    .I0(ff_cache_vram_wdata[6]),
    .I1(w_command_vram_rdata[30]),
    .I2(n5284_7) 
);
defparam n5157_s1.INIT=8'hCA;
  LUT3 n5158_s1 (
    .F(n5158_4),
    .I0(ff_cache_vram_wdata[5]),
    .I1(w_command_vram_rdata[29]),
    .I2(n5284_7) 
);
defparam n5158_s1.INIT=8'hCA;
  LUT3 n5159_s1 (
    .F(n5159_4),
    .I0(ff_cache_vram_wdata[4]),
    .I1(w_command_vram_rdata[28]),
    .I2(n5284_7) 
);
defparam n5159_s1.INIT=8'hCA;
  LUT3 n5160_s1 (
    .F(n5160_4),
    .I0(ff_cache_vram_wdata[3]),
    .I1(w_command_vram_rdata[27]),
    .I2(n5284_7) 
);
defparam n5160_s1.INIT=8'hCA;
  LUT3 n5161_s1 (
    .F(n5161_4),
    .I0(ff_cache_vram_wdata[2]),
    .I1(w_command_vram_rdata[26]),
    .I2(n5284_7) 
);
defparam n5161_s1.INIT=8'hCA;
  LUT3 n5162_s1 (
    .F(n5162_4),
    .I0(ff_cache_vram_wdata[1]),
    .I1(w_command_vram_rdata[25]),
    .I2(n5284_7) 
);
defparam n5162_s1.INIT=8'hCA;
  LUT3 n5163_s1 (
    .F(n5163_4),
    .I0(ff_cache_vram_wdata[0]),
    .I1(w_command_vram_rdata[24]),
    .I2(n5284_7) 
);
defparam n5163_s1.INIT=8'hCA;
  LUT3 n5164_s2 (
    .F(n5164_5),
    .I0(w_command_vram_rdata[23]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5164_s2.INIT=8'hAC;
  LUT3 n5165_s1 (
    .F(n5165_4),
    .I0(w_command_vram_rdata[22]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5165_s1.INIT=8'hAC;
  LUT3 n5166_s1 (
    .F(n5166_4),
    .I0(w_command_vram_rdata[21]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5166_s1.INIT=8'hAC;
  LUT3 n5167_s1 (
    .F(n5167_4),
    .I0(w_command_vram_rdata[20]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5167_s1.INIT=8'hAC;
  LUT3 n5168_s1 (
    .F(n5168_4),
    .I0(w_command_vram_rdata[19]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5168_s1.INIT=8'hAC;
  LUT3 n5169_s1 (
    .F(n5169_4),
    .I0(w_command_vram_rdata[18]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5169_s1.INIT=8'hAC;
  LUT3 n5170_s1 (
    .F(n5170_4),
    .I0(w_command_vram_rdata[17]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5170_s1.INIT=8'hAC;
  LUT3 n5171_s1 (
    .F(n5171_4),
    .I0(w_command_vram_rdata[16]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5171_s1.INIT=8'hAC;
  LUT3 n5172_s2 (
    .F(n5172_5),
    .I0(w_command_vram_rdata[15]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5172_s2.INIT=8'hAC;
  LUT3 n5173_s1 (
    .F(n5173_4),
    .I0(w_command_vram_rdata[14]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5173_s1.INIT=8'hAC;
  LUT3 n5174_s1 (
    .F(n5174_4),
    .I0(w_command_vram_rdata[13]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5174_s1.INIT=8'hAC;
  LUT3 n5175_s1 (
    .F(n5175_4),
    .I0(w_command_vram_rdata[12]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5175_s1.INIT=8'hAC;
  LUT3 n5176_s1 (
    .F(n5176_4),
    .I0(w_command_vram_rdata[11]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5176_s1.INIT=8'hAC;
  LUT3 n5177_s1 (
    .F(n5177_4),
    .I0(w_command_vram_rdata[10]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5177_s1.INIT=8'hAC;
  LUT3 n5178_s1 (
    .F(n5178_4),
    .I0(w_command_vram_rdata[9]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5178_s1.INIT=8'hAC;
  LUT3 n5179_s1 (
    .F(n5179_4),
    .I0(w_command_vram_rdata[8]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5179_s1.INIT=8'hAC;
  LUT3 n5180_s2 (
    .F(n5180_5),
    .I0(w_command_vram_rdata[7]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5284_7) 
);
defparam n5180_s2.INIT=8'hAC;
  LUT3 n5181_s1 (
    .F(n5181_4),
    .I0(w_command_vram_rdata[6]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5284_7) 
);
defparam n5181_s1.INIT=8'hAC;
  LUT3 n5182_s1 (
    .F(n5182_4),
    .I0(w_command_vram_rdata[5]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5284_7) 
);
defparam n5182_s1.INIT=8'hAC;
  LUT3 n5183_s1 (
    .F(n5183_4),
    .I0(w_command_vram_rdata[4]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5284_7) 
);
defparam n5183_s1.INIT=8'hAC;
  LUT3 n5184_s1 (
    .F(n5184_4),
    .I0(w_command_vram_rdata[3]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5284_7) 
);
defparam n5184_s1.INIT=8'hAC;
  LUT3 n5185_s1 (
    .F(n5185_4),
    .I0(w_command_vram_rdata[2]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5284_7) 
);
defparam n5185_s1.INIT=8'hAC;
  LUT3 n5186_s1 (
    .F(n5186_4),
    .I0(w_command_vram_rdata[1]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5284_7) 
);
defparam n5186_s1.INIT=8'hAC;
  LUT3 n5187_s1 (
    .F(n5187_4),
    .I0(w_command_vram_rdata[0]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5284_7) 
);
defparam n5187_s1.INIT=8'hAC;
  LUT4 n5851_s6 (
    .F(n5851_9),
    .I0(n5851_10),
    .I1(n5851_11),
    .I2(n5851_12),
    .I3(n5851_13) 
);
defparam n5851_s6.INIT=16'hFF0E;
  LUT4 n5852_s6 (
    .F(n5852_9),
    .I0(n5852_10),
    .I1(n5852_11),
    .I2(n5851_12),
    .I3(n5852_12) 
);
defparam n5852_s6.INIT=16'hFF0E;
  LUT4 n5853_s6 (
    .F(n5853_9),
    .I0(n5853_10),
    .I1(n5853_11),
    .I2(n83_9),
    .I3(n5851_12) 
);
defparam n5853_s6.INIT=16'hF011;
  LUT4 n5854_s6 (
    .F(n5854_9),
    .I0(n5854_10),
    .I1(n5854_11),
    .I2(n5851_12),
    .I3(n5854_12) 
);
defparam n5854_s6.INIT=16'hFF0E;
  LUT4 n5855_s6 (
    .F(n5855_9),
    .I0(n5855_10),
    .I1(n5855_11),
    .I2(n5851_12),
    .I3(n5855_12) 
);
defparam n5855_s6.INIT=16'hFF0E;
  LUT4 n5856_s6 (
    .F(n5856_9),
    .I0(n5856_10),
    .I1(n5856_11),
    .I2(n5851_12),
    .I3(n5856_12) 
);
defparam n5856_s6.INIT=16'hFF0E;
  LUT4 n5857_s6 (
    .F(n5857_9),
    .I0(n5857_10),
    .I1(n5857_11),
    .I2(n5851_12),
    .I3(n5857_12) 
);
defparam n5857_s6.INIT=16'hFF0E;
  LUT4 n5858_s6 (
    .F(n5858_9),
    .I0(n5858_10),
    .I1(n5858_11),
    .I2(n5851_12),
    .I3(n5858_12) 
);
defparam n5858_s6.INIT=16'hFF0E;
  LUT4 n5859_s6 (
    .F(n5859_9),
    .I0(n5859_10),
    .I1(n5859_11),
    .I2(n89_9),
    .I3(n5851_12) 
);
defparam n5859_s6.INIT=16'hF011;
  LUT4 n5860_s6 (
    .F(n5860_9),
    .I0(n5860_10),
    .I1(n5860_11),
    .I2(n90_9),
    .I3(n5851_12) 
);
defparam n5860_s6.INIT=16'hF011;
  LUT4 n5861_s6 (
    .F(n5861_9),
    .I0(n5861_10),
    .I1(n5861_11),
    .I2(n91_9),
    .I3(n5851_12) 
);
defparam n5861_s6.INIT=16'hF011;
  LUT4 n5862_s6 (
    .F(n5862_9),
    .I0(n5862_10),
    .I1(n5862_11),
    .I2(n5851_12),
    .I3(n5862_12) 
);
defparam n5862_s6.INIT=16'hFF0E;
  LUT4 n5863_s6 (
    .F(n5863_9),
    .I0(n5863_10),
    .I1(n5863_11),
    .I2(n93_9),
    .I3(n5851_12) 
);
defparam n5863_s6.INIT=16'hF011;
  LUT4 n5864_s6 (
    .F(n5864_9),
    .I0(n5864_10),
    .I1(n5864_11),
    .I2(n5851_12),
    .I3(n5864_12) 
);
defparam n5864_s6.INIT=16'hFF0E;
  LUT4 n5865_s6 (
    .F(n5865_9),
    .I0(n5865_10),
    .I1(n5865_11),
    .I2(n5851_12),
    .I3(n5865_12) 
);
defparam n5865_s6.INIT=16'hFF0E;
  LUT4 n5866_s1 (
    .F(n5866_4),
    .I0(n5866_5),
    .I1(n5866_6),
    .I2(n96_9),
    .I3(n5866_29) 
);
defparam n5866_s1.INIT=16'hEEF0;
  LUT4 n5867_s1 (
    .F(n5867_4),
    .I0(n5866_29),
    .I1(n97_9),
    .I2(n5867_5),
    .I3(n5867_6) 
);
defparam n5867_s1.INIT=16'h000E;
  LUT4 n5868_s1 (
    .F(n5868_4),
    .I0(n5868_5),
    .I1(n5868_6),
    .I2(n98_9),
    .I3(n5866_29) 
);
defparam n5868_s1.INIT=16'h11F0;
  LUT4 n5869_s1 (
    .F(n5869_4),
    .I0(n5869_5),
    .I1(n5869_6),
    .I2(n99_9),
    .I3(n5866_29) 
);
defparam n5869_s1.INIT=16'h11F0;
  LUT4 n5870_s1 (
    .F(n5870_4),
    .I0(n5870_5),
    .I1(n5870_6),
    .I2(n5851_12),
    .I3(n5870_28) 
);
defparam n5870_s1.INIT=16'h00F1;
  LUT4 n5871_s1 (
    .F(n5871_4),
    .I0(n5871_5),
    .I1(n5871_6),
    .I2(n101_9),
    .I3(n5866_29) 
);
defparam n5871_s1.INIT=16'h11F0;
  LUT4 n5872_s1 (
    .F(n5872_4),
    .I0(n5872_5),
    .I1(n102_9),
    .I2(n5872_6),
    .I3(n5851_12) 
);
defparam n5872_s1.INIT=16'h0C05;
  LUT4 n5873_s1 (
    .F(n5873_4),
    .I0(n5873_5),
    .I1(n5873_6),
    .I2(n103_9),
    .I3(n5866_29) 
);
defparam n5873_s1.INIT=16'hEEF0;
  LUT4 n5874_s1 (
    .F(n5874_4),
    .I0(n5874_5),
    .I1(n104_9),
    .I2(n5874_6),
    .I3(n5851_12) 
);
defparam n5874_s1.INIT=16'h0C05;
  LUT4 n5875_s1 (
    .F(n5875_4),
    .I0(n5866_29),
    .I1(n105_9),
    .I2(n5875_5),
    .I3(n5875_6) 
);
defparam n5875_s1.INIT=16'h000E;
  LUT4 n5876_s1 (
    .F(n5876_4),
    .I0(n5876_5),
    .I1(n106_9),
    .I2(n5876_6),
    .I3(n5851_12) 
);
defparam n5876_s1.INIT=16'h0C05;
  LUT4 n5877_s1 (
    .F(n5877_4),
    .I0(n5877_5),
    .I1(n5877_27),
    .I2(n5877_7),
    .I3(n5877_29) 
);
defparam n5877_s1.INIT=16'hFFF4;
  LUT4 n5878_s1 (
    .F(n5878_4),
    .I0(n5878_5),
    .I1(n108_9),
    .I2(n5878_6),
    .I3(n5851_12) 
);
defparam n5878_s1.INIT=16'h0C05;
  LUT4 n5879_s1 (
    .F(n5879_4),
    .I0(n5879_5),
    .I1(n109_9),
    .I2(n5879_6),
    .I3(n5851_12) 
);
defparam n5879_s1.INIT=16'h0C05;
  LUT4 n5880_s1 (
    .F(n5880_4),
    .I0(n5880_5),
    .I1(n110_9),
    .I2(n5880_6),
    .I3(n5851_12) 
);
defparam n5880_s1.INIT=16'h0C05;
  LUT4 n5881_s1 (
    .F(n5881_4),
    .I0(n5881_5),
    .I1(n5881_6),
    .I2(n5881_7),
    .I3(n5881_30) 
);
defparam n5881_s1.INIT=16'h0007;
  LUT4 n5882_s1 (
    .F(n5882_4),
    .I0(n5882_5),
    .I1(n5882_6),
    .I2(n5882_7),
    .I3(n5882_30) 
);
defparam n5882_s1.INIT=16'h0007;
  LUT3 n5883_s1 (
    .F(n5883_4),
    .I0(n5883_5),
    .I1(n113_9),
    .I2(n5866_29) 
);
defparam n5883_s1.INIT=8'hAC;
  LUT4 n5884_s1 (
    .F(n5884_4),
    .I0(n5884_5),
    .I1(n114_9),
    .I2(n5884_6),
    .I3(n5851_12) 
);
defparam n5884_s1.INIT=16'h0C05;
  LUT4 n5885_s1 (
    .F(n5885_4),
    .I0(n5885_5),
    .I1(n5885_6),
    .I2(n5885_7),
    .I3(n5885_30) 
);
defparam n5885_s1.INIT=16'h0007;
  LUT4 n5886_s1 (
    .F(n5886_4),
    .I0(n5866_29),
    .I1(n116_9),
    .I2(n5886_5),
    .I3(n5886_6) 
);
defparam n5886_s1.INIT=16'h000E;
  LUT4 n5887_s1 (
    .F(n5887_4),
    .I0(n5887_5),
    .I1(n117_9),
    .I2(n5887_6),
    .I3(n5851_12) 
);
defparam n5887_s1.INIT=16'h0C05;
  LUT4 n5888_s1 (
    .F(n5888_4),
    .I0(n5888_5),
    .I1(n5888_6),
    .I2(n118_9),
    .I3(n5866_29) 
);
defparam n5888_s1.INIT=16'hEEF0;
  LUT4 n5889_s1 (
    .F(n5889_4),
    .I0(n5889_5),
    .I1(n119_9),
    .I2(n5889_6),
    .I3(n5851_12) 
);
defparam n5889_s1.INIT=16'h0C05;
  LUT4 n5890_s1 (
    .F(n5890_4),
    .I0(n5866_29),
    .I1(n120_9),
    .I2(n5890_5),
    .I3(n5890_6) 
);
defparam n5890_s1.INIT=16'h000E;
  LUT4 n5891_s1 (
    .F(n5891_4),
    .I0(n5866_29),
    .I1(n121_9),
    .I2(n5891_5),
    .I3(n5891_6) 
);
defparam n5891_s1.INIT=16'hFFF4;
  LUT4 n5892_s1 (
    .F(n5892_4),
    .I0(n5892_5),
    .I1(n5892_6),
    .I2(n5892_7),
    .I3(n5892_30) 
);
defparam n5892_s1.INIT=16'h0007;
  LUT4 n5893_s1 (
    .F(n5893_4),
    .I0(n5866_29),
    .I1(n123_9),
    .I2(n5893_5),
    .I3(n5893_6) 
);
defparam n5893_s1.INIT=16'h000E;
  LUT4 n5894_s1 (
    .F(n5894_4),
    .I0(n5866_29),
    .I1(n124_9),
    .I2(n5894_5),
    .I3(n5894_6) 
);
defparam n5894_s1.INIT=16'h000E;
  LUT4 n5895_s1 (
    .F(n5895_4),
    .I0(n5866_29),
    .I1(n125_9),
    .I2(n5895_5),
    .I3(n5895_6) 
);
defparam n5895_s1.INIT=16'h000E;
  LUT4 n5896_s1 (
    .F(n5896_4),
    .I0(n5896_5),
    .I1(n126_9),
    .I2(n5896_6),
    .I3(n5851_12) 
);
defparam n5896_s1.INIT=16'h0C05;
  LUT4 n5897_s1 (
    .F(n5897_4),
    .I0(n5897_5),
    .I1(n5897_6),
    .I2(n127_9),
    .I3(n5866_29) 
);
defparam n5897_s1.INIT=16'h11F0;
  LUT4 n5898_s6 (
    .F(n5898_9),
    .I0(n5898_10),
    .I1(n5898_11),
    .I2(n5898_12),
    .I3(n5898_13) 
);
defparam n5898_s6.INIT=16'h000B;
  LUT4 n5899_s6 (
    .F(n5899_9),
    .I0(n5899_10),
    .I1(n5898_11),
    .I2(n5899_11),
    .I3(n5899_12) 
);
defparam n5899_s6.INIT=16'h000B;
  LUT4 n5900_s6 (
    .F(n5900_9),
    .I0(n5900_10),
    .I1(n5898_11),
    .I2(n5900_11),
    .I3(n5900_12) 
);
defparam n5900_s6.INIT=16'h000B;
  LUT4 n5901_s6 (
    .F(n5901_9),
    .I0(n5901_10),
    .I1(n5898_11),
    .I2(n5901_11),
    .I3(n5901_12) 
);
defparam n5901_s6.INIT=16'h000B;
  LUT3 ff_cache0_already_read_s4 (
    .F(ff_cache0_already_read_8),
    .I0(ff_cache0_already_read_9),
    .I1(ff_cache0_already_read_15),
    .I2(ff_cache0_already_read_19) 
);
defparam ff_cache0_already_read_s4.INIT=8'hE0;
  LUT4 ff_cache1_already_read_s4 (
    .F(ff_cache1_already_read_8),
    .I0(ff_cache1_already_read_16),
    .I1(ff_cache1_already_read_10),
    .I2(n5284_7),
    .I3(ff_cache1_already_read_11) 
);
defparam ff_cache1_already_read_s4.INIT=16'hF800;
  LUT3 ff_cache2_already_read_s4 (
    .F(ff_cache2_already_read_8),
    .I0(ff_cache2_already_read_9),
    .I1(ff_cache2_already_read_16),
    .I2(ff_cache2_already_read_18) 
);
defparam ff_cache2_already_read_s4.INIT=8'hE0;
  LUT3 ff_cache3_already_read_s5 (
    .F(ff_cache3_already_read_9),
    .I0(ff_cache3_already_read_17),
    .I1(ff_cache3_already_read_11),
    .I2(ff_cache0_already_read_19) 
);
defparam ff_cache3_already_read_s5.INIT=8'h10;
  LUT4 ff_cache_vram_rdata_en_s3 (
    .F(ff_cache_vram_rdata_en_6),
    .I0(ff_cache_vram_rdata_en_7),
    .I1(ff_cache_vram_rdata_en_8),
    .I2(ff_cache_vram_rdata_en_9),
    .I3(ff_cache_vram_rdata_en_10) 
);
defparam ff_cache_vram_rdata_en_s3.INIT=16'hB000;
  LUT4 ff_flush_state_2_s3 (
    .F(ff_flush_state_1_7),
    .I0(ff_cache_vram_rdata_en_9),
    .I1(n5851_12),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state_2_9) 
);
defparam ff_flush_state_2_s3.INIT=16'h01FF;
  LUT4 n6693_s3 (
    .F(n6694_7),
    .I0(n6693_11),
    .I1(n6693_24),
    .I2(n6693_22),
    .I3(ff_start) 
);
defparam n6693_s3.INIT=16'hFF80;
  LUT3 ff_cache0_address_15_s5 (
    .F(ff_cache0_address_15_10),
    .I0(ff_cache0_address_15_11),
    .I1(ff_cache0_already_read_15),
    .I2(ff_cache0_already_read_19) 
);
defparam ff_cache0_address_15_s5.INIT=8'hE0;
  LUT4 ff_cache0_data_31_s5 (
    .F(ff_cache0_data_31_10),
    .I0(ff_cache0_data_31_11),
    .I1(ff_cache0_data_31_15),
    .I2(ff_cache0_data_31_13),
    .I3(ff_cache0_already_read_19) 
);
defparam ff_cache0_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_23_s5 (
    .F(ff_cache0_data_23_10),
    .I0(ff_cache0_data_31_11),
    .I1(ff_cache0_data_23_14),
    .I2(ff_cache0_data_23_12),
    .I3(ff_cache0_already_read_19) 
);
defparam ff_cache0_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_15_s5 (
    .F(ff_cache0_data_15_10),
    .I0(ff_cache0_data_31_11),
    .I1(ff_cache0_data_15_14),
    .I2(ff_cache0_data_15_12),
    .I3(ff_cache0_already_read_19) 
);
defparam ff_cache0_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_7_s5 (
    .F(ff_cache0_data_7_10),
    .I0(ff_cache0_data_31_11),
    .I1(ff_cache0_data_7_14),
    .I2(ff_cache0_data_7_12),
    .I3(ff_cache0_already_read_19) 
);
defparam ff_cache0_data_7_s5.INIT=16'hF800;
  LUT3 ff_cache1_address_16_s5 (
    .F(ff_cache1_address_16_10),
    .I0(ff_cache1_address_16_11),
    .I1(n5284_7),
    .I2(ff_cache1_already_read_11) 
);
defparam ff_cache1_address_16_s5.INIT=8'hD0;
  LUT4 ff_cache1_data_31_s5 (
    .F(ff_cache1_data_31_10),
    .I0(ff_cache1_data_31_21),
    .I1(ff_cache0_data_31_15),
    .I2(ff_cache1_data_31_12),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_31_s5.INIT=16'hF400;
  LUT4 ff_cache1_data_23_s5 (
    .F(ff_cache1_data_23_10),
    .I0(ff_cache1_data_31_21),
    .I1(ff_cache0_data_23_14),
    .I2(ff_cache1_data_23_11),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_23_s5.INIT=16'hF400;
  LUT4 ff_cache1_data_15_s5 (
    .F(ff_cache1_data_15_10),
    .I0(ff_cache1_data_31_21),
    .I1(ff_cache0_data_15_14),
    .I2(ff_cache1_data_15_11),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_15_s5.INIT=16'hF400;
  LUT4 ff_cache1_data_7_s5 (
    .F(ff_cache1_data_7_10),
    .I0(ff_cache1_data_31_21),
    .I1(ff_cache0_data_7_14),
    .I2(ff_cache1_data_7_11),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_7_s5.INIT=16'hF400;
  LUT3 ff_cache2_address_16_s5 (
    .F(ff_cache2_address_16_10),
    .I0(ff_cache2_address_16_11),
    .I1(ff_cache2_already_read_16),
    .I2(ff_cache0_already_read_19) 
);
defparam ff_cache2_address_16_s5.INIT=8'hE0;
  LUT2 ff_cache2_data_31_s5 (
    .F(ff_cache2_data_31_10),
    .I0(ff_cache2_data_31_11),
    .I1(ff_cache2_already_read_18) 
);
defparam ff_cache2_data_31_s5.INIT=4'h4;
  LUT2 ff_cache2_data_23_s5 (
    .F(ff_cache2_data_23_10),
    .I0(ff_cache2_data_23_11),
    .I1(ff_cache2_already_read_18) 
);
defparam ff_cache2_data_23_s5.INIT=4'h4;
  LUT2 ff_cache2_data_15_s5 (
    .F(ff_cache2_data_15_10),
    .I0(ff_cache2_data_15_11),
    .I1(ff_cache2_already_read_18) 
);
defparam ff_cache2_data_15_s5.INIT=4'h4;
  LUT2 ff_cache2_data_7_s5 (
    .F(ff_cache2_data_7_10),
    .I0(ff_cache2_data_7_11),
    .I1(ff_cache2_already_read_18) 
);
defparam ff_cache2_data_7_s5.INIT=4'h4;
  LUT3 ff_cache3_address_16_s5 (
    .F(ff_cache3_address_16_10),
    .I0(ff_cache3_address_16_11),
    .I1(ff_cache3_address_16_17),
    .I2(ff_cache0_already_read_19) 
);
defparam ff_cache3_address_16_s5.INIT=8'hE0;
  LUT2 ff_cache3_data_31_s5 (
    .F(ff_cache3_data_31_10),
    .I0(ff_cache3_data_31_11),
    .I1(ff_cache3_data_31_17) 
);
defparam ff_cache3_data_31_s5.INIT=4'h4;
  LUT2 ff_cache3_data_23_s5 (
    .F(ff_cache3_data_23_10),
    .I0(ff_cache3_data_23_11),
    .I1(ff_cache3_data_31_17) 
);
defparam ff_cache3_data_23_s5.INIT=4'h4;
  LUT2 ff_cache3_data_15_s5 (
    .F(ff_cache3_data_15_10),
    .I0(ff_cache3_data_15_11),
    .I1(ff_cache3_data_31_17) 
);
defparam ff_cache3_data_15_s5.INIT=4'h4;
  LUT2 ff_cache3_data_7_s5 (
    .F(ff_cache3_data_7_10),
    .I0(ff_cache3_data_7_11),
    .I1(ff_cache3_data_31_17) 
);
defparam ff_cache3_data_7_s5.INIT=4'h4;
  LUT4 ff_vram_address_16_s9 (
    .F(ff_vram_address_16_12),
    .I0(ff_cache_vram_write),
    .I1(ff_vram_address_16_25),
    .I2(ff_vram_wdata_31_8),
    .I3(ff_vram_wdata_31_9) 
);
defparam ff_vram_address_16_s9.INIT=16'h4F00;
  LUT4 ff_cache_vram_rdata_7_s6 (
    .F(ff_cache_vram_rdata_7_9),
    .I0(n5284_7),
    .I1(w_command_vram_rdata_en),
    .I2(ff_cache_vram_rdata_en_7),
    .I3(ff_cache0_already_read_19) 
);
defparam ff_cache_vram_rdata_7_s6.INIT=16'hF800;
  LUT4 ff_cache0_data_en_s3 (
    .F(ff_cache0_data_en_8),
    .I0(ff_cache0_data_en_12),
    .I1(ff_cache0_data_en_14),
    .I2(n6693_22),
    .I3(ff_start) 
);
defparam ff_cache0_data_en_s3.INIT=16'hFF10;
  LUT4 ff_cache1_data_en_s3 (
    .F(ff_cache1_data_en_8),
    .I0(ff_cache1_data_en_9),
    .I1(n6693_22),
    .I2(ff_cache1_data_en_10),
    .I3(ff_start) 
);
defparam ff_cache1_data_en_s3.INIT=16'hFF40;
  LUT4 ff_cache2_data_en_s3 (
    .F(ff_cache2_data_en_8),
    .I0(ff_cache2_data_en_9),
    .I1(ff_cache_vram_rdata_en_9),
    .I2(ff_cache2_data_en_10),
    .I3(ff_start) 
);
defparam ff_cache2_data_en_s3.INIT=16'hFFB0;
  LUT4 ff_cache3_data_en_s3 (
    .F(ff_cache3_data_en_8),
    .I0(ff_cache3_data_en_12),
    .I1(ff_cache3_data_en_10),
    .I2(n6693_22),
    .I3(ff_start) 
);
defparam ff_cache3_data_en_s3.INIT=16'hFF10;
  LUT4 ff_busy_s3 (
    .F(ff_busy_8),
    .I0(ff_busy_12),
    .I1(ff_cache_vram_rdata_en_8),
    .I2(ff_busy_14),
    .I3(ff_flush_state_2_9) 
);
defparam ff_busy_s3.INIT=16'hB0FF;
  LUT4 ff_cache0_data_mask_2_s6 (
    .F(ff_cache0_data_mask_2_11),
    .I0(ff_cache0_data_mask_2_12),
    .I1(ff_cache0_data_mask_2_19),
    .I2(ff_cache0_data_mask_2_21),
    .I3(ff_cache0_data_mask_2_23) 
);
defparam ff_cache0_data_mask_2_s6.INIT=16'h8F00;
  LUT4 ff_cache0_data_mask_1_s5 (
    .F(ff_cache0_data_mask_1_10),
    .I0(ff_cache0_data_mask_1_11),
    .I1(ff_cache0_data_mask_2_19),
    .I2(ff_cache0_data_mask_2_21),
    .I3(ff_cache0_data_mask_2_23) 
);
defparam ff_cache0_data_mask_1_s5.INIT=16'h8F00;
  LUT4 ff_cache0_data_mask_0_s5 (
    .F(ff_cache0_data_mask_0_10),
    .I0(ff_cache0_data_mask_0_11),
    .I1(ff_cache0_data_mask_2_19),
    .I2(ff_cache0_data_mask_2_21),
    .I3(ff_cache0_data_mask_2_23) 
);
defparam ff_cache0_data_mask_0_s5.INIT=16'h8F00;
  LUT4 ff_cache0_data_mask_3_s5 (
    .F(ff_cache0_data_mask_3_10),
    .I0(ff_cache0_data_mask_3_11),
    .I1(ff_cache0_data_mask_2_19),
    .I2(ff_cache0_data_mask_2_21),
    .I3(ff_cache0_data_mask_2_23) 
);
defparam ff_cache0_data_mask_3_s5.INIT=16'h8F00;
  LUT4 ff_vram_valid_s4 (
    .F(ff_vram_valid_7),
    .I0(ff_vram_valid_8),
    .I1(w_command_vram_valid),
    .I2(ff_vram_valid_9),
    .I3(ff_start) 
);
defparam ff_vram_valid_s4.INIT=16'hFFB0;
  LUT3 ff_cache1_data_mask_3_s7 (
    .F(ff_cache1_data_mask_3_12),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_3_14),
    .I2(ff_cache1_data_mask_3_20) 
);
defparam ff_cache1_data_mask_3_s7.INIT=8'h10;
  LUT3 ff_cache1_data_mask_2_s6 (
    .F(ff_cache1_data_mask_2_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_2_12),
    .I2(ff_cache1_data_mask_3_20) 
);
defparam ff_cache1_data_mask_2_s6.INIT=8'h10;
  LUT3 ff_cache1_data_mask_1_s6 (
    .F(ff_cache1_data_mask_1_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_1_12),
    .I2(ff_cache1_data_mask_3_20) 
);
defparam ff_cache1_data_mask_1_s6.INIT=8'h10;
  LUT3 ff_cache1_data_mask_0_s6 (
    .F(ff_cache1_data_mask_0_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_0_12),
    .I2(ff_cache1_data_mask_3_20) 
);
defparam ff_cache1_data_mask_0_s6.INIT=8'h10;
  LUT4 ff_cache2_data_mask_3_s7 (
    .F(ff_cache2_data_mask_3_12),
    .I0(ff_cache2_data_mask_3_19),
    .I1(ff_cache2_data_mask_3_14),
    .I2(ff_cache2_data_mask_3_15),
    .I3(ff_cache2_data_mask_3_23) 
);
defparam ff_cache2_data_mask_3_s7.INIT=16'h0100;
  LUT4 ff_cache2_data_mask_2_s6 (
    .F(ff_cache2_data_mask_2_11),
    .I0(ff_cache2_data_mask_3_19),
    .I1(ff_cache2_data_mask_3_14),
    .I2(ff_cache2_data_mask_2_12),
    .I3(ff_cache2_data_mask_3_23) 
);
defparam ff_cache2_data_mask_2_s6.INIT=16'h0100;
  LUT4 ff_cache2_data_mask_1_s6 (
    .F(ff_cache2_data_mask_1_11),
    .I0(ff_cache2_data_mask_3_19),
    .I1(ff_cache2_data_mask_3_14),
    .I2(ff_cache2_data_mask_1_12),
    .I3(ff_cache2_data_mask_3_23) 
);
defparam ff_cache2_data_mask_1_s6.INIT=16'h0100;
  LUT4 ff_cache2_data_mask_0_s6 (
    .F(ff_cache2_data_mask_0_11),
    .I0(ff_cache2_data_mask_3_19),
    .I1(ff_cache2_data_mask_3_14),
    .I2(ff_cache2_data_mask_0_12),
    .I3(ff_cache2_data_mask_3_23) 
);
defparam ff_cache2_data_mask_0_s6.INIT=16'h0100;
  LUT3 ff_vram_address_16_s10 (
    .F(ff_vram_address_16_14),
    .I0(ff_vram_address_16_16),
    .I1(ff_vram_address_16_23),
    .I2(ff_vram_address_16_12) 
);
defparam ff_vram_address_16_s10.INIT=8'hB0;
  LUT4 n6411_s3 (
    .F(n6411_8),
    .I0(ff_cache_flush_start),
    .I1(n6411_9),
    .I2(n6411_12),
    .I3(ff_start) 
);
defparam n6411_s3.INIT=16'h00FE;
  LUT3 n6409_s5 (
    .F(n6409_10),
    .I0(n6409_11),
    .I1(ff_cache_flush_start),
    .I2(ff_start) 
);
defparam n6409_s5.INIT=8'h0E;
  LUT3 n6697_s4 (
    .F(n6697_9),
    .I0(ff_vram_address_16_25),
    .I1(ff_cache_flush_start),
    .I2(ff_start) 
);
defparam n6697_s4.INIT=8'h0E;
  LUT4 n6695_s6 (
    .F(n6695_11),
    .I0(n6695_12),
    .I1(n5851_12),
    .I2(ff_start),
    .I3(w_command_vram_valid) 
);
defparam n6695_s6.INIT=16'h000E;
  LUT4 n6694_s3 (
    .F(n6694_9),
    .I0(n6694_12),
    .I1(ff_priority[0]),
    .I2(ff_start),
    .I3(ff_busy_12) 
);
defparam n6694_s3.INIT=16'h0A03;
  LUT4 n6693_s4 (
    .F(n6693_10),
    .I0(n6693_14),
    .I1(n6693_20),
    .I2(ff_start),
    .I3(ff_busy_12) 
);
defparam n6693_s4.INIT=16'h0C0A;
  LUT3 n5284_s2 (
    .F(n5284_7),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid) 
);
defparam n5284_s2.INIT=8'hEF;
  LUT3 n5015_s7 (
    .F(n5015_8),
    .I0(n469_9),
    .I1(n4780_9),
    .I2(n5284_7) 
);
defparam n5015_s7.INIT=8'hCA;
  LUT3 n5016_s5 (
    .F(n5016_7),
    .I0(n470_9),
    .I1(n4781_9),
    .I2(n5284_7) 
);
defparam n5016_s5.INIT=8'hCA;
  LUT3 n5017_s5 (
    .F(n5017_7),
    .I0(n471_9),
    .I1(n4782_9),
    .I2(n5284_7) 
);
defparam n5017_s5.INIT=8'hCA;
  LUT3 n5018_s5 (
    .F(n5018_7),
    .I0(n472_9),
    .I1(n4783_9),
    .I2(n5284_7) 
);
defparam n5018_s5.INIT=8'hCA;
  LUT3 n5019_s5 (
    .F(n5019_7),
    .I0(n473_9),
    .I1(n4784_9),
    .I2(n5284_7) 
);
defparam n5019_s5.INIT=8'hCA;
  LUT3 n5020_s5 (
    .F(n5020_7),
    .I0(n474_9),
    .I1(n4785_9),
    .I2(n5284_7) 
);
defparam n5020_s5.INIT=8'hCA;
  LUT3 n5021_s5 (
    .F(n5021_7),
    .I0(n475_9),
    .I1(n4786_9),
    .I2(n5284_7) 
);
defparam n5021_s5.INIT=8'hCA;
  LUT3 n5022_s6 (
    .F(n5022_7),
    .I0(n476_9),
    .I1(n4787_9),
    .I2(n5284_7) 
);
defparam n5022_s6.INIT=8'hCA;
  LUT2 n1350_s1 (
    .F(n1350_4),
    .I0(n35_3),
    .I1(ff_cache1_data_en) 
);
defparam n1350_s1.INIT=4'h4;
  LUT4 n5851_s7 (
    .F(n5851_10),
    .I0(n5851_14),
    .I1(w_command_vram_address[16]),
    .I2(n5851_15),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam n5851_s7.INIT=16'h004F;
  LUT3 n5851_s8 (
    .F(n5851_11),
    .I0(n5851_16),
    .I1(ff_cache_vram_rdata_en_9),
    .I2(ff_cache_vram_address[16]) 
);
defparam n5851_s8.INIT=8'h40;
  LUT2 n5851_s9 (
    .F(n5851_12),
    .I0(ff_busy),
    .I1(w_command_vram_write) 
);
defparam n5851_s9.INIT=4'h8;
  LUT4 n5851_s10 (
    .F(n5851_13),
    .I0(ff_cache_vram_rdata_en_9),
    .I1(n5851_16),
    .I2(n5851_12),
    .I3(n81_9) 
);
defparam n5851_s10.INIT=16'hF800;
  LUT4 n5852_s7 (
    .F(n5852_10),
    .I0(n5851_14),
    .I1(w_command_vram_address[15]),
    .I2(n5852_13),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam n5852_s7.INIT=16'h004F;
  LUT3 n5852_s8 (
    .F(n5852_11),
    .I0(n5851_16),
    .I1(ff_cache_vram_rdata_en_9),
    .I2(ff_cache_vram_address[15]) 
);
defparam n5852_s8.INIT=8'h40;
  LUT4 n5852_s9 (
    .F(n5852_12),
    .I0(ff_cache_vram_rdata_en_9),
    .I1(n5851_16),
    .I2(n5851_12),
    .I3(n82_9) 
);
defparam n5852_s9.INIT=16'hF800;
  LUT4 n5853_s7 (
    .F(n5853_10),
    .I0(n5853_12),
    .I1(n5853_13),
    .I2(n5853_14),
    .I3(n5853_15) 
);
defparam n5853_s7.INIT=16'h1000;
  LUT4 n5853_s8 (
    .F(n5853_11),
    .I0(n83_9),
    .I1(ff_cache_vram_address[14]),
    .I2(n5851_16),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam n5853_s8.INIT=16'h5300;
  LUT4 n5854_s7 (
    .F(n5854_10),
    .I0(n5851_14),
    .I1(w_command_vram_address[13]),
    .I2(n5854_13),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam n5854_s7.INIT=16'h004F;
  LUT3 n5854_s8 (
    .F(n5854_11),
    .I0(n5851_16),
    .I1(ff_cache_vram_rdata_en_9),
    .I2(ff_cache_vram_address[13]) 
);
defparam n5854_s8.INIT=8'h40;
  LUT4 n5854_s9 (
    .F(n5854_12),
    .I0(ff_cache_vram_rdata_en_9),
    .I1(n5851_16),
    .I2(n5851_12),
    .I3(n84_9) 
);
defparam n5854_s9.INIT=16'hF800;
  LUT4 n5855_s7 (
    .F(n5855_10),
    .I0(n5851_14),
    .I1(w_command_vram_address[12]),
    .I2(n5855_13),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam n5855_s7.INIT=16'h004F;
  LUT3 n5855_s8 (
    .F(n5855_11),
    .I0(n5851_16),
    .I1(ff_cache_vram_rdata_en_9),
    .I2(ff_cache_vram_address[12]) 
);
defparam n5855_s8.INIT=8'h40;
  LUT4 n5855_s9 (
    .F(n5855_12),
    .I0(ff_cache_vram_rdata_en_9),
    .I1(n5851_16),
    .I2(n5851_12),
    .I3(n85_9) 
);
defparam n5855_s9.INIT=16'hF800;
  LUT4 n5856_s7 (
    .F(n5856_10),
    .I0(n5851_14),
    .I1(w_command_vram_address[11]),
    .I2(n5856_13),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam n5856_s7.INIT=16'h004F;
  LUT3 n5856_s8 (
    .F(n5856_11),
    .I0(n5851_16),
    .I1(ff_cache_vram_rdata_en_9),
    .I2(ff_cache_vram_address[11]) 
);
defparam n5856_s8.INIT=8'h40;
  LUT4 n5856_s9 (
    .F(n5856_12),
    .I0(ff_cache_vram_rdata_en_9),
    .I1(n5851_16),
    .I2(n5851_12),
    .I3(n86_9) 
);
defparam n5856_s9.INIT=16'hF800;
  LUT4 n5857_s7 (
    .F(n5857_10),
    .I0(n5851_14),
    .I1(w_command_vram_address[10]),
    .I2(n5857_13),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam n5857_s7.INIT=16'h004F;
  LUT3 n5857_s8 (
    .F(n5857_11),
    .I0(n5851_16),
    .I1(ff_cache_vram_rdata_en_9),
    .I2(ff_cache_vram_address[10]) 
);
defparam n5857_s8.INIT=8'h40;
  LUT4 n5857_s9 (
    .F(n5857_12),
    .I0(ff_cache_vram_rdata_en_9),
    .I1(n5851_16),
    .I2(n5851_12),
    .I3(n87_9) 
);
defparam n5857_s9.INIT=16'hF800;
  LUT4 n5858_s7 (
    .F(n5858_10),
    .I0(n5851_14),
    .I1(w_command_vram_address[9]),
    .I2(n5858_13),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam n5858_s7.INIT=16'h004F;
  LUT3 n5858_s8 (
    .F(n5858_11),
    .I0(n5851_16),
    .I1(ff_cache_vram_rdata_en_9),
    .I2(ff_cache_vram_address[9]) 
);
defparam n5858_s8.INIT=8'h40;
  LUT4 n5858_s9 (
    .F(n5858_12),
    .I0(ff_cache_vram_rdata_en_9),
    .I1(n5851_16),
    .I2(n5851_12),
    .I3(n88_9) 
);
defparam n5858_s9.INIT=16'hF800;
  LUT2 n5859_s7 (
    .F(n5859_10),
    .I0(n5859_12),
    .I1(n5859_13) 
);
defparam n5859_s7.INIT=4'h8;
  LUT4 n5859_s8 (
    .F(n5859_11),
    .I0(n89_9),
    .I1(ff_cache_vram_address[8]),
    .I2(n5851_16),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam n5859_s8.INIT=16'h5300;
  LUT4 n5860_s7 (
    .F(n5860_10),
    .I0(n5860_12),
    .I1(n5860_13),
    .I2(n5860_14),
    .I3(n5860_15) 
);
defparam n5860_s7.INIT=16'h0100;
  LUT4 n5860_s8 (
    .F(n5860_11),
    .I0(n90_9),
    .I1(ff_cache_vram_address[7]),
    .I2(n5851_16),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam n5860_s8.INIT=16'h5300;
  LUT4 n5861_s7 (
    .F(n5861_10),
    .I0(n5861_12),
    .I1(n5861_13),
    .I2(n5861_14),
    .I3(n5861_15) 
);
defparam n5861_s7.INIT=16'h1000;
  LUT4 n5861_s8 (
    .F(n5861_11),
    .I0(n91_9),
    .I1(ff_cache_vram_address[6]),
    .I2(n5851_16),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam n5861_s8.INIT=16'h5300;
  LUT4 n5862_s7 (
    .F(n5862_10),
    .I0(n5851_14),
    .I1(w_command_vram_address[5]),
    .I2(n5862_13),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam n5862_s7.INIT=16'h004F;
  LUT3 n5862_s8 (
    .F(n5862_11),
    .I0(n5851_16),
    .I1(ff_cache_vram_rdata_en_9),
    .I2(ff_cache_vram_address[5]) 
);
defparam n5862_s8.INIT=8'h40;
  LUT4 n5862_s9 (
    .F(n5862_12),
    .I0(ff_cache_vram_rdata_en_9),
    .I1(n5851_16),
    .I2(n5851_12),
    .I3(n92_9) 
);
defparam n5862_s9.INIT=16'hF800;
  LUT4 n5863_s7 (
    .F(n5863_10),
    .I0(n5863_12),
    .I1(n5863_13),
    .I2(n5863_14),
    .I3(n5863_15) 
);
defparam n5863_s7.INIT=16'h0100;
  LUT4 n5863_s8 (
    .F(n5863_11),
    .I0(n93_9),
    .I1(ff_cache_vram_address[4]),
    .I2(n5851_16),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam n5863_s8.INIT=16'h5300;
  LUT4 n5864_s7 (
    .F(n5864_10),
    .I0(n5851_14),
    .I1(w_command_vram_address[3]),
    .I2(n5864_13),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam n5864_s7.INIT=16'h004F;
  LUT3 n5864_s8 (
    .F(n5864_11),
    .I0(n5851_16),
    .I1(ff_cache_vram_rdata_en_9),
    .I2(ff_cache_vram_address[3]) 
);
defparam n5864_s8.INIT=8'h40;
  LUT4 n5864_s9 (
    .F(n5864_12),
    .I0(ff_cache_vram_rdata_en_9),
    .I1(n5851_16),
    .I2(n5851_12),
    .I3(n94_9) 
);
defparam n5864_s9.INIT=16'hF800;
  LUT4 n5865_s7 (
    .F(n5865_10),
    .I0(n5851_14),
    .I1(w_command_vram_address[2]),
    .I2(n5865_13),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam n5865_s7.INIT=16'h004F;
  LUT3 n5865_s8 (
    .F(n5865_11),
    .I0(n5851_16),
    .I1(ff_cache_vram_rdata_en_9),
    .I2(ff_cache_vram_address[2]) 
);
defparam n5865_s8.INIT=8'h40;
  LUT4 n5865_s9 (
    .F(n5865_12),
    .I0(ff_cache_vram_rdata_en_9),
    .I1(n5851_16),
    .I2(n5851_12),
    .I3(n95_9) 
);
defparam n5865_s9.INIT=16'hF800;
  LUT4 n5866_s2 (
    .F(n5866_5),
    .I0(n5866_19),
    .I1(n5866_9),
    .I2(n5866_10),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam n5866_s2.INIT=16'h00BF;
  LUT3 n5866_s3 (
    .F(n5866_6),
    .I0(n5866_11),
    .I1(n5866_31),
    .I2(n5866_13) 
);
defparam n5866_s3.INIT=8'h04;
  LUT4 n5867_s2 (
    .F(n5867_5),
    .I0(n5867_7),
    .I1(n5867_8),
    .I2(ff_priority[1]),
    .I3(n5867_26) 
);
defparam n5867_s2.INIT=16'hCA00;
  LUT4 n5867_s3 (
    .F(n5867_6),
    .I0(n5867_20),
    .I1(n6409_11),
    .I2(n5867_11),
    .I3(n5867_12) 
);
defparam n5867_s3.INIT=16'h7000;
  LUT4 n5868_s2 (
    .F(n5868_5),
    .I0(n5868_7),
    .I1(n5868_8),
    .I2(ff_priority[1]),
    .I3(n5866_31) 
);
defparam n5868_s2.INIT=16'hCA00;
  LUT4 n5868_s3 (
    .F(n5868_6),
    .I0(n5868_19),
    .I1(n6411_9),
    .I2(n5868_10),
    .I3(n5868_11) 
);
defparam n5868_s3.INIT=16'h7000;
  LUT4 n5869_s2 (
    .F(n5869_5),
    .I0(n5869_7),
    .I1(n5869_8),
    .I2(ff_priority[0]),
    .I3(n5866_31) 
);
defparam n5869_s2.INIT=16'hCA00;
  LUT4 n5869_s3 (
    .F(n5869_6),
    .I0(n5869_23),
    .I1(n6188_8),
    .I2(n5869_10),
    .I3(n5869_11) 
);
defparam n5869_s3.INIT=16'h7000;
  LUT4 n5870_s2 (
    .F(n5870_5),
    .I0(n5870_22),
    .I1(n5870_9),
    .I2(n5870_10),
    .I3(n5870_18) 
);
defparam n5870_s2.INIT=16'h0700;
  LUT4 n5870_s3 (
    .F(n5870_6),
    .I0(n5870_20),
    .I1(n6411_9),
    .I2(n5870_13),
    .I3(n5870_14) 
);
defparam n5870_s3.INIT=16'h0070;
  LUT4 n5871_s2 (
    .F(n5871_5),
    .I0(n5871_7),
    .I1(n5871_8),
    .I2(ff_priority[0]),
    .I3(n5866_31) 
);
defparam n5871_s2.INIT=16'hCA00;
  LUT4 n5871_s3 (
    .F(n5871_6),
    .I0(n5871_23),
    .I1(n6188_8),
    .I2(n5871_10),
    .I3(n5871_11) 
);
defparam n5871_s3.INIT=16'h7000;
  LUT4 n5872_s2 (
    .F(n5872_5),
    .I0(n5872_17),
    .I1(n6411_9),
    .I2(n5872_8),
    .I3(n5872_9) 
);
defparam n5872_s2.INIT=16'h7000;
  LUT4 n5872_s3 (
    .F(n5872_6),
    .I0(n5872_10),
    .I1(n102_9),
    .I2(ff_cache_vram_write),
    .I3(ff_vram_address_16_23) 
);
defparam n5872_s3.INIT=16'h3A00;
  LUT4 n5873_s2 (
    .F(n5873_5),
    .I0(n5873_17),
    .I1(n5873_8),
    .I2(n5873_9),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam n5873_s2.INIT=16'h00BF;
  LUT4 n5873_s3 (
    .F(n5873_6),
    .I0(n5873_10),
    .I1(n5873_11),
    .I2(ff_priority[1]),
    .I3(n5866_31) 
);
defparam n5873_s3.INIT=16'hC500;
  LUT4 n5874_s2 (
    .F(n5874_5),
    .I0(n5874_17),
    .I1(ff_cache1_data_en_10),
    .I2(n5874_8),
    .I3(n5874_9) 
);
defparam n5874_s2.INIT=16'h7000;
  LUT4 n5874_s3 (
    .F(n5874_6),
    .I0(n5874_10),
    .I1(n104_9),
    .I2(ff_cache_vram_write),
    .I3(ff_vram_address_16_23) 
);
defparam n5874_s3.INIT=16'h3A00;
  LUT4 n5875_s2 (
    .F(n5875_5),
    .I0(n5875_7),
    .I1(n5875_8),
    .I2(ff_priority[0]),
    .I3(n5867_26) 
);
defparam n5875_s2.INIT=16'hCA00;
  LUT4 n5875_s3 (
    .F(n5875_6),
    .I0(n5875_21),
    .I1(n6188_8),
    .I2(n5875_10),
    .I3(n5875_11) 
);
defparam n5875_s3.INIT=16'h7000;
  LUT4 n5876_s2 (
    .F(n5876_5),
    .I0(n5876_7),
    .I1(n6411_9),
    .I2(n5876_8),
    .I3(n5876_9) 
);
defparam n5876_s2.INIT=16'h7000;
  LUT4 n5876_s3 (
    .F(n5876_6),
    .I0(n5876_10),
    .I1(n106_9),
    .I2(ff_cache_vram_write),
    .I3(ff_vram_address_16_23) 
);
defparam n5876_s3.INIT=16'h3A00;
  LUT4 n5877_s2 (
    .F(n5877_5),
    .I0(n5877_9),
    .I1(w_command_vram_wdata[20]),
    .I2(n5877_10),
    .I3(n5877_11) 
);
defparam n5877_s2.INIT=16'hB000;
  LUT4 n5877_s4 (
    .F(n5877_7),
    .I0(n5877_12),
    .I1(n5877_13),
    .I2(ff_priority[1]),
    .I3(n5867_26) 
);
defparam n5877_s4.INIT=16'hC500;
  LUT4 n5878_s2 (
    .F(n5878_5),
    .I0(n5878_7),
    .I1(n6411_9),
    .I2(n5878_8),
    .I3(n5878_9) 
);
defparam n5878_s2.INIT=16'h7000;
  LUT4 n5878_s3 (
    .F(n5878_6),
    .I0(n5878_10),
    .I1(n108_9),
    .I2(ff_cache_vram_write),
    .I3(ff_vram_address_16_23) 
);
defparam n5878_s3.INIT=16'h3A00;
  LUT4 n5879_s2 (
    .F(n5879_5),
    .I0(n5879_17),
    .I1(n6188_8),
    .I2(n5879_8),
    .I3(n5879_9) 
);
defparam n5879_s2.INIT=16'h7000;
  LUT4 n5879_s3 (
    .F(n5879_6),
    .I0(n5879_10),
    .I1(n109_9),
    .I2(ff_cache_vram_write),
    .I3(ff_vram_address_16_23) 
);
defparam n5879_s3.INIT=16'h3A00;
  LUT4 n5880_s2 (
    .F(n5880_5),
    .I0(n5880_7),
    .I1(n6409_11),
    .I2(n5880_8),
    .I3(n5880_9) 
);
defparam n5880_s2.INIT=16'h7000;
  LUT4 n5880_s3 (
    .F(n5880_6),
    .I0(n5880_10),
    .I1(n110_9),
    .I2(ff_cache_vram_write),
    .I3(ff_vram_address_16_23) 
);
defparam n5880_s3.INIT=16'h3A00;
  LUT4 n5881_s2 (
    .F(n5881_5),
    .I0(n5881_26),
    .I1(n6411_12),
    .I2(n5881_24),
    .I3(n6188_8) 
);
defparam n5881_s2.INIT=16'h0777;
  LUT4 n5881_s3 (
    .F(n5881_6),
    .I0(n5881_22),
    .I1(n6409_11),
    .I2(n5881_18),
    .I3(n5881_28) 
);
defparam n5881_s3.INIT=16'h0700;
  LUT4 n5881_s4 (
    .F(n5881_7),
    .I0(n5881_14),
    .I1(n5881_15),
    .I2(ff_priority[1]),
    .I3(n5867_26) 
);
defparam n5881_s4.INIT=16'hCA00;
  LUT4 n5882_s2 (
    .F(n5882_5),
    .I0(n5882_22),
    .I1(n6409_11),
    .I2(n5882_24),
    .I3(n6188_8) 
);
defparam n5882_s2.INIT=16'h0777;
  LUT4 n5882_s3 (
    .F(n5882_6),
    .I0(n5882_26),
    .I1(n6411_12),
    .I2(n5882_18),
    .I3(n5882_28) 
);
defparam n5882_s3.INIT=16'h0700;
  LUT3 n5882_s4 (
    .F(n5882_7),
    .I0(n5882_14),
    .I1(n5882_15),
    .I2(n5867_26) 
);
defparam n5882_s4.INIT=8'hE0;
  LUT4 n5883_s2 (
    .F(n5883_5),
    .I0(n5883_6),
    .I1(n6411_9),
    .I2(n5883_7),
    .I3(n5883_8) 
);
defparam n5883_s2.INIT=16'h008F;
  LUT4 n5884_s2 (
    .F(n5884_5),
    .I0(n5884_17),
    .I1(n6411_9),
    .I2(n5884_8),
    .I3(n5884_9) 
);
defparam n5884_s2.INIT=16'h7000;
  LUT4 n5884_s3 (
    .F(n5884_6),
    .I0(n5884_10),
    .I1(n114_9),
    .I2(ff_cache_vram_write),
    .I3(ff_vram_address_16_23) 
);
defparam n5884_s3.INIT=16'h3A00;
  LUT4 n5885_s2 (
    .F(n5885_5),
    .I0(n5885_20),
    .I1(n6411_9),
    .I2(n5885_24),
    .I3(n6188_8) 
);
defparam n5885_s2.INIT=16'h0777;
  LUT4 n5885_s3 (
    .F(n5885_6),
    .I0(n5885_22),
    .I1(n6409_11),
    .I2(n5885_18),
    .I3(n5885_28) 
);
defparam n5885_s3.INIT=16'h0700;
  LUT4 n5885_s4 (
    .F(n5885_7),
    .I0(n5885_14),
    .I1(n5885_15),
    .I2(ff_priority[0]),
    .I3(n5867_26) 
);
defparam n5885_s4.INIT=16'hCA00;
  LUT3 n5886_s2 (
    .F(n5886_5),
    .I0(n5886_7),
    .I1(n5886_8),
    .I2(n5867_26) 
);
defparam n5886_s2.INIT=8'h10;
  LUT4 n5886_s3 (
    .F(n5886_6),
    .I0(n5886_21),
    .I1(n6409_11),
    .I2(n5886_10),
    .I3(n5886_11) 
);
defparam n5886_s3.INIT=16'h7000;
  LUT4 n5887_s2 (
    .F(n5887_5),
    .I0(n5887_7),
    .I1(n6188_8),
    .I2(n5887_8),
    .I3(n5887_9) 
);
defparam n5887_s2.INIT=16'h7000;
  LUT4 n5887_s3 (
    .F(n5887_6),
    .I0(n5887_10),
    .I1(n117_9),
    .I2(ff_cache_vram_write),
    .I3(ff_vram_address_16_23) 
);
defparam n5887_s3.INIT=16'h3A00;
  LUT4 n5888_s2 (
    .F(n5888_5),
    .I0(n5888_17),
    .I1(n5888_8),
    .I2(n5888_9),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam n5888_s2.INIT=16'h00BF;
  LUT4 n5888_s3 (
    .F(n5888_6),
    .I0(n5888_10),
    .I1(n5888_11),
    .I2(ff_priority[1]),
    .I3(n5866_31) 
);
defparam n5888_s3.INIT=16'h3A00;
  LUT4 n5889_s2 (
    .F(n5889_5),
    .I0(n5889_7),
    .I1(n6409_11),
    .I2(n5889_8),
    .I3(n5889_9) 
);
defparam n5889_s2.INIT=16'h7000;
  LUT4 n5889_s3 (
    .F(n5889_6),
    .I0(n5889_10),
    .I1(n119_9),
    .I2(ff_cache_vram_write),
    .I3(ff_vram_address_16_23) 
);
defparam n5889_s3.INIT=16'h3A00;
  LUT4 n5890_s2 (
    .F(n5890_5),
    .I0(n5890_7),
    .I1(n5890_8),
    .I2(ff_priority[0]),
    .I3(n5867_26) 
);
defparam n5890_s2.INIT=16'hCA00;
  LUT4 n5890_s3 (
    .F(n5890_6),
    .I0(n5890_19),
    .I1(n6409_11),
    .I2(n5890_10),
    .I3(n5890_11) 
);
defparam n5890_s3.INIT=16'h7000;
  LUT4 n5891_s2 (
    .F(n5891_5),
    .I0(n5891_25),
    .I1(n5891_8),
    .I2(n5891_9),
    .I3(n5877_27) 
);
defparam n5891_s2.INIT=16'hBF00;
  LUT3 n5891_s3 (
    .F(n5891_6),
    .I0(n5891_10),
    .I1(n5891_11),
    .I2(n5867_26) 
);
defparam n5891_s3.INIT=8'h10;
  LUT4 n5892_s2 (
    .F(n5892_5),
    .I0(n5892_26),
    .I1(n6411_12),
    .I2(n5892_22),
    .I3(n6409_11) 
);
defparam n5892_s2.INIT=16'h0777;
  LUT4 n5892_s3 (
    .F(n5892_6),
    .I0(n5892_24),
    .I1(n6188_8),
    .I2(n5892_18),
    .I3(n5892_28) 
);
defparam n5892_s3.INIT=16'h0700;
  LUT4 n5892_s4 (
    .F(n5892_7),
    .I0(n5892_14),
    .I1(n5892_15),
    .I2(ff_priority[0]),
    .I3(n5867_26) 
);
defparam n5892_s4.INIT=16'hCA00;
  LUT4 n5893_s2 (
    .F(n5893_5),
    .I0(n5893_7),
    .I1(n5893_8),
    .I2(ff_priority[0]),
    .I3(n5867_26) 
);
defparam n5893_s2.INIT=16'hCA00;
  LUT3 n5893_s3 (
    .F(n5893_6),
    .I0(n5893_9),
    .I1(n5893_10),
    .I2(n5893_28) 
);
defparam n5893_s3.INIT=8'h80;
  LUT4 n5894_s2 (
    .F(n5894_5),
    .I0(n5894_7),
    .I1(n5894_8),
    .I2(ff_priority[0]),
    .I3(n5867_26) 
);
defparam n5894_s2.INIT=16'hCA00;
  LUT3 n5894_s3 (
    .F(n5894_6),
    .I0(n5894_9),
    .I1(n5894_10),
    .I2(n5894_28) 
);
defparam n5894_s3.INIT=8'h80;
  LUT4 n5895_s2 (
    .F(n5895_5),
    .I0(n5895_25),
    .I1(n6188_8),
    .I2(n5895_8),
    .I3(n5895_17) 
);
defparam n5895_s2.INIT=16'h7000;
  LUT3 n5895_s3 (
    .F(n5895_6),
    .I0(n5895_10),
    .I1(n5895_11),
    .I2(n5867_26) 
);
defparam n5895_s3.INIT=8'h10;
  LUT4 n5896_s2 (
    .F(n5896_5),
    .I0(n5896_7),
    .I1(n6411_9),
    .I2(n5896_8),
    .I3(n5896_9) 
);
defparam n5896_s2.INIT=16'h7000;
  LUT4 n5896_s3 (
    .F(n5896_6),
    .I0(n5896_10),
    .I1(n126_9),
    .I2(ff_cache_vram_write),
    .I3(ff_vram_address_16_23) 
);
defparam n5896_s3.INIT=16'h3A00;
  LUT3 n5897_s2 (
    .F(n5897_5),
    .I0(n5866_31),
    .I1(n5897_7),
    .I2(n5897_8) 
);
defparam n5897_s2.INIT=8'h80;
  LUT4 n5897_s3 (
    .F(n5897_6),
    .I0(n5897_23),
    .I1(n6188_8),
    .I2(n5897_10),
    .I3(n5897_11) 
);
defparam n5897_s3.INIT=16'h7000;
  LUT4 n5898_s7 (
    .F(n5898_10),
    .I0(n5898_33),
    .I1(n5898_15),
    .I2(n5898_31),
    .I3(n5898_17) 
);
defparam n5898_s7.INIT=16'h0777;
  LUT2 n5898_s8 (
    .F(n5898_11),
    .I0(n5898_18),
    .I1(n5867_26) 
);
defparam n5898_s8.INIT=4'h8;
  LUT4 n5898_s9 (
    .F(n5898_12),
    .I0(n5898_19),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n5898_20),
    .I3(n5898_21) 
);
defparam n5898_s9.INIT=16'hB000;
  LUT3 n5898_s10 (
    .F(n5898_13),
    .I0(n5898_17),
    .I1(n5898_15),
    .I2(n5866_29) 
);
defparam n5898_s10.INIT=8'h0E;
  LUT4 n5899_s7 (
    .F(n5899_10),
    .I0(n5898_33),
    .I1(n5899_13),
    .I2(n5898_31),
    .I3(n5899_14) 
);
defparam n5899_s7.INIT=16'h0777;
  LUT4 n5899_s8 (
    .F(n5899_11),
    .I0(n5851_14),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n5899_15),
    .I3(n5899_16) 
);
defparam n5899_s8.INIT=16'hB000;
  LUT3 n5899_s9 (
    .F(n5899_12),
    .I0(n5899_14),
    .I1(n5899_13),
    .I2(n5866_29) 
);
defparam n5899_s9.INIT=8'h0E;
  LUT4 n5900_s7 (
    .F(n5900_10),
    .I0(n5898_33),
    .I1(n5900_13),
    .I2(n5898_31),
    .I3(n5900_14) 
);
defparam n5900_s7.INIT=16'h0777;
  LUT4 n5900_s8 (
    .F(n5900_11),
    .I0(n5898_19),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n5900_15),
    .I3(n5900_16) 
);
defparam n5900_s8.INIT=16'hB000;
  LUT3 n5900_s9 (
    .F(n5900_12),
    .I0(n5900_14),
    .I1(n5900_13),
    .I2(n5866_29) 
);
defparam n5900_s9.INIT=8'h0E;
  LUT4 n5901_s7 (
    .F(n5901_10),
    .I0(n5898_33),
    .I1(n5901_13),
    .I2(n5898_31),
    .I3(n5901_14) 
);
defparam n5901_s7.INIT=16'h0777;
  LUT3 n5901_s8 (
    .F(n5901_11),
    .I0(n5901_14),
    .I1(n5901_13),
    .I2(n5866_29) 
);
defparam n5901_s8.INIT=8'h0E;
  LUT4 n5901_s9 (
    .F(n5901_12),
    .I0(n5851_14),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n5901_15),
    .I3(n5901_16) 
);
defparam n5901_s9.INIT=16'hB000;
  LUT3 ff_cache0_already_read_s5 (
    .F(ff_cache0_already_read_9),
    .I0(ff_cache_vram_write),
    .I1(ff_cache0_already_read_17),
    .I2(ff_cache0_already_read_21) 
);
defparam ff_cache0_already_read_s5.INIT=8'h80;
  LUT4 ff_cache1_already_read_s6 (
    .F(ff_cache1_already_read_10),
    .I0(ff_cache1_data_en),
    .I1(ff_cache0_data_en),
    .I2(ff_cache_vram_write),
    .I3(n18_3) 
);
defparam ff_cache1_already_read_s6.INIT=16'h4000;
  LUT4 ff_cache1_already_read_s7 (
    .F(ff_cache1_already_read_11),
    .I0(w_command_vram_rdata_en),
    .I1(ff_cache1_already_read_12),
    .I2(n5284_7),
    .I3(ff_cache0_already_read_19) 
);
defparam ff_cache1_already_read_s7.INIT=16'h8F00;
  LUT4 ff_cache2_already_read_s5 (
    .F(ff_cache2_already_read_9),
    .I0(ff_cache2_data_en),
    .I1(n5284_7),
    .I2(n5643_10),
    .I3(ff_cache2_already_read_12) 
);
defparam ff_cache2_already_read_s5.INIT=16'h0100;
  LUT4 ff_cache3_already_read_s7 (
    .F(ff_cache3_already_read_11),
    .I0(n5284_7),
    .I1(ff_cache2_already_read_12),
    .I2(ff_cache2_data_en),
    .I3(ff_cache3_address_16_17) 
);
defparam ff_cache3_already_read_s7.INIT=16'h00BF;
  LUT2 ff_cache_vram_rdata_en_s4 (
    .F(ff_cache_vram_rdata_en_7),
    .I0(ff_vram_address_16_16),
    .I1(ff_busy_12) 
);
defparam ff_cache_vram_rdata_en_s4.INIT=4'h4;
  LUT3 ff_cache_vram_rdata_en_s5 (
    .F(ff_cache_vram_rdata_en_8),
    .I0(n5284_7),
    .I1(w_command_vram_rdata_en),
    .I2(w_cache_vram_rdata_en) 
);
defparam ff_cache_vram_rdata_en_s5.INIT=8'h07;
  LUT3 ff_cache_vram_rdata_en_s6 (
    .F(ff_cache_vram_rdata_en_9),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam ff_cache_vram_rdata_en_s6.INIT=8'h01;
  LUT2 ff_cache_vram_rdata_en_s7 (
    .F(ff_cache_vram_rdata_en_10),
    .I0(ff_start),
    .I1(n6693_22) 
);
defparam ff_cache_vram_rdata_en_s7.INIT=4'h4;
  LUT2 ff_flush_state_2_s4 (
    .F(ff_flush_state_2_9),
    .I0(ff_start),
    .I1(ff_cache_flush_start) 
);
defparam ff_flush_state_2_s4.INIT=4'h1;
  LUT3 n6693_s5 (
    .F(n6693_11),
    .I0(n6693_16),
    .I1(w_command_vram_rdata_en),
    .I2(n5284_7) 
);
defparam n6693_s5.INIT=8'hC5;
  LUT4 ff_vram_wdata_31_s5 (
    .F(ff_vram_wdata_31_8),
    .I0(ff_cache3_already_read_12),
    .I1(n5898_18),
    .I2(ff_vram_address_16_25),
    .I3(ff_vram_address_16_23) 
);
defparam ff_vram_wdata_31_s5.INIT=16'hBF00;
  LUT3 ff_vram_wdata_31_s6 (
    .F(ff_vram_wdata_31_9),
    .I0(ff_start),
    .I1(w_command_vram_valid),
    .I2(ff_cache_flush_start) 
);
defparam ff_vram_wdata_31_s6.INIT=8'h01;
  LUT4 ff_cache0_address_15_s6 (
    .F(ff_cache0_address_15_11),
    .I0(ff_cache0_address_15_16),
    .I1(ff_cache_vram_write),
    .I2(ff_cache0_address_15_13),
    .I3(ff_cache0_address_15_18) 
);
defparam ff_cache0_address_15_s6.INIT=16'h0700;
  LUT4 ff_cache0_data_31_s6 (
    .F(ff_cache0_data_31_11),
    .I0(ff_cache0_address_15_16),
    .I1(ff_cache0_already_read_17),
    .I2(n5625_9),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_data_31_s6.INIT=16'hF400;
  LUT2 ff_cache0_data_31_s8 (
    .F(ff_cache0_data_31_13),
    .I0(ff_cache0_data_mask[3]),
    .I1(ff_cache0_already_read_15) 
);
defparam ff_cache0_data_31_s8.INIT=4'h8;
  LUT2 ff_cache0_data_23_s7 (
    .F(ff_cache0_data_23_12),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache0_already_read_15) 
);
defparam ff_cache0_data_23_s7.INIT=4'h8;
  LUT2 ff_cache0_data_15_s7 (
    .F(ff_cache0_data_15_12),
    .I0(ff_cache0_data_mask[1]),
    .I1(ff_cache0_already_read_15) 
);
defparam ff_cache0_data_15_s7.INIT=4'h8;
  LUT2 ff_cache0_data_7_s7 (
    .F(ff_cache0_data_7_12),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_already_read_15) 
);
defparam ff_cache0_data_7_s7.INIT=4'h8;
  LUT4 ff_cache1_address_16_s6 (
    .F(ff_cache1_address_16_11),
    .I0(ff_cache1_address_16_12),
    .I1(n5898_18),
    .I2(ff_cache_vram_write),
    .I3(ff_cache1_address_16_13) 
);
defparam ff_cache1_address_16_s6.INIT=16'h00BF;
  LUT2 ff_cache1_data_31_s7 (
    .F(ff_cache1_data_31_12),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_cache1_data_31_17) 
);
defparam ff_cache1_data_31_s7.INIT=4'h8;
  LUT2 ff_cache1_data_31_s8 (
    .F(ff_cache1_data_31_13),
    .I0(ff_cache1_data_31_19),
    .I1(ff_cache0_already_read_19) 
);
defparam ff_cache1_data_31_s8.INIT=4'h4;
  LUT2 ff_cache1_data_23_s6 (
    .F(ff_cache1_data_23_11),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache1_data_31_17) 
);
defparam ff_cache1_data_23_s6.INIT=4'h8;
  LUT2 ff_cache1_data_15_s6 (
    .F(ff_cache1_data_15_11),
    .I0(ff_cache1_data_mask[1]),
    .I1(ff_cache1_data_31_17) 
);
defparam ff_cache1_data_15_s6.INIT=4'h8;
  LUT2 ff_cache1_data_7_s6 (
    .F(ff_cache1_data_7_11),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_31_17) 
);
defparam ff_cache1_data_7_s6.INIT=4'h8;
  LUT4 ff_cache2_address_16_s6 (
    .F(ff_cache2_address_16_11),
    .I0(ff_cache2_address_16_12),
    .I1(ff_cache_vram_write),
    .I2(ff_cache2_address_16_13),
    .I3(ff_cache0_address_15_18) 
);
defparam ff_cache2_address_16_s6.INIT=16'hF800;
  LUT4 ff_cache2_data_31_s6 (
    .F(ff_cache2_data_31_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache0_data_31_15),
    .I2(ff_cache2_data_mask[3]),
    .I3(ff_cache2_already_read_16) 
);
defparam ff_cache2_data_31_s6.INIT=16'h0BBB;
  LUT4 ff_cache2_data_23_s6 (
    .F(ff_cache2_data_23_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache0_data_23_14),
    .I2(ff_cache2_data_mask[2]),
    .I3(ff_cache2_already_read_16) 
);
defparam ff_cache2_data_23_s6.INIT=16'h0BBB;
  LUT4 ff_cache2_data_15_s6 (
    .F(ff_cache2_data_15_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache0_data_15_14),
    .I2(ff_cache2_data_mask[1]),
    .I3(ff_cache2_already_read_16) 
);
defparam ff_cache2_data_15_s6.INIT=16'h0BBB;
  LUT4 ff_cache2_data_7_s6 (
    .F(ff_cache2_data_7_11),
    .I0(ff_cache2_data_31_14),
    .I1(ff_cache0_data_7_14),
    .I2(ff_cache2_data_mask[0]),
    .I3(ff_cache2_already_read_16) 
);
defparam ff_cache2_data_7_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_address_16_s6 (
    .F(ff_cache3_address_16_11),
    .I0(ff_cache3_address_16_13),
    .I1(ff_cache_vram_write),
    .I2(ff_cache3_address_16_14),
    .I3(ff_cache0_address_15_18) 
);
defparam ff_cache3_address_16_s6.INIT=16'hF800;
  LUT4 ff_cache3_data_31_s6 (
    .F(ff_cache3_data_31_11),
    .I0(ff_cache3_data_31_15),
    .I1(ff_cache0_data_31_15),
    .I2(ff_cache3_data_mask[3]),
    .I3(ff_cache3_address_16_17) 
);
defparam ff_cache3_data_31_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_data_23_s6 (
    .F(ff_cache3_data_23_11),
    .I0(ff_cache3_data_31_15),
    .I1(ff_cache0_data_23_14),
    .I2(ff_cache3_data_mask[2]),
    .I3(ff_cache3_address_16_17) 
);
defparam ff_cache3_data_23_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_data_15_s6 (
    .F(ff_cache3_data_15_11),
    .I0(ff_cache3_data_31_15),
    .I1(ff_cache0_data_15_14),
    .I2(ff_cache3_data_mask[1]),
    .I3(ff_cache3_address_16_17) 
);
defparam ff_cache3_data_15_s6.INIT=16'h0BBB;
  LUT4 ff_cache3_data_7_s6 (
    .F(ff_cache3_data_7_11),
    .I0(ff_cache3_data_31_15),
    .I1(ff_cache0_data_7_14),
    .I2(ff_cache3_data_mask[0]),
    .I3(ff_cache3_address_16_17) 
);
defparam ff_cache3_data_7_s6.INIT=16'h0BBB;
  LUT4 ff_cache1_data_en_s4 (
    .F(ff_cache1_data_en_9),
    .I0(ff_cache0_already_read_21),
    .I1(ff_cache3_already_read_17),
    .I2(ff_cache1_data_en_11),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache1_data_en_s4.INIT=16'h00EF;
  LUT2 ff_cache1_data_en_s5 (
    .F(ff_cache1_data_en_10),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]) 
);
defparam ff_cache1_data_en_s5.INIT=4'h1;
  LUT4 ff_cache2_data_en_s4 (
    .F(ff_cache2_data_en_9),
    .I0(n5284_7),
    .I1(ff_cache2_already_read_12),
    .I2(ff_cache2_already_read_16),
    .I3(ff_cache3_already_read_17) 
);
defparam ff_cache2_data_en_s4.INIT=16'h00F4;
  LUT3 ff_cache2_data_en_s5 (
    .F(ff_cache2_data_en_10),
    .I0(n6693_24),
    .I1(n6188_8),
    .I2(n6693_22) 
);
defparam ff_cache2_data_en_s5.INIT=8'hE0;
  LUT3 ff_cache3_data_en_s5 (
    .F(ff_cache3_data_en_10),
    .I0(ff_cache3_already_read_11),
    .I1(ff_cache3_already_read_17),
    .I2(ff_cache_vram_rdata_en_9) 
);
defparam ff_cache3_data_en_s5.INIT=8'hE0;
  LUT4 ff_cache0_data_mask_2_s7 (
    .F(ff_cache0_data_mask_2_12),
    .I0(ff_cache0_already_read_17),
    .I1(n5641_9),
    .I2(n5284_7),
    .I3(n5625_9) 
);
defparam ff_cache0_data_mask_2_s7.INIT=16'h0C0A;
  LUT4 ff_cache0_data_mask_1_s6 (
    .F(ff_cache0_data_mask_1_11),
    .I0(ff_cache0_already_read_17),
    .I1(n5642_9),
    .I2(n5284_7),
    .I3(n5625_9) 
);
defparam ff_cache0_data_mask_1_s6.INIT=16'h0C0A;
  LUT4 ff_cache0_data_mask_0_s6 (
    .F(ff_cache0_data_mask_0_11),
    .I0(ff_cache0_already_read_17),
    .I1(n5643_9),
    .I2(n5284_7),
    .I3(n5625_9) 
);
defparam ff_cache0_data_mask_0_s6.INIT=16'h0C0A;
  LUT4 ff_cache3_data_mask_3_s8 (
    .F(ff_cache3_data_mask_3_13),
    .I0(n5640_9),
    .I1(n5643_10),
    .I2(ff_cache3_data_mask_3_20),
    .I3(ff_cache3_data_mask_3_22) 
);
defparam ff_cache3_data_mask_3_s8.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_2_s6 (
    .F(ff_cache3_data_mask_2_11),
    .I0(n5641_9),
    .I1(n5643_10),
    .I2(ff_cache3_data_mask_3_20),
    .I3(ff_cache3_data_mask_3_22) 
);
defparam ff_cache3_data_mask_2_s6.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_1_s6 (
    .F(ff_cache3_data_mask_1_11),
    .I0(n5642_9),
    .I1(n5643_10),
    .I2(ff_cache3_data_mask_3_20),
    .I3(ff_cache3_data_mask_3_22) 
);
defparam ff_cache3_data_mask_1_s6.INIT=16'h8F00;
  LUT4 ff_cache3_data_mask_0_s6 (
    .F(ff_cache3_data_mask_0_11),
    .I0(n5643_9),
    .I1(n5643_10),
    .I2(ff_cache3_data_mask_3_20),
    .I3(ff_cache3_data_mask_3_22) 
);
defparam ff_cache3_data_mask_0_s6.INIT=16'h8F00;
  LUT4 ff_cache0_data_mask_3_s6 (
    .F(ff_cache0_data_mask_3_11),
    .I0(ff_cache0_already_read_17),
    .I1(n5640_9),
    .I2(n5284_7),
    .I3(n5625_9) 
);
defparam ff_cache0_data_mask_3_s6.INIT=16'h0C0A;
  LUT4 ff_vram_valid_s5 (
    .F(ff_vram_valid_8),
    .I0(n354_7),
    .I1(w_pulse1),
    .I2(w_screen_pos_x_Z[3]),
    .I3(ff_vram_wdata_mask_3_9) 
);
defparam ff_vram_valid_s5.INIT=16'h3A00;
  LUT4 ff_vram_valid_s6 (
    .F(ff_vram_valid_9),
    .I0(ff_vram_valid_10),
    .I1(ff_vram_address_16_25),
    .I2(ff_busy_14),
    .I3(ff_cache_flush_start) 
);
defparam ff_vram_valid_s6.INIT=16'h004F;
  LUT4 ff_cache1_data_mask_3_s8 (
    .F(ff_cache1_data_mask_3_13),
    .I0(ff_cache1_address_16_13),
    .I1(ff_cache1_data_31_19),
    .I2(ff_cache1_data_en_11),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache1_data_mask_3_s8.INIT=16'h004F;
  LUT4 ff_cache1_data_mask_3_s9 (
    .F(ff_cache1_data_mask_3_14),
    .I0(n5640_9),
    .I1(n1350_4),
    .I2(ff_cache0_already_read_17),
    .I3(n5643_11) 
);
defparam ff_cache1_data_mask_3_s9.INIT=16'h0700;
  LUT4 ff_cache1_data_mask_2_s7 (
    .F(ff_cache1_data_mask_2_12),
    .I0(n5641_9),
    .I1(n1350_4),
    .I2(ff_cache0_already_read_17),
    .I3(n5643_11) 
);
defparam ff_cache1_data_mask_2_s7.INIT=16'h0700;
  LUT4 ff_cache1_data_mask_1_s7 (
    .F(ff_cache1_data_mask_1_12),
    .I0(n5642_9),
    .I1(n1350_4),
    .I2(ff_cache0_already_read_17),
    .I3(n5643_11) 
);
defparam ff_cache1_data_mask_1_s7.INIT=16'h0700;
  LUT4 ff_cache1_data_mask_0_s7 (
    .F(ff_cache1_data_mask_0_12),
    .I0(n5643_9),
    .I1(n1350_4),
    .I2(ff_cache0_already_read_17),
    .I3(n5643_11) 
);
defparam ff_cache1_data_mask_0_s7.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_3_s9 (
    .F(ff_cache2_data_mask_3_14),
    .I0(ff_cache2_already_read_14),
    .I1(ff_cache2_address_16_13),
    .I2(n5284_7),
    .I3(ff_cache2_data_mask_3_21) 
);
defparam ff_cache2_data_mask_3_s9.INIT=16'hF100;
  LUT4 ff_cache2_data_mask_3_s10 (
    .F(ff_cache2_data_mask_3_15),
    .I0(n5640_9),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_16),
    .I3(n5643_11) 
);
defparam ff_cache2_data_mask_3_s10.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_2_s7 (
    .F(ff_cache2_data_mask_2_12),
    .I0(n5641_9),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_16),
    .I3(n5643_11) 
);
defparam ff_cache2_data_mask_2_s7.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_1_s7 (
    .F(ff_cache2_data_mask_1_12),
    .I0(n5642_9),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_16),
    .I3(n5643_11) 
);
defparam ff_cache2_data_mask_1_s7.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_0_s7 (
    .F(ff_cache2_data_mask_0_12),
    .I0(n5643_9),
    .I1(w_cache2_hit),
    .I2(ff_cache1_already_read_16),
    .I3(n5643_11) 
);
defparam ff_cache2_data_mask_0_s7.INIT=16'h0700;
  LUT4 ff_vram_address_16_s12 (
    .F(ff_vram_address_16_16),
    .I0(ff_vram_address_16_18),
    .I1(ff_vram_address_16_19),
    .I2(n6693_20),
    .I3(ff_vram_address_16_20) 
);
defparam ff_vram_address_16_s12.INIT=16'h00EF;
  LUT3 n6411_s4 (
    .F(n6411_9),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]) 
);
defparam n6411_s4.INIT=8'h10;
  LUT3 n6188_s3 (
    .F(n6188_8),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[0]) 
);
defparam n6188_s3.INIT=8'h40;
  LUT3 n6409_s6 (
    .F(n6409_11),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]) 
);
defparam n6409_s6.INIT=8'h40;
  LUT4 n6695_s7 (
    .F(n6695_12),
    .I0(n6695_13),
    .I1(ff_cache_vram_write),
    .I2(n5851_14),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam n6695_s7.INIT=16'h77F0;
  LUT2 n6693_s8 (
    .F(n6693_14),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n6693_s8.INIT=4'h6;
  LUT4 n5850_s5 (
    .F(n5850_10),
    .I0(w_command_vram_write),
    .I1(n5851_14),
    .I2(n5851_16),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam n5850_s5.INIT=16'hF0EE;
  LUT2 n5643_s4 (
    .F(n5643_9),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam n5643_s4.INIT=4'h1;
  LUT2 n5643_s5 (
    .F(n5643_10),
    .I0(n69_3),
    .I1(ff_cache3_data_en) 
);
defparam n5643_s5.INIT=4'h4;
  LUT3 n5643_s6 (
    .F(n5643_11),
    .I0(n5284_7),
    .I1(ff_cache_vram_write),
    .I2(ff_cache_vram_rdata_en_9) 
);
defparam n5643_s6.INIT=8'h40;
  LUT2 n5642_s4 (
    .F(n5642_9),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]) 
);
defparam n5642_s4.INIT=4'h4;
  LUT2 n5641_s4 (
    .F(n5641_9),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam n5641_s4.INIT=4'h4;
  LUT2 n5640_s4 (
    .F(n5640_9),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam n5640_s4.INIT=4'h8;
  LUT2 n5625_s4 (
    .F(n5625_9),
    .I0(n18_3),
    .I1(ff_cache0_data_en) 
);
defparam n5625_s4.INIT=4'h4;
  LUT2 n5851_s11 (
    .F(n5851_14),
    .I0(n5898_19),
    .I1(n5851_17) 
);
defparam n5851_s11.INIT=4'h8;
  LUT4 n5851_s12 (
    .F(n5851_15),
    .I0(n5851_28),
    .I1(n5851_26),
    .I2(n5851_32),
    .I3(n5851_30) 
);
defparam n5851_s12.INIT=16'h0001;
  LUT4 n5851_s13 (
    .F(n5851_16),
    .I0(n5898_31),
    .I1(ff_priority[1]),
    .I2(n5851_24),
    .I3(ff_cache0_data_mask_2_16) 
);
defparam n5851_s13.INIT=16'h008F;
  LUT4 n5852_s10 (
    .F(n5852_13),
    .I0(n5852_21),
    .I1(n5852_25),
    .I2(n5852_19),
    .I3(n5852_23) 
);
defparam n5852_s10.INIT=16'h0001;
  LUT4 n5853_s9 (
    .F(n5853_12),
    .I0(ff_cache0_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5853_16),
    .I3(n6409_11) 
);
defparam n5853_s9.INIT=16'hAC00;
  LUT4 n5853_s10 (
    .F(n5853_13),
    .I0(ff_cache2_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5853_17),
    .I3(n6188_8) 
);
defparam n5853_s10.INIT=16'hAC00;
  LUT4 n5853_s11 (
    .F(n5853_14),
    .I0(n5853_18),
    .I1(n5877_9),
    .I2(w_command_vram_address[14]),
    .I3(ff_cache1_data_en_10) 
);
defparam n5853_s11.INIT=16'h8CCF;
  LUT4 n5853_s12 (
    .F(n5853_15),
    .I0(n5853_18),
    .I1(n6411_12),
    .I2(ff_cache1_address[14]),
    .I3(n5853_19) 
);
defparam n5853_s12.INIT=16'h007F;
  LUT4 n5854_s10 (
    .F(n5854_13),
    .I0(n5854_21),
    .I1(n5854_25),
    .I2(n5854_19),
    .I3(n5854_23) 
);
defparam n5854_s10.INIT=16'h0001;
  LUT4 n5855_s10 (
    .F(n5855_13),
    .I0(n5855_25),
    .I1(n5855_23),
    .I2(n5855_21),
    .I3(n5855_19) 
);
defparam n5855_s10.INIT=16'h0001;
  LUT4 n5856_s10 (
    .F(n5856_13),
    .I0(n5856_25),
    .I1(n5856_19),
    .I2(n5856_21),
    .I3(n5856_23) 
);
defparam n5856_s10.INIT=16'h0001;
  LUT4 n5857_s10 (
    .F(n5857_13),
    .I0(n5857_19),
    .I1(n5857_23),
    .I2(n5857_21),
    .I3(n5857_25) 
);
defparam n5857_s10.INIT=16'h0001;
  LUT4 n5858_s10 (
    .F(n5858_13),
    .I0(n5858_25),
    .I1(n5858_19),
    .I2(n5858_21),
    .I3(n5858_23) 
);
defparam n5858_s10.INIT=16'h0001;
  LUT4 n5859_s9 (
    .F(n5859_12),
    .I0(n5859_20),
    .I1(ff_cache1_address[8]),
    .I2(n5859_15),
    .I3(n5859_16) 
);
defparam n5859_s9.INIT=16'h0007;
  LUT4 n5859_s10 (
    .F(n5859_13),
    .I0(n5877_9),
    .I1(w_command_vram_address[8]),
    .I2(n5859_17),
    .I3(n5859_18) 
);
defparam n5859_s10.INIT=16'h000B;
  LUT4 n5860_s9 (
    .F(n5860_12),
    .I0(ff_cache3_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5860_16),
    .I3(n6411_9) 
);
defparam n5860_s9.INIT=16'hAC00;
  LUT4 n5860_s10 (
    .F(n5860_13),
    .I0(ff_cache0_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5853_16),
    .I3(n6409_11) 
);
defparam n5860_s10.INIT=16'hAC00;
  LUT4 n5860_s11 (
    .F(n5860_14),
    .I0(ff_cache2_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n5853_17),
    .I3(n6188_8) 
);
defparam n5860_s11.INIT=16'hAC00;
  LUT4 n5860_s12 (
    .F(n5860_15),
    .I0(n5877_9),
    .I1(w_command_vram_address[7]),
    .I2(n5860_20),
    .I3(n5860_18) 
);
defparam n5860_s12.INIT=16'h000B;
  LUT4 n5861_s9 (
    .F(n5861_12),
    .I0(ff_cache0_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5853_16),
    .I3(n6409_11) 
);
defparam n5861_s9.INIT=16'hAC00;
  LUT4 n5861_s10 (
    .F(n5861_13),
    .I0(ff_cache2_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5853_17),
    .I3(n6188_8) 
);
defparam n5861_s10.INIT=16'hAC00;
  LUT4 n5861_s11 (
    .F(n5861_14),
    .I0(n5853_18),
    .I1(n5877_9),
    .I2(w_command_vram_address[6]),
    .I3(ff_cache1_data_en_10) 
);
defparam n5861_s11.INIT=16'h8CCF;
  LUT4 n5861_s12 (
    .F(n5861_15),
    .I0(n5853_18),
    .I1(n6411_12),
    .I2(ff_cache1_address[6]),
    .I3(n5861_16) 
);
defparam n5861_s12.INIT=16'h007F;
  LUT4 n5862_s10 (
    .F(n5862_13),
    .I0(n5862_25),
    .I1(n5862_23),
    .I2(n5862_21),
    .I3(n5862_19) 
);
defparam n5862_s10.INIT=16'h0001;
  LUT4 n5863_s9 (
    .F(n5863_12),
    .I0(ff_cache3_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5860_16),
    .I3(n6411_9) 
);
defparam n5863_s9.INIT=16'hAC00;
  LUT4 n5863_s10 (
    .F(n5863_13),
    .I0(ff_cache0_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5853_16),
    .I3(n6409_11) 
);
defparam n5863_s10.INIT=16'hAC00;
  LUT4 n5863_s11 (
    .F(n5863_14),
    .I0(ff_cache2_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n5853_17),
    .I3(n6188_8) 
);
defparam n5863_s11.INIT=16'hAC00;
  LUT4 n5863_s12 (
    .F(n5863_15),
    .I0(n5877_9),
    .I1(w_command_vram_address[4]),
    .I2(n5863_19),
    .I3(n5863_17) 
);
defparam n5863_s12.INIT=16'h000B;
  LUT4 n5864_s10 (
    .F(n5864_13),
    .I0(n5864_21),
    .I1(n5864_25),
    .I2(n5864_19),
    .I3(n5864_23) 
);
defparam n5864_s10.INIT=16'h0001;
  LUT4 n5865_s10 (
    .F(n5865_13),
    .I0(n5865_25),
    .I1(n5865_19),
    .I2(n5865_21),
    .I3(n5865_23) 
);
defparam n5865_s10.INIT=16'h0001;
  LUT4 n5866_s6 (
    .F(n5866_9),
    .I0(n5866_21),
    .I1(n6411_9),
    .I2(n5866_25),
    .I3(n6188_8) 
);
defparam n5866_s6.INIT=16'h0777;
  LUT4 n5866_s7 (
    .F(n5866_10),
    .I0(n5866_27),
    .I1(n6411_12),
    .I2(n5866_23),
    .I3(n6409_11) 
);
defparam n5866_s7.INIT=16'h0777;
  LUT4 n5866_s8 (
    .F(n5866_11),
    .I0(n5866_23),
    .I1(n5866_25),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5866_s8.INIT=16'h0305;
  LUT4 n5866_s10 (
    .F(n5866_13),
    .I0(n5866_27),
    .I1(n5866_21),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5866_s10.INIT=16'h3500;
  LUT3 n5867_s4 (
    .F(n5867_7),
    .I0(n5867_20),
    .I1(n5867_24),
    .I2(ff_priority[0]) 
);
defparam n5867_s4.INIT=8'h35;
  LUT3 n5867_s5 (
    .F(n5867_8),
    .I0(n5867_22),
    .I1(n5867_18),
    .I2(ff_priority[0]) 
);
defparam n5867_s5.INIT=8'h35;
  LUT3 n5867_s8 (
    .F(n5867_11),
    .I0(n5867_18),
    .I1(n6411_9),
    .I2(n5867_16) 
);
defparam n5867_s8.INIT=8'h70;
  LUT4 n5867_s9 (
    .F(n5867_12),
    .I0(n5867_24),
    .I1(n6411_12),
    .I2(n5867_22),
    .I3(n6188_8) 
);
defparam n5867_s9.INIT=16'h0777;
  LUT3 n5868_s4 (
    .F(n5868_7),
    .I0(n5868_21),
    .I1(n5868_25),
    .I2(ff_priority[0]) 
);
defparam n5868_s4.INIT=8'h35;
  LUT3 n5868_s5 (
    .F(n5868_8),
    .I0(n5868_23),
    .I1(n5868_19),
    .I2(ff_priority[0]) 
);
defparam n5868_s5.INIT=8'h35;
  LUT3 n5868_s7 (
    .F(n5868_10),
    .I0(n5868_23),
    .I1(n6188_8),
    .I2(n5868_17) 
);
defparam n5868_s7.INIT=8'h07;
  LUT4 n5868_s8 (
    .F(n5868_11),
    .I0(n5868_25),
    .I1(n6411_12),
    .I2(n5868_21),
    .I3(n6409_11) 
);
defparam n5868_s8.INIT=16'h0777;
  LUT3 n5869_s4 (
    .F(n5869_7),
    .I0(n5869_21),
    .I1(n5869_23),
    .I2(ff_priority[1]) 
);
defparam n5869_s4.INIT=8'h35;
  LUT3 n5869_s5 (
    .F(n5869_8),
    .I0(n5869_25),
    .I1(n5869_19),
    .I2(ff_priority[1]) 
);
defparam n5869_s5.INIT=8'h35;
  LUT3 n5869_s7 (
    .F(n5869_10),
    .I0(n5869_21),
    .I1(n6409_11),
    .I2(n5869_17) 
);
defparam n5869_s7.INIT=8'h07;
  LUT4 n5869_s8 (
    .F(n5869_11),
    .I0(n5869_25),
    .I1(n6411_12),
    .I2(n5869_19),
    .I3(n6411_9) 
);
defparam n5869_s8.INIT=16'h0777;
  LUT2 n5870_s6 (
    .F(n5870_9),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n5870_s6.INIT=4'h1;
  LUT4 n5870_s7 (
    .F(n5870_10),
    .I0(n5870_26),
    .I1(n5870_20),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5870_s7.INIT=16'hCA00;
  LUT4 n5870_s10 (
    .F(n5870_13),
    .I0(n5870_22),
    .I1(n6409_11),
    .I2(n5870_24),
    .I3(n6188_8) 
);
defparam n5870_s10.INIT=16'h0777;
  LUT4 n5870_s11 (
    .F(n5870_14),
    .I0(n5870_26),
    .I1(w_command_vram_wdata[27]),
    .I2(ff_cache1_data_en_10),
    .I3(n5877_9) 
);
defparam n5870_s11.INIT=16'hA0FC;
  LUT3 n5871_s4 (
    .F(n5871_7),
    .I0(n5871_21),
    .I1(n5871_23),
    .I2(ff_priority[1]) 
);
defparam n5871_s4.INIT=8'h35;
  LUT3 n5871_s5 (
    .F(n5871_8),
    .I0(n5871_25),
    .I1(n5871_19),
    .I2(ff_priority[1]) 
);
defparam n5871_s5.INIT=8'h35;
  LUT3 n5871_s7 (
    .F(n5871_10),
    .I0(n5871_21),
    .I1(n6409_11),
    .I2(n5871_17) 
);
defparam n5871_s7.INIT=8'h07;
  LUT4 n5871_s8 (
    .F(n5871_11),
    .I0(n5871_25),
    .I1(n6411_12),
    .I2(n5871_19),
    .I3(n6411_9) 
);
defparam n5871_s8.INIT=16'h0777;
  LUT4 n5872_s5 (
    .F(n5872_8),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[25]),
    .I2(n5877_9),
    .I3(n5872_11) 
);
defparam n5872_s5.INIT=16'h00F1;
  LUT4 n5872_s6 (
    .F(n5872_9),
    .I0(n5872_12),
    .I1(n6409_11),
    .I2(n5872_13),
    .I3(n6188_8) 
);
defparam n5872_s6.INIT=16'h0777;
  LUT4 n5872_s7 (
    .F(n5872_10),
    .I0(n5872_17),
    .I1(ff_cache3_address_16_15),
    .I2(n5872_14),
    .I3(n5872_15) 
);
defparam n5872_s7.INIT=16'h0007;
  LUT4 n5873_s5 (
    .F(n5873_8),
    .I0(n5873_19),
    .I1(n6411_9),
    .I2(n5873_23),
    .I3(n6188_8) 
);
defparam n5873_s5.INIT=16'h0777;
  LUT4 n5873_s6 (
    .F(n5873_9),
    .I0(n5873_25),
    .I1(n6411_12),
    .I2(n5873_21),
    .I3(n6409_11) 
);
defparam n5873_s6.INIT=16'h0777;
  LUT3 n5873_s7 (
    .F(n5873_10),
    .I0(n5873_21),
    .I1(n5873_25),
    .I2(ff_priority[0]) 
);
defparam n5873_s7.INIT=8'h35;
  LUT3 n5873_s8 (
    .F(n5873_11),
    .I0(n5873_23),
    .I1(n5873_19),
    .I2(ff_priority[0]) 
);
defparam n5873_s8.INIT=8'hCA;
  LUT4 n5874_s5 (
    .F(n5874_8),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[23]),
    .I2(n5877_9),
    .I3(n5874_11) 
);
defparam n5874_s5.INIT=16'h00F1;
  LUT4 n5874_s6 (
    .F(n5874_9),
    .I0(n5874_12),
    .I1(n6411_9),
    .I2(n5874_13),
    .I3(n6188_8) 
);
defparam n5874_s6.INIT=16'h0777;
  LUT4 n5874_s7 (
    .F(n5874_10),
    .I0(n5874_17),
    .I1(ff_cache1_already_read_12),
    .I2(n5874_14),
    .I3(n5874_15) 
);
defparam n5874_s7.INIT=16'h0007;
  LUT3 n5875_s4 (
    .F(n5875_7),
    .I0(n5875_19),
    .I1(n5875_21),
    .I2(ff_priority[1]) 
);
defparam n5875_s4.INIT=8'h35;
  LUT3 n5875_s5 (
    .F(n5875_8),
    .I0(n5875_23),
    .I1(n5875_17),
    .I2(ff_priority[1]) 
);
defparam n5875_s5.INIT=8'h35;
  LUT3 n5875_s7 (
    .F(n5875_10),
    .I0(n5875_23),
    .I1(n6411_12),
    .I2(n5875_15) 
);
defparam n5875_s7.INIT=8'h70;
  LUT4 n5875_s8 (
    .F(n5875_11),
    .I0(n5875_17),
    .I1(n6411_9),
    .I2(n5875_19),
    .I3(n6409_11) 
);
defparam n5875_s8.INIT=16'h0777;
  LUT4 n5876_s4 (
    .F(n5876_7),
    .I0(ff_cache3_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5876_11),
    .I3(ff_cache3_data_en) 
);
defparam n5876_s4.INIT=16'hCACC;
  LUT4 n5876_s5 (
    .F(n5876_8),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[21]),
    .I2(n5877_9),
    .I3(n5876_12) 
);
defparam n5876_s5.INIT=16'h00F1;
  LUT4 n5876_s6 (
    .F(n5876_9),
    .I0(n5876_18),
    .I1(n6411_12),
    .I2(n5876_14),
    .I3(n6188_8) 
);
defparam n5876_s6.INIT=16'h0777;
  LUT4 n5876_s7 (
    .F(n5876_10),
    .I0(n5876_18),
    .I1(ff_cache1_already_read_12),
    .I2(n5876_15),
    .I3(n5876_16) 
);
defparam n5876_s7.INIT=16'h0007;
  LUT2 n5877_s6 (
    .F(n5877_9),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]) 
);
defparam n5877_s6.INIT=4'h6;
  LUT4 n5877_s7 (
    .F(n5877_10),
    .I0(n5877_25),
    .I1(n6411_12),
    .I2(n5877_23),
    .I3(n6188_8) 
);
defparam n5877_s7.INIT=16'h0777;
  LUT4 n5877_s8 (
    .F(n5877_11),
    .I0(n5877_19),
    .I1(n6411_9),
    .I2(n5877_21),
    .I3(n6409_11) 
);
defparam n5877_s8.INIT=16'h0777;
  LUT3 n5877_s9 (
    .F(n5877_12),
    .I0(n5877_21),
    .I1(n5877_25),
    .I2(ff_priority[0]) 
);
defparam n5877_s9.INIT=8'h35;
  LUT3 n5877_s10 (
    .F(n5877_13),
    .I0(n5877_23),
    .I1(n5877_19),
    .I2(ff_priority[0]) 
);
defparam n5877_s10.INIT=8'hCA;
  LUT4 n5878_s4 (
    .F(n5878_7),
    .I0(ff_cache3_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5876_11),
    .I3(ff_cache3_data_en) 
);
defparam n5878_s4.INIT=16'hCACC;
  LUT4 n5878_s5 (
    .F(n5878_8),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[19]),
    .I2(n5877_9),
    .I3(n5878_11) 
);
defparam n5878_s5.INIT=16'h00F1;
  LUT4 n5878_s6 (
    .F(n5878_9),
    .I0(n5878_17),
    .I1(n6409_11),
    .I2(n5878_13),
    .I3(n6188_8) 
);
defparam n5878_s6.INIT=16'h0777;
  LUT4 n5878_s7 (
    .F(n5878_10),
    .I0(n5878_17),
    .I1(n5870_9),
    .I2(n5878_14),
    .I3(n5878_15) 
);
defparam n5878_s7.INIT=16'h0007;
  LUT4 n5879_s5 (
    .F(n5879_8),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[18]),
    .I2(n5877_9),
    .I3(n5879_11) 
);
defparam n5879_s5.INIT=16'h00F1;
  LUT4 n5879_s6 (
    .F(n5879_9),
    .I0(n5879_12),
    .I1(n6411_12),
    .I2(n5879_13),
    .I3(n6411_9) 
);
defparam n5879_s6.INIT=16'h0777;
  LUT4 n5879_s7 (
    .F(n5879_10),
    .I0(n5879_17),
    .I1(ff_cache2_already_read_13),
    .I2(n5879_14),
    .I3(n5879_15) 
);
defparam n5879_s7.INIT=16'h0007;
  LUT4 n5880_s4 (
    .F(n5880_7),
    .I0(ff_cache0_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5880_11),
    .I3(ff_cache0_data_en) 
);
defparam n5880_s4.INIT=16'hCACC;
  LUT4 n5880_s5 (
    .F(n5880_8),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[17]),
    .I2(n5877_9),
    .I3(n5880_12) 
);
defparam n5880_s5.INIT=16'h00F1;
  LUT4 n5880_s6 (
    .F(n5880_9),
    .I0(n5880_13),
    .I1(n6411_12),
    .I2(n5880_18),
    .I3(n6411_9) 
);
defparam n5880_s6.INIT=16'h0777;
  LUT4 n5880_s7 (
    .F(n5880_10),
    .I0(n5880_18),
    .I1(ff_cache3_address_16_15),
    .I2(n5880_15),
    .I3(n5880_16) 
);
defparam n5880_s7.INIT=16'h0007;
  LUT3 n5881_s11 (
    .F(n5881_14),
    .I0(n5881_22),
    .I1(n5881_26),
    .I2(ff_priority[0]) 
);
defparam n5881_s11.INIT=8'h35;
  LUT3 n5881_s12 (
    .F(n5881_15),
    .I0(n5881_24),
    .I1(n5881_20),
    .I2(ff_priority[0]) 
);
defparam n5881_s12.INIT=8'h35;
  LUT4 n5882_s11 (
    .F(n5882_14),
    .I0(n5882_22),
    .I1(n5882_24),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5882_s11.INIT=16'h0305;
  LUT4 n5882_s12 (
    .F(n5882_15),
    .I0(n5882_26),
    .I1(n5882_20),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5882_s12.INIT=16'h3500;
  LUT4 n5883_s3 (
    .F(n5883_6),
    .I0(ff_cache3_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5876_11),
    .I3(ff_cache3_data_en) 
);
defparam n5883_s3.INIT=16'hCACC;
  LUT4 n5883_s4 (
    .F(n5883_7),
    .I0(n5883_21),
    .I1(n6409_11),
    .I2(n5883_19),
    .I3(n5883_11) 
);
defparam n5883_s4.INIT=16'h0700;
  LUT4 n5883_s5 (
    .F(n5883_8),
    .I0(n5883_21),
    .I1(n5870_9),
    .I2(n5883_12),
    .I3(n5883_17) 
);
defparam n5883_s5.INIT=16'h0700;
  LUT4 n5884_s5 (
    .F(n5884_8),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[13]),
    .I2(n5877_9),
    .I3(n5884_11) 
);
defparam n5884_s5.INIT=16'h00F1;
  LUT4 n5884_s6 (
    .F(n5884_9),
    .I0(n5884_12),
    .I1(n6411_12),
    .I2(n5884_13),
    .I3(n6409_11) 
);
defparam n5884_s6.INIT=16'h0777;
  LUT4 n5884_s7 (
    .F(n5884_10),
    .I0(n5884_17),
    .I1(ff_cache3_address_16_15),
    .I2(n5884_14),
    .I3(n5884_15) 
);
defparam n5884_s7.INIT=16'h0007;
  LUT3 n5885_s11 (
    .F(n5885_14),
    .I0(n5885_22),
    .I1(n5885_24),
    .I2(ff_priority[1]) 
);
defparam n5885_s11.INIT=8'h35;
  LUT3 n5885_s12 (
    .F(n5885_15),
    .I0(n5885_26),
    .I1(n5885_20),
    .I2(ff_priority[1]) 
);
defparam n5885_s12.INIT=8'h35;
  LUT4 n5886_s4 (
    .F(n5886_7),
    .I0(n5886_21),
    .I1(n5886_25),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5886_s4.INIT=16'h0C0A;
  LUT4 n5886_s5 (
    .F(n5886_8),
    .I0(n5886_23),
    .I1(n5886_19),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5886_s5.INIT=16'hCA00;
  LUT4 n5886_s7 (
    .F(n5886_10),
    .I0(n5886_19),
    .I1(n6411_9),
    .I2(n5886_25),
    .I3(ff_cache1_data_en_10) 
);
defparam n5886_s7.INIT=16'h0777;
  LUT3 n5886_s8 (
    .F(n5886_11),
    .I0(n5886_23),
    .I1(n6188_8),
    .I2(n5886_17) 
);
defparam n5886_s8.INIT=8'h70;
  LUT4 n5887_s4 (
    .F(n5887_7),
    .I0(ff_cache2_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5887_11),
    .I3(ff_cache2_data_en) 
);
defparam n5887_s4.INIT=16'hCACC;
  LUT4 n5887_s5 (
    .F(n5887_8),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[10]),
    .I2(n5877_9),
    .I3(n5887_12) 
);
defparam n5887_s5.INIT=16'h00F1;
  LUT4 n5887_s6 (
    .F(n5887_9),
    .I0(n5887_18),
    .I1(n6411_12),
    .I2(n5887_14),
    .I3(n6409_11) 
);
defparam n5887_s6.INIT=16'h0777;
  LUT4 n5887_s7 (
    .F(n5887_10),
    .I0(n5887_18),
    .I1(ff_cache1_already_read_12),
    .I2(n5887_15),
    .I3(n5887_16) 
);
defparam n5887_s7.INIT=16'h0007;
  LUT4 n5888_s5 (
    .F(n5888_8),
    .I0(n5888_19),
    .I1(n6411_9),
    .I2(n5888_23),
    .I3(n6188_8) 
);
defparam n5888_s5.INIT=16'h0777;
  LUT4 n5888_s6 (
    .F(n5888_9),
    .I0(n5888_25),
    .I1(n6411_12),
    .I2(n5888_21),
    .I3(n6409_11) 
);
defparam n5888_s6.INIT=16'h0777;
  LUT3 n5888_s7 (
    .F(n5888_10),
    .I0(n5888_21),
    .I1(n5888_25),
    .I2(ff_priority[0]) 
);
defparam n5888_s7.INIT=8'hCA;
  LUT3 n5888_s8 (
    .F(n5888_11),
    .I0(n5888_23),
    .I1(n5888_19),
    .I2(ff_priority[0]) 
);
defparam n5888_s8.INIT=8'h35;
  LUT4 n5889_s4 (
    .F(n5889_7),
    .I0(ff_cache0_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5880_11),
    .I3(ff_cache0_data_en) 
);
defparam n5889_s4.INIT=16'hCACC;
  LUT4 n5889_s5 (
    .F(n5889_8),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[8]),
    .I2(n5877_9),
    .I3(n5889_11) 
);
defparam n5889_s5.INIT=16'h00F1;
  LUT4 n5889_s6 (
    .F(n5889_9),
    .I0(n5889_12),
    .I1(n6411_12),
    .I2(n5889_17),
    .I3(n6411_9) 
);
defparam n5889_s6.INIT=16'h0777;
  LUT4 n5889_s7 (
    .F(n5889_10),
    .I0(n5889_17),
    .I1(ff_cache3_address_16_15),
    .I2(n5889_14),
    .I3(n5889_15) 
);
defparam n5889_s7.INIT=16'h0007;
  LUT3 n5890_s4 (
    .F(n5890_7),
    .I0(n5890_19),
    .I1(n5890_21),
    .I2(ff_priority[1]) 
);
defparam n5890_s4.INIT=8'h35;
  LUT3 n5890_s5 (
    .F(n5890_8),
    .I0(n5890_23),
    .I1(n5890_17),
    .I2(ff_priority[1]) 
);
defparam n5890_s5.INIT=8'h35;
  LUT3 n5890_s7 (
    .F(n5890_10),
    .I0(n5890_23),
    .I1(n6411_12),
    .I2(n5890_15) 
);
defparam n5890_s7.INIT=8'h70;
  LUT4 n5890_s8 (
    .F(n5890_11),
    .I0(n5890_17),
    .I1(n6411_9),
    .I2(n5890_21),
    .I3(n6188_8) 
);
defparam n5890_s8.INIT=16'h0777;
  LUT4 n5891_s5 (
    .F(n5891_8),
    .I0(n5891_17),
    .I1(n6411_9),
    .I2(n5891_19),
    .I3(n6409_11) 
);
defparam n5891_s5.INIT=16'h0777;
  LUT4 n5891_s6 (
    .F(n5891_9),
    .I0(n5891_23),
    .I1(ff_cache1_data_en_10),
    .I2(w_command_vram_wdata[6]),
    .I3(n5877_9) 
);
defparam n5891_s6.INIT=16'h7707;
  LUT4 n5891_s7 (
    .F(n5891_10),
    .I0(n5891_19),
    .I1(n5891_21),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5891_s7.INIT=16'h0305;
  LUT4 n5891_s8 (
    .F(n5891_11),
    .I0(n5891_23),
    .I1(n5891_17),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5891_s8.INIT=16'h3500;
  LUT3 n5892_s11 (
    .F(n5892_14),
    .I0(n5892_22),
    .I1(n5892_24),
    .I2(ff_priority[1]) 
);
defparam n5892_s11.INIT=8'h35;
  LUT3 n5892_s12 (
    .F(n5892_15),
    .I0(n5892_26),
    .I1(n5892_20),
    .I2(ff_priority[1]) 
);
defparam n5892_s12.INIT=8'h35;
  LUT3 n5893_s4 (
    .F(n5893_7),
    .I0(n5893_22),
    .I1(n5893_24),
    .I2(ff_priority[1]) 
);
defparam n5893_s4.INIT=8'h35;
  LUT3 n5893_s5 (
    .F(n5893_8),
    .I0(n5893_26),
    .I1(n5893_20),
    .I2(ff_priority[1]) 
);
defparam n5893_s5.INIT=8'h35;
  LUT4 n5893_s6 (
    .F(n5893_9),
    .I0(n5893_20),
    .I1(n6411_9),
    .I2(n5893_24),
    .I3(n6188_8) 
);
defparam n5893_s6.INIT=16'h0777;
  LUT3 n5893_s7 (
    .F(n5893_10),
    .I0(n5893_26),
    .I1(n6411_12),
    .I2(n5893_18) 
);
defparam n5893_s7.INIT=8'h07;
  LUT3 n5894_s4 (
    .F(n5894_7),
    .I0(n5894_22),
    .I1(n5894_24),
    .I2(ff_priority[1]) 
);
defparam n5894_s4.INIT=8'h35;
  LUT3 n5894_s5 (
    .F(n5894_8),
    .I0(n5894_26),
    .I1(n5894_20),
    .I2(ff_priority[1]) 
);
defparam n5894_s5.INIT=8'h35;
  LUT3 n5894_s6 (
    .F(n5894_9),
    .I0(n5894_26),
    .I1(n6411_12),
    .I2(n5894_18) 
);
defparam n5894_s6.INIT=8'h07;
  LUT4 n5894_s7 (
    .F(n5894_10),
    .I0(n5894_22),
    .I1(n6409_11),
    .I2(n5894_24),
    .I3(n6188_8) 
);
defparam n5894_s7.INIT=16'h0777;
  LUT4 n5895_s5 (
    .F(n5895_8),
    .I0(n5895_21),
    .I1(n6411_9),
    .I2(n5895_23),
    .I3(n6409_11) 
);
defparam n5895_s5.INIT=16'h0777;
  LUT4 n5895_s7 (
    .F(n5895_10),
    .I0(n5895_23),
    .I1(n5895_27),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5895_s7.INIT=16'h0C0A;
  LUT4 n5895_s8 (
    .F(n5895_11),
    .I0(n5895_25),
    .I1(n5895_21),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5895_s8.INIT=16'hCA00;
  LUT4 n5896_s4 (
    .F(n5896_7),
    .I0(ff_cache3_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5876_11),
    .I3(ff_cache3_data_en) 
);
defparam n5896_s4.INIT=16'hCACC;
  LUT4 n5896_s5 (
    .F(n5896_8),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[1]),
    .I2(n5877_9),
    .I3(n5896_11) 
);
defparam n5896_s5.INIT=16'h00F1;
  LUT4 n5896_s6 (
    .F(n5896_9),
    .I0(n5896_12),
    .I1(n6411_12),
    .I2(n5896_17),
    .I3(n6409_11) 
);
defparam n5896_s6.INIT=16'h0777;
  LUT4 n5896_s7 (
    .F(n5896_10),
    .I0(n5896_17),
    .I1(n5870_9),
    .I2(n5896_14),
    .I3(n5896_15) 
);
defparam n5896_s7.INIT=16'h0007;
  LUT4 n5897_s4 (
    .F(n5897_7),
    .I0(n5897_21),
    .I1(n5897_19),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5897_s4.INIT=16'h3FF5;
  LUT4 n5897_s5 (
    .F(n5897_8),
    .I0(n5897_23),
    .I1(n5897_25),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5897_s5.INIT=16'hF53F;
  LUT3 n5897_s7 (
    .F(n5897_10),
    .I0(n5897_19),
    .I1(n6411_9),
    .I2(n5897_17) 
);
defparam n5897_s7.INIT=8'h07;
  LUT4 n5897_s8 (
    .F(n5897_11),
    .I0(n5897_25),
    .I1(n6411_12),
    .I2(n5897_21),
    .I3(n6409_11) 
);
defparam n5897_s8.INIT=16'h0777;
  LUT4 n5898_s12 (
    .F(n5898_15),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5898_s12.INIT=16'h0503;
  LUT4 n5898_s14 (
    .F(n5898_17),
    .I0(ff_cache3_data_mask[3]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5898_s14.INIT=16'h5300;
  LUT4 n5898_s15 (
    .F(n5898_18),
    .I0(w_cache2_hit),
    .I1(n1350_4),
    .I2(n5625_9),
    .I3(n5643_10) 
);
defparam n5898_s15.INIT=16'h0001;
  LUT4 n5898_s16 (
    .F(n5898_19),
    .I0(n6411_9),
    .I1(n5860_16),
    .I2(n5877_9),
    .I3(n5898_27) 
);
defparam n5898_s16.INIT=16'h00D0;
  LUT3 n5898_s17 (
    .F(n5898_20),
    .I0(n5898_29),
    .I1(ff_cache3_data_mask[3]),
    .I2(n5877_27) 
);
defparam n5898_s17.INIT=8'h70;
  LUT4 n5898_s18 (
    .F(n5898_21),
    .I0(n5859_20),
    .I1(ff_cache1_data_mask[3]),
    .I2(n5898_24),
    .I3(n5898_25) 
);
defparam n5898_s18.INIT=16'h0007;
  LUT4 n5899_s10 (
    .F(n5899_13),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache0_data_mask[2]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5899_s10.INIT=16'h0503;
  LUT4 n5899_s11 (
    .F(n5899_14),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache2_data_mask[2]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5899_s11.INIT=16'h5300;
  LUT3 n5899_s12 (
    .F(n5899_15),
    .I0(n5898_29),
    .I1(ff_cache3_data_mask[2]),
    .I2(n5899_20) 
);
defparam n5899_s12.INIT=8'h07;
  LUT4 n5899_s13 (
    .F(n5899_16),
    .I0(n5859_20),
    .I1(ff_cache1_data_mask[2]),
    .I2(n5899_18),
    .I3(n5877_27) 
);
defparam n5899_s13.INIT=16'h0700;
  LUT4 n5900_s10 (
    .F(n5900_13),
    .I0(ff_cache1_data_mask[1]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5900_s10.INIT=16'h0503;
  LUT4 n5900_s11 (
    .F(n5900_14),
    .I0(ff_cache3_data_mask[1]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5900_s11.INIT=16'h5300;
  LUT3 n5900_s12 (
    .F(n5900_15),
    .I0(n5859_20),
    .I1(ff_cache1_data_mask[1]),
    .I2(n5877_27) 
);
defparam n5900_s12.INIT=8'h70;
  LUT4 n5900_s13 (
    .F(n5900_16),
    .I0(n5898_29),
    .I1(ff_cache3_data_mask[1]),
    .I2(n5900_17),
    .I3(n5900_18) 
);
defparam n5900_s13.INIT=16'h0007;
  LUT4 n5901_s10 (
    .F(n5901_13),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache0_data_mask[0]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5901_s10.INIT=16'h0503;
  LUT4 n5901_s11 (
    .F(n5901_14),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache2_data_mask[0]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5901_s11.INIT=16'h5300;
  LUT4 n5901_s12 (
    .F(n5901_15),
    .I0(n5853_17),
    .I1(n6188_8),
    .I2(ff_cache2_data_mask[0]),
    .I3(n5901_21) 
);
defparam n5901_s12.INIT=16'h007F;
  LUT3 n5901_s13 (
    .F(n5901_16),
    .I0(n5901_18),
    .I1(n5901_23),
    .I2(n5877_27) 
);
defparam n5901_s13.INIT=8'h10;
  LUT2 ff_cache1_already_read_s8 (
    .F(ff_cache1_already_read_12),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]) 
);
defparam ff_cache1_already_read_s8.INIT=4'h4;
  LUT2 ff_cache2_already_read_s8 (
    .F(ff_cache2_already_read_12),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en) 
);
defparam ff_cache2_already_read_s8.INIT=4'h8;
  LUT2 ff_cache2_already_read_s9 (
    .F(ff_cache2_already_read_13),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache2_already_read_s9.INIT=4'h4;
  LUT2 ff_cache2_already_read_s10 (
    .F(ff_cache2_already_read_14),
    .I0(ff_cache_vram_write),
    .I1(n6693_20) 
);
defparam ff_cache2_already_read_s10.INIT=4'h8;
  LUT2 ff_cache3_already_read_s8 (
    .F(ff_cache3_already_read_12),
    .I0(ff_cache3_already_read_15),
    .I1(ff_cache_vram_write) 
);
defparam ff_cache3_already_read_s8.INIT=4'h4;
  LUT4 n6693_s10 (
    .F(n6693_16),
    .I0(ff_vram_address_16_16),
    .I1(ff_cache3_already_read_15),
    .I2(ff_cache_vram_write),
    .I3(n5898_18) 
);
defparam n6693_s10.INIT=16'h3FF5;
  LUT4 ff_cache0_address_15_s8 (
    .F(ff_cache0_address_15_13),
    .I0(n5880_11),
    .I1(ff_cache0_data_en),
    .I2(n5870_9),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_address_15_s8.INIT=16'h00BF;
  LUT4 ff_cache1_address_16_s7 (
    .F(ff_cache1_address_16_12),
    .I0(ff_cache1_already_read_12),
    .I1(ff_cache3_already_read_15),
    .I2(ff_cache1_data_en),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache1_address_16_s7.INIT=16'h7077;
  LUT4 ff_cache1_address_16_s8 (
    .F(ff_cache1_address_16_13),
    .I0(ff_cache_vram_write),
    .I1(ff_cache1_already_read_12),
    .I2(n5853_18),
    .I3(n5898_18) 
);
defparam ff_cache1_address_16_s8.INIT=16'h4000;
  LUT4 ff_cache2_address_16_s7 (
    .F(ff_cache2_address_16_12),
    .I0(ff_cache3_data_en),
    .I1(ff_cache2_already_read_13),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_already_read_12) 
);
defparam ff_cache2_address_16_s7.INIT=16'h8F00;
  LUT4 ff_cache2_address_16_s8 (
    .F(ff_cache2_address_16_13),
    .I0(ff_cache_vram_write),
    .I1(n5853_17),
    .I2(n5898_18),
    .I3(ff_cache2_already_read_13) 
);
defparam ff_cache2_address_16_s8.INIT=16'h4000;
  LUT4 ff_cache3_address_16_s8 (
    .F(ff_cache3_address_16_13),
    .I0(ff_cache3_address_16_15),
    .I1(ff_cache3_data_en),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_already_read_12) 
);
defparam ff_cache3_address_16_s8.INIT=16'hB000;
  LUT4 ff_cache3_address_16_s9 (
    .F(ff_cache3_address_16_14),
    .I0(ff_cache_vram_write),
    .I1(n5860_16),
    .I2(n5898_18),
    .I3(ff_cache3_address_16_15) 
);
defparam ff_cache3_address_16_s9.INIT=16'h4000;
  LUT2 ff_cache3_address_16_s10 (
    .F(ff_cache3_address_16_15),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache3_address_16_s10.INIT=4'h8;
  LUT4 ff_cache1_data_en_s6 (
    .F(ff_cache1_data_en_11),
    .I0(w_command_vram_rdata_en),
    .I1(ff_cache1_already_read_12),
    .I2(n5284_7),
    .I3(w_cache_vram_rdata_en) 
);
defparam ff_cache1_data_en_s6.INIT=16'h008F;
  LUT2 ff_cache0_data_mask_2_s11 (
    .F(ff_cache0_data_mask_2_16),
    .I0(ff_cache_vram_write),
    .I1(n5898_18) 
);
defparam ff_cache0_data_mask_2_s11.INIT=4'h1;
  LUT3 ff_cache0_data_mask_2_s12 (
    .F(ff_cache0_data_mask_2_17),
    .I0(n18_3),
    .I1(ff_cache0_address_15_16),
    .I2(n5643_11) 
);
defparam ff_cache0_data_mask_2_s12.INIT=8'h80;
  LUT4 ff_cache3_data_mask_3_s9 (
    .F(ff_cache3_data_mask_3_14),
    .I0(w_cache2_hit),
    .I1(ff_cache2_already_read_14),
    .I2(ff_cache3_address_16_14),
    .I3(n5284_7) 
);
defparam ff_cache3_data_mask_3_s9.INIT=16'h00F4;
  LUT4 ff_vram_valid_s7 (
    .F(ff_vram_valid_10),
    .I0(n5898_18),
    .I1(ff_cache3_already_read_15),
    .I2(ff_vram_address_16_16),
    .I3(ff_cache_vram_write) 
);
defparam ff_vram_valid_s7.INIT=16'h770F;
  LUT4 ff_vram_address_16_s14 (
    .F(ff_vram_address_16_18),
    .I0(ff_cache2_already_read),
    .I1(n52_3),
    .I2(n550_9),
    .I3(ff_cache2_data_en) 
);
defparam ff_vram_address_16_s14.INIT=16'h1000;
  LUT4 ff_vram_address_16_s15 (
    .F(ff_vram_address_16_19),
    .I0(ff_cache3_already_read),
    .I1(n592_9),
    .I2(n5643_10),
    .I3(w_cache2_hit) 
);
defparam ff_vram_address_16_s15.INIT=16'h004F;
  LUT4 ff_vram_address_16_s16 (
    .F(ff_vram_address_16_20),
    .I0(ff_cache0_already_read),
    .I1(n466_9),
    .I2(ff_vram_address_16_21),
    .I3(n5625_9) 
);
defparam ff_vram_address_16_s16.INIT=16'hBBF0;
  LUT3 n6695_s8 (
    .F(n6695_13),
    .I0(n6695_14),
    .I1(n6695_15),
    .I2(ff_priority[1]) 
);
defparam n6695_s8.INIT=8'hCA;
  LUT4 n5851_s14 (
    .F(n5851_17),
    .I0(n5853_16),
    .I1(n6409_11),
    .I2(n5853_17),
    .I3(n6188_8) 
);
defparam n5851_s14.INIT=16'hB0BB;
  LUT2 n5853_s13 (
    .F(n5853_16),
    .I0(n5880_11),
    .I1(ff_cache0_data_en) 
);
defparam n5853_s13.INIT=4'h4;
  LUT2 n5853_s14 (
    .F(n5853_17),
    .I0(n5887_11),
    .I1(ff_cache2_data_en) 
);
defparam n5853_s14.INIT=4'h4;
  LUT2 n5853_s15 (
    .F(n5853_18),
    .I0(n5853_20),
    .I1(ff_cache1_data_en) 
);
defparam n5853_s15.INIT=4'h4;
  LUT4 n5853_s16 (
    .F(n5853_19),
    .I0(ff_cache3_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(n5860_16),
    .I3(n6411_9) 
);
defparam n5853_s16.INIT=16'hAC00;
  LUT4 n5859_s12 (
    .F(n5859_15),
    .I0(ff_cache2_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5853_17),
    .I3(n6188_8) 
);
defparam n5859_s12.INIT=16'hAC00;
  LUT4 n5859_s13 (
    .F(n5859_16),
    .I0(ff_cache0_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5853_16),
    .I3(n6409_11) 
);
defparam n5859_s13.INIT=16'hAC00;
  LUT4 n5859_s14 (
    .F(n5859_17),
    .I0(ff_cache3_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n5860_16),
    .I3(n6411_9) 
);
defparam n5859_s14.INIT=16'hAC00;
  LUT4 n5859_s15 (
    .F(n5859_18),
    .I0(n5853_18),
    .I1(w_command_vram_address[8]),
    .I2(ff_flush_state[2]),
    .I3(ff_cache1_data_en_10) 
);
defparam n5859_s15.INIT=16'h4F00;
  LUT2 n5860_s13 (
    .F(n5860_16),
    .I0(n5876_11),
    .I1(ff_cache3_data_en) 
);
defparam n5860_s13.INIT=4'h4;
  LUT4 n5860_s15 (
    .F(n5860_18),
    .I0(n5853_18),
    .I1(w_command_vram_address[7]),
    .I2(ff_flush_state[2]),
    .I3(ff_cache1_data_en_10) 
);
defparam n5860_s15.INIT=16'h4F00;
  LUT4 n5861_s13 (
    .F(n5861_16),
    .I0(ff_cache3_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n5860_16),
    .I3(n6411_9) 
);
defparam n5861_s13.INIT=16'hAC00;
  LUT4 n5863_s14 (
    .F(n5863_17),
    .I0(n5853_18),
    .I1(w_command_vram_address[4]),
    .I2(ff_flush_state[2]),
    .I3(ff_cache1_data_en_10) 
);
defparam n5863_s14.INIT=16'h4F00;
  LUT4 n5867_s13 (
    .F(n5867_16),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[30]),
    .I2(n5877_9),
    .I3(n5851_12) 
);
defparam n5867_s13.INIT=16'h00F1;
  LUT4 n5872_s8 (
    .F(n5872_11),
    .I0(ff_cache1_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5853_18),
    .I3(n6411_12) 
);
defparam n5872_s8.INIT=16'hAC00;
  LUT4 n5872_s9 (
    .F(n5872_12),
    .I0(ff_cache0_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5880_11),
    .I3(ff_cache0_data_en) 
);
defparam n5872_s9.INIT=16'hCACC;
  LUT4 n5872_s10 (
    .F(n5872_13),
    .I0(ff_cache2_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5887_11),
    .I3(ff_cache2_data_en) 
);
defparam n5872_s10.INIT=16'hCACC;
  LUT4 n5872_s11 (
    .F(n5872_14),
    .I0(ff_cache1_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5853_18),
    .I3(ff_cache1_already_read_12) 
);
defparam n5872_s11.INIT=16'hAC00;
  LUT4 n5872_s12 (
    .F(n5872_15),
    .I0(n5872_12),
    .I1(n5872_13),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5872_s12.INIT=16'h0C0A;
  LUT4 n5874_s8 (
    .F(n5874_11),
    .I0(ff_cache0_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5853_16),
    .I3(n6409_11) 
);
defparam n5874_s8.INIT=16'hAC00;
  LUT4 n5874_s9 (
    .F(n5874_12),
    .I0(ff_cache3_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5876_11),
    .I3(ff_cache3_data_en) 
);
defparam n5874_s9.INIT=16'hCACC;
  LUT4 n5874_s10 (
    .F(n5874_13),
    .I0(ff_cache2_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5887_11),
    .I3(ff_cache2_data_en) 
);
defparam n5874_s10.INIT=16'hCACC;
  LUT4 n5874_s11 (
    .F(n5874_14),
    .I0(ff_cache0_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5853_16),
    .I3(n5870_9) 
);
defparam n5874_s11.INIT=16'hAC00;
  LUT4 n5874_s12 (
    .F(n5874_15),
    .I0(n5874_13),
    .I1(n5874_12),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5874_s12.INIT=16'hCA00;
  LUT4 n5875_s12 (
    .F(n5875_15),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[22]),
    .I2(n5877_9),
    .I3(n5851_12) 
);
defparam n5875_s12.INIT=16'h00F1;
  LUT4 n5876_s8 (
    .F(n5876_11),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache3_data_mask[2]),
    .I3(ff_cache3_data_mask[3]) 
);
defparam n5876_s8.INIT=16'h8000;
  LUT4 n5876_s9 (
    .F(n5876_12),
    .I0(ff_cache0_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5853_16),
    .I3(n6409_11) 
);
defparam n5876_s9.INIT=16'hAC00;
  LUT4 n5876_s11 (
    .F(n5876_14),
    .I0(ff_cache2_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5887_11),
    .I3(ff_cache2_data_en) 
);
defparam n5876_s11.INIT=16'hCACC;
  LUT4 n5876_s12 (
    .F(n5876_15),
    .I0(ff_cache0_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5853_16),
    .I3(n5870_9) 
);
defparam n5876_s12.INIT=16'hAC00;
  LUT4 n5876_s13 (
    .F(n5876_16),
    .I0(n5876_14),
    .I1(n5876_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5876_s13.INIT=16'hCA00;
  LUT4 n5878_s8 (
    .F(n5878_11),
    .I0(ff_cache1_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5853_18),
    .I3(n6411_12) 
);
defparam n5878_s8.INIT=16'hAC00;
  LUT4 n5878_s10 (
    .F(n5878_13),
    .I0(ff_cache2_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5887_11),
    .I3(ff_cache2_data_en) 
);
defparam n5878_s10.INIT=16'hCACC;
  LUT4 n5878_s11 (
    .F(n5878_14),
    .I0(ff_cache1_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5853_18),
    .I3(ff_cache1_already_read_12) 
);
defparam n5878_s11.INIT=16'hAC00;
  LUT4 n5878_s12 (
    .F(n5878_15),
    .I0(n5878_13),
    .I1(n5878_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5878_s12.INIT=16'hCA00;
  LUT4 n5879_s8 (
    .F(n5879_11),
    .I0(ff_cache0_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5853_16),
    .I3(n6409_11) 
);
defparam n5879_s8.INIT=16'hAC00;
  LUT4 n5879_s9 (
    .F(n5879_12),
    .I0(ff_cache1_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5853_20),
    .I3(ff_cache1_data_en) 
);
defparam n5879_s9.INIT=16'hCACC;
  LUT4 n5879_s10 (
    .F(n5879_13),
    .I0(ff_cache3_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5876_11),
    .I3(ff_cache3_data_en) 
);
defparam n5879_s10.INIT=16'hCACC;
  LUT4 n5879_s11 (
    .F(n5879_14),
    .I0(ff_cache0_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5853_16),
    .I3(n5870_9) 
);
defparam n5879_s11.INIT=16'hAC00;
  LUT4 n5879_s12 (
    .F(n5879_15),
    .I0(n5879_12),
    .I1(n5879_13),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5879_s12.INIT=16'hCA00;
  LUT4 n5880_s8 (
    .F(n5880_11),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache0_data_mask[2]),
    .I3(ff_cache0_data_mask[3]) 
);
defparam n5880_s8.INIT=16'h8000;
  LUT4 n5880_s9 (
    .F(n5880_12),
    .I0(ff_cache2_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5853_17),
    .I3(n6188_8) 
);
defparam n5880_s9.INIT=16'hAC00;
  LUT4 n5880_s10 (
    .F(n5880_13),
    .I0(ff_cache1_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5853_20),
    .I3(ff_cache1_data_en) 
);
defparam n5880_s10.INIT=16'hCACC;
  LUT4 n5880_s12 (
    .F(n5880_15),
    .I0(ff_cache2_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5853_17),
    .I3(ff_cache2_already_read_13) 
);
defparam n5880_s12.INIT=16'hAC00;
  LUT4 n5880_s13 (
    .F(n5880_16),
    .I0(n5880_7),
    .I1(n5880_13),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5880_s13.INIT=16'h0C0A;
  LUT4 n5883_s8 (
    .F(n5883_11),
    .I0(n5883_14),
    .I1(n6411_12),
    .I2(n5883_15),
    .I3(n6188_8) 
);
defparam n5883_s8.INIT=16'h0777;
  LUT4 n5883_s9 (
    .F(n5883_12),
    .I0(n5883_15),
    .I1(n5883_6),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5883_s9.INIT=16'hCA00;
  LUT4 n5884_s8 (
    .F(n5884_11),
    .I0(ff_cache2_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5853_17),
    .I3(n6188_8) 
);
defparam n5884_s8.INIT=16'hAC00;
  LUT4 n5884_s9 (
    .F(n5884_12),
    .I0(ff_cache1_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5853_20),
    .I3(ff_cache1_data_en) 
);
defparam n5884_s9.INIT=16'hCACC;
  LUT4 n5884_s10 (
    .F(n5884_13),
    .I0(ff_cache0_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5880_11),
    .I3(ff_cache0_data_en) 
);
defparam n5884_s10.INIT=16'hCACC;
  LUT4 n5884_s11 (
    .F(n5884_14),
    .I0(ff_cache2_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5853_17),
    .I3(ff_cache2_already_read_13) 
);
defparam n5884_s11.INIT=16'hAC00;
  LUT4 n5884_s12 (
    .F(n5884_15),
    .I0(n5884_13),
    .I1(n5884_12),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5884_s12.INIT=16'h0C0A;
  LUT4 n5887_s8 (
    .F(n5887_11),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache2_data_mask[2]),
    .I3(ff_cache2_data_mask[3]) 
);
defparam n5887_s8.INIT=16'h8000;
  LUT4 n5887_s9 (
    .F(n5887_12),
    .I0(ff_cache3_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5860_16),
    .I3(n6411_9) 
);
defparam n5887_s9.INIT=16'hAC00;
  LUT4 n5887_s11 (
    .F(n5887_14),
    .I0(ff_cache0_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5880_11),
    .I3(ff_cache0_data_en) 
);
defparam n5887_s11.INIT=16'hCACC;
  LUT4 n5887_s12 (
    .F(n5887_15),
    .I0(ff_cache3_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5860_16),
    .I3(ff_cache3_address_16_15) 
);
defparam n5887_s12.INIT=16'hAC00;
  LUT4 n5887_s13 (
    .F(n5887_16),
    .I0(n5887_14),
    .I1(n5887_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5887_s13.INIT=16'h0C0A;
  LUT4 n5889_s8 (
    .F(n5889_11),
    .I0(ff_cache2_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5853_17),
    .I3(n6188_8) 
);
defparam n5889_s8.INIT=16'hAC00;
  LUT4 n5889_s9 (
    .F(n5889_12),
    .I0(ff_cache1_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5853_20),
    .I3(ff_cache1_data_en) 
);
defparam n5889_s9.INIT=16'hCACC;
  LUT4 n5889_s11 (
    .F(n5889_14),
    .I0(ff_cache2_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5853_17),
    .I3(ff_cache2_already_read_13) 
);
defparam n5889_s11.INIT=16'hAC00;
  LUT4 n5889_s12 (
    .F(n5889_15),
    .I0(n5889_7),
    .I1(n5889_12),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5889_s12.INIT=16'h0C0A;
  LUT4 n5890_s12 (
    .F(n5890_15),
    .I0(ff_cache1_data_en_10),
    .I1(w_command_vram_wdata[7]),
    .I2(n5877_9),
    .I3(n5851_12) 
);
defparam n5890_s12.INIT=16'h00F1;
  LUT4 n5896_s8 (
    .F(n5896_11),
    .I0(ff_cache2_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5853_17),
    .I3(n6188_8) 
);
defparam n5896_s8.INIT=16'hAC00;
  LUT4 n5896_s9 (
    .F(n5896_12),
    .I0(ff_cache1_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5853_20),
    .I3(ff_cache1_data_en) 
);
defparam n5896_s9.INIT=16'hCACC;
  LUT4 n5896_s11 (
    .F(n5896_14),
    .I0(ff_cache2_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5853_17),
    .I3(ff_cache2_already_read_13) 
);
defparam n5896_s11.INIT=16'hAC00;
  LUT4 n5896_s12 (
    .F(n5896_15),
    .I0(n5896_12),
    .I1(n5896_7),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5896_s12.INIT=16'hCA00;
  LUT4 n5898_s21 (
    .F(n5898_24),
    .I0(w_command_vram_wdata_mask[3]),
    .I1(ff_cache0_data_mask[3]),
    .I2(n5853_16),
    .I3(n6409_11) 
);
defparam n5898_s21.INIT=16'hCA00;
  LUT4 n5898_s22 (
    .F(n5898_25),
    .I0(ff_cache2_data_mask[3]),
    .I1(w_command_vram_wdata_mask[3]),
    .I2(n5853_17),
    .I3(n6188_8) 
);
defparam n5898_s22.INIT=16'hAC00;
  LUT4 n5899_s15 (
    .F(n5899_18),
    .I0(n5887_11),
    .I1(ff_cache2_data_mask[2]),
    .I2(ff_cache2_data_en),
    .I3(n6188_8) 
);
defparam n5899_s15.INIT=16'h4000;
  LUT4 n5900_s14 (
    .F(n5900_17),
    .I0(ff_cache2_data_mask[1]),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n5853_17),
    .I3(n6188_8) 
);
defparam n5900_s14.INIT=16'hAC00;
  LUT4 n5900_s15 (
    .F(n5900_18),
    .I0(w_command_vram_wdata_mask[1]),
    .I1(ff_cache0_data_mask[1]),
    .I2(n5853_16),
    .I3(n6409_11) 
);
defparam n5900_s15.INIT=16'hCA00;
  LUT4 n5901_s15 (
    .F(n5901_18),
    .I0(n5876_11),
    .I1(ff_cache3_data_mask[0]),
    .I2(ff_cache3_data_en),
    .I3(n6411_9) 
);
defparam n5901_s15.INIT=16'h4000;
  LUT4 ff_vram_address_16_s17 (
    .F(ff_vram_address_16_21),
    .I0(n508_9),
    .I1(ff_cache1_already_read),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam ff_vram_address_16_s17.INIT=16'h0D00;
  LUT3 n6695_s9 (
    .F(n6695_14),
    .I0(n5880_11),
    .I1(n5853_20),
    .I2(ff_priority[0]) 
);
defparam n6695_s9.INIT=8'hCA;
  LUT3 n6695_s10 (
    .F(n6695_15),
    .I0(n5887_11),
    .I1(n5876_11),
    .I2(ff_priority[0]) 
);
defparam n6695_s10.INIT=8'hCA;
  LUT4 n5853_s17 (
    .F(n5853_20),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache1_data_mask[2]),
    .I3(ff_cache1_data_mask[3]) 
);
defparam n5853_s17.INIT=16'h8000;
  LUT4 n5883_s11 (
    .F(n5883_14),
    .I0(ff_cache1_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5853_20),
    .I3(ff_cache1_data_en) 
);
defparam n5883_s11.INIT=16'hCACC;
  LUT4 n5883_s12 (
    .F(n5883_15),
    .I0(ff_cache2_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5887_11),
    .I3(ff_cache2_data_en) 
);
defparam n5883_s12.INIT=16'hCACC;
  LUT3 ff_cache0_data_mask_2_s13 (
    .F(ff_cache0_data_mask_2_19),
    .I0(ff_cache0_address_15_13),
    .I1(ff_cache_vram_write),
    .I2(n5898_18) 
);
defparam ff_cache0_data_mask_2_s13.INIT=8'h54;
  LUT4 ff_vram_wdata_31_s7 (
    .F(ff_vram_wdata_31_11),
    .I0(ff_vram_wdata_31_8),
    .I1(ff_start),
    .I2(w_command_vram_valid),
    .I3(ff_cache_flush_start) 
);
defparam ff_vram_wdata_31_s7.INIT=16'h0001;
  LUT4 n6188_s4 (
    .F(n6188_10),
    .I0(n6411_12),
    .I1(n6188_8),
    .I2(ff_start),
    .I3(ff_cache_flush_start) 
);
defparam n6188_s4.INIT=16'h000E;
  LUT4 ff_cache3_data_mask_0_s7 (
    .F(ff_cache3_data_mask_0_13),
    .I0(ff_cache3_address_16_17),
    .I1(ff_cache3_data_mask_3_14),
    .I2(ff_cache_vram_rdata_en_9),
    .I3(ff_cache3_data_mask_0_11) 
);
defparam ff_cache3_data_mask_0_s7.INIT=16'hEF00;
  LUT4 ff_cache3_data_mask_1_s7 (
    .F(ff_cache3_data_mask_1_13),
    .I0(ff_cache3_address_16_17),
    .I1(ff_cache3_data_mask_3_14),
    .I2(ff_cache_vram_rdata_en_9),
    .I3(ff_cache3_data_mask_1_11) 
);
defparam ff_cache3_data_mask_1_s7.INIT=16'hEF00;
  LUT4 ff_cache3_data_mask_2_s7 (
    .F(ff_cache3_data_mask_2_13),
    .I0(ff_cache3_address_16_17),
    .I1(ff_cache3_data_mask_3_14),
    .I2(ff_cache_vram_rdata_en_9),
    .I3(ff_cache3_data_mask_2_11) 
);
defparam ff_cache3_data_mask_2_s7.INIT=16'hEF00;
  LUT4 ff_cache3_data_mask_3_s12 (
    .F(ff_cache3_data_mask_3_18),
    .I0(ff_cache3_address_16_17),
    .I1(ff_cache3_data_mask_3_14),
    .I2(ff_cache_vram_rdata_en_9),
    .I3(ff_cache3_data_mask_3_13) 
);
defparam ff_cache3_data_mask_3_s12.INIT=16'hEF00;
  LUT4 ff_cache3_already_read_s10 (
    .F(ff_cache3_already_read_15),
    .I0(ff_cache2_data_en),
    .I1(ff_cache3_data_en),
    .I2(ff_cache0_data_en),
    .I3(ff_cache1_data_en) 
);
defparam ff_cache3_already_read_s10.INIT=16'h8000;
  LUT4 ff_cache3_address_16_s11 (
    .F(ff_cache3_address_16_17),
    .I0(w_command_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache3_address_16_s11.INIT=16'h8000;
  LUT4 n5870_s14 (
    .F(n5870_18),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(n5870_24),
    .I3(n5866_31) 
);
defparam n5870_s14.INIT=16'hBF00;
  LUT4 ff_cache2_already_read_s11 (
    .F(ff_cache2_already_read_16),
    .I0(w_command_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache2_already_read_s11.INIT=16'h0800;
  LUT3 ff_cache0_data_31_s9 (
    .F(ff_cache0_data_31_15),
    .I0(n5284_7),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_31_s9.INIT=8'h40;
  LUT4 n5622_s4 (
    .F(n5622_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5625_9),
    .I3(n5643_11) 
);
defparam n5622_s4.INIT=16'h07FF;
  LUT4 n5630_s5 (
    .F(n5630_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1350_4),
    .I3(n5643_11) 
);
defparam n5630_s5.INIT=16'h07FF;
  LUT4 n5635_s5 (
    .F(n5635_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(n5643_11) 
);
defparam n5635_s5.INIT=16'h07FF;
  LUT4 n5640_s5 (
    .F(n5640_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5643_10),
    .I3(n5643_11) 
);
defparam n5640_s5.INIT=16'h07FF;
  LUT3 ff_cache0_data_23_s8 (
    .F(ff_cache0_data_23_14),
    .I0(n5284_7),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_23_s8.INIT=8'h10;
  LUT4 n5623_s4 (
    .F(n5623_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5625_9),
    .I3(n5643_11) 
);
defparam n5623_s4.INIT=16'h0BFF;
  LUT4 n5631_s5 (
    .F(n5631_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1350_4),
    .I3(n5643_11) 
);
defparam n5631_s5.INIT=16'h0BFF;
  LUT4 n5636_s5 (
    .F(n5636_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(n5643_11) 
);
defparam n5636_s5.INIT=16'h0BFF;
  LUT4 n5641_s5 (
    .F(n5641_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5643_10),
    .I3(n5643_11) 
);
defparam n5641_s5.INIT=16'h0BFF;
  LUT3 ff_cache0_data_15_s8 (
    .F(ff_cache0_data_15_14),
    .I0(n5284_7),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam ff_cache0_data_15_s8.INIT=8'h10;
  LUT4 n5624_s4 (
    .F(n5624_10),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5625_9),
    .I3(n5643_11) 
);
defparam n5624_s4.INIT=16'h0BFF;
  LUT4 n5632_s5 (
    .F(n5632_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n1350_4),
    .I3(n5643_11) 
);
defparam n5632_s5.INIT=16'h0BFF;
  LUT4 n5637_s5 (
    .F(n5637_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(w_cache2_hit),
    .I3(n5643_11) 
);
defparam n5637_s5.INIT=16'h0BFF;
  LUT4 n5642_s5 (
    .F(n5642_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5643_10),
    .I3(n5643_11) 
);
defparam n5642_s5.INIT=16'h0BFF;
  LUT3 ff_cache0_data_7_s8 (
    .F(ff_cache0_data_7_14),
    .I0(n5284_7),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_7_s8.INIT=8'h01;
  LUT4 n5625_s5 (
    .F(n5625_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5625_9),
    .I3(n5643_11) 
);
defparam n5625_s5.INIT=16'h0EFF;
  LUT4 n5633_s5 (
    .F(n5633_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1350_4),
    .I3(n5643_11) 
);
defparam n5633_s5.INIT=16'h0EFF;
  LUT4 n5638_s5 (
    .F(n5638_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(n5643_11) 
);
defparam n5638_s5.INIT=16'h0EFF;
  LUT4 n5643_s7 (
    .F(n5643_13),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5643_10),
    .I3(n5643_11) 
);
defparam n5643_s7.INIT=16'h0EFF;
  LUT4 ff_cache0_address_15_s10 (
    .F(ff_cache0_address_15_16),
    .I0(ff_cache3_already_read_15),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache0_address_15_s10.INIT=16'hFD00;
  LUT4 ff_cache0_already_read_s10 (
    .F(ff_cache0_already_read_15),
    .I0(w_command_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache0_already_read_s10.INIT=16'h0008;
  LUT4 n5883_s13 (
    .F(n5883_17),
    .I0(n5883_14),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]),
    .I3(n5866_31) 
);
defparam n5883_s13.INIT=16'hDF00;
  LUT4 n5851_s20 (
    .F(n5851_24),
    .I0(n5853_18),
    .I1(ff_priority[1]),
    .I2(ff_priority[0]),
    .I3(ff_cache0_address_15_13) 
);
defparam n5851_s20.INIT=16'hDF00;
  LUT4 ff_cache1_data_31_s11 (
    .F(ff_cache1_data_31_17),
    .I0(w_command_vram_rdata_en),
    .I1(n5284_7),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam ff_cache1_data_31_s11.INIT=16'h0800;
  LUT4 ff_cache1_data_31_s12 (
    .F(ff_cache1_data_31_19),
    .I0(n18_3),
    .I1(ff_cache0_data_en),
    .I2(ff_cache_vram_write),
    .I3(n5284_7) 
);
defparam ff_cache1_data_31_s12.INIT=16'h004F;
  LUT4 n6694_s5 (
    .F(n6694_12),
    .I0(n1350_4),
    .I1(w_cache2_hit),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n6694_s5.INIT=16'hB0BB;
  LUT3 n5022_s5 (
    .F(n5022_10),
    .I0(n5284_7),
    .I1(n18_3),
    .I2(ff_cache0_data_en) 
);
defparam n5022_s5.INIT=8'h45;
  LUT4 ff_cache3_data_mask_3_s13 (
    .F(ff_cache3_data_mask_3_20),
    .I0(ff_cache3_address_16_13),
    .I1(n69_3),
    .I2(ff_cache3_data_en),
    .I3(n5643_11) 
);
defparam ff_cache3_data_mask_3_s13.INIT=16'h7500;
  LUT3 ff_cache3_data_31_s9 (
    .F(ff_cache3_data_31_15),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache3_address_16_13) 
);
defparam ff_cache3_data_31_s9.INIT=8'h0B;
  LUT4 ff_cache2_data_31_s8 (
    .F(ff_cache2_data_31_14),
    .I0(ff_cache2_address_16_12),
    .I1(n69_3),
    .I2(ff_cache3_data_en),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_31_s8.INIT=16'h0075;
  LUT4 ff_cache0_already_read_s11 (
    .F(ff_cache0_already_read_17),
    .I0(w_cache2_hit),
    .I1(n1350_4),
    .I2(n69_3),
    .I3(ff_cache3_data_en) 
);
defparam ff_cache0_already_read_s11.INIT=16'h1011;
  LUT4 ff_cache0_already_read_s12 (
    .F(ff_cache0_already_read_19),
    .I0(ff_start),
    .I1(w_cache_vram_rdata_en),
    .I2(ff_cache_vram_rdata_en_9),
    .I3(n6693_22) 
);
defparam ff_cache0_already_read_s12.INIT=16'h1000;
  LUT4 n6693_s12 (
    .F(n6693_20),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n6693_s12.INIT=16'hB0BB;
  LUT4 ff_cache1_data_mask_3_s12 (
    .F(ff_cache1_data_mask_3_18),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache1_address_16_12),
    .I3(n5643_11) 
);
defparam ff_cache1_data_mask_3_s12.INIT=16'hB000;
  LUT4 ff_cache1_data_31_s13 (
    .F(ff_cache1_data_31_21),
    .I0(ff_cache1_address_16_12),
    .I1(ff_cache1_already_read_16),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam ff_cache1_data_31_s13.INIT=16'hB0BB;
  LUT4 n5022_s7 (
    .F(n1357_5),
    .I0(n518_9),
    .I1(n1217_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5022_s7.INIT=16'hCACC;
  LUT4 n5021_s6 (
    .F(n1356_5),
    .I0(n517_9),
    .I1(n1216_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5021_s6.INIT=16'hCACC;
  LUT4 n5020_s6 (
    .F(n1355_5),
    .I0(n516_9),
    .I1(n1215_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5020_s6.INIT=16'hCACC;
  LUT4 n5019_s6 (
    .F(n1354_5),
    .I0(n515_9),
    .I1(n1214_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5019_s6.INIT=16'hCACC;
  LUT4 n5018_s6 (
    .F(n1353_5),
    .I0(n514_9),
    .I1(n1213_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5018_s6.INIT=16'hCACC;
  LUT4 n5017_s6 (
    .F(n1352_5),
    .I0(n513_9),
    .I1(n1212_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5017_s6.INIT=16'hCACC;
  LUT4 n5016_s6 (
    .F(n1351_5),
    .I0(n512_9),
    .I1(n1211_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5016_s6.INIT=16'hCACC;
  LUT4 n5015_s8 (
    .F(n1350_6),
    .I0(n511_9),
    .I1(n1210_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5015_s8.INIT=16'hCACC;
  LUT4 ff_cache1_already_read_s10 (
    .F(ff_cache1_already_read_16),
    .I0(n52_3),
    .I1(ff_cache2_data_en),
    .I2(n69_3),
    .I3(ff_cache3_data_en) 
);
defparam ff_cache1_already_read_s10.INIT=16'hB0BB;
  LUT4 ff_cache2_data_mask_3_s13 (
    .F(ff_cache2_data_mask_3_19),
    .I0(n52_3),
    .I1(ff_cache2_data_en),
    .I2(ff_cache2_address_16_12),
    .I3(n5643_11) 
);
defparam ff_cache2_data_mask_3_s13.INIT=16'h0B00;
  LUT4 ff_cache3_data_31_s10 (
    .F(ff_cache3_data_31_17),
    .I0(n5284_7),
    .I1(n52_3),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_already_read_18) 
);
defparam ff_cache3_data_31_s10.INIT=16'hEF00;
  LUT4 n5898_s23 (
    .F(n5898_27),
    .I0(n5853_20),
    .I1(ff_cache1_data_en),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam n5898_s23.INIT=16'h000B;
  LUT4 n5897_s13 (
    .F(n5897_17),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[0]),
    .I3(n5877_9) 
);
defparam n5897_s13.INIT=16'h00F1;
  LUT4 n5894_s14 (
    .F(n5894_18),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[3]),
    .I3(n5877_9) 
);
defparam n5894_s14.INIT=16'h00F1;
  LUT4 n5893_s14 (
    .F(n5893_18),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[4]),
    .I3(n5877_9) 
);
defparam n5893_s14.INIT=16'h00F1;
  LUT4 n5883_s14 (
    .F(n5883_19),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[14]),
    .I3(n5877_9) 
);
defparam n5883_s14.INIT=16'h00F1;
  LUT4 n5871_s13 (
    .F(n5871_17),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[26]),
    .I3(n5877_9) 
);
defparam n5871_s13.INIT=16'h00F1;
  LUT4 n5869_s13 (
    .F(n5869_17),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[28]),
    .I3(n5877_9) 
);
defparam n5869_s13.INIT=16'h00F1;
  LUT4 n5868_s13 (
    .F(n5868_17),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[29]),
    .I3(n5877_9) 
);
defparam n5868_s13.INIT=16'h00F1;
  LUT4 n5895_s13 (
    .F(n5895_17),
    .I0(n5895_27),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(n5895_19) 
);
defparam n5895_s13.INIT=16'hFD00;
  LUT4 n5892_s14 (
    .F(n5892_18),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[5]),
    .I3(n5877_9) 
);
defparam n5892_s14.INIT=16'h00F1;
  LUT4 n5885_s14 (
    .F(n5885_18),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[12]),
    .I3(n5877_9) 
);
defparam n5885_s14.INIT=16'h00F1;
  LUT4 n5882_s14 (
    .F(n5882_18),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[15]),
    .I3(n5877_9) 
);
defparam n5882_s14.INIT=16'h00F1;
  LUT4 n5881_s14 (
    .F(n5881_18),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(w_command_vram_wdata[16]),
    .I3(n5877_9) 
);
defparam n5881_s14.INIT=16'h00F1;
  LUT3 n6411_s6 (
    .F(n6411_12),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]) 
);
defparam n6411_s6.INIT=8'h02;
  LUT4 ff_cache1_data_mask_3_s13 (
    .F(ff_cache1_data_mask_3_20),
    .I0(ff_cache1_data_mask_3_18),
    .I1(ff_cache_vram_rdata_en_10),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[1]) 
);
defparam ff_cache1_data_mask_3_s13.INIT=16'h0004;
  LUT4 n5895_s14 (
    .F(n5895_19),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[2]),
    .I3(n5877_27) 
);
defparam n5895_s14.INIT=16'h6F00;
  LUT4 n5886_s13 (
    .F(n5886_17),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_wdata[11]),
    .I3(n5877_27) 
);
defparam n5886_s13.INIT=16'h6F00;
  LUT3 n5888_s13 (
    .F(n5888_17),
    .I0(w_command_vram_wdata[9]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n5888_s13.INIT=8'h82;
  LUT3 n5873_s13 (
    .F(n5873_17),
    .I0(w_command_vram_wdata[24]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n5873_s13.INIT=8'h82;
  LUT3 n5866_s15 (
    .F(n5866_19),
    .I0(w_command_vram_wdata[31]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n5866_s15.INIT=8'h82;
  LUT3 n5898_s24 (
    .F(n5898_29),
    .I0(n5876_11),
    .I1(ff_cache3_data_en),
    .I2(n6411_9) 
);
defparam n5898_s24.INIT=8'h40;
  LUT4 n5897_s14 (
    .F(n5897_19),
    .I0(ff_cache3_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5876_11),
    .I3(ff_cache3_data_en) 
);
defparam n5897_s14.INIT=16'hCACC;
  LUT4 n5895_s15 (
    .F(n5895_21),
    .I0(ff_cache3_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5876_11),
    .I3(ff_cache3_data_en) 
);
defparam n5895_s15.INIT=16'hCACC;
  LUT4 n5894_s15 (
    .F(n5894_20),
    .I0(ff_cache3_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5876_11),
    .I3(ff_cache3_data_en) 
);
defparam n5894_s15.INIT=16'hCACC;
  LUT4 n5893_s15 (
    .F(n5893_20),
    .I0(ff_cache3_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5876_11),
    .I3(ff_cache3_data_en) 
);
defparam n5893_s15.INIT=16'hCACC;
  LUT4 n5892_s15 (
    .F(n5892_20),
    .I0(ff_cache3_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5876_11),
    .I3(ff_cache3_data_en) 
);
defparam n5892_s15.INIT=16'hCACC;
  LUT4 n5891_s13 (
    .F(n5891_17),
    .I0(ff_cache3_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5876_11),
    .I3(ff_cache3_data_en) 
);
defparam n5891_s13.INIT=16'hCACC;
  LUT4 n5890_s13 (
    .F(n5890_17),
    .I0(ff_cache3_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5876_11),
    .I3(ff_cache3_data_en) 
);
defparam n5890_s13.INIT=16'hCACC;
  LUT4 n5889_s13 (
    .F(n5889_17),
    .I0(ff_cache3_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5876_11),
    .I3(ff_cache3_data_en) 
);
defparam n5889_s13.INIT=16'hCACC;
  LUT4 n5888_s14 (
    .F(n5888_19),
    .I0(ff_cache3_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5876_11),
    .I3(ff_cache3_data_en) 
);
defparam n5888_s14.INIT=16'hCACC;
  LUT4 n5886_s14 (
    .F(n5886_19),
    .I0(ff_cache3_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5876_11),
    .I3(ff_cache3_data_en) 
);
defparam n5886_s14.INIT=16'hCACC;
  LUT4 n5882_s15 (
    .F(n5882_20),
    .I0(ff_cache3_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5876_11),
    .I3(ff_cache3_data_en) 
);
defparam n5882_s15.INIT=16'hCACC;
  LUT4 n5881_s15 (
    .F(n5881_20),
    .I0(ff_cache3_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5876_11),
    .I3(ff_cache3_data_en) 
);
defparam n5881_s15.INIT=16'hCACC;
  LUT4 n5880_s14 (
    .F(n5880_18),
    .I0(ff_cache3_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5876_11),
    .I3(ff_cache3_data_en) 
);
defparam n5880_s14.INIT=16'hCACC;
  LUT4 n5877_s15 (
    .F(n5877_19),
    .I0(ff_cache3_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5876_11),
    .I3(ff_cache3_data_en) 
);
defparam n5877_s15.INIT=16'hCACC;
  LUT4 n5875_s13 (
    .F(n5875_17),
    .I0(ff_cache3_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5876_11),
    .I3(ff_cache3_data_en) 
);
defparam n5875_s13.INIT=16'hCACC;
  LUT4 n5873_s14 (
    .F(n5873_19),
    .I0(ff_cache3_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5876_11),
    .I3(ff_cache3_data_en) 
);
defparam n5873_s14.INIT=16'hCACC;
  LUT4 n5871_s14 (
    .F(n5871_19),
    .I0(ff_cache3_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5876_11),
    .I3(ff_cache3_data_en) 
);
defparam n5871_s14.INIT=16'hCACC;
  LUT4 n5869_s14 (
    .F(n5869_19),
    .I0(ff_cache3_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5876_11),
    .I3(ff_cache3_data_en) 
);
defparam n5869_s14.INIT=16'hCACC;
  LUT4 n5867_s14 (
    .F(n5867_18),
    .I0(ff_cache3_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5876_11),
    .I3(ff_cache3_data_en) 
);
defparam n5867_s14.INIT=16'hCACC;
  LUT4 n5866_s16 (
    .F(n5866_21),
    .I0(ff_cache3_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5876_11),
    .I3(ff_cache3_data_en) 
);
defparam n5866_s16.INIT=16'hCACC;
  LUT4 n5865_s15 (
    .F(n5865_19),
    .I0(ff_cache3_address[2]),
    .I1(n5876_11),
    .I2(ff_cache3_data_en),
    .I3(n6411_9) 
);
defparam n5865_s15.INIT=16'h2000;
  LUT4 n5864_s15 (
    .F(n5864_19),
    .I0(ff_cache3_address[3]),
    .I1(n5876_11),
    .I2(ff_cache3_data_en),
    .I3(n6411_9) 
);
defparam n5864_s15.INIT=16'h2000;
  LUT4 n5862_s15 (
    .F(n5862_19),
    .I0(ff_cache3_address[5]),
    .I1(n5876_11),
    .I2(ff_cache3_data_en),
    .I3(n6411_9) 
);
defparam n5862_s15.INIT=16'h2000;
  LUT4 n5858_s15 (
    .F(n5858_19),
    .I0(ff_cache3_address[9]),
    .I1(n5876_11),
    .I2(ff_cache3_data_en),
    .I3(n6411_9) 
);
defparam n5858_s15.INIT=16'h2000;
  LUT4 n5857_s15 (
    .F(n5857_19),
    .I0(ff_cache3_address[10]),
    .I1(n5876_11),
    .I2(ff_cache3_data_en),
    .I3(n6411_9) 
);
defparam n5857_s15.INIT=16'h2000;
  LUT4 n5856_s15 (
    .F(n5856_19),
    .I0(ff_cache3_address[11]),
    .I1(n5876_11),
    .I2(ff_cache3_data_en),
    .I3(n6411_9) 
);
defparam n5856_s15.INIT=16'h2000;
  LUT4 n5855_s15 (
    .F(n5855_19),
    .I0(ff_cache3_address[12]),
    .I1(n5876_11),
    .I2(ff_cache3_data_en),
    .I3(n6411_9) 
);
defparam n5855_s15.INIT=16'h2000;
  LUT4 n5854_s15 (
    .F(n5854_19),
    .I0(ff_cache3_address[13]),
    .I1(n5876_11),
    .I2(ff_cache3_data_en),
    .I3(n6411_9) 
);
defparam n5854_s15.INIT=16'h2000;
  LUT4 n5852_s15 (
    .F(n5852_19),
    .I0(ff_cache3_address[15]),
    .I1(n5876_11),
    .I2(ff_cache3_data_en),
    .I3(n6411_9) 
);
defparam n5852_s15.INIT=16'h2000;
  LUT4 n5851_s21 (
    .F(n5851_26),
    .I0(ff_cache3_address[16]),
    .I1(n5876_11),
    .I2(ff_cache3_data_en),
    .I3(n6411_9) 
);
defparam n5851_s21.INIT=16'h2000;
  LUT4 n5898_s25 (
    .F(n5898_31),
    .I0(n5853_17),
    .I1(n5876_11),
    .I2(ff_cache3_data_en),
    .I3(ff_priority[0]) 
);
defparam n5898_s25.INIT=16'h30AA;
  LUT4 n5885_s15 (
    .F(n5885_20),
    .I0(ff_cache3_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5876_11),
    .I3(ff_cache3_data_en) 
);
defparam n5885_s15.INIT=16'hCACC;
  LUT4 n5884_s13 (
    .F(n5884_17),
    .I0(ff_cache3_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5876_11),
    .I3(ff_cache3_data_en) 
);
defparam n5884_s13.INIT=16'hCACC;
  LUT4 n5872_s13 (
    .F(n5872_17),
    .I0(ff_cache3_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5876_11),
    .I3(ff_cache3_data_en) 
);
defparam n5872_s13.INIT=16'hCACC;
  LUT4 n5870_s15 (
    .F(n5870_20),
    .I0(ff_cache3_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5876_11),
    .I3(ff_cache3_data_en) 
);
defparam n5870_s15.INIT=16'hCACC;
  LUT4 n5868_s14 (
    .F(n5868_19),
    .I0(ff_cache3_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5876_11),
    .I3(ff_cache3_data_en) 
);
defparam n5868_s14.INIT=16'hCACC;
  LUT4 n5901_s17 (
    .F(n5901_21),
    .I0(ff_cache0_data_mask[0]),
    .I1(n5880_11),
    .I2(ff_cache0_data_en),
    .I3(n6409_11) 
);
defparam n5901_s17.INIT=16'h2000;
  LUT4 n5899_s16 (
    .F(n5899_20),
    .I0(ff_cache0_data_mask[2]),
    .I1(n5880_11),
    .I2(ff_cache0_data_en),
    .I3(n6409_11) 
);
defparam n5899_s16.INIT=16'h2000;
  LUT4 n5897_s15 (
    .F(n5897_21),
    .I0(ff_cache0_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5880_11),
    .I3(ff_cache0_data_en) 
);
defparam n5897_s15.INIT=16'hCACC;
  LUT4 n5896_s13 (
    .F(n5896_17),
    .I0(ff_cache0_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5880_11),
    .I3(ff_cache0_data_en) 
);
defparam n5896_s13.INIT=16'hCACC;
  LUT4 n5895_s16 (
    .F(n5895_23),
    .I0(ff_cache0_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5880_11),
    .I3(ff_cache0_data_en) 
);
defparam n5895_s16.INIT=16'hCACC;
  LUT4 n5894_s16 (
    .F(n5894_22),
    .I0(ff_cache0_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5880_11),
    .I3(ff_cache0_data_en) 
);
defparam n5894_s16.INIT=16'hCACC;
  LUT4 n5893_s16 (
    .F(n5893_22),
    .I0(ff_cache0_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5880_11),
    .I3(ff_cache0_data_en) 
);
defparam n5893_s16.INIT=16'hCACC;
  LUT4 n5891_s14 (
    .F(n5891_19),
    .I0(ff_cache0_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5880_11),
    .I3(ff_cache0_data_en) 
);
defparam n5891_s14.INIT=16'hCACC;
  LUT4 n5888_s15 (
    .F(n5888_21),
    .I0(ff_cache0_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5880_11),
    .I3(ff_cache0_data_en) 
);
defparam n5888_s15.INIT=16'hCACC;
  LUT4 n5883_s15 (
    .F(n5883_21),
    .I0(ff_cache0_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5880_11),
    .I3(ff_cache0_data_en) 
);
defparam n5883_s15.INIT=16'hCACC;
  LUT4 n5878_s13 (
    .F(n5878_17),
    .I0(ff_cache0_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5880_11),
    .I3(ff_cache0_data_en) 
);
defparam n5878_s13.INIT=16'hCACC;
  LUT4 n5877_s16 (
    .F(n5877_21),
    .I0(ff_cache0_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5880_11),
    .I3(ff_cache0_data_en) 
);
defparam n5877_s16.INIT=16'hCACC;
  LUT4 n5875_s14 (
    .F(n5875_19),
    .I0(ff_cache0_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5880_11),
    .I3(ff_cache0_data_en) 
);
defparam n5875_s14.INIT=16'hCACC;
  LUT4 n5873_s15 (
    .F(n5873_21),
    .I0(ff_cache0_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5880_11),
    .I3(ff_cache0_data_en) 
);
defparam n5873_s15.INIT=16'hCACC;
  LUT4 n5871_s15 (
    .F(n5871_21),
    .I0(ff_cache0_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5880_11),
    .I3(ff_cache0_data_en) 
);
defparam n5871_s15.INIT=16'hCACC;
  LUT4 n5869_s15 (
    .F(n5869_21),
    .I0(ff_cache0_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5880_11),
    .I3(ff_cache0_data_en) 
);
defparam n5869_s15.INIT=16'hCACC;
  LUT4 n5868_s15 (
    .F(n5868_21),
    .I0(ff_cache0_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5880_11),
    .I3(ff_cache0_data_en) 
);
defparam n5868_s15.INIT=16'hCACC;
  LUT4 n5866_s17 (
    .F(n5866_23),
    .I0(ff_cache0_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5880_11),
    .I3(ff_cache0_data_en) 
);
defparam n5866_s17.INIT=16'hCACC;
  LUT4 n5865_s16 (
    .F(n5865_21),
    .I0(ff_cache0_address[2]),
    .I1(n5880_11),
    .I2(ff_cache0_data_en),
    .I3(n6409_11) 
);
defparam n5865_s16.INIT=16'h2000;
  LUT4 n5864_s16 (
    .F(n5864_21),
    .I0(ff_cache0_address[3]),
    .I1(n5880_11),
    .I2(ff_cache0_data_en),
    .I3(n6409_11) 
);
defparam n5864_s16.INIT=16'h2000;
  LUT4 n5862_s16 (
    .F(n5862_21),
    .I0(ff_cache0_address[5]),
    .I1(n5880_11),
    .I2(ff_cache0_data_en),
    .I3(n6409_11) 
);
defparam n5862_s16.INIT=16'h2000;
  LUT4 n5858_s16 (
    .F(n5858_21),
    .I0(ff_cache0_address[9]),
    .I1(n5880_11),
    .I2(ff_cache0_data_en),
    .I3(n6409_11) 
);
defparam n5858_s16.INIT=16'h2000;
  LUT4 n5857_s16 (
    .F(n5857_21),
    .I0(ff_cache0_address[10]),
    .I1(n5880_11),
    .I2(ff_cache0_data_en),
    .I3(n6409_11) 
);
defparam n5857_s16.INIT=16'h2000;
  LUT4 n5856_s16 (
    .F(n5856_21),
    .I0(ff_cache0_address[11]),
    .I1(n5880_11),
    .I2(ff_cache0_data_en),
    .I3(n6409_11) 
);
defparam n5856_s16.INIT=16'h2000;
  LUT4 n5855_s16 (
    .F(n5855_21),
    .I0(ff_cache0_address[12]),
    .I1(n5880_11),
    .I2(ff_cache0_data_en),
    .I3(n6409_11) 
);
defparam n5855_s16.INIT=16'h2000;
  LUT4 n5854_s16 (
    .F(n5854_21),
    .I0(ff_cache0_address[13]),
    .I1(n5880_11),
    .I2(ff_cache0_data_en),
    .I3(n6409_11) 
);
defparam n5854_s16.INIT=16'h2000;
  LUT4 n5852_s16 (
    .F(n5852_21),
    .I0(ff_cache0_address[15]),
    .I1(n5880_11),
    .I2(ff_cache0_data_en),
    .I3(n6409_11) 
);
defparam n5852_s16.INIT=16'h2000;
  LUT4 n5851_s22 (
    .F(n5851_28),
    .I0(ff_cache0_address[16]),
    .I1(n5880_11),
    .I2(ff_cache0_data_en),
    .I3(n6409_11) 
);
defparam n5851_s22.INIT=16'h2000;
  LUT4 n5898_s26 (
    .F(n5898_33),
    .I0(n5880_11),
    .I1(ff_cache0_data_en),
    .I2(n5853_18),
    .I3(ff_priority[0]) 
);
defparam n5898_s26.INIT=16'hF044;
  LUT4 n5892_s16 (
    .F(n5892_22),
    .I0(ff_cache0_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5880_11),
    .I3(ff_cache0_data_en) 
);
defparam n5892_s16.INIT=16'hCACC;
  LUT4 n5890_s14 (
    .F(n5890_19),
    .I0(ff_cache0_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5880_11),
    .I3(ff_cache0_data_en) 
);
defparam n5890_s14.INIT=16'hCACC;
  LUT4 n5886_s15 (
    .F(n5886_21),
    .I0(ff_cache0_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5880_11),
    .I3(ff_cache0_data_en) 
);
defparam n5886_s15.INIT=16'hCACC;
  LUT4 n5885_s16 (
    .F(n5885_22),
    .I0(ff_cache0_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5880_11),
    .I3(ff_cache0_data_en) 
);
defparam n5885_s16.INIT=16'hCACC;
  LUT4 n5882_s16 (
    .F(n5882_22),
    .I0(ff_cache0_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5880_11),
    .I3(ff_cache0_data_en) 
);
defparam n5882_s16.INIT=16'hCACC;
  LUT4 n5881_s16 (
    .F(n5881_22),
    .I0(ff_cache0_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5880_11),
    .I3(ff_cache0_data_en) 
);
defparam n5881_s16.INIT=16'hCACC;
  LUT4 n5870_s16 (
    .F(n5870_22),
    .I0(ff_cache0_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5880_11),
    .I3(ff_cache0_data_en) 
);
defparam n5870_s16.INIT=16'hCACC;
  LUT4 n5867_s15 (
    .F(n5867_20),
    .I0(ff_cache0_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5880_11),
    .I3(ff_cache0_data_en) 
);
defparam n5867_s15.INIT=16'hCACC;
  LUT4 n5894_s17 (
    .F(n5894_24),
    .I0(ff_cache2_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5887_11),
    .I3(ff_cache2_data_en) 
);
defparam n5894_s17.INIT=16'hCACC;
  LUT4 n5893_s17 (
    .F(n5893_24),
    .I0(ff_cache2_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5887_11),
    .I3(ff_cache2_data_en) 
);
defparam n5893_s17.INIT=16'hCACC;
  LUT4 n5891_s15 (
    .F(n5891_21),
    .I0(ff_cache2_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5887_11),
    .I3(ff_cache2_data_en) 
);
defparam n5891_s15.INIT=16'hCACC;
  LUT4 n5890_s15 (
    .F(n5890_21),
    .I0(ff_cache2_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5887_11),
    .I3(ff_cache2_data_en) 
);
defparam n5890_s15.INIT=16'hCACC;
  LUT4 n5888_s16 (
    .F(n5888_23),
    .I0(ff_cache2_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5887_11),
    .I3(ff_cache2_data_en) 
);
defparam n5888_s16.INIT=16'hCACC;
  LUT4 n5886_s16 (
    .F(n5886_23),
    .I0(ff_cache2_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5887_11),
    .I3(ff_cache2_data_en) 
);
defparam n5886_s16.INIT=16'hCACC;
  LUT4 n5877_s17 (
    .F(n5877_23),
    .I0(ff_cache2_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5887_11),
    .I3(ff_cache2_data_en) 
);
defparam n5877_s17.INIT=16'hCACC;
  LUT4 n5873_s16 (
    .F(n5873_23),
    .I0(ff_cache2_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5887_11),
    .I3(ff_cache2_data_en) 
);
defparam n5873_s16.INIT=16'hCACC;
  LUT4 n5870_s17 (
    .F(n5870_24),
    .I0(ff_cache2_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5887_11),
    .I3(ff_cache2_data_en) 
);
defparam n5870_s17.INIT=16'hCACC;
  LUT4 n5868_s16 (
    .F(n5868_23),
    .I0(ff_cache2_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5887_11),
    .I3(ff_cache2_data_en) 
);
defparam n5868_s16.INIT=16'hCACC;
  LUT4 n5867_s16 (
    .F(n5867_22),
    .I0(ff_cache2_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5887_11),
    .I3(ff_cache2_data_en) 
);
defparam n5867_s16.INIT=16'hCACC;
  LUT4 n5866_s18 (
    .F(n5866_25),
    .I0(ff_cache2_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5887_11),
    .I3(ff_cache2_data_en) 
);
defparam n5866_s18.INIT=16'hCACC;
  LUT4 n5865_s17 (
    .F(n5865_23),
    .I0(ff_cache2_address[2]),
    .I1(n5887_11),
    .I2(ff_cache2_data_en),
    .I3(n6188_8) 
);
defparam n5865_s17.INIT=16'h2000;
  LUT4 n5864_s17 (
    .F(n5864_23),
    .I0(ff_cache2_address[3]),
    .I1(n5887_11),
    .I2(ff_cache2_data_en),
    .I3(n6188_8) 
);
defparam n5864_s17.INIT=16'h2000;
  LUT4 n5862_s17 (
    .F(n5862_23),
    .I0(ff_cache2_address[5]),
    .I1(n5887_11),
    .I2(ff_cache2_data_en),
    .I3(n6188_8) 
);
defparam n5862_s17.INIT=16'h2000;
  LUT4 n5858_s17 (
    .F(n5858_23),
    .I0(ff_cache2_address[9]),
    .I1(n5887_11),
    .I2(ff_cache2_data_en),
    .I3(n6188_8) 
);
defparam n5858_s17.INIT=16'h2000;
  LUT4 n5857_s17 (
    .F(n5857_23),
    .I0(ff_cache2_address[10]),
    .I1(n5887_11),
    .I2(ff_cache2_data_en),
    .I3(n6188_8) 
);
defparam n5857_s17.INIT=16'h2000;
  LUT4 n5856_s17 (
    .F(n5856_23),
    .I0(ff_cache2_address[11]),
    .I1(n5887_11),
    .I2(ff_cache2_data_en),
    .I3(n6188_8) 
);
defparam n5856_s17.INIT=16'h2000;
  LUT4 n5855_s17 (
    .F(n5855_23),
    .I0(ff_cache2_address[12]),
    .I1(n5887_11),
    .I2(ff_cache2_data_en),
    .I3(n6188_8) 
);
defparam n5855_s17.INIT=16'h2000;
  LUT4 n5854_s17 (
    .F(n5854_23),
    .I0(ff_cache2_address[13]),
    .I1(n5887_11),
    .I2(ff_cache2_data_en),
    .I3(n6188_8) 
);
defparam n5854_s17.INIT=16'h2000;
  LUT4 n5852_s17 (
    .F(n5852_23),
    .I0(ff_cache2_address[15]),
    .I1(n5887_11),
    .I2(ff_cache2_data_en),
    .I3(n6188_8) 
);
defparam n5852_s17.INIT=16'h2000;
  LUT4 n5851_s23 (
    .F(n5851_30),
    .I0(ff_cache2_address[16]),
    .I1(n5887_11),
    .I2(ff_cache2_data_en),
    .I3(n6188_8) 
);
defparam n5851_s23.INIT=16'h2000;
  LUT4 n5897_s16 (
    .F(n5897_23),
    .I0(ff_cache2_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5887_11),
    .I3(ff_cache2_data_en) 
);
defparam n5897_s16.INIT=16'hCACC;
  LUT4 n5895_s17 (
    .F(n5895_25),
    .I0(ff_cache2_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5887_11),
    .I3(ff_cache2_data_en) 
);
defparam n5895_s17.INIT=16'hCACC;
  LUT4 n5892_s17 (
    .F(n5892_24),
    .I0(ff_cache2_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5887_11),
    .I3(ff_cache2_data_en) 
);
defparam n5892_s17.INIT=16'hCACC;
  LUT4 n5885_s17 (
    .F(n5885_24),
    .I0(ff_cache2_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5887_11),
    .I3(ff_cache2_data_en) 
);
defparam n5885_s17.INIT=16'hCACC;
  LUT4 n5882_s17 (
    .F(n5882_24),
    .I0(ff_cache2_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5887_11),
    .I3(ff_cache2_data_en) 
);
defparam n5882_s17.INIT=16'hCACC;
  LUT4 n5881_s17 (
    .F(n5881_24),
    .I0(ff_cache2_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5887_11),
    .I3(ff_cache2_data_en) 
);
defparam n5881_s17.INIT=16'hCACC;
  LUT4 n5879_s13 (
    .F(n5879_17),
    .I0(ff_cache2_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5887_11),
    .I3(ff_cache2_data_en) 
);
defparam n5879_s13.INIT=16'hCACC;
  LUT4 n5875_s15 (
    .F(n5875_21),
    .I0(ff_cache2_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5887_11),
    .I3(ff_cache2_data_en) 
);
defparam n5875_s15.INIT=16'hCACC;
  LUT4 n5871_s16 (
    .F(n5871_23),
    .I0(ff_cache2_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5887_11),
    .I3(ff_cache2_data_en) 
);
defparam n5871_s16.INIT=16'hCACC;
  LUT4 n5869_s16 (
    .F(n5869_23),
    .I0(ff_cache2_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5887_11),
    .I3(ff_cache2_data_en) 
);
defparam n5869_s16.INIT=16'hCACC;
  LUT4 n5901_s18 (
    .F(n5901_23),
    .I0(ff_cache1_data_mask[0]),
    .I1(n5853_20),
    .I2(ff_cache1_data_en),
    .I3(n6411_12) 
);
defparam n5901_s18.INIT=16'h2000;
  LUT4 n5897_s17 (
    .F(n5897_25),
    .I0(ff_cache1_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5853_20),
    .I3(ff_cache1_data_en) 
);
defparam n5897_s17.INIT=16'hCACC;
  LUT4 n5895_s18 (
    .F(n5895_27),
    .I0(ff_cache1_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5853_20),
    .I3(ff_cache1_data_en) 
);
defparam n5895_s18.INIT=16'hCACC;
  LUT4 n5894_s18 (
    .F(n5894_26),
    .I0(ff_cache1_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5853_20),
    .I3(ff_cache1_data_en) 
);
defparam n5894_s18.INIT=16'hCACC;
  LUT4 n5893_s18 (
    .F(n5893_26),
    .I0(ff_cache1_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5853_20),
    .I3(ff_cache1_data_en) 
);
defparam n5893_s18.INIT=16'hCACC;
  LUT4 n5891_s16 (
    .F(n5891_23),
    .I0(ff_cache1_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5853_20),
    .I3(ff_cache1_data_en) 
);
defparam n5891_s16.INIT=16'hCACC;
  LUT4 n5890_s16 (
    .F(n5890_23),
    .I0(ff_cache1_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5853_20),
    .I3(ff_cache1_data_en) 
);
defparam n5890_s16.INIT=16'hCACC;
  LUT4 n5888_s17 (
    .F(n5888_25),
    .I0(ff_cache1_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5853_20),
    .I3(ff_cache1_data_en) 
);
defparam n5888_s17.INIT=16'hCACC;
  LUT4 n5887_s14 (
    .F(n5887_18),
    .I0(ff_cache1_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5853_20),
    .I3(ff_cache1_data_en) 
);
defparam n5887_s14.INIT=16'hCACC;
  LUT4 n5886_s17 (
    .F(n5886_25),
    .I0(ff_cache1_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5853_20),
    .I3(ff_cache1_data_en) 
);
defparam n5886_s17.INIT=16'hCACC;
  LUT4 n5885_s18 (
    .F(n5885_26),
    .I0(ff_cache1_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5853_20),
    .I3(ff_cache1_data_en) 
);
defparam n5885_s18.INIT=16'hCACC;
  LUT4 n5877_s18 (
    .F(n5877_25),
    .I0(ff_cache1_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5853_20),
    .I3(ff_cache1_data_en) 
);
defparam n5877_s18.INIT=16'hCACC;
  LUT4 n5876_s14 (
    .F(n5876_18),
    .I0(ff_cache1_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5853_20),
    .I3(ff_cache1_data_en) 
);
defparam n5876_s14.INIT=16'hCACC;
  LUT4 n5875_s16 (
    .F(n5875_23),
    .I0(ff_cache1_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5853_20),
    .I3(ff_cache1_data_en) 
);
defparam n5875_s16.INIT=16'hCACC;
  LUT4 n5873_s17 (
    .F(n5873_25),
    .I0(ff_cache1_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5853_20),
    .I3(ff_cache1_data_en) 
);
defparam n5873_s17.INIT=16'hCACC;
  LUT4 n5871_s17 (
    .F(n5871_25),
    .I0(ff_cache1_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5853_20),
    .I3(ff_cache1_data_en) 
);
defparam n5871_s17.INIT=16'hCACC;
  LUT4 n5870_s18 (
    .F(n5870_26),
    .I0(ff_cache1_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5853_20),
    .I3(ff_cache1_data_en) 
);
defparam n5870_s18.INIT=16'hCACC;
  LUT4 n5869_s17 (
    .F(n5869_25),
    .I0(ff_cache1_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5853_20),
    .I3(ff_cache1_data_en) 
);
defparam n5869_s17.INIT=16'hCACC;
  LUT4 n5868_s17 (
    .F(n5868_25),
    .I0(ff_cache1_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5853_20),
    .I3(ff_cache1_data_en) 
);
defparam n5868_s17.INIT=16'hCACC;
  LUT4 n5867_s17 (
    .F(n5867_24),
    .I0(ff_cache1_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5853_20),
    .I3(ff_cache1_data_en) 
);
defparam n5867_s17.INIT=16'hCACC;
  LUT4 n5866_s19 (
    .F(n5866_27),
    .I0(ff_cache1_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5853_20),
    .I3(ff_cache1_data_en) 
);
defparam n5866_s19.INIT=16'hCACC;
  LUT4 n5865_s18 (
    .F(n5865_25),
    .I0(ff_cache1_address[2]),
    .I1(n5853_20),
    .I2(ff_cache1_data_en),
    .I3(n6411_12) 
);
defparam n5865_s18.INIT=16'h2000;
  LUT4 n5864_s18 (
    .F(n5864_25),
    .I0(ff_cache1_address[3]),
    .I1(n5853_20),
    .I2(ff_cache1_data_en),
    .I3(n6411_12) 
);
defparam n5864_s18.INIT=16'h2000;
  LUT4 n5863_s15 (
    .F(n5863_19),
    .I0(ff_cache1_address[4]),
    .I1(n5853_20),
    .I2(ff_cache1_data_en),
    .I3(n6411_12) 
);
defparam n5863_s15.INIT=16'h2000;
  LUT4 n5862_s18 (
    .F(n5862_25),
    .I0(ff_cache1_address[5]),
    .I1(n5853_20),
    .I2(ff_cache1_data_en),
    .I3(n6411_12) 
);
defparam n5862_s18.INIT=16'h2000;
  LUT4 n5860_s16 (
    .F(n5860_20),
    .I0(ff_cache1_address[7]),
    .I1(n5853_20),
    .I2(ff_cache1_data_en),
    .I3(n6411_12) 
);
defparam n5860_s16.INIT=16'h2000;
  LUT3 n5859_s16 (
    .F(n5859_20),
    .I0(n5853_20),
    .I1(ff_cache1_data_en),
    .I2(n6411_12) 
);
defparam n5859_s16.INIT=8'h40;
  LUT4 n5858_s18 (
    .F(n5858_25),
    .I0(ff_cache1_address[9]),
    .I1(n5853_20),
    .I2(ff_cache1_data_en),
    .I3(n6411_12) 
);
defparam n5858_s18.INIT=16'h2000;
  LUT4 n5857_s18 (
    .F(n5857_25),
    .I0(ff_cache1_address[10]),
    .I1(n5853_20),
    .I2(ff_cache1_data_en),
    .I3(n6411_12) 
);
defparam n5857_s18.INIT=16'h2000;
  LUT4 n5856_s18 (
    .F(n5856_25),
    .I0(ff_cache1_address[11]),
    .I1(n5853_20),
    .I2(ff_cache1_data_en),
    .I3(n6411_12) 
);
defparam n5856_s18.INIT=16'h2000;
  LUT4 n5855_s18 (
    .F(n5855_25),
    .I0(ff_cache1_address[12]),
    .I1(n5853_20),
    .I2(ff_cache1_data_en),
    .I3(n6411_12) 
);
defparam n5855_s18.INIT=16'h2000;
  LUT4 n5854_s18 (
    .F(n5854_25),
    .I0(ff_cache1_address[13]),
    .I1(n5853_20),
    .I2(ff_cache1_data_en),
    .I3(n6411_12) 
);
defparam n5854_s18.INIT=16'h2000;
  LUT4 n5852_s18 (
    .F(n5852_25),
    .I0(ff_cache1_address[15]),
    .I1(n5853_20),
    .I2(ff_cache1_data_en),
    .I3(n6411_12) 
);
defparam n5852_s18.INIT=16'h2000;
  LUT4 n5851_s24 (
    .F(n5851_32),
    .I0(ff_cache1_address[16]),
    .I1(n5853_20),
    .I2(ff_cache1_data_en),
    .I3(n6411_12) 
);
defparam n5851_s24.INIT=16'h2000;
  LUT4 n5892_s18 (
    .F(n5892_26),
    .I0(ff_cache1_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5853_20),
    .I3(ff_cache1_data_en) 
);
defparam n5892_s18.INIT=16'hCACC;
  LUT4 n5882_s18 (
    .F(n5882_26),
    .I0(ff_cache1_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5853_20),
    .I3(ff_cache1_data_en) 
);
defparam n5882_s18.INIT=16'hCACC;
  LUT4 n5881_s18 (
    .F(n5881_26),
    .I0(ff_cache1_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5853_20),
    .I3(ff_cache1_data_en) 
);
defparam n5881_s18.INIT=16'hCACC;
  LUT4 n5874_s13 (
    .F(n5874_17),
    .I0(ff_cache1_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5853_20),
    .I3(ff_cache1_data_en) 
);
defparam n5874_s13.INIT=16'hCACC;
  LUT4 ff_cache3_data_en_s6 (
    .F(ff_cache3_data_en_12),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]),
    .I3(n6693_24) 
);
defparam ff_cache3_data_en_s6.INIT=16'h00EF;
  LUT4 n5894_s19 (
    .F(n5894_28),
    .I0(n5894_20),
    .I1(n6411_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5894_s19.INIT=16'h0777;
  LUT4 n5893_s19 (
    .F(n5893_28),
    .I0(n5893_22),
    .I1(n6409_11),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5893_s19.INIT=16'h0777;
  LUT4 n5892_s19 (
    .F(n5892_28),
    .I0(n5892_20),
    .I1(n6411_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5892_s19.INIT=16'h0777;
  LUT4 n5885_s19 (
    .F(n5885_28),
    .I0(n5885_26),
    .I1(n6411_12),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5885_s19.INIT=16'h0777;
  LUT4 n5882_s19 (
    .F(n5882_28),
    .I0(n5882_20),
    .I1(n6411_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5882_s19.INIT=16'h0777;
  LUT4 n5881_s19 (
    .F(n5881_28),
    .I0(n5881_20),
    .I1(n6411_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5881_s19.INIT=16'h0777;
  LUT4 n5867_s18 (
    .F(n5867_26),
    .I0(ff_cache_vram_write),
    .I1(ff_busy),
    .I2(w_command_vram_write),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam n5867_s18.INIT=16'h1500;
  LUT3 ff_vram_address_16_s18 (
    .F(ff_vram_address_16_23),
    .I0(ff_busy),
    .I1(w_command_vram_write),
    .I2(ff_cache_vram_rdata_en_9) 
);
defparam ff_vram_address_16_s18.INIT=8'h70;
  LUT4 n6693_s13 (
    .F(n6693_22),
    .I0(w_command_vram_valid),
    .I1(ff_cache_flush_start),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n6693_s13.INIT=16'h0111;
  LUT3 n5877_s19 (
    .F(n5877_27),
    .I0(ff_cache_vram_rdata_en_9),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5877_s19.INIT=8'h15;
  LUT4 n5866_s20 (
    .F(n5866_29),
    .I0(ff_cache_vram_rdata_en_9),
    .I1(ff_cache_vram_write),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5866_s20.INIT=16'h0777;
  LUT3 n5850_s6 (
    .F(n5850_12),
    .I0(ff_busy),
    .I1(w_command_vram_write),
    .I2(n5850_10) 
);
defparam n5850_s6.INIT=8'h70;
  LUT4 ff_cache0_data_en_s6 (
    .F(ff_cache0_data_en_12),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]),
    .I3(n6693_24) 
);
defparam ff_cache0_data_en_s6.INIT=16'h00BF;
  LUT4 n5891_s17 (
    .F(n5891_25),
    .I0(n5891_21),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[0]) 
);
defparam n5891_s17.INIT=16'h2000;
  LUT4 ff_cache2_data_mask_3_s14 (
    .F(ff_cache2_data_mask_3_21),
    .I0(ff_cache2_already_read_16),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache2_data_mask_3_s14.INIT=16'h0001;
  LUT4 n5866_s21 (
    .F(n5866_31),
    .I0(ff_cache_vram_write),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n5866_s21.INIT=16'h0001;
  LUT4 ff_cache0_data_mask_2_s14 (
    .F(ff_cache0_data_mask_2_21),
    .I0(ff_cache0_already_read_15),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam ff_cache0_data_mask_2_s14.INIT=16'h0001;
  LUT4 n6693_s14 (
    .F(n6693_24),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6693_s14.INIT=16'h0001;
  LUT4 n6692_s5 (
    .F(n6692_11),
    .I0(ff_start),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6692_s5.INIT=16'h0001;
  LUT4 ff_cache0_already_read_s13 (
    .F(ff_cache0_already_read_21),
    .I0(ff_cache0_data_en),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam ff_cache0_already_read_s13.INIT=16'h0100;
  LUT4 ff_busy_s6 (
    .F(ff_busy_12),
    .I0(ff_cache_vram_write),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam ff_busy_s6.INIT=16'h0100;
  LUT4 ff_vram_address_16_s19 (
    .F(ff_vram_address_16_25),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam ff_vram_address_16_s19.INIT=16'h0100;
  LUT4 n5870_s19 (
    .F(n5870_28),
    .I0(n100_6),
    .I1(n100_7),
    .I2(ff_priority[1]),
    .I3(n5866_29) 
);
defparam n5870_s19.INIT=16'h0035;
  LUT4 n5877_s20 (
    .F(n5877_29),
    .I0(n5866_29),
    .I1(n107_6),
    .I2(n107_7),
    .I3(ff_priority[1]) 
);
defparam n5877_s20.INIT=16'h5044;
  LUT4 n5881_s20 (
    .F(n5881_30),
    .I0(n111_6),
    .I1(n111_7),
    .I2(ff_priority[1]),
    .I3(n5866_29) 
);
defparam n5881_s20.INIT=16'h0035;
  LUT4 n5882_s20 (
    .F(n5882_30),
    .I0(n112_6),
    .I1(n112_7),
    .I2(ff_priority[1]),
    .I3(n5866_29) 
);
defparam n5882_s20.INIT=16'h0035;
  LUT4 n5885_s20 (
    .F(n5885_30),
    .I0(n115_6),
    .I1(n115_7),
    .I2(ff_priority[1]),
    .I3(n5866_29) 
);
defparam n5885_s20.INIT=16'h0035;
  LUT4 n5892_s20 (
    .F(n5892_30),
    .I0(n122_6),
    .I1(n122_7),
    .I2(ff_priority[1]),
    .I3(n5866_29) 
);
defparam n5892_s20.INIT=16'h0035;
  LUT4 ff_cache2_already_read_s12 (
    .F(ff_cache2_already_read_18),
    .I0(ff_cache_vram_write),
    .I1(n6693_20),
    .I2(n5284_7),
    .I3(ff_cache0_already_read_19) 
);
defparam ff_cache2_already_read_s12.INIT=16'hF800;
  LUT4 ff_cache0_data_en_s7 (
    .F(ff_cache0_data_en_14),
    .I0(ff_cache0_address_15_18),
    .I1(ff_cache3_already_read_15),
    .I2(ff_cache_vram_write),
    .I3(ff_cache0_data_mask_2_21) 
);
defparam ff_cache0_data_en_s7.INIT=16'hDF00;
  LUT4 ff_cache3_already_read_s11 (
    .F(ff_cache3_already_read_17),
    .I0(ff_cache3_already_read_15),
    .I1(ff_cache_vram_write),
    .I2(n5898_18),
    .I3(n5284_7) 
);
defparam ff_cache3_already_read_s11.INIT=16'h00BF;
  LUT3 ff_cache3_data_mask_3_s14 (
    .F(ff_cache3_data_mask_3_22),
    .I0(ff_cache3_data_en_12),
    .I1(ff_start),
    .I2(n6693_22) 
);
defparam ff_cache3_data_mask_3_s14.INIT=8'h10;
  LUT4 ff_cache2_data_mask_3_s15 (
    .F(ff_cache2_data_mask_3_23),
    .I0(n6693_24),
    .I1(n6188_8),
    .I2(ff_start),
    .I3(n6693_22) 
);
defparam ff_cache2_data_mask_3_s15.INIT=16'h0E00;
  LUT4 ff_cache0_data_mask_2_s15 (
    .F(ff_cache0_data_mask_2_23),
    .I0(ff_cache0_data_en_12),
    .I1(ff_cache0_data_mask_2_17),
    .I2(ff_start),
    .I3(n6693_22) 
);
defparam ff_cache0_data_mask_2_s15.INIT=16'h0100;
  LUT4 ff_cache0_address_15_s11 (
    .F(ff_cache0_address_15_18),
    .I0(ff_cache0_already_read_17),
    .I1(n5284_7),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache0_address_15_s11.INIT=16'h2022;
  LUT4 ff_busy_s7 (
    .F(ff_busy_14),
    .I0(w_command_vram_valid),
    .I1(ff_busy),
    .I2(w_command_vram_write),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam ff_busy_s7.INIT=16'h1500;
  DFFCE ff_cache0_address_15_s0 (
    .Q(ff_cache0_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_14_s0 (
    .Q(ff_cache0_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_13_s0 (
    .Q(ff_cache0_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_12_s0 (
    .Q(ff_cache0_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_11_s0 (
    .Q(ff_cache0_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_10_s0 (
    .Q(ff_cache0_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_9_s0 (
    .Q(ff_cache0_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_8_s0 (
    .Q(ff_cache0_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_7_s0 (
    .Q(ff_cache0_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_6_s0 (
    .Q(ff_cache0_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_5_s0 (
    .Q(ff_cache0_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_4_s0 (
    .Q(ff_cache0_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_3_s0 (
    .Q(ff_cache0_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_2_s0 (
    .Q(ff_cache0_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_31_s0 (
    .Q(ff_cache0_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_30_s0 (
    .Q(ff_cache0_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_29_s0 (
    .Q(ff_cache0_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_28_s0 (
    .Q(ff_cache0_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_27_s0 (
    .Q(ff_cache0_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_26_s0 (
    .Q(ff_cache0_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_25_s0 (
    .Q(ff_cache0_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_24_s0 (
    .Q(ff_cache0_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_23_s0 (
    .Q(ff_cache0_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_22_s0 (
    .Q(ff_cache0_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_21_s0 (
    .Q(ff_cache0_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_20_s0 (
    .Q(ff_cache0_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_19_s0 (
    .Q(ff_cache0_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_18_s0 (
    .Q(ff_cache0_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_17_s0 (
    .Q(ff_cache0_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_16_s0 (
    .Q(ff_cache0_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_15_s0 (
    .Q(ff_cache0_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_14_s0 (
    .Q(ff_cache0_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_13_s0 (
    .Q(ff_cache0_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_12_s0 (
    .Q(ff_cache0_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_11_s0 (
    .Q(ff_cache0_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_10_s0 (
    .Q(ff_cache0_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_9_s0 (
    .Q(ff_cache0_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_8_s0 (
    .Q(ff_cache0_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_7_s0 (
    .Q(ff_cache0_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_6_s0 (
    .Q(ff_cache0_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_5_s0 (
    .Q(ff_cache0_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_4_s0 (
    .Q(ff_cache0_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_3_s0 (
    .Q(ff_cache0_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_2_s0 (
    .Q(ff_cache0_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_1_s0 (
    .Q(ff_cache0_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_0_s0 (
    .Q(ff_cache0_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_2_s0 (
    .Q(ff_cache0_data_mask[2]),
    .D(n5623_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_1_s0 (
    .Q(ff_cache0_data_mask[1]),
    .D(n5624_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_1_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_0_s0 (
    .Q(ff_cache0_data_mask[0]),
    .D(n5625_11),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache0_already_read_s0 (
    .Q(ff_cache0_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache0_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_16_s0 (
    .Q(ff_cache1_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_15_s0 (
    .Q(ff_cache1_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_14_s0 (
    .Q(ff_cache1_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_13_s0 (
    .Q(ff_cache1_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_12_s0 (
    .Q(ff_cache1_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_11_s0 (
    .Q(ff_cache1_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_10_s0 (
    .Q(ff_cache1_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_9_s0 (
    .Q(ff_cache1_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_8_s0 (
    .Q(ff_cache1_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_7_s0 (
    .Q(ff_cache1_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_6_s0 (
    .Q(ff_cache1_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_5_s0 (
    .Q(ff_cache1_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_4_s0 (
    .Q(ff_cache1_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_3_s0 (
    .Q(ff_cache1_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_2_s0 (
    .Q(ff_cache1_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_31_s0 (
    .Q(ff_cache1_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_30_s0 (
    .Q(ff_cache1_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_29_s0 (
    .Q(ff_cache1_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_28_s0 (
    .Q(ff_cache1_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_27_s0 (
    .Q(ff_cache1_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_26_s0 (
    .Q(ff_cache1_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_25_s0 (
    .Q(ff_cache1_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_24_s0 (
    .Q(ff_cache1_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_23_s0 (
    .Q(ff_cache1_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_22_s0 (
    .Q(ff_cache1_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_21_s0 (
    .Q(ff_cache1_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_20_s0 (
    .Q(ff_cache1_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_19_s0 (
    .Q(ff_cache1_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_18_s0 (
    .Q(ff_cache1_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_17_s0 (
    .Q(ff_cache1_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_16_s0 (
    .Q(ff_cache1_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_15_s0 (
    .Q(ff_cache1_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_14_s0 (
    .Q(ff_cache1_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_13_s0 (
    .Q(ff_cache1_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_12_s0 (
    .Q(ff_cache1_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_11_s0 (
    .Q(ff_cache1_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_10_s0 (
    .Q(ff_cache1_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_9_s0 (
    .Q(ff_cache1_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_8_s0 (
    .Q(ff_cache1_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_7_s0 (
    .Q(ff_cache1_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_6_s0 (
    .Q(ff_cache1_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_5_s0 (
    .Q(ff_cache1_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_4_s0 (
    .Q(ff_cache1_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_3_s0 (
    .Q(ff_cache1_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_2_s0 (
    .Q(ff_cache1_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_1_s0 (
    .Q(ff_cache1_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_0_s0 (
    .Q(ff_cache1_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache1_data_mask_3_s0 (
    .Q(ff_cache1_data_mask[3]),
    .D(n5630_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_2_s0 (
    .Q(ff_cache1_data_mask[2]),
    .D(n5631_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_1_s0 (
    .Q(ff_cache1_data_mask[1]),
    .D(n5632_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_0_s0 (
    .Q(ff_cache1_data_mask[0]),
    .D(n5633_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache1_already_read_s0 (
    .Q(ff_cache1_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache1_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_16_s0 (
    .Q(ff_cache2_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_15_s0 (
    .Q(ff_cache2_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_14_s0 (
    .Q(ff_cache2_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_13_s0 (
    .Q(ff_cache2_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_12_s0 (
    .Q(ff_cache2_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_11_s0 (
    .Q(ff_cache2_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_10_s0 (
    .Q(ff_cache2_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_9_s0 (
    .Q(ff_cache2_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_8_s0 (
    .Q(ff_cache2_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_7_s0 (
    .Q(ff_cache2_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_6_s0 (
    .Q(ff_cache2_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_5_s0 (
    .Q(ff_cache2_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_4_s0 (
    .Q(ff_cache2_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_3_s0 (
    .Q(ff_cache2_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_2_s0 (
    .Q(ff_cache2_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_31_s0 (
    .Q(ff_cache2_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_30_s0 (
    .Q(ff_cache2_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_29_s0 (
    .Q(ff_cache2_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_28_s0 (
    .Q(ff_cache2_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_27_s0 (
    .Q(ff_cache2_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_26_s0 (
    .Q(ff_cache2_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_25_s0 (
    .Q(ff_cache2_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_24_s0 (
    .Q(ff_cache2_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_23_s0 (
    .Q(ff_cache2_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_22_s0 (
    .Q(ff_cache2_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_21_s0 (
    .Q(ff_cache2_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_20_s0 (
    .Q(ff_cache2_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_19_s0 (
    .Q(ff_cache2_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_18_s0 (
    .Q(ff_cache2_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_17_s0 (
    .Q(ff_cache2_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_16_s0 (
    .Q(ff_cache2_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_15_s0 (
    .Q(ff_cache2_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_14_s0 (
    .Q(ff_cache2_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_13_s0 (
    .Q(ff_cache2_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_12_s0 (
    .Q(ff_cache2_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_11_s0 (
    .Q(ff_cache2_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_10_s0 (
    .Q(ff_cache2_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_9_s0 (
    .Q(ff_cache2_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_8_s0 (
    .Q(ff_cache2_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_7_s0 (
    .Q(ff_cache2_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_6_s0 (
    .Q(ff_cache2_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_5_s0 (
    .Q(ff_cache2_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_4_s0 (
    .Q(ff_cache2_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_3_s0 (
    .Q(ff_cache2_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_2_s0 (
    .Q(ff_cache2_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_1_s0 (
    .Q(ff_cache2_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_0_s0 (
    .Q(ff_cache2_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache2_data_mask_3_s0 (
    .Q(ff_cache2_data_mask[3]),
    .D(n5635_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_2_s0 (
    .Q(ff_cache2_data_mask[2]),
    .D(n5636_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_1_s0 (
    .Q(ff_cache2_data_mask[1]),
    .D(n5637_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_0_s0 (
    .Q(ff_cache2_data_mask[0]),
    .D(n5638_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache2_already_read_s0 (
    .Q(ff_cache2_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache2_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_16_s0 (
    .Q(ff_cache3_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_15_s0 (
    .Q(ff_cache3_address[15]),
    .D(n5085_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_14_s0 (
    .Q(ff_cache3_address[14]),
    .D(n5086_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_13_s0 (
    .Q(ff_cache3_address[13]),
    .D(n5087_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_12_s0 (
    .Q(ff_cache3_address[12]),
    .D(n5088_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_11_s0 (
    .Q(ff_cache3_address[11]),
    .D(n5089_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_10_s0 (
    .Q(ff_cache3_address[10]),
    .D(n5090_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_9_s0 (
    .Q(ff_cache3_address[9]),
    .D(n5091_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_8_s0 (
    .Q(ff_cache3_address[8]),
    .D(n5092_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_7_s0 (
    .Q(ff_cache3_address[7]),
    .D(n5093_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_6_s0 (
    .Q(ff_cache3_address[6]),
    .D(n5094_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_5_s0 (
    .Q(ff_cache3_address[5]),
    .D(n5095_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_4_s0 (
    .Q(ff_cache3_address[4]),
    .D(n5096_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_3_s0 (
    .Q(ff_cache3_address[3]),
    .D(n5097_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_2_s0 (
    .Q(ff_cache3_address[2]),
    .D(n5098_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_31_s0 (
    .Q(ff_cache3_data[31]),
    .D(n5156_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_30_s0 (
    .Q(ff_cache3_data[30]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_29_s0 (
    .Q(ff_cache3_data[29]),
    .D(n5158_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_28_s0 (
    .Q(ff_cache3_data[28]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_27_s0 (
    .Q(ff_cache3_data[27]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_26_s0 (
    .Q(ff_cache3_data[26]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_25_s0 (
    .Q(ff_cache3_data[25]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_24_s0 (
    .Q(ff_cache3_data[24]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_23_s0 (
    .Q(ff_cache3_data[23]),
    .D(n5164_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_22_s0 (
    .Q(ff_cache3_data[22]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_21_s0 (
    .Q(ff_cache3_data[21]),
    .D(n5166_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_20_s0 (
    .Q(ff_cache3_data[20]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_19_s0 (
    .Q(ff_cache3_data[19]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_18_s0 (
    .Q(ff_cache3_data[18]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_17_s0 (
    .Q(ff_cache3_data[17]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_16_s0 (
    .Q(ff_cache3_data[16]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_15_s0 (
    .Q(ff_cache3_data[15]),
    .D(n5172_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_14_s0 (
    .Q(ff_cache3_data[14]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_13_s0 (
    .Q(ff_cache3_data[13]),
    .D(n5174_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_12_s0 (
    .Q(ff_cache3_data[12]),
    .D(n5175_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_11_s0 (
    .Q(ff_cache3_data[11]),
    .D(n5176_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_10_s0 (
    .Q(ff_cache3_data[10]),
    .D(n5177_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_9_s0 (
    .Q(ff_cache3_data[9]),
    .D(n5178_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_8_s0 (
    .Q(ff_cache3_data[8]),
    .D(n5179_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_7_s0 (
    .Q(ff_cache3_data[7]),
    .D(n5180_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_6_s0 (
    .Q(ff_cache3_data[6]),
    .D(n5181_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_5_s0 (
    .Q(ff_cache3_data[5]),
    .D(n5182_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_4_s0 (
    .Q(ff_cache3_data[4]),
    .D(n5183_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_3_s0 (
    .Q(ff_cache3_data[3]),
    .D(n5184_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_2_s0 (
    .Q(ff_cache3_data[2]),
    .D(n5185_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_1_s0 (
    .Q(ff_cache3_data[1]),
    .D(n5186_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_0_s0 (
    .Q(ff_cache3_data[0]),
    .D(n5187_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache3_data_mask_3_s0 (
    .Q(ff_cache3_data_mask[3]),
    .D(n5640_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_3_18),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_2_s0 (
    .Q(ff_cache3_data_mask[2]),
    .D(n5641_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_2_13),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_1_s0 (
    .Q(ff_cache3_data_mask[1]),
    .D(n5642_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_1_13),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_0_s0 (
    .Q(ff_cache3_data_mask[0]),
    .D(n5643_13),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_0_13),
    .PRESET(n36_6) 
);
  DFFCE ff_cache3_already_read_s0 (
    .Q(ff_cache3_already_read),
    .D(n5284_7),
    .CLK(clk85m),
    .CE(ff_cache3_already_read_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_command_vram_address[16]),
    .D(n5851_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_command_vram_address[15]),
    .D(n5852_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_command_vram_address[14]),
    .D(n5853_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_command_vram_address[13]),
    .D(n5854_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_command_vram_address[12]),
    .D(n5855_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_command_vram_address[11]),
    .D(n5856_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_command_vram_address[10]),
    .D(n5857_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_command_vram_address[9]),
    .D(n5858_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_command_vram_address[8]),
    .D(n5859_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_command_vram_address[7]),
    .D(n5860_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_command_vram_address[6]),
    .D(n5861_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_command_vram_address[5]),
    .D(n5862_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_command_vram_address[4]),
    .D(n5863_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_command_vram_address[3]),
    .D(n5864_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_command_vram_address[2]),
    .D(n5865_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_command_vram_write),
    .D(n5850_12),
    .CLK(clk85m),
    .CE(ff_vram_address_16_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_command_vram_wdata[31]),
    .D(n5866_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_command_vram_wdata[30]),
    .D(n5867_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_command_vram_wdata[29]),
    .D(n5868_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_command_vram_wdata[28]),
    .D(n5869_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_command_vram_wdata[27]),
    .D(n5870_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_command_vram_wdata[26]),
    .D(n5871_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_command_vram_wdata[25]),
    .D(n5872_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_command_vram_wdata[24]),
    .D(n5873_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_command_vram_wdata[23]),
    .D(n5874_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_command_vram_wdata[22]),
    .D(n5875_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_command_vram_wdata[21]),
    .D(n5876_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_command_vram_wdata[20]),
    .D(n5877_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_command_vram_wdata[19]),
    .D(n5878_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_command_vram_wdata[18]),
    .D(n5879_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_command_vram_wdata[17]),
    .D(n5880_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_command_vram_wdata[16]),
    .D(n5881_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_command_vram_wdata[15]),
    .D(n5882_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_command_vram_wdata[14]),
    .D(n5883_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_command_vram_wdata[13]),
    .D(n5884_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_command_vram_wdata[12]),
    .D(n5885_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_command_vram_wdata[11]),
    .D(n5886_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_command_vram_wdata[10]),
    .D(n5887_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_command_vram_wdata[9]),
    .D(n5888_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_command_vram_wdata[8]),
    .D(n5889_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_command_vram_wdata[7]),
    .D(n5890_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_command_vram_wdata[6]),
    .D(n5891_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_command_vram_wdata[5]),
    .D(n5892_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_command_vram_wdata[4]),
    .D(n5893_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_command_vram_wdata[3]),
    .D(n5894_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_command_vram_wdata[2]),
    .D(n5895_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_command_vram_wdata[1]),
    .D(n5896_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_command_vram_wdata[0]),
    .D(n5897_4),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_11),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_data_mask_3_s0 (
    .Q(w_command_vram_wdata_mask[3]),
    .D(n5898_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_2_s0 (
    .Q(w_command_vram_wdata_mask[2]),
    .D(n5899_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_1_s0 (
    .Q(w_command_vram_wdata_mask[1]),
    .D(n5900_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_0_s0 (
    .Q(w_command_vram_wdata_mask[0]),
    .D(n5901_9),
    .CLK(clk85m),
    .CE(ff_vram_address_16_14),
    .PRESET(n36_6) 
);
  DFFCE ff_cache_vram_rdata_7_s0 (
    .Q(w_cache_vram_rdata[7]),
    .D(n5015_6),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_6_s0 (
    .Q(w_cache_vram_rdata[6]),
    .D(n5016_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_5_s0 (
    .Q(w_cache_vram_rdata[5]),
    .D(n5017_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_4_s0 (
    .Q(w_cache_vram_rdata[4]),
    .D(n5018_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_3_s0 (
    .Q(w_cache_vram_rdata[3]),
    .D(n5019_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_2_s0 (
    .Q(w_cache_vram_rdata[2]),
    .D(n5020_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_1_s0 (
    .Q(w_cache_vram_rdata[1]),
    .D(n5021_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_0_s0 (
    .Q(w_cache_vram_rdata[0]),
    .D(n5022_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_en_s0 (
    .Q(w_cache_vram_rdata_en),
    .D(n5023_8),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_16_s0 (
    .Q(ff_cache0_address[16]),
    .D(n5084_5),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_3_s0 (
    .Q(ff_cache0_data_mask[3]),
    .D(n5622_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_3_10),
    .PRESET(n36_6) 
);
  DFFCE ff_flush_state_2_s1 (
    .Q(ff_flush_state[2]),
    .D(n6409_10),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_2_s1.INIT=1'b0;
  DFFCE ff_flush_state_1_s1 (
    .Q(ff_flush_state[1]),
    .D(n6188_10),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_1_s1.INIT=1'b0;
  DFFCE ff_flush_state_0_s1 (
    .Q(ff_flush_state[0]),
    .D(n6411_8),
    .CLK(clk85m),
    .CE(ff_flush_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_0_s1.INIT=1'b0;
  DFFCE ff_cache0_data_en_s1 (
    .Q(ff_cache0_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache0_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_en_s1 (
    .Q(ff_cache1_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_en_s1 (
    .Q(ff_cache2_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_en_s1 (
    .Q(ff_cache3_data_en),
    .D(n6692_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_1_s1 (
    .Q(ff_priority[1]),
    .D(n6693_10),
    .CLK(clk85m),
    .CE(n6694_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_0_s1 (
    .Q(ff_priority[0]),
    .D(n6694_9),
    .CLK(clk85m),
    .CE(n6694_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s1 (
    .Q(w_command_vram_valid),
    .D(n6695_11),
    .CLK(clk85m),
    .CE(ff_vram_valid_7),
    .CLEAR(n36_6) 
);
  DFFPE ff_busy_s1 (
    .Q(ff_busy),
    .D(n6697_9),
    .CLK(clk85m),
    .CE(ff_busy_8),
    .PRESET(n36_6) 
);
  ALU n4_s0 (
    .SUM(n4_1_SUM),
    .COUT(n4_3),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n4_s0.ALU_MODE=3;
  ALU n5_s0 (
    .SUM(n5_1_SUM),
    .COUT(n5_3),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n4_3) 
);
defparam n5_s0.ALU_MODE=3;
  ALU n6_s0 (
    .SUM(n6_1_SUM),
    .COUT(n6_3),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n5_3) 
);
defparam n6_s0.ALU_MODE=3;
  ALU n7_s0 (
    .SUM(n7_1_SUM),
    .COUT(n7_3),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n6_3) 
);
defparam n7_s0.ALU_MODE=3;
  ALU n8_s0 (
    .SUM(n8_1_SUM),
    .COUT(n8_3),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n7_3) 
);
defparam n8_s0.ALU_MODE=3;
  ALU n9_s0 (
    .SUM(n9_1_SUM),
    .COUT(n9_3),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n8_3) 
);
defparam n9_s0.ALU_MODE=3;
  ALU n10_s0 (
    .SUM(n10_1_SUM),
    .COUT(n10_3),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n9_3) 
);
defparam n10_s0.ALU_MODE=3;
  ALU n11_s0 (
    .SUM(n11_1_SUM),
    .COUT(n11_3),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n10_3) 
);
defparam n11_s0.ALU_MODE=3;
  ALU n12_s0 (
    .SUM(n12_1_SUM),
    .COUT(n12_3),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n11_3) 
);
defparam n12_s0.ALU_MODE=3;
  ALU n13_s0 (
    .SUM(n13_1_SUM),
    .COUT(n13_3),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n12_3) 
);
defparam n13_s0.ALU_MODE=3;
  ALU n14_s0 (
    .SUM(n14_1_SUM),
    .COUT(n14_3),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n13_3) 
);
defparam n14_s0.ALU_MODE=3;
  ALU n15_s0 (
    .SUM(n15_1_SUM),
    .COUT(n15_3),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n14_3) 
);
defparam n15_s0.ALU_MODE=3;
  ALU n16_s0 (
    .SUM(n16_1_SUM),
    .COUT(n16_3),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n15_3) 
);
defparam n16_s0.ALU_MODE=3;
  ALU n17_s0 (
    .SUM(n17_1_SUM),
    .COUT(n17_3),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n16_3) 
);
defparam n17_s0.ALU_MODE=3;
  ALU n18_s0 (
    .SUM(n18_1_SUM),
    .COUT(n18_3),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n17_3) 
);
defparam n18_s0.ALU_MODE=3;
  ALU n21_s0 (
    .SUM(n21_1_SUM),
    .COUT(n21_3),
    .I0(ff_cache1_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s0.ALU_MODE=3;
  ALU n22_s0 (
    .SUM(n22_1_SUM),
    .COUT(n22_3),
    .I0(ff_cache1_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n21_3) 
);
defparam n22_s0.ALU_MODE=3;
  ALU n23_s0 (
    .SUM(n23_1_SUM),
    .COUT(n23_3),
    .I0(ff_cache1_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n22_3) 
);
defparam n23_s0.ALU_MODE=3;
  ALU n24_s0 (
    .SUM(n24_1_SUM),
    .COUT(n24_3),
    .I0(ff_cache1_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n23_3) 
);
defparam n24_s0.ALU_MODE=3;
  ALU n25_s0 (
    .SUM(n25_1_SUM),
    .COUT(n25_3),
    .I0(ff_cache1_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n24_3) 
);
defparam n25_s0.ALU_MODE=3;
  ALU n26_s0 (
    .SUM(n26_1_SUM),
    .COUT(n26_3),
    .I0(ff_cache1_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n25_3) 
);
defparam n26_s0.ALU_MODE=3;
  ALU n27_s0 (
    .SUM(n27_1_SUM),
    .COUT(n27_3),
    .I0(ff_cache1_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n26_3) 
);
defparam n27_s0.ALU_MODE=3;
  ALU n28_s0 (
    .SUM(n28_1_SUM),
    .COUT(n28_3),
    .I0(ff_cache1_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n27_3) 
);
defparam n28_s0.ALU_MODE=3;
  ALU n29_s0 (
    .SUM(n29_1_SUM),
    .COUT(n29_3),
    .I0(ff_cache1_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n28_3) 
);
defparam n29_s0.ALU_MODE=3;
  ALU n30_s0 (
    .SUM(n30_1_SUM),
    .COUT(n30_3),
    .I0(ff_cache1_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n29_3) 
);
defparam n30_s0.ALU_MODE=3;
  ALU n31_s0 (
    .SUM(n31_1_SUM),
    .COUT(n31_3),
    .I0(ff_cache1_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n30_3) 
);
defparam n31_s0.ALU_MODE=3;
  ALU n32_s0 (
    .SUM(n32_1_SUM),
    .COUT(n32_3),
    .I0(ff_cache1_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n31_3) 
);
defparam n32_s0.ALU_MODE=3;
  ALU n33_s0 (
    .SUM(n33_1_SUM),
    .COUT(n33_3),
    .I0(ff_cache1_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n32_3) 
);
defparam n33_s0.ALU_MODE=3;
  ALU n34_s0 (
    .SUM(n34_1_SUM),
    .COUT(n34_3),
    .I0(ff_cache1_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n33_3) 
);
defparam n34_s0.ALU_MODE=3;
  ALU n35_s0 (
    .SUM(n35_1_SUM),
    .COUT(n35_3),
    .I0(ff_cache1_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n34_3) 
);
defparam n35_s0.ALU_MODE=3;
  ALU n38_s0 (
    .SUM(n38_1_SUM),
    .COUT(n38_3),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n38_s0.ALU_MODE=3;
  ALU n39_s0 (
    .SUM(n39_1_SUM),
    .COUT(n39_3),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n38_3) 
);
defparam n39_s0.ALU_MODE=3;
  ALU n40_s0 (
    .SUM(n40_1_SUM),
    .COUT(n40_3),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n39_3) 
);
defparam n40_s0.ALU_MODE=3;
  ALU n41_s0 (
    .SUM(n41_1_SUM),
    .COUT(n41_3),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n40_3) 
);
defparam n41_s0.ALU_MODE=3;
  ALU n42_s0 (
    .SUM(n42_1_SUM),
    .COUT(n42_3),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n41_3) 
);
defparam n42_s0.ALU_MODE=3;
  ALU n43_s0 (
    .SUM(n43_1_SUM),
    .COUT(n43_3),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n42_3) 
);
defparam n43_s0.ALU_MODE=3;
  ALU n44_s0 (
    .SUM(n44_1_SUM),
    .COUT(n44_3),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n43_3) 
);
defparam n44_s0.ALU_MODE=3;
  ALU n45_s0 (
    .SUM(n45_1_SUM),
    .COUT(n45_3),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n44_3) 
);
defparam n45_s0.ALU_MODE=3;
  ALU n46_s0 (
    .SUM(n46_1_SUM),
    .COUT(n46_3),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n45_3) 
);
defparam n46_s0.ALU_MODE=3;
  ALU n47_s0 (
    .SUM(n47_1_SUM),
    .COUT(n47_3),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n46_3) 
);
defparam n47_s0.ALU_MODE=3;
  ALU n48_s0 (
    .SUM(n48_1_SUM),
    .COUT(n48_3),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n47_3) 
);
defparam n48_s0.ALU_MODE=3;
  ALU n49_s0 (
    .SUM(n49_1_SUM),
    .COUT(n49_3),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n48_3) 
);
defparam n49_s0.ALU_MODE=3;
  ALU n50_s0 (
    .SUM(n50_1_SUM),
    .COUT(n50_3),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n49_3) 
);
defparam n50_s0.ALU_MODE=3;
  ALU n51_s0 (
    .SUM(n51_1_SUM),
    .COUT(n51_3),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n50_3) 
);
defparam n51_s0.ALU_MODE=3;
  ALU n52_s0 (
    .SUM(n52_1_SUM),
    .COUT(n52_3),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n51_3) 
);
defparam n52_s0.ALU_MODE=3;
  ALU n55_s0 (
    .SUM(n55_1_SUM),
    .COUT(n55_3),
    .I0(ff_cache3_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n55_s0.ALU_MODE=3;
  ALU n56_s0 (
    .SUM(n56_1_SUM),
    .COUT(n56_3),
    .I0(ff_cache3_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n55_3) 
);
defparam n56_s0.ALU_MODE=3;
  ALU n57_s0 (
    .SUM(n57_1_SUM),
    .COUT(n57_3),
    .I0(ff_cache3_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n56_3) 
);
defparam n57_s0.ALU_MODE=3;
  ALU n58_s0 (
    .SUM(n58_1_SUM),
    .COUT(n58_3),
    .I0(ff_cache3_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n57_3) 
);
defparam n58_s0.ALU_MODE=3;
  ALU n59_s0 (
    .SUM(n59_1_SUM),
    .COUT(n59_3),
    .I0(ff_cache3_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n58_3) 
);
defparam n59_s0.ALU_MODE=3;
  ALU n60_s0 (
    .SUM(n60_1_SUM),
    .COUT(n60_3),
    .I0(ff_cache3_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n59_3) 
);
defparam n60_s0.ALU_MODE=3;
  ALU n61_s0 (
    .SUM(n61_1_SUM),
    .COUT(n61_3),
    .I0(ff_cache3_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n60_3) 
);
defparam n61_s0.ALU_MODE=3;
  ALU n62_s0 (
    .SUM(n62_1_SUM),
    .COUT(n62_3),
    .I0(ff_cache3_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n61_3) 
);
defparam n62_s0.ALU_MODE=3;
  ALU n63_s0 (
    .SUM(n63_1_SUM),
    .COUT(n63_3),
    .I0(ff_cache3_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n62_3) 
);
defparam n63_s0.ALU_MODE=3;
  ALU n64_s0 (
    .SUM(n64_1_SUM),
    .COUT(n64_3),
    .I0(ff_cache3_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n63_3) 
);
defparam n64_s0.ALU_MODE=3;
  ALU n65_s0 (
    .SUM(n65_1_SUM),
    .COUT(n65_3),
    .I0(ff_cache3_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n64_3) 
);
defparam n65_s0.ALU_MODE=3;
  ALU n66_s0 (
    .SUM(n66_1_SUM),
    .COUT(n66_3),
    .I0(ff_cache3_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n65_3) 
);
defparam n66_s0.ALU_MODE=3;
  ALU n67_s0 (
    .SUM(n67_1_SUM),
    .COUT(n67_3),
    .I0(ff_cache3_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n66_3) 
);
defparam n67_s0.ALU_MODE=3;
  ALU n68_s0 (
    .SUM(n68_1_SUM),
    .COUT(n68_3),
    .I0(ff_cache3_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n67_3) 
);
defparam n68_s0.ALU_MODE=3;
  ALU n69_s0 (
    .SUM(n69_1_SUM),
    .COUT(n69_3),
    .I0(ff_cache3_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n68_3) 
);
defparam n69_s0.ALU_MODE=3;
  MUX2_LUT5 n81_s5 (
    .O(n81_9),
    .I0(n81_6),
    .I1(n81_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n82_s5 (
    .O(n82_9),
    .I0(n82_6),
    .I1(n82_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n83_s5 (
    .O(n83_9),
    .I0(n83_6),
    .I1(n83_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n84_s5 (
    .O(n84_9),
    .I0(n84_6),
    .I1(n84_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n85_s5 (
    .O(n85_9),
    .I0(n85_6),
    .I1(n85_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n86_s5 (
    .O(n86_9),
    .I0(n86_6),
    .I1(n86_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n87_s5 (
    .O(n87_9),
    .I0(n87_6),
    .I1(n87_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n88_s5 (
    .O(n88_9),
    .I0(n88_6),
    .I1(n88_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n89_s5 (
    .O(n89_9),
    .I0(n89_6),
    .I1(n89_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n90_s5 (
    .O(n90_9),
    .I0(n90_6),
    .I1(n90_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n91_s5 (
    .O(n91_9),
    .I0(n91_6),
    .I1(n91_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n92_s5 (
    .O(n92_9),
    .I0(n92_6),
    .I1(n92_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n93_s5 (
    .O(n93_9),
    .I0(n93_6),
    .I1(n93_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n94_s5 (
    .O(n94_9),
    .I0(n94_6),
    .I1(n94_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n95_s5 (
    .O(n95_9),
    .I0(n95_6),
    .I1(n95_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n96_s5 (
    .O(n96_9),
    .I0(n96_6),
    .I1(n96_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n97_s5 (
    .O(n97_9),
    .I0(n97_6),
    .I1(n97_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n98_s5 (
    .O(n98_9),
    .I0(n98_6),
    .I1(n98_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n99_s5 (
    .O(n99_9),
    .I0(n99_6),
    .I1(n99_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n101_s5 (
    .O(n101_9),
    .I0(n101_6),
    .I1(n101_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n102_s5 (
    .O(n102_9),
    .I0(n102_6),
    .I1(n102_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n103_s5 (
    .O(n103_9),
    .I0(n103_6),
    .I1(n103_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n104_s5 (
    .O(n104_9),
    .I0(n104_6),
    .I1(n104_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n105_s5 (
    .O(n105_9),
    .I0(n105_6),
    .I1(n105_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n106_s5 (
    .O(n106_9),
    .I0(n106_6),
    .I1(n106_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n108_s5 (
    .O(n108_9),
    .I0(n108_6),
    .I1(n108_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n109_s5 (
    .O(n109_9),
    .I0(n109_6),
    .I1(n109_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n110_s5 (
    .O(n110_9),
    .I0(n110_6),
    .I1(n110_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n113_s5 (
    .O(n113_9),
    .I0(n113_6),
    .I1(n113_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n114_s5 (
    .O(n114_9),
    .I0(n114_6),
    .I1(n114_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n116_s5 (
    .O(n116_9),
    .I0(n116_6),
    .I1(n116_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n117_s5 (
    .O(n117_9),
    .I0(n117_6),
    .I1(n117_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n118_s5 (
    .O(n118_9),
    .I0(n118_6),
    .I1(n118_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n119_s5 (
    .O(n119_9),
    .I0(n119_6),
    .I1(n119_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n120_s5 (
    .O(n120_9),
    .I0(n120_6),
    .I1(n120_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n121_s5 (
    .O(n121_9),
    .I0(n121_6),
    .I1(n121_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n123_s5 (
    .O(n123_9),
    .I0(n123_6),
    .I1(n123_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n124_s5 (
    .O(n124_9),
    .I0(n124_6),
    .I1(n124_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n125_s5 (
    .O(n125_9),
    .I0(n125_6),
    .I1(n125_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n126_s5 (
    .O(n126_9),
    .I0(n126_6),
    .I1(n126_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n127_s5 (
    .O(n127_9),
    .I0(n127_6),
    .I1(n127_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n466_s5 (
    .O(n466_9),
    .I0(n466_6),
    .I1(n466_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n469_s5 (
    .O(n469_9),
    .I0(n469_6),
    .I1(n469_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n470_s5 (
    .O(n470_9),
    .I0(n470_6),
    .I1(n470_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n471_s5 (
    .O(n471_9),
    .I0(n471_6),
    .I1(n471_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n472_s5 (
    .O(n472_9),
    .I0(n472_6),
    .I1(n472_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n473_s5 (
    .O(n473_9),
    .I0(n473_6),
    .I1(n473_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n474_s5 (
    .O(n474_9),
    .I0(n474_6),
    .I1(n474_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n475_s5 (
    .O(n475_9),
    .I0(n475_6),
    .I1(n475_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n476_s5 (
    .O(n476_9),
    .I0(n476_6),
    .I1(n476_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n508_s5 (
    .O(n508_9),
    .I0(n508_6),
    .I1(n508_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n511_s5 (
    .O(n511_9),
    .I0(n511_6),
    .I1(n511_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n512_s5 (
    .O(n512_9),
    .I0(n512_6),
    .I1(n512_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n513_s5 (
    .O(n513_9),
    .I0(n513_6),
    .I1(n513_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n514_s5 (
    .O(n514_9),
    .I0(n514_6),
    .I1(n514_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n515_s5 (
    .O(n515_9),
    .I0(n515_6),
    .I1(n515_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n516_s5 (
    .O(n516_9),
    .I0(n516_6),
    .I1(n516_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n517_s5 (
    .O(n517_9),
    .I0(n517_6),
    .I1(n517_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n518_s5 (
    .O(n518_9),
    .I0(n518_6),
    .I1(n518_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n550_s5 (
    .O(n550_9),
    .I0(n550_6),
    .I1(n550_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1210_s2 (
    .O(n553_9),
    .I0(n553_6),
    .I1(n553_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1211_s2 (
    .O(n554_9),
    .I0(n554_6),
    .I1(n554_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1212_s2 (
    .O(n555_9),
    .I0(n555_6),
    .I1(n555_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1213_s2 (
    .O(n556_9),
    .I0(n556_6),
    .I1(n556_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1214_s2 (
    .O(n557_9),
    .I0(n557_6),
    .I1(n557_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1215_s2 (
    .O(n558_9),
    .I0(n558_6),
    .I1(n558_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1216_s2 (
    .O(n559_9),
    .I0(n559_6),
    .I1(n559_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1217_s2 (
    .O(n560_9),
    .I0(n560_6),
    .I1(n560_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n592_s5 (
    .O(n592_9),
    .I0(n592_6),
    .I1(n592_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1210_s1 (
    .O(n595_9),
    .I0(n595_6),
    .I1(n595_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1211_s1 (
    .O(n596_9),
    .I0(n596_6),
    .I1(n596_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1212_s1 (
    .O(n597_9),
    .I0(n597_6),
    .I1(n597_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1213_s1 (
    .O(n598_9),
    .I0(n598_6),
    .I1(n598_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1214_s1 (
    .O(n599_9),
    .I0(n599_6),
    .I1(n599_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1215_s1 (
    .O(n600_9),
    .I0(n600_6),
    .I1(n600_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1216_s1 (
    .O(n601_9),
    .I0(n601_6),
    .I1(n601_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1217_s1 (
    .O(n602_9),
    .I0(n602_6),
    .I1(n602_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4780_s5 (
    .O(n4780_9),
    .I0(n4780_6),
    .I1(n4780_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4781_s5 (
    .O(n4781_9),
    .I0(n4781_6),
    .I1(n4781_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4782_s5 (
    .O(n4782_9),
    .I0(n4782_6),
    .I1(n4782_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4783_s5 (
    .O(n4783_9),
    .I0(n4783_6),
    .I1(n4783_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4784_s5 (
    .O(n4784_9),
    .I0(n4784_6),
    .I1(n4784_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4785_s5 (
    .O(n4785_9),
    .I0(n4785_6),
    .I1(n4785_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4786_s5 (
    .O(n4786_9),
    .I0(n4786_6),
    .I1(n4786_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4787_s5 (
    .O(n4787_9),
    .I0(n4787_6),
    .I1(n4787_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT6 n1210_s0 (
    .O(n1210_3),
    .I0(n595_9),
    .I1(n553_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1211_s0 (
    .O(n1211_3),
    .I0(n596_9),
    .I1(n554_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1212_s0 (
    .O(n1212_3),
    .I0(n597_9),
    .I1(n555_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1213_s0 (
    .O(n1213_3),
    .I0(n598_9),
    .I1(n556_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1214_s0 (
    .O(n1214_3),
    .I0(n599_9),
    .I1(n557_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1215_s0 (
    .O(n1215_3),
    .I0(n600_9),
    .I1(n558_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1216_s0 (
    .O(n1216_3),
    .I0(n601_9),
    .I1(n559_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1217_s0 (
    .O(n1217_3),
    .I0(n602_9),
    .I1(n560_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT5 n5015_s4 (
    .O(n5015_6),
    .I0(n5015_8),
    .I1(n1350_6),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5016_s3 (
    .O(n5016_5),
    .I0(n5016_7),
    .I1(n1351_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5017_s3 (
    .O(n5017_5),
    .I0(n5017_7),
    .I1(n1352_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5018_s3 (
    .O(n5018_5),
    .I0(n5018_7),
    .I1(n1353_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5019_s3 (
    .O(n5019_5),
    .I0(n5019_7),
    .I1(n1354_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5020_s3 (
    .O(n5020_5),
    .I0(n5020_7),
    .I1(n1355_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5021_s3 (
    .O(n5021_5),
    .I0(n5021_7),
    .I1(n1356_5),
    .S0(n5022_10) 
);
  MUX2_LUT5 n5022_s3 (
    .O(n5022_5),
    .I0(n5022_7),
    .I1(n1357_5),
    .S0(n5022_10) 
);
  INV n5023_s3 (
    .O(n5023_8),
    .I(w_cache_vram_rdata_en) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command_cache */
module vdp_command (
  clk85m,
  n36_6,
  w_register_write,
  n1675_4,
  n1669_4,
  n1645_4,
  n1635_4,
  ff_reset_n2_1,
  w_vram_interleave,
  w_4colors_mode_5,
  ff_next_vram4_3_7,
  n772_38,
  w_4colors_mode,
  w_command_vram_rdata_en,
  n354_7,
  w_pulse1,
  ff_vram_wdata_mask_3_9,
  w_register_data,
  reg_screen_mode,
  w_register_num,
  w_command_vram_rdata,
  w_screen_pos_x_Z,
  w_status_command_enable,
  w_next_0_4,
  w_next_0_6,
  n1575_17,
  w_command_vram_write,
  w_command_vram_valid,
  w_status_color,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask
)
;
input clk85m;
input n36_6;
input w_register_write;
input n1675_4;
input n1669_4;
input n1645_4;
input n1635_4;
input ff_reset_n2_1;
input w_vram_interleave;
input w_4colors_mode_5;
input ff_next_vram4_3_7;
input n772_38;
input w_4colors_mode;
input w_command_vram_rdata_en;
input n354_7;
input w_pulse1;
input ff_vram_wdata_mask_3_9;
input [7:0] w_register_data;
input [4:0] reg_screen_mode;
input [5:0] w_register_num;
input [31:0] w_command_vram_rdata;
input [3:3] w_screen_pos_x_Z;
output w_status_command_enable;
output w_next_0_4;
output w_next_0_6;
output n1575_17;
output w_command_vram_write;
output w_command_vram_valid;
output [7:0] w_status_color;
output [16:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
wire n1289_6;
wire n1289_7;
wire n1290_6;
wire n1290_7;
wire n247_4;
wire n248_4;
wire n249_4;
wire n250_4;
wire n251_4;
wire n252_4;
wire n253_4;
wire n254_4;
wire n255_4;
wire n335_3;
wire n336_3;
wire n337_3;
wire n338_3;
wire n339_3;
wire n340_3;
wire n341_3;
wire n342_3;
wire n343_3;
wire n344_3;
wire n540_6;
wire n541_6;
wire n542_6;
wire n543_6;
wire n544_6;
wire n545_6;
wire n546_6;
wire n547_6;
wire n548_6;
wire n575_3;
wire n583_3;
wire n658_3;
wire n659_3;
wire n660_3;
wire n661_3;
wire n662_3;
wire n663_3;
wire n664_3;
wire n665_3;
wire n666_3;
wire n667_3;
wire n924_3;
wire n925_3;
wire n926_3;
wire n927_3;
wire n928_3;
wire n929_3;
wire n930_3;
wire n931_3;
wire n964_4;
wire n966_4;
wire n1053_3;
wire n1054_3;
wire n1055_3;
wire n1056_3;
wire n1057_3;
wire n1058_3;
wire n1059_3;
wire n1060_3;
wire n1061_3;
wire n1062_3;
wire n1111_3;
wire n1112_3;
wire n1113_3;
wire n1114_3;
wire n1115_3;
wire n1116_3;
wire n1117_3;
wire n1118_3;
wire n1601_3;
wire n1611_3;
wire n1615_3;
wire n1619_3;
wire n1623_3;
wire n1721_3;
wire n1722_3;
wire n1723_3;
wire n1724_3;
wire n1725_3;
wire n1726_3;
wire n1727_3;
wire n1728_3;
wire n1682_3;
wire n1683_3;
wire n1684_3;
wire n1685_3;
wire ff_command_enable_6;
wire ff_state_5_8;
wire ff_cache_vram_valid_8;
wire ff_source_7_6;
wire ff_cache_vram_write_8;
wire ff_xsel_1_8;
wire n1637_13;
wire n1641_13;
wire n1645_13;
wire n1649_13;
wire n1653_13;
wire n1657_13;
wire n1661_13;
wire n1665_13;
wire n1531_11;
wire n1535_11;
wire n1539_11;
wire n1543_11;
wire n1547_11;
wire n1551_11;
wire n1555_11;
wire n1559_11;
wire n1563_11;
wire n1567_11;
wire n1571_11;
wire n1575_11;
wire n1579_11;
wire n1583_11;
wire n1587_11;
wire n1591_11;
wire n1595_11;
wire n1629_11;
wire n1633_11;
wire ff_dx_8_8;
wire n1354_7;
wire n1681_7;
wire n1680_7;
wire n1306_7;
wire n1305_7;
wire n1304_7;
wire n1303_7;
wire n1110_7;
wire n1109_7;
wire ff_cache_flush_start_10;
wire ff_count_valid_9;
wire n1669_19;
wire w_next_0_5;
wire n2291_4;
wire n247_5;
wire n247_6;
wire n248_5;
wire n249_5;
wire n250_5;
wire n251_5;
wire n252_5;
wire n253_5;
wire n254_5;
wire n255_5;
wire n575_4;
wire n2486_4;
wire n923_5;
wire n923_6;
wire n924_4;
wire n924_5;
wire n925_5;
wire n925_6;
wire n926_4;
wire n926_5;
wire n927_5;
wire n928_4;
wire n928_5;
wire n929_4;
wire n929_5;
wire n930_4;
wire n930_5;
wire n930_6;
wire n931_4;
wire n964_5;
wire n1053_4;
wire n1054_4;
wire n1055_4;
wire n1057_4;
wire n1058_4;
wire n1060_4;
wire n1111_4;
wire n1112_4;
wire n1113_4;
wire n1114_4;
wire n1115_4;
wire n1116_4;
wire n1117_4;
wire n1118_4;
wire n1416_5;
wire n1416_6;
wire n1601_5;
wire n1607_4;
wire n1611_4;
wire n1611_5;
wire n1611_6;
wire n1615_4;
wire n1619_4;
wire n1619_5;
wire n1623_4;
wire n1623_5;
wire n1682_4;
wire n1682_5;
wire n1682_6;
wire n1682_7;
wire n1683_4;
wire n1683_5;
wire n1683_6;
wire n1684_4;
wire n1684_6;
wire n1684_7;
wire n1685_4;
wire n1685_5;
wire n1685_6;
wire ff_sx_8_9;
wire ff_command_enable_7;
wire ff_cache_vram_address_16_9;
wire ff_cache_vram_address_16_10;
wire ff_cache_vram_write_10;
wire n1637_14;
wire n1637_15;
wire n1641_14;
wire n1641_15;
wire n1641_16;
wire n1641_17;
wire n1645_14;
wire n1645_16;
wire n1645_17;
wire n1649_14;
wire n1649_15;
wire n1649_16;
wire n1653_14;
wire n1653_15;
wire n1653_16;
wire n1657_14;
wire n1657_16;
wire n1661_14;
wire n1661_15;
wire n1665_14;
wire n1665_15;
wire n1531_12;
wire n1531_14;
wire n1535_12;
wire n1535_13;
wire n1539_12;
wire n1539_13;
wire n1543_12;
wire n1543_13;
wire n1547_12;
wire n1547_13;
wire n1551_12;
wire n1551_13;
wire n1555_12;
wire n1555_13;
wire n1559_12;
wire n1559_13;
wire n1563_12;
wire n1563_13;
wire n1567_12;
wire n1567_13;
wire n1571_12;
wire n1571_13;
wire n1575_12;
wire n1575_13;
wire n1579_12;
wire n1579_13;
wire n1583_12;
wire n1583_13;
wire n1587_12;
wire n1587_13;
wire n1591_12;
wire n1591_13;
wire n1595_12;
wire n1595_13;
wire ff_dx_8_9;
wire n1681_8;
wire n1681_9;
wire n1680_8;
wire n1306_8;
wire n1305_8;
wire n1110_8;
wire ff_cache_flush_start_11;
wire ff_cache_flush_start_12;
wire ff_count_valid_10;
wire ff_count_valid_11;
wire n1510_22;
wire n247_7;
wire n247_8;
wire n575_5;
wire n575_6;
wire n923_8;
wire n924_7;
wire n924_8;
wire n925_7;
wire n926_6;
wire n928_6;
wire n929_6;
wire n930_7;
wire n930_8;
wire n931_6;
wire n931_7;
wire n964_6;
wire n964_7;
wire n1601_7;
wire n1601_9;
wire n1611_7;
wire n1615_6;
wire n1619_6;
wire n1682_9;
wire n1682_11;
wire n1683_7;
wire n1683_8;
wire n1683_9;
wire n1684_8;
wire n1684_9;
wire n1684_11;
wire n1685_7;
wire n1685_8;
wire n1685_10;
wire n1685_11;
wire ff_cache_vram_write_11;
wire n1637_17;
wire n1637_18;
wire n1641_19;
wire n1641_20;
wire n1641_21;
wire n1641_22;
wire n1645_18;
wire n1645_19;
wire n1645_20;
wire n1645_21;
wire n1645_22;
wire n1649_17;
wire n1649_18;
wire n1653_17;
wire n1653_18;
wire n1653_19;
wire n1653_20;
wire n1657_17;
wire n1661_16;
wire n1571_14;
wire n1571_15;
wire n1571_16;
wire n1575_15;
wire n1575_16;
wire n1579_14;
wire n1579_15;
wire n1583_14;
wire n1583_15;
wire n1587_14;
wire n1587_15;
wire n1591_14;
wire n1591_15;
wire n1595_14;
wire n1595_15;
wire n1680_9;
wire n1306_9;
wire n1305_9;
wire n1110_9;
wire n1110_10;
wire n1110_11;
wire ff_cache_flush_start_13;
wire ff_count_valid_12;
wire n1510_23;
wire n247_9;
wire n247_10;
wire n247_11;
wire n923_9;
wire n924_9;
wire n928_7;
wire n931_8;
wire n1682_14;
wire n1683_10;
wire n1684_12;
wire n1685_12;
wire n1637_19;
wire n1637_20;
wire n1641_25;
wire n1645_24;
wire n1645_25;
wire n1645_26;
wire n1645_28;
wire n1649_19;
wire n1649_20;
wire n1649_22;
wire n1653_21;
wire n1653_22;
wire n1653_23;
wire n1657_19;
wire n1684_13;
wire n1637_21;
wire n1645_29;
wire n1645_30;
wire n1649_23;
wire n1653_25;
wire n1653_26;
wire n1657_20;
wire n540_9;
wire n1056_6;
wire n1059_6;
wire n1575_19;
wire n1685_14;
wire n1682_16;
wire n287_8;
wire ff_sx_8_11;
wire n1303_10;
wire n1304_10;
wire n1682_18;
wire n1684_15;
wire n1684_17;
wire n1682_20;
wire n927_8;
wire n2593_5;
wire n2355_5;
wire n1681_12;
wire n1682_22;
wire ff_cache_vram_write_13;
wire n1601_11;
wire n2601_5;
wire n2354_5;
wire n2608_5;
wire n1601_13;
wire n1416_8;
wire n1615_8;
wire ff_count_valid_15;
wire n1601_15;
wire n287_10;
wire n1567_17;
wire n1567_19;
wire n925_10;
wire n2487_5;
wire n2292_5;
wire ff_next_state_0_9;
wire ff_cache_vram_wdata_7_10;
wire ff_cache_vram_address_16_12;
wire n2486_6;
wire n2291_6;
wire n1645_32;
wire n1645_34;
wire n1657_22;
wire n1653_28;
wire n1649_25;
wire n1645_36;
wire n1641_27;
wire n1641_29;
wire n1641_31;
wire n930_11;
wire n927_10;
wire n925_12;
wire n924_11;
wire n923_11;
wire n1300_11;
wire n1299_11;
wire n1302_11;
wire n1301_11;
wire n1637_23;
wire n923_13;
wire n1657_24;
wire n931_10;
wire n1307_10;
wire ff_read_pixel_7_15;
wire n1308_10;
wire n1309_10;
wire n1310_10;
wire n1311_10;
wire n1311_12;
wire n1312_10;
wire n1312_12;
wire n1313_10;
wire n1314_10;
wire n923_16;
wire n923_17;
wire ff_xsel_1_11;
wire n1607_7;
wire n295_5;
wire n287_12;
wire n1510_25;
wire n1531_16;
wire ff_maj;
wire ff_dix;
wire ff_diy;
wire ff_start;
wire ff_cache_flush_start;
wire ff_cache_vram_valid;
wire ff_cache_vram_write;
wire ff_count_valid;
wire \w_next_sx[0]_1_1 ;
wire \w_next_sx[1]_1_1 ;
wire \w_next_sx[2]_1_1 ;
wire \w_next_sx[3]_1_1 ;
wire \w_next_sx[4]_1_1 ;
wire \w_next_sx[5]_1_1 ;
wire \w_next_sx[6]_1_1 ;
wire \w_next_sx[7]_1_1 ;
wire \w_next_sx[8]_1_1 ;
wire \w_next_sx[9]_1_0_COUT ;
wire \w_next_sy[0]_1_1 ;
wire \w_next_sy[1]_1_1 ;
wire \w_next_sy[2]_1_1 ;
wire \w_next_sy[3]_1_1 ;
wire \w_next_sy[4]_1_1 ;
wire \w_next_sy[5]_1_1 ;
wire \w_next_sy[6]_1_1 ;
wire \w_next_sy[7]_1_1 ;
wire \w_next_sy[8]_1_1 ;
wire \w_next_sy[9]_1_0_COUT ;
wire \w_next_dx[0]_1_1 ;
wire \w_next_dx[1]_1_1 ;
wire \w_next_dx[2]_1_1 ;
wire \w_next_dx[3]_1_1 ;
wire \w_next_dx[4]_1_1 ;
wire \w_next_dx[5]_1_1 ;
wire \w_next_dx[6]_1_1 ;
wire \w_next_dx[7]_1_1 ;
wire \w_next_dx[8]_1_1 ;
wire \w_next_dx[9]_1_0_COUT ;
wire \w_next_dy[0]_1_1 ;
wire \w_next_dy[1]_1_1 ;
wire \w_next_dy[2]_1_1 ;
wire \w_next_dy[3]_1_1 ;
wire \w_next_dy[4]_1_1 ;
wire \w_next_dy[5]_1_1 ;
wire \w_next_dy[6]_1_1 ;
wire \w_next_dy[7]_1_1 ;
wire \w_next_dy[8]_1_1 ;
wire \w_next_dy[9]_1_0_COUT ;
wire n1088_1;
wire n1088_2;
wire n1087_1;
wire n1087_2;
wire n1086_1;
wire n1086_2;
wire n1085_1;
wire n1085_2;
wire n1084_1;
wire n1084_2;
wire n1083_1;
wire n1083_2;
wire n1082_1;
wire n1082_2;
wire n1081_1;
wire n1081_2;
wire n1080_1;
wire n1080_2;
wire n1079_1;
wire n1079_0_COUT;
wire w_next_nyb_0_3;
wire w_next_nyb_1_3;
wire w_next_nyb_2_3;
wire w_next_nyb_3_3;
wire w_next_nyb_4_3;
wire w_next_nyb_5_3;
wire w_next_nyb_6_3;
wire w_next_nyb_7_3;
wire w_next_nyb_8_3;
wire n1169_9;
wire n895_2;
wire n895_3;
wire n894_2;
wire n894_3;
wire n893_2;
wire n893_3;
wire n892_2;
wire n892_3;
wire n891_2;
wire n891_3;
wire n890_2;
wire n890_3;
wire n889_2;
wire n889_3;
wire n888_2;
wire n888_3;
wire n1289_9;
wire n1290_9;
wire ff_dix_3_4;
wire ff_diy_3_4;
wire w_cache_vram_rdata_en;
wire ff_busy;
wire [2:0] w_next;
wire [8:0] reg_sx;
wire [8:0] reg_dx;
wire [8:0] reg_nx;
wire [7:0] ff_color;
wire [3:0] ff_logical_opration;
wire [3:0] ff_command;
wire [16:0] ff_cache_vram_address;
wire [7:0] ff_cache_vram_wdata;
wire [7:0] ff_source;
wire [5:0] ff_next_state;
wire [1:0] ff_xsel;
wire [8:0] ff_sx;
wire [9:0] ff_sy;
wire [9:0] ff_dy;
wire [8:0] ff_nx;
wire [9:0] ff_ny;
wire [9:0] ff_nyb;
wire [5:0] ff_state;
wire [8:0] ff_dx;
wire [7:0] ff_read_byte;
wire [9:0] w_next_sx;
wire [9:0] w_next_sy;
wire [9:0] w_next_dx;
wire [9:0] w_next_dy;
wire [9:0] w_next_nyb;
wire [7:0] w_cache_vram_rdata;
wire [2:0] ff_flush_state;
wire VCC;
wire GND;
  LUT3 n1289_s6 (
    .F(n1289_6),
    .I0(w_cache_vram_rdata[7]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_xsel[0]) 
);
defparam n1289_s6.INIT=8'hCA;
  LUT3 n1289_s7 (
    .F(n1289_7),
    .I0(w_cache_vram_rdata[3]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_xsel[0]) 
);
defparam n1289_s7.INIT=8'hCA;
  LUT3 n1290_s6 (
    .F(n1290_6),
    .I0(w_cache_vram_rdata[6]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_xsel[0]) 
);
defparam n1290_s6.INIT=8'hCA;
  LUT3 n1290_s7 (
    .F(n1290_7),
    .I0(w_cache_vram_rdata[2]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_xsel[0]) 
);
defparam n1290_s7.INIT=8'hCA;
  LUT3 n247_s1 (
    .F(n247_4),
    .I0(n247_5),
    .I1(w_next_sx[8]),
    .I2(n247_6) 
);
defparam n247_s1.INIT=8'hCA;
  LUT3 n248_s1 (
    .F(n248_4),
    .I0(n248_5),
    .I1(w_next_sx[7]),
    .I2(n247_6) 
);
defparam n248_s1.INIT=8'hCA;
  LUT3 n249_s1 (
    .F(n249_4),
    .I0(n249_5),
    .I1(w_next_sx[6]),
    .I2(n247_6) 
);
defparam n249_s1.INIT=8'hCA;
  LUT3 n250_s1 (
    .F(n250_4),
    .I0(n250_5),
    .I1(w_next_sx[5]),
    .I2(n247_6) 
);
defparam n250_s1.INIT=8'hCA;
  LUT3 n251_s1 (
    .F(n251_4),
    .I0(n251_5),
    .I1(w_next_sx[4]),
    .I2(n247_6) 
);
defparam n251_s1.INIT=8'hCA;
  LUT3 n252_s1 (
    .F(n252_4),
    .I0(n252_5),
    .I1(w_next_sx[3]),
    .I2(n247_6) 
);
defparam n252_s1.INIT=8'hCA;
  LUT3 n253_s1 (
    .F(n253_4),
    .I0(n253_5),
    .I1(w_next_sx[2]),
    .I2(n247_6) 
);
defparam n253_s1.INIT=8'hCA;
  LUT3 n254_s1 (
    .F(n254_4),
    .I0(n254_5),
    .I1(w_next_sx[1]),
    .I2(n247_6) 
);
defparam n254_s1.INIT=8'hCA;
  LUT3 n255_s1 (
    .F(n255_4),
    .I0(n255_5),
    .I1(w_next_sx[0]),
    .I2(n247_6) 
);
defparam n255_s1.INIT=8'hCA;
  LUT3 n335_s0 (
    .F(n335_3),
    .I0(w_next_sy[9]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n335_s0.INIT=8'hCA;
  LUT3 n336_s0 (
    .F(n336_3),
    .I0(w_next_sy[8]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n336_s0.INIT=8'hCA;
  LUT3 n337_s0 (
    .F(n337_3),
    .I0(w_next_sy[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n337_s0.INIT=8'hCA;
  LUT3 n338_s0 (
    .F(n338_3),
    .I0(w_next_sy[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n338_s0.INIT=8'hCA;
  LUT3 n339_s0 (
    .F(n339_3),
    .I0(w_next_sy[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n339_s0.INIT=8'hCA;
  LUT3 n340_s0 (
    .F(n340_3),
    .I0(w_next_sy[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n340_s0.INIT=8'hCA;
  LUT3 n341_s0 (
    .F(n341_3),
    .I0(w_next_sy[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n341_s0.INIT=8'hCA;
  LUT3 n342_s0 (
    .F(n342_3),
    .I0(w_next_sy[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n342_s0.INIT=8'hCA;
  LUT3 n343_s0 (
    .F(n343_3),
    .I0(w_next_sy[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n343_s0.INIT=8'hCA;
  LUT3 n344_s0 (
    .F(n344_3),
    .I0(w_next_sy[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n344_s0.INIT=8'hCA;
  LUT3 n540_s3 (
    .F(n540_6),
    .I0(w_next_dx[8]),
    .I1(reg_dx[8]),
    .I2(n540_9) 
);
defparam n540_s3.INIT=8'hAC;
  LUT3 n541_s3 (
    .F(n541_6),
    .I0(w_next_dx[7]),
    .I1(reg_dx[7]),
    .I2(n540_9) 
);
defparam n541_s3.INIT=8'hAC;
  LUT3 n542_s3 (
    .F(n542_6),
    .I0(w_next_dx[6]),
    .I1(reg_dx[6]),
    .I2(n540_9) 
);
defparam n542_s3.INIT=8'hAC;
  LUT3 n543_s3 (
    .F(n543_6),
    .I0(w_next_dx[5]),
    .I1(reg_dx[5]),
    .I2(n540_9) 
);
defparam n543_s3.INIT=8'hAC;
  LUT3 n544_s3 (
    .F(n544_6),
    .I0(w_next_dx[4]),
    .I1(reg_dx[4]),
    .I2(n540_9) 
);
defparam n544_s3.INIT=8'hAC;
  LUT3 n545_s3 (
    .F(n545_6),
    .I0(w_next_dx[3]),
    .I1(reg_dx[3]),
    .I2(n540_9) 
);
defparam n545_s3.INIT=8'hAC;
  LUT3 n546_s3 (
    .F(n546_6),
    .I0(w_next_dx[2]),
    .I1(reg_dx[2]),
    .I2(n540_9) 
);
defparam n546_s3.INIT=8'hAC;
  LUT3 n547_s3 (
    .F(n547_6),
    .I0(w_next_dx[1]),
    .I1(reg_dx[1]),
    .I2(n540_9) 
);
defparam n547_s3.INIT=8'hAC;
  LUT3 n548_s3 (
    .F(n548_6),
    .I0(w_next_dx[0]),
    .I1(reg_dx[0]),
    .I2(n540_9) 
);
defparam n548_s3.INIT=8'hAC;
  LUT3 n575_s0 (
    .F(n575_3),
    .I0(n2291_4),
    .I1(n1675_4),
    .I2(n575_4) 
);
defparam n575_s0.INIT=8'hF8;
  LUT3 n583_s0 (
    .F(n583_3),
    .I0(n2291_4),
    .I1(n1669_4),
    .I2(n575_4) 
);
defparam n583_s0.INIT=8'hF8;
  LUT3 n658_s0 (
    .F(n658_3),
    .I0(w_next_dy[9]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n658_s0.INIT=8'hCA;
  LUT3 n659_s0 (
    .F(n659_3),
    .I0(w_next_dy[8]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n659_s0.INIT=8'hCA;
  LUT3 n660_s0 (
    .F(n660_3),
    .I0(w_next_dy[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n660_s0.INIT=8'hCA;
  LUT3 n661_s0 (
    .F(n661_3),
    .I0(w_next_dy[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n661_s0.INIT=8'hCA;
  LUT3 n662_s0 (
    .F(n662_3),
    .I0(w_next_dy[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n662_s0.INIT=8'hCA;
  LUT3 n663_s0 (
    .F(n663_3),
    .I0(w_next_dy[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n663_s0.INIT=8'hCA;
  LUT3 n664_s0 (
    .F(n664_3),
    .I0(w_next_dy[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n664_s0.INIT=8'hCA;
  LUT3 n665_s0 (
    .F(n665_3),
    .I0(w_next_dy[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n665_s0.INIT=8'hCA;
  LUT3 n666_s0 (
    .F(n666_3),
    .I0(w_next_dy[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n666_s0.INIT=8'hCA;
  LUT3 n667_s0 (
    .F(n667_3),
    .I0(w_next_dy[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n667_s0.INIT=8'hCA;
  LUT3 n924_s0 (
    .F(n924_3),
    .I0(n924_4),
    .I1(n924_5),
    .I2(n924_11) 
);
defparam n924_s0.INIT=8'h3A;
  LUT4 n925_s0 (
    .F(n925_3),
    .I0(n925_10),
    .I1(n925_5),
    .I2(n924_11),
    .I3(n925_6) 
);
defparam n925_s0.INIT=16'hB0FF;
  LUT3 n926_s0 (
    .F(n926_3),
    .I0(n926_4),
    .I1(n924_11),
    .I2(n926_5) 
);
defparam n926_s0.INIT=8'h70;
  LUT3 n927_s0 (
    .F(n927_3),
    .I0(n927_8),
    .I1(n924_11),
    .I2(n927_5) 
);
defparam n927_s0.INIT=8'h4F;
  LUT4 n928_s0 (
    .F(n928_3),
    .I0(n928_4),
    .I1(ff_nx[3]),
    .I2(n928_5),
    .I3(n923_6) 
);
defparam n928_s0.INIT=16'h7D55;
  LUT4 n929_s0 (
    .F(n929_3),
    .I0(n925_10),
    .I1(n929_4),
    .I2(n924_11),
    .I3(n929_5) 
);
defparam n929_s0.INIT=16'hB0FF;
  LUT4 n930_s0 (
    .F(n930_3),
    .I0(n930_4),
    .I1(n925_10),
    .I2(n930_5),
    .I3(n930_6) 
);
defparam n930_s0.INIT=16'hF400;
  LUT3 n931_s0 (
    .F(n931_3),
    .I0(n931_4),
    .I1(n931_10),
    .I2(ff_start) 
);
defparam n931_s0.INIT=8'h35;
  LUT3 n964_s1 (
    .F(n964_4),
    .I0(n2486_4),
    .I1(n1645_4),
    .I2(n964_5) 
);
defparam n964_s1.INIT=8'hF8;
  LUT3 n966_s1 (
    .F(n966_4),
    .I0(n2486_4),
    .I1(n1635_4),
    .I2(n964_5) 
);
defparam n966_s1.INIT=8'hF8;
  LUT4 n1053_s0 (
    .F(n1053_3),
    .I0(w_register_data[1]),
    .I1(ff_ny[9]),
    .I2(n1053_4),
    .I3(w_register_write) 
);
defparam n1053_s0.INIT=16'hAA3C;
  LUT4 n1054_s0 (
    .F(n1054_3),
    .I0(w_register_data[0]),
    .I1(ff_ny[8]),
    .I2(n1054_4),
    .I3(w_register_write) 
);
defparam n1054_s0.INIT=16'hAA3C;
  LUT4 n1055_s0 (
    .F(n1055_3),
    .I0(w_register_data[7]),
    .I1(ff_ny[7]),
    .I2(n1055_4),
    .I3(w_register_write) 
);
defparam n1055_s0.INIT=16'hAA3C;
  LUT3 n1056_s0 (
    .F(n1056_3),
    .I0(n1056_6),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n1056_s0.INIT=8'hCA;
  LUT4 n1057_s0 (
    .F(n1057_3),
    .I0(w_register_data[5]),
    .I1(ff_ny[5]),
    .I2(n1057_4),
    .I3(w_register_write) 
);
defparam n1057_s0.INIT=16'hAA3C;
  LUT4 n1058_s0 (
    .F(n1058_3),
    .I0(w_register_data[4]),
    .I1(ff_ny[4]),
    .I2(n1058_4),
    .I3(w_register_write) 
);
defparam n1058_s0.INIT=16'hAA3C;
  LUT3 n1059_s0 (
    .F(n1059_3),
    .I0(n1059_6),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n1059_s0.INIT=8'hC5;
  LUT4 n1060_s0 (
    .F(n1060_3),
    .I0(w_register_data[2]),
    .I1(ff_ny[2]),
    .I2(n1060_4),
    .I3(w_register_write) 
);
defparam n1060_s0.INIT=16'hAA3C;
  LUT4 n1061_s0 (
    .F(n1061_3),
    .I0(w_register_data[1]),
    .I1(ff_ny[0]),
    .I2(ff_ny[1]),
    .I3(w_register_write) 
);
defparam n1061_s0.INIT=16'hAAC3;
  LUT3 n1062_s0 (
    .F(n1062_3),
    .I0(ff_ny[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n1062_s0.INIT=8'hC5;
  LUT3 n1111_s0 (
    .F(n1111_3),
    .I0(n1111_4),
    .I1(reg_nx[8]),
    .I2(ff_start) 
);
defparam n1111_s0.INIT=8'hCA;
  LUT3 n1112_s0 (
    .F(n1112_3),
    .I0(n1112_4),
    .I1(reg_nx[7]),
    .I2(ff_start) 
);
defparam n1112_s0.INIT=8'hCA;
  LUT3 n1113_s0 (
    .F(n1113_3),
    .I0(n1113_4),
    .I1(reg_nx[6]),
    .I2(ff_start) 
);
defparam n1113_s0.INIT=8'hCA;
  LUT3 n1114_s0 (
    .F(n1114_3),
    .I0(n1114_4),
    .I1(reg_nx[5]),
    .I2(ff_start) 
);
defparam n1114_s0.INIT=8'hCA;
  LUT3 n1115_s0 (
    .F(n1115_3),
    .I0(n1115_4),
    .I1(reg_nx[4]),
    .I2(ff_start) 
);
defparam n1115_s0.INIT=8'hCA;
  LUT3 n1116_s0 (
    .F(n1116_3),
    .I0(n1116_4),
    .I1(reg_nx[3]),
    .I2(ff_start) 
);
defparam n1116_s0.INIT=8'hCA;
  LUT3 n1117_s0 (
    .F(n1117_3),
    .I0(n1117_4),
    .I1(reg_nx[2]),
    .I2(ff_start) 
);
defparam n1117_s0.INIT=8'hCA;
  LUT3 n1118_s0 (
    .F(n1118_3),
    .I0(n1118_4),
    .I1(reg_nx[1]),
    .I2(ff_start) 
);
defparam n1118_s0.INIT=8'hC5;
  LUT2 n1601_s0 (
    .F(n1601_3),
    .I0(n1601_15),
    .I1(n1601_5) 
);
defparam n1601_s0.INIT=4'hB;
  LUT3 n1611_s0 (
    .F(n1611_3),
    .I0(n1611_4),
    .I1(n1611_5),
    .I2(n1611_6) 
);
defparam n1611_s0.INIT=8'hF8;
  LUT4 n1615_s0 (
    .F(n1615_3),
    .I0(n1615_4),
    .I1(n1611_5),
    .I2(n1615_8),
    .I3(n1611_6) 
);
defparam n1615_s0.INIT=16'hFFF8;
  LUT4 n1619_s0 (
    .F(n1619_3),
    .I0(n1615_4),
    .I1(n1611_5),
    .I2(n1619_4),
    .I3(n1619_5) 
);
defparam n1619_s0.INIT=16'hFFF8;
  LUT4 n1623_s0 (
    .F(n1623_3),
    .I0(n1623_4),
    .I1(n1623_5),
    .I2(n1416_5),
    .I3(n1607_4) 
);
defparam n1623_s0.INIT=16'hE0FF;
  LUT3 n1721_s0 (
    .F(n1721_3),
    .I0(w_status_color[7]),
    .I1(ff_color[7]),
    .I2(ff_start) 
);
defparam n1721_s0.INIT=8'hCA;
  LUT3 n1722_s0 (
    .F(n1722_3),
    .I0(w_status_color[6]),
    .I1(ff_color[6]),
    .I2(ff_start) 
);
defparam n1722_s0.INIT=8'hCA;
  LUT3 n1723_s0 (
    .F(n1723_3),
    .I0(w_status_color[5]),
    .I1(ff_color[5]),
    .I2(ff_start) 
);
defparam n1723_s0.INIT=8'hCA;
  LUT3 n1724_s0 (
    .F(n1724_3),
    .I0(w_status_color[4]),
    .I1(ff_color[4]),
    .I2(ff_start) 
);
defparam n1724_s0.INIT=8'hCA;
  LUT3 n1725_s0 (
    .F(n1725_3),
    .I0(w_status_color[3]),
    .I1(ff_color[3]),
    .I2(ff_start) 
);
defparam n1725_s0.INIT=8'hCA;
  LUT3 n1726_s0 (
    .F(n1726_3),
    .I0(w_status_color[2]),
    .I1(ff_color[2]),
    .I2(ff_start) 
);
defparam n1726_s0.INIT=8'hCA;
  LUT3 n1727_s0 (
    .F(n1727_3),
    .I0(w_status_color[1]),
    .I1(ff_color[1]),
    .I2(ff_start) 
);
defparam n1727_s0.INIT=8'hCA;
  LUT3 n1728_s0 (
    .F(n1728_3),
    .I0(w_status_color[0]),
    .I1(ff_color[0]),
    .I2(ff_start) 
);
defparam n1728_s0.INIT=8'hCA;
  LUT4 n1682_s0 (
    .F(n1682_3),
    .I0(n1682_4),
    .I1(n1682_5),
    .I2(n1682_6),
    .I3(n1682_7) 
);
defparam n1682_s0.INIT=16'h007F;
  LUT4 n1683_s0 (
    .F(n1683_3),
    .I0(n1683_4),
    .I1(n1683_5),
    .I2(ff_start),
    .I3(n1683_6) 
);
defparam n1683_s0.INIT=16'h0777;
  LUT4 n1684_s0 (
    .F(n1684_3),
    .I0(n1684_4),
    .I1(n1684_17),
    .I2(n1684_6),
    .I3(n1684_7) 
);
defparam n1684_s0.INIT=16'h008F;
  LUT3 n1685_s0 (
    .F(n1685_3),
    .I0(n1685_4),
    .I1(n1685_5),
    .I2(n1685_6) 
);
defparam n1685_s0.INIT=8'h07;
  LUT2 ff_command_enable_s3 (
    .F(ff_command_enable_6),
    .I0(ff_start),
    .I1(ff_command_enable_7) 
);
defparam ff_command_enable_s3.INIT=4'hE;
  LUT2 ff_state_5_s3 (
    .F(ff_state_5_8),
    .I0(ff_start),
    .I1(ff_cache_vram_valid) 
);
defparam ff_state_5_s3.INIT=4'hB;
  LUT4 ff_cache_vram_valid_s4 (
    .F(ff_cache_vram_valid_8),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid),
    .I3(ff_start) 
);
defparam ff_cache_vram_valid_s4.INIT=16'h001F;
  LUT4 ff_source_7_s2 (
    .F(ff_source_7_6),
    .I0(ff_cache_vram_valid),
    .I1(n1615_8),
    .I2(ff_start),
    .I3(ff_reset_n2_1) 
);
defparam ff_source_7_s2.INIT=16'hF400;
  LUT4 ff_cache_vram_write_s4 (
    .F(ff_cache_vram_write_8),
    .I0(n1601_3),
    .I1(ff_cache_vram_write_13),
    .I2(ff_cache_vram_write_10),
    .I3(ff_cache_vram_address_16_10) 
);
defparam ff_cache_vram_write_s4.INIT=16'hEF00;
  LUT4 ff_xsel_1_s4 (
    .F(ff_xsel_1_8),
    .I0(ff_xsel_1_11),
    .I1(n1619_4),
    .I2(ff_reset_n2_1),
    .I3(ff_cache_vram_address_16_10) 
);
defparam ff_xsel_1_s4.INIT=16'hD000;
  LUT2 n1637_s9 (
    .F(n1637_13),
    .I0(n1637_14),
    .I1(n1637_15) 
);
defparam n1637_s9.INIT=4'hB;
  LUT4 n1641_s9 (
    .F(n1641_13),
    .I0(n1641_14),
    .I1(n1641_15),
    .I2(n1641_16),
    .I3(n1641_17) 
);
defparam n1641_s9.INIT=16'h01FF;
  LUT4 n1645_s9 (
    .F(n1645_13),
    .I0(n1645_14),
    .I1(n1645_34),
    .I2(n1645_16),
    .I3(n1645_17) 
);
defparam n1645_s9.INIT=16'hF4FF;
  LUT3 n1649_s9 (
    .F(n1649_13),
    .I0(n1649_14),
    .I1(n1649_15),
    .I2(n1649_16) 
);
defparam n1649_s9.INIT=8'hEF;
  LUT3 n1653_s9 (
    .F(n1653_13),
    .I0(n1653_14),
    .I1(n1653_15),
    .I2(n1653_16) 
);
defparam n1653_s9.INIT=8'h8F;
  LUT3 n1657_s9 (
    .F(n1657_13),
    .I0(n1657_14),
    .I1(n1657_24),
    .I2(n1657_16) 
);
defparam n1657_s9.INIT=8'h4F;
  LUT2 n1661_s9 (
    .F(n1661_13),
    .I0(n1661_14),
    .I1(n1661_15) 
);
defparam n1661_s9.INIT=4'hB;
  LUT2 n1665_s9 (
    .F(n1665_13),
    .I0(n1665_14),
    .I1(n1665_15) 
);
defparam n1665_s9.INIT=4'hB;
  LUT3 n1531_s6 (
    .F(n1531_11),
    .I0(n1531_12),
    .I1(n1531_16),
    .I2(n1531_14) 
);
defparam n1531_s6.INIT=8'hF2;
  LUT3 n1535_s6 (
    .F(n1535_11),
    .I0(n1535_12),
    .I1(n1531_16),
    .I2(n1535_13) 
);
defparam n1535_s6.INIT=8'hF2;
  LUT3 n1539_s6 (
    .F(n1539_11),
    .I0(n1539_12),
    .I1(n1531_16),
    .I2(n1539_13) 
);
defparam n1539_s6.INIT=8'hF2;
  LUT3 n1543_s6 (
    .F(n1543_11),
    .I0(n1543_12),
    .I1(n1531_16),
    .I2(n1543_13) 
);
defparam n1543_s6.INIT=8'hF2;
  LUT3 n1547_s6 (
    .F(n1547_11),
    .I0(n1547_12),
    .I1(n1531_16),
    .I2(n1547_13) 
);
defparam n1547_s6.INIT=8'hF2;
  LUT3 n1551_s6 (
    .F(n1551_11),
    .I0(n1551_12),
    .I1(n1531_16),
    .I2(n1551_13) 
);
defparam n1551_s6.INIT=8'hF2;
  LUT3 n1555_s6 (
    .F(n1555_11),
    .I0(n1555_12),
    .I1(n1531_16),
    .I2(n1555_13) 
);
defparam n1555_s6.INIT=8'hF2;
  LUT3 n1559_s6 (
    .F(n1559_11),
    .I0(n1559_12),
    .I1(n1531_16),
    .I2(n1559_13) 
);
defparam n1559_s6.INIT=8'hF2;
  LUT3 n1563_s6 (
    .F(n1563_11),
    .I0(n1563_12),
    .I1(n1531_16),
    .I2(n1563_13) 
);
defparam n1563_s6.INIT=8'hF2;
  LUT3 n1567_s6 (
    .F(n1567_11),
    .I0(n1531_16),
    .I1(n1567_12),
    .I2(n1567_13) 
);
defparam n1567_s6.INIT=8'hF4;
  LUT3 n1571_s6 (
    .F(n1571_11),
    .I0(n1571_12),
    .I1(n1531_16),
    .I2(n1571_13) 
);
defparam n1571_s6.INIT=8'hF2;
  LUT3 n1575_s6 (
    .F(n1575_11),
    .I0(n1531_16),
    .I1(n1575_12),
    .I2(n1575_13) 
);
defparam n1575_s6.INIT=8'hF4;
  LUT3 n1579_s6 (
    .F(n1579_11),
    .I0(n1531_16),
    .I1(n1579_12),
    .I2(n1579_13) 
);
defparam n1579_s6.INIT=8'hF4;
  LUT3 n1583_s6 (
    .F(n1583_11),
    .I0(n1531_16),
    .I1(n1583_12),
    .I2(n1583_13) 
);
defparam n1583_s6.INIT=8'hF4;
  LUT3 n1587_s6 (
    .F(n1587_11),
    .I0(n1531_16),
    .I1(n1587_12),
    .I2(n1587_13) 
);
defparam n1587_s6.INIT=8'hF4;
  LUT3 n1591_s6 (
    .F(n1591_11),
    .I0(n1531_16),
    .I1(n1591_12),
    .I2(n1591_13) 
);
defparam n1591_s6.INIT=8'hF4;
  LUT3 n1595_s6 (
    .F(n1595_11),
    .I0(n1595_12),
    .I1(n1531_16),
    .I2(n1595_13) 
);
defparam n1595_s6.INIT=8'hF2;
  LUT4 n1629_s6 (
    .F(n1629_11),
    .I0(ff_xsel_1_11),
    .I1(ff_dx[1]),
    .I2(ff_sx[1]),
    .I3(n1619_4) 
);
defparam n1629_s6.INIT=16'hF444;
  LUT4 n1633_s6 (
    .F(n1633_11),
    .I0(ff_xsel_1_11),
    .I1(ff_dx[0]),
    .I2(ff_sx[0]),
    .I3(n1619_4) 
);
defparam n1633_s6.INIT=16'hF444;
  LUT3 ff_dx_8_s3 (
    .F(ff_dx_8_8),
    .I0(ff_dx_8_9),
    .I1(ff_sx_8_9),
    .I2(ff_start) 
);
defparam ff_dx_8_s3.INIT=8'hF4;
  LUT2 n1354_s2 (
    .F(n1354_7),
    .I0(ff_cache_vram_valid),
    .I1(ff_cache_vram_address_16_9) 
);
defparam n1354_s2.INIT=4'h1;
  LUT4 n1681_s2 (
    .F(n1681_7),
    .I0(n1681_8),
    .I1(ff_cache_vram_address_16_9),
    .I2(n1681_9),
    .I3(ff_start) 
);
defparam n1681_s2.INIT=16'h00BF;
  LUT3 n1680_s2 (
    .F(n1680_7),
    .I0(n1680_8),
    .I1(n1681_8),
    .I2(ff_start) 
);
defparam n1680_s2.INIT=8'h0D;
  LUT4 n1306_s2 (
    .F(n1306_7),
    .I0(n1306_8),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_start),
    .I3(w_next_0_4) 
);
defparam n1306_s2.INIT=16'h0C0A;
  LUT4 n1305_s2 (
    .F(n1305_7),
    .I0(n1305_8),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_start),
    .I3(w_next_0_4) 
);
defparam n1305_s2.INIT=16'h0C0A;
  LUT4 n1304_s2 (
    .F(n1304_7),
    .I0(n1312_12),
    .I1(w_next_0_4),
    .I2(w_vram_interleave),
    .I3(n1304_10) 
);
defparam n1304_s2.INIT=16'h8F88;
  LUT4 n1303_s2 (
    .F(n1303_7),
    .I0(n1311_12),
    .I1(w_next_0_4),
    .I2(w_vram_interleave),
    .I3(n1303_10) 
);
defparam n1303_s2.INIT=16'h8F88;
  LUT4 n1110_s2 (
    .F(n1110_7),
    .I0(n1080_1),
    .I1(w_next_nyb[8]),
    .I2(ff_start),
    .I3(n1110_8) 
);
defparam n1110_s2.INIT=16'h0C0A;
  LUT4 n1109_s2 (
    .F(n1109_7),
    .I0(n1079_1),
    .I1(w_next_nyb[9]),
    .I2(ff_start),
    .I3(n1110_8) 
);
defparam n1109_s2.INIT=16'h0C0A;
  LUT4 ff_cache_flush_start_s6 (
    .F(ff_cache_flush_start_10),
    .I0(ff_cache_vram_write_13),
    .I1(ff_cache_flush_start_11),
    .I2(ff_cache_flush_start_12),
    .I3(ff_cache_vram_address_16_10) 
);
defparam ff_cache_flush_start_s6.INIT=16'hEF00;
  LUT4 ff_count_valid_s4 (
    .F(ff_count_valid_9),
    .I0(ff_cache_vram_valid),
    .I1(ff_count_valid_10),
    .I2(ff_count_valid_11),
    .I3(ff_start) 
);
defparam ff_count_valid_s4.INIT=16'hFF10;
  LUT2 n1669_s10 (
    .F(n1669_19),
    .I0(ff_start),
    .I1(n1601_5) 
);
defparam n1669_s10.INIT=4'h1;
  LUT2 w_next_0_s1 (
    .F(w_next_0_4),
    .I0(reg_screen_mode[4]),
    .I1(w_next_0_6) 
);
defparam w_next_0_s1.INIT=4'h8;
  LUT2 w_next_0_s2 (
    .F(w_next_0_5),
    .I0(ff_command[2]),
    .I1(ff_command[3]) 
);
defparam w_next_0_s2.INIT=4'h8;
  LUT4 n2291_s1 (
    .F(n2291_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n2291_s1.INIT=16'h1000;
  LUT3 n247_s2 (
    .F(n247_5),
    .I0(reg_dx[8]),
    .I1(reg_sx[8]),
    .I2(n925_10) 
);
defparam n247_s2.INIT=8'hAC;
  LUT3 n247_s3 (
    .F(n247_6),
    .I0(ff_start),
    .I1(n247_7),
    .I2(n247_8) 
);
defparam n247_s3.INIT=8'h10;
  LUT3 n248_s2 (
    .F(n248_5),
    .I0(reg_dx[7]),
    .I1(reg_sx[7]),
    .I2(n925_10) 
);
defparam n248_s2.INIT=8'hAC;
  LUT3 n249_s2 (
    .F(n249_5),
    .I0(reg_dx[6]),
    .I1(reg_sx[6]),
    .I2(n925_10) 
);
defparam n249_s2.INIT=8'hAC;
  LUT3 n250_s2 (
    .F(n250_5),
    .I0(reg_dx[5]),
    .I1(reg_sx[5]),
    .I2(n925_10) 
);
defparam n250_s2.INIT=8'hAC;
  LUT3 n251_s2 (
    .F(n251_5),
    .I0(reg_dx[4]),
    .I1(reg_sx[4]),
    .I2(n925_10) 
);
defparam n251_s2.INIT=8'hAC;
  LUT3 n252_s2 (
    .F(n252_5),
    .I0(reg_dx[3]),
    .I1(reg_sx[3]),
    .I2(n925_10) 
);
defparam n252_s2.INIT=8'hAC;
  LUT3 n253_s2 (
    .F(n253_5),
    .I0(reg_dx[2]),
    .I1(reg_sx[2]),
    .I2(n925_10) 
);
defparam n253_s2.INIT=8'hAC;
  LUT3 n254_s2 (
    .F(n254_5),
    .I0(reg_dx[1]),
    .I1(reg_sx[1]),
    .I2(n925_10) 
);
defparam n254_s2.INIT=8'hAC;
  LUT3 n255_s2 (
    .F(n255_5),
    .I0(reg_dx[0]),
    .I1(reg_sx[0]),
    .I2(n925_10) 
);
defparam n255_s2.INIT=8'hAC;
  LUT4 n575_s1 (
    .F(n575_4),
    .I0(n575_5),
    .I1(n287_10),
    .I2(n575_6),
    .I3(n287_8) 
);
defparam n575_s1.INIT=16'h5300;
  LUT4 n2486_s1 (
    .F(n2486_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[3]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n2486_s1.INIT=16'h4000;
  LUT4 n923_s2 (
    .F(n923_5),
    .I0(ff_nx[6]),
    .I1(ff_nx[7]),
    .I2(n923_8),
    .I3(ff_nx[8]) 
);
defparam n923_s2.INIT=16'h10EF;
  LUT2 n923_s3 (
    .F(n923_6),
    .I0(ff_start),
    .I1(n575_6) 
);
defparam n923_s3.INIT=4'h4;
  LUT3 n924_s1 (
    .F(n924_4),
    .I0(n924_7),
    .I1(n888_2),
    .I2(n575_6) 
);
defparam n924_s1.INIT=8'hAC;
  LUT4 n924_s2 (
    .F(n924_5),
    .I0(n575_6),
    .I1(n924_8),
    .I2(n925_10),
    .I3(reg_nx[7]) 
);
defparam n924_s2.INIT=16'h040B;
  LUT4 n925_s2 (
    .F(n925_5),
    .I0(reg_nx[5]),
    .I1(reg_nx[4]),
    .I2(n925_7),
    .I3(reg_nx[6]) 
);
defparam n925_s2.INIT=16'h10EF;
  LUT4 n925_s3 (
    .F(n925_6),
    .I0(n575_6),
    .I1(n247_6),
    .I2(n889_2),
    .I3(n925_12) 
);
defparam n925_s3.INIT=16'h00BF;
  LUT4 n926_s1 (
    .F(n926_4),
    .I0(reg_nx[4]),
    .I1(n925_7),
    .I2(n925_10),
    .I3(reg_nx[5]) 
);
defparam n926_s1.INIT=16'h040B;
  LUT4 n926_s2 (
    .F(n926_5),
    .I0(n575_6),
    .I1(n890_2),
    .I2(n247_6),
    .I3(n926_6) 
);
defparam n926_s2.INIT=16'h00EF;
  LUT4 n927_s2 (
    .F(n927_5),
    .I0(n575_6),
    .I1(n247_6),
    .I2(n891_2),
    .I3(n927_10) 
);
defparam n927_s2.INIT=16'h00BF;
  LUT4 n928_s1 (
    .F(n928_4),
    .I0(n575_6),
    .I1(n892_2),
    .I2(n928_6),
    .I3(n247_6) 
);
defparam n928_s1.INIT=16'hBB0F;
  LUT3 n928_s2 (
    .F(n928_5),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_nx[2]) 
);
defparam n928_s2.INIT=8'h01;
  LUT4 n929_s1 (
    .F(n929_4),
    .I0(reg_nx[1]),
    .I1(reg_nx[0]),
    .I2(n575_6),
    .I3(reg_nx[2]) 
);
defparam n929_s1.INIT=16'h01FE;
  LUT4 n929_s2 (
    .F(n929_5),
    .I0(n575_6),
    .I1(n247_6),
    .I2(n893_2),
    .I3(n929_6) 
);
defparam n929_s2.INIT=16'h00BF;
  LUT2 n930_s1 (
    .F(n930_4),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5) 
);
defparam n930_s1.INIT=4'h8;
  LUT4 n930_s2 (
    .F(n930_5),
    .I0(n247_6),
    .I1(n930_7),
    .I2(n930_8),
    .I3(n575_6) 
);
defparam n930_s2.INIT=16'h0FEE;
  LUT4 n930_s3 (
    .F(n930_6),
    .I0(n575_6),
    .I1(n894_2),
    .I2(n247_6),
    .I3(n930_11) 
);
defparam n930_s3.INIT=16'h00EF;
  LUT3 n931_s1 (
    .F(n931_4),
    .I0(n931_6),
    .I1(ff_nx[0]),
    .I2(n575_6) 
);
defparam n931_s1.INIT=8'hCA;
  LUT4 n964_s2 (
    .F(n964_5),
    .I0(n964_6),
    .I1(n1053_4),
    .I2(n247_6),
    .I3(n964_7) 
);
defparam n964_s2.INIT=16'h0700;
  LUT3 n1053_s1 (
    .F(n1053_4),
    .I0(ff_ny[7]),
    .I1(ff_ny[8]),
    .I2(n1055_4) 
);
defparam n1053_s1.INIT=8'h10;
  LUT2 n1054_s1 (
    .F(n1054_4),
    .I0(ff_ny[7]),
    .I1(n1055_4) 
);
defparam n1054_s1.INIT=4'h4;
  LUT4 n1055_s1 (
    .F(n1055_4),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]),
    .I2(ff_ny[6]),
    .I3(n1058_4) 
);
defparam n1055_s1.INIT=16'h0100;
  LUT2 n1057_s1 (
    .F(n1057_4),
    .I0(ff_ny[4]),
    .I1(n1058_4) 
);
defparam n1057_s1.INIT=4'h4;
  LUT4 n1058_s1 (
    .F(n1058_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]),
    .I2(ff_ny[2]),
    .I3(ff_ny[3]) 
);
defparam n1058_s1.INIT=16'h0001;
  LUT2 n1060_s1 (
    .F(n1060_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]) 
);
defparam n1060_s1.INIT=4'h1;
  LUT3 n1111_s1 (
    .F(n1111_4),
    .I0(n1081_1),
    .I1(w_next_nyb[7]),
    .I2(n1110_8) 
);
defparam n1111_s1.INIT=8'hCA;
  LUT3 n1112_s1 (
    .F(n1112_4),
    .I0(n1082_1),
    .I1(w_next_nyb[6]),
    .I2(n1110_8) 
);
defparam n1112_s1.INIT=8'hCA;
  LUT3 n1113_s1 (
    .F(n1113_4),
    .I0(n1083_1),
    .I1(w_next_nyb[5]),
    .I2(n1110_8) 
);
defparam n1113_s1.INIT=8'hCA;
  LUT3 n1114_s1 (
    .F(n1114_4),
    .I0(n1084_1),
    .I1(w_next_nyb[4]),
    .I2(n1110_8) 
);
defparam n1114_s1.INIT=8'hCA;
  LUT3 n1115_s1 (
    .F(n1115_4),
    .I0(n1085_1),
    .I1(w_next_nyb[3]),
    .I2(n1110_8) 
);
defparam n1115_s1.INIT=8'hCA;
  LUT3 n1116_s1 (
    .F(n1116_4),
    .I0(n1086_1),
    .I1(w_next_nyb[2]),
    .I2(n1110_8) 
);
defparam n1116_s1.INIT=8'hCA;
  LUT3 n1117_s1 (
    .F(n1117_4),
    .I0(n1087_1),
    .I1(w_next_nyb[1]),
    .I2(n1110_8) 
);
defparam n1117_s1.INIT=8'hCA;
  LUT3 n1118_s1 (
    .F(n1118_4),
    .I0(n1088_1),
    .I1(w_next_nyb[0]),
    .I2(n1110_8) 
);
defparam n1118_s1.INIT=8'h35;
  LUT3 n1416_s2 (
    .F(n1416_5),
    .I0(ff_state[5]),
    .I1(ff_state[4]),
    .I2(ff_state[3]) 
);
defparam n1416_s2.INIT=8'h01;
  LUT3 n1416_s3 (
    .F(n1416_6),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n1416_s3.INIT=8'h10;
  LUT4 n1601_s2 (
    .F(n1601_5),
    .I0(n1601_13),
    .I1(n1601_7),
    .I2(n1601_11),
    .I3(n1601_9) 
);
defparam n1601_s2.INIT=16'h0100;
  LUT4 n1607_s1 (
    .F(n1607_4),
    .I0(n1611_4),
    .I1(n1615_4),
    .I2(n1611_5),
    .I3(n1619_4) 
);
defparam n1607_s1.INIT=16'h001F;
  LUT3 n1611_s1 (
    .F(n1611_4),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]) 
);
defparam n1611_s1.INIT=8'h10;
  LUT3 n1611_s2 (
    .F(n1611_5),
    .I0(ff_state[5]),
    .I1(ff_state[4]),
    .I2(ff_state[3]) 
);
defparam n1611_s2.INIT=8'h10;
  LUT3 n1611_s3 (
    .F(n1611_6),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(n1611_7) 
);
defparam n1611_s3.INIT=8'h60;
  LUT3 n1615_s1 (
    .F(n1615_4),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]) 
);
defparam n1615_s1.INIT=8'h40;
  LUT3 n1619_s1 (
    .F(n1619_4),
    .I0(n1619_6),
    .I1(n1416_6),
    .I2(n1416_5) 
);
defparam n1619_s1.INIT=8'hE0;
  LUT4 n1619_s2 (
    .F(n1619_5),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n1416_5) 
);
defparam n1619_s2.INIT=16'h6000;
  LUT3 n1623_s1 (
    .F(n1623_4),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam n1623_s1.INIT=8'h40;
  LUT3 n1623_s2 (
    .F(n1623_5),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[0]) 
);
defparam n1623_s2.INIT=8'h40;
  LUT4 n1682_s1 (
    .F(n1682_4),
    .I0(n1601_7),
    .I1(n1607_7),
    .I2(n1682_22),
    .I3(n1684_17) 
);
defparam n1682_s1.INIT=16'h0001;
  LUT3 n1682_s2 (
    .F(n1682_5),
    .I0(n1684_4),
    .I1(n1682_9),
    .I2(n1682_20) 
);
defparam n1682_s2.INIT=8'h07;
  LUT4 n1682_s3 (
    .F(n1682_6),
    .I0(ff_start),
    .I1(n1682_11),
    .I2(n1682_16),
    .I3(n1682_18) 
);
defparam n1682_s3.INIT=16'h4000;
  LUT4 n1682_s4 (
    .F(n1682_7),
    .I0(ff_command[1]),
    .I1(ff_command[0]),
    .I2(w_next_0_5),
    .I3(ff_start) 
);
defparam n1682_s4.INIT=16'h8F00;
  LUT3 n1683_s1 (
    .F(n1683_4),
    .I0(n1682_18),
    .I1(n1684_4),
    .I2(n1682_16) 
);
defparam n1683_s1.INIT=8'hA3;
  LUT3 n1683_s2 (
    .F(n1683_5),
    .I0(n1683_7),
    .I1(n1683_8),
    .I2(n1683_9) 
);
defparam n1683_s2.INIT=8'h80;
  LUT4 n1683_s3 (
    .F(n1683_6),
    .I0(ff_command[0]),
    .I1(ff_command[3]),
    .I2(ff_command[2]),
    .I3(ff_command[1]) 
);
defparam n1683_s3.INIT=16'h8FF3;
  LUT3 n1684_s1 (
    .F(n1684_4),
    .I0(ff_ny[9]),
    .I1(n247_7),
    .I2(n1053_4) 
);
defparam n1684_s1.INIT=8'h40;
  LUT3 n1684_s3 (
    .F(n1684_6),
    .I0(n1684_9),
    .I1(n1684_15),
    .I2(n1684_11) 
);
defparam n1684_s3.INIT=8'h80;
  LUT4 n1684_s4 (
    .F(n1684_7),
    .I0(ff_command[2]),
    .I1(ff_command[3]),
    .I2(ff_command[1]),
    .I3(ff_start) 
);
defparam n1684_s4.INIT=16'hF100;
  LUT4 n1685_s1 (
    .F(n1685_4),
    .I0(n1682_22),
    .I1(n1685_7),
    .I2(n1683_8),
    .I3(n1685_8) 
);
defparam n1685_s1.INIT=16'h1000;
  LUT4 n1685_s2 (
    .F(n1685_5),
    .I0(n1684_4),
    .I1(n1685_14),
    .I2(n247_7),
    .I3(n1685_10) 
);
defparam n1685_s2.INIT=16'hE0EE;
  LUT3 n1685_s3 (
    .F(n1685_6),
    .I0(ff_command[0]),
    .I1(n1685_11),
    .I2(ff_start) 
);
defparam n1685_s3.INIT=8'h10;
  LUT3 ff_sx_8_s4 (
    .F(ff_sx_8_9),
    .I0(ff_cache_vram_valid),
    .I1(w_status_command_enable),
    .I2(ff_count_valid) 
);
defparam ff_sx_8_s4.INIT=8'h40;
  LUT4 ff_command_enable_s4 (
    .F(ff_command_enable_7),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state[0]) 
);
defparam ff_command_enable_s4.INIT=16'h0100;
  LUT4 ff_cache_vram_address_16_s5 (
    .F(ff_cache_vram_address_16_9),
    .I0(n1601_15),
    .I1(n1601_5),
    .I2(n1607_4),
    .I3(ff_xsel_1_11) 
);
defparam ff_cache_vram_address_16_s5.INIT=16'h4000;
  LUT2 ff_cache_vram_address_16_s6 (
    .F(ff_cache_vram_address_16_10),
    .I0(ff_cache_vram_valid),
    .I1(ff_start) 
);
defparam ff_cache_vram_address_16_s6.INIT=4'h1;
  LUT2 ff_cache_vram_write_s6 (
    .F(ff_cache_vram_write_10),
    .I0(n1607_4),
    .I1(ff_xsel_1_11) 
);
defparam ff_cache_vram_write_s6.INIT=4'h8;
  LUT4 n1637_s10 (
    .F(n1637_14),
    .I0(n1637_23),
    .I1(n1637_17),
    .I2(n1637_18),
    .I3(n1641_16) 
);
defparam n1637_s10.INIT=16'h000D;
  LUT4 n1637_s11 (
    .F(n1637_15),
    .I0(ff_read_byte[7]),
    .I1(n1601_7),
    .I2(ff_color[7]),
    .I3(n1601_13) 
);
defparam n1637_s11.INIT=16'h0777;
  LUT4 n1641_s10 (
    .F(n1641_14),
    .I0(n1641_31),
    .I1(n1641_19),
    .I2(ff_source[6]),
    .I3(n1641_20) 
);
defparam n1641_s10.INIT=16'hC500;
  LUT4 n1641_s11 (
    .F(n1641_15),
    .I0(n1641_21),
    .I1(ff_read_byte[6]),
    .I2(w_next_0_4),
    .I3(n1641_22) 
);
defparam n1641_s11.INIT=16'h0A03;
  LUT3 n1641_s12 (
    .F(n1641_16),
    .I0(n1601_15),
    .I1(n1601_11),
    .I2(n1601_9) 
);
defparam n1641_s12.INIT=8'h10;
  LUT4 n1641_s13 (
    .F(n1641_17),
    .I0(ff_read_byte[6]),
    .I1(n1601_7),
    .I2(ff_color[6]),
    .I3(n1601_13) 
);
defparam n1641_s13.INIT=16'h0777;
  LUT4 n1645_s10 (
    .F(n1645_14),
    .I0(n1645_18),
    .I1(n1645_19),
    .I2(w_status_color[5]),
    .I3(n1645_20) 
);
defparam n1645_s10.INIT=16'h1F00;
  LUT4 n1645_s12 (
    .F(n1645_16),
    .I0(n1645_21),
    .I1(ff_read_byte[5]),
    .I2(n1645_22),
    .I3(n1645_32) 
);
defparam n1645_s12.INIT=16'hC500;
  LUT4 n1645_s13 (
    .F(n1645_17),
    .I0(ff_read_byte[5]),
    .I1(n1601_7),
    .I2(ff_color[5]),
    .I3(n1601_13) 
);
defparam n1645_s13.INIT=16'h0777;
  LUT4 n1649_s10 (
    .F(n1649_14),
    .I0(n1649_17),
    .I1(w_status_color[4]),
    .I2(n1645_18),
    .I3(n1645_34) 
);
defparam n1649_s10.INIT=16'hC500;
  LUT4 n1649_s11 (
    .F(n1649_15),
    .I0(n1649_18),
    .I1(ff_read_byte[4]),
    .I2(n1645_22),
    .I3(n1645_32) 
);
defparam n1649_s11.INIT=16'hC500;
  LUT4 n1649_s12 (
    .F(n1649_16),
    .I0(ff_read_byte[4]),
    .I1(n1601_7),
    .I2(ff_color[4]),
    .I3(n1601_13) 
);
defparam n1649_s12.INIT=16'h0777;
  LUT3 n1653_s10 (
    .F(n1653_14),
    .I0(n1653_17),
    .I1(ff_read_byte[3]),
    .I2(n1645_32) 
);
defparam n1653_s10.INIT=8'hD0;
  LUT4 n1653_s11 (
    .F(n1653_15),
    .I0(w_vram_interleave),
    .I1(n1653_18),
    .I2(ff_dx[0]),
    .I3(n1653_19) 
);
defparam n1653_s11.INIT=16'h00BF;
  LUT3 n1653_s12 (
    .F(n1653_16),
    .I0(n1645_34),
    .I1(n1653_18),
    .I2(n1653_20) 
);
defparam n1653_s12.INIT=8'hD0;
  LUT4 n1657_s10 (
    .F(n1657_14),
    .I0(n1641_21),
    .I1(ff_read_byte[2]),
    .I2(w_next_0_4),
    .I3(n1653_17) 
);
defparam n1657_s10.INIT=16'h030A;
  LUT4 n1657_s12 (
    .F(n1657_16),
    .I0(ff_read_byte[2]),
    .I1(n1601_7),
    .I2(ff_color[2]),
    .I3(n1601_13) 
);
defparam n1657_s12.INIT=16'h0777;
  LUT4 n1661_s10 (
    .F(n1661_14),
    .I0(n1645_21),
    .I1(ff_read_byte[1]),
    .I2(n1641_16),
    .I3(n1661_16) 
);
defparam n1661_s10.INIT=16'h0C05;
  LUT4 n1661_s11 (
    .F(n1661_15),
    .I0(ff_read_byte[1]),
    .I1(n1601_7),
    .I2(ff_color[1]),
    .I3(n1601_13) 
);
defparam n1661_s11.INIT=16'h0777;
  LUT4 n1665_s10 (
    .F(n1665_14),
    .I0(n1649_18),
    .I1(ff_read_byte[0]),
    .I2(n1641_16),
    .I3(n1661_16) 
);
defparam n1665_s10.INIT=16'h0C05;
  LUT4 n1665_s11 (
    .F(n1665_15),
    .I0(ff_read_byte[0]),
    .I1(n1601_7),
    .I2(ff_color[0]),
    .I3(n1601_13) 
);
defparam n1665_s11.INIT=16'h0777;
  LUT3 n1531_s7 (
    .F(n1531_12),
    .I0(ff_dy[9]),
    .I1(ff_dy[8]),
    .I2(ff_next_vram4_3_7) 
);
defparam n1531_s7.INIT=8'hAC;
  LUT4 n1531_s9 (
    .F(n1531_14),
    .I0(ff_sy[9]),
    .I1(ff_sy[8]),
    .I2(n1607_4),
    .I3(ff_next_vram4_3_7) 
);
defparam n1531_s9.INIT=16'h0A0C;
  LUT3 n1535_s7 (
    .F(n1535_12),
    .I0(ff_dy[7]),
    .I1(ff_dy[8]),
    .I2(ff_next_vram4_3_7) 
);
defparam n1535_s7.INIT=8'hCA;
  LUT4 n1535_s8 (
    .F(n1535_13),
    .I0(ff_sy[7]),
    .I1(ff_sy[8]),
    .I2(n1607_4),
    .I3(ff_next_vram4_3_7) 
);
defparam n1535_s8.INIT=16'h0C0A;
  LUT3 n1539_s7 (
    .F(n1539_12),
    .I0(ff_dy[6]),
    .I1(ff_dy[7]),
    .I2(ff_next_vram4_3_7) 
);
defparam n1539_s7.INIT=8'hCA;
  LUT4 n1539_s8 (
    .F(n1539_13),
    .I0(ff_sy[6]),
    .I1(ff_sy[7]),
    .I2(n1607_4),
    .I3(ff_next_vram4_3_7) 
);
defparam n1539_s8.INIT=16'h0C0A;
  LUT3 n1543_s7 (
    .F(n1543_12),
    .I0(ff_dy[5]),
    .I1(ff_dy[6]),
    .I2(ff_next_vram4_3_7) 
);
defparam n1543_s7.INIT=8'hCA;
  LUT4 n1543_s8 (
    .F(n1543_13),
    .I0(ff_sy[5]),
    .I1(ff_sy[6]),
    .I2(n1607_4),
    .I3(ff_next_vram4_3_7) 
);
defparam n1543_s8.INIT=16'h0C0A;
  LUT3 n1547_s7 (
    .F(n1547_12),
    .I0(ff_dy[4]),
    .I1(ff_dy[5]),
    .I2(ff_next_vram4_3_7) 
);
defparam n1547_s7.INIT=8'hCA;
  LUT4 n1547_s8 (
    .F(n1547_13),
    .I0(ff_sy[4]),
    .I1(ff_sy[5]),
    .I2(n1607_4),
    .I3(ff_next_vram4_3_7) 
);
defparam n1547_s8.INIT=16'h0C0A;
  LUT3 n1551_s7 (
    .F(n1551_12),
    .I0(ff_dy[3]),
    .I1(ff_dy[4]),
    .I2(ff_next_vram4_3_7) 
);
defparam n1551_s7.INIT=8'hCA;
  LUT4 n1551_s8 (
    .F(n1551_13),
    .I0(ff_sy[3]),
    .I1(ff_sy[4]),
    .I2(n1607_4),
    .I3(ff_next_vram4_3_7) 
);
defparam n1551_s8.INIT=16'h0C0A;
  LUT3 n1555_s7 (
    .F(n1555_12),
    .I0(ff_dy[2]),
    .I1(ff_dy[3]),
    .I2(ff_next_vram4_3_7) 
);
defparam n1555_s7.INIT=8'hCA;
  LUT4 n1555_s8 (
    .F(n1555_13),
    .I0(ff_sy[2]),
    .I1(ff_sy[3]),
    .I2(n1607_4),
    .I3(ff_next_vram4_3_7) 
);
defparam n1555_s8.INIT=16'h0C0A;
  LUT3 n1559_s7 (
    .F(n1559_12),
    .I0(ff_dy[1]),
    .I1(ff_dy[2]),
    .I2(ff_next_vram4_3_7) 
);
defparam n1559_s7.INIT=8'hCA;
  LUT4 n1559_s8 (
    .F(n1559_13),
    .I0(ff_sy[1]),
    .I1(ff_sy[2]),
    .I2(n1607_4),
    .I3(ff_next_vram4_3_7) 
);
defparam n1559_s8.INIT=16'h0C0A;
  LUT3 n1563_s7 (
    .F(n1563_12),
    .I0(ff_dy[0]),
    .I1(ff_dy[1]),
    .I2(ff_next_vram4_3_7) 
);
defparam n1563_s7.INIT=8'hCA;
  LUT4 n1563_s8 (
    .F(n1563_13),
    .I0(ff_sy[0]),
    .I1(ff_sy[1]),
    .I2(n1607_4),
    .I3(ff_next_vram4_3_7) 
);
defparam n1563_s8.INIT=16'h0C0A;
  LUT3 n1567_s7 (
    .F(n1567_12),
    .I0(n1567_19),
    .I1(ff_dy[0]),
    .I2(ff_next_vram4_3_7) 
);
defparam n1567_s7.INIT=8'hCA;
  LUT4 n1567_s8 (
    .F(n1567_13),
    .I0(n1567_17),
    .I1(ff_sy[0]),
    .I2(n1607_4),
    .I3(ff_next_vram4_3_7) 
);
defparam n1567_s8.INIT=16'h0C0A;
  LUT3 n1571_s7 (
    .F(n1571_12),
    .I0(n1571_14),
    .I1(ff_dx[7]),
    .I2(n1571_15) 
);
defparam n1571_s7.INIT=8'hCA;
  LUT4 n1571_s8 (
    .F(n1571_13),
    .I0(n1571_16),
    .I1(ff_sx[7]),
    .I2(n1607_4),
    .I3(n1571_15) 
);
defparam n1571_s8.INIT=16'h0C0A;
  LUT3 n1575_s7 (
    .F(n1575_12),
    .I0(n1575_19),
    .I1(ff_dx[5]),
    .I2(n1575_15) 
);
defparam n1575_s7.INIT=8'hD0;
  LUT4 n1575_s8 (
    .F(n1575_13),
    .I0(n1575_19),
    .I1(ff_sx[5]),
    .I2(n1575_16),
    .I3(n1607_4) 
);
defparam n1575_s8.INIT=16'h008F;
  LUT3 n1579_s7 (
    .F(n1579_12),
    .I0(n1575_19),
    .I1(ff_dx[4]),
    .I2(n1579_14) 
);
defparam n1579_s7.INIT=8'hD0;
  LUT4 n1579_s8 (
    .F(n1579_13),
    .I0(n1575_19),
    .I1(ff_sx[4]),
    .I2(n1579_15),
    .I3(n1607_4) 
);
defparam n1579_s8.INIT=16'h008F;
  LUT3 n1583_s7 (
    .F(n1583_12),
    .I0(n1575_19),
    .I1(ff_dx[3]),
    .I2(n1583_14) 
);
defparam n1583_s7.INIT=8'hD0;
  LUT4 n1583_s8 (
    .F(n1583_13),
    .I0(n1575_19),
    .I1(ff_sx[3]),
    .I2(n1583_15),
    .I3(n1607_4) 
);
defparam n1583_s8.INIT=16'h008F;
  LUT3 n1587_s7 (
    .F(n1587_12),
    .I0(n1575_19),
    .I1(ff_dx[2]),
    .I2(n1587_14) 
);
defparam n1587_s7.INIT=8'hD0;
  LUT4 n1587_s8 (
    .F(n1587_13),
    .I0(n1575_19),
    .I1(ff_sx[2]),
    .I2(n1587_15),
    .I3(n1607_4) 
);
defparam n1587_s8.INIT=16'h008F;
  LUT3 n1591_s7 (
    .F(n1591_12),
    .I0(n1575_19),
    .I1(ff_dx[1]),
    .I2(n1591_14) 
);
defparam n1591_s7.INIT=8'hD0;
  LUT4 n1591_s8 (
    .F(n1591_13),
    .I0(n1575_19),
    .I1(ff_sx[1]),
    .I2(n1591_15),
    .I3(n1607_4) 
);
defparam n1591_s8.INIT=16'h008F;
  LUT3 n1595_s7 (
    .F(n1595_12),
    .I0(n1595_14),
    .I1(ff_dx[1]),
    .I2(n1571_15) 
);
defparam n1595_s7.INIT=8'hCA;
  LUT4 n1595_s8 (
    .F(n1595_13),
    .I0(n1595_15),
    .I1(ff_sx[1]),
    .I2(n1607_4),
    .I3(n1571_15) 
);
defparam n1595_s8.INIT=16'h0C0A;
  LUT3 ff_dx_8_s4 (
    .F(ff_dx_8_9),
    .I0(ff_maj),
    .I1(n575_6),
    .I2(n1110_8) 
);
defparam ff_dx_8_s4.INIT=8'h80;
  LUT3 n1681_s3 (
    .F(n1681_8),
    .I0(n1684_15),
    .I1(n1684_17),
    .I2(n1684_4) 
);
defparam n1681_s3.INIT=8'hD0;
  LUT4 n1681_s4 (
    .F(n1681_9),
    .I0(ff_next_state[4]),
    .I1(w_cache_vram_rdata_en),
    .I2(n1681_12),
    .I3(n1684_9) 
);
defparam n1681_s4.INIT=16'h4F00;
  LUT3 n1680_s3 (
    .F(n1680_8),
    .I0(n1682_20),
    .I1(ff_count_valid_11),
    .I2(n1680_9) 
);
defparam n1680_s3.INIT=8'h40;
  LUT3 n1306_s3 (
    .F(n1306_8),
    .I0(n1306_9),
    .I1(n1290_9),
    .I2(w_vram_interleave) 
);
defparam n1306_s3.INIT=8'hCA;
  LUT3 n1305_s3 (
    .F(n1305_8),
    .I0(n1305_9),
    .I1(n1289_9),
    .I2(w_vram_interleave) 
);
defparam n1305_s3.INIT=8'hCA;
  LUT4 n1110_s3 (
    .F(n1110_8),
    .I0(n1110_9),
    .I1(n1110_10),
    .I2(n1110_11),
    .I3(n1169_9) 
);
defparam n1110_s3.INIT=16'h7F00;
  LUT2 ff_cache_flush_start_s7 (
    .F(ff_cache_flush_start_11),
    .I0(w_cache_vram_rdata_en),
    .I1(n1681_12) 
);
defparam ff_cache_flush_start_s7.INIT=4'h8;
  LUT3 ff_cache_flush_start_s8 (
    .F(ff_cache_flush_start_12),
    .I0(ff_cache_flush_start_13),
    .I1(n1416_5),
    .I2(n1682_22) 
);
defparam ff_cache_flush_start_s8.INIT=8'h07;
  LUT4 ff_count_valid_s5 (
    .F(ff_count_valid_10),
    .I0(ff_count_valid_12),
    .I1(ff_count_valid_15),
    .I2(n1601_5),
    .I3(n1683_7) 
);
defparam ff_count_valid_s5.INIT=16'h1000;
  LUT3 ff_count_valid_s6 (
    .F(ff_count_valid_11),
    .I0(n1682_22),
    .I1(n1682_18),
    .I2(n1685_7) 
);
defparam ff_count_valid_s6.INIT=8'h04;
  LUT4 n1510_s15 (
    .F(n1510_22),
    .I0(ff_next_state[0]),
    .I1(ff_next_state[1]),
    .I2(n1681_12),
    .I3(n1510_23) 
);
defparam n1510_s15.INIT=16'h8000;
  LUT4 w_next_0_s3 (
    .F(w_next_0_6),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]),
    .I3(reg_screen_mode[3]) 
);
defparam w_next_0_s3.INIT=16'h1000;
  LUT3 n247_s4 (
    .F(n247_7),
    .I0(ff_nx[8]),
    .I1(n247_9),
    .I2(n247_10) 
);
defparam n247_s4.INIT=8'h40;
  LUT4 n247_s5 (
    .F(n247_8),
    .I0(n247_11),
    .I1(w_4colors_mode_5),
    .I2(w_next_sx[9]),
    .I3(w_next_dx[9]) 
);
defparam n247_s5.INIT=16'h000E;
  LUT2 n575_s2 (
    .F(n575_5),
    .I0(ff_maj),
    .I1(n1110_8) 
);
defparam n575_s2.INIT=4'h4;
  LUT4 n575_s3 (
    .F(n575_6),
    .I0(ff_command[3]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_command[0]) 
);
defparam n575_s3.INIT=16'h4000;
  LUT3 n923_s5 (
    .F(n923_8),
    .I0(ff_nx[4]),
    .I1(ff_nx[5]),
    .I2(n247_9) 
);
defparam n923_s5.INIT=8'h10;
  LUT3 n924_s4 (
    .F(n924_7),
    .I0(ff_nx[6]),
    .I1(n923_8),
    .I2(ff_nx[7]) 
);
defparam n924_s4.INIT=8'hB4;
  LUT4 n924_s5 (
    .F(n924_8),
    .I0(reg_nx[6]),
    .I1(reg_nx[5]),
    .I2(reg_nx[4]),
    .I3(n924_9) 
);
defparam n924_s5.INIT=16'h0100;
  LUT2 n925_s4 (
    .F(n925_7),
    .I0(n575_6),
    .I1(n924_9) 
);
defparam n925_s4.INIT=4'h4;
  LUT4 n926_s3 (
    .F(n926_6),
    .I0(ff_nx[4]),
    .I1(n247_9),
    .I2(ff_nx[5]),
    .I3(n923_6) 
);
defparam n926_s3.INIT=16'h4B00;
  LUT4 n928_s3 (
    .F(n928_6),
    .I0(n925_10),
    .I1(reg_nx[3]),
    .I2(n928_7),
    .I3(n923_6) 
);
defparam n928_s3.INIT=16'h00BE;
  LUT4 n929_s3 (
    .F(n929_6),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_nx[2]),
    .I3(n923_6) 
);
defparam n929_s3.INIT=16'hE100;
  LUT4 n930_s4 (
    .F(n930_7),
    .I0(w_next_0_5),
    .I1(n930_4),
    .I2(reg_nx[1]),
    .I3(reg_nx[0]) 
);
defparam n930_s4.INIT=16'h7007;
  LUT2 n930_s5 (
    .F(n930_8),
    .I0(reg_nx[1]),
    .I1(ff_start) 
);
defparam n930_s5.INIT=4'h4;
  LUT4 n931_s3 (
    .F(n931_6),
    .I0(n931_8),
    .I1(w_next[0]),
    .I2(n895_2),
    .I3(n287_10) 
);
defparam n931_s3.INIT=16'h0FBB;
  LUT3 n931_s4 (
    .F(n931_7),
    .I0(w_next[0]),
    .I1(reg_nx[0]),
    .I2(n575_6) 
);
defparam n931_s4.INIT=8'h3D;
  LUT2 n964_s3 (
    .F(n964_6),
    .I0(ff_start),
    .I1(ff_ny[9]) 
);
defparam n964_s3.INIT=4'h1;
  LUT3 n964_s4 (
    .F(n964_7),
    .I0(w_register_write),
    .I1(n575_6),
    .I2(ff_sx_8_11) 
);
defparam n964_s4.INIT=8'h10;
  LUT4 n1601_s4 (
    .F(n1601_7),
    .I0(n1619_6),
    .I1(ff_cache_flush_start_13),
    .I2(ff_state[3]),
    .I3(n1684_8) 
);
defparam n1601_s4.INIT=16'hCA00;
  LUT4 n1601_s6 (
    .F(n1601_9),
    .I0(ff_cache_flush_start_13),
    .I1(n1615_6),
    .I2(n1611_5),
    .I3(n1619_6) 
);
defparam n1601_s6.INIT=16'h0777;
  LUT3 n1611_s4 (
    .F(n1611_7),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n1416_5) 
);
defparam n1611_s4.INIT=8'hE0;
  LUT3 n1615_s3 (
    .F(n1615_6),
    .I0(ff_state[5]),
    .I1(ff_state[3]),
    .I2(ff_state[4]) 
);
defparam n1615_s3.INIT=8'h10;
  LUT3 n1619_s3 (
    .F(n1619_6),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]) 
);
defparam n1619_s3.INIT=8'h80;
  LUT3 n1682_s6 (
    .F(n1682_9),
    .I0(n1623_5),
    .I1(n1416_6),
    .I2(n1615_6) 
);
defparam n1682_s6.INIT=8'hE0;
  LUT4 n1682_s8 (
    .F(n1682_11),
    .I0(ff_next_state[3]),
    .I1(w_cache_vram_rdata_en),
    .I2(n1681_12),
    .I3(n1682_14) 
);
defparam n1682_s8.INIT=16'h004F;
  LUT4 n1683_s4 (
    .F(n1683_7),
    .I0(n1682_22),
    .I1(n1684_17),
    .I2(n1682_9),
    .I3(n1685_7) 
);
defparam n1683_s4.INIT=16'h0001;
  LUT3 n1683_s5 (
    .F(n1683_8),
    .I0(ff_start),
    .I1(n1601_11),
    .I2(n1682_14) 
);
defparam n1683_s5.INIT=8'h01;
  LUT4 n1683_s6 (
    .F(n1683_9),
    .I0(n1683_10),
    .I1(n1681_12),
    .I2(n1685_10),
    .I3(n1601_13) 
);
defparam n1683_s6.INIT=16'h000B;
  LUT2 n1684_s5 (
    .F(n1684_8),
    .I0(ff_state[5]),
    .I1(ff_state[4]) 
);
defparam n1684_s5.INIT=4'h4;
  LUT3 n1684_s6 (
    .F(n1684_9),
    .I0(n1682_14),
    .I1(n1682_20),
    .I2(ff_cache_flush_start_12) 
);
defparam n1684_s6.INIT=8'h10;
  LUT4 n1684_s8 (
    .F(n1684_11),
    .I0(n1684_8),
    .I1(ff_cache_flush_start_13),
    .I2(ff_start),
    .I3(n1684_12) 
);
defparam n1684_s8.INIT=16'h0700;
  LUT4 n1685_s4 (
    .F(n1685_7),
    .I0(n1611_4),
    .I1(n1615_6),
    .I2(n1611_5),
    .I3(n1615_4) 
);
defparam n1685_s4.INIT=16'hFCA0;
  LUT4 n1685_s5 (
    .F(n1685_8),
    .I0(ff_next_state[0]),
    .I1(w_cache_vram_rdata_en),
    .I2(n1681_12),
    .I3(n1611_7) 
);
defparam n1685_s5.INIT=16'h004F;
  LUT3 n1685_s7 (
    .F(n1685_10),
    .I0(ff_state[3]),
    .I1(ff_state[0]),
    .I2(n1685_12) 
);
defparam n1685_s7.INIT=8'h10;
  LUT3 n1685_s8 (
    .F(n1685_11),
    .I0(ff_command[3]),
    .I1(ff_command[1]),
    .I2(ff_command[2]) 
);
defparam n1685_s8.INIT=8'h0D;
  LUT3 ff_cache_vram_write_s7 (
    .F(ff_cache_vram_write_11),
    .I0(ff_state[5]),
    .I1(ff_state[4]),
    .I2(ff_state[3]) 
);
defparam ff_cache_vram_write_s7.INIT=8'h80;
  LUT4 n1637_s13 (
    .F(n1637_17),
    .I0(n1653_18),
    .I1(n1645_21),
    .I2(w_vram_interleave),
    .I3(n1641_22) 
);
defparam n1637_s13.INIT=16'h3500;
  LUT4 n1637_s14 (
    .F(n1637_18),
    .I0(n1641_31),
    .I1(n1637_19),
    .I2(ff_source[7]),
    .I3(n1637_20) 
);
defparam n1637_s14.INIT=16'h3500;
  LUT3 n1641_s15 (
    .F(n1641_19),
    .I0(ff_logical_opration[1]),
    .I1(w_status_color[6]),
    .I2(n1641_27) 
);
defparam n1641_s15.INIT=8'h0D;
  LUT4 n1641_s16 (
    .F(n1641_20),
    .I0(n1645_18),
    .I1(n1641_25),
    .I2(w_status_color[6]),
    .I3(w_next_0_4) 
);
defparam n1641_s16.INIT=16'h1F00;
  LUT3 n1641_s17 (
    .F(n1641_21),
    .I0(n1657_17),
    .I1(n1649_18),
    .I2(w_vram_interleave) 
);
defparam n1641_s17.INIT=8'hCA;
  LUT3 n1641_s18 (
    .F(n1641_22),
    .I0(w_vram_interleave),
    .I1(ff_dx[1]),
    .I2(ff_dx[0]) 
);
defparam n1641_s18.INIT=8'h07;
  LUT3 n1645_s14 (
    .F(n1645_18),
    .I0(ff_source[4]),
    .I1(n1645_24),
    .I2(n1645_25) 
);
defparam n1645_s14.INIT=8'h40;
  LUT4 n1645_s15 (
    .F(n1645_19),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[5]),
    .I2(ff_logical_opration[2]),
    .I3(ff_logical_opration[1]) 
);
defparam n1645_s15.INIT=16'h070C;
  LUT4 n1645_s16 (
    .F(n1645_20),
    .I0(n1645_18),
    .I1(n1645_26),
    .I2(n1641_27),
    .I3(ff_source[5]) 
);
defparam n1645_s16.INIT=16'h0EEE;
  LUT4 n1645_s17 (
    .F(n1645_21),
    .I0(n1645_36),
    .I1(w_status_color[1]),
    .I2(n1645_28),
    .I3(n1645_18) 
);
defparam n1645_s17.INIT=16'h0305;
  LUT3 n1645_s18 (
    .F(n1645_22),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(w_vram_interleave) 
);
defparam n1645_s18.INIT=8'hBC;
  LUT4 n1649_s13 (
    .F(n1649_17),
    .I0(n1649_19),
    .I1(ff_source[4]),
    .I2(n1649_20),
    .I3(ff_logical_opration[2]) 
);
defparam n1649_s13.INIT=16'hC355;
  LUT4 n1649_s14 (
    .F(n1649_18),
    .I0(n1649_25),
    .I1(w_status_color[0]),
    .I2(n1649_22),
    .I3(n1645_18) 
);
defparam n1649_s14.INIT=16'h0305;
  LUT3 n1653_s13 (
    .F(n1653_17),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(w_vram_interleave) 
);
defparam n1653_s13.INIT=8'hD3;
  LUT4 n1653_s14 (
    .F(n1653_18),
    .I0(n1653_21),
    .I1(n1653_22),
    .I2(n1653_23),
    .I3(n1653_28) 
);
defparam n1653_s14.INIT=16'h0001;
  LUT4 n1653_s15 (
    .F(n1653_19),
    .I0(ff_dx[0]),
    .I1(ff_dx[1]),
    .I2(w_vram_interleave),
    .I3(n1645_21) 
);
defparam n1653_s15.INIT=16'h4000;
  LUT4 n1653_s16 (
    .F(n1653_20),
    .I0(ff_read_byte[3]),
    .I1(n1601_7),
    .I2(ff_color[3]),
    .I3(n1601_13) 
);
defparam n1653_s16.INIT=16'h0777;
  LUT4 n1657_s13 (
    .F(n1657_17),
    .I0(n1657_22),
    .I1(w_status_color[2]),
    .I2(n1657_19),
    .I3(n1645_18) 
);
defparam n1657_s13.INIT=16'h0305;
  LUT4 n1661_s12 (
    .F(n1661_16),
    .I0(ff_dx[1]),
    .I1(n930_4),
    .I2(ff_dx[0]),
    .I3(w_next_0_4) 
);
defparam n1661_s12.INIT=16'h004F;
  LUT3 n1571_s9 (
    .F(n1571_14),
    .I0(ff_dx[8]),
    .I1(ff_dx[6]),
    .I2(w_4colors_mode_5) 
);
defparam n1571_s9.INIT=8'hAC;
  LUT3 n1571_s10 (
    .F(n1571_15),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(n772_38) 
);
defparam n1571_s10.INIT=8'h60;
  LUT3 n1571_s11 (
    .F(n1571_16),
    .I0(ff_sx[8]),
    .I1(ff_sx[6]),
    .I2(w_4colors_mode_5) 
);
defparam n1571_s11.INIT=8'hAC;
  LUT4 n1575_s10 (
    .F(n1575_15),
    .I0(ff_dx[6]),
    .I1(n1571_15),
    .I2(ff_dx[7]),
    .I3(w_4colors_mode) 
);
defparam n1575_s10.INIT=16'hB0BB;
  LUT4 n1575_s11 (
    .F(n1575_16),
    .I0(ff_sx[6]),
    .I1(n1571_15),
    .I2(ff_sx[7]),
    .I3(w_4colors_mode) 
);
defparam n1575_s11.INIT=16'h0777;
  LUT4 n1579_s9 (
    .F(n1579_14),
    .I0(ff_dx[5]),
    .I1(n1571_15),
    .I2(ff_dx[6]),
    .I3(w_4colors_mode) 
);
defparam n1579_s9.INIT=16'hB0BB;
  LUT4 n1579_s10 (
    .F(n1579_15),
    .I0(ff_sx[5]),
    .I1(n1571_15),
    .I2(ff_sx[6]),
    .I3(w_4colors_mode) 
);
defparam n1579_s10.INIT=16'h0777;
  LUT4 n1583_s9 (
    .F(n1583_14),
    .I0(ff_dx[4]),
    .I1(n1571_15),
    .I2(ff_dx[5]),
    .I3(w_4colors_mode) 
);
defparam n1583_s9.INIT=16'hB0BB;
  LUT4 n1583_s10 (
    .F(n1583_15),
    .I0(ff_sx[4]),
    .I1(n1571_15),
    .I2(ff_sx[5]),
    .I3(w_4colors_mode) 
);
defparam n1583_s10.INIT=16'h0777;
  LUT4 n1587_s9 (
    .F(n1587_14),
    .I0(ff_dx[3]),
    .I1(n1571_15),
    .I2(ff_dx[4]),
    .I3(w_4colors_mode) 
);
defparam n1587_s9.INIT=16'hB0BB;
  LUT4 n1587_s10 (
    .F(n1587_15),
    .I0(ff_sx[3]),
    .I1(n1571_15),
    .I2(ff_sx[4]),
    .I3(w_4colors_mode) 
);
defparam n1587_s10.INIT=16'h0777;
  LUT4 n1591_s9 (
    .F(n1591_14),
    .I0(ff_dx[2]),
    .I1(n1571_15),
    .I2(ff_dx[3]),
    .I3(w_4colors_mode) 
);
defparam n1591_s9.INIT=16'hB0BB;
  LUT4 n1591_s10 (
    .F(n1591_15),
    .I0(ff_sx[2]),
    .I1(n1571_15),
    .I2(ff_sx[3]),
    .I3(w_4colors_mode) 
);
defparam n1591_s10.INIT=16'h0777;
  LUT3 n1595_s9 (
    .F(n1595_14),
    .I0(ff_dx[2]),
    .I1(ff_dx[0]),
    .I2(w_4colors_mode_5) 
);
defparam n1595_s9.INIT=8'hAC;
  LUT3 n1595_s10 (
    .F(n1595_15),
    .I0(ff_sx[2]),
    .I1(ff_sx[0]),
    .I2(w_4colors_mode_5) 
);
defparam n1595_s10.INIT=8'hAC;
  LUT4 n1680_s4 (
    .F(n1680_9),
    .I0(ff_next_state[5]),
    .I1(w_cache_vram_rdata_en),
    .I2(n1681_12),
    .I3(n1682_14) 
);
defparam n1680_s4.INIT=16'h004F;
  LUT3 n1306_s4 (
    .F(n1306_9),
    .I0(w_cache_vram_rdata[4]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_xsel[0]) 
);
defparam n1306_s4.INIT=8'hCA;
  LUT3 n1305_s4 (
    .F(n1305_9),
    .I0(w_cache_vram_rdata[5]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_xsel[0]) 
);
defparam n1305_s4.INIT=8'hCA;
  LUT4 n1110_s4 (
    .F(n1110_9),
    .I0(w_next_nyb[6]),
    .I1(w_next_nyb[7]),
    .I2(w_next_nyb[8]),
    .I3(w_next_nyb[9]) 
);
defparam n1110_s4.INIT=16'h0001;
  LUT2 n1110_s5 (
    .F(n1110_10),
    .I0(w_next_nyb[0]),
    .I1(w_next_nyb[1]) 
);
defparam n1110_s5.INIT=4'h1;
  LUT4 n1110_s6 (
    .F(n1110_11),
    .I0(w_next_nyb[2]),
    .I1(w_next_nyb[3]),
    .I2(w_next_nyb[4]),
    .I3(w_next_nyb[5]) 
);
defparam n1110_s6.INIT=16'h0001;
  LUT3 ff_cache_flush_start_s9 (
    .F(ff_cache_flush_start_13),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]) 
);
defparam ff_cache_flush_start_s9.INIT=8'h10;
  LUT2 ff_count_valid_s7 (
    .F(ff_count_valid_12),
    .I0(ff_state[0]),
    .I1(n1685_12) 
);
defparam ff_count_valid_s7.INIT=4'h4;
  LUT4 n1510_s16 (
    .F(n1510_23),
    .I0(ff_next_state[2]),
    .I1(ff_next_state[3]),
    .I2(ff_next_state[4]),
    .I3(ff_next_state[5]) 
);
defparam n1510_s16.INIT=16'h8000;
  LUT4 n247_s6 (
    .F(n247_9),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_nx[2]),
    .I3(ff_nx[3]) 
);
defparam n247_s6.INIT=16'h0001;
  LUT4 n247_s7 (
    .F(n247_10),
    .I0(ff_nx[4]),
    .I1(ff_nx[5]),
    .I2(ff_nx[6]),
    .I3(ff_nx[7]) 
);
defparam n247_s7.INIT=16'h0001;
  LUT2 n247_s8 (
    .F(n247_11),
    .I0(w_next_sx[8]),
    .I1(w_next_dx[8]) 
);
defparam n247_s8.INIT=4'h1;
  LUT4 n923_s6 (
    .F(n923_9),
    .I0(reg_nx[7]),
    .I1(n575_6),
    .I2(n924_8),
    .I3(reg_nx[8]) 
);
defparam n923_s6.INIT=16'hEF10;
  LUT4 n924_s6 (
    .F(n924_9),
    .I0(reg_nx[3]),
    .I1(reg_nx[2]),
    .I2(reg_nx[1]),
    .I3(reg_nx[0]) 
);
defparam n924_s6.INIT=16'h0001;
  LUT4 n928_s4 (
    .F(n928_7),
    .I0(reg_nx[2]),
    .I1(reg_nx[1]),
    .I2(reg_nx[0]),
    .I3(n575_6) 
);
defparam n928_s4.INIT=16'h0001;
  LUT2 n931_s5 (
    .F(n931_8),
    .I0(n925_10),
    .I1(reg_nx[0]) 
);
defparam n931_s5.INIT=4'h4;
  LUT3 n1682_s11 (
    .F(n1682_14),
    .I0(ff_command_enable_7),
    .I1(ff_cache_vram_write_11),
    .I2(n1619_6) 
);
defparam n1682_s11.INIT=8'h40;
  LUT2 n1683_s7 (
    .F(n1683_10),
    .I0(ff_next_state[2]),
    .I1(w_cache_vram_rdata_en) 
);
defparam n1683_s7.INIT=4'h4;
  LUT4 n1684_s9 (
    .F(n1684_12),
    .I0(n1684_13),
    .I1(n1681_12),
    .I2(n1601_15),
    .I3(n1601_13) 
);
defparam n1684_s9.INIT=16'h0007;
  LUT4 n1685_s9 (
    .F(n1685_12),
    .I0(ff_state[5]),
    .I1(ff_state[2]),
    .I2(ff_state[1]),
    .I3(ff_state[4]) 
);
defparam n1685_s9.INIT=16'h0100;
  LUT4 n1637_s15 (
    .F(n1637_19),
    .I0(w_status_color[7]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1637_s15.INIT=16'hFC53;
  LUT4 n1637_s16 (
    .F(n1637_20),
    .I0(n1645_18),
    .I1(n1637_21),
    .I2(w_status_color[7]),
    .I3(w_next_0_4) 
);
defparam n1637_s16.INIT=16'h1F00;
  LUT4 n1641_s21 (
    .F(n1641_25),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[6]),
    .I2(ff_logical_opration[2]),
    .I3(ff_logical_opration[1]) 
);
defparam n1641_s21.INIT=16'h070C;
  LUT4 n1645_s20 (
    .F(n1645_24),
    .I0(ff_source[5]),
    .I1(ff_source[6]),
    .I2(ff_source[7]),
    .I3(ff_logical_opration[3]) 
);
defparam n1645_s20.INIT=16'h0100;
  LUT4 n1645_s21 (
    .F(n1645_25),
    .I0(ff_source[0]),
    .I1(ff_source[1]),
    .I2(ff_source[2]),
    .I3(ff_source[3]) 
);
defparam n1645_s21.INIT=16'h0001;
  LUT4 n1645_s22 (
    .F(n1645_26),
    .I0(w_status_color[5]),
    .I1(ff_logical_opration[1]),
    .I2(n1641_29),
    .I3(ff_source[5]) 
);
defparam n1645_s22.INIT=16'hBB0F;
  LUT4 n1645_s24 (
    .F(n1645_28),
    .I0(n1645_29),
    .I1(ff_source[1]),
    .I2(ff_logical_opration[2]),
    .I3(n1645_30) 
);
defparam n1645_s24.INIT=16'h000E;
  LUT4 n1649_s15 (
    .F(n1649_19),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[4]),
    .I2(w_status_color[4]),
    .I3(ff_logical_opration[1]) 
);
defparam n1649_s15.INIT=16'h7CC4;
  LUT2 n1649_s16 (
    .F(n1649_20),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]) 
);
defparam n1649_s16.INIT=4'h1;
  LUT2 n1649_s18 (
    .F(n1649_22),
    .I0(ff_logical_opration[2]),
    .I1(n1649_23) 
);
defparam n1649_s18.INIT=4'h1;
  LUT2 n1653_s17 (
    .F(n1653_21),
    .I0(ff_logical_opration[2]),
    .I1(n1653_25) 
);
defparam n1653_s17.INIT=4'h4;
  LUT4 n1653_s18 (
    .F(n1653_22),
    .I0(ff_source[4]),
    .I1(w_status_color[3]),
    .I2(n1645_24),
    .I3(n1645_25) 
);
defparam n1653_s18.INIT=16'h4000;
  LUT4 n1653_s19 (
    .F(n1653_23),
    .I0(ff_source[4]),
    .I1(n1645_25),
    .I2(n1645_24),
    .I3(n1653_26) 
);
defparam n1653_s19.INIT=16'hBF00;
  LUT2 n1657_s15 (
    .F(n1657_19),
    .I0(ff_logical_opration[2]),
    .I1(n1657_20) 
);
defparam n1657_s15.INIT=4'h4;
  LUT2 n1575_s12 (
    .F(n1575_17),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[3]) 
);
defparam n1575_s12.INIT=4'h4;
  LUT2 n1684_s10 (
    .F(n1684_13),
    .I0(ff_next_state[1]),
    .I1(w_cache_vram_rdata_en) 
);
defparam n1684_s10.INIT=4'h8;
  LUT4 n1637_s17 (
    .F(n1637_21),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[7]),
    .I2(ff_logical_opration[2]),
    .I3(ff_logical_opration[1]) 
);
defparam n1637_s17.INIT=16'h070C;
  LUT2 n1645_s25 (
    .F(n1645_29),
    .I0(w_status_color[1]),
    .I1(ff_logical_opration[1]) 
);
defparam n1645_s25.INIT=4'h8;
  LUT4 n1645_s26 (
    .F(n1645_30),
    .I0(w_status_color[1]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[0]),
    .I3(ff_source[1]) 
);
defparam n1645_s26.INIT=16'h9000;
  LUT4 n1649_s19 (
    .F(n1649_23),
    .I0(ff_logical_opration[0]),
    .I1(w_status_color[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_source[0]) 
);
defparam n1649_s19.INIT=16'h823F;
  LUT4 n1653_s21 (
    .F(n1653_25),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[3]),
    .I2(w_status_color[3]),
    .I3(ff_logical_opration[1]) 
);
defparam n1653_s21.INIT=16'h7CC4;
  LUT4 n1653_s22 (
    .F(n1653_26),
    .I0(ff_source[3]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1653_s22.INIT=16'h0100;
  LUT4 n1657_s16 (
    .F(n1657_20),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[2]),
    .I2(w_status_color[2]),
    .I3(ff_logical_opration[1]) 
);
defparam n1657_s16.INIT=16'h7CC4;
  LUT4 n540_s5 (
    .F(n540_9),
    .I0(ff_maj),
    .I1(n575_6),
    .I2(n1110_8),
    .I3(n924_11) 
);
defparam n540_s5.INIT=16'h007F;
  LUT4 n1056_s2 (
    .F(n1056_6),
    .I0(ff_ny[5]),
    .I1(ff_ny[4]),
    .I2(n1058_4),
    .I3(ff_ny[6]) 
);
defparam n1056_s2.INIT=16'hEF10;
  LUT4 n1059_s2 (
    .F(n1059_6),
    .I0(ff_ny[2]),
    .I1(ff_ny[0]),
    .I2(ff_ny[1]),
    .I3(ff_ny[3]) 
);
defparam n1059_s2.INIT=16'h01FE;
  LUT4 n1575_s13 (
    .F(n1575_19),
    .I0(n772_38),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[3]),
    .I3(w_4colors_mode_5) 
);
defparam n1575_s13.INIT=16'h00DF;
  LUT4 n1685_s10 (
    .F(n1685_14),
    .I0(ff_state[0]),
    .I1(n1685_12),
    .I2(n1623_5),
    .I3(n1615_6) 
);
defparam n1685_s10.INIT=16'h0FFB;
  LUT4 n1682_s12 (
    .F(n1682_16),
    .I0(ff_state[0]),
    .I1(n1685_12),
    .I2(ff_state[3]),
    .I3(ff_count_valid_15) 
);
defparam n1682_s12.INIT=16'h00BF;
  LUT4 n287_s4 (
    .F(n287_8),
    .I0(w_register_write),
    .I1(ff_cache_vram_valid),
    .I2(w_status_command_enable),
    .I3(ff_count_valid) 
);
defparam n287_s4.INIT=16'h1000;
  LUT4 ff_sx_8_s5 (
    .F(ff_sx_8_11),
    .I0(ff_start),
    .I1(ff_cache_vram_valid),
    .I2(w_status_command_enable),
    .I3(ff_count_valid) 
);
defparam ff_sx_8_s5.INIT=16'hBAAA;
  LUT4 n1303_s4 (
    .F(n1303_10),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[7]),
    .I2(n1311_12),
    .I3(ff_xsel[0]) 
);
defparam n1303_s4.INIT=16'hF044;
  LUT4 n1304_s4 (
    .F(n1304_10),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[6]),
    .I2(n1312_12),
    .I3(ff_xsel[0]) 
);
defparam n1304_s4.INIT=16'hF044;
  LUT4 n1682_s13 (
    .F(n1682_18),
    .I0(n1601_15),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(n1416_5) 
);
defparam n1682_s13.INIT=16'h0155;
  LUT4 n1684_s11 (
    .F(n1684_15),
    .I0(n1623_5),
    .I1(n1416_6),
    .I2(n1615_6),
    .I3(n1682_16) 
);
defparam n1684_s11.INIT=16'h1F00;
  LUT4 n1684_s12 (
    .F(n1684_17),
    .I0(ff_state[3]),
    .I1(n1416_6),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n1684_s12.INIT=16'h0800;
  LUT4 n1682_s14 (
    .F(n1682_20),
    .I0(n247_7),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(n1685_12) 
);
defparam n1682_s14.INIT=16'h0200;
  LUT4 n927_s4 (
    .F(n927_8),
    .I0(n925_10),
    .I1(reg_nx[4]),
    .I2(n575_6),
    .I3(n924_9) 
);
defparam n927_s4.INIT=16'h1411;
  LUT4 n2593_s1 (
    .F(n2593_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2486_4) 
);
defparam n2593_s1.INIT=16'h1000;
  LUT4 n2355_s1 (
    .F(n2355_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2291_4) 
);
defparam n2355_s1.INIT=16'h1000;
  LUT4 n1681_s6 (
    .F(n1681_12),
    .I0(n1623_5),
    .I1(ff_state[5]),
    .I2(ff_state[4]),
    .I3(ff_state[3]) 
);
defparam n1681_s6.INIT=16'h8000;
  LUT4 n1682_s15 (
    .F(n1682_22),
    .I0(n1623_4),
    .I1(ff_state[5]),
    .I2(ff_state[4]),
    .I3(ff_state[3]) 
);
defparam n1682_s15.INIT=16'h8000;
  LUT4 ff_cache_vram_write_s8 (
    .F(ff_cache_vram_write_13),
    .I0(n1619_6),
    .I1(ff_state[5]),
    .I2(ff_state[4]),
    .I3(ff_state[3]) 
);
defparam ff_cache_vram_write_s8.INIT=16'h8000;
  LUT4 n1601_s7 (
    .F(n1601_11),
    .I0(n1615_6),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam n1601_s7.INIT=16'h0200;
  LUT4 n2601_s1 (
    .F(n2601_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n2486_4) 
);
defparam n2601_s1.INIT=16'h4000;
  LUT4 n2354_s1 (
    .F(n2354_5),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n2291_4) 
);
defparam n2354_s1.INIT=16'h4000;
  LUT4 n2608_s1 (
    .F(n2608_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2486_4) 
);
defparam n2608_s1.INIT=16'h4000;
  LUT4 n1601_s8 (
    .F(n1601_13),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(n1611_5) 
);
defparam n1601_s8.INIT=16'h1000;
  LUT4 n1416_s4 (
    .F(n1416_8),
    .I0(n1416_5),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1416_s4.INIT=16'h0200;
  LUT4 n1615_s4 (
    .F(n1615_8),
    .I0(n1615_6),
    .I1(ff_state[2]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1615_s4.INIT=16'h2000;
  LUT4 ff_count_valid_s9 (
    .F(ff_count_valid_15),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(n1615_6) 
);
defparam ff_count_valid_s9.INIT=16'h4000;
  LUT4 n1601_s9 (
    .F(n1601_15),
    .I0(n1611_5),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1601_s9.INIT=16'h2000;
  LUT4 n287_s5 (
    .F(n287_10),
    .I0(ff_nx[8]),
    .I1(n247_9),
    .I2(n247_10),
    .I3(n247_8) 
);
defparam n287_s5.INIT=16'hBF00;
  LUT4 n1567_s11 (
    .F(n1567_17),
    .I0(ff_sx[8]),
    .I1(ff_sx[7]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n1567_s11.INIT=16'hACCC;
  LUT4 n1567_s12 (
    .F(n1567_19),
    .I0(ff_dx[8]),
    .I1(ff_dx[7]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n1567_s12.INIT=16'hACCC;
  LUT4 n925_s6 (
    .F(n925_10),
    .I0(ff_command[0]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_command[3]) 
);
defparam n925_s6.INIT=16'h4000;
  LUT4 n2487_s1 (
    .F(n2487_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2486_4) 
);
defparam n2487_s1.INIT=16'h0100;
  LUT4 n2292_s1 (
    .F(n2292_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2291_4) 
);
defparam n2292_s1.INIT=16'h0100;
  LUT4 ff_next_state_0_s4 (
    .F(ff_next_state_0_9),
    .I0(ff_cache_vram_write_10),
    .I1(ff_reset_n2_1),
    .I2(ff_cache_vram_valid),
    .I3(ff_start) 
);
defparam ff_next_state_0_s4.INIT=16'h0004;
  LUT4 ff_cache_vram_wdata_7_s5 (
    .F(ff_cache_vram_wdata_7_10),
    .I0(ff_cache_vram_write_13),
    .I1(n1601_3),
    .I2(ff_cache_vram_valid),
    .I3(ff_start) 
);
defparam ff_cache_vram_wdata_7_s5.INIT=16'h000E;
  LUT3 ff_cache_vram_address_16_s7 (
    .F(ff_cache_vram_address_16_12),
    .I0(ff_cache_vram_address_16_9),
    .I1(ff_cache_vram_valid),
    .I2(ff_start) 
);
defparam ff_cache_vram_address_16_s7.INIT=8'h01;
  LUT4 n2486_s2 (
    .F(n2486_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n2486_4) 
);
defparam n2486_s2.INIT=16'h1000;
  LUT4 n2291_s2 (
    .F(n2291_6),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n2291_4) 
);
defparam n2291_s2.INIT=16'h1000;
  LUT4 n1645_s27 (
    .F(n1645_32),
    .I0(w_next_0_4),
    .I1(n1601_15),
    .I2(n1601_11),
    .I3(n1601_9) 
);
defparam n1645_s27.INIT=16'h5455;
  LUT4 n1645_s28 (
    .F(n1645_34),
    .I0(n1601_15),
    .I1(n1601_11),
    .I2(n1601_9),
    .I3(w_next_0_4) 
);
defparam n1645_s28.INIT=16'hEF00;
  LUT4 n1657_s17 (
    .F(n1657_22),
    .I0(ff_source[2]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1657_s17.INIT=16'hA900;
  LUT4 n1653_s23 (
    .F(n1653_28),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[2]),
    .I3(ff_source[3]) 
);
defparam n1653_s23.INIT=16'hE000;
  LUT4 n1649_s20 (
    .F(n1649_25),
    .I0(ff_source[0]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1649_s20.INIT=16'hA900;
  LUT4 n1645_s29 (
    .F(n1645_36),
    .I0(ff_source[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1645_s29.INIT=16'hA900;
  LUT3 n1641_s22 (
    .F(n1641_27),
    .I0(ff_logical_opration[2]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]) 
);
defparam n1641_s22.INIT=8'hA9;
  LUT3 n1641_s23 (
    .F(n1641_29),
    .I0(ff_logical_opration[2]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]) 
);
defparam n1641_s23.INIT=8'h02;
  LUT4 n1641_s24 (
    .F(n1641_31),
    .I0(ff_source[4]),
    .I1(n1645_24),
    .I2(n1645_25),
    .I3(n1641_29) 
);
defparam n1641_s24.INIT=16'hBF00;
  LUT4 n930_s7 (
    .F(n930_11),
    .I0(ff_nx[0]),
    .I1(ff_nx[1]),
    .I2(ff_start),
    .I3(n575_6) 
);
defparam n930_s7.INIT=16'h0600;
  LUT4 n927_s5 (
    .F(n927_10),
    .I0(ff_nx[4]),
    .I1(n247_9),
    .I2(ff_start),
    .I3(n575_6) 
);
defparam n927_s5.INIT=16'h0600;
  LUT4 n925_s7 (
    .F(n925_12),
    .I0(ff_nx[6]),
    .I1(n923_8),
    .I2(ff_start),
    .I3(n575_6) 
);
defparam n925_s7.INIT=16'h0600;
  LUT3 n924_s7 (
    .F(n924_11),
    .I0(n247_6),
    .I1(ff_start),
    .I2(n575_6) 
);
defparam n924_s7.INIT=8'h45;
  LUT4 n923_s7 (
    .F(n923_11),
    .I0(n923_16),
    .I1(n923_5),
    .I2(ff_start),
    .I3(n575_6) 
);
defparam n923_s7.INIT=16'hA3AA;
  LUT4 w_next_2_s4 (
    .F(w_next[2]),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5),
    .I2(ff_command[2]),
    .I3(ff_command[3]) 
);
defparam w_next_2_s4.INIT=16'h4000;
  LUT3 w_next_1_s3 (
    .F(w_next[1]),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5),
    .I2(w_next[0]) 
);
defparam w_next_1_s3.INIT=8'h0B;
  LUT4 w_next_0_s5 (
    .F(w_next[0]),
    .I0(reg_screen_mode[4]),
    .I1(w_next_0_6),
    .I2(ff_command[2]),
    .I3(ff_command[3]) 
);
defparam w_next_0_s5.INIT=16'h8FFF;
  LUT4 n1300_s4 (
    .F(n1300_11),
    .I0(reg_screen_mode[4]),
    .I1(w_next_0_6),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[6]) 
);
defparam n1300_s4.INIT=16'h0800;
  LUT4 n1299_s4 (
    .F(n1299_11),
    .I0(reg_screen_mode[4]),
    .I1(w_next_0_6),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[7]) 
);
defparam n1299_s4.INIT=16'h0800;
  LUT4 n1302_s4 (
    .F(n1302_11),
    .I0(reg_screen_mode[4]),
    .I1(w_next_0_6),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[4]) 
);
defparam n1302_s4.INIT=16'h0800;
  LUT4 n1301_s4 (
    .F(n1301_11),
    .I0(reg_screen_mode[4]),
    .I1(w_next_0_6),
    .I2(ff_start),
    .I3(w_cache_vram_rdata[5]) 
);
defparam n1301_s4.INIT=16'h0800;
  LUT4 n1637_s18 (
    .F(n1637_23),
    .I0(n1641_22),
    .I1(ff_read_byte[7]),
    .I2(reg_screen_mode[4]),
    .I3(w_next_0_6) 
);
defparam n1637_s18.INIT=16'h0BBB;
  LUT4 n923_s8 (
    .F(n923_13),
    .I0(n923_9),
    .I1(reg_screen_mode[4]),
    .I2(w_next_0_6),
    .I3(n925_10) 
);
defparam n923_s8.INIT=16'h3FAA;
  LUT4 n1657_s18 (
    .F(n1657_24),
    .I0(n1657_17),
    .I1(reg_screen_mode[4]),
    .I2(w_next_0_6),
    .I3(n1641_16) 
);
defparam n1657_s18.INIT=16'h007F;
  LUT4 n931_s6 (
    .F(n931_10),
    .I0(n931_7),
    .I1(reg_screen_mode[4]),
    .I2(w_next_0_6),
    .I3(n925_10) 
);
defparam n931_s6.INIT=16'h3FAA;
  LUT4 n1307_s4 (
    .F(n1307_10),
    .I0(w_cache_vram_rdata[7]),
    .I1(ff_read_byte[7]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1307_s4.INIT=16'h0A0C;
  LUT2 ff_read_pixel_7_s4 (
    .F(ff_read_pixel_7_15),
    .I0(ff_start),
    .I1(w_cache_vram_rdata_en) 
);
defparam ff_read_pixel_7_s4.INIT=4'hE;
  LUT4 n1308_s4 (
    .F(n1308_10),
    .I0(ff_read_byte[6]),
    .I1(w_cache_vram_rdata[6]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1308_s4.INIT=16'h0C0A;
  LUT4 n1309_s4 (
    .F(n1309_10),
    .I0(ff_read_byte[5]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1309_s4.INIT=16'h0C0A;
  LUT4 n1310_s4 (
    .F(n1310_10),
    .I0(ff_read_byte[4]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1310_s4.INIT=16'h0C0A;
  LUT4 n1311_s4 (
    .F(n1311_10),
    .I0(ff_read_byte[3]),
    .I1(w_cache_vram_rdata[3]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1311_s4.INIT=16'h0C0A;
  LUT2 n1311_s5 (
    .F(n1311_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[3]) 
);
defparam n1311_s5.INIT=4'h4;
  LUT4 n1312_s4 (
    .F(n1312_10),
    .I0(ff_read_byte[2]),
    .I1(w_cache_vram_rdata[2]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1312_s4.INIT=16'h0C0A;
  LUT2 n1312_s5 (
    .F(n1312_12),
    .I0(ff_start),
    .I1(w_cache_vram_rdata[2]) 
);
defparam n1312_s5.INIT=4'h4;
  LUT4 n1313_s4 (
    .F(n1313_10),
    .I0(ff_read_byte[1]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1313_s4.INIT=16'h0C0A;
  LUT4 n1314_s4 (
    .F(n1314_10),
    .I0(ff_read_byte[0]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1314_s4.INIT=16'h0C0A;
  LUT3 n923_s9 (
    .F(n923_16),
    .I0(n923_13),
    .I1(n923_17),
    .I2(n247_6) 
);
defparam n923_s9.INIT=8'h3A;
  LUT3 n923_s10 (
    .F(n923_17),
    .I0(ff_nx[8]),
    .I1(GND),
    .I2(n888_3) 
);
defparam n923_s10.INIT=8'h96;
  LUT4 ff_xsel_1_s6 (
    .F(ff_xsel_1_11),
    .I0(n1619_5),
    .I1(n1623_4),
    .I2(n1416_5),
    .I3(n1615_8) 
);
defparam ff_xsel_1_s6.INIT=16'h0015;
  LUT4 n1607_s3 (
    .F(n1607_7),
    .I0(n1607_4),
    .I1(n1623_4),
    .I2(n1416_5),
    .I3(n1615_8) 
);
defparam n1607_s3.INIT=16'hFFD5;
  LUT4 n295_s1 (
    .F(n295_5),
    .I0(n2291_4),
    .I1(n1635_4),
    .I2(n287_10),
    .I3(n287_8) 
);
defparam n295_s1.INIT=16'h8F88;
  LUT4 n287_s6 (
    .F(n287_12),
    .I0(n2291_4),
    .I1(n1645_4),
    .I2(n287_10),
    .I3(n287_8) 
);
defparam n287_s6.INIT=16'h8F88;
  LUT4 n1510_s17 (
    .F(n1510_25),
    .I0(n1510_22),
    .I1(ff_cache_flush_start_13),
    .I2(n1416_5),
    .I3(n1682_22) 
);
defparam n1510_s17.INIT=16'hFFEA;
  LUT3 n1531_s10 (
    .F(n1531_16),
    .I0(n1601_15),
    .I1(n1601_5),
    .I2(ff_xsel_1_11) 
);
defparam n1531_s10.INIT=8'h40;
  DFFCE reg_sx_7_s0 (
    .Q(reg_sx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2292_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_6_s0 (
    .Q(reg_sx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2292_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_5_s0 (
    .Q(reg_sx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2292_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_4_s0 (
    .Q(reg_sx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2292_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_3_s0 (
    .Q(reg_sx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2292_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_2_s0 (
    .Q(reg_sx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2292_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_1_s0 (
    .Q(reg_sx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2292_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_0_s0 (
    .Q(reg_sx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2292_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_8_s0 (
    .Q(reg_dx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2354_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_7_s0 (
    .Q(reg_dx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2355_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_6_s0 (
    .Q(reg_dx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2355_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_5_s0 (
    .Q(reg_dx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2355_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_4_s0 (
    .Q(reg_dx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2355_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_3_s0 (
    .Q(reg_dx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2355_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_2_s0 (
    .Q(reg_dx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2355_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_1_s0 (
    .Q(reg_dx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2355_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_0_s0 (
    .Q(reg_dx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2355_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_8_s0 (
    .Q(reg_nx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2486_6),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_7_s0 (
    .Q(reg_nx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2487_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_6_s0 (
    .Q(reg_nx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2487_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_5_s0 (
    .Q(reg_nx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2487_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_4_s0 (
    .Q(reg_nx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2487_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_3_s0 (
    .Q(reg_nx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2487_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_2_s0 (
    .Q(reg_nx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2487_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_1_s0 (
    .Q(reg_nx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2487_5),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_0_s0 (
    .Q(reg_nx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2487_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_7_s0 (
    .Q(ff_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2593_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_6_s0 (
    .Q(ff_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2593_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_5_s0 (
    .Q(ff_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2593_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_4_s0 (
    .Q(ff_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2593_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2593_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2593_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2593_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2593_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_maj_s0 (
    .Q(ff_maj),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2601_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_dix_s0 (
    .Q(ff_dix),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2601_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_diy_s0 (
    .Q(ff_diy),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2601_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_3_s0 (
    .Q(ff_logical_opration[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2608_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_2_s0 (
    .Q(ff_logical_opration[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2608_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_1_s0 (
    .Q(ff_logical_opration[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2608_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_0_s0 (
    .Q(ff_logical_opration[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2608_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_3_s0 (
    .Q(ff_command[3]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2608_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_2_s0 (
    .Q(ff_command[2]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2608_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_1_s0 (
    .Q(ff_command[1]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2608_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_0_s0 (
    .Q(ff_command[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2608_5),
    .CLEAR(n36_6) 
);
  DFFC ff_start_s0 (
    .Q(ff_start),
    .D(n2608_5),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_16_s0 (
    .Q(ff_cache_vram_address[16]),
    .D(n1531_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_15_s0 (
    .Q(ff_cache_vram_address[15]),
    .D(n1535_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_14_s0 (
    .Q(ff_cache_vram_address[14]),
    .D(n1539_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_13_s0 (
    .Q(ff_cache_vram_address[13]),
    .D(n1543_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_12_s0 (
    .Q(ff_cache_vram_address[12]),
    .D(n1547_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_11_s0 (
    .Q(ff_cache_vram_address[11]),
    .D(n1551_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_10_s0 (
    .Q(ff_cache_vram_address[10]),
    .D(n1555_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_9_s0 (
    .Q(ff_cache_vram_address[9]),
    .D(n1559_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_8_s0 (
    .Q(ff_cache_vram_address[8]),
    .D(n1563_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_7_s0 (
    .Q(ff_cache_vram_address[7]),
    .D(n1567_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_6_s0 (
    .Q(ff_cache_vram_address[6]),
    .D(n1571_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_5_s0 (
    .Q(ff_cache_vram_address[5]),
    .D(n1575_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_4_s0 (
    .Q(ff_cache_vram_address[4]),
    .D(n1579_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_3_s0 (
    .Q(ff_cache_vram_address[3]),
    .D(n1583_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_2_s0 (
    .Q(ff_cache_vram_address[2]),
    .D(n1587_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_1_s0 (
    .Q(ff_cache_vram_address[1]),
    .D(n1591_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_0_s0 (
    .Q(ff_cache_vram_address[0]),
    .D(n1595_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_12),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_flush_start_s0 (
    .Q(ff_cache_flush_start),
    .D(n1510_25),
    .CLK(clk85m),
    .CE(ff_cache_flush_start_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_valid_s0 (
    .Q(ff_cache_vram_valid),
    .D(n1354_7),
    .CLK(clk85m),
    .CE(ff_cache_vram_valid_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_write_s0 (
    .Q(ff_cache_vram_write),
    .D(n1601_3),
    .CLK(clk85m),
    .CE(ff_cache_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_7_s0 (
    .Q(ff_cache_vram_wdata[7]),
    .D(n1637_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_6_s0 (
    .Q(ff_cache_vram_wdata[6]),
    .D(n1641_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_5_s0 (
    .Q(ff_cache_vram_wdata[5]),
    .D(n1645_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_4_s0 (
    .Q(ff_cache_vram_wdata[4]),
    .D(n1649_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_3_s0 (
    .Q(ff_cache_vram_wdata[3]),
    .D(n1653_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_2_s0 (
    .Q(ff_cache_vram_wdata[2]),
    .D(n1657_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_1_s0 (
    .Q(ff_cache_vram_wdata[1]),
    .D(n1661_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_0_s0 (
    .Q(ff_cache_vram_wdata[0]),
    .D(n1665_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_10),
    .CLEAR(n36_6) 
);
  DFFE ff_source_7_s0 (
    .Q(ff_source[7]),
    .D(n1721_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_6_s0 (
    .Q(ff_source[6]),
    .D(n1722_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_5_s0 (
    .Q(ff_source[5]),
    .D(n1723_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_4_s0 (
    .Q(ff_source[4]),
    .D(n1724_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_3_s0 (
    .Q(ff_source[3]),
    .D(n1725_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_2_s0 (
    .Q(ff_source[2]),
    .D(n1726_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_1_s0 (
    .Q(ff_source[1]),
    .D(n1727_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_source_0_s0 (
    .Q(ff_source[0]),
    .D(n1728_3),
    .CLK(clk85m),
    .CE(ff_source_7_6) 
);
  DFFE ff_next_state_5_s0 (
    .Q(ff_next_state[5]),
    .D(n1416_8),
    .CLK(clk85m),
    .CE(ff_next_state_0_9) 
);
  DFFE ff_next_state_4_s0 (
    .Q(ff_next_state[4]),
    .D(n1607_7),
    .CLK(clk85m),
    .CE(ff_next_state_0_9) 
);
  DFFE ff_next_state_3_s0 (
    .Q(ff_next_state[3]),
    .D(n1611_3),
    .CLK(clk85m),
    .CE(ff_next_state_0_9) 
);
  DFFE ff_next_state_2_s0 (
    .Q(ff_next_state[2]),
    .D(n1615_3),
    .CLK(clk85m),
    .CE(ff_next_state_0_9) 
);
  DFFE ff_next_state_1_s0 (
    .Q(ff_next_state[1]),
    .D(n1619_3),
    .CLK(clk85m),
    .CE(ff_next_state_0_9) 
);
  DFFE ff_next_state_0_s0 (
    .Q(ff_next_state[0]),
    .D(n1623_3),
    .CLK(clk85m),
    .CE(ff_next_state_0_9) 
);
  DFFE ff_xsel_1_s0 (
    .Q(ff_xsel[1]),
    .D(n1629_11),
    .CLK(clk85m),
    .CE(ff_xsel_1_8) 
);
  DFFE ff_xsel_0_s0 (
    .Q(ff_xsel[0]),
    .D(n1633_11),
    .CLK(clk85m),
    .CE(ff_xsel_1_8) 
);
  DFFCE reg_sx_8_s0 (
    .Q(reg_sx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2291_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_8_s1 (
    .Q(ff_sx[8]),
    .D(n247_4),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_8_s1.INIT=1'b0;
  DFFCE ff_sx_7_s1 (
    .Q(ff_sx[7]),
    .D(n248_4),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_7_s1.INIT=1'b0;
  DFFCE ff_sx_6_s1 (
    .Q(ff_sx[6]),
    .D(n249_4),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_6_s1.INIT=1'b0;
  DFFCE ff_sx_5_s1 (
    .Q(ff_sx[5]),
    .D(n250_4),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_5_s1.INIT=1'b0;
  DFFCE ff_sx_4_s1 (
    .Q(ff_sx[4]),
    .D(n251_4),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_4_s1.INIT=1'b0;
  DFFCE ff_sx_3_s1 (
    .Q(ff_sx[3]),
    .D(n252_4),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_3_s1.INIT=1'b0;
  DFFCE ff_sx_2_s1 (
    .Q(ff_sx[2]),
    .D(n253_4),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_2_s1.INIT=1'b0;
  DFFCE ff_sx_1_s1 (
    .Q(ff_sx[1]),
    .D(n254_4),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_1_s1.INIT=1'b0;
  DFFCE ff_sx_0_s1 (
    .Q(ff_sx[0]),
    .D(n255_4),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_sx_0_s1.INIT=1'b0;
  DFFCE ff_sy_9_s1 (
    .Q(ff_sy[9]),
    .D(n335_3),
    .CLK(clk85m),
    .CE(n287_12),
    .CLEAR(n36_6) 
);
defparam ff_sy_9_s1.INIT=1'b0;
  DFFCE ff_sy_8_s1 (
    .Q(ff_sy[8]),
    .D(n336_3),
    .CLK(clk85m),
    .CE(n287_12),
    .CLEAR(n36_6) 
);
defparam ff_sy_8_s1.INIT=1'b0;
  DFFCE ff_sy_7_s1 (
    .Q(ff_sy[7]),
    .D(n337_3),
    .CLK(clk85m),
    .CE(n295_5),
    .CLEAR(n36_6) 
);
defparam ff_sy_7_s1.INIT=1'b0;
  DFFCE ff_sy_6_s1 (
    .Q(ff_sy[6]),
    .D(n338_3),
    .CLK(clk85m),
    .CE(n295_5),
    .CLEAR(n36_6) 
);
defparam ff_sy_6_s1.INIT=1'b0;
  DFFCE ff_sy_5_s1 (
    .Q(ff_sy[5]),
    .D(n339_3),
    .CLK(clk85m),
    .CE(n295_5),
    .CLEAR(n36_6) 
);
defparam ff_sy_5_s1.INIT=1'b0;
  DFFCE ff_sy_4_s1 (
    .Q(ff_sy[4]),
    .D(n340_3),
    .CLK(clk85m),
    .CE(n295_5),
    .CLEAR(n36_6) 
);
defparam ff_sy_4_s1.INIT=1'b0;
  DFFCE ff_sy_3_s1 (
    .Q(ff_sy[3]),
    .D(n341_3),
    .CLK(clk85m),
    .CE(n295_5),
    .CLEAR(n36_6) 
);
defparam ff_sy_3_s1.INIT=1'b0;
  DFFCE ff_sy_2_s1 (
    .Q(ff_sy[2]),
    .D(n342_3),
    .CLK(clk85m),
    .CE(n295_5),
    .CLEAR(n36_6) 
);
defparam ff_sy_2_s1.INIT=1'b0;
  DFFCE ff_sy_1_s1 (
    .Q(ff_sy[1]),
    .D(n343_3),
    .CLK(clk85m),
    .CE(n295_5),
    .CLEAR(n36_6) 
);
defparam ff_sy_1_s1.INIT=1'b0;
  DFFCE ff_sy_0_s1 (
    .Q(ff_sy[0]),
    .D(n344_3),
    .CLK(clk85m),
    .CE(n295_5),
    .CLEAR(n36_6) 
);
defparam ff_sy_0_s1.INIT=1'b0;
  DFFCE ff_dy_9_s1 (
    .Q(ff_dy[9]),
    .D(n658_3),
    .CLK(clk85m),
    .CE(n575_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_9_s1.INIT=1'b0;
  DFFCE ff_dy_8_s1 (
    .Q(ff_dy[8]),
    .D(n659_3),
    .CLK(clk85m),
    .CE(n575_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_8_s1.INIT=1'b0;
  DFFCE ff_dy_7_s1 (
    .Q(ff_dy[7]),
    .D(n660_3),
    .CLK(clk85m),
    .CE(n583_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_7_s1.INIT=1'b0;
  DFFCE ff_dy_6_s1 (
    .Q(ff_dy[6]),
    .D(n661_3),
    .CLK(clk85m),
    .CE(n583_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_6_s1.INIT=1'b0;
  DFFCE ff_dy_5_s1 (
    .Q(ff_dy[5]),
    .D(n662_3),
    .CLK(clk85m),
    .CE(n583_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_5_s1.INIT=1'b0;
  DFFCE ff_dy_4_s1 (
    .Q(ff_dy[4]),
    .D(n663_3),
    .CLK(clk85m),
    .CE(n583_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_4_s1.INIT=1'b0;
  DFFCE ff_dy_3_s1 (
    .Q(ff_dy[3]),
    .D(n664_3),
    .CLK(clk85m),
    .CE(n583_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_3_s1.INIT=1'b0;
  DFFCE ff_dy_2_s1 (
    .Q(ff_dy[2]),
    .D(n665_3),
    .CLK(clk85m),
    .CE(n583_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_2_s1.INIT=1'b0;
  DFFCE ff_dy_1_s1 (
    .Q(ff_dy[1]),
    .D(n666_3),
    .CLK(clk85m),
    .CE(n583_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_1_s1.INIT=1'b0;
  DFFCE ff_dy_0_s1 (
    .Q(ff_dy[0]),
    .D(n667_3),
    .CLK(clk85m),
    .CE(n583_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_0_s1.INIT=1'b0;
  DFFCE ff_nx_8_s1 (
    .Q(ff_nx[8]),
    .D(n923_11),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_8_s1.INIT=1'b0;
  DFFCE ff_nx_7_s1 (
    .Q(ff_nx[7]),
    .D(n924_3),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_7_s1.INIT=1'b0;
  DFFCE ff_nx_6_s1 (
    .Q(ff_nx[6]),
    .D(n925_3),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_6_s1.INIT=1'b0;
  DFFCE ff_nx_5_s1 (
    .Q(ff_nx[5]),
    .D(n926_3),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_5_s1.INIT=1'b0;
  DFFCE ff_nx_4_s1 (
    .Q(ff_nx[4]),
    .D(n927_3),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_4_s1.INIT=1'b0;
  DFFCE ff_nx_3_s1 (
    .Q(ff_nx[3]),
    .D(n928_3),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_3_s1.INIT=1'b0;
  DFFCE ff_nx_2_s1 (
    .Q(ff_nx[2]),
    .D(n929_3),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_2_s1.INIT=1'b0;
  DFFCE ff_nx_1_s1 (
    .Q(ff_nx[1]),
    .D(n930_3),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_1_s1.INIT=1'b0;
  DFFCE ff_nx_0_s1 (
    .Q(ff_nx[0]),
    .D(n931_3),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_0_s1.INIT=1'b0;
  DFFCE ff_ny_9_s1 (
    .Q(ff_ny[9]),
    .D(n1053_3),
    .CLK(clk85m),
    .CE(n964_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_9_s1.INIT=1'b0;
  DFFCE ff_ny_8_s1 (
    .Q(ff_ny[8]),
    .D(n1054_3),
    .CLK(clk85m),
    .CE(n964_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_8_s1.INIT=1'b0;
  DFFCE ff_ny_7_s1 (
    .Q(ff_ny[7]),
    .D(n1055_3),
    .CLK(clk85m),
    .CE(n966_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_7_s1.INIT=1'b0;
  DFFCE ff_ny_6_s1 (
    .Q(ff_ny[6]),
    .D(n1056_3),
    .CLK(clk85m),
    .CE(n966_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_6_s1.INIT=1'b0;
  DFFCE ff_ny_5_s1 (
    .Q(ff_ny[5]),
    .D(n1057_3),
    .CLK(clk85m),
    .CE(n966_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_5_s1.INIT=1'b0;
  DFFCE ff_ny_4_s1 (
    .Q(ff_ny[4]),
    .D(n1058_3),
    .CLK(clk85m),
    .CE(n966_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_4_s1.INIT=1'b0;
  DFFCE ff_ny_3_s1 (
    .Q(ff_ny[3]),
    .D(n1059_3),
    .CLK(clk85m),
    .CE(n966_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_3_s1.INIT=1'b0;
  DFFCE ff_ny_2_s1 (
    .Q(ff_ny[2]),
    .D(n1060_3),
    .CLK(clk85m),
    .CE(n966_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_2_s1.INIT=1'b0;
  DFFCE ff_ny_1_s1 (
    .Q(ff_ny[1]),
    .D(n1061_3),
    .CLK(clk85m),
    .CE(n966_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_1_s1.INIT=1'b0;
  DFFCE ff_ny_0_s1 (
    .Q(ff_ny[0]),
    .D(n1062_3),
    .CLK(clk85m),
    .CE(n966_4),
    .CLEAR(n36_6) 
);
defparam ff_ny_0_s1.INIT=1'b0;
  DFFCE ff_nyb_9_s1 (
    .Q(ff_nyb[9]),
    .D(n1109_7),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_9_s1.INIT=1'b0;
  DFFCE ff_nyb_8_s1 (
    .Q(ff_nyb[8]),
    .D(n1110_7),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_8_s1.INIT=1'b0;
  DFFCE ff_nyb_7_s1 (
    .Q(ff_nyb[7]),
    .D(n1111_3),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_7_s1.INIT=1'b0;
  DFFCE ff_nyb_6_s1 (
    .Q(ff_nyb[6]),
    .D(n1112_3),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_6_s1.INIT=1'b0;
  DFFCE ff_nyb_5_s1 (
    .Q(ff_nyb[5]),
    .D(n1113_3),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_5_s1.INIT=1'b0;
  DFFCE ff_nyb_4_s1 (
    .Q(ff_nyb[4]),
    .D(n1114_3),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_4_s1.INIT=1'b0;
  DFFCE ff_nyb_3_s1 (
    .Q(ff_nyb[3]),
    .D(n1115_3),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_3_s1.INIT=1'b0;
  DFFCE ff_nyb_2_s1 (
    .Q(ff_nyb[2]),
    .D(n1116_3),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_2_s1.INIT=1'b0;
  DFFCE ff_nyb_1_s1 (
    .Q(ff_nyb[1]),
    .D(n1117_3),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_1_s1.INIT=1'b0;
  DFFCE ff_nyb_0_s1 (
    .Q(ff_nyb[0]),
    .D(n1118_3),
    .CLK(clk85m),
    .CE(ff_sx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_0_s1.INIT=1'b0;
  DFFCE ff_command_enable_s1 (
    .Q(w_status_command_enable),
    .D(ff_start),
    .CLK(clk85m),
    .CE(ff_command_enable_6),
    .CLEAR(n36_6) 
);
defparam ff_command_enable_s1.INIT=1'b0;
  DFFCE ff_read_pixel_7_s1 (
    .Q(w_status_color[7]),
    .D(n1299_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_7_s1.INIT=1'b0;
  DFFCE ff_read_pixel_6_s1 (
    .Q(w_status_color[6]),
    .D(n1300_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_6_s1.INIT=1'b0;
  DFFCE ff_read_pixel_5_s1 (
    .Q(w_status_color[5]),
    .D(n1301_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_5_s1.INIT=1'b0;
  DFFCE ff_read_pixel_4_s1 (
    .Q(w_status_color[4]),
    .D(n1302_11),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_4_s1.INIT=1'b0;
  DFFCE ff_read_pixel_3_s1 (
    .Q(w_status_color[3]),
    .D(n1303_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_3_s1.INIT=1'b0;
  DFFCE ff_read_pixel_2_s1 (
    .Q(w_status_color[2]),
    .D(n1304_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_2_s1.INIT=1'b0;
  DFFCE ff_read_pixel_1_s1 (
    .Q(w_status_color[1]),
    .D(n1305_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_1_s1.INIT=1'b0;
  DFFCE ff_read_pixel_0_s1 (
    .Q(w_status_color[0]),
    .D(n1306_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_0_s1.INIT=1'b0;
  DFFCE ff_state_5_s1 (
    .Q(ff_state[5]),
    .D(n1680_7),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_5_s1.INIT=1'b0;
  DFFCE ff_state_4_s1 (
    .Q(ff_state[4]),
    .D(n1681_7),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_4_s1.INIT=1'b0;
  DFFCE ff_state_3_s1 (
    .Q(ff_state[3]),
    .D(n1682_3),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_3_s1.INIT=1'b0;
  DFFCE ff_state_2_s1 (
    .Q(ff_state[2]),
    .D(n1683_3),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_2_s1.INIT=1'b0;
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1684_3),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_1_s1.INIT=1'b0;
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1685_3),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_0_s1.INIT=1'b0;
  DFFCE ff_count_valid_s1 (
    .Q(ff_count_valid),
    .D(n1669_19),
    .CLK(clk85m),
    .CE(ff_count_valid_9),
    .CLEAR(n36_6) 
);
defparam ff_count_valid_s1.INIT=1'b0;
  DFFCE ff_dx_8_s1 (
    .Q(ff_dx[8]),
    .D(n540_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_7_s1 (
    .Q(ff_dx[7]),
    .D(n541_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_6_s1 (
    .Q(ff_dx[6]),
    .D(n542_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_5_s1 (
    .Q(ff_dx[5]),
    .D(n543_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_4_s1 (
    .Q(ff_dx[4]),
    .D(n544_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_3_s1 (
    .Q(ff_dx[3]),
    .D(n545_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_2_s1 (
    .Q(ff_dx[2]),
    .D(n546_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_1_s1 (
    .Q(ff_dx[1]),
    .D(n547_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_0_s1 (
    .Q(ff_dx[0]),
    .D(n548_6),
    .CLK(clk85m),
    .CE(ff_dx_8_8),
    .CLEAR(n36_6) 
);
  DFFC ff_read_byte_7_s3 (
    .Q(ff_read_byte[7]),
    .D(n1307_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_7_s3.INIT=1'b0;
  DFFC ff_read_byte_6_s3 (
    .Q(ff_read_byte[6]),
    .D(n1308_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_6_s3.INIT=1'b0;
  DFFC ff_read_byte_5_s3 (
    .Q(ff_read_byte[5]),
    .D(n1309_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_5_s3.INIT=1'b0;
  DFFC ff_read_byte_4_s3 (
    .Q(ff_read_byte[4]),
    .D(n1310_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_4_s3.INIT=1'b0;
  DFFC ff_read_byte_3_s3 (
    .Q(ff_read_byte[3]),
    .D(n1311_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_3_s3.INIT=1'b0;
  DFFC ff_read_byte_2_s3 (
    .Q(ff_read_byte[2]),
    .D(n1312_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_2_s3.INIT=1'b0;
  DFFC ff_read_byte_1_s3 (
    .Q(ff_read_byte[1]),
    .D(n1313_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_1_s3.INIT=1'b0;
  DFFC ff_read_byte_0_s3 (
    .Q(ff_read_byte[0]),
    .D(n1314_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_0_s3.INIT=1'b0;
  ALU \w_next_sx[0]_1_s  (
    .SUM(w_next_sx[0]),
    .COUT(\w_next_sx[0]_1_1 ),
    .I0(ff_sx[0]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_sx[0]_1_s .ALU_MODE=2;
  ALU \w_next_sx[1]_1_s  (
    .SUM(w_next_sx[1]),
    .COUT(\w_next_sx[1]_1_1 ),
    .I0(ff_sx[1]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[0]_1_1 ) 
);
defparam \w_next_sx[1]_1_s .ALU_MODE=2;
  ALU \w_next_sx[2]_1_s  (
    .SUM(w_next_sx[2]),
    .COUT(\w_next_sx[2]_1_1 ),
    .I0(ff_sx[2]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[1]_1_1 ) 
);
defparam \w_next_sx[2]_1_s .ALU_MODE=2;
  ALU \w_next_sx[3]_1_s  (
    .SUM(w_next_sx[3]),
    .COUT(\w_next_sx[3]_1_1 ),
    .I0(ff_sx[3]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[2]_1_1 ) 
);
defparam \w_next_sx[3]_1_s .ALU_MODE=2;
  ALU \w_next_sx[4]_1_s  (
    .SUM(w_next_sx[4]),
    .COUT(\w_next_sx[4]_1_1 ),
    .I0(ff_sx[4]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[3]_1_1 ) 
);
defparam \w_next_sx[4]_1_s .ALU_MODE=2;
  ALU \w_next_sx[5]_1_s  (
    .SUM(w_next_sx[5]),
    .COUT(\w_next_sx[5]_1_1 ),
    .I0(ff_sx[5]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[4]_1_1 ) 
);
defparam \w_next_sx[5]_1_s .ALU_MODE=2;
  ALU \w_next_sx[6]_1_s  (
    .SUM(w_next_sx[6]),
    .COUT(\w_next_sx[6]_1_1 ),
    .I0(ff_sx[6]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[5]_1_1 ) 
);
defparam \w_next_sx[6]_1_s .ALU_MODE=2;
  ALU \w_next_sx[7]_1_s  (
    .SUM(w_next_sx[7]),
    .COUT(\w_next_sx[7]_1_1 ),
    .I0(ff_sx[7]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[6]_1_1 ) 
);
defparam \w_next_sx[7]_1_s .ALU_MODE=2;
  ALU \w_next_sx[8]_1_s  (
    .SUM(w_next_sx[8]),
    .COUT(\w_next_sx[8]_1_1 ),
    .I0(ff_sx[8]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[7]_1_1 ) 
);
defparam \w_next_sx[8]_1_s .ALU_MODE=2;
  ALU \w_next_sx[9]_1_s  (
    .SUM(w_next_sx[9]),
    .COUT(\w_next_sx[9]_1_0_COUT ),
    .I0(GND),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_sx[8]_1_1 ) 
);
defparam \w_next_sx[9]_1_s .ALU_MODE=2;
  ALU \w_next_sy[0]_1_s  (
    .SUM(w_next_sy[0]),
    .COUT(\w_next_sy[0]_1_1 ),
    .I0(ff_sy[0]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_sy[0]_1_s .ALU_MODE=2;
  ALU \w_next_sy[1]_1_s  (
    .SUM(w_next_sy[1]),
    .COUT(\w_next_sy[1]_1_1 ),
    .I0(ff_sy[1]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[0]_1_1 ) 
);
defparam \w_next_sy[1]_1_s .ALU_MODE=2;
  ALU \w_next_sy[2]_1_s  (
    .SUM(w_next_sy[2]),
    .COUT(\w_next_sy[2]_1_1 ),
    .I0(ff_sy[2]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[1]_1_1 ) 
);
defparam \w_next_sy[2]_1_s .ALU_MODE=2;
  ALU \w_next_sy[3]_1_s  (
    .SUM(w_next_sy[3]),
    .COUT(\w_next_sy[3]_1_1 ),
    .I0(ff_sy[3]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[2]_1_1 ) 
);
defparam \w_next_sy[3]_1_s .ALU_MODE=2;
  ALU \w_next_sy[4]_1_s  (
    .SUM(w_next_sy[4]),
    .COUT(\w_next_sy[4]_1_1 ),
    .I0(ff_sy[4]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[3]_1_1 ) 
);
defparam \w_next_sy[4]_1_s .ALU_MODE=2;
  ALU \w_next_sy[5]_1_s  (
    .SUM(w_next_sy[5]),
    .COUT(\w_next_sy[5]_1_1 ),
    .I0(ff_sy[5]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[4]_1_1 ) 
);
defparam \w_next_sy[5]_1_s .ALU_MODE=2;
  ALU \w_next_sy[6]_1_s  (
    .SUM(w_next_sy[6]),
    .COUT(\w_next_sy[6]_1_1 ),
    .I0(ff_sy[6]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[5]_1_1 ) 
);
defparam \w_next_sy[6]_1_s .ALU_MODE=2;
  ALU \w_next_sy[7]_1_s  (
    .SUM(w_next_sy[7]),
    .COUT(\w_next_sy[7]_1_1 ),
    .I0(ff_sy[7]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[6]_1_1 ) 
);
defparam \w_next_sy[7]_1_s .ALU_MODE=2;
  ALU \w_next_sy[8]_1_s  (
    .SUM(w_next_sy[8]),
    .COUT(\w_next_sy[8]_1_1 ),
    .I0(ff_sy[8]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[7]_1_1 ) 
);
defparam \w_next_sy[8]_1_s .ALU_MODE=2;
  ALU \w_next_sy[9]_1_s  (
    .SUM(w_next_sy[9]),
    .COUT(\w_next_sy[9]_1_0_COUT ),
    .I0(ff_sy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_sy[8]_1_1 ) 
);
defparam \w_next_sy[9]_1_s .ALU_MODE=2;
  ALU \w_next_dx[0]_1_s  (
    .SUM(w_next_dx[0]),
    .COUT(\w_next_dx[0]_1_1 ),
    .I0(ff_dx[0]),
    .I1(w_next[0]),
    .I3(ff_dix_3_4),
    .CIN(ff_dix) 
);
defparam \w_next_dx[0]_1_s .ALU_MODE=2;
  ALU \w_next_dx[1]_1_s  (
    .SUM(w_next_dx[1]),
    .COUT(\w_next_dx[1]_1_1 ),
    .I0(ff_dx[1]),
    .I1(w_next[1]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[0]_1_1 ) 
);
defparam \w_next_dx[1]_1_s .ALU_MODE=2;
  ALU \w_next_dx[2]_1_s  (
    .SUM(w_next_dx[2]),
    .COUT(\w_next_dx[2]_1_1 ),
    .I0(ff_dx[2]),
    .I1(w_next[2]),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[1]_1_1 ) 
);
defparam \w_next_dx[2]_1_s .ALU_MODE=2;
  ALU \w_next_dx[3]_1_s  (
    .SUM(w_next_dx[3]),
    .COUT(\w_next_dx[3]_1_1 ),
    .I0(ff_dx[3]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[2]_1_1 ) 
);
defparam \w_next_dx[3]_1_s .ALU_MODE=2;
  ALU \w_next_dx[4]_1_s  (
    .SUM(w_next_dx[4]),
    .COUT(\w_next_dx[4]_1_1 ),
    .I0(ff_dx[4]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[3]_1_1 ) 
);
defparam \w_next_dx[4]_1_s .ALU_MODE=2;
  ALU \w_next_dx[5]_1_s  (
    .SUM(w_next_dx[5]),
    .COUT(\w_next_dx[5]_1_1 ),
    .I0(ff_dx[5]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[4]_1_1 ) 
);
defparam \w_next_dx[5]_1_s .ALU_MODE=2;
  ALU \w_next_dx[6]_1_s  (
    .SUM(w_next_dx[6]),
    .COUT(\w_next_dx[6]_1_1 ),
    .I0(ff_dx[6]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[5]_1_1 ) 
);
defparam \w_next_dx[6]_1_s .ALU_MODE=2;
  ALU \w_next_dx[7]_1_s  (
    .SUM(w_next_dx[7]),
    .COUT(\w_next_dx[7]_1_1 ),
    .I0(ff_dx[7]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[6]_1_1 ) 
);
defparam \w_next_dx[7]_1_s .ALU_MODE=2;
  ALU \w_next_dx[8]_1_s  (
    .SUM(w_next_dx[8]),
    .COUT(\w_next_dx[8]_1_1 ),
    .I0(ff_dx[8]),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[7]_1_1 ) 
);
defparam \w_next_dx[8]_1_s .ALU_MODE=2;
  ALU \w_next_dx[9]_1_s  (
    .SUM(w_next_dx[9]),
    .COUT(\w_next_dx[9]_1_0_COUT ),
    .I0(GND),
    .I1(GND),
    .I3(ff_dix_3_4),
    .CIN(\w_next_dx[8]_1_1 ) 
);
defparam \w_next_dx[9]_1_s .ALU_MODE=2;
  ALU \w_next_dy[0]_1_s  (
    .SUM(w_next_dy[0]),
    .COUT(\w_next_dy[0]_1_1 ),
    .I0(ff_dy[0]),
    .I1(VCC),
    .I3(ff_diy_3_4),
    .CIN(ff_diy) 
);
defparam \w_next_dy[0]_1_s .ALU_MODE=2;
  ALU \w_next_dy[1]_1_s  (
    .SUM(w_next_dy[1]),
    .COUT(\w_next_dy[1]_1_1 ),
    .I0(ff_dy[1]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[0]_1_1 ) 
);
defparam \w_next_dy[1]_1_s .ALU_MODE=2;
  ALU \w_next_dy[2]_1_s  (
    .SUM(w_next_dy[2]),
    .COUT(\w_next_dy[2]_1_1 ),
    .I0(ff_dy[2]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[1]_1_1 ) 
);
defparam \w_next_dy[2]_1_s .ALU_MODE=2;
  ALU \w_next_dy[3]_1_s  (
    .SUM(w_next_dy[3]),
    .COUT(\w_next_dy[3]_1_1 ),
    .I0(ff_dy[3]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[2]_1_1 ) 
);
defparam \w_next_dy[3]_1_s .ALU_MODE=2;
  ALU \w_next_dy[4]_1_s  (
    .SUM(w_next_dy[4]),
    .COUT(\w_next_dy[4]_1_1 ),
    .I0(ff_dy[4]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[3]_1_1 ) 
);
defparam \w_next_dy[4]_1_s .ALU_MODE=2;
  ALU \w_next_dy[5]_1_s  (
    .SUM(w_next_dy[5]),
    .COUT(\w_next_dy[5]_1_1 ),
    .I0(ff_dy[5]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[4]_1_1 ) 
);
defparam \w_next_dy[5]_1_s .ALU_MODE=2;
  ALU \w_next_dy[6]_1_s  (
    .SUM(w_next_dy[6]),
    .COUT(\w_next_dy[6]_1_1 ),
    .I0(ff_dy[6]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[5]_1_1 ) 
);
defparam \w_next_dy[6]_1_s .ALU_MODE=2;
  ALU \w_next_dy[7]_1_s  (
    .SUM(w_next_dy[7]),
    .COUT(\w_next_dy[7]_1_1 ),
    .I0(ff_dy[7]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[6]_1_1 ) 
);
defparam \w_next_dy[7]_1_s .ALU_MODE=2;
  ALU \w_next_dy[8]_1_s  (
    .SUM(w_next_dy[8]),
    .COUT(\w_next_dy[8]_1_1 ),
    .I0(ff_dy[8]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[7]_1_1 ) 
);
defparam \w_next_dy[8]_1_s .ALU_MODE=2;
  ALU \w_next_dy[9]_1_s  (
    .SUM(w_next_dy[9]),
    .COUT(\w_next_dy[9]_1_0_COUT ),
    .I0(ff_dy[9]),
    .I1(GND),
    .I3(ff_diy_3_4),
    .CIN(\w_next_dy[8]_1_1 ) 
);
defparam \w_next_dy[9]_1_s .ALU_MODE=2;
  ALU n1088_s (
    .SUM(n1088_1),
    .COUT(n1088_2),
    .I0(w_next_nyb[0]),
    .I1(reg_nx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1088_s.ALU_MODE=0;
  ALU n1087_s (
    .SUM(n1087_1),
    .COUT(n1087_2),
    .I0(w_next_nyb[1]),
    .I1(reg_nx[1]),
    .I3(GND),
    .CIN(n1088_2) 
);
defparam n1087_s.ALU_MODE=0;
  ALU n1086_s (
    .SUM(n1086_1),
    .COUT(n1086_2),
    .I0(w_next_nyb[2]),
    .I1(reg_nx[2]),
    .I3(GND),
    .CIN(n1087_2) 
);
defparam n1086_s.ALU_MODE=0;
  ALU n1085_s (
    .SUM(n1085_1),
    .COUT(n1085_2),
    .I0(w_next_nyb[3]),
    .I1(reg_nx[3]),
    .I3(GND),
    .CIN(n1086_2) 
);
defparam n1085_s.ALU_MODE=0;
  ALU n1084_s (
    .SUM(n1084_1),
    .COUT(n1084_2),
    .I0(w_next_nyb[4]),
    .I1(reg_nx[4]),
    .I3(GND),
    .CIN(n1085_2) 
);
defparam n1084_s.ALU_MODE=0;
  ALU n1083_s (
    .SUM(n1083_1),
    .COUT(n1083_2),
    .I0(w_next_nyb[5]),
    .I1(reg_nx[5]),
    .I3(GND),
    .CIN(n1084_2) 
);
defparam n1083_s.ALU_MODE=0;
  ALU n1082_s (
    .SUM(n1082_1),
    .COUT(n1082_2),
    .I0(w_next_nyb[6]),
    .I1(reg_nx[6]),
    .I3(GND),
    .CIN(n1083_2) 
);
defparam n1082_s.ALU_MODE=0;
  ALU n1081_s (
    .SUM(n1081_1),
    .COUT(n1081_2),
    .I0(w_next_nyb[7]),
    .I1(reg_nx[7]),
    .I3(GND),
    .CIN(n1082_2) 
);
defparam n1081_s.ALU_MODE=0;
  ALU n1080_s (
    .SUM(n1080_1),
    .COUT(n1080_2),
    .I0(w_next_nyb[8]),
    .I1(reg_nx[8]),
    .I3(GND),
    .CIN(n1081_2) 
);
defparam n1080_s.ALU_MODE=0;
  ALU n1079_s (
    .SUM(n1079_1),
    .COUT(n1079_0_COUT),
    .I0(w_next_nyb[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n1080_2) 
);
defparam n1079_s.ALU_MODE=0;
  ALU w_next_nyb_0_s (
    .SUM(w_next_nyb[0]),
    .COUT(w_next_nyb_0_3),
    .I0(ff_nyb[0]),
    .I1(ff_ny[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_next_nyb_0_s.ALU_MODE=1;
  ALU w_next_nyb_1_s (
    .SUM(w_next_nyb[1]),
    .COUT(w_next_nyb_1_3),
    .I0(ff_nyb[1]),
    .I1(ff_ny[1]),
    .I3(GND),
    .CIN(w_next_nyb_0_3) 
);
defparam w_next_nyb_1_s.ALU_MODE=1;
  ALU w_next_nyb_2_s (
    .SUM(w_next_nyb[2]),
    .COUT(w_next_nyb_2_3),
    .I0(ff_nyb[2]),
    .I1(ff_ny[2]),
    .I3(GND),
    .CIN(w_next_nyb_1_3) 
);
defparam w_next_nyb_2_s.ALU_MODE=1;
  ALU w_next_nyb_3_s (
    .SUM(w_next_nyb[3]),
    .COUT(w_next_nyb_3_3),
    .I0(ff_nyb[3]),
    .I1(ff_ny[3]),
    .I3(GND),
    .CIN(w_next_nyb_2_3) 
);
defparam w_next_nyb_3_s.ALU_MODE=1;
  ALU w_next_nyb_4_s (
    .SUM(w_next_nyb[4]),
    .COUT(w_next_nyb_4_3),
    .I0(ff_nyb[4]),
    .I1(ff_ny[4]),
    .I3(GND),
    .CIN(w_next_nyb_3_3) 
);
defparam w_next_nyb_4_s.ALU_MODE=1;
  ALU w_next_nyb_5_s (
    .SUM(w_next_nyb[5]),
    .COUT(w_next_nyb_5_3),
    .I0(ff_nyb[5]),
    .I1(ff_ny[5]),
    .I3(GND),
    .CIN(w_next_nyb_4_3) 
);
defparam w_next_nyb_5_s.ALU_MODE=1;
  ALU w_next_nyb_6_s (
    .SUM(w_next_nyb[6]),
    .COUT(w_next_nyb_6_3),
    .I0(ff_nyb[6]),
    .I1(ff_ny[6]),
    .I3(GND),
    .CIN(w_next_nyb_5_3) 
);
defparam w_next_nyb_6_s.ALU_MODE=1;
  ALU w_next_nyb_7_s (
    .SUM(w_next_nyb[7]),
    .COUT(w_next_nyb_7_3),
    .I0(ff_nyb[7]),
    .I1(ff_ny[7]),
    .I3(GND),
    .CIN(w_next_nyb_6_3) 
);
defparam w_next_nyb_7_s.ALU_MODE=1;
  ALU w_next_nyb_8_s (
    .SUM(w_next_nyb[8]),
    .COUT(w_next_nyb_8_3),
    .I0(ff_nyb[8]),
    .I1(ff_ny[8]),
    .I3(GND),
    .CIN(w_next_nyb_7_3) 
);
defparam w_next_nyb_8_s.ALU_MODE=1;
  ALU w_next_nyb_9_s (
    .SUM(w_next_nyb[9]),
    .COUT(n1169_9),
    .I0(ff_nyb[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_next_nyb_8_3) 
);
defparam w_next_nyb_9_s.ALU_MODE=1;
  ALU n895_s (
    .SUM(n895_2),
    .COUT(n895_3),
    .I0(ff_nx[0]),
    .I1(w_next[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n895_s.ALU_MODE=1;
  ALU n894_s (
    .SUM(n894_2),
    .COUT(n894_3),
    .I0(ff_nx[1]),
    .I1(w_next[1]),
    .I3(GND),
    .CIN(n895_3) 
);
defparam n894_s.ALU_MODE=1;
  ALU n893_s (
    .SUM(n893_2),
    .COUT(n893_3),
    .I0(ff_nx[2]),
    .I1(w_next[2]),
    .I3(GND),
    .CIN(n894_3) 
);
defparam n893_s.ALU_MODE=1;
  ALU n892_s (
    .SUM(n892_2),
    .COUT(n892_3),
    .I0(ff_nx[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n893_3) 
);
defparam n892_s.ALU_MODE=1;
  ALU n891_s (
    .SUM(n891_2),
    .COUT(n891_3),
    .I0(ff_nx[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n892_3) 
);
defparam n891_s.ALU_MODE=1;
  ALU n890_s (
    .SUM(n890_2),
    .COUT(n890_3),
    .I0(ff_nx[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n891_3) 
);
defparam n890_s.ALU_MODE=1;
  ALU n889_s (
    .SUM(n889_2),
    .COUT(n889_3),
    .I0(ff_nx[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n890_3) 
);
defparam n889_s.ALU_MODE=1;
  ALU n888_s (
    .SUM(n888_2),
    .COUT(n888_3),
    .I0(ff_nx[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n889_3) 
);
defparam n888_s.ALU_MODE=1;
  MUX2_LUT5 n1289_s5 (
    .O(n1289_9),
    .I0(n1289_6),
    .I1(n1289_7),
    .S0(ff_xsel[1]) 
);
  MUX2_LUT5 n1290_s5 (
    .O(n1290_9),
    .I0(n1290_6),
    .I1(n1290_7),
    .S0(ff_xsel[1]) 
);
  INV ff_dix_3_s2 (
    .O(ff_dix_3_4),
    .I(ff_dix) 
);
  INV ff_diy_3_s2 (
    .O(ff_diy_3_4),
    .I(ff_diy) 
);
  vdp_command_cache u_cache (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_start(ff_start),
    .ff_cache_vram_write(ff_cache_vram_write),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .ff_cache_flush_start(ff_cache_flush_start),
    .ff_cache_vram_valid(ff_cache_vram_valid),
    .n354_7(n354_7),
    .w_pulse1(w_pulse1),
    .ff_vram_wdata_mask_3_9(ff_vram_wdata_mask_3_9),
    .ff_cache_vram_address(ff_cache_vram_address[16:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .ff_cache_vram_wdata(ff_cache_vram_wdata[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_command_vram_write(w_command_vram_write),
    .w_cache_vram_rdata_en(w_cache_vram_rdata_en),
    .w_command_vram_valid(w_command_vram_valid),
    .ff_busy(ff_busy),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cache_vram_rdata(w_cache_vram_rdata[7:0]),
    .ff_flush_state(ff_flush_state[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command */
module vdp_vram_interface (
  w_pre_vram_refresh,
  clk85m,
  n36_6,
  w_sdram_rdata_en,
  w_vram_interleave,
  w_pulse1,
  ff_reset_n2_1,
  w_screen_mode_vram_valid,
  ff_sdr_ready,
  w_cpu_vram_write,
  w_command_vram_write,
  w_command_vram_valid,
  ff_vram_valid_12,
  reg_sprite_disable,
  n317_8,
  ff_vram_valid,
  w_ic_vram_valid,
  w_sdram_rdata,
  w_cpu_vram_address,
  w_command_vram_address,
  w_screen_pos_x_Z,
  w_command_vram_wdata_mask,
  w_cpu_vram_wdata,
  w_command_vram_wdata,
  w_ic_vram_address,
  w_screen_mode_vram_address,
  reg_sprite_attribute_table_base,
  ff_current_plane_num,
  w_sdram_refresh,
  w_sdram_write,
  ff_vram_refresh,
  w_cpu_vram_rdata_en,
  w_command_vram_rdata_en,
  n127_3,
  n354_7,
  ff_vram_wdata_mask_3_9,
  w_sdram_valid,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_screen_mode_vram_rdata,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_cpu_vram_rdata,
  w_command_vram_rdata,
  w_sprite_vram_rdata8
)
;
input w_pre_vram_refresh;
input clk85m;
input n36_6;
input w_sdram_rdata_en;
input w_vram_interleave;
input w_pulse1;
input ff_reset_n2_1;
input w_screen_mode_vram_valid;
input ff_sdr_ready;
input w_cpu_vram_write;
input w_command_vram_write;
input w_command_vram_valid;
input ff_vram_valid_12;
input reg_sprite_disable;
input n317_8;
input ff_vram_valid;
input w_ic_vram_valid;
input [31:0] w_sdram_rdata;
input [16:0] w_cpu_vram_address;
input [16:2] w_command_vram_address;
input [3:0] w_screen_pos_x_Z;
input [3:0] w_command_vram_wdata_mask;
input [7:0] w_cpu_vram_wdata;
input [31:0] w_command_vram_wdata;
input [16:0] w_ic_vram_address;
input [16:0] w_screen_mode_vram_address;
input [16:7] reg_sprite_attribute_table_base;
input [4:0] ff_current_plane_num;
output w_sdram_refresh;
output w_sdram_write;
output ff_vram_refresh;
output w_cpu_vram_rdata_en;
output w_command_vram_rdata_en;
output n127_3;
output n354_7;
output ff_vram_wdata_mask_3_9;
output w_sdram_valid;
output [16:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [31:0] w_screen_mode_vram_rdata;
output w_sprite_vram_rdata_0;
output w_sprite_vram_rdata_1;
output w_sprite_vram_rdata_2;
output w_sprite_vram_rdata_3;
output w_sprite_vram_rdata_4;
output w_sprite_vram_rdata_5;
output w_sprite_vram_rdata_6;
output w_sprite_vram_rdata_7;
output w_sprite_vram_rdata_8;
output w_sprite_vram_rdata_9;
output w_sprite_vram_rdata_10;
output w_sprite_vram_rdata_11;
output w_sprite_vram_rdata_12;
output w_sprite_vram_rdata_13;
output w_sprite_vram_rdata_14;
output w_sprite_vram_rdata_15;
output w_sprite_vram_rdata_16;
output w_sprite_vram_rdata_17;
output w_sprite_vram_rdata_18;
output w_sprite_vram_rdata_19;
output w_sprite_vram_rdata_20;
output w_sprite_vram_rdata_21;
output w_sprite_vram_rdata_22;
output w_sprite_vram_rdata_23;
output w_sprite_vram_rdata_24;
output w_sprite_vram_rdata_25;
output w_sprite_vram_rdata_26;
output w_sprite_vram_rdata_27;
output w_sprite_vram_rdata_31;
output [7:0] w_cpu_vram_rdata;
output [31:0] w_command_vram_rdata;
output [7:0] w_sprite_vram_rdata8;
wire w_cpu_vram_address_15_2;
wire w_cpu_vram_address_14_2;
wire w_cpu_vram_address_13_2;
wire w_cpu_vram_address_12_2;
wire w_cpu_vram_address_11_2;
wire w_cpu_vram_address_10_2;
wire w_cpu_vram_address_9_2;
wire w_cpu_vram_address_8_2;
wire w_cpu_vram_address_7_2;
wire w_cpu_vram_address_6_2;
wire w_cpu_vram_address_5_2;
wire w_cpu_vram_address_4_2;
wire w_cpu_vram_address_3_2;
wire w_cpu_vram_address_2_2;
wire w_command_vram_address_15_2;
wire w_command_vram_address_14_2;
wire w_command_vram_address_13_2;
wire w_command_vram_address_12_2;
wire w_command_vram_address_11_2;
wire w_command_vram_address_10_2;
wire w_command_vram_address_9_2;
wire w_command_vram_address_8_2;
wire w_command_vram_address_7_2;
wire w_command_vram_address_6_2;
wire w_command_vram_address_5_2;
wire w_command_vram_address_4_2;
wire w_command_vram_address_3_2;
wire w_command_vram_address_2_2;
wire w_rdata8_7_6;
wire w_rdata8_7_7;
wire w_rdata8_6_6;
wire w_rdata8_6_7;
wire w_rdata8_5_6;
wire w_rdata8_5_7;
wire w_rdata8_4_6;
wire w_rdata8_4_7;
wire w_rdata8_3_6;
wire w_rdata8_3_7;
wire w_rdata8_2_6;
wire w_rdata8_2_7;
wire w_rdata8_1_6;
wire w_rdata8_1_7;
wire w_rdata8_0_6;
wire w_rdata8_0_7;
wire n602_3;
wire n185_3;
wire n186_3;
wire n187_3;
wire n188_3;
wire n370_5;
wire n1486_3;
wire n1613_3;
wire n1518_3;
wire n1558_3;
wire n1566_3;
wire ff_vram_refresh_8;
wire ff_vram_wdata_mask_3_5;
wire ff_cpu_vram_rdata_en_6;
wire ff_command_vram_rdata_en_6;
wire n36_10;
wire n404_9;
wire n403_9;
wire n402_9;
wire n401_9;
wire n400_9;
wire n399_9;
wire n398_9;
wire n397_9;
wire n396_9;
wire n395_9;
wire n394_9;
wire n393_9;
wire n392_9;
wire n391_9;
wire n390_9;
wire n389_9;
wire n388_9;
wire n387_9;
wire n386_9;
wire n385_9;
wire n384_9;
wire n383_9;
wire n382_9;
wire n381_9;
wire n380_9;
wire n379_9;
wire n378_9;
wire n377_9;
wire n376_9;
wire n375_9;
wire n374_9;
wire n373_9;
wire n372_10;
wire n35_8;
wire n185_4;
wire n185_5;
wire n354_6;
wire n354_8;
wire n355_6;
wire n356_6;
wire n357_6;
wire n358_6;
wire n359_6;
wire n360_6;
wire n361_6;
wire n362_6;
wire n363_6;
wire n364_6;
wire n365_6;
wire n366_6;
wire n367_6;
wire n368_6;
wire n369_6;
wire n369_7;
wire n370_6;
wire ff_vram_wdata_mask_3_6;
wire n36_11;
wire n354_9;
wire n354_10;
wire n354_11;
wire n355_7;
wire n355_8;
wire n356_7;
wire n357_7;
wire n358_7;
wire n359_7;
wire n360_7;
wire n361_7;
wire n362_7;
wire n363_7;
wire n364_7;
wire n365_7;
wire n366_7;
wire n367_7;
wire n368_7;
wire n369_8;
wire n370_7;
wire n354_12;
wire n355_9;
wire n356_8;
wire n357_8;
wire n358_8;
wire n359_8;
wire n360_8;
wire n361_8;
wire n362_8;
wire n363_8;
wire n364_8;
wire n365_8;
wire n366_8;
wire n367_8;
wire n368_8;
wire ff_vram_write_9;
wire n34_12;
wire ff_vram_rdata_sel_2_9;
wire n369_10;
wire n368_10;
wire n367_10;
wire n366_10;
wire n365_10;
wire n364_10;
wire n363_10;
wire n362_10;
wire n361_10;
wire n360_10;
wire n359_10;
wire n358_10;
wire n357_10;
wire n356_10;
wire n355_11;
wire n354_14;
wire n371_10;
wire n371_12;
wire n190_4;
wire n191_4;
wire n192_4;
wire n193_4;
wire n194_4;
wire n195_4;
wire n196_4;
wire n197_4;
wire n198_4;
wire n199_4;
wire n200_4;
wire n201_4;
wire n202_4;
wire n203_4;
wire [1:0] ff_vram_address;
wire [2:0] ff_vram_rdata_sel_d1;
wire [1:0] ff_vram_byte_sel;
wire [2:0] ff_vram_rdata_sel;
wire [7:0] w_rdata8;
wire VCC;
wire GND;
  LUT3 n190_s3 (
    .F(w_cpu_vram_address_15_2),
    .I0(w_cpu_vram_address[15]),
    .I1(w_cpu_vram_address[16]),
    .I2(w_vram_interleave) 
);
defparam n190_s3.INIT=8'hCA;
  LUT3 n191_s3 (
    .F(w_cpu_vram_address_14_2),
    .I0(w_cpu_vram_address[14]),
    .I1(w_cpu_vram_address[15]),
    .I2(w_vram_interleave) 
);
defparam n191_s3.INIT=8'hCA;
  LUT3 n192_s3 (
    .F(w_cpu_vram_address_13_2),
    .I0(w_cpu_vram_address[13]),
    .I1(w_cpu_vram_address[14]),
    .I2(w_vram_interleave) 
);
defparam n192_s3.INIT=8'hCA;
  LUT3 n193_s3 (
    .F(w_cpu_vram_address_12_2),
    .I0(w_cpu_vram_address[12]),
    .I1(w_cpu_vram_address[13]),
    .I2(w_vram_interleave) 
);
defparam n193_s3.INIT=8'hCA;
  LUT3 n194_s3 (
    .F(w_cpu_vram_address_11_2),
    .I0(w_cpu_vram_address[11]),
    .I1(w_cpu_vram_address[12]),
    .I2(w_vram_interleave) 
);
defparam n194_s3.INIT=8'hCA;
  LUT3 n195_s3 (
    .F(w_cpu_vram_address_10_2),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[11]),
    .I2(w_vram_interleave) 
);
defparam n195_s3.INIT=8'hCA;
  LUT3 n196_s3 (
    .F(w_cpu_vram_address_9_2),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[10]),
    .I2(w_vram_interleave) 
);
defparam n196_s3.INIT=8'hCA;
  LUT3 n197_s3 (
    .F(w_cpu_vram_address_8_2),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[9]),
    .I2(w_vram_interleave) 
);
defparam n197_s3.INIT=8'hCA;
  LUT3 n198_s3 (
    .F(w_cpu_vram_address_7_2),
    .I0(w_cpu_vram_address[7]),
    .I1(w_cpu_vram_address[8]),
    .I2(w_vram_interleave) 
);
defparam n198_s3.INIT=8'hCA;
  LUT3 n199_s3 (
    .F(w_cpu_vram_address_6_2),
    .I0(w_cpu_vram_address[6]),
    .I1(w_cpu_vram_address[7]),
    .I2(w_vram_interleave) 
);
defparam n199_s3.INIT=8'hCA;
  LUT3 n200_s3 (
    .F(w_cpu_vram_address_5_2),
    .I0(w_cpu_vram_address[5]),
    .I1(w_cpu_vram_address[6]),
    .I2(w_vram_interleave) 
);
defparam n200_s3.INIT=8'hCA;
  LUT3 n201_s3 (
    .F(w_cpu_vram_address_4_2),
    .I0(w_cpu_vram_address[4]),
    .I1(w_cpu_vram_address[5]),
    .I2(w_vram_interleave) 
);
defparam n201_s3.INIT=8'hCA;
  LUT3 n202_s3 (
    .F(w_cpu_vram_address_3_2),
    .I0(w_cpu_vram_address[3]),
    .I1(w_cpu_vram_address[4]),
    .I2(w_vram_interleave) 
);
defparam n202_s3.INIT=8'hCA;
  LUT3 n203_s3 (
    .F(w_cpu_vram_address_2_2),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[3]),
    .I2(w_vram_interleave) 
);
defparam n203_s3.INIT=8'hCA;
  LUT3 n190_s2 (
    .F(w_command_vram_address_15_2),
    .I0(w_command_vram_address[15]),
    .I1(w_command_vram_address[16]),
    .I2(w_vram_interleave) 
);
defparam n190_s2.INIT=8'hCA;
  LUT3 n191_s2 (
    .F(w_command_vram_address_14_2),
    .I0(w_command_vram_address[14]),
    .I1(w_command_vram_address[15]),
    .I2(w_vram_interleave) 
);
defparam n191_s2.INIT=8'hCA;
  LUT3 n192_s2 (
    .F(w_command_vram_address_13_2),
    .I0(w_command_vram_address[13]),
    .I1(w_command_vram_address[14]),
    .I2(w_vram_interleave) 
);
defparam n192_s2.INIT=8'hCA;
  LUT3 n193_s2 (
    .F(w_command_vram_address_12_2),
    .I0(w_command_vram_address[12]),
    .I1(w_command_vram_address[13]),
    .I2(w_vram_interleave) 
);
defparam n193_s2.INIT=8'hCA;
  LUT3 n194_s2 (
    .F(w_command_vram_address_11_2),
    .I0(w_command_vram_address[11]),
    .I1(w_command_vram_address[12]),
    .I2(w_vram_interleave) 
);
defparam n194_s2.INIT=8'hCA;
  LUT3 n195_s2 (
    .F(w_command_vram_address_10_2),
    .I0(w_command_vram_address[10]),
    .I1(w_command_vram_address[11]),
    .I2(w_vram_interleave) 
);
defparam n195_s2.INIT=8'hCA;
  LUT3 n196_s2 (
    .F(w_command_vram_address_9_2),
    .I0(w_command_vram_address[9]),
    .I1(w_command_vram_address[10]),
    .I2(w_vram_interleave) 
);
defparam n196_s2.INIT=8'hCA;
  LUT3 n197_s2 (
    .F(w_command_vram_address_8_2),
    .I0(w_command_vram_address[8]),
    .I1(w_command_vram_address[9]),
    .I2(w_vram_interleave) 
);
defparam n197_s2.INIT=8'hCA;
  LUT3 n198_s2 (
    .F(w_command_vram_address_7_2),
    .I0(w_command_vram_address[7]),
    .I1(w_command_vram_address[8]),
    .I2(w_vram_interleave) 
);
defparam n198_s2.INIT=8'hCA;
  LUT3 n199_s2 (
    .F(w_command_vram_address_6_2),
    .I0(w_command_vram_address[6]),
    .I1(w_command_vram_address[7]),
    .I2(w_vram_interleave) 
);
defparam n199_s2.INIT=8'hCA;
  LUT3 n200_s2 (
    .F(w_command_vram_address_5_2),
    .I0(w_command_vram_address[5]),
    .I1(w_command_vram_address[6]),
    .I2(w_vram_interleave) 
);
defparam n200_s2.INIT=8'hCA;
  LUT3 n201_s2 (
    .F(w_command_vram_address_4_2),
    .I0(w_command_vram_address[4]),
    .I1(w_command_vram_address[5]),
    .I2(w_vram_interleave) 
);
defparam n201_s2.INIT=8'hCA;
  LUT3 n202_s2 (
    .F(w_command_vram_address_3_2),
    .I0(w_command_vram_address[3]),
    .I1(w_command_vram_address[4]),
    .I2(w_vram_interleave) 
);
defparam n202_s2.INIT=8'hCA;
  LUT3 n203_s2 (
    .F(w_command_vram_address_2_2),
    .I0(w_command_vram_address[2]),
    .I1(w_command_vram_address[3]),
    .I2(w_vram_interleave) 
);
defparam n203_s2.INIT=8'hCA;
  LUT3 w_rdata8_7_s6 (
    .F(w_rdata8_7_6),
    .I0(w_sdram_rdata[7]),
    .I1(w_sdram_rdata[15]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s6.INIT=8'hCA;
  LUT3 w_rdata8_7_s7 (
    .F(w_rdata8_7_7),
    .I0(w_sdram_rdata[23]),
    .I1(w_sdram_rdata[31]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s7.INIT=8'hCA;
  LUT3 w_rdata8_6_s6 (
    .F(w_rdata8_6_6),
    .I0(w_sdram_rdata[6]),
    .I1(w_sdram_rdata[14]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s6.INIT=8'hCA;
  LUT3 w_rdata8_6_s7 (
    .F(w_rdata8_6_7),
    .I0(w_sdram_rdata[22]),
    .I1(w_sdram_rdata[30]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s7.INIT=8'hCA;
  LUT3 w_rdata8_5_s6 (
    .F(w_rdata8_5_6),
    .I0(w_sdram_rdata[5]),
    .I1(w_sdram_rdata[13]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s6.INIT=8'hCA;
  LUT3 w_rdata8_5_s7 (
    .F(w_rdata8_5_7),
    .I0(w_sdram_rdata[21]),
    .I1(w_sdram_rdata[29]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s7.INIT=8'hCA;
  LUT3 w_rdata8_4_s6 (
    .F(w_rdata8_4_6),
    .I0(w_sdram_rdata[4]),
    .I1(w_sdram_rdata[12]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s6.INIT=8'hCA;
  LUT3 w_rdata8_4_s7 (
    .F(w_rdata8_4_7),
    .I0(w_sdram_rdata[20]),
    .I1(w_sdram_rdata[28]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s7.INIT=8'hCA;
  LUT3 w_rdata8_3_s6 (
    .F(w_rdata8_3_6),
    .I0(w_sdram_rdata[3]),
    .I1(w_sdram_rdata[11]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s6.INIT=8'hCA;
  LUT3 w_rdata8_3_s7 (
    .F(w_rdata8_3_7),
    .I0(w_sdram_rdata[19]),
    .I1(w_sdram_rdata[27]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s7.INIT=8'hCA;
  LUT3 w_rdata8_2_s6 (
    .F(w_rdata8_2_6),
    .I0(w_sdram_rdata[2]),
    .I1(w_sdram_rdata[10]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s6.INIT=8'hCA;
  LUT3 w_rdata8_2_s7 (
    .F(w_rdata8_2_7),
    .I0(w_sdram_rdata[18]),
    .I1(w_sdram_rdata[26]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s7.INIT=8'hCA;
  LUT3 w_rdata8_1_s6 (
    .F(w_rdata8_1_6),
    .I0(w_sdram_rdata[1]),
    .I1(w_sdram_rdata[9]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s6.INIT=8'hCA;
  LUT3 w_rdata8_1_s7 (
    .F(w_rdata8_1_7),
    .I0(w_sdram_rdata[17]),
    .I1(w_sdram_rdata[25]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s7.INIT=8'hCA;
  LUT3 w_rdata8_0_s6 (
    .F(w_rdata8_0_6),
    .I0(w_sdram_rdata[0]),
    .I1(w_sdram_rdata[8]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s6.INIT=8'hCA;
  LUT3 w_rdata8_0_s7 (
    .F(w_rdata8_0_7),
    .I0(w_sdram_rdata[16]),
    .I1(w_sdram_rdata[24]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s7.INIT=8'hCA;
  LUT3 n127_s0 (
    .F(n127_3),
    .I0(w_pulse1),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n602_3) 
);
defparam n127_s0.INIT=8'h80;
  LUT3 n602_s0 (
    .F(n602_3),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]) 
);
defparam n602_s0.INIT=8'h10;
  LUT4 n185_s0 (
    .F(n185_3),
    .I0(n185_4),
    .I1(n185_5),
    .I2(w_command_vram_wdata_mask[3]),
    .I3(n127_3) 
);
defparam n185_s0.INIT=16'h7770;
  LUT4 n186_s0 (
    .F(n186_3),
    .I0(n185_4),
    .I1(w_command_vram_wdata_mask[2]),
    .I2(n185_5),
    .I3(n127_3) 
);
defparam n186_s0.INIT=16'hAF0C;
  LUT4 n187_s0 (
    .F(n187_3),
    .I0(n185_4),
    .I1(w_command_vram_wdata_mask[1]),
    .I2(n185_5),
    .I3(n127_3) 
);
defparam n187_s0.INIT=16'hF5FC;
  LUT4 n188_s0 (
    .F(n188_3),
    .I0(n185_4),
    .I1(w_command_vram_wdata_mask[0]),
    .I2(n185_5),
    .I3(n127_3) 
);
defparam n188_s0.INIT=16'hFAFC;
  LUT4 n370_s2 (
    .F(n370_5),
    .I0(n185_4),
    .I1(n127_3),
    .I2(n370_6),
    .I3(n354_7) 
);
defparam n370_s2.INIT=16'h88F0;
  LUT4 n1486_s0 (
    .F(n1486_3),
    .I0(ff_vram_rdata_sel_d1[1]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[0]) 
);
defparam n1486_s0.INIT=16'h1000;
  LUT2 n1613_s0 (
    .F(n1613_3),
    .I0(ff_reset_n2_1),
    .I1(n1518_3) 
);
defparam n1613_s0.INIT=4'h8;
  LUT4 n1518_s0 (
    .F(n1518_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1518_s0.INIT=16'h1000;
  LUT4 n1558_s0 (
    .F(n1558_3),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[0]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1558_s0.INIT=16'h4000;
  LUT4 n1566_s0 (
    .F(n1566_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[2]) 
);
defparam n1566_s0.INIT=16'h1000;
  LUT4 ff_vram_refresh_s3 (
    .F(ff_vram_refresh_8),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_sdram_refresh),
    .I2(n602_3),
    .I3(w_pre_vram_refresh) 
);
defparam ff_vram_refresh_s3.INIT=16'hFF10;
  LUT4 ff_vram_wdata_mask_3_s2 (
    .F(ff_vram_wdata_mask_3_5),
    .I0(ff_vram_wdata_mask_3_6),
    .I1(n354_7),
    .I2(ff_reset_n2_1),
    .I3(n371_12) 
);
defparam ff_vram_wdata_mask_3_s2.INIT=16'h4000;
  LUT4 ff_cpu_vram_rdata_en_s3 (
    .F(ff_cpu_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[0]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_cpu_vram_rdata_en_s3.INIT=16'h40FF;
  LUT4 ff_command_vram_rdata_en_s3 (
    .F(ff_command_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[2]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_command_vram_rdata_en_s3.INIT=16'h10FF;
  LUT4 n36_s5 (
    .F(n36_10),
    .I0(n127_3),
    .I1(n36_11),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n36_s5.INIT=16'hF800;
  LUT4 n404_s4 (
    .F(n404_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n404_s4.INIT=16'hAC00;
  LUT4 n403_s4 (
    .F(n403_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n403_s4.INIT=16'hAC00;
  LUT4 n402_s4 (
    .F(n402_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n402_s4.INIT=16'hAC00;
  LUT4 n401_s4 (
    .F(n401_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n401_s4.INIT=16'hAC00;
  LUT4 n400_s4 (
    .F(n400_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n400_s4.INIT=16'hAC00;
  LUT4 n399_s4 (
    .F(n399_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n399_s4.INIT=16'hAC00;
  LUT4 n398_s4 (
    .F(n398_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n398_s4.INIT=16'hAC00;
  LUT4 n397_s4 (
    .F(n397_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n397_s4.INIT=16'hAC00;
  LUT4 n396_s4 (
    .F(n396_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[8]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n396_s4.INIT=16'hAC00;
  LUT4 n395_s4 (
    .F(n395_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[9]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n395_s4.INIT=16'hAC00;
  LUT4 n394_s4 (
    .F(n394_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[10]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n394_s4.INIT=16'hAC00;
  LUT4 n393_s4 (
    .F(n393_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[11]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n393_s4.INIT=16'hAC00;
  LUT4 n392_s4 (
    .F(n392_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[12]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n392_s4.INIT=16'hAC00;
  LUT4 n391_s4 (
    .F(n391_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[13]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n391_s4.INIT=16'hAC00;
  LUT4 n390_s4 (
    .F(n390_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[14]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n390_s4.INIT=16'hAC00;
  LUT4 n389_s4 (
    .F(n389_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[15]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n389_s4.INIT=16'hAC00;
  LUT4 n388_s4 (
    .F(n388_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[16]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n388_s4.INIT=16'hAC00;
  LUT4 n387_s4 (
    .F(n387_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[17]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n387_s4.INIT=16'hAC00;
  LUT4 n386_s4 (
    .F(n386_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[18]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n386_s4.INIT=16'hAC00;
  LUT4 n385_s4 (
    .F(n385_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[19]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n385_s4.INIT=16'hAC00;
  LUT4 n384_s4 (
    .F(n384_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[20]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n384_s4.INIT=16'hAC00;
  LUT4 n383_s4 (
    .F(n383_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[21]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n383_s4.INIT=16'hAC00;
  LUT4 n382_s4 (
    .F(n382_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[22]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n382_s4.INIT=16'hAC00;
  LUT4 n381_s4 (
    .F(n381_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[23]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n381_s4.INIT=16'hAC00;
  LUT4 n380_s4 (
    .F(n380_9),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[24]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n380_s4.INIT=16'hAC00;
  LUT4 n379_s4 (
    .F(n379_9),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[25]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n379_s4.INIT=16'hAC00;
  LUT4 n378_s4 (
    .F(n378_9),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[26]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n378_s4.INIT=16'hAC00;
  LUT4 n377_s4 (
    .F(n377_9),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[27]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n377_s4.INIT=16'hAC00;
  LUT4 n376_s4 (
    .F(n376_9),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[28]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n376_s4.INIT=16'hAC00;
  LUT4 n375_s4 (
    .F(n375_9),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[29]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n375_s4.INIT=16'hAC00;
  LUT4 n374_s4 (
    .F(n374_9),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[30]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n374_s4.INIT=16'hAC00;
  LUT4 n373_s4 (
    .F(n373_9),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[31]),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n373_s4.INIT=16'hAC00;
  LUT4 n372_s5 (
    .F(n372_10),
    .I0(w_cpu_vram_write),
    .I1(w_command_vram_write),
    .I2(n127_3),
    .I3(n354_7) 
);
defparam n372_s5.INIT=16'hAC00;
  LUT4 n35_s3 (
    .F(n35_8),
    .I0(n36_11),
    .I1(n127_3),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n35_s3.INIT=16'h0D00;
  LUT3 n185_s1 (
    .F(n185_4),
    .I0(w_cpu_vram_address[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_vram_interleave) 
);
defparam n185_s1.INIT=8'hAC;
  LUT4 n185_s2 (
    .F(n185_5),
    .I0(w_cpu_vram_address[2]),
    .I1(w_cpu_vram_address[1]),
    .I2(w_vram_interleave),
    .I3(n127_3) 
);
defparam n185_s2.INIT=16'hAC00;
  LUT4 n354_s3 (
    .F(n354_6),
    .I0(w_vram_interleave),
    .I1(w_command_vram_address[16]),
    .I2(n354_9),
    .I3(n127_3) 
);
defparam n354_s3.INIT=16'h0FBB;
  LUT2 n354_s4 (
    .F(n354_7),
    .I0(w_screen_mode_vram_valid),
    .I1(n36_11) 
);
defparam n354_s4.INIT=4'h4;
  LUT3 n354_s5 (
    .F(n354_8),
    .I0(n354_10),
    .I1(n354_11),
    .I2(n36_11) 
);
defparam n354_s5.INIT=8'h3A;
  LUT3 n355_s3 (
    .F(n355_6),
    .I0(n355_7),
    .I1(n355_8),
    .I2(w_vram_interleave) 
);
defparam n355_s3.INIT=8'hCA;
  LUT3 n356_s3 (
    .F(n356_6),
    .I0(n356_7),
    .I1(n355_7),
    .I2(w_vram_interleave) 
);
defparam n356_s3.INIT=8'hCA;
  LUT3 n357_s3 (
    .F(n357_6),
    .I0(n357_7),
    .I1(n356_7),
    .I2(w_vram_interleave) 
);
defparam n357_s3.INIT=8'hCA;
  LUT3 n358_s3 (
    .F(n358_6),
    .I0(n358_7),
    .I1(n357_7),
    .I2(w_vram_interleave) 
);
defparam n358_s3.INIT=8'hCA;
  LUT3 n359_s3 (
    .F(n359_6),
    .I0(n359_7),
    .I1(n358_7),
    .I2(w_vram_interleave) 
);
defparam n359_s3.INIT=8'hCA;
  LUT3 n360_s3 (
    .F(n360_6),
    .I0(n360_7),
    .I1(n359_7),
    .I2(w_vram_interleave) 
);
defparam n360_s3.INIT=8'hCA;
  LUT3 n361_s3 (
    .F(n361_6),
    .I0(n361_7),
    .I1(n360_7),
    .I2(w_vram_interleave) 
);
defparam n361_s3.INIT=8'hCA;
  LUT3 n362_s3 (
    .F(n362_6),
    .I0(n362_7),
    .I1(n361_7),
    .I2(w_vram_interleave) 
);
defparam n362_s3.INIT=8'hCA;
  LUT3 n363_s3 (
    .F(n363_6),
    .I0(n363_7),
    .I1(n362_7),
    .I2(w_vram_interleave) 
);
defparam n363_s3.INIT=8'hCA;
  LUT3 n364_s3 (
    .F(n364_6),
    .I0(n364_7),
    .I1(n363_7),
    .I2(w_vram_interleave) 
);
defparam n364_s3.INIT=8'hCA;
  LUT3 n365_s3 (
    .F(n365_6),
    .I0(n365_7),
    .I1(n364_7),
    .I2(w_vram_interleave) 
);
defparam n365_s3.INIT=8'hCA;
  LUT3 n366_s3 (
    .F(n366_6),
    .I0(n366_7),
    .I1(n365_7),
    .I2(w_vram_interleave) 
);
defparam n366_s3.INIT=8'hCA;
  LUT3 n367_s3 (
    .F(n367_6),
    .I0(n367_7),
    .I1(n366_7),
    .I2(w_vram_interleave) 
);
defparam n367_s3.INIT=8'hCA;
  LUT3 n368_s3 (
    .F(n368_6),
    .I0(n368_7),
    .I1(n367_7),
    .I2(w_vram_interleave) 
);
defparam n368_s3.INIT=8'hCA;
  LUT3 n369_s3 (
    .F(n369_6),
    .I0(n369_8),
    .I1(n368_7),
    .I2(w_vram_interleave) 
);
defparam n369_s3.INIT=8'h35;
  LUT4 n369_s4 (
    .F(n369_7),
    .I0(n127_3),
    .I1(w_vram_interleave),
    .I2(w_command_vram_address[2]),
    .I3(n185_5) 
);
defparam n369_s4.INIT=16'h00BF;
  LUT3 n370_s3 (
    .F(n370_6),
    .I0(n370_7),
    .I1(n369_8),
    .I2(w_vram_interleave) 
);
defparam n370_s3.INIT=8'hCA;
  LUT3 ff_vram_wdata_mask_3_s3 (
    .F(ff_vram_wdata_mask_3_6),
    .I0(ff_vram_wdata_mask_3_9),
    .I1(w_command_vram_valid),
    .I2(ff_vram_valid_12) 
);
defparam ff_vram_wdata_mask_3_s3.INIT=8'h07;
  LUT4 n36_s6 (
    .F(n36_11),
    .I0(reg_sprite_disable),
    .I1(n317_8),
    .I2(ff_vram_valid),
    .I3(w_ic_vram_valid) 
);
defparam n36_s6.INIT=16'h00EF;
  LUT3 n354_s6 (
    .F(n354_9),
    .I0(w_cpu_vram_address[16]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_vram_interleave) 
);
defparam n354_s6.INIT=8'hCA;
  LUT3 n354_s7 (
    .F(n354_10),
    .I0(n354_12),
    .I1(w_ic_vram_address[0]),
    .I2(w_vram_interleave) 
);
defparam n354_s7.INIT=8'hC5;
  LUT4 n354_s8 (
    .F(n354_11),
    .I0(w_screen_mode_vram_address[0]),
    .I1(w_screen_mode_vram_address[16]),
    .I2(w_vram_interleave),
    .I3(w_screen_mode_vram_valid) 
);
defparam n354_s8.INIT=16'h5300;
  LUT3 n355_s4 (
    .F(n355_7),
    .I0(n355_9),
    .I1(w_screen_mode_vram_address[15]),
    .I2(n36_11) 
);
defparam n355_s4.INIT=8'hC5;
  LUT3 n355_s5 (
    .F(n355_8),
    .I0(n354_12),
    .I1(w_screen_mode_vram_address[16]),
    .I2(n36_11) 
);
defparam n355_s5.INIT=8'hC5;
  LUT3 n356_s4 (
    .F(n356_7),
    .I0(n356_8),
    .I1(w_screen_mode_vram_address[14]),
    .I2(n36_11) 
);
defparam n356_s4.INIT=8'hC5;
  LUT3 n357_s4 (
    .F(n357_7),
    .I0(n357_8),
    .I1(w_screen_mode_vram_address[13]),
    .I2(n36_11) 
);
defparam n357_s4.INIT=8'hC5;
  LUT3 n358_s4 (
    .F(n358_7),
    .I0(n358_8),
    .I1(w_screen_mode_vram_address[12]),
    .I2(n36_11) 
);
defparam n358_s4.INIT=8'hC5;
  LUT3 n359_s4 (
    .F(n359_7),
    .I0(n359_8),
    .I1(w_screen_mode_vram_address[11]),
    .I2(n36_11) 
);
defparam n359_s4.INIT=8'hC5;
  LUT3 n360_s4 (
    .F(n360_7),
    .I0(n360_8),
    .I1(w_screen_mode_vram_address[10]),
    .I2(n36_11) 
);
defparam n360_s4.INIT=8'hC5;
  LUT3 n361_s4 (
    .F(n361_7),
    .I0(n361_8),
    .I1(w_screen_mode_vram_address[9]),
    .I2(n36_11) 
);
defparam n361_s4.INIT=8'hC5;
  LUT3 n362_s4 (
    .F(n362_7),
    .I0(n362_8),
    .I1(w_screen_mode_vram_address[8]),
    .I2(n36_11) 
);
defparam n362_s4.INIT=8'hC5;
  LUT3 n363_s4 (
    .F(n363_7),
    .I0(n363_8),
    .I1(w_screen_mode_vram_address[7]),
    .I2(n36_11) 
);
defparam n363_s4.INIT=8'hC5;
  LUT3 n364_s4 (
    .F(n364_7),
    .I0(n364_8),
    .I1(w_screen_mode_vram_address[6]),
    .I2(n36_11) 
);
defparam n364_s4.INIT=8'hC5;
  LUT3 n365_s4 (
    .F(n365_7),
    .I0(n365_8),
    .I1(w_screen_mode_vram_address[5]),
    .I2(n36_11) 
);
defparam n365_s4.INIT=8'hC5;
  LUT3 n366_s4 (
    .F(n366_7),
    .I0(n366_8),
    .I1(w_screen_mode_vram_address[4]),
    .I2(n36_11) 
);
defparam n366_s4.INIT=8'hC5;
  LUT3 n367_s4 (
    .F(n367_7),
    .I0(n367_8),
    .I1(w_screen_mode_vram_address[3]),
    .I2(n36_11) 
);
defparam n367_s4.INIT=8'hC5;
  LUT3 n368_s4 (
    .F(n368_7),
    .I0(n368_8),
    .I1(w_screen_mode_vram_address[2]),
    .I2(n36_11) 
);
defparam n368_s4.INIT=8'hC5;
  LUT3 n369_s5 (
    .F(n369_8),
    .I0(w_ic_vram_address[1]),
    .I1(w_screen_mode_vram_address[1]),
    .I2(n36_11) 
);
defparam n369_s5.INIT=8'hCA;
  LUT3 n370_s4 (
    .F(n370_7),
    .I0(w_screen_mode_vram_address[0]),
    .I1(w_ic_vram_address[0]),
    .I2(n36_11) 
);
defparam n370_s4.INIT=8'hAC;
  LUT3 n354_s9 (
    .F(n354_12),
    .I0(reg_sprite_attribute_table_base[16]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[16]) 
);
defparam n354_s9.INIT=8'h07;
  LUT3 n355_s6 (
    .F(n355_9),
    .I0(reg_sprite_attribute_table_base[15]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[15]) 
);
defparam n355_s6.INIT=8'h07;
  LUT3 n356_s5 (
    .F(n356_8),
    .I0(reg_sprite_attribute_table_base[14]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[14]) 
);
defparam n356_s5.INIT=8'h07;
  LUT3 n357_s5 (
    .F(n357_8),
    .I0(reg_sprite_attribute_table_base[13]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[13]) 
);
defparam n357_s5.INIT=8'h07;
  LUT3 n358_s5 (
    .F(n358_8),
    .I0(reg_sprite_attribute_table_base[12]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[12]) 
);
defparam n358_s5.INIT=8'h07;
  LUT3 n359_s5 (
    .F(n359_8),
    .I0(reg_sprite_attribute_table_base[11]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[11]) 
);
defparam n359_s5.INIT=8'h07;
  LUT3 n360_s5 (
    .F(n360_8),
    .I0(reg_sprite_attribute_table_base[10]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[10]) 
);
defparam n360_s5.INIT=8'h07;
  LUT3 n361_s5 (
    .F(n361_8),
    .I0(reg_sprite_attribute_table_base[9]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[9]) 
);
defparam n361_s5.INIT=8'h07;
  LUT3 n362_s5 (
    .F(n362_8),
    .I0(reg_sprite_attribute_table_base[8]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[8]) 
);
defparam n362_s5.INIT=8'h07;
  LUT3 n363_s5 (
    .F(n363_8),
    .I0(reg_sprite_attribute_table_base[7]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[7]) 
);
defparam n363_s5.INIT=8'h07;
  LUT3 n364_s5 (
    .F(n364_8),
    .I0(ff_current_plane_num[4]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[6]) 
);
defparam n364_s5.INIT=8'h07;
  LUT3 n365_s5 (
    .F(n365_8),
    .I0(ff_current_plane_num[3]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[5]) 
);
defparam n365_s5.INIT=8'h07;
  LUT3 n366_s5 (
    .F(n366_8),
    .I0(ff_current_plane_num[2]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[4]) 
);
defparam n366_s5.INIT=8'h07;
  LUT3 n367_s5 (
    .F(n367_8),
    .I0(ff_current_plane_num[1]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[3]) 
);
defparam n367_s5.INIT=8'h07;
  LUT3 n368_s5 (
    .F(n368_8),
    .I0(ff_current_plane_num[0]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[2]) 
);
defparam n368_s5.INIT=8'h07;
  LUT3 ff_vram_wdata_mask_3_s5 (
    .F(ff_vram_wdata_mask_3_9),
    .I0(n602_3),
    .I1(w_pre_vram_refresh),
    .I2(ff_vram_refresh) 
);
defparam ff_vram_wdata_mask_3_s5.INIT=8'h02;
  LUT4 ff_vram_write_s5 (
    .F(ff_vram_write_9),
    .I0(ff_vram_wdata_mask_3_6),
    .I1(n354_7),
    .I2(w_sdram_valid),
    .I3(ff_sdr_ready) 
);
defparam ff_vram_write_s5.INIT=16'h0700;
  LUT4 n34_s6 (
    .F(n34_12),
    .I0(n127_3),
    .I1(ff_sdr_ready),
    .I2(w_screen_mode_vram_valid),
    .I3(n36_11) 
);
defparam n34_s6.INIT=16'h0400;
  LUT4 ff_vram_rdata_sel_2_s3 (
    .F(ff_vram_rdata_sel_2_9),
    .I0(ff_sdr_ready),
    .I1(w_screen_mode_vram_valid),
    .I2(n36_11),
    .I3(ff_vram_wdata_mask_3_6) 
);
defparam ff_vram_rdata_sel_2_s3.INIT=16'hDFFF;
  LUT4 n369_s6 (
    .F(n369_10),
    .I0(n369_6),
    .I1(n369_7),
    .I2(w_screen_mode_vram_valid),
    .I3(n36_11) 
);
defparam n369_s6.INIT=16'h5355;
  LUT4 n368_s6 (
    .F(n368_10),
    .I0(n368_6),
    .I1(n203_4),
    .I2(w_screen_mode_vram_valid),
    .I3(n36_11) 
);
defparam n368_s6.INIT=16'hACAA;
  LUT4 n367_s6 (
    .F(n367_10),
    .I0(n367_6),
    .I1(n202_4),
    .I2(w_screen_mode_vram_valid),
    .I3(n36_11) 
);
defparam n367_s6.INIT=16'hACAA;
  LUT4 n366_s6 (
    .F(n366_10),
    .I0(n366_6),
    .I1(n201_4),
    .I2(w_screen_mode_vram_valid),
    .I3(n36_11) 
);
defparam n366_s6.INIT=16'hACAA;
  LUT4 n365_s6 (
    .F(n365_10),
    .I0(n365_6),
    .I1(n200_4),
    .I2(w_screen_mode_vram_valid),
    .I3(n36_11) 
);
defparam n365_s6.INIT=16'hACAA;
  LUT4 n364_s6 (
    .F(n364_10),
    .I0(n364_6),
    .I1(n199_4),
    .I2(w_screen_mode_vram_valid),
    .I3(n36_11) 
);
defparam n364_s6.INIT=16'hACAA;
  LUT4 n363_s6 (
    .F(n363_10),
    .I0(n363_6),
    .I1(n198_4),
    .I2(w_screen_mode_vram_valid),
    .I3(n36_11) 
);
defparam n363_s6.INIT=16'hACAA;
  LUT4 n362_s6 (
    .F(n362_10),
    .I0(n362_6),
    .I1(n197_4),
    .I2(w_screen_mode_vram_valid),
    .I3(n36_11) 
);
defparam n362_s6.INIT=16'hACAA;
  LUT4 n361_s6 (
    .F(n361_10),
    .I0(n361_6),
    .I1(n196_4),
    .I2(w_screen_mode_vram_valid),
    .I3(n36_11) 
);
defparam n361_s6.INIT=16'hACAA;
  LUT4 n360_s6 (
    .F(n360_10),
    .I0(n360_6),
    .I1(n195_4),
    .I2(w_screen_mode_vram_valid),
    .I3(n36_11) 
);
defparam n360_s6.INIT=16'hACAA;
  LUT4 n359_s6 (
    .F(n359_10),
    .I0(n359_6),
    .I1(n194_4),
    .I2(w_screen_mode_vram_valid),
    .I3(n36_11) 
);
defparam n359_s6.INIT=16'hACAA;
  LUT4 n358_s6 (
    .F(n358_10),
    .I0(n358_6),
    .I1(n193_4),
    .I2(w_screen_mode_vram_valid),
    .I3(n36_11) 
);
defparam n358_s6.INIT=16'hACAA;
  LUT4 n357_s6 (
    .F(n357_10),
    .I0(n357_6),
    .I1(n192_4),
    .I2(w_screen_mode_vram_valid),
    .I3(n36_11) 
);
defparam n357_s6.INIT=16'hACAA;
  LUT4 n356_s6 (
    .F(n356_10),
    .I0(n356_6),
    .I1(n191_4),
    .I2(w_screen_mode_vram_valid),
    .I3(n36_11) 
);
defparam n356_s6.INIT=16'hACAA;
  LUT4 n355_s7 (
    .F(n355_11),
    .I0(n355_6),
    .I1(n190_4),
    .I2(w_screen_mode_vram_valid),
    .I3(n36_11) 
);
defparam n355_s7.INIT=16'hACAA;
  LUT4 n354_s10 (
    .F(n354_14),
    .I0(n354_6),
    .I1(w_screen_mode_vram_valid),
    .I2(n36_11),
    .I3(n354_8) 
);
defparam n354_s10.INIT=16'hDF00;
  LUT3 n371_s4 (
    .F(n371_10),
    .I0(w_sdram_valid),
    .I1(ff_sdr_ready),
    .I2(ff_vram_rdata_sel_2_9) 
);
defparam n371_s4.INIT=8'h40;
  LUT2 n371_s5 (
    .F(n371_12),
    .I0(w_sdram_valid),
    .I1(ff_sdr_ready) 
);
defparam n371_s5.INIT=4'h4;
  DFFC ff_vram_refresh_pulse_s0 (
    .Q(w_sdram_refresh),
    .D(w_pre_vram_refresh),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_sdram_address[16]),
    .D(n354_14),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_sdram_address[15]),
    .D(n355_11),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_sdram_address[14]),
    .D(n356_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_sdram_address[13]),
    .D(n357_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_sdram_address[12]),
    .D(n358_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_sdram_address[11]),
    .D(n359_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_sdram_address[10]),
    .D(n360_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_sdram_address[9]),
    .D(n361_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_sdram_address[8]),
    .D(n362_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_sdram_address[7]),
    .D(n363_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_sdram_address[6]),
    .D(n364_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_sdram_address[5]),
    .D(n365_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_sdram_address[4]),
    .D(n366_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_sdram_address[3]),
    .D(n367_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_sdram_address[2]),
    .D(n368_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s0 (
    .Q(ff_vram_address[1]),
    .D(n369_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s0 (
    .Q(ff_vram_address[0]),
    .D(n370_5),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_sdram_write),
    .D(n372_10),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_sdram_wdata[31]),
    .D(n373_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_sdram_wdata[30]),
    .D(n374_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_sdram_wdata[29]),
    .D(n375_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_sdram_wdata[28]),
    .D(n376_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_sdram_wdata[27]),
    .D(n377_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_sdram_wdata[26]),
    .D(n378_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_sdram_wdata[25]),
    .D(n379_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_sdram_wdata[24]),
    .D(n380_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_sdram_wdata[23]),
    .D(n381_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_sdram_wdata[22]),
    .D(n382_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_sdram_wdata[21]),
    .D(n383_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_sdram_wdata[20]),
    .D(n384_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_sdram_wdata[19]),
    .D(n385_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_sdram_wdata[18]),
    .D(n386_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_sdram_wdata[17]),
    .D(n387_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_sdram_wdata[16]),
    .D(n388_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_sdram_wdata[15]),
    .D(n389_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_sdram_wdata[14]),
    .D(n390_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_sdram_wdata[13]),
    .D(n391_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_sdram_wdata[12]),
    .D(n392_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_sdram_wdata[11]),
    .D(n393_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_sdram_wdata[10]),
    .D(n394_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_sdram_wdata[9]),
    .D(n395_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_sdram_wdata[8]),
    .D(n396_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_sdram_wdata[7]),
    .D(n397_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_sdram_wdata[6]),
    .D(n398_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_sdram_wdata[5]),
    .D(n399_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_sdram_wdata[4]),
    .D(n400_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_sdram_wdata[3]),
    .D(n401_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_sdram_wdata[2]),
    .D(n402_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_sdram_wdata[1]),
    .D(n403_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_sdram_wdata[0]),
    .D(n404_9),
    .CLK(clk85m),
    .CE(ff_vram_write_9),
    .CLEAR(n36_6) 
);
  DFFE ff_vram_wdata_mask_3_s0 (
    .Q(w_sdram_wdata_mask[3]),
    .D(n185_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_2_s0 (
    .Q(w_sdram_wdata_mask[2]),
    .D(n186_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_1_s0 (
    .Q(w_sdram_wdata_mask[1]),
    .D(n187_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFE ff_vram_wdata_mask_0_s0 (
    .Q(w_sdram_wdata_mask[0]),
    .D(n188_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_5) 
);
  DFFCE ff_vram_rdata_sel_d1_2_s0 (
    .Q(ff_vram_rdata_sel_d1[2]),
    .D(ff_vram_rdata_sel[2]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_1_s0 (
    .Q(ff_vram_rdata_sel_d1[1]),
    .D(ff_vram_rdata_sel[1]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_0_s0 (
    .Q(ff_vram_rdata_sel_d1[0]),
    .D(ff_vram_rdata_sel[0]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_1_s0 (
    .Q(ff_vram_byte_sel[1]),
    .D(ff_vram_address[1]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_0_s0 (
    .Q(ff_vram_byte_sel[0]),
    .D(ff_vram_address[0]),
    .CLK(clk85m),
    .CE(n602_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_31_s0 (
    .Q(w_screen_mode_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_30_s0 (
    .Q(w_screen_mode_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_29_s0 (
    .Q(w_screen_mode_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_28_s0 (
    .Q(w_screen_mode_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_27_s0 (
    .Q(w_screen_mode_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_26_s0 (
    .Q(w_screen_mode_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_25_s0 (
    .Q(w_screen_mode_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_24_s0 (
    .Q(w_screen_mode_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_23_s0 (
    .Q(w_screen_mode_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_22_s0 (
    .Q(w_screen_mode_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_21_s0 (
    .Q(w_screen_mode_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_20_s0 (
    .Q(w_screen_mode_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_19_s0 (
    .Q(w_screen_mode_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_18_s0 (
    .Q(w_screen_mode_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_17_s0 (
    .Q(w_screen_mode_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_16_s0 (
    .Q(w_screen_mode_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_15_s0 (
    .Q(w_screen_mode_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_14_s0 (
    .Q(w_screen_mode_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_13_s0 (
    .Q(w_screen_mode_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_12_s0 (
    .Q(w_screen_mode_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_11_s0 (
    .Q(w_screen_mode_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_10_s0 (
    .Q(w_screen_mode_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_9_s0 (
    .Q(w_screen_mode_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_8_s0 (
    .Q(w_screen_mode_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_7_s0 (
    .Q(w_screen_mode_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_6_s0 (
    .Q(w_screen_mode_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_5_s0 (
    .Q(w_screen_mode_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_4_s0 (
    .Q(w_screen_mode_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_3_s0 (
    .Q(w_screen_mode_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_2_s0 (
    .Q(w_screen_mode_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_1_s0 (
    .Q(w_screen_mode_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_0_s0 (
    .Q(w_screen_mode_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1486_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_31_s0 (
    .Q(w_sprite_vram_rdata_31),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_27_s0 (
    .Q(w_sprite_vram_rdata_27),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_26_s0 (
    .Q(w_sprite_vram_rdata_26),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_25_s0 (
    .Q(w_sprite_vram_rdata_25),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_24_s0 (
    .Q(w_sprite_vram_rdata_24),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_23_s0 (
    .Q(w_sprite_vram_rdata_23),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_22_s0 (
    .Q(w_sprite_vram_rdata_22),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_21_s0 (
    .Q(w_sprite_vram_rdata_21),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_20_s0 (
    .Q(w_sprite_vram_rdata_20),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_19_s0 (
    .Q(w_sprite_vram_rdata_19),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_18_s0 (
    .Q(w_sprite_vram_rdata_18),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_17_s0 (
    .Q(w_sprite_vram_rdata_17),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_16_s0 (
    .Q(w_sprite_vram_rdata_16),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_15_s0 (
    .Q(w_sprite_vram_rdata_15),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_14_s0 (
    .Q(w_sprite_vram_rdata_14),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_13_s0 (
    .Q(w_sprite_vram_rdata_13),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_12_s0 (
    .Q(w_sprite_vram_rdata_12),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_11_s0 (
    .Q(w_sprite_vram_rdata_11),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_10_s0 (
    .Q(w_sprite_vram_rdata_10),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_9_s0 (
    .Q(w_sprite_vram_rdata_9),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_8_s0 (
    .Q(w_sprite_vram_rdata_8),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_7_s0 (
    .Q(w_sprite_vram_rdata_7),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_6_s0 (
    .Q(w_sprite_vram_rdata_6),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_5_s0 (
    .Q(w_sprite_vram_rdata_5),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_4_s0 (
    .Q(w_sprite_vram_rdata_4),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_3_s0 (
    .Q(w_sprite_vram_rdata_3),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_2_s0 (
    .Q(w_sprite_vram_rdata_2),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_1_s0 (
    .Q(w_sprite_vram_rdata_1),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_0_s0 (
    .Q(w_sprite_vram_rdata_0),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1518_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_7_s0 (
    .Q(w_cpu_vram_rdata[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_6_s0 (
    .Q(w_cpu_vram_rdata[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_5_s0 (
    .Q(w_cpu_vram_rdata[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_4_s0 (
    .Q(w_cpu_vram_rdata[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_3_s0 (
    .Q(w_cpu_vram_rdata[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_2_s0 (
    .Q(w_cpu_vram_rdata[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_1_s0 (
    .Q(w_cpu_vram_rdata[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_0_s0 (
    .Q(w_cpu_vram_rdata[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1558_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_31_s0 (
    .Q(w_command_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_30_s0 (
    .Q(w_command_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_29_s0 (
    .Q(w_command_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_28_s0 (
    .Q(w_command_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_27_s0 (
    .Q(w_command_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_26_s0 (
    .Q(w_command_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_25_s0 (
    .Q(w_command_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_24_s0 (
    .Q(w_command_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_23_s0 (
    .Q(w_command_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_22_s0 (
    .Q(w_command_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_21_s0 (
    .Q(w_command_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_20_s0 (
    .Q(w_command_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_19_s0 (
    .Q(w_command_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_18_s0 (
    .Q(w_command_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_17_s0 (
    .Q(w_command_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_16_s0 (
    .Q(w_command_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_15_s0 (
    .Q(w_command_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_14_s0 (
    .Q(w_command_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_13_s0 (
    .Q(w_command_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_12_s0 (
    .Q(w_command_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_11_s0 (
    .Q(w_command_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_10_s0 (
    .Q(w_command_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_9_s0 (
    .Q(w_command_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_8_s0 (
    .Q(w_command_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_7_s0 (
    .Q(w_command_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_6_s0 (
    .Q(w_command_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_5_s0 (
    .Q(w_command_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_4_s0 (
    .Q(w_command_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_3_s0 (
    .Q(w_command_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_2_s0 (
    .Q(w_command_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_1_s0 (
    .Q(w_command_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_0_s0 (
    .Q(w_command_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1566_3),
    .CLEAR(n36_6) 
);
  DFFE ff_sprite_vram_rdata8_7_s0 (
    .Q(w_sprite_vram_rdata8[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_6_s0 (
    .Q(w_sprite_vram_rdata8[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_5_s0 (
    .Q(w_sprite_vram_rdata8[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_4_s0 (
    .Q(w_sprite_vram_rdata8[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_3_s0 (
    .Q(w_sprite_vram_rdata8[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_2_s0 (
    .Q(w_sprite_vram_rdata8[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_1_s0 (
    .Q(w_sprite_vram_rdata8[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFE ff_sprite_vram_rdata8_0_s0 (
    .Q(w_sprite_vram_rdata8[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1613_3) 
);
  DFFCE ff_vram_refresh_s1 (
    .Q(ff_vram_refresh),
    .D(w_pre_vram_refresh),
    .CLK(clk85m),
    .CE(ff_vram_refresh_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_refresh_s1.INIT=1'b0;
  DFFCE ff_cpu_vram_rdata_en_s1 (
    .Q(w_cpu_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_cpu_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_cpu_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_command_vram_rdata_en_s1 (
    .Q(w_command_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_command_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_command_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_vram_rdata_sel_1_s1 (
    .Q(ff_vram_rdata_sel[1]),
    .D(n35_8),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_0_s1 (
    .Q(ff_vram_rdata_sel[0]),
    .D(n36_10),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_2_s1 (
    .Q(ff_vram_rdata_sel[2]),
    .D(n34_12),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_9),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s4 (
    .Q(w_sdram_valid),
    .D(n371_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s4.INIT=1'b0;
  MUX2_LUT5 n190_s1 (
    .O(n190_4),
    .I0(w_command_vram_address_15_2),
    .I1(w_cpu_vram_address_15_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n191_s1 (
    .O(n191_4),
    .I0(w_command_vram_address_14_2),
    .I1(w_cpu_vram_address_14_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n192_s1 (
    .O(n192_4),
    .I0(w_command_vram_address_13_2),
    .I1(w_cpu_vram_address_13_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n193_s1 (
    .O(n193_4),
    .I0(w_command_vram_address_12_2),
    .I1(w_cpu_vram_address_12_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n194_s1 (
    .O(n194_4),
    .I0(w_command_vram_address_11_2),
    .I1(w_cpu_vram_address_11_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n195_s1 (
    .O(n195_4),
    .I0(w_command_vram_address_10_2),
    .I1(w_cpu_vram_address_10_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n196_s1 (
    .O(n196_4),
    .I0(w_command_vram_address_9_2),
    .I1(w_cpu_vram_address_9_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n197_s1 (
    .O(n197_4),
    .I0(w_command_vram_address_8_2),
    .I1(w_cpu_vram_address_8_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n198_s1 (
    .O(n198_4),
    .I0(w_command_vram_address_7_2),
    .I1(w_cpu_vram_address_7_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n199_s1 (
    .O(n199_4),
    .I0(w_command_vram_address_6_2),
    .I1(w_cpu_vram_address_6_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n200_s1 (
    .O(n200_4),
    .I0(w_command_vram_address_5_2),
    .I1(w_cpu_vram_address_5_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n201_s1 (
    .O(n201_4),
    .I0(w_command_vram_address_4_2),
    .I1(w_cpu_vram_address_4_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n202_s1 (
    .O(n202_4),
    .I0(w_command_vram_address_3_2),
    .I1(w_cpu_vram_address_3_2),
    .S0(n127_3) 
);
  MUX2_LUT5 n203_s1 (
    .O(n203_4),
    .I0(w_command_vram_address_2_2),
    .I1(w_cpu_vram_address_2_2),
    .S0(n127_3) 
);
  MUX2_LUT5 w_rdata8_7_s5 (
    .O(w_rdata8[7]),
    .I0(w_rdata8_7_6),
    .I1(w_rdata8_7_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_6_s5 (
    .O(w_rdata8[6]),
    .I0(w_rdata8_6_6),
    .I1(w_rdata8_6_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_5_s5 (
    .O(w_rdata8[5]),
    .I0(w_rdata8_5_6),
    .I1(w_rdata8_5_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_4_s5 (
    .O(w_rdata8[4]),
    .I0(w_rdata8_4_6),
    .I1(w_rdata8_4_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_3_s5 (
    .O(w_rdata8[3]),
    .I0(w_rdata8_3_6),
    .I1(w_rdata8_3_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_2_s5 (
    .O(w_rdata8[2]),
    .I0(w_rdata8_2_6),
    .I1(w_rdata8_2_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_1_s5 (
    .O(w_rdata8[1]),
    .I0(w_rdata8_1_6),
    .I1(w_rdata8_1_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_0_s5 (
    .O(w_rdata8[0]),
    .I0(w_rdata8_0_6),
    .I1(w_rdata8_0_7),
    .S0(ff_vram_byte_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_vram_interface */
module vdp_color_palette_ram (
  clk85m,
  ff_display_color_oe,
  w_palette_valid,
  w_palette_b,
  w_palette_r,
  w_palette_num,
  ff_display_color,
  w_palette_g,
  w_display_r16,
  w_display_g16,
  w_display_b16
)
;
input clk85m;
input ff_display_color_oe;
input w_palette_valid;
input [2:0] w_palette_b;
input [2:0] w_palette_r;
input [3:0] w_palette_num;
input [3:0] ff_display_color;
input [2:0] w_palette_g;
output [2:0] w_display_r16;
output [2:0] w_display_g16;
output [2:0] w_display_b16;
wire n14_4;
wire n18_3;
wire n19_2;
wire n20_3;
wire n16_3;
wire n17_3;
wire n12_4;
wire n13_3;
wire n15_4;
wire [3:1] DO;
wire VCC;
wire GND;
  DFFE ff_display_r_1_s0 (
    .Q(w_display_r16[1]),
    .D(n13_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_0_s0 (
    .Q(w_display_r16[0]),
    .D(n14_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_2_s0 (
    .Q(w_display_g16[2]),
    .D(n15_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_1_s0 (
    .Q(w_display_g16[1]),
    .D(n16_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_0_s0 (
    .Q(w_display_g16[0]),
    .D(n17_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_2_s0 (
    .Q(w_display_b16[2]),
    .D(n18_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_1_s0 (
    .Q(w_display_b16[1]),
    .D(n19_2),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_0_s0 (
    .Q(w_display_b16[0]),
    .D(n20_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_2_s0 (
    .Q(w_display_r16[2]),
    .D(n12_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  RAM16SDP4 ram_b_ram_b_0_0_s (
    .DO({n14_4,n18_3,n19_2,n20_3}),
    .DI({w_palette_r[0],w_palette_b[2:0]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_1_s (
    .DO({n16_3,n17_3,n12_4,n13_3}),
    .DI({w_palette_g[1:0],w_palette_r[2:1]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_2_s (
    .DO({DO[3:1],n15_4}),
    .DI({GND,GND,GND,w_palette_g[2]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette_ram */
module vdp_color_palette (
  clk85m,
  n36_6,
  reg_color0_opaque,
  w_sprite_display_color_en,
  w_next_0_4,
  w_palette_valid,
  n438_7,
  n1627_7,
  w_next_0_6,
  n317_8,
  w_palette_num,
  w_palette_r,
  w_palette_g,
  w_palette_b,
  reg_screen_mode,
  w_screen_mode_display_color,
  w_screen_pos_x_Z,
  reg_backdrop_color,
  w_sprite_display_color,
  w_4colors_mode,
  w_4colors_mode_5,
  n240_4,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_vdp_b
)
;
input clk85m;
input n36_6;
input reg_color0_opaque;
input w_sprite_display_color_en;
input w_next_0_4;
input w_palette_valid;
input n438_7;
input n1627_7;
input w_next_0_6;
input n317_8;
input [3:0] w_palette_num;
input [2:0] w_palette_r;
input [2:0] w_palette_g;
input [2:0] w_palette_b;
input [4:0] reg_screen_mode;
input [7:0] w_screen_mode_display_color;
input [3:0] w_screen_pos_x_Z;
input [3:0] reg_backdrop_color;
input [3:0] w_sprite_display_color;
output w_4colors_mode;
output w_4colors_mode_5;
output n240_4;
output w_vdp_r_0;
output w_vdp_r_1;
output w_vdp_r_5;
output w_vdp_r_6;
output w_vdp_r_7;
output w_vdp_g_0;
output w_vdp_g_1;
output w_vdp_g_5;
output w_vdp_g_6;
output w_vdp_g_7;
output [7:0] w_vdp_b;
wire n8_21;
wire n9_21;
wire n10_21;
wire n11_21;
wire n12_21;
wire n13_21;
wire n14_21;
wire n15_21;
wire n16_21;
wire n299_13;
wire n300_13;
wire n307_13;
wire n308_13;
wire n127_3;
wire n249_3;
wire n250_3;
wire n251_3;
wire n252_3;
wire n253_3;
wire n254_3;
wire n255_3;
wire n256_4;
wire n366_3;
wire w_palette_valid_29;
wire n197_5;
wire n196_5;
wire n195_5;
wire n194_5;
wire n127_4;
wire n127_5;
wire n199_5;
wire n249_4;
wire n252_4;
wire n256_5;
wire n288_4;
wire n367_4;
wire ff_display_color_7_9;
wire n197_6;
wire n196_6;
wire n195_6;
wire n195_8;
wire n194_6;
wire n199_6;
wire n197_7;
wire n197_8;
wire n196_7;
wire n196_8;
wire n199_8;
wire n288_6;
wire n202_6;
wire n201_6;
wire n200_6;
wire n199_10;
wire n195_10;
wire n168_4;
wire n169_4;
wire n172_4;
wire n173_4;
wire n199_12;
wire n216_9;
wire ff_display_color_7_11;
wire n367_6;
wire n365_5;
wire n364_5;
wire n363_5;
wire n362_5;
wire n361_5;
wire n360_5;
wire n240_6;
wire n22_8;
wire ff_display_color_oe;
wire ff_rgb_load;
wire n21_1;
wire n21_2;
wire n20_1;
wire n20_2;
wire n19_1;
wire n19_2;
wire n18_1;
wire n18_0_COUT;
wire n176_3;
wire n177_3;
wire ff_palette_num_3_9;
wire [3:0] w_palette_num_0;
wire [2:0] w_palette_r_0;
wire [2:0] w_palette_g_0;
wire [2:0] w_palette_b_0;
wire [2:0] w_display_g;
wire [2:0] w_display_r;
wire [4:0] ff_palette_num;
wire [2:0] ff_palette_r;
wire [2:0] ff_palette_g;
wire [2:0] ff_palette_b;
wire [7:0] ff_display_color256;
wire [7:0] ff_display_color;
wire [2:0] w_display_r16;
wire [2:0] w_display_g16;
wire [2:0] w_display_b16;
wire VCC;
wire GND;
  LUT4 n8_s16 (
    .F(n8_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n8_s16.INIT=16'h77A0;
  LUT4 n9_s16 (
    .F(n9_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n9_s16.INIT=16'h57D4;
  LUT4 n10_s16 (
    .F(n10_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n10_s16.INIT=16'h69AE;
  LUT4 n11_s16 (
    .F(n11_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n11_s16.INIT=16'h7058;
  LUT4 n12_s16 (
    .F(n12_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n12_s16.INIT=16'h455C;
  LUT4 n13_s16 (
    .F(n13_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n13_s16.INIT=16'h7FFE;
  LUT4 n14_s16 (
    .F(n14_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n14_s16.INIT=16'h6E46;
  LUT4 n15_s16 (
    .F(n15_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n15_s16.INIT=16'h5756;
  LUT4 n16_s16 (
    .F(n16_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n16_s16.INIT=16'h61BC;
  LUT3 n299_s8 (
    .F(n299_13),
    .I0(w_display_r[0]),
    .I1(w_display_r[1]),
    .I2(w_display_r[2]) 
);
defparam n299_s8.INIT=8'hF8;
  LUT3 n300_s8 (
    .F(n300_13),
    .I0(w_display_r[0]),
    .I1(w_display_r[1]),
    .I2(w_display_r[2]) 
);
defparam n300_s8.INIT=8'hE6;
  LUT3 n307_s8 (
    .F(n307_13),
    .I0(w_display_g[0]),
    .I1(w_display_g[1]),
    .I2(w_display_g[2]) 
);
defparam n307_s8.INIT=8'hF8;
  LUT3 n308_s8 (
    .F(n308_13),
    .I0(w_display_g[0]),
    .I1(w_display_g[1]),
    .I2(w_display_g[2]) 
);
defparam n308_s8.INIT=8'hE6;
  LUT3 w_palette_num_3_s1 (
    .F(w_palette_num_0[3]),
    .I0(w_palette_num[3]),
    .I1(ff_palette_num[3]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_3_s1.INIT=8'hAC;
  LUT3 w_palette_num_2_s1 (
    .F(w_palette_num_0[2]),
    .I0(ff_palette_num[2]),
    .I1(w_palette_num[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_2_s1.INIT=8'hCA;
  LUT3 w_palette_num_1_s1 (
    .F(w_palette_num_0[1]),
    .I0(ff_palette_num[1]),
    .I1(w_palette_num[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_1_s1.INIT=8'hCA;
  LUT3 w_palette_num_0_s1 (
    .F(w_palette_num_0[0]),
    .I0(ff_palette_num[0]),
    .I1(w_palette_num[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_0_s1.INIT=8'hCA;
  LUT3 w_palette_r_2_s0 (
    .F(w_palette_r_0[2]),
    .I0(ff_palette_r[2]),
    .I1(w_palette_r[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_2_s0.INIT=8'hCA;
  LUT3 w_palette_r_1_s0 (
    .F(w_palette_r_0[1]),
    .I0(ff_palette_r[1]),
    .I1(w_palette_r[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_1_s0.INIT=8'hCA;
  LUT3 w_palette_r_0_s0 (
    .F(w_palette_r_0[0]),
    .I0(ff_palette_r[0]),
    .I1(w_palette_r[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_0_s0.INIT=8'hCA;
  LUT3 w_palette_g_2_s0 (
    .F(w_palette_g_0[2]),
    .I0(ff_palette_g[2]),
    .I1(w_palette_g[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_2_s0.INIT=8'hCA;
  LUT3 w_palette_g_1_s0 (
    .F(w_palette_g_0[1]),
    .I0(ff_palette_g[1]),
    .I1(w_palette_g[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_1_s0.INIT=8'hCA;
  LUT3 w_palette_g_0_s0 (
    .F(w_palette_g_0[0]),
    .I0(ff_palette_g[0]),
    .I1(w_palette_g[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_0_s0.INIT=8'hCA;
  LUT3 w_palette_b_2_s0 (
    .F(w_palette_b_0[2]),
    .I0(ff_palette_b[2]),
    .I1(w_palette_b[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_2_s0.INIT=8'hCA;
  LUT3 w_palette_b_1_s0 (
    .F(w_palette_b_0[1]),
    .I0(ff_palette_b[1]),
    .I1(w_palette_b[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_1_s0.INIT=8'hCA;
  LUT3 w_palette_b_0_s0 (
    .F(w_palette_b_0[0]),
    .I0(ff_palette_b[0]),
    .I1(w_palette_b[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_0_s0.INIT=8'hCA;
  LUT2 w_4colors_mode_s1 (
    .F(w_4colors_mode),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5) 
);
defparam w_4colors_mode_s1.INIT=4'h4;
  LUT3 n127_s0 (
    .F(n127_3),
    .I0(reg_color0_opaque),
    .I1(n127_4),
    .I2(n127_5) 
);
defparam n127_s0.INIT=8'hBF;
  LUT3 n249_s0 (
    .F(n249_3),
    .I0(ff_display_color[7]),
    .I1(n249_4),
    .I2(w_sprite_display_color_en) 
);
defparam n249_s0.INIT=8'hCA;
  LUT3 n250_s0 (
    .F(n250_3),
    .I0(ff_display_color[6]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n250_s0.INIT=8'hCA;
  LUT3 n251_s0 (
    .F(n251_3),
    .I0(ff_display_color[5]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n251_s0.INIT=8'hCA;
  LUT4 n252_s0 (
    .F(n252_3),
    .I0(n252_4),
    .I1(ff_display_color[3]),
    .I2(ff_display_color[4]),
    .I3(w_sprite_display_color_en) 
);
defparam n252_s0.INIT=16'h44F0;
  LUT3 n253_s0 (
    .F(n253_3),
    .I0(ff_display_color[3]),
    .I1(n252_4),
    .I2(w_sprite_display_color_en) 
);
defparam n253_s0.INIT=8'h3A;
  LUT3 n254_s0 (
    .F(n254_3),
    .I0(ff_display_color[2]),
    .I1(n252_4),
    .I2(w_sprite_display_color_en) 
);
defparam n254_s0.INIT=8'h3A;
  LUT4 n255_s0 (
    .F(n255_3),
    .I0(ff_display_color[3]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[1]),
    .I3(w_sprite_display_color_en) 
);
defparam n255_s0.INIT=16'h88F0;
  LUT2 n256_s1 (
    .F(n256_4),
    .I0(ff_display_color[0]),
    .I1(n256_5) 
);
defparam n256_s1.INIT=4'hE;
  LUT4 n366_s0 (
    .F(n366_3),
    .I0(w_next_0_4),
    .I1(w_display_b16[0]),
    .I2(w_display_b16[1]),
    .I3(n360_5) 
);
defparam n366_s0.INIT=16'hFF40;
  LUT2 w_palette_valid_s1 (
    .F(w_palette_valid_29),
    .I0(w_palette_valid),
    .I1(ff_palette_num[4]) 
);
defparam w_palette_valid_s1.INIT=4'hB;
  LUT3 n197_s1 (
    .F(n197_5),
    .I0(n199_5),
    .I1(w_screen_mode_display_color[0]),
    .I2(n197_6) 
);
defparam n197_s1.INIT=8'hF4;
  LUT3 n196_s1 (
    .F(n196_5),
    .I0(n199_5),
    .I1(w_screen_mode_display_color[1]),
    .I2(n196_6) 
);
defparam n196_s1.INIT=8'hF4;
  LUT4 n195_s1 (
    .F(n195_5),
    .I0(n195_6),
    .I1(n195_10),
    .I2(n195_8),
    .I3(w_screen_mode_display_color[2]) 
);
defparam n195_s1.INIT=16'h4F44;
  LUT4 n194_s1 (
    .F(n194_5),
    .I0(n194_6),
    .I1(n195_10),
    .I2(n195_8),
    .I3(w_screen_mode_display_color[3]) 
);
defparam n194_s1.INIT=16'h4F44;
  LUT4 w_4colors_mode_s2 (
    .F(w_4colors_mode_5),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam w_4colors_mode_s2.INIT=16'h0100;
  LUT4 n127_s1 (
    .F(n127_4),
    .I0(w_screen_mode_display_color[1]),
    .I1(w_screen_mode_display_color[2]),
    .I2(w_screen_mode_display_color[3]),
    .I3(w_screen_mode_display_color[4]) 
);
defparam n127_s1.INIT=16'h0001;
  LUT4 n127_s2 (
    .F(n127_5),
    .I0(w_screen_mode_display_color[0]),
    .I1(w_screen_mode_display_color[5]),
    .I2(w_screen_mode_display_color[6]),
    .I3(w_screen_mode_display_color[7]) 
);
defparam n127_s2.INIT=16'h0001;
  LUT3 n199_s2 (
    .F(n199_5),
    .I0(n199_6),
    .I1(n438_7),
    .I2(n199_12) 
);
defparam n199_s2.INIT=8'hB0;
  LUT4 n240_s1 (
    .F(n240_4),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[3]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam n240_s1.INIT=16'h0100;
  LUT4 n249_s1 (
    .F(n249_4),
    .I0(ff_display_color[1]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[2]),
    .I3(ff_display_color[3]) 
);
defparam n249_s1.INIT=16'hF100;
  LUT4 n252_s1 (
    .F(n252_4),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[3]),
    .I3(ff_display_color[1]) 
);
defparam n252_s1.INIT=16'h00EF;
  LUT4 n256_s2 (
    .F(n256_5),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[1]),
    .I2(ff_display_color[3]),
    .I3(w_sprite_display_color_en) 
);
defparam n256_s2.INIT=16'h1000;
  LUT2 n288_s1 (
    .F(n288_4),
    .I0(w_screen_pos_x_Z[3]),
    .I1(n1627_7) 
);
defparam n288_s1.INIT=4'h8;
  LUT3 n367_s1 (
    .F(n367_4),
    .I0(w_display_b16[2]),
    .I1(w_display_b16[1]),
    .I2(w_display_b16[0]) 
);
defparam n367_s1.INIT=8'hBC;
  LUT3 ff_display_color_7_s4 (
    .F(ff_display_color_7_9),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]),
    .I2(w_screen_pos_x_Z[2]) 
);
defparam ff_display_color_7_s4.INIT=8'h01;
  LUT4 n197_s2 (
    .F(n197_6),
    .I0(n197_7),
    .I1(n197_8),
    .I2(n199_6),
    .I3(n199_12) 
);
defparam n197_s2.INIT=16'hC500;
  LUT4 n196_s2 (
    .F(n196_6),
    .I0(n196_7),
    .I1(n196_8),
    .I2(n199_6),
    .I3(n199_12) 
);
defparam n196_s2.INIT=16'hC500;
  LUT4 n195_s2 (
    .F(n195_6),
    .I0(n127_3),
    .I1(reg_backdrop_color[2]),
    .I2(w_sprite_display_color[2]),
    .I3(n199_6) 
);
defparam n195_s2.INIT=16'h0FBB;
  LUT4 n195_s4 (
    .F(n195_8),
    .I0(n438_7),
    .I1(w_4colors_mode),
    .I2(n199_6),
    .I3(n199_12) 
);
defparam n195_s4.INIT=16'hF400;
  LUT4 n194_s2 (
    .F(n194_6),
    .I0(n127_3),
    .I1(reg_backdrop_color[3]),
    .I2(w_sprite_display_color[3]),
    .I3(n199_6) 
);
defparam n194_s2.INIT=16'h0FBB;
  LUT3 n199_s3 (
    .F(n199_6),
    .I0(n199_8),
    .I1(reg_color0_opaque),
    .I2(w_sprite_display_color_en) 
);
defparam n199_s3.INIT=8'hD0;
  LUT4 n197_s3 (
    .F(n197_7),
    .I0(n127_3),
    .I1(reg_backdrop_color[0]),
    .I2(n177_3),
    .I3(n438_7) 
);
defparam n197_s3.INIT=16'hBB0F;
  LUT4 n197_s4 (
    .F(n197_8),
    .I0(w_sprite_display_color[2]),
    .I1(w_sprite_display_color[0]),
    .I2(n438_7),
    .I3(w_4colors_mode) 
);
defparam n197_s4.INIT=16'hCACC;
  LUT4 n196_s3 (
    .F(n196_7),
    .I0(n127_3),
    .I1(reg_backdrop_color[1]),
    .I2(n176_3),
    .I3(n438_7) 
);
defparam n196_s3.INIT=16'hBB0F;
  LUT4 n196_s4 (
    .F(n196_8),
    .I0(w_sprite_display_color[3]),
    .I1(w_sprite_display_color[1]),
    .I2(n438_7),
    .I3(w_4colors_mode) 
);
defparam n196_s4.INIT=16'hCACC;
  LUT4 n199_s5 (
    .F(n199_8),
    .I0(w_sprite_display_color[0]),
    .I1(w_sprite_display_color[1]),
    .I2(w_sprite_display_color[2]),
    .I3(w_sprite_display_color[3]) 
);
defparam n199_s5.INIT=16'h0001;
  LUT4 n288_s2 (
    .F(n288_6),
    .I0(w_screen_pos_x_Z[2]),
    .I1(n288_4),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam n288_s2.INIT=16'h1000;
  LUT4 n202_s2 (
    .F(n202_6),
    .I0(n199_6),
    .I1(n438_7),
    .I2(n199_12),
    .I3(w_screen_mode_display_color[4]) 
);
defparam n202_s2.INIT=16'h4F00;
  LUT4 n201_s2 (
    .F(n201_6),
    .I0(n199_6),
    .I1(n438_7),
    .I2(n199_12),
    .I3(w_screen_mode_display_color[5]) 
);
defparam n201_s2.INIT=16'h4F00;
  LUT4 n200_s2 (
    .F(n200_6),
    .I0(n199_6),
    .I1(n438_7),
    .I2(n199_12),
    .I3(w_screen_mode_display_color[6]) 
);
defparam n200_s2.INIT=16'h4F00;
  LUT4 n199_s6 (
    .F(n199_10),
    .I0(n199_6),
    .I1(n438_7),
    .I2(n199_12),
    .I3(w_screen_mode_display_color[7]) 
);
defparam n199_s6.INIT=16'h4F00;
  LUT3 n195_s5 (
    .F(n195_10),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5),
    .I2(n199_12) 
);
defparam n195_s5.INIT=8'hB0;
  LUT4 n176_s2 (
    .F(n168_4),
    .I0(w_screen_mode_display_color[1]),
    .I1(w_screen_mode_display_color[3]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n176_s2.INIT=16'hACAA;
  LUT4 n177_s2 (
    .F(n169_4),
    .I0(w_screen_mode_display_color[0]),
    .I1(w_screen_mode_display_color[2]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n177_s2.INIT=16'hACAA;
  LUT4 n176_s1 (
    .F(n172_4),
    .I0(reg_backdrop_color[1]),
    .I1(reg_backdrop_color[3]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n176_s1.INIT=16'hACAA;
  LUT4 n177_s1 (
    .F(n173_4),
    .I0(reg_backdrop_color[0]),
    .I1(reg_backdrop_color[2]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n177_s1.INIT=16'hACAA;
  LUT4 n199_s7 (
    .F(n199_12),
    .I0(n199_6),
    .I1(reg_screen_mode[4]),
    .I2(w_next_0_6),
    .I3(n317_8) 
);
defparam n199_s7.INIT=16'h00BF;
  LUT4 n216_s3 (
    .F(n216_9),
    .I0(reg_screen_mode[4]),
    .I1(w_next_0_6),
    .I2(n288_4),
    .I3(ff_display_color_7_9) 
);
defparam n216_s3.INIT=16'h0700;
  LUT4 ff_display_color_7_s5 (
    .F(ff_display_color_7_11),
    .I0(n288_4),
    .I1(ff_display_color_7_9),
    .I2(reg_screen_mode[4]),
    .I3(w_next_0_6) 
);
defparam ff_display_color_7_s5.INIT=16'hF444;
  LUT4 n367_s2 (
    .F(n367_6),
    .I0(n367_4),
    .I1(ff_display_color256[0]),
    .I2(reg_screen_mode[4]),
    .I3(w_next_0_6) 
);
defparam n367_s2.INIT=16'hCAAA;
  LUT4 n365_s1 (
    .F(n365_5),
    .I0(w_display_b16[0]),
    .I1(ff_display_color256[0]),
    .I2(reg_screen_mode[4]),
    .I3(w_next_0_6) 
);
defparam n365_s1.INIT=16'hCAAA;
  LUT4 n364_s1 (
    .F(n364_5),
    .I0(w_display_b16[1]),
    .I1(ff_display_color256[1]),
    .I2(reg_screen_mode[4]),
    .I3(w_next_0_6) 
);
defparam n364_s1.INIT=16'hCAAA;
  LUT4 n363_s1 (
    .F(n363_5),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[2]),
    .I2(reg_screen_mode[4]),
    .I3(w_next_0_6) 
);
defparam n363_s1.INIT=16'hACCC;
  LUT4 n362_s1 (
    .F(n362_5),
    .I0(w_display_b16[0]),
    .I1(ff_display_color256[1]),
    .I2(reg_screen_mode[4]),
    .I3(w_next_0_6) 
);
defparam n362_s1.INIT=16'hCAAA;
  LUT4 n361_s1 (
    .F(n361_5),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[1]),
    .I2(reg_screen_mode[4]),
    .I3(w_next_0_6) 
);
defparam n361_s1.INIT=16'hACCC;
  LUT4 n360_s1 (
    .F(n360_5),
    .I0(ff_display_color256[1]),
    .I1(w_display_b16[2]),
    .I2(reg_screen_mode[4]),
    .I3(w_next_0_6) 
);
defparam n360_s1.INIT=16'hACCC;
  LUT4 w_display_g_0_s1 (
    .F(w_display_g[0]),
    .I0(ff_display_color256[5]),
    .I1(w_display_g16[0]),
    .I2(reg_screen_mode[4]),
    .I3(w_next_0_6) 
);
defparam w_display_g_0_s1.INIT=16'hACCC;
  LUT4 w_display_g_1_s1 (
    .F(w_display_g[1]),
    .I0(ff_display_color256[6]),
    .I1(w_display_g16[1]),
    .I2(reg_screen_mode[4]),
    .I3(w_next_0_6) 
);
defparam w_display_g_1_s1.INIT=16'hACCC;
  LUT4 w_display_g_2_s1 (
    .F(w_display_g[2]),
    .I0(ff_display_color256[7]),
    .I1(w_display_g16[2]),
    .I2(reg_screen_mode[4]),
    .I3(w_next_0_6) 
);
defparam w_display_g_2_s1.INIT=16'hACCC;
  LUT4 w_display_r_0_s1 (
    .F(w_display_r[0]),
    .I0(ff_display_color256[2]),
    .I1(w_display_r16[0]),
    .I2(reg_screen_mode[4]),
    .I3(w_next_0_6) 
);
defparam w_display_r_0_s1.INIT=16'hACCC;
  LUT4 w_display_r_1_s1 (
    .F(w_display_r[1]),
    .I0(ff_display_color256[3]),
    .I1(w_display_r16[1]),
    .I2(reg_screen_mode[4]),
    .I3(w_next_0_6) 
);
defparam w_display_r_1_s1.INIT=16'hACCC;
  LUT4 w_display_r_2_s1 (
    .F(w_display_r[2]),
    .I0(ff_display_color256[4]),
    .I1(w_display_r16[2]),
    .I2(reg_screen_mode[4]),
    .I3(w_next_0_6) 
);
defparam w_display_r_2_s1.INIT=16'hACCC;
  LUT3 n240_s2 (
    .F(n240_6),
    .I0(reg_screen_mode[4]),
    .I1(w_next_0_6),
    .I2(n240_4) 
);
defparam n240_s2.INIT=8'h80;
  LUT2 n22_s3 (
    .F(n22_8),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[4]) 
);
defparam n22_s3.INIT=4'h9;
  DFFCE ff_palette_num_3_s0 (
    .Q(ff_palette_num[3]),
    .D(n19_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_2_s0 (
    .Q(ff_palette_num[2]),
    .D(n20_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_1_s0 (
    .Q(ff_palette_num[1]),
    .D(n21_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_2_s0 (
    .Q(ff_palette_r[2]),
    .D(n8_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_1_s0 (
    .Q(ff_palette_r[1]),
    .D(n9_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_0_s0 (
    .Q(ff_palette_r[0]),
    .D(n10_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_2_s0 (
    .Q(ff_palette_g[2]),
    .D(n14_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_1_s0 (
    .Q(ff_palette_g[1]),
    .D(n15_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_0_s0 (
    .Q(ff_palette_g[0]),
    .D(n16_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_2_s0 (
    .Q(ff_palette_b[2]),
    .D(n11_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_1_s0 (
    .Q(ff_palette_b[1]),
    .D(n12_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_0_s0 (
    .Q(ff_palette_b[0]),
    .D(n13_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFC ff_display_color_oe_s0 (
    .Q(ff_display_color_oe),
    .D(n216_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_7_s0 (
    .Q(ff_display_color256[7]),
    .D(n249_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_6_s0 (
    .Q(ff_display_color256[6]),
    .D(n250_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_5_s0 (
    .Q(ff_display_color256[5]),
    .D(n251_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_4_s0 (
    .Q(ff_display_color256[4]),
    .D(n252_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_3_s0 (
    .Q(ff_display_color256[3]),
    .D(n253_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_2_s0 (
    .Q(ff_display_color256[2]),
    .D(n254_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_1_s0 (
    .Q(ff_display_color256[1]),
    .D(n255_3),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_0_s0 (
    .Q(ff_display_color256[0]),
    .D(n256_4),
    .CLK(clk85m),
    .CE(n240_6),
    .CLEAR(n36_6) 
);
  DFF ff_rgb_load_s0 (
    .Q(ff_rgb_load),
    .D(n288_6),
    .CLK(clk85m) 
);
  DFFCE ff_vdp_r_7_s0 (
    .Q(w_vdp_r_7),
    .D(w_display_r[2]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_6_s0 (
    .Q(w_vdp_r_6),
    .D(w_display_r[1]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_5_s0 (
    .Q(w_vdp_r_5),
    .D(w_display_r[0]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_1_s0 (
    .Q(w_vdp_r_1),
    .D(n299_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_0_s0 (
    .Q(w_vdp_r_0),
    .D(n300_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_7_s0 (
    .Q(w_vdp_g_7),
    .D(w_display_g[2]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_6_s0 (
    .Q(w_vdp_g_6),
    .D(w_display_g[1]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_5_s0 (
    .Q(w_vdp_g_5),
    .D(w_display_g[0]),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_1_s0 (
    .Q(w_vdp_g_1),
    .D(n307_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_0_s0 (
    .Q(w_vdp_g_0),
    .D(n308_13),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_7_s0 (
    .Q(w_vdp_b[7]),
    .D(n360_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_6_s0 (
    .Q(w_vdp_b[6]),
    .D(n361_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_5_s0 (
    .Q(w_vdp_b[5]),
    .D(n362_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_4_s0 (
    .Q(w_vdp_b[4]),
    .D(n363_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_3_s0 (
    .Q(w_vdp_b[3]),
    .D(n364_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_2_s0 (
    .Q(w_vdp_b[2]),
    .D(n365_5),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_1_s0 (
    .Q(w_vdp_b[1]),
    .D(n366_3),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_0_s0 (
    .Q(w_vdp_b[0]),
    .D(n367_6),
    .CLK(clk85m),
    .CE(ff_rgb_load),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_7_s1 (
    .Q(ff_display_color[7]),
    .D(n199_10),
    .CLK(clk85m),
    .CE(ff_display_color_7_11),
    .CLEAR(n36_6) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFCE ff_display_color_6_s1 (
    .Q(ff_display_color[6]),
    .D(n200_6),
    .CLK(clk85m),
    .CE(ff_display_color_7_11),
    .CLEAR(n36_6) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFCE ff_display_color_5_s1 (
    .Q(ff_display_color[5]),
    .D(n201_6),
    .CLK(clk85m),
    .CE(ff_display_color_7_11),
    .CLEAR(n36_6) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFCE ff_display_color_4_s1 (
    .Q(ff_display_color[4]),
    .D(n202_6),
    .CLK(clk85m),
    .CE(ff_display_color_7_11),
    .CLEAR(n36_6) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFCE ff_display_color_3_s1 (
    .Q(ff_display_color[3]),
    .D(n194_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_11),
    .CLEAR(n36_6) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFCE ff_display_color_2_s1 (
    .Q(ff_display_color[2]),
    .D(n195_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_11),
    .CLEAR(n36_6) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFCE ff_display_color_1_s1 (
    .Q(ff_display_color[1]),
    .D(n196_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_11),
    .CLEAR(n36_6) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFCE ff_display_color_0_s1 (
    .Q(ff_display_color[0]),
    .D(n197_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_11),
    .CLEAR(n36_6) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFCE ff_palette_num_4_s1 (
    .Q(ff_palette_num[4]),
    .D(VCC),
    .CLK(clk85m),
    .CE(n18_1),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_4_s1.INIT=1'b0;
  DFFC ff_palette_num_0_s2 (
    .Q(ff_palette_num[0]),
    .D(n22_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_0_s2.INIT=1'b0;
  ALU n21_s (
    .SUM(n21_1),
    .COUT(n21_2),
    .I0(ff_palette_num[1]),
    .I1(ff_palette_num[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s.ALU_MODE=0;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_2),
    .I0(ff_palette_num[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n21_2) 
);
defparam n20_s.ALU_MODE=0;
  ALU n19_s (
    .SUM(n19_1),
    .COUT(n19_2),
    .I0(ff_palette_num[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n20_2) 
);
defparam n19_s.ALU_MODE=0;
  ALU n18_s (
    .SUM(n18_1),
    .COUT(n18_0_COUT),
    .I0(ff_palette_num[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n19_2) 
);
defparam n18_s.ALU_MODE=0;
  MUX2_LUT5 n176_s0 (
    .O(n176_3),
    .I0(n172_4),
    .I1(n168_4),
    .S0(n127_3) 
);
  MUX2_LUT5 n177_s0 (
    .O(n177_3),
    .I0(n173_4),
    .I1(n169_4),
    .S0(n127_3) 
);
  INV ff_palette_num_3_s4 (
    .O(ff_palette_num_3_9),
    .I(ff_palette_num[4]) 
);
  vdp_color_palette_ram u_color_palette_ram (
    .clk85m(clk85m),
    .ff_display_color_oe(ff_display_color_oe),
    .w_palette_valid(w_palette_valid_29),
    .w_palette_b(w_palette_b_0[2:0]),
    .w_palette_r(w_palette_r_0[2:0]),
    .w_palette_num(w_palette_num_0[3:0]),
    .ff_display_color(ff_display_color[3:0]),
    .w_palette_g(w_palette_g_0[2:0]),
    .w_display_r16(w_display_r16[2:0]),
    .w_display_g16(w_display_g16[2:0]),
    .w_display_b16(w_display_b16[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette */
module vdp_upscan_line_buffer (
  w_even_re,
  clk85m,
  w_even_we,
  w_h_count_end_13,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_even_address,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_v_count,
  w_write_pos,
  w_even_q
)
;
input w_even_re;
input clk85m;
input w_even_we;
input w_h_count_end_13;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input [9:0] w_even_address;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
input [1:1] w_v_count;
input [10:10] w_write_pos;
output [23:0] w_even_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count_end_13) 
);
defparam ff_re_s3.INIT=8'hEF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_even_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_even_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_1,w_vdp_g_0,w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_even_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_1,w_vdp_r_0}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer */
module vdp_upscan_line_buffer_0 (
  w_odd_re,
  clk85m,
  w_odd_we,
  w_h_count_end_13,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_odd_address,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_write_pos,
  w_v_count,
  w_odd_q
)
;
input w_odd_re;
input clk85m;
input w_odd_we;
input w_h_count_end_13;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input [9:0] w_odd_address;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
input [10:10] w_write_pos;
input [1:1] w_v_count;
output [23:0] w_odd_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT3 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count_end_13) 
);
defparam ff_re_s3.INIT=8'hBF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_odd_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_odd_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_1,w_vdp_g_0,w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_odd_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_1,w_vdp_r_0}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer_0 */
module vdp_upscan (
  w_h_count_end_13,
  clk85m,
  w_screen_pos_x_Z,
  reg_display_adjust,
  w_h_count_0,
  w_h_count_2,
  w_h_count_3,
  w_h_count_4,
  w_h_count_5,
  w_h_count_6,
  w_h_count_7,
  w_h_count_8,
  w_h_count_9,
  w_h_count_10,
  w_h_count_11,
  w_v_count,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  n6_8,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b
)
;
input w_h_count_end_13;
input clk85m;
input [13:3] w_screen_pos_x_Z;
input [3:0] reg_display_adjust;
input w_h_count_0;
input w_h_count_2;
input w_h_count_3;
input w_h_count_4;
input w_h_count_5;
input w_h_count_6;
input w_h_count_7;
input w_h_count_8;
input w_h_count_9;
input w_h_count_10;
input w_h_count_11;
input [1:1] w_v_count;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
output n6_8;
output [7:0] w_upscan_r;
output [7:0] w_upscan_g;
output [7:0] w_upscan_b;
wire w_even_re;
wire w_even_we;
wire w_odd_re;
wire w_odd_we;
wire n9_7;
wire n8_7;
wire n7_7;
wire n6_7;
wire n5_5;
wire w_write_pos_4_3;
wire w_write_pos_5_3;
wire w_write_pos_6_3;
wire w_write_pos_7_3;
wire w_write_pos_8_3;
wire w_write_pos_9_3;
wire w_write_pos_10_0_COUT;
wire w_write_pos_1_6;
wire w_write_pos_2_6;
wire w_write_pos_3_6;
wire n10_10;
wire [9:0] w_even_address;
wire [9:0] w_odd_address;
wire [10:1] w_write_pos;
wire [23:0] w_even_q;
wire [23:0] w_odd_q;
wire VCC;
wire GND;
  LUT3 w_even_address_9_s3 (
    .F(w_even_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count_11),
    .I2(w_v_count[1]) 
);
defparam w_even_address_9_s3.INIT=8'hCA;
  LUT3 w_even_address_8_s3 (
    .F(w_even_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count_10),
    .I2(w_v_count[1]) 
);
defparam w_even_address_8_s3.INIT=8'hCA;
  LUT3 w_even_address_7_s3 (
    .F(w_even_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count_9),
    .I2(w_v_count[1]) 
);
defparam w_even_address_7_s3.INIT=8'hCA;
  LUT3 w_even_address_6_s3 (
    .F(w_even_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count_8),
    .I2(w_v_count[1]) 
);
defparam w_even_address_6_s3.INIT=8'hCA;
  LUT3 w_even_address_5_s3 (
    .F(w_even_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count_7),
    .I2(w_v_count[1]) 
);
defparam w_even_address_5_s3.INIT=8'hCA;
  LUT3 w_even_address_4_s3 (
    .F(w_even_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count_6),
    .I2(w_v_count[1]) 
);
defparam w_even_address_4_s3.INIT=8'hCA;
  LUT3 w_even_address_3_s3 (
    .F(w_even_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count_5),
    .I2(w_v_count[1]) 
);
defparam w_even_address_3_s3.INIT=8'hCA;
  LUT3 w_even_address_2_s3 (
    .F(w_even_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count_4),
    .I2(w_v_count[1]) 
);
defparam w_even_address_2_s3.INIT=8'hCA;
  LUT3 w_even_address_1_s3 (
    .F(w_even_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count_3),
    .I2(w_v_count[1]) 
);
defparam w_even_address_1_s3.INIT=8'hCA;
  LUT3 w_even_address_0_s3 (
    .F(w_even_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count_2),
    .I2(w_v_count[1]) 
);
defparam w_even_address_0_s3.INIT=8'hCA;
  LUT2 w_even_re_s1 (
    .F(w_even_re),
    .I0(w_h_count_0),
    .I1(w_v_count[1]) 
);
defparam w_even_re_s1.INIT=4'h4;
  LUT3 w_even_we_s0 (
    .F(w_even_we),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count_end_13) 
);
defparam w_even_we_s0.INIT=8'h10;
  LUT3 w_odd_address_9_s3 (
    .F(w_odd_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count_11),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_9_s3.INIT=8'hAC;
  LUT3 w_odd_address_8_s3 (
    .F(w_odd_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count_10),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_8_s3.INIT=8'hAC;
  LUT3 w_odd_address_7_s3 (
    .F(w_odd_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count_9),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_7_s3.INIT=8'hAC;
  LUT3 w_odd_address_6_s3 (
    .F(w_odd_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count_8),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_6_s3.INIT=8'hAC;
  LUT3 w_odd_address_5_s3 (
    .F(w_odd_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count_7),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_5_s3.INIT=8'hAC;
  LUT3 w_odd_address_4_s3 (
    .F(w_odd_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count_6),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_4_s3.INIT=8'hAC;
  LUT3 w_odd_address_3_s3 (
    .F(w_odd_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count_5),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_3_s3.INIT=8'hAC;
  LUT3 w_odd_address_2_s3 (
    .F(w_odd_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count_4),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_2_s3.INIT=8'hAC;
  LUT3 w_odd_address_1_s3 (
    .F(w_odd_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count_3),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_1_s3.INIT=8'hAC;
  LUT3 w_odd_address_0_s3 (
    .F(w_odd_address[0]),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_h_count_2),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_0_s3.INIT=8'hAC;
  LUT2 w_odd_re_s2 (
    .F(w_odd_re),
    .I0(w_h_count_0),
    .I1(w_v_count[1]) 
);
defparam w_odd_re_s2.INIT=4'h1;
  LUT3 w_odd_we_s0 (
    .F(w_odd_we),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count_end_13) 
);
defparam w_odd_we_s0.INIT=8'h40;
  LUT3 w_upscan_r_7_s (
    .F(w_upscan_r[7]),
    .I0(w_odd_q[23]),
    .I1(w_even_q[23]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_7_s.INIT=8'hCA;
  LUT3 w_upscan_r_6_s (
    .F(w_upscan_r[6]),
    .I0(w_odd_q[22]),
    .I1(w_even_q[22]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_6_s.INIT=8'hCA;
  LUT3 w_upscan_r_5_s (
    .F(w_upscan_r[5]),
    .I0(w_odd_q[21]),
    .I1(w_even_q[21]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_5_s.INIT=8'hCA;
  LUT3 w_upscan_r_4_s (
    .F(w_upscan_r[4]),
    .I0(w_odd_q[20]),
    .I1(w_even_q[20]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_4_s.INIT=8'hCA;
  LUT3 w_upscan_r_3_s (
    .F(w_upscan_r[3]),
    .I0(w_odd_q[19]),
    .I1(w_even_q[19]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_3_s.INIT=8'hCA;
  LUT3 w_upscan_r_2_s (
    .F(w_upscan_r[2]),
    .I0(w_odd_q[18]),
    .I1(w_even_q[18]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_2_s.INIT=8'hCA;
  LUT3 w_upscan_r_1_s (
    .F(w_upscan_r[1]),
    .I0(w_odd_q[17]),
    .I1(w_even_q[17]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_1_s.INIT=8'hCA;
  LUT3 w_upscan_r_0_s (
    .F(w_upscan_r[0]),
    .I0(w_odd_q[16]),
    .I1(w_even_q[16]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_0_s.INIT=8'hCA;
  LUT3 w_upscan_g_7_s (
    .F(w_upscan_g[7]),
    .I0(w_odd_q[15]),
    .I1(w_even_q[15]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_7_s.INIT=8'hCA;
  LUT3 w_upscan_g_6_s (
    .F(w_upscan_g[6]),
    .I0(w_odd_q[14]),
    .I1(w_even_q[14]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_6_s.INIT=8'hCA;
  LUT3 w_upscan_g_5_s (
    .F(w_upscan_g[5]),
    .I0(w_odd_q[13]),
    .I1(w_even_q[13]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_5_s.INIT=8'hCA;
  LUT3 w_upscan_g_4_s (
    .F(w_upscan_g[4]),
    .I0(w_odd_q[12]),
    .I1(w_even_q[12]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_4_s.INIT=8'hCA;
  LUT3 w_upscan_g_3_s (
    .F(w_upscan_g[3]),
    .I0(w_odd_q[11]),
    .I1(w_even_q[11]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_3_s.INIT=8'hCA;
  LUT3 w_upscan_g_2_s (
    .F(w_upscan_g[2]),
    .I0(w_odd_q[10]),
    .I1(w_even_q[10]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_2_s.INIT=8'hCA;
  LUT3 w_upscan_g_1_s (
    .F(w_upscan_g[1]),
    .I0(w_odd_q[9]),
    .I1(w_even_q[9]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_1_s.INIT=8'hCA;
  LUT3 w_upscan_g_0_s (
    .F(w_upscan_g[0]),
    .I0(w_odd_q[8]),
    .I1(w_even_q[8]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_0_s.INIT=8'hCA;
  LUT3 w_upscan_b_7_s (
    .F(w_upscan_b[7]),
    .I0(w_odd_q[7]),
    .I1(w_even_q[7]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_7_s.INIT=8'hCA;
  LUT3 w_upscan_b_6_s (
    .F(w_upscan_b[6]),
    .I0(w_odd_q[6]),
    .I1(w_even_q[6]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_6_s.INIT=8'hCA;
  LUT3 w_upscan_b_5_s (
    .F(w_upscan_b[5]),
    .I0(w_odd_q[5]),
    .I1(w_even_q[5]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_5_s.INIT=8'hCA;
  LUT3 w_upscan_b_4_s (
    .F(w_upscan_b[4]),
    .I0(w_odd_q[4]),
    .I1(w_even_q[4]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_4_s.INIT=8'hCA;
  LUT3 w_upscan_b_3_s (
    .F(w_upscan_b[3]),
    .I0(w_odd_q[3]),
    .I1(w_even_q[3]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_3_s.INIT=8'hCA;
  LUT3 w_upscan_b_2_s (
    .F(w_upscan_b[2]),
    .I0(w_odd_q[2]),
    .I1(w_even_q[2]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_2_s.INIT=8'hCA;
  LUT3 w_upscan_b_1_s (
    .F(w_upscan_b[1]),
    .I0(w_odd_q[1]),
    .I1(w_even_q[1]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_1_s.INIT=8'hCA;
  LUT3 w_upscan_b_0_s (
    .F(w_upscan_b[0]),
    .I0(w_odd_q[0]),
    .I1(w_even_q[0]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_0_s.INIT=8'hCA;
  LUT2 n9_s3 (
    .F(n9_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]) 
);
defparam n9_s3.INIT=4'h6;
  LUT3 n8_s3 (
    .F(n8_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]) 
);
defparam n8_s3.INIT=8'h78;
  LUT4 n7_s3 (
    .F(n7_7),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n7_s3.INIT=16'h7F80;
  LUT2 n6_s3 (
    .F(n6_7),
    .I0(w_screen_pos_x_Z[12]),
    .I1(n6_8) 
);
defparam n6_s3.INIT=4'h6;
  LUT3 n5_s2 (
    .F(n5_5),
    .I0(w_screen_pos_x_Z[12]),
    .I1(n6_8),
    .I2(w_screen_pos_x_Z[13]) 
);
defparam n5_s2.INIT=8'h78;
  LUT4 n6_s4 (
    .F(n6_8),
    .I0(w_screen_pos_x_Z[8]),
    .I1(w_screen_pos_x_Z[9]),
    .I2(w_screen_pos_x_Z[10]),
    .I3(w_screen_pos_x_Z[11]) 
);
defparam n6_s4.INIT=16'h8000;
  ALU w_write_pos_4_s (
    .SUM(w_write_pos[4]),
    .COUT(w_write_pos_4_3),
    .I0(w_screen_pos_x_Z[7]),
    .I1(reg_display_adjust[3]),
    .I3(GND),
    .CIN(w_write_pos_3_6) 
);
defparam w_write_pos_4_s.ALU_MODE=0;
  ALU w_write_pos_5_s (
    .SUM(w_write_pos[5]),
    .COUT(w_write_pos_5_3),
    .I0(n10_10),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_4_3) 
);
defparam w_write_pos_5_s.ALU_MODE=0;
  ALU w_write_pos_6_s (
    .SUM(w_write_pos[6]),
    .COUT(w_write_pos_6_3),
    .I0(n9_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_5_3) 
);
defparam w_write_pos_6_s.ALU_MODE=0;
  ALU w_write_pos_7_s (
    .SUM(w_write_pos[7]),
    .COUT(w_write_pos_7_3),
    .I0(n8_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_6_3) 
);
defparam w_write_pos_7_s.ALU_MODE=0;
  ALU w_write_pos_8_s (
    .SUM(w_write_pos[8]),
    .COUT(w_write_pos_8_3),
    .I0(n7_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_7_3) 
);
defparam w_write_pos_8_s.ALU_MODE=0;
  ALU w_write_pos_9_s (
    .SUM(w_write_pos[9]),
    .COUT(w_write_pos_9_3),
    .I0(n6_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_8_3) 
);
defparam w_write_pos_9_s.ALU_MODE=0;
  ALU w_write_pos_10_s (
    .SUM(w_write_pos[10]),
    .COUT(w_write_pos_10_0_COUT),
    .I0(n5_5),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_9_3) 
);
defparam w_write_pos_10_s.ALU_MODE=0;
  ALU w_write_pos_1_s1 (
    .SUM(w_write_pos[1]),
    .COUT(w_write_pos_1_6),
    .I0(w_screen_pos_x_Z[4]),
    .I1(reg_display_adjust[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_write_pos_1_s1.ALU_MODE=1;
  ALU w_write_pos_2_s1 (
    .SUM(w_write_pos[2]),
    .COUT(w_write_pos_2_6),
    .I0(w_screen_pos_x_Z[5]),
    .I1(reg_display_adjust[1]),
    .I3(GND),
    .CIN(w_write_pos_1_6) 
);
defparam w_write_pos_2_s1.ALU_MODE=1;
  ALU w_write_pos_3_s1 (
    .SUM(w_write_pos[3]),
    .COUT(w_write_pos_3_6),
    .I0(w_screen_pos_x_Z[6]),
    .I1(reg_display_adjust[2]),
    .I3(GND),
    .CIN(w_write_pos_2_6) 
);
defparam w_write_pos_3_s1.ALU_MODE=1;
  INV n10_s5 (
    .O(n10_10),
    .I(w_screen_pos_x_Z[8]) 
);
  vdp_upscan_line_buffer u_even_line_buffer (
    .w_even_re(w_even_re),
    .clk85m(clk85m),
    .w_even_we(w_even_we),
    .w_h_count_end_13(w_h_count_end_13),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g_0),
    .w_vdp_g_1(w_vdp_g_1),
    .w_vdp_g_5(w_vdp_g_5),
    .w_vdp_g_6(w_vdp_g_6),
    .w_vdp_g_7(w_vdp_g_7),
    .w_even_address(w_even_address[9:0]),
    .w_vdp_r_0(w_vdp_r_0),
    .w_vdp_r_1(w_vdp_r_1),
    .w_vdp_r_5(w_vdp_r_5),
    .w_vdp_r_6(w_vdp_r_6),
    .w_vdp_r_7(w_vdp_r_7),
    .w_v_count(w_v_count[1]),
    .w_write_pos(w_write_pos[10]),
    .w_even_q(w_even_q[23:0])
);
  vdp_upscan_line_buffer_0 u_odd_line_buffer (
    .w_odd_re(w_odd_re),
    .clk85m(clk85m),
    .w_odd_we(w_odd_we),
    .w_h_count_end_13(w_h_count_end_13),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g_0),
    .w_vdp_g_1(w_vdp_g_1),
    .w_vdp_g_5(w_vdp_g_5),
    .w_vdp_g_6(w_vdp_g_6),
    .w_vdp_g_7(w_vdp_g_7),
    .w_odd_address(w_odd_address[9:0]),
    .w_vdp_r_0(w_vdp_r_0),
    .w_vdp_r_1(w_vdp_r_1),
    .w_vdp_r_5(w_vdp_r_5),
    .w_vdp_r_6(w_vdp_r_6),
    .w_vdp_r_7(w_vdp_r_7),
    .w_write_pos(w_write_pos[10]),
    .w_v_count(w_v_count[1]),
    .w_odd_q(w_odd_q[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan */
module vdp_video_ram_line_buffer (
  clk85m,
  n87,
  n86,
  n85,
  n84,
  n83,
  n82,
  n81,
  n80,
  n79,
  n78,
  ff_we_even,
  ff_re,
  ff_d,
  ff_address_even,
  out_e,
  ff_imem_12866_DIAREG_G
)
;
input clk85m;
input n87;
input n86;
input n85;
input n84;
input n83;
input n82;
input n81;
input n80;
input n79;
input n78;
input ff_we_even;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_even;
output [23:0] out_e;
output [23:0] ff_imem_12866_DIAREG_G;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_n29_DOAL_G_0_19;
wire ff_imem_n29_DOAL_G_0_20;
wire ff_imem_n29_DOAL_G_0_21;
wire ff_imem_12866_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_address_even[8]),
    .I1(n79),
    .I2(ff_imem_n29_DOAL_G_0_13),
    .I3(ff_imem_n29_DOAL_G_0_14) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h9000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_12866_DIAREG_G[22]),
    .I2(ff_imem_12866_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_12866_DIAREG_G[21]),
    .I2(ff_imem_12866_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_12866_DIAREG_G[20]),
    .I2(ff_imem_12866_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_12866_DIAREG_G[19]),
    .I2(ff_imem_12866_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_12866_DIAREG_G[18]),
    .I2(ff_imem_12866_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_12866_DIAREG_G[17]),
    .I2(ff_imem_12866_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_12866_DIAREG_G[16]),
    .I2(ff_imem_12866_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_12866_DIAREG_G[15]),
    .I2(ff_imem_12866_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_12866_DIAREG_G[14]),
    .I2(ff_imem_12866_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_12866_DIAREG_G[13]),
    .I2(ff_imem_12866_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_12866_DIAREG_G[12]),
    .I2(ff_imem_12866_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_12866_DIAREG_G[11]),
    .I2(ff_imem_12866_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_12866_DIAREG_G[10]),
    .I2(ff_imem_12866_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_12866_DIAREG_G[9]),
    .I2(ff_imem_12866_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_12866_DIAREG_G[8]),
    .I2(ff_imem_12866_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_12866_DIAREG_G[7]),
    .I2(ff_imem_12866_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_12866_DIAREG_G[6]),
    .I2(ff_imem_12866_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_12866_DIAREG_G[5]),
    .I2(ff_imem_12866_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_12866_DIAREG_G[4]),
    .I2(ff_imem_12866_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_12866_DIAREG_G[3]),
    .I2(ff_imem_12866_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_12866_DIAREG_G[2]),
    .I2(ff_imem_12866_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_12866_DIAREG_G[1]),
    .I2(ff_imem_12866_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(ff_imem_12866_DIAREG_G[0]),
    .I1(n29_1),
    .I2(ff_imem_12866_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h53;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_12866_DIAREG_G[23]),
    .I2(ff_imem_12866_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT4 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_imem_n29_DOAL_G_0_15),
    .I1(ff_imem_n29_DOAL_G_0_16),
    .I2(ff_imem_n29_DOAL_G_0_17),
    .I3(ff_imem_n29_DOAL_G_0_18) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=16'h8000;
  LUT4 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_imem_n29_DOAL_G_0_19),
    .I1(ff_imem_n29_DOAL_G_0_20),
    .I2(ff_imem_n29_DOAL_G_0_21),
    .I3(ff_we_even) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=16'h8000;
  LUT2 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_address_even[2]),
    .I1(n85) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=4'h9;
  LUT4 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_address_even[4]),
    .I1(n83),
    .I2(ff_address_even[1]),
    .I3(n86) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=16'hB0BB;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(ff_address_even[3]),
    .I1(n84),
    .I2(ff_address_even[0]),
    .I3(n87) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(ff_address_even[6]),
    .I1(n81),
    .I2(ff_address_even[7]),
    .I3(n80) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'h9009;
  LUT2 ff_imem_n29_DOAL_G_0_s17 (
    .F(ff_imem_n29_DOAL_G_0_19),
    .I0(ff_address_even[9]),
    .I1(n78) 
);
defparam ff_imem_n29_DOAL_G_0_s17.INIT=4'h9;
  LUT4 ff_imem_n29_DOAL_G_0_s18 (
    .F(ff_imem_n29_DOAL_G_0_20),
    .I0(n86),
    .I1(ff_address_even[1]),
    .I2(ff_address_even[5]),
    .I3(n82) 
);
defparam ff_imem_n29_DOAL_G_0_s18.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s19 (
    .F(ff_imem_n29_DOAL_G_0_21),
    .I0(n83),
    .I1(ff_address_even[4]),
    .I2(n84),
    .I3(ff_address_even[3]) 
);
defparam ff_imem_n29_DOAL_G_0_s19.INIT=16'hB0BB;
  DFF ff_q_out_23_s0 (
    .Q(out_e[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_e[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_e[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_e[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_e[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_e[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_e[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_e[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_e[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_e[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_e[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_e[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_e[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_e[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_e[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_e[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_e[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_e[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_e[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_e[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_e[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_e[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_e[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_e[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_12866_REDUCAREG_G_s (
    .Q(ff_imem_12866_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFF ff_imem_12866_DIAREG_G_0_s (
    .Q(ff_imem_12866_DIAREG_G[0]),
    .D(ff_d[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_12866_DIAREG_G_1_s (
    .Q(ff_imem_12866_DIAREG_G[1]),
    .D(ff_d[1]),
    .CLK(clk85m) 
);
  DFF ff_imem_12866_DIAREG_G_2_s (
    .Q(ff_imem_12866_DIAREG_G[2]),
    .D(ff_d[2]),
    .CLK(clk85m) 
);
  DFF ff_imem_12866_DIAREG_G_3_s (
    .Q(ff_imem_12866_DIAREG_G[3]),
    .D(ff_d[3]),
    .CLK(clk85m) 
);
  DFF ff_imem_12866_DIAREG_G_4_s (
    .Q(ff_imem_12866_DIAREG_G[4]),
    .D(ff_d[4]),
    .CLK(clk85m) 
);
  DFF ff_imem_12866_DIAREG_G_5_s (
    .Q(ff_imem_12866_DIAREG_G[5]),
    .D(ff_d[5]),
    .CLK(clk85m) 
);
  DFF ff_imem_12866_DIAREG_G_6_s (
    .Q(ff_imem_12866_DIAREG_G[6]),
    .D(ff_d[6]),
    .CLK(clk85m) 
);
  DFF ff_imem_12866_DIAREG_G_7_s (
    .Q(ff_imem_12866_DIAREG_G[7]),
    .D(ff_d[7]),
    .CLK(clk85m) 
);
  DFF ff_imem_12866_DIAREG_G_8_s (
    .Q(ff_imem_12866_DIAREG_G[8]),
    .D(ff_d[8]),
    .CLK(clk85m) 
);
  DFF ff_imem_12866_DIAREG_G_9_s (
    .Q(ff_imem_12866_DIAREG_G[9]),
    .D(ff_d[9]),
    .CLK(clk85m) 
);
  DFF ff_imem_12866_DIAREG_G_10_s (
    .Q(ff_imem_12866_DIAREG_G[10]),
    .D(ff_d[10]),
    .CLK(clk85m) 
);
  DFF ff_imem_12866_DIAREG_G_11_s (
    .Q(ff_imem_12866_DIAREG_G[11]),
    .D(ff_d[11]),
    .CLK(clk85m) 
);
  DFF ff_imem_12866_DIAREG_G_12_s (
    .Q(ff_imem_12866_DIAREG_G[12]),
    .D(ff_d[12]),
    .CLK(clk85m) 
);
  DFF ff_imem_12866_DIAREG_G_13_s (
    .Q(ff_imem_12866_DIAREG_G[13]),
    .D(ff_d[13]),
    .CLK(clk85m) 
);
  DFF ff_imem_12866_DIAREG_G_14_s (
    .Q(ff_imem_12866_DIAREG_G[14]),
    .D(ff_d[14]),
    .CLK(clk85m) 
);
  DFF ff_imem_12866_DIAREG_G_15_s (
    .Q(ff_imem_12866_DIAREG_G[15]),
    .D(ff_d[15]),
    .CLK(clk85m) 
);
  DFF ff_imem_12866_DIAREG_G_16_s (
    .Q(ff_imem_12866_DIAREG_G[16]),
    .D(ff_d[16]),
    .CLK(clk85m) 
);
  DFF ff_imem_12866_DIAREG_G_17_s (
    .Q(ff_imem_12866_DIAREG_G[17]),
    .D(ff_d[17]),
    .CLK(clk85m) 
);
  DFF ff_imem_12866_DIAREG_G_18_s (
    .Q(ff_imem_12866_DIAREG_G[18]),
    .D(ff_d[18]),
    .CLK(clk85m) 
);
  DFF ff_imem_12866_DIAREG_G_19_s (
    .Q(ff_imem_12866_DIAREG_G[19]),
    .D(ff_d[19]),
    .CLK(clk85m) 
);
  DFF ff_imem_12866_DIAREG_G_20_s (
    .Q(ff_imem_12866_DIAREG_G[20]),
    .D(ff_d[20]),
    .CLK(clk85m) 
);
  DFF ff_imem_12866_DIAREG_G_21_s (
    .Q(ff_imem_12866_DIAREG_G[21]),
    .D(ff_d[21]),
    .CLK(clk85m) 
);
  DFF ff_imem_12866_DIAREG_G_22_s (
    .Q(ff_imem_12866_DIAREG_G[22]),
    .D(ff_d[22]),
    .CLK(clk85m) 
);
  DFF ff_imem_12866_DIAREG_G_23_s (
    .Q(ff_imem_12866_DIAREG_G[23]),
    .D(ff_d[23]),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer */
module vdp_video_ram_line_buffer_0 (
  clk85m,
  n98,
  n97,
  n96,
  n95,
  n94,
  n93,
  n92,
  n91,
  n90,
  n89,
  ff_we_odd,
  ff_re,
  ff_d,
  ff_address_odd,
  ff_imem_12866_DIAREG_G,
  out_o
)
;
input clk85m;
input n98;
input n97;
input n96;
input n95;
input n94;
input n93;
input n92;
input n91;
input n90;
input n89;
input ff_we_odd;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_odd;
input [23:0] ff_imem_12866_DIAREG_G;
output [23:0] out_o;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_n29_DOAL_G_0_19;
wire ff_imem_12967_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_address_odd[3]),
    .I1(n95),
    .I2(ff_imem_n29_DOAL_G_0_13),
    .I3(ff_imem_n29_DOAL_G_0_14) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h9000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_12866_DIAREG_G[22]),
    .I2(ff_imem_12967_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_12866_DIAREG_G[21]),
    .I2(ff_imem_12967_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_12866_DIAREG_G[20]),
    .I2(ff_imem_12967_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_12866_DIAREG_G[19]),
    .I2(ff_imem_12967_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_12866_DIAREG_G[18]),
    .I2(ff_imem_12967_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_12866_DIAREG_G[17]),
    .I2(ff_imem_12967_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_12866_DIAREG_G[16]),
    .I2(ff_imem_12967_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_12866_DIAREG_G[15]),
    .I2(ff_imem_12967_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_12866_DIAREG_G[14]),
    .I2(ff_imem_12967_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_12866_DIAREG_G[13]),
    .I2(ff_imem_12967_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_12866_DIAREG_G[12]),
    .I2(ff_imem_12967_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_12866_DIAREG_G[11]),
    .I2(ff_imem_12967_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_12866_DIAREG_G[10]),
    .I2(ff_imem_12967_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_12866_DIAREG_G[9]),
    .I2(ff_imem_12967_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_12866_DIAREG_G[8]),
    .I2(ff_imem_12967_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_12866_DIAREG_G[7]),
    .I2(ff_imem_12967_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_12866_DIAREG_G[6]),
    .I2(ff_imem_12967_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_12866_DIAREG_G[5]),
    .I2(ff_imem_12967_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_12866_DIAREG_G[4]),
    .I2(ff_imem_12967_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_12866_DIAREG_G[3]),
    .I2(ff_imem_12967_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_12866_DIAREG_G[2]),
    .I2(ff_imem_12967_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_12866_DIAREG_G[1]),
    .I2(ff_imem_12967_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(n29_1),
    .I1(ff_imem_12866_DIAREG_G[0]),
    .I2(ff_imem_12967_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h35;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_12866_DIAREG_G[23]),
    .I2(ff_imem_12967_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT4 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_odd[4]),
    .I1(n94),
    .I2(ff_address_odd[7]),
    .I3(n91) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_we_odd),
    .I1(ff_imem_n29_DOAL_G_0_15),
    .I2(ff_imem_n29_DOAL_G_0_16),
    .I3(ff_imem_n29_DOAL_G_0_17) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=16'h8000;
  LUT4 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_address_odd[2]),
    .I1(n96),
    .I2(ff_address_odd[8]),
    .I3(n90) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(n92),
    .I1(ff_address_odd[6]),
    .I2(ff_address_odd[1]),
    .I3(n97) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(ff_address_odd[5]),
    .I1(n93),
    .I2(ff_imem_n29_DOAL_G_0_18),
    .I3(ff_imem_n29_DOAL_G_0_19) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'h9000;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(ff_address_odd[6]),
    .I1(n92),
    .I2(ff_address_odd[0]),
    .I3(n98) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'hB0BB;
  LUT4 ff_imem_n29_DOAL_G_0_s17 (
    .F(ff_imem_n29_DOAL_G_0_19),
    .I0(n98),
    .I1(ff_address_odd[0]),
    .I2(ff_address_odd[9]),
    .I3(n89) 
);
defparam ff_imem_n29_DOAL_G_0_s17.INIT=16'hB00B;
  DFF ff_q_out_23_s0 (
    .Q(out_o[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_o[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_o[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_o[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_o[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_o[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_o[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_o[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_o[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_o[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_o[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_o[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_o[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_o[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_o[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_o[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_o[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_o[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_o[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_o[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_o[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_o[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_o[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_o[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_12967_REDUCAREG_G_s (
    .Q(ff_imem_12967_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer_0 */
module vdp_video_double_buffer (
  clk85m,
  ff_active,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_v_count,
  w_h_count,
  ff_x_position_r,
  n77_6,
  w_pixel_r,
  w_pixel_g,
  w_pixel_b
)
;
input clk85m;
input ff_active;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
input [0:0] w_v_count;
input [11:2] w_h_count;
input [9:0] ff_x_position_r;
output n77_6;
output [7:0] w_pixel_r;
output [7:0] w_pixel_g;
output [7:0] w_pixel_b;
wire n78;
wire n79;
wire n80;
wire n81;
wire n82;
wire n83;
wire n84;
wire n85;
wire n86;
wire n87;
wire n89;
wire n90;
wire n91;
wire n92;
wire n93;
wire n94;
wire n95;
wire n96;
wire n97;
wire n98;
wire n147_3;
wire n148_3;
wire n149_3;
wire n150_3;
wire n151_3;
wire n152_3;
wire n153_3;
wire n154_3;
wire n155_3;
wire n156_3;
wire n157_3;
wire n158_3;
wire n159_3;
wire n160_3;
wire n161_3;
wire n162_3;
wire n163_3;
wire n164_3;
wire n165_3;
wire n166_3;
wire n167_3;
wire n168_3;
wire n169_3;
wire n170_3;
wire ff_we_even;
wire ff_we_odd;
wire ff_re;
wire [23:0] ff_d;
wire [9:0] ff_address_even;
wire [9:0] ff_address_odd;
wire [23:0] out_e;
wire [23:0] ff_imem_12866_DIAREG_G;
wire [23:0] out_o;
wire VCC;
wire GND;
  LUT3 n78_s1 (
    .F(n78),
    .I0(w_h_count[11]),
    .I1(ff_x_position_r[9]),
    .I2(w_v_count[0]) 
);
defparam n78_s1.INIT=8'hCA;
  LUT3 n79_s1 (
    .F(n79),
    .I0(w_h_count[10]),
    .I1(ff_x_position_r[8]),
    .I2(w_v_count[0]) 
);
defparam n79_s1.INIT=8'hCA;
  LUT3 n80_s1 (
    .F(n80),
    .I0(w_h_count[9]),
    .I1(ff_x_position_r[7]),
    .I2(w_v_count[0]) 
);
defparam n80_s1.INIT=8'hCA;
  LUT3 n81_s1 (
    .F(n81),
    .I0(w_h_count[8]),
    .I1(ff_x_position_r[6]),
    .I2(w_v_count[0]) 
);
defparam n81_s1.INIT=8'hCA;
  LUT3 n82_s1 (
    .F(n82),
    .I0(w_h_count[7]),
    .I1(ff_x_position_r[5]),
    .I2(w_v_count[0]) 
);
defparam n82_s1.INIT=8'hCA;
  LUT3 n83_s1 (
    .F(n83),
    .I0(w_h_count[6]),
    .I1(ff_x_position_r[4]),
    .I2(w_v_count[0]) 
);
defparam n83_s1.INIT=8'hCA;
  LUT3 n84_s1 (
    .F(n84),
    .I0(w_h_count[5]),
    .I1(ff_x_position_r[3]),
    .I2(w_v_count[0]) 
);
defparam n84_s1.INIT=8'hCA;
  LUT3 n85_s1 (
    .F(n85),
    .I0(w_h_count[4]),
    .I1(ff_x_position_r[2]),
    .I2(w_v_count[0]) 
);
defparam n85_s1.INIT=8'hCA;
  LUT3 n86_s1 (
    .F(n86),
    .I0(w_h_count[3]),
    .I1(ff_x_position_r[1]),
    .I2(w_v_count[0]) 
);
defparam n86_s1.INIT=8'hCA;
  LUT3 n87_s1 (
    .F(n87),
    .I0(w_h_count[2]),
    .I1(ff_x_position_r[0]),
    .I2(w_v_count[0]) 
);
defparam n87_s1.INIT=8'hCA;
  LUT3 n89_s1 (
    .F(n89),
    .I0(ff_x_position_r[9]),
    .I1(w_h_count[11]),
    .I2(w_v_count[0]) 
);
defparam n89_s1.INIT=8'hCA;
  LUT3 n90_s1 (
    .F(n90),
    .I0(ff_x_position_r[8]),
    .I1(w_h_count[10]),
    .I2(w_v_count[0]) 
);
defparam n90_s1.INIT=8'hCA;
  LUT3 n91_s1 (
    .F(n91),
    .I0(ff_x_position_r[7]),
    .I1(w_h_count[9]),
    .I2(w_v_count[0]) 
);
defparam n91_s1.INIT=8'hCA;
  LUT3 n92_s1 (
    .F(n92),
    .I0(ff_x_position_r[6]),
    .I1(w_h_count[8]),
    .I2(w_v_count[0]) 
);
defparam n92_s1.INIT=8'hCA;
  LUT3 n93_s1 (
    .F(n93),
    .I0(ff_x_position_r[5]),
    .I1(w_h_count[7]),
    .I2(w_v_count[0]) 
);
defparam n93_s1.INIT=8'hCA;
  LUT3 n94_s1 (
    .F(n94),
    .I0(ff_x_position_r[4]),
    .I1(w_h_count[6]),
    .I2(w_v_count[0]) 
);
defparam n94_s1.INIT=8'hCA;
  LUT3 n95_s1 (
    .F(n95),
    .I0(ff_x_position_r[3]),
    .I1(w_h_count[5]),
    .I2(w_v_count[0]) 
);
defparam n95_s1.INIT=8'hCA;
  LUT3 n96_s1 (
    .F(n96),
    .I0(ff_x_position_r[2]),
    .I1(w_h_count[4]),
    .I2(w_v_count[0]) 
);
defparam n96_s1.INIT=8'hCA;
  LUT3 n97_s1 (
    .F(n97),
    .I0(ff_x_position_r[1]),
    .I1(w_h_count[3]),
    .I2(w_v_count[0]) 
);
defparam n97_s1.INIT=8'hCA;
  LUT3 n98_s1 (
    .F(n98),
    .I0(ff_x_position_r[0]),
    .I1(w_h_count[2]),
    .I2(w_v_count[0]) 
);
defparam n98_s1.INIT=8'hCA;
  LUT3 n147_s0 (
    .F(n147_3),
    .I0(out_o[23]),
    .I1(out_e[23]),
    .I2(w_v_count[0]) 
);
defparam n147_s0.INIT=8'hCA;
  LUT3 n148_s0 (
    .F(n148_3),
    .I0(out_o[22]),
    .I1(out_e[22]),
    .I2(w_v_count[0]) 
);
defparam n148_s0.INIT=8'hCA;
  LUT3 n149_s0 (
    .F(n149_3),
    .I0(out_o[21]),
    .I1(out_e[21]),
    .I2(w_v_count[0]) 
);
defparam n149_s0.INIT=8'hCA;
  LUT3 n150_s0 (
    .F(n150_3),
    .I0(out_o[20]),
    .I1(out_e[20]),
    .I2(w_v_count[0]) 
);
defparam n150_s0.INIT=8'hCA;
  LUT3 n151_s0 (
    .F(n151_3),
    .I0(out_o[19]),
    .I1(out_e[19]),
    .I2(w_v_count[0]) 
);
defparam n151_s0.INIT=8'hCA;
  LUT3 n152_s0 (
    .F(n152_3),
    .I0(out_o[18]),
    .I1(out_e[18]),
    .I2(w_v_count[0]) 
);
defparam n152_s0.INIT=8'hCA;
  LUT3 n153_s0 (
    .F(n153_3),
    .I0(out_o[17]),
    .I1(out_e[17]),
    .I2(w_v_count[0]) 
);
defparam n153_s0.INIT=8'hCA;
  LUT3 n154_s0 (
    .F(n154_3),
    .I0(out_o[16]),
    .I1(out_e[16]),
    .I2(w_v_count[0]) 
);
defparam n154_s0.INIT=8'hCA;
  LUT3 n155_s0 (
    .F(n155_3),
    .I0(out_o[15]),
    .I1(out_e[15]),
    .I2(w_v_count[0]) 
);
defparam n155_s0.INIT=8'hCA;
  LUT3 n156_s0 (
    .F(n156_3),
    .I0(out_o[14]),
    .I1(out_e[14]),
    .I2(w_v_count[0]) 
);
defparam n156_s0.INIT=8'hCA;
  LUT3 n157_s0 (
    .F(n157_3),
    .I0(out_o[13]),
    .I1(out_e[13]),
    .I2(w_v_count[0]) 
);
defparam n157_s0.INIT=8'hCA;
  LUT3 n158_s0 (
    .F(n158_3),
    .I0(out_o[12]),
    .I1(out_e[12]),
    .I2(w_v_count[0]) 
);
defparam n158_s0.INIT=8'hCA;
  LUT3 n159_s0 (
    .F(n159_3),
    .I0(out_o[11]),
    .I1(out_e[11]),
    .I2(w_v_count[0]) 
);
defparam n159_s0.INIT=8'hCA;
  LUT3 n160_s0 (
    .F(n160_3),
    .I0(out_o[10]),
    .I1(out_e[10]),
    .I2(w_v_count[0]) 
);
defparam n160_s0.INIT=8'hCA;
  LUT3 n161_s0 (
    .F(n161_3),
    .I0(out_o[9]),
    .I1(out_e[9]),
    .I2(w_v_count[0]) 
);
defparam n161_s0.INIT=8'hCA;
  LUT3 n162_s0 (
    .F(n162_3),
    .I0(out_o[8]),
    .I1(out_e[8]),
    .I2(w_v_count[0]) 
);
defparam n162_s0.INIT=8'hCA;
  LUT3 n163_s0 (
    .F(n163_3),
    .I0(out_o[7]),
    .I1(out_e[7]),
    .I2(w_v_count[0]) 
);
defparam n163_s0.INIT=8'hCA;
  LUT3 n164_s0 (
    .F(n164_3),
    .I0(out_o[6]),
    .I1(out_e[6]),
    .I2(w_v_count[0]) 
);
defparam n164_s0.INIT=8'hCA;
  LUT3 n165_s0 (
    .F(n165_3),
    .I0(out_o[5]),
    .I1(out_e[5]),
    .I2(w_v_count[0]) 
);
defparam n165_s0.INIT=8'hCA;
  LUT3 n166_s0 (
    .F(n166_3),
    .I0(out_o[4]),
    .I1(out_e[4]),
    .I2(w_v_count[0]) 
);
defparam n166_s0.INIT=8'hCA;
  LUT3 n167_s0 (
    .F(n167_3),
    .I0(out_o[3]),
    .I1(out_e[3]),
    .I2(w_v_count[0]) 
);
defparam n167_s0.INIT=8'hCA;
  LUT3 n168_s0 (
    .F(n168_3),
    .I0(out_o[2]),
    .I1(out_e[2]),
    .I2(w_v_count[0]) 
);
defparam n168_s0.INIT=8'hCA;
  LUT3 n169_s0 (
    .F(n169_3),
    .I0(out_o[1]),
    .I1(out_e[1]),
    .I2(w_v_count[0]) 
);
defparam n169_s0.INIT=8'hCA;
  LUT3 n170_s0 (
    .F(n170_3),
    .I0(out_o[0]),
    .I1(out_e[0]),
    .I2(w_v_count[0]) 
);
defparam n170_s0.INIT=8'hCA;
  DFF ff_d_23_s0 (
    .Q(ff_d[23]),
    .D(w_upscan_r[7]),
    .CLK(clk85m) 
);
  DFF ff_d_22_s0 (
    .Q(ff_d[22]),
    .D(w_upscan_r[6]),
    .CLK(clk85m) 
);
  DFF ff_d_21_s0 (
    .Q(ff_d[21]),
    .D(w_upscan_r[5]),
    .CLK(clk85m) 
);
  DFF ff_d_20_s0 (
    .Q(ff_d[20]),
    .D(w_upscan_r[4]),
    .CLK(clk85m) 
);
  DFF ff_d_19_s0 (
    .Q(ff_d[19]),
    .D(w_upscan_r[3]),
    .CLK(clk85m) 
);
  DFF ff_d_18_s0 (
    .Q(ff_d[18]),
    .D(w_upscan_r[2]),
    .CLK(clk85m) 
);
  DFF ff_d_17_s0 (
    .Q(ff_d[17]),
    .D(w_upscan_r[1]),
    .CLK(clk85m) 
);
  DFF ff_d_16_s0 (
    .Q(ff_d[16]),
    .D(w_upscan_r[0]),
    .CLK(clk85m) 
);
  DFF ff_d_15_s0 (
    .Q(ff_d[15]),
    .D(w_upscan_g[7]),
    .CLK(clk85m) 
);
  DFF ff_d_14_s0 (
    .Q(ff_d[14]),
    .D(w_upscan_g[6]),
    .CLK(clk85m) 
);
  DFF ff_d_13_s0 (
    .Q(ff_d[13]),
    .D(w_upscan_g[5]),
    .CLK(clk85m) 
);
  DFF ff_d_12_s0 (
    .Q(ff_d[12]),
    .D(w_upscan_g[4]),
    .CLK(clk85m) 
);
  DFF ff_d_11_s0 (
    .Q(ff_d[11]),
    .D(w_upscan_g[3]),
    .CLK(clk85m) 
);
  DFF ff_d_10_s0 (
    .Q(ff_d[10]),
    .D(w_upscan_g[2]),
    .CLK(clk85m) 
);
  DFF ff_d_9_s0 (
    .Q(ff_d[9]),
    .D(w_upscan_g[1]),
    .CLK(clk85m) 
);
  DFF ff_d_8_s0 (
    .Q(ff_d[8]),
    .D(w_upscan_g[0]),
    .CLK(clk85m) 
);
  DFF ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_upscan_b[7]),
    .CLK(clk85m) 
);
  DFF ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_upscan_b[6]),
    .CLK(clk85m) 
);
  DFF ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_upscan_b[5]),
    .CLK(clk85m) 
);
  DFF ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_upscan_b[4]),
    .CLK(clk85m) 
);
  DFF ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_upscan_b[3]),
    .CLK(clk85m) 
);
  DFF ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_upscan_b[2]),
    .CLK(clk85m) 
);
  DFF ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_upscan_b[1]),
    .CLK(clk85m) 
);
  DFF ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_upscan_b[0]),
    .CLK(clk85m) 
);
  DFF ff_we_even_s0 (
    .Q(ff_we_even),
    .D(n77_6),
    .CLK(clk85m) 
);
  DFF ff_address_even_9_s0 (
    .Q(ff_address_even[9]),
    .D(n78),
    .CLK(clk85m) 
);
  DFF ff_address_even_8_s0 (
    .Q(ff_address_even[8]),
    .D(n79),
    .CLK(clk85m) 
);
  DFF ff_address_even_7_s0 (
    .Q(ff_address_even[7]),
    .D(n80),
    .CLK(clk85m) 
);
  DFF ff_address_even_6_s0 (
    .Q(ff_address_even[6]),
    .D(n81),
    .CLK(clk85m) 
);
  DFF ff_address_even_5_s0 (
    .Q(ff_address_even[5]),
    .D(n82),
    .CLK(clk85m) 
);
  DFF ff_address_even_4_s0 (
    .Q(ff_address_even[4]),
    .D(n83),
    .CLK(clk85m) 
);
  DFF ff_address_even_3_s0 (
    .Q(ff_address_even[3]),
    .D(n84),
    .CLK(clk85m) 
);
  DFF ff_address_even_2_s0 (
    .Q(ff_address_even[2]),
    .D(n85),
    .CLK(clk85m) 
);
  DFF ff_address_even_1_s0 (
    .Q(ff_address_even[1]),
    .D(n86),
    .CLK(clk85m) 
);
  DFF ff_address_even_0_s0 (
    .Q(ff_address_even[0]),
    .D(n87),
    .CLK(clk85m) 
);
  DFF ff_we_odd_s0 (
    .Q(ff_we_odd),
    .D(w_v_count[0]),
    .CLK(clk85m) 
);
  DFF ff_address_odd_9_s0 (
    .Q(ff_address_odd[9]),
    .D(n89),
    .CLK(clk85m) 
);
  DFF ff_address_odd_8_s0 (
    .Q(ff_address_odd[8]),
    .D(n90),
    .CLK(clk85m) 
);
  DFF ff_address_odd_7_s0 (
    .Q(ff_address_odd[7]),
    .D(n91),
    .CLK(clk85m) 
);
  DFF ff_address_odd_6_s0 (
    .Q(ff_address_odd[6]),
    .D(n92),
    .CLK(clk85m) 
);
  DFF ff_address_odd_5_s0 (
    .Q(ff_address_odd[5]),
    .D(n93),
    .CLK(clk85m) 
);
  DFF ff_address_odd_4_s0 (
    .Q(ff_address_odd[4]),
    .D(n94),
    .CLK(clk85m) 
);
  DFF ff_address_odd_3_s0 (
    .Q(ff_address_odd[3]),
    .D(n95),
    .CLK(clk85m) 
);
  DFF ff_address_odd_2_s0 (
    .Q(ff_address_odd[2]),
    .D(n96),
    .CLK(clk85m) 
);
  DFF ff_address_odd_1_s0 (
    .Q(ff_address_odd[1]),
    .D(n97),
    .CLK(clk85m) 
);
  DFF ff_address_odd_0_s0 (
    .Q(ff_address_odd[0]),
    .D(n98),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_7_s0 (
    .Q(w_pixel_r[7]),
    .D(n147_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_6_s0 (
    .Q(w_pixel_r[6]),
    .D(n148_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_5_s0 (
    .Q(w_pixel_r[5]),
    .D(n149_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_4_s0 (
    .Q(w_pixel_r[4]),
    .D(n150_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_3_s0 (
    .Q(w_pixel_r[3]),
    .D(n151_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_2_s0 (
    .Q(w_pixel_r[2]),
    .D(n152_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_1_s0 (
    .Q(w_pixel_r[1]),
    .D(n153_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_0_s0 (
    .Q(w_pixel_r[0]),
    .D(n154_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_7_s0 (
    .Q(w_pixel_g[7]),
    .D(n155_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_6_s0 (
    .Q(w_pixel_g[6]),
    .D(n156_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_5_s0 (
    .Q(w_pixel_g[5]),
    .D(n157_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_4_s0 (
    .Q(w_pixel_g[4]),
    .D(n158_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_3_s0 (
    .Q(w_pixel_g[3]),
    .D(n159_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_2_s0 (
    .Q(w_pixel_g[2]),
    .D(n160_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_1_s0 (
    .Q(w_pixel_g[1]),
    .D(n161_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_0_s0 (
    .Q(w_pixel_g[0]),
    .D(n162_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_7_s0 (
    .Q(w_pixel_b[7]),
    .D(n163_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_6_s0 (
    .Q(w_pixel_b[6]),
    .D(n164_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_5_s0 (
    .Q(w_pixel_b[5]),
    .D(n165_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_4_s0 (
    .Q(w_pixel_b[4]),
    .D(n166_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_3_s0 (
    .Q(w_pixel_b[3]),
    .D(n167_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_2_s0 (
    .Q(w_pixel_b[2]),
    .D(n168_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_1_s0 (
    .Q(w_pixel_b[1]),
    .D(n169_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_0_s0 (
    .Q(w_pixel_b[0]),
    .D(n170_3),
    .CLK(clk85m) 
);
  DFF ff_re_s0 (
    .Q(ff_re),
    .D(ff_active),
    .CLK(clk85m) 
);
  INV n77_s2 (
    .O(n77_6),
    .I(w_v_count[0]) 
);
  vdp_video_ram_line_buffer u_buf_even (
    .clk85m(clk85m),
    .n87(n87),
    .n86(n86),
    .n85(n85),
    .n84(n84),
    .n83(n83),
    .n82(n82),
    .n81(n81),
    .n80(n80),
    .n79(n79),
    .n78(n78),
    .ff_we_even(ff_we_even),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_even(ff_address_even[9:0]),
    .out_e(out_e[23:0]),
    .ff_imem_12866_DIAREG_G(ff_imem_12866_DIAREG_G[23:0])
);
  vdp_video_ram_line_buffer_0 u_buf_odd (
    .clk85m(clk85m),
    .n98(n98),
    .n97(n97),
    .n96(n96),
    .n95(n95),
    .n94(n94),
    .n93(n93),
    .n92(n92),
    .n91(n91),
    .n90(n90),
    .n89(n89),
    .ff_we_odd(ff_we_odd),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_odd(ff_address_odd[9:0]),
    .ff_imem_12866_DIAREG_G(ff_imem_12866_DIAREG_G[23:0]),
    .out_o(out_o[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_double_buffer */
module vdp_video_out_bilinear (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_r,
  ff_tap0_r,
  ff_tap1_delay,
  w_bilinear_r
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_r;
input [7:0] ff_tap0_r;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_r;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_r[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_r[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_r[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_r[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_r[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_r[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_r[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_r[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_r[7:0]}),
    .B({GND,ff_tap0_r[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear */
module vdp_video_out_bilinear_0 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_g,
  ff_tap0_g,
  ff_tap1_delay,
  w_bilinear_g
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_g;
input [7:0] ff_tap0_g;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_g;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_g[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_g[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_g[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_g[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_g[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_g[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_g[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_g[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_g[7:0]}),
    .B({GND,ff_tap0_g[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_0 */
module vdp_video_out_bilinear_1 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_b,
  ff_tap0_b,
  ff_tap1_delay,
  w_bilinear_b
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_b;
input [7:0] ff_tap0_b;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_b;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_b[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_b[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_b[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_b[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_b[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_b[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_b[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_b[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_b[7:0]}),
    .B({GND,ff_tap0_b[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_1 */
module vdp_video_out (
  clk85m,
  n36_6,
  w_h_count_end_13,
  w_h_count_end,
  n138_6,
  w_h_count_end_14,
  w_h_count,
  w_v_count,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_video_vs,
  w_video_hs,
  w_video_de,
  n103_9,
  ff_vs_7,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input clk85m;
input n36_6;
input w_h_count_end_13;
input w_h_count_end;
input n138_6;
input w_h_count_end_14;
input [11:0] w_h_count;
input [9:0] w_v_count;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
output w_video_vs;
output w_video_hs;
output w_video_de;
output n103_9;
output ff_vs_7;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire n75_9;
wire n103_6;
wire w_gain_6_5;
wire ff_h_en_8;
wire ff_v_en_6;
wire ff_vs_5;
wire ff_hs_6;
wire n217_7;
wire n215_7;
wire n164_7;
wire n161_7;
wire n160_7;
wire n158_7;
wire n62_7;
wire n75_10;
wire ff_h_en_9;
wire ff_h_en_10;
wire ff_h_en_11;
wire ff_v_en_7;
wire ff_vs_6;
wire ff_x_position_r_9_9;
wire ff_x_position_r_9_10;
wire n218_8;
wire n216_8;
wire n163_8;
wire n162_8;
wire n160_8;
wire n157_8;
wire n22_8;
wire n75_11;
wire ff_h_en_12;
wire ff_v_en_8;
wire ff_vs_8;
wire n216_9;
wire n159_10;
wire n215_10;
wire n22_10;
wire n41_9;
wire n103_11;
wire n103_13;
wire n157_10;
wire n159_12;
wire n162_10;
wire n163_10;
wire n165_9;
wire n216_11;
wire n218_10;
wire n219_10;
wire ff_active_10;
wire ff_numerator_7_10;
wire ff_numerator_3_9;
wire ff_v_en;
wire ff_h_en;
wire ff_active;
wire ff_tap1_b_0_5;
wire w_scanline_gain_0_2;
wire w_scanline_gain_0_3;
wire w_scanline_gain_1_2;
wire w_scanline_gain_1_3;
wire w_scanline_gain_2_2;
wire w_scanline_gain_2_3;
wire w_scanline_gain_3_2;
wire w_scanline_gain_3_3;
wire w_scanline_gain_4_2;
wire w_scanline_gain_4_3;
wire w_scanline_gain_5_2;
wire w_scanline_gain_5_3;
wire w_scanline_gain_6_2;
wire w_scanline_gain_6_3;
wire w_scanline_gain_7_2;
wire w_scanline_gain_8_6;
wire w_scanline_gain_0_5;
wire w_scanline_gain_1_5;
wire w_scanline_gain_2_5;
wire w_scanline_gain_3_5;
wire w_scanline_gain_4_5;
wire w_scanline_gain_5_5;
wire w_scanline_gain_6_5;
wire w_scanline_gain_7_5;
wire ff_tap1_b_0_18;
wire n77_6;
wire [7:0] ff_coeff1;
wire [7:0] ff_tap0_r;
wire [7:0] ff_tap0_g;
wire [7:0] ff_tap0_b;
wire [7:0] ff_gain;
wire [9:0] ff_x_position_r;
wire [7:4] ff_numerator;
wire [7:0] ff_tap1_delay;
wire [7:0] ff_tap1_delay_0;
wire [7:0] ff_tap1_delay_1;
wire [7:0] ff_display_r;
wire [7:0] ff_display_g;
wire [7:0] ff_display_b;
wire [7:0] ff_coeff;
wire [9:0] w_scanline_gain;
wire [7:0] w_pixel_r;
wire [7:0] w_pixel_g;
wire [7:0] w_pixel_b;
wire [7:0] w_bilinear_r;
wire [7:0] w_bilinear_g;
wire [7:0] w_bilinear_b;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [17:0] DOUT_0;
wire [8:0] SOA_0;
wire [8:0] SOB_0;
wire [17:0] DOUT_1;
wire [8:0] SOA_1;
wire [8:0] SOB_1;
wire [17:0] DOUT_2;
wire [8:0] SOA_2;
wire [8:0] SOB_2;
wire VCC;
wire GND;
  LUT4 n75_s6 (
    .F(n75_9),
    .I0(w_h_count[5]),
    .I1(w_h_count[9]),
    .I2(w_h_count_end_13),
    .I3(n75_10) 
);
defparam n75_s6.INIT=16'h8000;
  LUT4 n103_s3 (
    .F(n103_6),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(n103_11),
    .I3(n103_13) 
);
defparam n103_s3.INIT=16'h1000;
  LUT2 w_video_de_s (
    .F(w_video_de),
    .I0(ff_h_en),
    .I1(ff_v_en) 
);
defparam w_video_de_s.INIT=4'h8;
  LUT2 w_gain_6_s2 (
    .F(w_gain_6_5),
    .I0(w_v_count[0]),
    .I1(w_h_count[0]) 
);
defparam w_gain_6_s2.INIT=4'h4;
  LUT3 ff_h_en_s3 (
    .F(ff_h_en_8),
    .I0(ff_h_en_9),
    .I1(ff_h_en_10),
    .I2(ff_h_en_11) 
);
defparam ff_h_en_s3.INIT=8'hE0;
  LUT4 ff_v_en_s2 (
    .F(ff_v_en_6),
    .I0(w_v_count[5]),
    .I1(w_v_count[9]),
    .I2(w_h_count_end),
    .I3(ff_v_en_7) 
);
defparam ff_v_en_s2.INIT=16'h6000;
  LUT3 ff_vs_s2 (
    .F(ff_vs_5),
    .I0(ff_vs_6),
    .I1(n103_6),
    .I2(w_h_count_end) 
);
defparam ff_vs_s2.INIT=8'hE0;
  LUT2 ff_hs_s3 (
    .F(ff_hs_6),
    .I0(w_h_count_end),
    .I1(n75_9) 
);
defparam ff_hs_s3.INIT=4'hE;
  LUT4 n217_s2 (
    .F(n217_7),
    .I0(n218_8),
    .I1(ff_numerator[4]),
    .I2(ff_x_position_r_9_10),
    .I3(ff_numerator[5]) 
);
defparam n217_s2.INIT=16'h0B04;
  LUT4 n215_s2 (
    .F(n215_7),
    .I0(ff_numerator[6]),
    .I1(n215_10),
    .I2(ff_x_position_r_9_10),
    .I3(ff_numerator[7]) 
);
defparam n215_s2.INIT=16'h0E01;
  LUT4 n164_s2 (
    .F(n164_7),
    .I0(ff_x_position_r[1]),
    .I1(ff_x_position_r[0]),
    .I2(ff_x_position_r_9_10),
    .I3(ff_x_position_r[2]) 
);
defparam n164_s2.INIT=16'h0708;
  LUT4 n161_s2 (
    .F(n161_7),
    .I0(ff_x_position_r[4]),
    .I1(n162_8),
    .I2(ff_x_position_r_9_10),
    .I3(ff_x_position_r[5]) 
);
defparam n161_s2.INIT=16'h0708;
  LUT4 n160_s2 (
    .F(n160_7),
    .I0(n162_8),
    .I1(n160_8),
    .I2(ff_x_position_r_9_10),
    .I3(ff_x_position_r[6]) 
);
defparam n160_s2.INIT=16'h0708;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(ff_x_position_r[7]),
    .I1(n159_10),
    .I2(ff_x_position_r_9_10),
    .I3(ff_x_position_r[8]) 
);
defparam n158_s2.INIT=16'h0708;
  LUT3 n62_s2 (
    .F(n62_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[9]),
    .I2(ff_v_en_7) 
);
defparam n62_s2.INIT=8'hBF;
  LUT4 n75_s7 (
    .F(n75_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n138_6),
    .I3(n75_11) 
);
defparam n75_s7.INIT=16'h1000;
  LUT3 ff_h_en_s4 (
    .F(ff_h_en_9),
    .I0(w_h_count[9]),
    .I1(w_h_count[8]),
    .I2(ff_h_en_12) 
);
defparam ff_h_en_s4.INIT=8'h40;
  LUT4 ff_h_en_s5 (
    .F(ff_h_en_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_h_count[9]),
    .I3(n75_11) 
);
defparam ff_h_en_s5.INIT=16'h8000;
  LUT4 ff_h_en_s6 (
    .F(ff_h_en_11),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]),
    .I3(w_h_count_end_14) 
);
defparam ff_h_en_s6.INIT=16'h1000;
  LUT4 ff_v_en_s3 (
    .F(ff_v_en_7),
    .I0(w_v_count[1]),
    .I1(w_v_count[2]),
    .I2(n103_9),
    .I3(ff_v_en_8) 
);
defparam ff_v_en_s3.INIT=16'h1000;
  LUT3 ff_vs_s3 (
    .F(ff_vs_6),
    .I0(ff_vs_7),
    .I1(n103_11),
    .I2(ff_vs_8) 
);
defparam ff_vs_s3.INIT=8'h80;
  LUT3 ff_x_position_r_9_s4 (
    .F(ff_x_position_r_9_9),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[7]),
    .I2(n215_10) 
);
defparam ff_x_position_r_9_s4.INIT=8'h01;
  LUT2 ff_x_position_r_9_s5 (
    .F(ff_x_position_r_9_10),
    .I0(ff_h_en_10),
    .I1(n22_8) 
);
defparam ff_x_position_r_9_s5.INIT=4'h8;
  LUT3 n218_s3 (
    .F(n218_8),
    .I0(ff_numerator[7]),
    .I1(ff_numerator[6]),
    .I2(ff_x_position_r[0]) 
);
defparam n218_s3.INIT=8'h0E;
  LUT4 n216_s3 (
    .F(n216_8),
    .I0(ff_numerator[7]),
    .I1(ff_x_position_r[0]),
    .I2(ff_numerator[6]),
    .I3(n216_9) 
);
defparam n216_s3.INIT=16'h3CF5;
  LUT4 n163_s3 (
    .F(n163_8),
    .I0(ff_x_position_r[2]),
    .I1(ff_x_position_r[1]),
    .I2(ff_x_position_r[0]),
    .I3(ff_x_position_r[3]) 
);
defparam n163_s3.INIT=16'h7F80;
  LUT4 n162_s3 (
    .F(n162_8),
    .I0(ff_x_position_r[3]),
    .I1(ff_x_position_r[2]),
    .I2(ff_x_position_r[1]),
    .I3(ff_x_position_r[0]) 
);
defparam n162_s3.INIT=16'h8000;
  LUT2 n160_s3 (
    .F(n160_8),
    .I0(ff_x_position_r[5]),
    .I1(ff_x_position_r[4]) 
);
defparam n160_s3.INIT=4'h8;
  LUT4 n157_s3 (
    .F(n157_8),
    .I0(ff_x_position_r[8]),
    .I1(ff_x_position_r[7]),
    .I2(n159_10),
    .I3(ff_x_position_r[9]) 
);
defparam n157_s3.INIT=16'h7F80;
  LUT4 n22_s3 (
    .F(n22_8),
    .I0(w_h_count[2]),
    .I1(w_h_count[1]),
    .I2(w_h_count[0]),
    .I3(w_h_count_end_14) 
);
defparam n22_s3.INIT=16'h4000;
  LUT3 n75_s8 (
    .F(n75_11),
    .I0(w_h_count[8]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]) 
);
defparam n75_s8.INIT=8'h01;
  LUT2 n103_s6 (
    .F(n103_9),
    .I0(w_v_count[6]),
    .I1(w_v_count[7]) 
);
defparam n103_s6.INIT=4'h1;
  LUT4 ff_h_en_s7 (
    .F(ff_h_en_12),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_h_count[10]),
    .I3(w_h_count[11]) 
);
defparam ff_h_en_s7.INIT=16'h0100;
  LUT4 ff_v_en_s4 (
    .F(ff_v_en_8),
    .I0(w_v_count[0]),
    .I1(w_v_count[4]),
    .I2(w_v_count[8]),
    .I3(w_v_count[3]) 
);
defparam ff_v_en_s4.INIT=16'h0100;
  LUT3 ff_vs_s4 (
    .F(ff_vs_7),
    .I0(w_v_count[4]),
    .I1(w_v_count[5]),
    .I2(w_v_count[3]) 
);
defparam ff_vs_s4.INIT=8'h10;
  LUT3 ff_vs_s5 (
    .F(ff_vs_8),
    .I0(w_v_count[1]),
    .I1(w_v_count[0]),
    .I2(w_v_count[2]) 
);
defparam ff_vs_s5.INIT=8'h40;
  LUT2 n216_s4 (
    .F(n216_9),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]) 
);
defparam n216_s4.INIT=4'h8;
  LUT4 n159_s4 (
    .F(n159_10),
    .I0(ff_x_position_r[6]),
    .I1(n162_8),
    .I2(ff_x_position_r[5]),
    .I3(ff_x_position_r[4]) 
);
defparam n159_s4.INIT=16'h8000;
  LUT3 n215_s4 (
    .F(n215_10),
    .I0(ff_x_position_r[0]),
    .I1(ff_numerator[4]),
    .I2(ff_numerator[5]) 
);
defparam n215_s4.INIT=8'h80;
  LUT4 n22_s4 (
    .F(n22_10),
    .I0(w_h_count[9]),
    .I1(w_h_count[8]),
    .I2(ff_h_en_12),
    .I3(n22_8) 
);
defparam n22_s4.INIT=16'hBFFF;
  LUT4 n41_s3 (
    .F(n41_9),
    .I0(w_h_count[9]),
    .I1(w_h_count[8]),
    .I2(ff_h_en_12),
    .I3(ff_h_en_11) 
);
defparam n41_s3.INIT=16'hBFFF;
  LUT4 n103_s7 (
    .F(n103_11),
    .I0(w_v_count[8]),
    .I1(w_v_count[9]),
    .I2(w_v_count[6]),
    .I3(w_v_count[7]) 
);
defparam n103_s7.INIT=16'h0001;
  LUT4 n103_s8 (
    .F(n103_13),
    .I0(w_v_count[5]),
    .I1(w_v_count[4]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n103_s8.INIT=16'h4000;
  LUT3 n157_s4 (
    .F(n157_10),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(n157_8) 
);
defparam n157_s4.INIT=8'h70;
  LUT4 n159_s5 (
    .F(n159_12),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(ff_x_position_r[7]),
    .I3(n159_10) 
);
defparam n159_s5.INIT=16'h0770;
  LUT4 n162_s4 (
    .F(n162_10),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(ff_x_position_r[4]),
    .I3(n162_8) 
);
defparam n162_s4.INIT=16'h0770;
  LUT3 n163_s4 (
    .F(n163_10),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(n163_8) 
);
defparam n163_s4.INIT=8'h70;
  LUT4 n165_s3 (
    .F(n165_9),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(ff_x_position_r[1]),
    .I3(ff_x_position_r[0]) 
);
defparam n165_s3.INIT=16'h0770;
  LUT3 n216_s5 (
    .F(n216_11),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(n216_8) 
);
defparam n216_s5.INIT=8'h07;
  LUT4 n218_s4 (
    .F(n218_10),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(ff_numerator[4]),
    .I3(n218_8) 
);
defparam n218_s4.INIT=16'h7007;
  LUT3 n219_s4 (
    .F(n219_10),
    .I0(ff_x_position_r[0]),
    .I1(ff_h_en_10),
    .I2(n22_8) 
);
defparam n219_s4.INIT=8'h15;
  LUT3 ff_active_s4 (
    .F(ff_active_10),
    .I0(ff_h_en_10),
    .I1(n22_8),
    .I2(n22_10) 
);
defparam ff_active_s4.INIT=8'h8F;
  LUT4 ff_numerator_7_s4 (
    .F(ff_numerator_7_10),
    .I0(ff_active),
    .I1(w_h_count[0]),
    .I2(ff_h_en_10),
    .I3(n22_8) 
);
defparam ff_numerator_7_s4.INIT=16'hF888;
  LUT4 ff_numerator_3_s3 (
    .F(ff_numerator_3_9),
    .I0(ff_x_position_r_9_9),
    .I1(ff_h_en_10),
    .I2(n22_8),
    .I3(ff_numerator_7_10) 
);
defparam ff_numerator_3_s3.INIT=16'hD500;
  LUT3 w_video_r_7_s0 (
    .F(w_video_r[7]),
    .I0(ff_display_r[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_7_s0.INIT=8'h80;
  LUT3 w_video_r_6_s0 (
    .F(w_video_r[6]),
    .I0(ff_display_r[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_6_s0.INIT=8'h80;
  LUT3 w_video_r_5_s0 (
    .F(w_video_r[5]),
    .I0(ff_display_r[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_5_s0.INIT=8'h80;
  LUT3 w_video_r_4_s0 (
    .F(w_video_r[4]),
    .I0(ff_display_r[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_4_s0.INIT=8'h80;
  LUT3 w_video_r_3_s0 (
    .F(w_video_r[3]),
    .I0(ff_display_r[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_3_s0.INIT=8'h80;
  LUT3 w_video_r_2_s0 (
    .F(w_video_r[2]),
    .I0(ff_display_r[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_2_s0.INIT=8'h80;
  LUT3 w_video_r_1_s0 (
    .F(w_video_r[1]),
    .I0(ff_display_r[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_1_s0.INIT=8'h80;
  LUT3 w_video_r_0_s0 (
    .F(w_video_r[0]),
    .I0(ff_display_r[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_0_s0.INIT=8'h80;
  LUT3 w_video_g_7_s0 (
    .F(w_video_g[7]),
    .I0(ff_display_g[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_7_s0.INIT=8'h80;
  LUT3 w_video_g_6_s0 (
    .F(w_video_g[6]),
    .I0(ff_display_g[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_6_s0.INIT=8'h80;
  LUT3 w_video_g_5_s0 (
    .F(w_video_g[5]),
    .I0(ff_display_g[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_5_s0.INIT=8'h80;
  LUT3 w_video_g_4_s0 (
    .F(w_video_g[4]),
    .I0(ff_display_g[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_4_s0.INIT=8'h80;
  LUT3 w_video_g_3_s0 (
    .F(w_video_g[3]),
    .I0(ff_display_g[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_3_s0.INIT=8'h80;
  LUT3 w_video_g_2_s0 (
    .F(w_video_g[2]),
    .I0(ff_display_g[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_2_s0.INIT=8'h80;
  LUT3 w_video_g_1_s0 (
    .F(w_video_g[1]),
    .I0(ff_display_g[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_1_s0.INIT=8'h80;
  LUT3 w_video_g_0_s0 (
    .F(w_video_g[0]),
    .I0(ff_display_g[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_0_s0.INIT=8'h80;
  LUT3 w_video_b_7_s0 (
    .F(w_video_b[7]),
    .I0(ff_display_b[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_7_s0.INIT=8'h80;
  LUT3 w_video_b_6_s0 (
    .F(w_video_b[6]),
    .I0(ff_display_b[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_6_s0.INIT=8'h80;
  LUT3 w_video_b_5_s0 (
    .F(w_video_b[5]),
    .I0(ff_display_b[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_5_s0.INIT=8'h80;
  LUT3 w_video_b_4_s0 (
    .F(w_video_b[4]),
    .I0(ff_display_b[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_4_s0.INIT=8'h80;
  LUT3 w_video_b_3_s0 (
    .F(w_video_b[3]),
    .I0(ff_display_b[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_3_s0.INIT=8'h80;
  LUT3 w_video_b_2_s0 (
    .F(w_video_b[2]),
    .I0(ff_display_b[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_2_s0.INIT=8'h80;
  LUT3 w_video_b_1_s0 (
    .F(w_video_b[1]),
    .I0(ff_display_b[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_1_s0.INIT=8'h80;
  LUT3 w_video_b_0_s0 (
    .F(w_video_b[0]),
    .I0(ff_display_b[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_0_s0.INIT=8'h80;
  DFFCE ff_v_en_s0 (
    .Q(ff_v_en),
    .D(n62_7),
    .CLK(clk85m),
    .CE(ff_v_en_6),
    .CLEAR(n36_6) 
);
  DFFPE ff_vs_s0 (
    .Q(w_video_vs),
    .D(n103_6),
    .CLK(clk85m),
    .CE(ff_vs_5),
    .PRESET(n36_6) 
);
  DFFE ff_coeff1_7_s0 (
    .Q(ff_coeff1[7]),
    .D(ff_coeff[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_6_s0 (
    .Q(ff_coeff1[6]),
    .D(ff_coeff[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_5_s0 (
    .Q(ff_coeff1[5]),
    .D(ff_coeff[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_4_s0 (
    .Q(ff_coeff1[4]),
    .D(ff_coeff[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_3_s0 (
    .Q(ff_coeff1[3]),
    .D(ff_coeff[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_2_s0 (
    .Q(ff_coeff1[2]),
    .D(ff_coeff[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_1_s0 (
    .Q(ff_coeff1[1]),
    .D(ff_coeff[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_0_s0 (
    .Q(ff_coeff1[0]),
    .D(ff_coeff[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_7_s0 (
    .Q(ff_tap0_r[7]),
    .D(w_pixel_r[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_6_s0 (
    .Q(ff_tap0_r[6]),
    .D(w_pixel_r[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_5_s0 (
    .Q(ff_tap0_r[5]),
    .D(w_pixel_r[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_4_s0 (
    .Q(ff_tap0_r[4]),
    .D(w_pixel_r[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_3_s0 (
    .Q(ff_tap0_r[3]),
    .D(w_pixel_r[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_2_s0 (
    .Q(ff_tap0_r[2]),
    .D(w_pixel_r[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_1_s0 (
    .Q(ff_tap0_r[1]),
    .D(w_pixel_r[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_0_s0 (
    .Q(ff_tap0_r[0]),
    .D(w_pixel_r[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_7_s0 (
    .Q(ff_tap0_g[7]),
    .D(w_pixel_g[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_6_s0 (
    .Q(ff_tap0_g[6]),
    .D(w_pixel_g[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_5_s0 (
    .Q(ff_tap0_g[5]),
    .D(w_pixel_g[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_4_s0 (
    .Q(ff_tap0_g[4]),
    .D(w_pixel_g[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_3_s0 (
    .Q(ff_tap0_g[3]),
    .D(w_pixel_g[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_2_s0 (
    .Q(ff_tap0_g[2]),
    .D(w_pixel_g[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_1_s0 (
    .Q(ff_tap0_g[1]),
    .D(w_pixel_g[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_0_s0 (
    .Q(ff_tap0_g[0]),
    .D(w_pixel_g[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_7_s0 (
    .Q(ff_tap0_b[7]),
    .D(w_pixel_b[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_6_s0 (
    .Q(ff_tap0_b[6]),
    .D(w_pixel_b[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_5_s0 (
    .Q(ff_tap0_b[5]),
    .D(w_pixel_b[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_4_s0 (
    .Q(ff_tap0_b[4]),
    .D(w_pixel_b[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_3_s0 (
    .Q(ff_tap0_b[3]),
    .D(w_pixel_b[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_2_s0 (
    .Q(ff_tap0_b[2]),
    .D(w_pixel_b[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_1_s0 (
    .Q(ff_tap0_b[1]),
    .D(w_pixel_b[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_0_s0 (
    .Q(ff_tap0_b[0]),
    .D(w_pixel_b[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_gain_7_s0 (
    .Q(ff_gain[7]),
    .D(n77_6),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFRE ff_gain_6_s0 (
    .Q(ff_gain[6]),
    .D(w_scanline_gain[9]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_5_s0 (
    .Q(ff_gain[5]),
    .D(w_scanline_gain[8]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_4_s0 (
    .Q(ff_gain[4]),
    .D(w_scanline_gain[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_3_s0 (
    .Q(ff_gain[3]),
    .D(w_scanline_gain[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_2_s0 (
    .Q(ff_gain[2]),
    .D(w_scanline_gain[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_1_s0 (
    .Q(ff_gain[1]),
    .D(w_scanline_gain[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_0_s0 (
    .Q(ff_gain[0]),
    .D(w_scanline_gain[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFCE ff_h_en_s1 (
    .Q(ff_h_en),
    .D(n41_9),
    .CLK(clk85m),
    .CE(ff_h_en_8),
    .CLEAR(n36_6) 
);
defparam ff_h_en_s1.INIT=1'b0;
  DFFCE ff_x_position_r_9_s1 (
    .Q(ff_x_position_r[9]),
    .D(n157_10),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_9_s1.INIT=1'b0;
  DFFCE ff_x_position_r_8_s1 (
    .Q(ff_x_position_r[8]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_8_s1.INIT=1'b0;
  DFFCE ff_x_position_r_7_s1 (
    .Q(ff_x_position_r[7]),
    .D(n159_12),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_7_s1.INIT=1'b0;
  DFFCE ff_x_position_r_6_s1 (
    .Q(ff_x_position_r[6]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_6_s1.INIT=1'b0;
  DFFCE ff_x_position_r_5_s1 (
    .Q(ff_x_position_r[5]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_5_s1.INIT=1'b0;
  DFFCE ff_x_position_r_4_s1 (
    .Q(ff_x_position_r[4]),
    .D(n162_10),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_4_s1.INIT=1'b0;
  DFFCE ff_x_position_r_3_s1 (
    .Q(ff_x_position_r[3]),
    .D(n163_10),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_3_s1.INIT=1'b0;
  DFFCE ff_x_position_r_2_s1 (
    .Q(ff_x_position_r[2]),
    .D(n164_7),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_2_s1.INIT=1'b0;
  DFFCE ff_x_position_r_1_s1 (
    .Q(ff_x_position_r[1]),
    .D(n165_9),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_1_s1.INIT=1'b0;
  DFFCE ff_x_position_r_0_s1 (
    .Q(ff_x_position_r[0]),
    .D(n219_10),
    .CLK(clk85m),
    .CE(ff_numerator_3_9),
    .CLEAR(n36_6) 
);
defparam ff_x_position_r_0_s1.INIT=1'b0;
  DFFCE ff_numerator_7_s1 (
    .Q(ff_numerator[7]),
    .D(n215_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_10),
    .CLEAR(n36_6) 
);
defparam ff_numerator_7_s1.INIT=1'b0;
  DFFCE ff_numerator_6_s1 (
    .Q(ff_numerator[6]),
    .D(n216_11),
    .CLK(clk85m),
    .CE(ff_numerator_7_10),
    .CLEAR(n36_6) 
);
defparam ff_numerator_6_s1.INIT=1'b0;
  DFFCE ff_numerator_5_s1 (
    .Q(ff_numerator[5]),
    .D(n217_7),
    .CLK(clk85m),
    .CE(ff_numerator_7_10),
    .CLEAR(n36_6) 
);
defparam ff_numerator_5_s1.INIT=1'b0;
  DFFCE ff_numerator_4_s1 (
    .Q(ff_numerator[4]),
    .D(n218_10),
    .CLK(clk85m),
    .CE(ff_numerator_7_10),
    .CLEAR(n36_6) 
);
defparam ff_numerator_4_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n22_10),
    .CLK(clk85m),
    .CE(ff_active_10),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFPE ff_hs_s1 (
    .Q(w_video_hs),
    .D(n75_9),
    .CLK(clk85m),
    .CE(ff_hs_6),
    .PRESET(n36_6) 
);
defparam ff_hs_s1.INIT=1'b1;
  DFFE ff_tap1_b_0_s2 (
    .Q(ff_tap1_b_0_5),
    .D(ff_tap1_b_0_18),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  RAM16S4 ff_tap1_b_0_s4 (
    .DO(ff_tap1_delay[3:0]),
    .DI(ff_tap0_b[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_b_0_s6 (
    .DO(ff_tap1_delay[7:4]),
    .DI(ff_tap0_b[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s4 (
    .DO(ff_tap1_delay_0[3:0]),
    .DI(ff_tap0_g[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s6 (
    .DO(ff_tap1_delay_0[7:4]),
    .DI(ff_tap0_g[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s4 (
    .DO(ff_tap1_delay_1[3:0]),
    .DI(ff_tap0_r[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s6 (
    .DO(ff_tap1_delay_1[7:4]),
    .DI(ff_tap0_r[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  MULT9X9 w_display_r_15_s2 (
    .DOUT({DOUT[17:15],ff_display_r[7:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({GND,w_bilinear_r[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_r_15_s2.AREG=1'b1;
defparam w_display_r_15_s2.ASIGN_REG=1'b0;
defparam w_display_r_15_s2.BREG=1'b0;
defparam w_display_r_15_s2.BSIGN_REG=1'b0;
defparam w_display_r_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_r_15_s2.OUT_REG=1'b1;
defparam w_display_r_15_s2.PIPE_REG=1'b0;
defparam w_display_r_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_g_15_s2 (
    .DOUT({DOUT_0[17:15],ff_display_g[7:0],DOUT_0[6:0]}),
    .SOA(SOA_0[8:0]),
    .SOB(SOB_0[8:0]),
    .A({GND,w_bilinear_g[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_g_15_s2.AREG=1'b1;
defparam w_display_g_15_s2.ASIGN_REG=1'b0;
defparam w_display_g_15_s2.BREG=1'b0;
defparam w_display_g_15_s2.BSIGN_REG=1'b0;
defparam w_display_g_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_g_15_s2.OUT_REG=1'b1;
defparam w_display_g_15_s2.PIPE_REG=1'b0;
defparam w_display_g_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_b_15_s2 (
    .DOUT({DOUT_1[17:15],ff_display_b[7:0],DOUT_1[6:0]}),
    .SOA(SOA_1[8:0]),
    .SOB(SOB_1[8:0]),
    .A({GND,w_bilinear_b[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_b_15_s2.AREG=1'b1;
defparam w_display_b_15_s2.ASIGN_REG=1'b0;
defparam w_display_b_15_s2.BREG=1'b0;
defparam w_display_b_15_s2.BSIGN_REG=1'b0;
defparam w_display_b_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_b_15_s2.OUT_REG=1'b1;
defparam w_display_b_15_s2.PIPE_REG=1'b0;
defparam w_display_b_15_s2.SOA_REG=1'b0;
  MULT9X9 w_normalized_numerator_15_s3 (
    .DOUT({DOUT_2[17:15],ff_coeff[7:0],DOUT_2[6:0]}),
    .SOA(SOA_2[8:0]),
    .SOB(SOB_2[8:0]),
    .A({GND,GND,GND,VCC,GND,VCC,GND,GND,VCC}),
    .B({GND,ff_numerator[7:4],ff_x_position_r[0],GND,GND,GND}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(n36_6) 
);
defparam w_normalized_numerator_15_s3.AREG=1'b0;
defparam w_normalized_numerator_15_s3.ASIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.BREG=1'b0;
defparam w_normalized_numerator_15_s3.BSIGN_REG=1'b0;
defparam w_normalized_numerator_15_s3.MULT_RESET_MODE="ASYNC";
defparam w_normalized_numerator_15_s3.OUT_REG=1'b1;
defparam w_normalized_numerator_15_s3.PIPE_REG=1'b0;
defparam w_normalized_numerator_15_s3.SOA_REG=1'b0;
  ALU w_scanline_gain_0_s (
    .SUM(w_scanline_gain_0_2),
    .COUT(w_scanline_gain_0_3),
    .I0(w_bilinear_r[0]),
    .I1(w_bilinear_g[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s.ALU_MODE=0;
  ALU w_scanline_gain_1_s (
    .SUM(w_scanline_gain_1_2),
    .COUT(w_scanline_gain_1_3),
    .I0(w_bilinear_r[1]),
    .I1(w_bilinear_g[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_3) 
);
defparam w_scanline_gain_1_s.ALU_MODE=0;
  ALU w_scanline_gain_2_s (
    .SUM(w_scanline_gain_2_2),
    .COUT(w_scanline_gain_2_3),
    .I0(w_bilinear_r[2]),
    .I1(w_bilinear_g[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_3) 
);
defparam w_scanline_gain_2_s.ALU_MODE=0;
  ALU w_scanline_gain_3_s (
    .SUM(w_scanline_gain_3_2),
    .COUT(w_scanline_gain_3_3),
    .I0(w_bilinear_r[3]),
    .I1(w_bilinear_g[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_3) 
);
defparam w_scanline_gain_3_s.ALU_MODE=0;
  ALU w_scanline_gain_4_s (
    .SUM(w_scanline_gain_4_2),
    .COUT(w_scanline_gain_4_3),
    .I0(w_bilinear_r[4]),
    .I1(w_bilinear_g[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_3) 
);
defparam w_scanline_gain_4_s.ALU_MODE=0;
  ALU w_scanline_gain_5_s (
    .SUM(w_scanline_gain_5_2),
    .COUT(w_scanline_gain_5_3),
    .I0(w_bilinear_r[5]),
    .I1(w_bilinear_g[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_3) 
);
defparam w_scanline_gain_5_s.ALU_MODE=0;
  ALU w_scanline_gain_6_s (
    .SUM(w_scanline_gain_6_2),
    .COUT(w_scanline_gain_6_3),
    .I0(w_bilinear_r[6]),
    .I1(w_bilinear_g[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_3) 
);
defparam w_scanline_gain_6_s.ALU_MODE=0;
  ALU w_scanline_gain_7_s (
    .SUM(w_scanline_gain_7_2),
    .COUT(w_scanline_gain_8_6),
    .I0(w_bilinear_r[7]),
    .I1(w_bilinear_g[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_3) 
);
defparam w_scanline_gain_7_s.ALU_MODE=0;
  ALU w_scanline_gain_0_s0 (
    .SUM(w_scanline_gain[0]),
    .COUT(w_scanline_gain_0_5),
    .I0(w_scanline_gain_0_2),
    .I1(w_bilinear_b[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s0.ALU_MODE=0;
  ALU w_scanline_gain_1_s0 (
    .SUM(w_scanline_gain[1]),
    .COUT(w_scanline_gain_1_5),
    .I0(w_scanline_gain_1_2),
    .I1(w_bilinear_b[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_5) 
);
defparam w_scanline_gain_1_s0.ALU_MODE=0;
  ALU w_scanline_gain_2_s0 (
    .SUM(w_scanline_gain[2]),
    .COUT(w_scanline_gain_2_5),
    .I0(w_scanline_gain_2_2),
    .I1(w_bilinear_b[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_5) 
);
defparam w_scanline_gain_2_s0.ALU_MODE=0;
  ALU w_scanline_gain_3_s0 (
    .SUM(w_scanline_gain[3]),
    .COUT(w_scanline_gain_3_5),
    .I0(w_scanline_gain_3_2),
    .I1(w_bilinear_b[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_5) 
);
defparam w_scanline_gain_3_s0.ALU_MODE=0;
  ALU w_scanline_gain_4_s0 (
    .SUM(w_scanline_gain[4]),
    .COUT(w_scanline_gain_4_5),
    .I0(w_scanline_gain_4_2),
    .I1(w_bilinear_b[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_5) 
);
defparam w_scanline_gain_4_s0.ALU_MODE=0;
  ALU w_scanline_gain_5_s0 (
    .SUM(w_scanline_gain[5]),
    .COUT(w_scanline_gain_5_5),
    .I0(w_scanline_gain_5_2),
    .I1(w_bilinear_b[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_5) 
);
defparam w_scanline_gain_5_s0.ALU_MODE=0;
  ALU w_scanline_gain_6_s0 (
    .SUM(w_scanline_gain[6]),
    .COUT(w_scanline_gain_6_5),
    .I0(w_scanline_gain_6_2),
    .I1(w_bilinear_b[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_5) 
);
defparam w_scanline_gain_6_s0.ALU_MODE=0;
  ALU w_scanline_gain_7_s0 (
    .SUM(w_scanline_gain[7]),
    .COUT(w_scanline_gain_7_5),
    .I0(w_scanline_gain_7_2),
    .I1(w_bilinear_b[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_5) 
);
defparam w_scanline_gain_7_s0.ALU_MODE=0;
  ALU w_scanline_gain_8_s0 (
    .SUM(w_scanline_gain[8]),
    .COUT(w_scanline_gain[9]),
    .I0(w_scanline_gain_8_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_scanline_gain_7_5) 
);
defparam w_scanline_gain_8_s0.ALU_MODE=0;
  INV ff_tap1_b_0_s12 (
    .O(ff_tap1_b_0_18),
    .I(ff_tap1_b_0_5) 
);
  vdp_video_double_buffer u_double_buffer (
    .clk85m(clk85m),
    .ff_active(ff_active),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_v_count(w_v_count[0]),
    .w_h_count(w_h_count[11:2]),
    .ff_x_position_r(ff_x_position_r[9:0]),
    .n77_6(n77_6),
    .w_pixel_r(w_pixel_r[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .w_pixel_b(w_pixel_b[7:0])
);
  vdp_video_out_bilinear u_bilinear_r (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_r(w_pixel_r[7:0]),
    .ff_tap0_r(ff_tap0_r[7:0]),
    .ff_tap1_delay(ff_tap1_delay_1[7:0]),
    .w_bilinear_r(w_bilinear_r[7:0])
);
  vdp_video_out_bilinear_0 u_bilinear_g (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .ff_tap0_g(ff_tap0_g[7:0]),
    .ff_tap1_delay(ff_tap1_delay_0[7:0]),
    .w_bilinear_g(w_bilinear_g[7:0])
);
  vdp_video_out_bilinear_1 u_bilinear_b (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_b(w_pixel_b[7:0]),
    .ff_tap0_b(ff_tap0_b[7:0]),
    .ff_tap1_delay(ff_tap1_delay[7:0]),
    .w_bilinear_b(w_bilinear_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out */
module vdp (
  w_bus_write,
  clk85m,
  n36_6,
  ff_reset_n2_1,
  w_bus_valid,
  w_bus_ioreq,
  w_sdram_rdata_en,
  ff_sdr_ready,
  w_bus_wdata,
  w_bus_address,
  w_sdram_rdata,
  w_pulse1,
  w_bus_vdp_rdata_en,
  ff_bus_ready,
  n28_4,
  n31_3,
  ff_busy,
  w_pulse2,
  w_sdram_refresh,
  w_sdram_write,
  w_sdram_valid,
  w_video_vs,
  w_video_hs,
  w_video_de,
  w_bus_vdp_rdata,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input w_bus_write;
input clk85m;
input n36_6;
input ff_reset_n2_1;
input w_bus_valid;
input w_bus_ioreq;
input w_sdram_rdata_en;
input ff_sdr_ready;
input [7:0] w_bus_wdata;
input [1:0] w_bus_address;
input [31:0] w_sdram_rdata;
output w_pulse1;
output w_bus_vdp_rdata_en;
output ff_bus_ready;
output n28_4;
output n31_3;
output ff_busy;
output w_pulse2;
output w_sdram_refresh;
output w_sdram_write;
output w_sdram_valid;
output w_video_vs;
output w_video_hs;
output w_video_de;
output [7:0] w_bus_vdp_rdata;
output [16:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire w_register_write;
wire w_cpu_vram_write;
wire reg_sprite_magify;
wire reg_sprite_16x16;
wire reg_display_on;
wire reg_sprite_disable;
wire reg_color0_opaque;
wire reg_50hz_mode;
wire reg_interleaving_mode;
wire reg_interlace_mode;
wire reg_212lines_mode;
wire reg_scroll_planes;
wire reg_left_mask;
wire w_palette_valid;
wire n1635_4;
wire n1645_4;
wire n1669_4;
wire n1675_4;
wire n961_40;
wire n964_35;
wire ff_vram_valid_12;
wire n1050_20;
wire w_pre_vram_refresh;
wire w_h_count_end;
wire w_h_count_end_13;
wire w_h_count_end_14;
wire n138_6;
wire ff_v_active_8;
wire w_screen_mode_vram_valid;
wire w_vram_interleave;
wire ff_next_vram4_3_7;
wire n772_38;
wire n1627_7;
wire w_sprite_mode2_4;
wire ff_vram_valid;
wire n317_8;
wire n438_7;
wire w_ic_vram_valid;
wire w_sprite_display_color_en;
wire w_sprite_collision;
wire n1177_7;
wire w_status_command_enable;
wire w_next_0_4;
wire w_next_0_6;
wire n1575_17;
wire w_command_vram_write;
wire w_command_vram_valid;
wire ff_vram_refresh;
wire w_cpu_vram_rdata_en;
wire w_command_vram_rdata_en;
wire n127_3;
wire n354_7;
wire ff_vram_wdata_mask_3_9;
wire w_4colors_mode;
wire w_4colors_mode_5;
wire n240_4;
wire n6_8;
wire n103_9;
wire ff_vs_7;
wire [7:0] w_register_data;
wire [5:0] w_register_num;
wire [7:0] w_cpu_vram_wdata;
wire [4:0] reg_screen_mode;
wire [16:10] reg_pattern_name_table_base;
wire [16:6] reg_color_table_base;
wire [16:11] reg_pattern_generator_table_base;
wire [16:7] reg_sprite_attribute_table_base;
wire [16:11] reg_sprite_pattern_generator_table_base;
wire [7:0] reg_backdrop_color;
wire [7:0] reg_blink_period;
wire [3:0] ff_status_register_pointer;
wire [7:0] reg_display_adjust;
wire [7:0] reg_vertical_offset;
wire [2:0] reg_horizontal_offset_l;
wire [8:3] reg_horizontal_offset_h;
wire [2:0] w_palette_r;
wire [2:0] w_palette_b;
wire [2:0] w_palette_g;
wire [16:0] w_cpu_vram_address;
wire [3:0] w_palette_num;
wire [11:0] w_h_count;
wire [12:0] ff_half_count;
wire [9:0] w_v_count;
wire [13:0] w_screen_pos_x_Z;
wire [7:0] w_screen_pos_y;
wire [16:0] w_screen_mode_vram_address;
wire [7:0] w_screen_mode_display_color;
wire [4:0] ff_current_plane_num;
wire [16:0] w_ic_vram_address;
wire [8:0] w_sprite_collision_x;
wire [8:0] w_sprite_collision_y;
wire [3:0] w_sprite_display_color;
wire [7:0] w_status_color;
wire [16:2] w_command_vram_address;
wire [31:0] w_command_vram_wdata;
wire [3:0] w_command_vram_wdata_mask;
wire [31:0] w_screen_mode_vram_rdata;
wire [31:0] w_sprite_vram_rdata;
wire [7:0] w_cpu_vram_rdata;
wire [31:0] w_command_vram_rdata;
wire [7:0] w_sprite_vram_rdata8;
wire [7:0] w_vdp_r;
wire [7:0] w_vdp_g;
wire [7:0] w_vdp_b;
wire [7:0] w_upscan_r;
wire [7:0] w_upscan_g;
wire [7:0] w_upscan_b;
wire VCC;
wire GND;
  vdp_cpu_interface u_cpu_interface (
    .w_bus_write(w_bus_write),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_bus_valid(w_bus_valid),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_status_command_enable(w_status_command_enable),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .n1177_7(n1177_7),
    .ff_v_active_8(ff_v_active_8),
    .w_sprite_collision(w_sprite_collision),
    .n127_3(n127_3),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .ff_vram_refresh(ff_vram_refresh),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_status_color(w_status_color[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_register_write(w_register_write),
    .w_pulse1(w_pulse1),
    .w_cpu_vram_write(w_cpu_vram_write),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_display_on(reg_display_on),
    .reg_sprite_disable(reg_sprite_disable),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_left_mask(reg_left_mask),
    .w_palette_valid(w_palette_valid),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_bus_ready(ff_bus_ready),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .n1635_4(n1635_4),
    .n1645_4(n1645_4),
    .n1669_4(n1669_4),
    .n1675_4(n1675_4),
    .n961_40(n961_40),
    .n964_35(n964_35),
    .ff_vram_valid_12(ff_vram_valid_12),
    .ff_busy(ff_busy),
    .w_pulse2(w_pulse2),
    .n1050_20(n1050_20),
    .w_register_data(w_register_data[7:0]),
    .w_register_num(w_register_num[5:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[16:7]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .reg_display_adjust(reg_display_adjust[7:0]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_palette_num(w_palette_num[3:0])
);
  vdp_timing_control u_timing_control (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_50hz_mode(reg_50hz_mode),
    .n103_9(n103_9),
    .ff_vs_7(ff_vs_7),
    .reg_interlace_mode(reg_interlace_mode),
    .w_next_0_4(w_next_0_4),
    .w_4colors_mode(w_4colors_mode),
    .n6_8(n6_8),
    .reg_display_on(reg_display_on),
    .w_next_0_6(w_next_0_6),
    .w_4colors_mode_5(w_4colors_mode_5),
    .reg_left_mask(reg_left_mask),
    .n1575_17(n1575_17),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .n240_4(n240_4),
    .ff_reset_n2_1(ff_reset_n2_1),
    .n964_35(n964_35),
    .n1050_20(n1050_20),
    .n961_40(n961_40),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .ff_status_register_pointer(ff_status_register_pointer[3:0]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_14(w_h_count_end_14),
    .n138_6(n138_6),
    .ff_v_active_8(ff_v_active_8),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_vram_interleave(w_vram_interleave),
    .ff_next_vram4_3_7(ff_next_vram4_3_7),
    .n772_38(n772_38),
    .n1627_7(n1627_7),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .ff_vram_valid(ff_vram_valid),
    .n317_8(n317_8),
    .n438_7(n438_7),
    .w_ic_vram_valid(w_ic_vram_valid),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n1177_7(n1177_7),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:0]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:0]),
    .w_screen_pos_y(w_screen_pos_y[7:0]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  vdp_command u_command (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_register_write(w_register_write),
    .n1675_4(n1675_4),
    .n1669_4(n1669_4),
    .n1645_4(n1645_4),
    .n1635_4(n1635_4),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_vram_interleave(w_vram_interleave),
    .w_4colors_mode_5(w_4colors_mode_5),
    .ff_next_vram4_3_7(ff_next_vram4_3_7),
    .n772_38(n772_38),
    .w_4colors_mode(w_4colors_mode),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n354_7(n354_7),
    .w_pulse1(w_pulse1),
    .ff_vram_wdata_mask_3_9(ff_vram_wdata_mask_3_9),
    .w_register_data(w_register_data[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_register_num(w_register_num[5:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_status_command_enable(w_status_command_enable),
    .w_next_0_4(w_next_0_4),
    .w_next_0_6(w_next_0_6),
    .n1575_17(n1575_17),
    .w_command_vram_write(w_command_vram_write),
    .w_command_vram_valid(w_command_vram_valid),
    .w_status_color(w_status_color[7:0]),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0])
);
  vdp_vram_interface u_vram_interface (
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .w_vram_interleave(w_vram_interleave),
    .w_pulse1(w_pulse1),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .ff_sdr_ready(ff_sdr_ready),
    .w_cpu_vram_write(w_cpu_vram_write),
    .w_command_vram_write(w_command_vram_write),
    .w_command_vram_valid(w_command_vram_valid),
    .ff_vram_valid_12(ff_vram_valid_12),
    .reg_sprite_disable(reg_sprite_disable),
    .n317_8(n317_8),
    .ff_vram_valid(ff_vram_valid),
    .w_ic_vram_valid(w_ic_vram_valid),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[16:7]),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .ff_vram_refresh(ff_vram_refresh),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n127_3(n127_3),
    .n354_7(n354_7),
    .ff_vram_wdata_mask_3_9(ff_vram_wdata_mask_3_9),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_address(w_sdram_address[16:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0])
);
  vdp_color_palette u_color_palette (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_color0_opaque(reg_color0_opaque),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_next_0_4(w_next_0_4),
    .w_palette_valid(w_palette_valid),
    .n438_7(n438_7),
    .n1627_7(n1627_7),
    .w_next_0_6(w_next_0_6),
    .n317_8(n317_8),
    .w_palette_num(w_palette_num[3:0]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .reg_backdrop_color(reg_backdrop_color[3:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0]),
    .w_4colors_mode(w_4colors_mode),
    .w_4colors_mode_5(w_4colors_mode_5),
    .n240_4(n240_4),
    .w_vdp_r_0(w_vdp_r[0]),
    .w_vdp_r_1(w_vdp_r[1]),
    .w_vdp_r_5(w_vdp_r[5]),
    .w_vdp_r_6(w_vdp_r[6]),
    .w_vdp_r_7(w_vdp_r[7]),
    .w_vdp_g_0(w_vdp_g[0]),
    .w_vdp_g_1(w_vdp_g[1]),
    .w_vdp_g_5(w_vdp_g[5]),
    .w_vdp_g_6(w_vdp_g[6]),
    .w_vdp_g_7(w_vdp_g[7]),
    .w_vdp_b(w_vdp_b[7:0])
);
  vdp_upscan u_upscan (
    .w_h_count_end_13(w_h_count_end_13),
    .clk85m(clk85m),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[13:3]),
    .reg_display_adjust(reg_display_adjust[3:0]),
    .w_h_count_0(w_h_count[0]),
    .w_h_count_2(w_h_count[2]),
    .w_h_count_3(w_h_count[3]),
    .w_h_count_4(w_h_count[4]),
    .w_h_count_5(w_h_count[5]),
    .w_h_count_6(w_h_count[6]),
    .w_h_count_7(w_h_count[7]),
    .w_h_count_8(w_h_count[8]),
    .w_h_count_9(w_h_count[9]),
    .w_h_count_10(w_h_count[10]),
    .w_h_count_11(w_h_count[11]),
    .w_v_count(w_v_count[1]),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g[0]),
    .w_vdp_g_1(w_vdp_g[1]),
    .w_vdp_g_5(w_vdp_g[5]),
    .w_vdp_g_6(w_vdp_g[6]),
    .w_vdp_g_7(w_vdp_g[7]),
    .w_vdp_r_0(w_vdp_r[0]),
    .w_vdp_r_1(w_vdp_r[1]),
    .w_vdp_r_5(w_vdp_r[5]),
    .w_vdp_r_6(w_vdp_r[6]),
    .w_vdp_r_7(w_vdp_r[7]),
    .n6_8(n6_8),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0])
);
  vdp_video_out u_video_out (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end(w_h_count_end),
    .n138_6(n138_6),
    .w_h_count_end_14(w_h_count_end_14),
    .w_h_count(w_h_count[11:0]),
    .w_v_count(w_v_count[9:0]),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .n103_9(n103_9),
    .ff_vs_7(ff_vs_7),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp */
`pragma protect begin_protected
`pragma protect version="2.3"
`pragma protect author="default"
`pragma protect author_info="default"
`pragma protect encrypt_agent="GOWIN"
`pragma protect encrypt_agent_info="GOWIN Encrypt Version 2.3"

`pragma protect encoding=(enctype="base64", line_length=76, bytes=256)
`pragma protect key_keyowner="GOWIN",key_keyname="GWK2023-09",key_method="rsa"
`pragma protect key_block
HnDb+R9plYg15r+Ju1U2b9NPKXi/RCM/Rq1YfyfZrMlUdeHhuRhMHQ0QPCZg4zG55LSGK0sJEzQX
TaCKGBnZl5PADmTzTDGwrTUrR1TGCJf12Wj99TSZrBOQ8cv8hEMEtJ4hFlth3dYODqUfIoAEp7K5
VgSuD2pBGL/KTTRgYUZs+utPyaRAphVd3l/XvAGiVXvgK08M29ANCulqzonoWC7mJelK4WZ8RrK9
nO3kMTZDO9AZ/I4cTFuHuIuVjKjXw7darNmLZ0Ra7CDAufo9xiPP0rZxRNXbgYw5dbTA8I6pVXjR
Q22KIa3ey+XFQjCLjut49vKFawibmHLZxlpYjw==

`pragma protect encoding=(enctype="base64", line_length=76, bytes=59184)
`pragma protect data_keyowner="default-ip-vendor"
`pragma protect data_keyname="default-ip-key"
`pragma protect data_method="aes128-cfb"
`pragma protect data_block
JXPrDfh0vGDtCda7GgeTpSB7lhKfZV9k0YG0VEbCAO+afX+jg2MYYZDa+wgWHlbA0I/qgeTKnXYo
Ls4rNuQYkWOIpPP6hymaugGkoT3qNEX8Tu+rwUCSNYSLGqo5xFzwhH+PqHN6jpPB8oR4cst6r6NR
AuuY217Hd+UFtvy4BwtVHnGhjyxBAtZ9Zy21CbWOwVlR7U2YfrqtuDcJn/Kv540jdwBtSGfliXGh
0xkOIcUeIWJUC4lVqRezCSMsHHbF//9QjUhBQuae+GFEArqO7Vb8OLyxWoQFH0zlyuW0sGv0CXFJ
MZoCfrb7AQeEis0vk/OZDH1Olkev5SiaKePBcqh55uhP5haIxkypJY8QaY3X5JOjHHFU6m6vhsN3
rsQTGLp4dr58l0XC5gR6/yGzwOx9pxItVKtyIUOEVQ3TANd6LYcOEb0bpfIIZ/5DsJV0hiLOiIuz
B1u3YZFMhRlPAqNgF8A+1pVu68xBR0Inr0egzZdWIuX8VBYIJAqV8Q7ugLQpLta9D/mbQJAtznKm
2SKO2jhZPNxtOzULqoNmp1Ye2YHeYYygPueNCPf7v7xVVh+iMelCvFFP3AaU36HFdg9UvbxObmd8
OmoqjqPms7yrvbOELZa0Ush4TjMJBen76YGsm/CuNx5cysuTp4T77gqvjTpsmcrfA0fSt2K3byxG
ftLMynmbrig/6eczQ2b0neUFUCY0YHeKJGxKhQwQs31FgtHe1Be6AAhiMUuSYk3bA9lqQL+0RktX
a53iwZVFG7yIVFSjBjNHIu+5d4WeQZtzG7KgLfOYE71Q/uc9JI5SwT4AF1/ZXDlRZz8bk5cTFHaT
3b7Ci7BcJgxAJbImjXqyAwtSP4Yk8kODap/1dz6O0qnh+qKHaiWIY277Abe0eefEbIAHXs+STI+s
IIAaqGHF7dCrZPiDnFIMPgPShNbF9e2PjHc9Ovrzk4A6OwrrDb9HjMOwUawnbSxVYMLLRHC957Ob
id0L7AjAYfD2rvdHsQzQc9FUOdiblF48jx0biX0bclDQwV2ns6ECzPTHXgMhGS9N+EHt7J5ZQZK1
6ZAy/EI7I/1iYP4l9kkmbzwVB06XoYHr97l6I3PMKjDPqURc18mtQ6j4dOQHw1TyX6R/koc0PImY
8S7wfWdCX6TDUWrgY5Qe0Q15zOGksdrZ8Do0KIbiI3Kk/2NSrOWt6mrKsrCiMSAmBZueQ2H/iHn6
ttcA4hu2naUH2eh+7KhXj80j5u05kv/Ka2/wRg6u6aS8Vh+iWHJP2QdV+I3cFnvndgGD4UqMe9hg
e7dhVJuR+LL/2YSaMwggESETd70W/2O/OVnyOcbUNomUOJTIeHpO8ThLrNgc06SOMnB+sNsrGg0D
RlPPY5tcujBY2p7babE8iP6FMAKWjGd96VESz8v3fay4R0+wgCNZo/FE5VzV8nlp6C46SNtWMOsN
EuoUr/YseC0k70v2zyWBy7QMjeeG0u+fkwVdikrbJAjfyIk9Y/ouzIq8gsDmpvIRs5pk8GkUIL7t
V6fstM0vggm2m4L0XIp7OpQcEutTqXGGlWinst6B7b0cSI8sTPoaZuv0sj/sRPUvqRPCeAmeYnDV
uXHJ0CT0X0l0yWCIsAgc/D14D2zXPQywpn/PZ9/MY46+AnmkDZPIajg6IlWPhSxrsiaSXdg5+Dmg
TvQvFApIrCHherbWu3ppFor54w+tjgemUh68tny2h8zBpwYSE0U8Inz2WR1lsb1BT3qC79RBZzNG
FmunMjVjadqMCaiyl6Y3vxJmfvXCTtZ2f1ASohl2SlSEIdTxWiejXbyD5p1vnT2M9HLFU9nY2iHX
QxT31mJFV7wtdS1qJWUvaIkE/4OoYze4ArvuwSlfJ4hpzUs/bHnI11/gFvVH9mqns3Eu88TJ/fAg
PnY57fe2WaBVTDv8+BJyMpci4wCg6ZcF6MatkwM3Xl+giQ5StJx3M+cmQ2ZALqvirmpZe0ef+F4+
biJXHjkE5lPicYjU9Oh28LL5UNNnd3Nl2ub95IhYDBDZleJAkuYFtSE7ZaioeTFkCeJAnjP6iOoj
UiVGf0ayWe0fr0l9emTUlaXmKZ6ympaY7KGvQ4AEtj1z+mw2LG1VFAeOdhL6EKJF9skKe9biL0XA
8ZTtS1UQaG4gKGJaHe89kR+lNkEKKAVfxIm+g87lKYeND46nC55JmiBj5bcTmcS1AknXkpkAzdd0
xO2fJN5dqZTq7L3cK8a65geHqXmvK2KJuxe6FbDNlOWyYvtD6drdaqiHgparxUB2KQiyih7z0CIZ
zlV+RIUS+VvyxyUmMnn2HnCkMel8rQroKD5qlFNzO6rGFq0/LNJ9vVqYbdYzLYiv6WHQZiPFq2Kl
cvHPhsZYpfQBnoekqJfbHV9Tb+0mB2kLjwHFYWhow5v/ojIG2mQ/ssuCnKnqMHzZPmkeLe5R7v1E
6VxitjuBU8lV2KKpJQK2ybetvmSb+eMHFeSxGBECYvX/fWFIjHorZAypbtFHGVpkj4A1zzeVxwBF
IY6M3FHU8lurDk1dlCunVrzOoedsFiLENm0OtgMKjtVBv38ohO4iONBfGZWADQWMQpfVGuWPjYls
w8z2xNMemLiT3Es0wNc4TDf9xJXM7XAXztgCjvYQgEvxtI1VeI4xojMU+TvGqRCL5WrFIBkgIqdK
g8AWUFDGi4Zb3ta5ENcton78ub2YQ45I/9JE3gJpQGMRTgArnJu6xgzUAiKegOVsHlcGlu6L5SKb
i3YYE6KrsR3ary2pJl67dFTR8o1lSHBCbMJ1OZ4+JnXNFlg8KagUI7s+++GeaebPaZt+8OOsB6Nm
qlAZjCLSb6iRhcuwyHspnLvj3RWRzZVQIj8KSxoDweVROfh5PGg2IpTTEZ1RSPklNF7J0txKNTZF
jvBUPiTg4hNlzP2ww0YnmKmDkw4gpapIPGlOs+inSUV62zaTMlZkpoQGkWzdtwHBhxRForHllvH/
saFf1ykyoV/16XuLvLFJLW2Z2XkcCkTw/mQUvWHqsXpGvJGciXvxL8uLuhWde11L5OVyb3ErbBEx
LXQKbp3I9/0p1n+4Hhcz/lM7nF/Mpvsqs4bj4U7uAttFYWGtqY66w6eOg1sBBpheWvbNZRs2WJ5U
5O+RjV0/Z4FY1fExihQtNTo58F9hplFwmFRgWENwJSEwEaQCAM+RODTdKSHGATskLalAPWeLvgqp
pOz89QDCt6CNoZyhjGFncpWwLAFfq5lYrsSMKAqR7+z971RB777FhfS2FV8/yKQTXtXRyYGqGFey
gyXT93RSdEtcUy9kcoTtVLpg3oMcEYcdo2djSX/v13pFHtTGbQuRmJpj+q+aijGCV9aCoR0U9cd+
ie4qjbfR373u/93w4WBcPZnkmXwUtHwZr5UPwSMuzghtjzyUCjVX3mgJHSV4bwKN6JU0lpAbnSxo
hFSAhGh0sHRNmVdJ9BFdAy7Ps0IjWn7SVDU6kNVCepjeAbnzWoCxNpYBxddk9yn+EBbydbAhOmwr
Fjy3p2NvIrFuKNttjCB0vRhtTHtuNIcFraYMmwldtebRmd7mGjFZKV2IcdL8AZCRvgBHRLRBTE2+
k05Dk3xZ/n7RSxoWtZLtG0Uam5FBabEjQFtDFlAHbgs+269FWQEIiJIr/AfmExuY2NLL6iH710xh
CfOZPfBgj5VZSd9pRWMV+dgMUCH4rHV/gyCmvKbUWM7v6HQywofkhKVY3o+74QiUTOoml4n6LnPb
Dt87mGIF2rOEPCsH4VbbNQzYM8+GWSGB9I+qF3lc4XV+jU7Fkxjvx9XGag569z+RBXpqhX/b4Vuw
WXEaK9MPZOW5BdNAwGTgrBR9A93ldZ0NC3rb/ESEbPLd0ENbAwAP90KqezQGjrIL991VnNPO/UFt
rdToriHsTvKLC3ZUXIXHyI3BOgjZQr5wBHG/oHZlgPMQf75ZirDup0tlFnWU24qBQnt+QxS9ldzV
rEMvj121EWwWsL4qFgLFCSQEb9gBTooa2LHKlS5rfqcx0b8PHoRHh/swDRygTpHFfyQOSO6WOq1Z
LAJdTjxmTRO47AZOL47pwFQcJSYmBtp6V8CKDDpXq4h4eBsiGoJ0TqmHwnjwnvc0OPfYONKubVPJ
GtGh+Jny6cvqs6CNybWGr0kclKyU9pqNfHABgh7XoL9e9sCa8ZEjO8UenMOLQdf0ZIl5tfSQ0LZO
DuyT0MLeYe5BgBVnW/BQEuz0Le2tRySdse32aMv7gLVlnyGAkWT8DuIsfOJiSyzM7ceQieCToi3E
zKk2vlPYKovS6gM4aLyQb/PRwJAjoU6iSr2OTOBMUEar5ox8m7HJF/2wkjdzcynlo/gStCSuaXH0
ZvchTpFGZBJbSrDIM1v96H2V6xwVP+qOcScbmJF20LkBr+tS5XsI5llx1iK9QBDtDOPi2owASIdD
6kHbo3dVRnLQdgKus+N/J9NYHqv8H9WuMHUbyKQ7wSfL09vAjc9yvhnhhxubFQNOYMh5gTId0InL
hoEjLzUcRTgtsHXODyBNtuhXoTM6sW8H3PQov2tKrhWigWNupeJaJtTS42Ocv3H7GQaTBiRUy2AF
eoV61UbRRCmCCd3o4hf4VDv45uSxqlq+TVmbJ8La4EmrKppq2FCW/JGkwacxVYoAtP3op6fmBtpE
Yeaw+hKLw3qotmd+lMkC33Teh7CWYwLmLAkUtlWJZUCp/nlKRhTvSUN6Z4id/g540zXyqIylX39I
lhTdWQuUc2WGJPPWnp3JbHEWPgL1BO/s3jxUNzAU9gXmepwtDrrER6eGoRGLYIM8S0w+O/pxuY+8
WcRFLQCQW/3PuGQ8KJbmozJzZRs/w1unXjzHNsWVn/DTpnQzV6o5Ur8QFUBIx3S8sEAVOJtZm6/c
IR9VToMKdvTV67u2tZ0Eeel3HdiU8XVNLKFG7G+h3o/64u0xeGzKv0+d9Uxe3FgjjmRcPlwY1bWp
dLe5rR4N0ppgQ9rYPy/1Rq4LJKha+lbbE+1IYR4R49yZ+t9wQ4VyBqZEjng90nREaxRGDMrta82N
tGOjsPq4cBRdi75loRQ1dBk6weeLwjrvbsM0mQ/g0K9JZiOQPqWSEQdsUA2kjHn24nfNOY7V/G5p
s/NgRdZWLeQp/HyB5ltqqPCVgoF+ycmfPll2h4O2uwR3VAc9ydIhCat6x9FOniTYAgX3qJhNWfuN
YpF0h+ely5IlOF3p/lWYwkD3U61RekZMSO3a5+iT1e6foAGrAPwAIWNTewgfW3b+Y4s0bcQnR8ev
s1sTvSSDGCoXfUifrS9QBx4E2+D89VyyucQWSnOeSLAk9Yxzh1H9H94tU5HcLctLK7HTTvYeHXjn
8KU+MLm7MScIAHcNvZlvASd5oKHkUF62sef2yOiZ6CgfmykUtgbK6CuMcXleGNbr7gwwk11xC+Ya
lTdrS9vwcgkQzYq6Z6ft9TwuNh1dmNdunCaWrRRTHEAh0Hdwqvp2/8cTdZMsjneF3iiPIEnSuRry
HCZYX1fyRqW+RJhiUzH/SZ50HDkr9YapICKjTqX25IH2irqYMqbjNUhbDml7X05bipJ/7R5fIdL9
dykXu748J6DERjmx/C5qW7zeRasdrnuUb7hqTWQRI/NLL57LmzTJxIcyhKWiHghEhlqjSh3TqEwT
6oyFzC6kAhuCybHLG6VX00m7CcnlrvdJDtYMM2UT0tnn+0ajMk6MHpWXzk1RHQHBeHUvRLZIUq1h
dwdeaYjFxbveuNHsfP2VyJlZRebVcSFr81fmM+h2tYdgTdn7K94Z8+Be3DiyQipvhwPlxaRmJtDH
wt/g5ly8ePf/1Rf5QfqOFvidJdjvSZFn5CovLXLNfy+6abr2lR2jCpwBUMB7x7AoU3rTu8uGWRa6
CvTKu0kUpikpeJOiJ8D5X8DS233fZgHhuuBI2WlfVsaGGSRJoqTDPl17U25MVBNIEh9PNLFvE3kM
rg3rs3ww103gVaA1grvI7mQ3qolGY2+AY92JHLmkpH58EPxaEtTWMY8ijl1T45XAsj2KWte+gFhK
1dY0TuEei4jmfMRjCge74Ohh/zI23OIsIOt6/KkxEuDPEi0jdTbF3cCHI2GbwWLpjsdz3okEt2T5
CKT7yr3/gfLt8HQSkqQ9fBx0/DYBWIp9AttcX1HIjvuyJLcB2lW0Yi2LYIlw5S66g4hF91KsWbro
9us1FqxH11dDN6ht80DwZNAHpPBXuWBXgcEPsbZWNARoV5GOw1Bi0PsxRgjW0ziZTK7iJgOQM6Ep
s8T66VOlI9D9boWjo6ewOm86GIDJ6vkahCzq1HgGBpo3c5UWmPFou2IT3n8wPVUKNU4GRBapTgiu
Vju673Mdx+K+lYZo6sflvdRmEOfQS5t/5u6CV7ka0FzIuc4jum6QSCIAZqfXcB3apmjKxPaw4oKV
RQzJNaKJobOqnFbdc65cx4zW2SJ52RnlAI72cz5arlcU95iYSNhyPsE+MVJ6DfTu4VTOsIWbZx6g
+l0X3H//IZGYGdgpwbRxJiB+5sRTazjxdUqchYSElpuNPCM1Rd8Pe1aQfpOismUYYjkCtWJ1lkxv
Uv7ezCpzZOmyntzydh4qLESLxybpphJHSiixnnu/AbPEnkMEpCw/zJhtLOF9ALONb04LX1G6faP6
vSdb/pq2yARsYymclXMCCpgfhGkuviGzQTcQ4tMw7ngFbjegxCs7gOOrmrM045gf+uhVsQ1gWflt
mxOcjzgodLCDX71TYK01ZQu3OQpXHpdDUMc8h2Kx6mN276JxdCor4mcwMR9ZN5ikwlu9fJ2c4tzv
M4db8mPCBznp2KvbJibRyJANbvpvf/Bxl2IBHZ0q3UwPSQokACV2XeURqXrtUyNIW8k5Yzm3qPRP
EyMtxiKjJgN29EP+gUKiSe36+KdNUr4rM0CQ3+DxTkbXN0pMPZcjLMpgciEmVQgC4OEyAUll0IlE
u8deFjGdxTDrcM0MDdyLdJrthJsLFpRJ49RtRDu+8SRQN6MTRMLSiLUmWvR2gIfYQvgS7VMzNGZY
rVOUqx0iLUt+DS97uxSzz4bPN2PwvRVmD9yE9WdN/3V1EitlvKK9DCIQPz4esy72+UOMjo60WB22
IZJRN8mMCzRxI04bWAoRMYArGvvliwzsfMG2IEtpmK6+f7jtxq3KG2cwXghIL94mmp/d4AZrVzNy
V3vnDd5RBaroK9VpY4TAI3jitpJn/bRH7gzqow4UeMYI/sytzcPyh/ZSaIPG2PqDjUzQZP+g/8jU
5uzK+BA3PFwiwS3YST7XfoVcAcl040WGtWZISFn3v4etxC9v0Ch7xjK5SgnpYmxHeS7uaRjXgHE6
ATKrzsPFSC/NqmOi1szRp1EFBy1Gq4ooIr58LrIQkRZA8RWzfsfXOnsJ2QsaMdsuIiXQBx/lhQTe
R1giriYr4n8B16HQsLAlqjGfQP8Fo/u+Ov4g6wj0zO2ELw13twcIld0iTGrBPJW3A9p0nbQxkg/e
MOTsxHtO96rhHWeivBuHn1hgioVcrAfJQdAKqFTj47+68uetPA4PGk7NjQ8mRKBx5bfpZq+XmkXg
l9gosLt1FKRY3PzgFxjXetGbwSohSVs2kdN/IFwsMf5+sVJBdrrqHexYmX8BI7+B5HswMmaUmGxH
kOGL8ZAZGjlPVfBXL0KNcXfYAYx+6foaRM3yDpvL3fU9FZD5ySfETHxKZH40SKy6jy/3lfUdRypY
bpxVmu2xGMSVFgPOJ1OTJWDhSEWW56xq7p6H0c610BMyxHxSCcEQ6moGsScIed+8FYdRt4K134QE
dXiwC+/Vf8DtTCOzrWg65371Qas8Hjwkb7ip4XJKgg1qvRZT+sDavsl/TmEmVqO6x4QNAgrAiPsf
9FKP/H0sisjPxNIQsylM3CSldgAJus1Am4ntXpx2EN2jN/U4KyEAChm0a8b5D5WxmEPoP57daZeg
393K+zPee0BSYjVaKYalz8xm58PBdsP9U6qH/dyGiLfs466DVJYkToUSmrPL98svDp+5x7X3BBtQ
ko31IFjUtTX86dhbcvPL52asn8x9vAl4i4A3VKUtkaC4cVbqNA21RbG+fNyYj9QC0xDvTcBJcx8T
7ED8X43kkcB8sGz1YEfNxSsrcw6D3DOS52g9SSLqvCv/kZq/UPXg76NbUIDSo3zLuHpbDTbfpips
9yXMkR2PtbME0kZL50UXt+9DGXYlJq1s08+U+gdeBUkeDfscWkDtAH96gXitUZfCrmofouJbFEMG
GE4Lc6tR+4kX/CW9tTvMMhozzZO/I0LkJFnBvY27HVxEdOKpnn8LLgM2VP+gduH+MsE21A5vnt3g
VXqkfXTAFHjmRKvcy1kzj+DMm8oaXduwmJ85t7n5oGc9c6VBOyjtONUQO3K3X62VdQ7WE7CLf8E5
3n5nMnQvmBKir0u6/NMxMsJL9CkS8wed4beb3eFS3eODmaoCtiJ8BTGikG5Nvbfil0wytiw09cGv
GERnrpaiT6yXiNCoWo3AHu6yDrfTQ3lkSRiPdOvJ8K21XRs5TAym3ubdQTyUrxriii6PMb2zfi7a
LzfGo9gnNUz1NJd+lajMMTgnYfzpMVEWAVjwB8snSRJ9rOcpUeRtdWO+ZbCtYyhJUSFE+rUS1EAq
H3eo7YD8FNH1LQzDSLUNvTnlgbPX8Sru4VWsFZ25FWJDXNURaDHPPZ+N3KKrjzt5KjBdIsp5sGEd
QwvpQIf8WV2jZBWtthFQq3NAonWrQ0LOWIARuBLR/wIXj3gFXYE6cHEwcBhL+jf0zAIQkgzWKJoI
DegXLyQu+cI/LRcIHJMmxXwAGEzMIp8iyH88IZS5CR3s1rhEAuWYtLMopqtZ1e8SO8lMZhlxxXyV
J0/E6yAcMiL+wCcKbyp9hh4VSUv6IK9WfqV/KaNNGOQQGwjtEX2u6Wtk+ryy9Ttp8YebUpweUymY
rPeDc/AqizG4e/KHdd7HK3leFl2tM3oncY8iP49MK08gOKDYpXnuZjlQqSX4pU2ExF0RSrkorfeX
EdWXtnkfhpJPKWytAILDe2rZrZJcHsBel1n/Gb8OOLZB4ftWiVduk22W7+FBss3qz3ulXCmNQl3z
Aj1bcaIAxnIDeeT6/DUnxR9hC0MGuBMnLbH1GUY66K16R2tXsog0wHqAanzI3WTYrFczO+t19Fqd
NDXG0w2z56Z7Dh/qsGUlbrfj3L1/yArYtwEF1QIOrOmxA5iaDbzfQYEab9w1/zz/Cd+BNhp8vQmz
Jy6mmNiBnQM+s4QNbCnVw1IGJV1/t3jmb8Pl9ptPAbm8BBdgSQmiN7dYxlVzQgJXbqiq7IgL7jQ1
w4MRpP0DUGGXVEd+niDh9qjxDECB5PKL81pArFPQj+XE+vi1Ezmu5bJEnTiZ0LKTy1bic7NsJzRY
ZkLM9H5vuiDPOg5iZBu2vN3sPDjspTblCitH9Kar0uaMUxqFdqpMe4fj1MI1QLutYxpIetglMV8d
/foANIe1VJSbd/ajtJ18ZckXGQZKfze6ebiuO7UL0Sj/ka8oB6st/5XAUNR5QWjq2uJKtVpoV2GJ
HDo1v6pGe2ptuXeQvg/mRu/OiBNhEKkEwoC8v+ihGIqCJA6qqdfqiDwbi+MFnlAcvGAZQU7bSjBK
lSJUbo+BYf6CPMfeirZYy8DASlNjV/+1IMmvpqY7VW88teNEIr/UJY6BZw2sKlyNQqSSqVpEzzLb
ZUGRdDGuLwe28TOqeHQ5LinulmALqF43uKYFXojxZzOJUf3PLu1uUtFd4hW5WQeH+VXMzHMtrN4+
Le/4dFO0b8X8iQEiStSTKsNS8ABk31Jp+gkmFIdMgYdNhnFmjoCcBghW86fT+z+0yxppCd3r/IBz
qquOUAbWtCphXwiSMIqeEQdF0r8Az2Chxg92twXODqfURTGKzdtbBnlWQgrVURdZzuPkeJgYcfvK
Czwv7ueEdszeeHew+xwn9d9//NX7IY9TEfvbEdcCFJQ0zmHINz2WYzmQz6k2AQETUU1mG+FFOKkG
Wj4piLGG3r9V1v/F46zdKtXALlY0zc04Vq/ksFrJPseWNKEz7nctJQ8J52rd9puqNRwkd78kEkYr
j8IH/jaJfdfhpc5I5cTnjafEiY1VXj2XqhAjnZxxmmPu3CQ/kPA3U3UUs6MvjTynPimDnqAaWAPx
f0G7HDSkmy8lGNQNjWgHu/Rv0V8PBrSfPhOyeP8zrcG4W/nV1TwiPxwyhrAu0eLBfYt1VQa/+soq
z5h9pTweeW7xDHl/TpLdQeXNLbhQF0y9saSM1flGMQbrNjAZ818QD1YTCo/Dzht74tlhQ5xXGM5O
B1PlymiswJ+tj9oHiIsrBKjOo51FIJ4Jib82clSxpYDbS+rSXQcrHTZD+OvVpI8eRU1JRCXHqTMo
JohDhwaXJOPASQqF7fLCOCv93DLhNT6wDwZefMTkaNjcxuoc9/TrAvjfs9SE9P1tr9+LTNiqwNvt
2D4l5uXTjiow3oreb0mNCKd3CJKSy5QnamuIXiPdcPGHkSF8nvHkdKi5QSMRy0u5DuTy9EL+KhHA
U1lbpP0YzO+EUS1jKO3l791GHXLSs1BnWTlG1eWaZbwh1VLyha6SAmixNMdZx59sE94ZzHRthkBX
d3ALWXKYsg3plZxC3zT1O17vzHDxC5uZCG6/RgDoIk9OZXQEbFs/UyJIcdRJF+si2p3pY0ySzJli
uRlcfRI1ISWRSHhebs9AkhvNOTOR+JLTybGDvaylc1UHCl3hXsrgn+OwASi8K9hCYO0+WOnca6IF
6VTgZ9XbyE/d5GRGG5+2D5vRXdT6YjhMb4QjBBZwysgySGlJo4jkHyWDmhbaELcTgitvY6lkxr4P
lU5kjaAPE073ZoF9fUkdzRZ6+anglivRKmwtkstmmYscUUI3SVrQQl3iFpLQ4iHUlOaCogQKj02w
Vh/qem+r9W2QHux+VXTu/EZrJ3xNE5k6QPiDXWK+vTr/Tt6ttswWsNGhxYO35TdT0xjWc4aGJUKk
FkneG7saMWQvPRq+rPqmJEMkch3UewUVmLvbGilrEcz/TgLMoP2MxjL7Ysn4c3xbZ5L3KP2RyMxw
bUeah5gdQwYudqyptjkoNAW1PzxFo5XDYA/1zNVvhZw5uXQ3DCI4JdMYvfp8yw4AnYmrVKFagpI1
r5hFP0x+r4pKo1bRvyKIgYT4KFGV73biwFM08kxtHNUej1pg7KcvJ0FQO1jHyUFV4UZNzt8kmgPr
6Wions/stQoEdrzTEVHGuYKpn35rd2IQTocIIgsJ3raZ8kNKaWljKU3aRIeH5z8tfvrJjpnWt9n5
i3oynTbE9fFf2g5tAKfuIOG+p4MeI+ZIu7iF03Yf5paztLx0XVqGr+rAQZ3HSBTBRYGUvKOpdHn/
ka30sw+xSFG2SDHHs9aJudMTz3Tdgl3srXQbma8eJWMBH2Mt+RmXi0zafa6P/TxcvXzQajLYetSc
+VsH8P0fYjmPbVQN9hcbSsnN1n8r3pKUdJTVjylrPo/uP8YMZTiufuDkUpTzaFcjecrHB63k9/qQ
diKitFD77D+tXVCk7sH7iF3VA3XUiuS1quhrBk4Qel9LrhTUuJPJWx/ltivGY66YxyW0uH+Xe1uJ
Yt36DroLzPBu8AsoyR3W1ZgNf7ZB2j+GD0XyZx77gXt3fj3jcwVkbem/LXx2qyCP1A4YWFylNX6g
kxR1lvoCgTvwB9TYnjGoYAdMCdqN2o+pzxx/BU2yVLN+6Ibm6LWKkIn5dIB7p/j03CfRFZvtWOA9
lg/UWgVaTTj5kUN9RVQSsqoU3LHc9LG4K/frmCXDk9h/3YZiLY3ks0eCa4qi1h///kjdAxcp48eI
6nMJyExb/zL6nYJzAuJRwfZUF1o2aEEpun6QSfTnONnlC2TKg8x+5ew++4JqysFuAz2Q/YKR9Vmi
+84OvvBsNUYGznQ+v23yXIAevd9W8Njo3Q1k2JB/QJWB3X4BVneiNV7iOnl8us6A2Pj+hZmI32y5
wo2IMJF4dfB4OMatFVv8CGJ80uW3rfM+9KGVcwRt1+5szLOOjXIX45vLG8h0ccNv0kbG7lygK9oT
Jfp9x5RtAUkdj+phqoGwga8AUPXUwlfrBBeFhulz6fpz3tqMwmNGO1F3q1lV6nZRoo98njDsVe7s
8NpAi9U3N0rr7MD7qYB5JmqKmwJ5XUMFNegdOFyMsfri6rmROhfk6YjNLXcTtLFpoo/8N9qIqtDU
K+f5udP7ZKpmcpYJ512szRVNDFqBjIFJnLMAU/LYVxSZf9/xmZG8qaRv2Tkj7usVNNOKzcawlFXT
n9+OMUMDe7Q8CPauwuFVRv1xoL/mI+Mq7dZtlARYj9lHDXrfzkpcZTa6eL4IF5egApytzUQhpeg7
02Zosj+Vb1YdoiBMY1Bv4eoGZQU3744KII989ht6r56dTr7xAC+bU3FryEMYfMSFWyVQPOai68X1
oR0ZicCyHbz7WIpyO5B7EC3JDyXT+EA2Z7poeR3njhrJM4e0yShaka9GVzVqNCtaX079LuVd65Vx
rhQpRdv4nDf3GjxLu5ww1LAzg8igJwk4KN8/wS0saqPhw1JMg4m0isb/X1kqrvkNapVKjAj1XxtP
umA+F2T5+SyCbCh6iOc9KphAUvQPWLKOdWtVqSNONTixEYX8F9QZz5q1mHMkBFc6ldgt0QuzZApp
p7m66ATwGYWHq8B2eTlxOcZciyINTZMVxlbyDPpNoZQlVaztoUjFRb7Hd+b9uO7L6FeTreRrUise
8JGwTmlGc6tW6tOyeR/ooJ1poRaxLohE+Xn1vJm3VAZIY0EQZw0XQOfyR02i1p/K4+bK/EeO2e5L
EXGZ8g7t4NmBA9Yp0uL5n3dhyVXpJE0MYZ0zVGgvsSCzjF26XHVAX9sD00wCnkSxXIRkKR2oURxj
BawXQMituJsWrVPSL86Jp9GsixfHyHrgscESE9MpNSlnTXBQD3a/7lS8FiOWOE0j+6grz0OrYQgu
TxJZHwRAmMtMqccutyO7ecpxBeHxiRBeemdGGop8fkytHohX0o1u517lmi3P7UR7oXjq7O0BagJ0
nDxsLEApiS94yPcHXZV59cQdT4ZYvi4vabp5WpTdvm0UL7jgM6bbJJ1vmCh1XsuDCbeXrFSpS/S2
BrUKnN//4yflBDeTBwLr5rof7YekfnIehkrdHXM0of2xz4qTg6Dzkjc2TDkqN/1+NCVKfP279uYI
6g5GuHZlN18/U3kOJ8F9alpiGBgYBzTHNyUKrqk9kQ9eisgpeH5XjHafGL++2OXLEE1YZ+FnbMIT
RcO+VasyJSPA1b9f1iqvliYSijaQOg9XLWcTEapb5at86lIWBMlGD50SHXdz6VhLy+SbIr7Krxn4
d62U+fLrNIxIOnFYX93F1D95TDyqkI3tWDH4PXPJXZ7uSQ6cvN430gpFctxXsYEUkldB3oVrIDjo
YOpdVQIqltYG2zR2tcqshWvp9IbxMj3Rl7wvf2cCi2MEhexUU4U9uycwpMRqDIfvC4Hb6wn9l8Yt
/oXqGEGQRrR+OZhoutHLjJN6SO8kU19I5wLZEDEE+aBzLMxSfpNh81oANbpPfGSGkiQ6z4wyb3MQ
DIHY49GMpd+qdqssUknfOIpO/fZrDosPL079tuXtC176AJGX750CN46QVxwe2iizsRZhNMwNuc9s
bmdkWTRC1MVXd1eqDUM+1TEZnVQLd+Tf+IUkix/IetoxdhYJTLvw8Ze0eLLPA+cpocv2cdJBefzi
/uAeTl2imwNa/a9XTfjwH7v87Osnv8WUZEiF2okomFdX/4u+6xksKeP5R/tjG30/CAe3nNX3DxNs
y2VORVJLn5LBaZ4LNDXdpHw0YMJjA41NaLoMefLu++4XFPcAiD7M1GO6CXePXD3NqDjMshWcG8Cl
tS5JlN0cjUQvfk3mUmsx0hMp7X4aTfdCSZZtlhvGnwfm//M4Ym3PlJA3CErAyn0NRwW3KR7daXdb
RpGRDK2CAXycwUlIY0+mhsSzAscqUOHL4syC4qLx7vYAuqOQFUlF1G64YmFiLzfA/4PfUlbKmtFJ
f3KmhSyeAO13vpZTIuOu6tg5GutjwRFW8LMv347dkUY0F7JdqndZ4KnYivfDPGp0Cu97n7JfRIsj
7v/0lVaxhRVlHx53EIYcTAkivae4VtsibcCewWN90SX3gkrFJYKutDtQccGMeET7xDU2bTGH+KOc
ZVqO/0cuz/aO4sVy7cdDovg9BRfMlCqOIriJAR3KwdYE/Lptw62hsC3kjQk+f8KPIMsbBvaQLywV
leENjeamoOIT2j22IwhwCnEVCy5LfxOt+25YthH4FmIvqtOS7qen/vq905NXF03c3CpEMcsRwJYb
LMPgHEO6BULdf6dcZaQrPosrUcsV17LPIbiGNHXf+5kiYxKRbJLvKaVvze/LAaS9oxplr21YIPZ2
NEd0FyjwjMmWRupiZwP9iIIxuKGRr0zQLM9lzIIjmi9j/p+aVhjMJqvzveyZ2JyEeBEq4kQcNACu
hstmazNXtq7tBCONiTJmlavyWDY1Bc7vdpbdxEVzw1nrbZYbcBplEb/deQlTXkniavXDWim21Ucg
Qs8moWC9+mBdzHHA+268KoxsJzo2cyNaSABYinMPXUXAT3agPBRY5SJUDDoMsz/U/6h03NrugYix
WKVYpufng9e8nPMQkY63iYJWKcDK3qtgbd51Liya5KVsAbJYckSOJRijQbuJzYmWXUdauguVGSVp
08txAmyzqxXBTIZWO8A/O8AX2J1ydR2UEVU4ahwMRWsg9zUoKKoEcWHPnQQVkJUtMXXJ6BdNVZMk
q3jRH8lzqEZEKS+7w/tcczhjSYTGe3QE2qRERFa4b5IWKaz1Re3U/H2r9bvfqgOXEy3lz4mA6cMx
YivRfvX4VWyc34Ss2WwEFHWO0T9gzFN2Hl7Snr1pwRrNSTfvZz/ZoIOAwBDvdc7fod/daKn4XVwO
QIIXvRKkW9QHkbOJj5G7rfn2nzDUykU7JcLBE/Yts48I1FBIx/AFwHpI8+uG7VyQnS/du/3+9L8y
WHOYpplpSRCGzQBXkOKhTBIlCRo/EQH/0wW68mXK+tJIsAzcGeN0CFM9bTPnU6TeOVzlqx/ogvec
tQ0kXBjX6QdYWB1YMMJX1nuNlzeOru3oUHmwa1sh1ommbWe9aBThidHLKEGFDv/+mvo5JYYKbmb6
30b6cC2zcmbVH9XH/wbM6gVmz3JS6hlNDXEyVSxwZdm1SXh8HHv9cYhGJPQvxZDkXuED6R9AX7Wm
2prF6KUcFEgHVG7CXM3yv8/sOdZbnAM+8recMPADp1z+1/neLV22xAXgMFt9uSV00R/uOpqjLTuB
6K6O/Rt6CNhLGl636h8f5g06OdMN616u0F6VakvlOSP8+VGHEfUlIyTCzHk+hQVXxJcDQeWLQgc0
/FSOdbp+RlG4elyddBmJO8qyaYYKSPZbIswd8mPvrzJIwNQu/MfQVDUMcWhn6g6GDOWz8Uj2RFvB
UrC2v9CUH5W+xWjcX+iSIH3Rm/mLAY/YX+V1JlYWhDZTEUAWzWn6wMcZ7ldfCkMS8RcKofcCbYla
Dlcsnl2+Nzj8aw5NN8mH6Mnu4iVLowHlurf10O78MMo+IFqMA0bFGi5PmHAFB24S4y6zkv3IqMm4
m7SZhim9FpihXML4Qc06B7aoOatlIMV0+PhurDCwYsnaA9zr3ywpY7fxFYSGUHeoGsPsZQNuKDcN
NPdbudneJJ12ByIfsXdaHfk+kGUuKrGr6KBCB7A/z5tPDnCYXAs6CD16qgokYeCdufmH1plmHui8
28iX0+PKOf9ttd0XX6rfPM/9vwoAPZnrOy+ZN4Fq479HTIrHLoxMILw82mUNZRTblClLfrPt/may
C7sjJvOXIGum/Ddh1IdBi5lC8Ij3g4r74bweo5Knqn398PG2za8wLQstqq1JCyfxPV5ZNE5ye5em
z6XCdC6UJ1WdOCAVm098l8T2XMV3meLdnGjAr+cBGgS1BQV65koTk3UZbuChLFBOy4/EcCYKRr0V
GzHOxSxG1ut/KyQ9Apr9Tw8WQODIh5Ni1PVQ5eXOIn/Ny9kufPXLJrotXg5GMFTTDlLUXJhkCRHg
F+/7e0hm51+e+t/XWORiTaE938j1O4miWl7scB+YnDdHb8fx6Wrxn2+KLnr85e2GRnETMhUEAvCn
MKugWQyvi6GYYFMPtRA1g52QEDrro9RAcDZwyKl3jPwCQU+Fo3rvKnA8aWvMKsW0Z5rMc8fn/Ald
ifwYfjY0uviich/FImj0gYm0NL3o2zF07fiGIilXkrcxH2JtCprTngMzs4PV6WFNj7vL9CyIQZPL
Lh6FC2SW65nKJv55fzIOvaSCb2LWpnyUUX1yZgR6X+mx1h6Jn5zt6ESPaaCkd+rWdRoo1edm/2CQ
ZDbPwkXKqfy4W1UoMQybrw9Bsz9GnvQrFE6a9Qit2oiBwm3c+drys86Yf+X19hTEPog9SA8nQtau
NXIhEGL0L/YI8cN5X8jBgQdviqtfWoyoRMt6ICYrp36iav+sycckBEP3nUJw0D64/tsV8VRctlB3
uZ0R2vrJ/87uyCbMiuTIIdqy7Ddr2MJuLF2C0pUeo2tXRKZ5S9341M4+rw3B8bfef7NP9F3uKsVu
NXr0e1VidX5zv6SmIN22ghp5pha5yFoFc6bmC70uwcSZBE/PL5d8P5VrSjjnkaERyf9RYKUivO1g
S55nO6ZztH1sx2/WYv6RnhsGtSU5DBEjpejl5BiDxvUwZoEYmQ3cnjcJL6qkNos4ySSDkQX/TRf5
OiDuIbmy4kx1/A9FNMtAH7wpJOPByVHIswimpjIpOpapaTCPgRRs+wc1l0zjjC6NAuwc2YN2gC/R
labiwDvUX7pkWqrIyBBompxSVIZvPkKpluZrFeZAKC4pv/8tnMnKuZC27UJgq0YiO+Rh5y6cvDJN
GTyEtuzKEVR9SrlzBF6grBKwH55VJych5BCejj2mvYskb8JBlsr3VpaKa+iXKeSNc3FIxJ/A2b1Q
fCbbOESjEvsGHUQCiNKTi4XY9F7lZ/F1uGSF0MJAlyOOvS9n+KT9OOIO7cFdWuCbftaRAUR2KkgT
9qE+NfmeVTCl04fw6leoj1Hay6408d/1oM+cCxQtkIpBnFHWB/wa/uhvTHr4jljpwH1KiGSpK8YE
utZEjlI4DdGZPurHwwNCfnT2ejQ71KN6YrTUSuVc+I9kv7DEct6/GAFcyc+BiIsZyIwA4Ebndn6o
GLEHChg5LWfHNqMiFl3cvYbTIyi4JCCwaChulGiE/N6FO+h/gXTCY+NYRaOm9SVrY4nDO95UCvjL
y/svk6WUoCLSLvxUWWwNCaDw0jJ7bn9/wMQtnoMe+ZJwwGTfNibTrVV2HpiowrP5WSe5rZCThI3O
moNKxAvW/gZ3pYTmQWzyEaLVgG90S+XXUyvml3v/qHdsiI79TKCl7TYwWAB6b3NyxioefA/RMKkE
z2M59S5dMkc5CB51D2q4sMmkQRGtDtHLunjASIWQaaqTo3YSSaO18TUhyZKuULeaxvaT5I5gwPXB
XeGg91ndplDJZwC55e9/EmNsMM75ox+ic8R0sgqp4UtacyLifrxYtX/UrZx2cgefYqCxhehM0Uvy
6j9VeUOvSVwjyNP9FARVZVuQtD5SbMgzGVB4uyEI5tNf6JmqtY5N0vxL8kFfTvUcIN/C4nGU8nI7
KA0n7nTSgPueH1sDrPK+YqD56uudK8yYQNi/4CeStbxomksU//5TSkZs99xtgaEzclKmjDKgABqP
oON3uHJ+c2zFdCkA82VGXehBOqe8vUWCdwbuBbdeGEQ/4+cu2zebVPEH0ioMb7LS5Ek9Lo4hseLg
l159QlpfRUgIqu8JIAPP3sgr51Wc8FfoIDJvz3ifgC7V6cH24yBNaw81es2PPFlWEWDnO8M6cBY6
W0ke7D3Vdcfrm5tT6CU85x/py32V+phGnArhqtFDt6DxkGvi5LyXD0KJKmJ+6z+QhOqUpKTfSJS1
870jifoq0pIJb2q/VEb8XxVEry7P2EBjaJIX/d4OZKYm/2i/zappS3kv0beZzSgMAfk2bLzKJj94
pmnI6jg56BJCIcIwTXNSei6XHWD6IaQoIsiaPU0MMRjldvX9FVFGVX4SOMCQUtfAZ8YFKVaCVBxX
Ol4kR7Huez1yfFcT8qnqkqIUlSFSC+XBgdFrbTc6p3UeoOvOvX/Ex1Xg4jNZnmZDcS46qrEo4Ty3
vxglRlxeteh9UpKgkjvRaqemnIjAYdN7H6+WlvZcTQjD+Tcocpb1B256G0lH8VIOVU0XIyG7Dbue
oiwOFhkPgn9FQGDYO64S+zTet2yoW+86AAJ67S9cLvSyZewmhOHkcgU//EJP5WdtnE9Xq7SbB3HJ
94GXihja1dgU+und7MqLqrj3zdKjYklyrb/o2Sk0JertS8zHCkCRbIrYlJRKqZgK2GshWVAF09Kd
7f+9jb5Tbp4YeD/n/u6k5x0+Kol7o7d/SOaUT4+a+prvVM93Z0SQcr9t+6Rzwllgq3spULEfjMBh
7DQgeYrK3b6XB7KN3qhcyyGFOdQ9MSpz98CnksIqrB1tFnVS86KuR+AzswokU0da6zw0xRvmPgH7
ICTA4oCOB01rOdI1YLYpfqlPzmZNHdV1HacBIkpvjyy2/nfDduzs+qSfyrCOKM23ER7UCUb0nf2D
b62rwcSgq4cfUEwdkdQcjZEqMAY0LtxoJmZTpNLwukTfrTCCW8wxTGIKe5Z2EFKEEoXAmxh90P2F
H0sUkEhSwYxB9I1c2JBPuADMvFoSfVEL0VZvOyZKzrFxkraoOiuJoOLZmeaovw/XaZ7DqQWeUItK
vekvej0x9ZEWnadNPxlzLofUgM/0S9ZW8dPamsF8h5Ab4raUEy9cjuU6bOqZ34pR9cvvOqOJeLtA
Nw3OFchn2Ul75TwQ0H1Eo3ysFRLXFIaqyaJD3RAOg3X9J+kRr/ja41rLTrqivnra8NmLkKDAv8J2
PlT5VyTSmtLiX0/pEyOIwL+vH8wJ6M5Yi7p9mYUQtnsaQUkVPohEb58+Kp3+xAcDnsc7+IWw3kpW
fA8kSeH6c+HPX+STecCdf3A/e0hOteixhfRSOkOhnbjcYdAkPIaRKrUBEXuhBlF1Q54mEQfQjAoQ
T3VaMj4hX/XJ9xG6IBPcxd9ZJT4r5Kl4D/dS9mV9gy/EPDB9QXIg/7918sCCLCI4M3B6UNQI0LLG
xmhxgV2g9vYOIRqA6drmCkNVP4a4GAqBUiDbqRaGrQRB6SQhV4TnpO2lUGX37om3irxjMllFMXY0
j9X6noUK3nrVo9uqSDKw4et4YI0YIqG2SVvux64MMMdVhhOu9c0plb/HGTHfqEDXTjeBntGsbH0T
ErHelWx9nMSDedBJ0cn4ukhEJawoBHFmKJz0E/Ff8eTBuBFA8oNeBlQa5T/A7NYl7vuEM7OxwAJj
DQZWJrqALvoYeScA7Df+N43EzwrB2yXhfwv6cToXtjKepMEolBmYPnx6yyLNd+H38aGqRGpyjPAc
TiaumQctgaw4VyV4cIfz2sTOPiUdWZoSaXdJpfcB8YiTFuKxINOy9Cg29O2RCa08nN6YkHbqzgx+
WxNP60hiuKoCUJhTU+2TFoipL3/ecGJ1t2FBxOk83nXDxx7LwsKrzCN8Dhk6+LREiDhota+oepTO
38vwip4xOOJOFEMFuBRxzS7b1GAi1rp1RhG33JTLgjs65Vi2/u9yWUMzjPUlN9CSeFOSkiIk+J2P
brOcc2LCz4xMAbg3RDbuI7t7RRiH2P0DZ0Fg4w0ihXwEDq3YyholTd6eKJalEjWmSNnfvvEnN/Rl
qEMUak/iOf+iaEQrXDhei3+GJoqks5qPH3luHpdqC4YjZ06/a08T7TVwtngo+Wc1OmV81YzZ5dUo
JEtNuXuOLG31gtJyflRPyZSgZJo5sIYVE/Et6UeXQzHK4N9jRm8R1K9VqBrZ6fQmqJdN/K9QAxbI
6ajUFNEUn9AW9mUo+Un3xQ6GIaDHroBEcE2V0znLxaUoRAqfihZfKLFNXtepjgeO8mjoMG40zDne
9JJSLSVEB3PoC8KGyOMq4TVS1XMCl/AgYeFRHrJjFm9P0EcAZg9E/Utivjy3QKjLgVczlkB45QgT
dbTLlLGf6k8X3b6L/DdKFI/99RC2OpWbxHPijG8uCBua5gFftmFUEbppaAewa57JGieAzAQb3Kpa
A5MuG5qD18YC8Ub9qm2qxzfrFaSL6boj/zmy1ryPjoZzZk9HojqazxgvYHZqfjuLe9Lkyen8Vanp
CqOTalv5kMwYz24MfEfVfovtmam2t/8cV2agOSOyY2Xhg7zt5AQyXDq+/WtNhnqmaejICtAWEOOs
JlV4VyZXpP8vXLSya4zPgedWaPjYlaaOV/OVCMcCFzUYnM6sldyMRkbmll9osejwQY0Kc13CnCsr
wgofXkSz4NVBaTmqBcyJ7tvtN3W25sjvE5rexcWXgjaNvLHWEBIbpmabkhc9qR1068qNfgEV9kkN
k29lBG+J9TE2S+RnA3VMfdma56d8x0TET0g9rucnlpFUS6ZBlZR+WMjISBrbWi3UNgKFbAv8nepU
Weqg8qYHW6Bm+cPBKPZpHO5UtEX0oKChMFbnBc6WYV9BidEvqQi3XOjlX/s+1IIACTJJXXXHfHfB
WHRP6QAlfPDU5MW8eW5k5bExW87K+XTEHYDnm+0iDuMnsnYz7YkaxbSNGzaHAsF0rG9P28dJTXtg
nZWDcDGyRdmaJVmZB9bYiild+VcoWa0Drt3Lj8svKcBV32eZ2SvBaXURheAx5iOpLKuPl1JVKlAD
kDVNwPAiG8oVHXyXUY2F3zAeZuqZPoD4EXmiLOTePQScZ2eW3n516e7rfjycx+6Dt1UUEF/vlu5s
jjGuB0tbyGVdIXyUyubPj4YCnWVT99TcjUzzv4oVWF47hDd909hNgAQGKO/Zchi4EtKp0SSAb8AE
z0hBiqwiLWYx8DxmrLTsrCkKggRI9UxL/qbRi1VajeotzzidqfdxEXR6Neb/eDEfpdLUpAf5H5md
GhMGdxEMz9Cndni7m4+WD7Kj6ciJ7/2zuh02ENyW4pnt1JO3EBGVN94UgCmGUWb6flkdfo9WB5v1
SKUvePJ8STLGMkMUoLCNfMQNl362IwSRv5Owgp9Y6JIFNVXo6++eDhHsmLi41yOwIdICRmwHqusn
gFWpnCuywy3bKnfbN1zYgToaW8ocVAHCONodL3gWRml7kNK+5JKS58aGYkwK5XhRmHEpQZEm5cBH
06pMOxJ0g91Aj1xcviUuY5S+OcVHYzBNFAAeUDWiN0AXkA5y0KLl1c6YoaiBZ8wPHcPZtfpXaguX
esIGDHnP+R1HUKDTJkRnkrzEpSvgSl/iixNjhMygexqcxo7yynxi04zlfHE2oKaLnHYVTsMNNcw0
EX+mZxNMlr+iKVVPMpxEisTnIT1WcHQEs8daNnxO1qPgRRuqK6x/7RGR5hLs1EFjGsXCyHGOdKDP
sGA9Xw1Vv7zDLT8DebYTkbz90mOlcfETgjOd1S45rSPTx+qF59WMx/b1ktBwUi2uqyOQRrOCCXPu
yGosHHM8txIt0vAWGA38xySM835iu8NG/97kDUl9tBl00zTqFgmcrygksIO99Z95izDf5NL4BIy5
ucRy8ivn/uetzCNU+v+PYa7jMPqFqt3dSzuxK3eBenIjCCzd/3YY1LtOHHGfQPOFVRVJ3d49N8Yc
QsdmWng4BI/1ySKtPTT/m3AW2mPHW/Qp4ojM9ndMiq0/f+EPu2DrYyEvRnE7pF3yEXgUN7aqDTDF
fBDO/kdZ3HSneh5+zkPHWWGxbxz3pS6FjrCHZNCLX4QMqbXK1HqZZ93sMiq0e3qiN6Vbpt0kTnAw
LA8qQfqfKC9q4owIMLmLhAN+6669xbwfze2ByXtaEbZdAmAB2fjE3StU2033lcNzL/aTFPgocUwS
Hib0dbq5Wh+/sPnymBQsPcU05Jx9IO3kLlHkQsPVf7mgKr0/KP1B/I9JbtxBT3EYwfCAXHVY6OVx
9fuDEDjm45rlbKbntJCZbXYAoHY15hajxn7dtb5dkSDdaTaxkcarp9Lt9POw479muQcs/7hYh5CK
GwqxVFi2dX9HipCuSZpvQXEzoqaQ4CrsMSWhFM/MztlpCKfLx9KLfdfGyV1S1JmPXoM7oWJD4Yi3
PGhyIUgjuNQB0JdDuAORwHYVO96vPmRkvkxaYkoWVH2dB7R8hm+hH3CX5yDB6AOLoLrfk9sk6Umf
R0Eap+9+6WH5CqXzGncJwYP+vwVD/X1w7O746QTSnf+l+adga98PnWnt+oDwF91Y4ww3r/+0DDYP
jB2prwK6hTIXnk1rTbyxz8oRrNESq0M29rD9msqUnYQw5APJ39jUfnZGua5+RK2taEaKKOoxl27G
hSfNh3FC85tV0Epzuc+p9KzUlK/kJwL/F2JaO33KrgUXfVIycDbRPOumFJcRKueMuwsixyn8a8wm
VDfNG1rE7qBh8Qumb2SMjPwm1PMoZ2tDXffVHEplCd0mE01NCWX/MB3CmtnhNKRTcBtQHOmSv0s+
udxv4hWoT3sk/uJcm8PsylC6Ymb4xEA5j/Ebj66N+AY8sDZik0o4Ewz1q9e6kv4+mgFwmgA5VZRr
FESWMD2eXwioWPy4wV+Th7dn7Y+e3JnT8Y8rj3yWCB2c9T66hQgv9ARCl4QNo19PUC/uhC2pGYFz
ltxJ/Y7aGgtLyZOaB9U0Dtee8OrtssS2bJl6gq+OAufGb1raFrWxa/wTeOOt9n/UCJ6BXTbijtMI
RBrYX4BVmd7MiRWUH08IWqIrGAzcChnJhhjSHBGm/rlulTz8+70/JrxdwZZLXRGZN7CMfnildAfd
lm1NhwTnAWmD584GJx+xVMbsmpng9Vdk7aWT5X8qYG93siIH/vUAlBOgYVwlIxNW4tbxJ7IoK3hf
tnvh2sh0Ujhdf+oMg+UjTfDZeQjYFfCGvz78//eNAlHk17PcKsE+gita+BB3VYpsbzcgyEMXipF1
CZD908f4iZrz0CldIGp1AtJMEw/EwoNC1ecHRTg4g+Gvax8Fy722wOWMV7rIu0z8OK/hVrnIaAh1
7jTxpJ5qIyRHNEPDTj4kgjY2NlLF8g8X+azGYhf6BW3TbrtK01ziZjuhzxN44hcdw67x1nZ82q1C
2lNtFYkLHmEP4lhaJ8Q/qRgZnj0xYEggh+2e/v9LjuCVXC94P35JPjkUYKjDOBJOAlPIN9CKFGx5
0vBdWGRkksXZjXhKUfTOGzTKJZirqIOYZawsl40PDuPI747FfmZGVA+/+f2NJbQ6ACfUtfWtvfGj
x5Ys8tPerLZ3dc99p0D1CpZ9L56pkJZKCOdeWQ7M7yWIwhq1W9qTRltHZKI9aoSpuc8KDzSphsqP
IkbT7heX8VDRHGz5JyElcuN2RgHiqz4ksPdbFZTOgA7XObZV9hIshe0Uwcc5UNOQn9PgrX/r0kK8
Bq6/O0M8cU/CcF6VvlKkhFu+t1zg3cIxY2H+jmeJIqD9bUyuhgspHdMpzteVaKpfyHvSrXxyhayC
COm0+7ieQed73cjaK+FHcGi0AfIdF4za/5eE9UbFvsH5wpcde2801bgGeFtW/ArGESCJc1Xxb41J
Xug6iuvWW+h1T7y/WwPBNigwTNmDnbynw9MM3P7nUUMUSxidJ+UqDaxqmTJQQOrSP/Dwvl/x8oAD
rVozzEzgeILaQakOhfs37UPseaoC5QyTQsS6hIgMsrFAfWt1F4zvDoQ78fH+xYA2wybvBO2X7+x9
uj7vzOpIlHf2tLURU6XrhTBTI53TIrqvPa9b/4p97HYGknl1v9y5K0FDtisXnq+BdPAD+A45bI1z
tGp1o1iPHRFxQbpqS8XNu4IFtLxMxN3KOpi8IS6UV8v40W9Ld1gtP/+adIxr/0xC/M2qv6TT1QIK
T4aSesUG2lxOfeuo+YyNRcitSKRlzurde/hFfDwXr/nDoVju2rIr4MbLH7s7d7i0DsbFseiUgIHH
oeHvpHSBPdP1CNIoCCqdcKYJH5pApNjzlqFznJzaP3MG18NJT+vQgFA/zHqU7IHMccpCjfIHoXz0
dD/lm9E5SUuAsGiznQZP0J0AqNdYmydz0tH1xdEayR+TghakU3j2WqxuCrALLexlabaX23gbhOSx
P+d0RY3mCLjhAfKMac8YEiNqqHnCdT1FM5RseK88mdHTUoxLjVR8hZTHTmZVvIt0Dwdxo8xwUrSo
GUQa8vrzpOuch9Wnz/jit3xbbH5spGOqANovLPlK4f16LlHB6WqHkBYb4knIdwRQRhaeefw4PiBj
AJJO5HGfKvDnLSOny09gb6UMWQHo+ybBBHbpWVnHIvYMMmuFK2O4ftYE6vnTFoAJ2znerlgoyfRK
UYbv0n9MMGbC8REGY04KTwKNBYI5/uklVdmeJ9yNy027OzfgFgBARH9Kdi1PG16SkZWZnr7TTv1c
mkvOR2XWgpioWRLRU74t8Xx56ozPFutSDwGIdrAIFE7E/4ebLAN4wNhF5+1Jp6vNRnunIGV3jnj8
v4u9LcBGnuBYuUFlT7p5nsC+DEjOb4vHKQLQJTSqldQsibw9VRx5Ij1l6UrnYy5jJDcqNhnGlErb
KEl9s+Gx0LBGJWrss+5f3/KYCEvmRHfVqsZptvhXkiKzbsnUqY/ldtSc5qTsp/RigQJTe+nSeSVg
3e73JrR80pWWptGye233GelIsVUnGdYC+E2cef1YTn5p4zaYQ/e5hWpj3lbZX4qvb8fX10plvgKO
fZGshsplYHJGQ9qIJf9CZoCOfoKgMJr5ZsxsDRz0oWOh5gnZeGl+LplvFeG8+nMsGsmD40+ErXMC
Zn30+oiZSq3MVRWn//yJjPY6rHFHMIf48vepniOnfjvbvX2oU2ve4w1aGVj3Gh7jhPuc1l1tYLIr
hHCTDEcb13FbO8w1smEQZcSZDVY0OFodjqDVazNcNdfR4KHIV+qlpshVwbb6jvLnJ8R3+zrcr9u+
b6u+Ir0cob3rz+LxeSOmyEZ4/DDVNXtSGWeLIL7sPPIcV57oMNtWYQdStb46RIhgnGNTMI0/6D8V
kpRNdYacoFUil38oOvDnvdGjfAGxaRwijSD60zmTnsEnnhCbjyr2TB6JwaaB1OLVDVrV46RPzqBi
sDEwRsjes12//E2K1WyckA8WabqGWUNR/OwCkJdf32nvk8YYhBaVz+FtYg6QEDAv8PUq2mt6fCu9
ktmTfOHt+YIEQHEPKqgg1UL2q0wW/mAK5n1skVBXrEtJ8XgTWy7xfdnJ7pqInlGlNj5V/TqWKtDZ
aURRI0UjoFh0pGWFIVi39NLMMeSnlk3itEL+5iA2jBnBJ/4td+h3rjnSDw0BFdaYGRAOVORhdvU9
51knmY0ipfMvHzCAcn/AQSp28btOkncRdNCJhkVYvkKkHHOcMy0lqyN0wl+dTiW9QcQlBan3HaBI
S2b43GWZF107YUNlaE+dJ4976J0yBfN0Fdh0wzSSq1V3+fbqjmqmDE5bBKedAZDvYhwAWHFem3Kc
Lejx9sDknBJS/1xghfAQ26mi9adNxpgDhSc5Ugokt1AhWqH9YJocJDUIM4PJ0dpEQ2YjaMePFOfH
gpc3DUCPoMufDTJ8n/IZzxH9llz8DAPtzJo0qPeQz0FvgsBR+PdCAjomDN2TM4+FZlvq3Fh53Dgu
5z8UeIIa387SDCFCpbOBFAyug7UTGsW00o71dqnB58p6TNZvf1UvF39atjojRQYS8RNxWP2tHtr6
TR2iNnuiy1hUSiNncypdJJsSupEd0WzCc09wiECJG9ek5EPWoITty3lY8NcvimGkriasM05GXWZN
1RwjN7u+Bz5q3mUiBZU/lUNO9ACqtzDO71DfQcJ0t5cmAC/+njzA5R1rf/dF5wI4wKssgAaM9q66
ZbNIfNV0v9RZsQ1/BzwezAiJYBZNw4z8L446VJan3ncNhWMPbY2oyDEL4kskj3epf2etdPKl3Oxb
qXNpH263xgNqQb/SAhcwJFpLhBHpauCNEErz7TVsnPpxtt1g6fZQbDjN0Sih4OuZ3Nb2WgNSR3D4
s1a6/tTRI+f0gz/PID3XY/4H8/1jqMTz4bCNXoqf4h5w0h7XJ+YD7lBBhBINIBdB+TckNUzcTvmt
oh/ZEQ8PUdv1wCtBcJ/Y9g7sWsz6bp9PX7KLCcY1uL0S4jUVosrndPlZn0YApmqyhB59iFr+R1XR
GsytoB5gpbJtXzrycE98pIpk+2fbyTq9BvrdHyrKBlutpvaZI13ighUqqfVFMIHPS2kBtRKkxo6M
CnAQWES5zFXoXhunnt7om4LhCOVD7yx9MgWHDuFLBbFpnq2njj0XsV7L7lt0H0VRWMlVgIvWsyR6
Tfe3Um5fG7JlKRio8s13P3DE4VKwjYQvmtZiJ4pImFRcBCA1GlFZayeiy8NXdBgV1dAkhFnrql2H
ENskcczYK/79Hc/EdtKFjafwcU7MHddEXMFsgqUNQEDi2L75E5hT59tQ0SaS6zekvY9NSNyB5YMk
3UsYpGbwHYK0/WDiS6Mmvdrc28O4+emolX1pLdLQofAvSqxwZFGADUx0+JTzFEqrsGplTtXnuEVB
+4B9WtznSZoCX5x3PxhqnyV4lAH+x0rzH9LW+JjTAFMbf+vq0s7HSJybw26N785XIDSNUIxVieA9
ZU4YqixT4knIrn0OWqzmWijuVOnVtAaEMd0CdJ1AZh7KQvl/n7bBY1wpsVxWKFxU2CXiqH0otFe6
dTneNaxTI7iDUBGfWw5wvOl64D00PdKz2WZBwMUNUQcQxCx8ReuOHCwhv7chzQrV2kf2DdMdAKdG
4kxzAEfkej/BALroDmq6EJ8+wblhz7v8EhElusasvC8eHSKPlafVYOZ2zpETIMOTqwE4TbOWyTel
BeGAGXIpLRotyau8dMu2I/Rc6Jn1by5RNzPZoErUBM1ZeW7zB6qxW6gTb6NABpPdB/32rUFO5bWL
hXRzMEBIXu131Saj4xrKNNJCm7+zHROY3bHXxMkUfZbEN7NNMxJVl+XkgmzzD5E23ySvHQTRh7/D
XT9/FpoTi9TAHqTJUXXtAOl26ap6GLJXC4HT2KITellqve85biQ2yigfRgMG8rllgCuiqKUyfdcd
0OnXerFI3Q0aO0ySPuJCwo2Jh2KJHbJCNUyfYUxNqUUHcmTCGYnGq24zZXrlLd/AECqcKs7zsaPI
fqkxBs4YUoU7xCcKpebnn8ZiL20+dSuqTWMQ4iz6M4RQtjrbdyEUB/LRceFmm4uTv9hXTG9YwKql
tI0ZduNYSdb5LHHaUhsQgob+TdR6Tr9TVx4to+FDpCLOkqsUj5R1H3LCONhXQV9ZndvndvXZqKhS
6CmfeYkePodMVtdQx7DRx8/hX2xpEzO2UhxTVirBGamXDuaL7W01vdIeCJQvBcH8Y3hcMygnIfPd
MG2qHsSfxZdMxMoQjAcvq+Y5rq3i7GVbxa0OrXp8UkBV+gqNF8gShkWPkR2HaC1mrEVTipvuG3rI
ZeDVwLlEt+pcoQev9Wmbyso+pNPkeyDjaWCjR3w31QqxrOsszFswHqJMXACPMcJXRXLJV0Srm4Jb
gvKDSQ+ph2Zg803WWZGxjj86WN5Bmv+lpwt98yZ95bEpeM9r93V+5cJAjHY4Krl3APxCGwAzqSZp
tcKGNvqhSh7lsSnRnNF5nKR7IPnE1/HSfDcNbTGI6wmGJ9T1pYZd6VBKvfPMgGI2J65YnigRf8S7
NqRMQxqiPdvPqSMJQQo0xml+X2rHaP51HIflQgc0yjb+lRxpHnkPJvnjL9QseXSeL9HUoAnV/KEW
LtQwQRR37eOefF7SB+edxeQnYJi26rQ0dmZq2lh2hMwjU9I3weIRtLtmYJd3MBZrXSJ05+/CnKYk
qLFZonBfd3/WTzRxSBlDFcpNvTqrD80lJvVd06cYBgkpdYuV6/AMZZZ+m3ofjm8LzF2wT3DV/2eT
FtNAlL0wouQgPqZMC4cV+X2IRp2aYH845oyHQv9peYfchmU1SxcTkLz/W9uAJniXr0Z8EA/pyDZg
NEpAJFD3fB4uTay5inKxEF549DbxPo2uvMeMs/4WjS2Wdy7PWZnizqDozqxvMgJfblNUQAIGsdTv
3gZkADhse+w37+4ZcsUCm7jGhBrNBUuj0MNMZqSWe6yefNwN6y/yR/Pr2f091mRMj8ZiW9kI3U4S
hu/hGeZ76jBCrjcCKUHPfGnJ8A5MI2AhmRO0ChdACnnSRM45fOSFtR8tYw7olgNanE+pplbHkXDM
yVUODB1NYmW+TuD35ppDqZ/5mOuxNzgN5/6a1Lt3gpNJceqIE5u2dBQ4mPk+++IUTQzQS6nLAgRy
uCaWvLd+II8PiNU3g4kJ/F6jm3QcjyJcyaCcx+wNi/NipoZbzh+roJRPkBHp7TBeYxOnrX+R3N1s
0XptrExX1zworCX8Z0CTjGOH0MnvefUSKmMlWz8AfbnN/R8G4w2liuaMsqA0mtSTiZCMnCgJvxTc
14ZS9wpUY8aiQbxgi19LmpVFtSMiO/bZalembY0RWfN0RxhvGZJNrJMN7IbPg/k3HFdsL22j08Zb
/xfn+bjvu7uqHNBxHU1Q+jZ2KRgBysg/CIGZEpZsl4EtTHXJlnFNEeEzU7dVwDIhCao+eAZ1rZg/
K/c9fynEseWeMvADn537f/TLHJwZ2P+LnwuC2dGXrgN2/39dIsRct2JJyxuLLAp9fewTXEj/W3eW
J/2gAPGbgAfIo6bdrdQtLx+nSs08OKGgV+oMZg70BMOPD4afCRQ/O+F1dfUHVBPs/OvhYCL/ZKSm
9nK0/Hct4srWoeUr+gDOjeBO9vlcMz5vlAiLW/FLp15As1Z23Nyi0mUTZbj3tKbEVTwo6mQLVXsm
vx+XtD6QFTLYSZTS4r+lU68J9ZlEO+83GCj3Z18SYFLSkeRKMgjVb+FFS+b6UE4ijMvnZan9OxDP
fRGl0ZwB+Ay2HUQ3ICorzUOcV0YhjpvT2OG8yDV6URLSGWMG2A685FNQL/zlTwU/Cgkw3CDPBu1p
NwvCjTEIM1KAxXQm6SuWQTCh+3pJx7DLsfXSg5IgQlyb77uYJSfqm1vqpH4IeocP2fiNVZhnjI1O
I9xItUoTRSdghpymLYdHN3xe4EXE2QiSaREYExeIkXMcU7ugJqGutqQz6NTUJQWTRnwak34V3t/8
DboQyREH4gmS1Lg8PRj3gTGBQcS+4LrPljzf2DnYyaWeiLcq+pVq1LnOD3/9rucC/MoeWMInKjGt
EUYfqTwJAHaQW6OwXIyxyW+t/mme7qCQb4XsBvcY2XKyvY3cUK2fqqb6TBT4QKQTTBhgId5nYudX
SdrueBlOVgcz9Fqo24KvMNmXQp6CZz5lZr1xiSgs/q23AyiN+o+tBMF8YAy7HCp2GRQ28A7s+llk
/HRBxUH4ThIafY+GX106sBuh5ZePRqtYgqUfzE8x5yRZ7NOqZ7XHcRpCW69P5HNFAvego91IuvWC
020mgWJLMBEujOvrb/KRnlhNyIah78n04afqEPGqnJPreDpWDIAUWDSAV5ckZhusUk93iYPL89it
H+bIy6c7j0qAmQspGzsVMXnbkL1vc0oZfhVPYrQSiwQPsYa37GnHXbT884iz6nfRMmM/z/wi0hTt
oHeh2HjVLuyrjtLTjbjpWX8ok8+cxgzbEI5Lq7fxZSSfDkn2bzn7fRqiy4AdRwCVfqmNewIjIgyX
hOUVkSfBo0ckIAF3kZ6dsswNITuy1epg0Q6PgNmtN/teCHcCghuUDAjAkUpQg5mpjE5GsCOIzgAk
2AHCUsljVrke2avCKAl64pgGItdqdvyY5WJIH9WZBAmmHY87LUhGlcZFKGEL9ca/Do63jsbbPSFC
BiJaZMyBgY+waVLR9t7ebkHbINYqx73bHnCmbbx9HWf55V6m0rixg//X2zpdqcyVcVvY0VWddaDG
mljxmkXqGyGSmanxnTB1/YPTb8JaBDzLWJDrf/ctXlr5RdptDk0sJ/vNcx2hEG9q2ndTEhL47O+b
O4Ja8nI3uSb0V5J3C89RAdTdB0rF4RgSF+B7zJEIjJ2VydnUsht37jGT7VyDRND7aIQ952oF+rTq
KFj3gnPm9hIKIy0upyPKPJdXrqKMNci+F7GuinbSC+exKyZCVi5F/gF40w+JkyDf93RsMy7cDWqP
8doR56yKTFXuhMZxuMSRnJgadAzgThveCFVb1Wps2GRDj2jl5rQqw+qloGs/UNXrCwXUuRQjX48/
uzdNuqyUN6JJVyuQ47SMZlmqwZ3W4/XEd4M6l1Xz1o9r8de7bx4Dz7C3wVP2h/A05yQlDbp9ijut
qKtpZd8+6QO5rhAlOQDGU7fWsFFL6DJl6wHkZPXRJcxJyzh4pxPmVQYHsgP7CeRKV6LYgymEiuJG
arHP39XVHUcCO4/cWmB3kieTMtwbUYzsg2MkUt5ItPOLIkPKDdFX6RlcWpRbKTJOp8CTm0uDIjuT
0pIEbqiZFwKyQPlFVOMsG+royy1uxAVP5u00oPBjEj0Fa/+6wOTigMB908Oh2s2oSIj2iMr9ySY9
P+DEi1cy8PF1cQdGVIUHdUPik5vOJmfy8ew9rJPQzsC5BOqNAkVMx63WXo5J5aviFYwuvRZ2LPLH
qpJgJKQt7VQtHGvHD0+uNalZM2ndNxMvGvdtjyj4hzcTJrgmFcs5BBJR06ERPlhcHU7zNb3DkXm+
qM5K9eRi59sAo6I53PlsMZF3qH1dOH7sGAAAwhA/OJ9ofsuFcPKx/QMxWL6fihp5rw+ktLOxtyXe
axf7W/+9BU3iy/AwF9qE60RJs4LAdXeW8/gd8x/qKgVAnO5eNWFl4sWvqZp8DnZwlSa6WWTbhATW
cJKg8bBuiUv8hn+EVF7n+uYid3GcsSSx4blU43GRkZ7+/8WqcljSNr+ltNw1RbRKfzKzzCslbuNj
JVlthOn8QWKQ/cj6QRqJHDkCvSTKaAFJGMF5CfJPNgWTTBFZr76Fs3UZRsXPLVFomuFA8NNXi+Gf
VkHryOhBnGnOFnpoGxSPGO0RAUNjiBSqmxWX7h2Pg9eotwEuuahS9+ZzNUGb8HU0K8fSWWtaNyX5
8HmOv5sJwNjWoFYvnMY8LuxJQcs87xrWas3eMHAhw65ill6Hdx+W+Zm3b/ASmKJVVCFsVUN0vbKy
fBU/PVDnmbj9kEIcpk1imXxlUXUwtd6S+Y/MUtG8X0MaDBWFszfV8MFAz6aLTilHI9MNgPVFvMF8
OELvHosU3SwtpUEvArvV/i/hLxe2oxiLV2YLKPJYkRIQQXvHd0ZL3DEnY5pq5xLlslWDZBYLn9OP
EeLD981YgWrQGJZOTOtfiSFBPa84ep+iOLlL7qXuH9GeJJBQbwL7tKfOpWsU3ZJMylmT4PaC/+7A
zUZq933m4mejp+2qXypLKxxc9XHugSzwyDh3Ccxu3GMnQbZp0lnPnEpexs2cryT+ygDulZZtapbP
I8uiwFLomPX97gGVhrLDytRbFAIFKagZ/2XvaoY4m8P2W1FaOEv+audztPqcuFV6kIjdyCBqufOX
Frp625l2ezsuGvWej/6H9nbB6cH4Qn2rBKWI5LeMHSFCLjMn5isoO8QN/nNgurc2UK8MWJ8PTRYz
Bcqk6xyZHjGUsdFKkT7g23MqxZ4jCtWUg0UtbFaaGQlRKJSyzo9ktbdtVPxx2WAbnzRchWPqNNkI
4zOlOUlHqGZoLnZuF+I+qkFDNHdT40K50MWWDVuY4Y7btHCA/7n1TSfu5JmoQ1OumI7+MvKr8mXW
W87FJV0pRf/u+N2GMbl4xpyNXxDXKAzmsAfHcNFXLC5ZiibSmRahgFogXSu6JDmMgFI9w8FHcrfZ
EsIZXFu/7kVnvFsymEvD9nSipxPi7I/3G/mWpmN/rffRtTiON4cLf908NDEOL+KoJdooILam5ZnP
I0b22EkPbwlcl4WEuUAShIq1Jq1LogZDu8f5IpZGBPyibR7S5fDrejH2bMnjhWRK6BZOK2iQYm4J
dMScdIy2BSNbaH8ENDxRe5ZYKovsf9HZI1ZwN3J+UTAZiAZiCnUMu+Dd7yOMBMYqbF4dr7nmCxaq
1QDgYQKY5S4zzUf5T7ctxWP0OtIazR2+4SrXwu98CJ7iffJ1kuLJr5GfIfrC5bADdijmEDNP6Sm+
Ux9YQ6go1YMkbQFKmn0bIxBgO+1J1zDFxoi79EoClW7VtGaipVfF3cUbPRiQZQ9SRn4nH1GliF2w
udBDlJQFh01bCmgUvKjm7bKj7Vu/2+QudajjJGBmE2+75lmcSEnSwYyL6NUC7/enj46Bf0kq+fo0
ObDX71aCvgQd3lk4nLsL5/nfxivY5j3AWz2IPgL0cw4Pf7tGkdrtUZl/7oJeKk/sZCQSlE6u7gf2
sSsjadR/fHYcKRxzCp1EVMKT9ttUGt6W7teTrOwsYYKa1MHOoF2s9wDBLDRSa5NBK4Vh6CUUk2X+
amcLC6j77Y7qlBX6OrUlKGpJ2heMfoPISAOgpLKGIDrdaHzz4OE0tCXYrBfo2jl4hG+gVo6AAQCs
kH0KIUF0PuxI3YE8WoD3TDqMXcAP3ptpCUxAN2RLsRkSv+xYPmlIn3ksta7YlNZlneDS58apVG07
ze3k4pLbcXWUEeIuATISKd95xYWuTeQIQPny+3411ESuQrJUNK9XsibO5coGA8MH8FLPTEkiwxNW
sJbRv7M91PiHxoVpEh517W0Wtc8fP/7T919QfoZcZHl0hNZ3uwU5ec4xDf8yWNDWLAdjRx64t2GC
yR8hPTzE/lgRi7N+gpZST/Qd5H6NtU4/8xpDqr7u0ocPoI95KJnhMciSwSpKFgU3NoEUU7lluNS6
7H8AAVlMShs5DgGOIpmR3I7NT6J3r+q8AS6BI+ieUL02Kx9XBcLXp/8SIlGApHSzFfoJH9r3msJp
Ij+HueBAWjacweIXOWWh5MmMu74WQJeX39Ag4lhrNkoaaPi91ADg+yEpD/D6FYsN0P6WVhB3PXKP
w+VM5Lplp4TJKaf9n1PK7y/8bD/jK1n95m7TynJ8Kw/k33NoXhcBnWyLnRsDvIxEDu3lJgA82ntm
soxr1Phxwh+JDBLYhFQtT4Rq8HmJfxyrjrazz5RWitDTA+yHvAAMMhgo/VQWxZfOH33/0HWQfRy0
hb1SuJgZCkCdEwhHUNPEyBT9gbSXc0V6yWC96Wvzp/uchIIBwnpV5CGYNloX0J0VIfdzv5UN1lqw
offFuz4kVppq98TjqI3ud1EgpF+Q7aqmnpjGv3vO2g0rI/6iTz2N9SLfTWYdvqkVFiEnuNJ9tWgj
N63LDslSvuy50PLKupCbA20AqhALrWTKUuKYAUE/PdReAwxNsuwiv0RzfeWhuM+y9JMUGqH73heD
kBr39h57RPx/+9Frv4EUl8cwPfCzD15fyXK8mIwNGlmf3M1NPYyM4kPiA3bk5gIq1EmltV6IX3CI
lCvbIlt9MUFGwyfNJVmfFn39Vbd42fcYrd1/wrhe+xcfpg5iC5AwCN5o6OxziEi8i0H1vVqVJWge
lMzbfsY/0kN9omSjrW8PbObbk2cyU7O8RDkh/wP3opWcuYTYhMsPd+7dsqqecPeEIIpe31jBXq+K
YZiHH09b99OdmUV6tQh5wutcmu5+9UrWALoJ/K0e6xAn2V2m5XdZnm3RsIYX+0DJfhRzHySTYOcx
t3Ip5gfZV4s/DOfxlXI1rKg1KdbFB+8hYZNEa2UAxHM5Z4lj/KQ2nvkRCJqc/n/JdYDOG4rATijo
ebi1DP8BO86x/U5UI3MUYFVaDhQp6qmtearyPH1uzrfduljd/mC946y/7fRE7BXjDsVc22mc6e1X
HmKPKHSnYllC7hAZG6fYNur4efqcqp+VByXPuNgy47uiqhM3+JVae6B/mSMwExj5gnXbZu+/NCZP
0Zq8Q5p3p2heryTmBm8hLZMjiFL/dRtp/bH1uLAkvEXBrJ0bek2Ts5NlbsOXSx0PqOMhN6f52CWk
+OrFx3fwticN9FaeoLIclR57mlEBILP0c85cvbnIbkWAWESxI50H79jWmJP1LPE3ion4SOG3ZCae
8rVw7hkZWh9mhmLsYkMKAurDVrN2EBUxiIJRucAw5/1n8nlgXpF9wKMidtOhI+v8wzLxfP3ZYVk9
EVqjRgt1YmGc0HL3jh27rf4XHCa6TLeXLIKiUS+jflr4Ed77EOH4a2Pv6t3dsPsXmnh85xeGdKVk
l83YHx9zlfXy+3AXLN4cs57Y6kiSo3ZqJ3iDebkkhKgrkiPcAuXrav0CjBUfNaWez65ilAh4Uu7y
JDkjiJg6q0oFAOH1JbgLD1JCDPxoXk7d3jCJRMitdYQMJ2vTOsMPKvacu9jR6WGj1Aw9mBp7LOYg
/8pxrhZ77Lw6TxZkp8ECAFPWpy5DNAy2m6BrvmSQvIno2EB87LGvBBKzG3G+nZ8WLEeNexlrsXxv
DSErFcZSRI7YyK0k+imhkwEVTDV0DyHLtrl164DzXW1Y9P+7eV8mSNZE83Z+xAfHP7tIl3rkXabb
FHZ/ogfZhB2PExpBmwJLpeiBw2Jz7ml+rDD4XstZDjTK3qW9vEiX32bxeMsWV12fWKz63n/0Fj3Z
7TNu6Y4ErlAo2Ykm0ICyb0KQys4Sn7FdamYV89qtniFiY7XJVyGlRqZAU3i5xB8xUTwzPnlK6qDC
sBxA0AlJEyMvuIF7ccfrrMU2ZBw3LgrzesaShXwTT7/3byctkzUrS6M2hz931dRHoB6WP7vngdBt
MXILwebYZ5xXodIZ8JY8+zq3sp4RvOAnXQlX3qH9Qm0I0uwQL++pNCsJ/qnP3QibhVE4Vm3QeQfe
myYs6x92Zceo5ZrluGl0tG4UUpIPG7fF5OgnvcbCYfCTL0zO4qtaa5nGxh+WTlYmJl5mGqWRqf0s
xjVXOJ4lf8NCuoikqPxeMsB/h6FiX8olENtVZavv4JNYkh3I6d3XuH/3jZKApc9/KIoG7QLOHsaZ
54FmnhiVyhrg4jl+0v2gsO/AJ6sfnooV/GKtPVPIj9lECa3O4iQkcWWS/YeraY1LiAb5rrv6NN74
wPOUVsNSdxRO/volQ0Li1LmoiuxzVekTICMniHul3D5JCjfb+GxFLlREsgI9gBacYVMMR8MrRtU9
1roBVZdFHDX1Tz+RA2BrCRIBczqAEdJu/qsqymKEc3ykUKUaeac4/YS7OBecq+XrUzCXL5DEgiYo
DwAwDCpZsq0OmIk+D4G2TH39xwIN4X+QTX9uCw6VkiZysyprY/QrFL2lUQ9uF1gNG7p8cHmVuQiP
SfbKU8GMGoYXn4fr/hQt8FzNcDvdCN65pXnzrGND3NZRF0dsqsZU4iV/akjmL9brNcDDcCPlpQxH
tFoxCdU/E7erklObeXlUQfgZi9Y7oMALCSmi+SQ42Z1znzJ31fFYkdfWX0dsMJLT6WUbFh+MC/Lc
muBL/Owv6XkKhBGOlLzMBtqEllqWlTcps0jN1R3kmheNEz5ggE4W/qen5Rge78IKfccnpM03RuWk
nDHlBq2ybLWOZqsR6iH4hjnJn8dbty+1S12x7Jvp3IeMwAz3IxvggXKTTGY4tO3Qjj4fWCodxoda
3gTxzdzIUE/8VimeGKYDCoXTZyT0kxiK+b1nGxWIW7D7d/MW0/crX8lmJ8xtW/gOjfYhyk6BZuH0
nP4xjBPbve9RC2uiZ/y1+uAEJBci5JIUjWkm+BWBfc6aTikMMVsjepx1zG7Q1RtQ+xN9QYpGFUlf
3bvRBobcbPNOv/EmZWu8SG+c4WuBD1hT6rO7sxiRWoF5kOFQPpz3nPN43piFlCEgB9TbskPgClPf
d3eTHmGioalcTVfxY3Li7YMer4B+PYiOFbioRagQDkvC630UhEYq6xq1RZ6fOn/GmzSKqnty4wKg
Nj/ItiIYm/hxu+h/91C9woLVJvA+Fkc2SgBGvCSgmyAA2veJHhKFtStKXlxDqzjCeL3dj0qCvGXi
dwPg5JIyyjKfn0GPlGOoTv11mIF13fyPWv34kswOeEd48A9jzJBKaHoEo0yV/Cp8caXSVH5jirfi
HuSbj4WxDX8Njc9bhD7b/Z0PX56TI5t0//R1weKJcD0ehIWKy3OPVJSAJbLJBE/628pHHdFHMEIS
fzqVGUPq2t99NMLCwvaXor5wK0JPOpaqAVlxIaRMGfjCkZVK/U8b5MxqHTCMd5yvYa7HnaQ6p7wu
w91DO0seyXYtm1teFBie0i1NnybiWafOWaQwnM0ULgj83K1xWMeZIlqh84aZXLiEa6a9+B5Zmolf
V75O0/+1hIJXqWf2x4pbpN1JwzJ20Z3ipO6XDE2CSrDx1GZyMuczfPBQP+4f4UHG5iF4qnl4O7yp
9e04uOn5TmJgfmjk3Wq5el9jahtbTept3w5+2gKYDp3OeGJBgiWb4zlKr6vODCA4iKOR7sE/J6JQ
GW0EwhEDfJVtOudw1uZhlwVsbxuU7yX3bxrr0LyIm9MQmHOuY4/ElRSfX/3ZRW/c9Lk7+ozRv4ub
1qmZMc+iykJeQpvHPwYWoV2TAIrJ+9ANSF5NFGPqExOydt4Fnq3VZpntUywiu/rBJiv39DgXM5zl
2ZDaejHdpgEvEhWfg/kT9xzEIi7WUQJ8TE2kNJbwzb87YNMKknTmkldbQwpOnJ5AbwG+Zhg3+D25
zkzsgJ5dXKkcp/qnAcHhx7z8ysdKGdii2s7nr0e/54GgK68WAJy08RvQCqrGyOdNC1sCajpuk3gl
x+1Ib86VSTaMBpVWjI00EWkORGUyN2RAbD6E8Qwstfc9aH1KDH6xAuNnXS1QCzRh5jXaoHoEl8pG
AYja1v5BtuS7GWJ8o3XIeK3felfQBHRD8vRw5kdoKyHQvWJOogTKPJzRT2QpXo49eFVZOlroGMYM
WpIDDlU1oZjpycVJccxLGoUTHJQCIJ+H8gyiF1M2gZbE4dG6tGkBrw060CfDl48W48cgltU3RgaR
qjL+JTxNPVwL2wbTbTcAvl2fh4qPvubk6ZfgMygGilstQ/nmEOeXZtcFHw9da0L8kIVpRj5E1bWT
G01rH8eLLKYK8W2IdyHFOZ/pv+3VzkqGTaruL3Nx2tQObl73YFyUtNyEtMLTsc9q2TT1xC69P0fW
6sN+KL6rT81yXRTHBzVJOP8dyEI2YYnnsIFBfFC1NXicFur0yP97A5mswxffMVkhLsbZcMOYokyC
MBoF2iKVfMSKcNLtlf1GZJYCSuimWZQ9HNK2RgnnkU8SWEEHmpbeO2kA27V2weSazHg2Ssft9jJg
l3zowtHgwdQyvY/DVwn6wVSd2+M0TAzUMrGh6rfT1l1R3chVwxJVQKuxiEwMXcTb/x+53kJuMUPg
FPdq7OTsqcH5Mc9zb9Xyb3RjChwUOP5SmGd2SlPbWgC9tPlFFLACjObhmLorro3eOvGCTaDAQnbw
oWyucZ5UQdmF46m7MmzivayC2H06pndD9Y1o5GLC5zGsLHi0LXRRq9o8iTlXi6ViPTxLTot52KQi
nd/YbkWgRh020hJFo7bz6HTlp2df394Uz3S5POASAA6mY4g0AT66oTYRmmp0jigiHHzscLswzFnv
udTFPqRC1sl/bBYGfFwfcgZ0MpLkUGku2QRDS8Eevu42NLxSZ7V6Td9zLYnIgoPKbvumpFl19wJ9
6kVQgWiMXD26PUghezb5cUjBhe5583Sc1IoMK6ldcTMjtHcmWjolej1v33R8pZn0LWHCDbIglpHg
k6rbmp2mT3oBf6Q0Zx6pwZsXUR5CCDdrRsOZy3r10ZRw8j246Ednsazap2dHttDEzE54F/nVj05q
YxadtleM/A+f88iyQ9ngsnRUbGTRRHDJx5fLE7jIO1j3p2qDr/w9FLIWVvLKykmXUpip4wd2xp01
Ugjxjcz5xwkBfINg37oycK1OV5nlCFmoYZuoZrtBqV7clU35pnOPfcTmuwmJ8kCJbFFBNjGuxenj
mY3kf/6otdONYmIpbVQU/pGIpNE0re5VV/aQYSUiy2Q2t7kFoVEvmf8Ndc9Eh4MJzjacYQqzDCBW
OSfGZft7wnFOwxF6ZkI9DHKZHgLXQeBjrAyJxQqq1iRy7XdjKmqBzLkfVbSJYfQWI2LVKql80vDh
1EuXgHxk6TP33CTrOU++tXK+OKemziRBrPP+SY7yGoP5Y8tZzLWzqdBCnS4+85l3i6Z/dzfBXr0Z
G6XlMnHTs5aH6dNNE6gGoqToIafePg7OKmAG1C70Q0Zp+ZA4VxEevcGeAZcxCV0vItvWJFD3bwZe
QDaPd/8hVPepL/ZVa+bexp0rN0Y/Eaum7EuzKg+5PBbi+PBjp6FVk4ietI0nj6QAUWhdjwFmrbjh
CEspmTlgi9L7ICl5QJWW2Q4s40lSjXk6CdUjPm9u2tURrWnyiFMYrJg1o2nhNM7nZuntwQ0ab9DQ
oEdwBTwnfAXadNevXqp4TmKKvvD9+jyNWUiRnFYo1gCBo8yzT1WGXvGrB9k6CSgsjwa/kqvdnMVj
mbI90YXFXejSYu8ERCuEqOnYpBsCvDDb8MK7HwPKY/aWqWJePfLsSrdTxsOaN8g2ilksQBFcD2LB
KIJPWWrhbt2uQmCOV6Rg7kOB0DTMNulbyGoAlwtlGY/rZqOvDs2YCUb9/VSnRs6ZxbTD4joCsHR5
YRam/5BRAZF0mmsVi+Yli24Z9N1SRiQqVtKd/M7k6vZ1Nvy3qVIovAm7Gpoq7gdEsjQVXK0jWksh
12OK7QnI0nx2tmWzk9H7QDVwK28tgzIQwzbrDHMsuSh8iZ1akhtG84ylygtExVq4tnjrtIwRoMI+
cKsDVDdLhuC3x05tWWPWyhMOfJHloA+bUddUtDNpNIonBB+So6/SQRvWMZaa0U+9vihhc1Qc07Kt
JLNLTNXPo9uHds7y6VbYrIN0DqN7hWldB/lTNPHa6r8ewvaJDz4nVbvE5fNsRl/WKlJ2ujy69SM4
CjZ1o+B6Hb2ppUwyYKUAeWsXLDCMbFKmdkq2SgGcwbCuTqWQpAs2500OKWk1fS07pkePrLDAbb0N
76tuzWXFyVUxarE6eriP3j5qg3kXlG/MeUEw6AX8WuRvMBCuK+or7qhuCP8q1wDOBdFADqm4mGN/
uHg8X8oqRe8MbhMAeVnz+5JcD/QvHaGcb7n8GN3mfpQnf05xm0JbPQGtYlCyXCJIgfhNOKlPIw8c
k6Z8A2iswntJrO90qZ7nHJQH33RHWZnLJ6t8HMqyvUWwVDAo1qakcR5lhVqK1rLxWa7lsQ32b0zx
5ZzxnUQTR/w8xzw9UBsbg3K6DOcQn2nZtbEYJPvykpFEvEl8n0Rx2kY0aWVUpetp0uyQwBddPQ6L
/mmYZ+BcB6iHottsFcunoqy7a5iSDoK5oxeZ1hCxCHv6r6YXavE8WSFCmgWvMEiXiOYGPZc/5kFy
i4gGVklJYiruDrkQAkvscPEA3csL8Z5zFHYjaiD7lkqxh8SXYnKsVQgzxZhApvwz+g+FUFvnMbwX
t2bKEwUiG5S0IPLgybDeqXCkpzA1vq4b3q3BmxFbx615LC3vm1/ULQSLtJRuu8PQDgmf1VUS6gJz
n/lWKazf2GUGNnc/VKkSXR0X9mbz0Bnb6GwZHSzaktTFGRN1PiwltS6legY0dmcmSTWMDYJu3VSk
ac5XIQPrkcRCuKWwIzGatoTPETOvA82laIHV2WkA3RQDdMQdVR3WfRmPszaUmNX24t6EG8voNHgd
DHR6iWAEpVk4L9I/LyzSuoJ1ebT3lhRghucF2FHv3iBMFApMBXSakZ/4kUi4BSnOR79q0QpoqhN7
iKbvYguCj8+TOPcbV+7lVBKNEvc8xurobF160+SPJdmxT7l+1AbPvS7FBFRYHdcIBtTQYbJFeJi2
ACgadgbft3IbXi/Ihm2GPvWRyaBjic9ysIOhJM5hcowJhFLNPhSO8jW4PoL2aSX4EUVZdT6RjjbN
/Lnsbn3tZ99piFJCsa0UnsdeyBekXQsIq1bHAZcWtXvk8sLci/0W/i89bfs9JSHddmm9yI5lKpKm
HQxpcuBAd8XsY6pOS016ZMTqjPzUpMomuujYtg85bxcYKAoLHwCX267ROGQhOkeCvhwIrDJeAKUx
Yr1a+i4chMJCNpXe+fBmGTzN+p+OMuM14iMpP9FoQnTdZguj60JCRrg8cltSDAu492kLpOKGE0vZ
EcN5XvwG9K3gd0PES5qgu/5Btbgc8MzLAdL3iu61TJsHDGRdeDWRAxblyK96gF5GqLf1p1lYWQx0
R2ZwhOUSFZlgIy8NVGW3iQsgEyWkCDrC+KBVdjHFVgM1XWORdyb9QvEVtSX1RXfVKb9+dfz6EwgS
CgYMmFpoQvuDw83cMAVK7AHwTiaVoHsCa4rQbKM+elWVICfCmcf2UaqkKGXvGZMDb2XKsCYZq39/
bveLYRKB6HdR5PJgON3vjHIWjnlG23IhJNLysb5X45/So7qhOSP3C6wwRZTXZfY+zxXJ92cLIJqd
DnV+t1xa5guncw+A4MFFgWrirnOepNUUWGNwo4Do30lTKqYCiHZYIYYjsdYOwa6kxYphYtLiyetS
ii6KwAV3xwJ1QdNKNT3kY76shctNBcy9w79Fh1U9/GLWxLxfQ6TS7dbS0UbFju0bQnB0OMJwFX0z
jmHTG99n9rpMSQjmffmxY6I3N1LI0FhUSzZ3SyOwNiRpq98rimifjTAx5mv6rJBMj/9SMbNdSK9q
8WRysTyBUQYoEq/c+gopOkNSbneWsNzui4WXMoh3ach+z7Z/NehvU21cyA10uyCT8qUGLMhZz0LZ
nWEA/IIHiC46+8yfEFKF4OiHOYq57EpMQqZzmoZq4tmD4sQ/WVhwIi0e5hbWLtGG7dq3EsE4pN0I
uvhKTWObgUi1UG8ImNSdnedeKL8thCvDtx4SqoIXQKVp4WRA3ZcjCsTa9S3GKHaKOEagPphtuONS
df1Q/2UA2HHpCHLulf8Rmsd/d3mrkmj8u5R0f9BX2VU6bbsVcGnxIw/DJzVXgzho9uJetA12ifSY
Vntlfb4HzYRz9VbHlHNoMYAZCL7gxECfyEJw/h6it/zEpQUIWumwrDgZojVecfQcSAG1nY+diaR7
ZneGkiGMUlMORelFNiMyJO1WfAq8eibVRBCmSNaB2732U7uwBYQHKlXu56EDd7Sl95DL6np5yH5g
tgw9yoMD8CIQm5WhcLihwkfSjq4flONe9IW7k8JhIzmZhxYh6bYZEBp5Z581mzE4A99s8tgshhoe
aTrrERxisNlOadIJCmPmAeEjCyAoYrxcc1FnjLYz1ThicxhqQ2TCtRwHToJ7eqzeIzgvXrA4NUk9
2mBqgiHctJFhXzbB3a9s1zLJDz7iBiRbvH6KDVl7FW2lBMq6/+deZeDrkZbo5DEQQ07wmGvvBukM
H4ZEzLtP88UiO7NCjgVCdN6MwgpZki11Xno4O9TrFAFXOIZoJbWRjDOyIhjyw8NI7ZVBGa/7dWfG
gwKcM+M+/5rzyGwLCSD7+XADLEQU86LAso1tkgwgVB/f6ahHM96uN+UpdxfYFIzms8qlVfE8E+HQ
FQWigVNi6S0Qbvlc6+5dq0FU4qI1f0nvfrFERgp1+4USAj6AeiPoBsgAOdqnPaVzKcooMiIWKUnH
jiOwfmKlONt6VWh7L/jW46d7gbYW2KurUcUi20nnQ6HvvWVn85sP1hIZEuRjZConkwkG+xnAltg8
SCp9s0ze2OJ2uPh7nl5BcK3dAfYRjc+AWh1CuxjrRdc2WjaGeHXb1aoy+Y9Bc5EYgn7JVgR5Kgdi
X1SysgJBalFF7GnWosMW3jmqhhqIhm++soMCL/5oKDn4+O5yGFRtqp+On/Gh9gbBKdqUYCgr62QP
PSDZX4hThJRpLNkY8GR9SteBbwwd3j8CcBnF/83fotfAP6RUoYau1Ovu/RRG+60wM6SczrgrKMhW
YlMlB1iBzTvvBVXYYjRN1q622HYTgAtZaSZUUhwBBQ/roTydWTHpq1L8RpiRbOZ/Bc3D5/3jo26k
nzHhVPqPBONK2Dy66ccOdu5CodTXvppC6bFGO4lNW7VuHqHdye+3IOrWcWC2407XWbevFZxKAl83
WuDVPpzRP4DCVoYJWOrarpJBWhHSUdoqqLebpkA03MJSWcGkNha03+Dex7QYH7onIoLX0fZrrFiR
3VxBmMOpE9C9jgx/CfDDZp+keJs7ypEDcrGihgNEUo08MJ5+eTqa5fD3yjmYbuyQAG/C7pk1+4Nu
CEYry0wyvocbNU11HxDi4yhK7eBLchBLOqD/Ct1EVtJEitXDJiy3eeVqgcxwtJ1pCZdHbkxVQK4X
7EGCbo7v1sq6/CM89NDWOelbYIPvhiDpfSqujo2YN6LwhSBCvyjZOxdpc8vv9n/kovki1P5xyb9i
+NC0LdfGUhjIhh1OiGckZRQPEVcm+uDswk8L/HaM2rnhElhXMK+ptiXzcyvOutj26bJtA9Gy/XNw
ybIZnR3HdxJJUHhSebM9fC9t4gi3H0k/BKvWqtvObstMcYbJ1ypv+dmQwOhYnBZbQSp2uv2iivVo
4bSE17LL+9lM5DJNuqh1XYDbtaTeq+l+pFfDPUc9ebNvDOLtT3KAlMJEZxvkatPHXaaU42ifd7pM
hWo+q0c4E+TmR+Q0nPxIDHrbb2ndH6PNnTtfsrGcmUgbvU+giWJxUIoK6De5t6riHBVbBSt0LJlq
LiYZKMq+2BW0EZdBU21lUiOgvqlGjaI7oeiOdhMWbg+X97F7IXwg7LDnutBndTgXaQ26E9epWxLX
fYV/BywYxSRtfav71kOq61QXIs/bYbXFZo5N0k/q/EvhyuJFqLpbhyK0gC2BI4TBzGNuzswA4ZKL
IzNeY8W59UxNi2aZ/MNrkcnIKqGem7RzWK+J2LnNboSgOMQqQMJ/gx7/Jbtgdynyy+ZBISmQIBTV
pzr5iF5GrTvNJ3Z7aFKNFbLdSScmT2C7kmiEtY/wFCMQlNOljZ+w+MCds3E0iULbJlXYLL3vKyAm
YQ1b9MvHyZXlsTwACpKiENNoyScCQ21c4VpMWq5k4qqLTFVx9cRXlGxwMN9GU6loyinqSdD/8hEC
SDkUwAVRBxKsZSBp2kvAlYX82cxM1L2fS7csTBP0IFzdMK4MucNUXTyUmOjx7xYe/RdS/poyjaq9
N2sQlZiIMHVhwhdPept1Uq4qasBkGwji5D8/de4qrPN2Ld6tOvvVBRU7ekJD95S+ey6UmzVUYW9V
l1nF4XCvavC9ch5hqYBm3FqZX+vWBPJLLOUIH2mb3zIzy4wMD5EtI9FMrf3uiU95fugm3eZZnpvu
sDbyh97skAUU/zH3x1bhYBh2GncgOeEN60NicjSaspLyBg+UmRApuVLjKoNUrHSdWFJEr+IIp1fH
QJVpx5i2sofx1zwqPIBbPmqRlUOzTzE32MXQi24twHd6lf/TziQfV2txaIjszOguha3NaAHLJtF5
o4Edw1qzwRBGm3MsnKuCW8EZGu/gBuv+1vThAHXhG4a7HaVLzhZNVhriOlsDLDsV8NjISEFRl952
ctlH20O1wR8ufBacgJu9a5psh2V+jp5Q9dGxFg1Gl6B6lu1zEQMQKyUMJeWCtLB025j6Qlqv+z8d
GNUPhNms6zgTnTd5hXXFl8upV3oDNfwZbsItXXqZ2nWoDsrPeytHZRLoV+h3ZQouBzRQjiie6X15
A7a9yIjR7sBH1wiNWY26/cfcOOYjqdBBbi8VIw0j6+ocopnWx7Wx/tTIUV4XQ8vhlvL/DqEpd0+j
q2RRYyqyAm0VvK1lhMhWpPnr7m4Sa/4fk+EGCaNWPykvyy02hJ1MkglnzOSD3sFzspQP0EolarfA
zYBAM1RflkieV5kzxTyeBDf+HQdSoaJ4T0ViKj3Alo2BSgC9gX8FJNqAx8Pt3xx0+oipaDouRFJS
CzVEsEpf1rcudPltvrfzezGY7rXA+i7LGvWETNCAQbr8riH64pz/WV5kzi+H+mkkKw7/X3J53qXk
zXvGJx9yCAcXX58MzgEzv99MP0OzLTxQ4X1D0UTE6VUZ8o8LblabD7xw27z7kMIKZDrPwQfPIWba
FSjohhi6GZeyWyLH5GIdfPGsQIj2qc7PSmboORqwHLxMC3tsBo9spMnVqHaADvqteF5bJcXUUSg+
xo2r0BYL2r6Xf7+vZB6+r/dRhW2VMZ2h7ruHfGf3yFP30tbwNqWDyNf+fgE9xQOk6Nr2VpfD9bwh
zcQvnySfunUD3am0DHd3gZ46ASunKyNHVnYxy5idwai3e6y+5TOr+5lLi6jntBKurEr1aZIwWT02
C/V6S1AuQr0Vp1k4+srdHPTgq1vsRTWBRwoBVZVxwLAMLIZ9EN77Ppqku9Wj/4VvWFtzw+H5SIRS
GHNWJeCzc6mBXz93gxmLnC5ib4qib8vD99ML1uNYwYID5Mc79xdPCYMn0Ggq/e0iLKR7+WovBj5I
gX28HuD8DxrFawzselPPtvgq+2fIcx37X/0J1QojCPFZzaeaodk3WDzKI3EaPLxKYx2kKFIUUEaE
wpzHSR9ha+ErhvLTiLqjRbDBX1GpTsdt5qhANGcvWemJPcVdOEGgzB9XEwU03d+dh6eijwa2m6Y6
UNIR0oVADte2i17nYxKokLEdqP7YHK53i25SF6/Qt7cRqjY53LDO32pjdBrqHD0VNouV/PVKiBkY
4Z+Nfk6jfFOjYuZQU63unZ/m4gomRKPddFLL98xYhoTvw8tcEJGKya5fR8yVc3ZUM4mDJaZyat/m
bWZz5Yo0I2CzKbMx4VvVZyrCMlIJxP7qoObmpWvcAvyZO+aN2ntVdWJFFP3OwsHaN9wNZTOiQeuc
EbME4FX/9u40EaTx85P0SWXGgqrC68aybNMf2xfEwIiDSgNuZnpYvp0MgiIESFUgk1CSqspthvgl
1IIswkjdsJeHUzLdvdioMpnnXUV/+ueYOwDKg6kzvtYMHFv1S2mGCum220WyQcJ7g+9FGtFypjtw
SE/FS6gOWLWJAayQeWL++n5NJpwrpRIitP1S4mGhoeEdMvJ9UeJPGrcidFaEvdjPMWFX1WzakUvw
WAyTJ45dN5E/gSO8TTMCVY4q1fIRHIeysMmX0xaWakboO4VbWA1e0ad+ZiEUGR1Lyzzz5Zdcpc54
xA70lfuF+XR3AvrxJtaxhpN6wZ7aaL7AYFTdIh+GmNGlv0KRUcSBDCW8j/1nyvTILWxwPcdpy8MJ
HjAcRpUaqUCqxvXqoZxCZp5BBwBWHwZluW+iEptziMDulxfnB51ws7Lyr8mO/+GMy+CuvYpetQ//
3usf8ME75yjXqeVNsHuuDi77jQvR30f77R2yWNMwf+hBeQxrBFQ+0QZnUzwG+oeCy1W1ByhA32O4
ca++E+yyPClRkJ/lfoSuzBTYHJAxeCH1PHoGy+LlN9XoxLWINPzwRGUUIgaly272LlMllD/zDirM
lyzW5u4//xC3erkg0XhypYYw5INupYI/pUwFIw8LH720bh1Og478I6ndR9wOJcwTg3kggqwxqNcC
NbziHlyfVEpnjnQUqe7cKxcBIQARFmBhTa6uAiqB6X2pYuhlMwiH2V9pdAdXRwQ6+2Lczs3OyRUS
7vMlMJuJ6JZtU21V2GqtejMmpUUpoms82KOhiPAvl9anf+/07wSEU/OQULDtS40fMg5EArQKGpQq
prliXYopL2TGBnsC0Jb32h0VAmMgFAx+X6dzHblVSRxkr5Nb2Pd6CfdfW7uue4XQEQPiwALJT3cz
TUBlMVfiYFPHI6vJlrNEKGF+BNBr2KGnoazRkRF5ml9UfxT9VsmZqvSi6IboShzgS/+h4c/WfAGr
yDZ1aRm71Qd29/tpt/1ILlYpDc1O+uFo4DJQoy/fKEzp0x3PB+jSKWG7NyDwOVaPDI2w6RZs+80o
Nwgp9m/2TqdDoLLi9rqErM5lEJIGLKnisVEFOfGh08MuOOir7lQfmffq8idGZ0bwV46//mz00lIC
P9/C5WBMQ0eJhdteeSX1QPRXQ4CmLfVU4Pj2TtAmdxEw5hndsf7ogZOUXLTmQYgGJej9PwDiKvkG
7vni+h2D/jcpjYIvz8UZjuqbrAZQq+kWNrYKIofzL0t5v4/4oLsE89TDZO7SD9PJNj5nK+A+DPZE
TNtMOmCDkDhKgq3lWsDKkqUN4y3sEhZJhu0LuGKCqYjf5PgDNuoS9x3HDOti4mRreY0sQ4lzdmd1
SxCYh6qqao/J3Dr8JBbngEeAz68LjfT/gFm8fE+aLAn2Wk/2ltW4sb4Oc4OgUWPgsxCwqXVNmtgr
4gNcesBZF6fFnFWFelUlgoe6m0WsWHkFxbP9jHBqxDCu/B+E4bi5oh6GPqDFueLTShf9EaZmTg9n
3u3tqtOthcHIDGLeeVifGU+iNk1GfrCJxcdpljGUqcwgx87J+nGEjJqn4E+omrMp12mdw4KDCkoW
tOjgWHV+/vsm15FzdYEz0ay0jdS9sk12KoHNlSzlLKfFEE/NqCxZ4XhyemUdqEo8RwQmOk/rHD0A
WG5GL933nORYJMumfViCYxKJ37W5oaFV1VxiNwUyz56UNNcy5J8mWAczAVryGW8t5isLn/31+Ed7
IekoiE0Ks7iFmdCai0uZR5Z8TfbSHExlqx/dS2G3yuh1mcrL5u+y04+Li+Kh7Go/239m5p82S2eh
57tbnYvpgNCnqfW5pVCmjQnbAfx0VEz9zMoM2H+qA9xv/Esvaco7ulpKS92GuDSi6bz7GpgtDtMk
nTNnENebL0P83JlkZZ0L/RlMtqm8RQ9YABw1AMcK937a7q6QscsnzHezRNR9lV8Y9e1N7uHQ9+cl
q6kL5/S/2rCzHIEAJ96TiS4socyIca9JLnyUoTo3rV+UwB3X9zKnSq1r691V4Otjj6nG1nZWB6Cg
Ny2THbg0eB1jPsUcnMzLqKuFg9FDkxhfUt+W6kf8Pyei9IOW6gxWr5Jvyb4tM9dJ1lssnkeKmWVn
LDhPvTa4tM74ocfxRtArTs9xo4ZW+PJNKDESSU3v6I8Qf9qWVTMvr2GsgmeMwWYnYTb2nHLU7Nnu
o7mtR4tTMG4VWn6MRtbV8Tne/TojVZoDucWR/cCnBCQ3VQnbKdqD8ZltFc6r9/CyO8dzwuE4kL6v
Dt82k6aUkxZHhWKm71NIuUoRi8mxAd46g4XGPQixoD+3pl8Mzp9Z5whM9iFgKQcf5p2UbrDPYTC6
/lzAuYSPs8RuXjAH4gOQFUdvAQfno01q+rMxzXj3ATPj6+b2EWWr0W+ZkxNN2jdEBzi/u1mf/TCm
YfHo12jKXx278ImFrii+lxNDXAQTFU+/zIw50pL61xX7220kXfMcQNTq+jwM3yKlRU/KzT3BvA0c
S8/Lb7tCBAbKxmm05bZLSLROvmzv01/uutrv/nn09M/m9kbMikibgdXNC+CeuVwWwX64CBhYhpHk
pmIdiFvgf9PXIIcZl8F8gzYdnSYK1cdd24u7ZCdaG+WlHbs3trgdv0fK7ZCApmVxbNa15cb0SDSD
ixdYmvXZgYnthtKeoK5zZ7bglE3UZ93cCs75WqUjzJvNglIUWlr+ooQftwKKVBymHsuPkNIAT9PU
hH+3ZsD9cS+cDRtBJI+vFKhYEm2kNfgj5Gz9LHWhEK5EyD/gRgMnOygFbytcs9dy0EyQhwkpWGXE
BG9TPe7NO32/ntxFkD2F/JQ8dehxT/H3nCqiSqEEVTx5nHifYJNIEXkuYl+ankbWCYZ0bFRuVf0S
zsHGYELih/9bhEnAUShufWnQu5owaliins0P+Lgmq2ZJ4q8oVkllCTp5+g9kffyROEP4tgHFw1Ww
uTUEsXRW5l2SucCZ+OYdzkebw7ng+nfnSZoHRtyCNSQ8GlC4CcJ84dIONJW43Wg+iqnTned5BvTt
tFHk1rfdHDQtk75lu/fTJHlJTRWqIQjGPzD4Em0EQcKtcJbdyFKGJDtJh5/Jbyqtrh81TZnVdZNs
QaigJ3/v2wVxtQJZL/Jms9NM76KW/hSsYXveuu3bZSECYImInKCcx953nBUM9sL/4WNaSCSWg9C3
oaYljSZ/Sdx8F1mHXYu6ARq+KKklNPewAAAqjeP47iij1Ybom6tGUXZ+RkQRS+I8QoadlMQzZAxS
zoaDI53uuxP1DfHP3KQ6tJCyCWa1sJqZho2BZbY3uR2TGtcvs+x50eaBLdaGrOueazwkiQ69n9YO
muO2oDkJf0jLtdEcZD7kmjY5Y5fVtQxUo5USqHE8WNb0ZZIlu16c2RgDtVecU+JEjWIiC3ujuwo8
r3rgM6sVDluyHK/kZCdyWVYQh17CcDfMIj5wPQ3mDIbNUx4Rtt9hrDF04JnVHYkXVfpXD4bKETP4
WnbQErYzXWssSWPqAk6Makpu0wlee/TlKkwoE118E3ThU5sj9TTvVMcqobOwzcPNVWe90pmQ/KFS
8S9b2dniBWnJoD2imRAdA7zrtArK0+hKCU2PX6fA0aeENEOScuKTASkCPCNKEB+Qm/zaNlb4eHWU
wWwGpG+TzGsBmZB02nmAjNDX41mfacK7eWPDyUP2i6Ua6URjsYDqP0Y5ukufiXCSZsbaElJx9GQ6
LYvLP6Aa1HpPTtDHJ7XN+MrnVC/z0PYJSLh4EXbmsWb2G7VJkQVnUjrnRqrDJgdLVOkdtXj8yMbu
xAuZ6Lif22lmywcD7khNuaSlT0Ae5UC7KWSAOdeYzcfm1oS9Tg9wyHr+fUwXlFafMZUk/ew4fMZf
8itVxelJDjppdFFsr7p6pPSqhUpyHOpU80Tt0MFHLBeNG+tb7wbEKndTEGCW0aS75AQncjywLT2x
0xoo8uJcKFmcsi82Nwt7M8Qu47kF8h5ObTzMJNCTsByA3fQUQQiRJk7L/e/FhCdQ3+HlOGqToBvn
GtSMZyoaRv778JZ8hIoMaR7+Ffje+b/c/1pGhFbEeqJ2bAT+9his+iFaiB20y14nFkKLsrNlN+Jv
YXOAwkZlNWNMSR/4/U/yiWysH59U50el4m62Mv5XcmaatY1ZJaYX+x+6Jq5kjpsX9Bm4Kj+TbT7y
egnulCGBL0n1N7jr70aNJ9396Vv7aJhtFP053vi/Ofp1Ljo2nTVC/jKLKLOnVDcclXy1d1nJn8xL
PB+b5DmIA6WCX99zsov/FUPTcbvvsLeJNAqu7V7sjkitwdJ3y9bbtjn5MXDl9i4QpTuUATp9a1d4
nNN9UhmDl8awwZXZS2+UAiFY4r2mXrJ6Ycd5pvyD2rdzD2VvKeNTNnHsqfTHI12N0rCO62E0GfZz
6hzrhB9sRwxdtKEd0hXXQOg3s+hTGHhyz6pWoTIXw5E6L25ptWSoyosuJrOvqcfpcdPCNilJpkWI
86JHNkQ3t1sy+SZajoJ+pSlRQB5n6vPX5nB2S2SUkqKdbaSjG9ai3xBPFSsxvceDhdcZBBCGIxHw
607niMsoUN9IGMBs7XA7El7effEd/KsDgoIsSqQAEQFHgSscIeetcBNh8UreTl1EdVVf0QCMx6RH
mukH+aVcTwZAT3hQ8XpOltpp4+iCszOhQidNya+Elko4eG2dUJQiIKYUxRYWJvYg4/p64NpWpgBw
U5Aw3f+nUPAbIulthiRFoRDrAN52oJo0C9khQVLDGg11rG/2rNQo47cjl4ga47N/nvxQwNFFEFHB
fQab3SYqnFDq9AD62IBSsST6TWBzTNhl6Oz8erN1kRdV0xrnUktCKzK+82VP5GAAvG5el2dFNzrB
P4xXLRTbpf7S1WQ0I3xR42gFAiaSmqr9ONP2WnV2sUtErfKZBE/uiryyjssX2zYu8EkqtzLbyijD
reJseOly1e+A8VebfTXMznHAj9QlGNlyFT0qlkxlPWLDZriIFqpHRBewzi4H5bp2rnu01p1UAl3B
vVFrDn6yJL/kqMep7jdGyNbHdG3bYnNkpBsDB2PJQKxPFHhzXVaAkAIcjaK6grQ8MozPE1j1uQB0
l0Pdbgbg+WglBFASTF16sGv9rCLX+JtFcYeyD2un+e6GqaLtyzqJqfFKLl9jFSlgQuoeaKIakQES
xt+18+QIXbJURCN1CTGW73UkrK/Mr9DAr5N1DXWX8ZyAHLo+X5YSX7uKsJVN6s+gdA/A4mo3e0b2
jst5UdLharXSrqmtp0O5OXI3chfzgB/zEdUlawmGyAYp9wPCcBJfV0uOzmBTRnAy2nHgt3U8gelP
7S2Z8INS7FZ9oRE3JiZbgxm2YWa34XmkXZg+z/GVd+MXPLcPu1m0gXNYNmnzRIp74BZRQxURb3Rq
GKL7sp0E8YPFj72Z9+pAgc2hyjvDivd/4Z6HgtzH/OzfsoejxK7OcYQuE21AU5TxKW8HAdCM3ZfG
tsYRwSZe1UKCNdWdw2nHe8ZJX+h8LOYkxzOENpV0VyakYikeF1Ml5dSpK32J/DsHMIdGcNSb6drr
nAjhT2I8Gsmwgc9ydPqp61OJvfpWt9gLtUEUCGSE3kdVKTXZByPBtzIOSBnv962x2pffFg4rLx9d
aGQSU0WO26ODX1KbZbqWhRNq+Lqzv0uxdF0eT7cppZmUatQY93IV9z0GISxSLnd5mbZj8jmULlFc
MJz/u5k37ETPimihsOqqN8hAWxkKpfKAgkVPrj1iDxHJIgGP6fhOa/C7TwALTDng3G9Q47U2+jWI
stIijxYyNqe8CSOX2fh7zcjMCql2fOK6yCfQbnwCD4hYX8gL774bgYIKLBBAeJoizx5+s1Y8dvsp
cood+pavYXa20BV9WI5Wok8b0/cVhewiqqTOtBppnERBLVLm73AB76czqpMSsUiIr6O139Z2vTbK
jFlcriJpzAbcggKX536uTjqCT0Yhjq2jG6gVNSfozoSDTyP9KDgEsP1IulfffXC2rz5qfARmX+tz
F/dHIiSbmJJEwiy21BRqu0Z1PG4CABhrL8Y4b7WCfD+mo8oI2raJ9S5ejox/N7y7Tb6/GlkVTprj
XNFD7ANKoSv2SVXnDXJ281h2du0tzhnHtzO5lJJpc7BdDgecxFXIc9mGWa+8dXKjLFi2E8VtxxLU
nZ0Pxj8xyUGQ1/QbM9al9kyUdpwzV0jpLfecvRi5K4IDBsu7ikdY6Q4RB/Xmcwd1A5GT3FVhm8Jq
h8s1Pkep4aPxNBWDnKmjhH128yyY3e+j5vsHhHAjJIHh1HnhsTip3Skx8c7ELt9jHbG4IvG4cSid
oV/8KV1bRbFW6JC4BPZ09Cd6Vu0TieZJa0V5h/2R5d58+4teev2B911vQaXkujFbkMFmtkKolxM/
vwTIjj7Z9HSMQmcOn7XgylNDLKa9RF90ooi/+g+XCKaAtEOY24pcO/um2bUG/UPD3VjEArFsl9Wx
WKdGeocTGwJvVSLv2zWhK7Il25c0AJ1ZWhmM2Htfsx1BxqHJduxaOhcXCRU89mfIB8ePvIvaPnnC
2V8mmmngB1ZseIBA5t4/zvP6AJhWGzt/r0cH2WPrD/QvAWlUNKtXqzhdJJdHRDo8ri1z1GQSFIAU
yI9gjRWeCe4DmUVwbk1f/YL0mCCX/VPT9oJVA+8v+W9W/vjPpoFXBvQ+MGlcu3lJfqUPne+DrOkA
xDOhJA+eSpGQnfrM7I2E1krqkDBgvHazfdnNuGQJoJcSL15ACqiqAb6l6tUN25oykm1Dq1UmaFav
zigVel0F0UwU+4lYHR1hrrWJgKqMLnjMGSLQ9696tyLItOrfbd2A0ZBuj8XiRva6Hl4ucLSniwg+
csjHMN36GpGtqUo6QcOqTaztRJvhTp18AhcGTkuYU6wfENuZ0bYpjNGnB8XLKNdJ4wCKJb5r4/R9
XSHqCYifn+MQvg+ZLZbZRl5/xpSPrlIQICphnnpIez+nJUOxwB4a/BKFU5MHgTnXFRjSBp33VTVj
fFaV/amrhpG/62YqZozPHvdM/+tlt0zPJWYPygKTY2miZxhLJQmAaEE1+8MiSkxOgpWW70PSsNQw
zM9p43h7aMPpqkSDeav6jKh2A8JqWZ64wns3bDJSHwSpRM9a912KGVxCCTT8myV8rTx+pdoYX4lt
gDyyNk/Qms82evVLoo9r5ZCA7WI4CsvcSq06Vcees5dnWhNvuaBvT6SvOjZfgMQFk27SdvI/VmMh
F51a7McMy8to2G14ARRv5tQifiz0v7cxeR7F0P2YV1+RMoZNWNsJVCO8i5Im/+R0nc4PAU2q+xyY
yuzJarmV6aWVlOTXE1F12zUMFi+YFRXYCehGpgv8nYjeon6aRLwUjQ880yDnleOIlDIGKi+IP9NG
4bMbLM8csqo0HTTtRF/TqQMT1R+aTmWFpkq1dKWjGJDvDYhWSnuzjdM1thKAI5az0gL4PjfCf/sK
GbNp/fXbCUmGnpUbSggaYmsPF1zUayDDhzI6ksoeETL8Xvg+d/TVgcBF5VWtTyEcO0Trg2s6EQnM
O+FbwuCs/g5XPurHkhtYlZ+45IuQgtn3xgXTWBPMttNdsuth9fAxI/SkGjU/+rYFivR6vqZ6J9O7
fBc0CVyaoYEqDRSUyH33gw2zT8vy7VWA1/Z4Kt7Xigkf4Rua4T5t0TTNbe/z9jUgfYYrenoK3DiR
SqXLU8gxrj3r3hmlhGnVygzOC4K8c7Wb/Ys+L+82B6CCP6Ay+i55rTiT4+kQKjOiN5W62q+vMd0m
Bcr11pp7aLwuLgE7xy+EinlxlKf6rqqYOilL0b2P97uklNBUiAxs9oxnvmUPBwtC6+JYc1F+zGnr
4BgowMHfliCQlPOMs1+sencsxqNcVqizeF6lU7/CekaCK9tqEhGHrO9Tt3geTYDTz5n25VZZXDTO
DfUy9mAcfUo5uqU+7I47VLc+cK4rtwbCNx8XYM9WDRV4c5Et+fl8Zl8bIhPBNbsVn3zt8kEcCDcM
G9Dbam2MoTDJokiKWf3yqbZKmWcS/ZkZtg+Brrg1FhuVKEx8kvmAUBV4uLb57uYZFC4OjwbjY7SK
Unwb324HRgt0P1zImfYY13cJLCMij7n1Yfo7VckGZZ+Y5cDa7gFMRaMFqy8hJcvVveGQypOYmndw
3/jxb0kz8gT4vl8NPFqH6r2llO1mj8iMkvk8ujxOmZrzi72dJJEbf2pGEX7dw8LcD9WNrUh2nAtz
kQ7PSxv2TN+sfkXcU4FadFx0bncZks0nVJUgDUxDlvX0//XXQes++/L1x+ngPSxNENbdKxVz+CFg
oXpi0j9S5omLm+iO8274OZu/kBcdt3nePXzUBwLFhSt5VfYGqr+L6GZkGZC72/Jn7paMI/6B44hP
SG1lGB3MDTfOEVs50GtSzmah2FkFmSRdOQL2K6GdNxYa2uXCUH9A0aXqXSOdMS20LKn1JFgoiEpL
ACZGWvPinCtSBckYgouclIAO4ZwiICa9A/4P1hxTGw4l5Z+8IsoubmO68m2TBeD12bh8DoO4G8y/
JSTs5LTJxWItBn7icSH0i5JfP1pSgExryfYo8F5SJIUh7uSJaksUGTPlyVDw1ZBpkqPfpIqKmTQT
3bdAvk+BZXojz6/GZEP2GpP3Yi3GvwU0yeBQwoOTKixihwc+0rTs8seVTtOVQOX88oM7pP5Wdzee
/0F2AXkOEZPiY0mu8toZPWUx211jDj0DCst8sMOBelZuT/qcckD9x92OD1+pLMeHw4ldU5OR+LZx
iK8iJm4li2hhkv23AGkK01Enu25oeOTm7M6ueO23+R0BHaT7YG1eXS70rCae9oYrx/Corw9rUeAT
TLaP1r0ggL0kloT/z9n2Y763MHp9fY4zEJj1KAzXpwgd1JbKJGazadwKnfhoS8dhiAEKNq0bCePK
lM9IwV26lQ0ZUCBpCpp+eqpfA+6RYW3W8hKbqVUubcPXETw/KCg4Zjunll4bMeY7RtZstb1Mf6PJ
P7FLxZNoj0Sz9ncSO6lmsR5KfVJoywRVTimrI+K+KtMvDIGM1wnQY537knYudZHvSy6z0ulyziox
uw9LIY1KFiqHmDZlOgl4DAoQFBoKGLTCHJVa/GViyt40tcy7QAWt0ynikLYGv0Ox+P5d/w1fSBpw
AqvX9/jTBpgZOjImqZeJt7Da0xu0H9TkXeRQLLyu5IIN6zA1nXSRFnMEBmeamY5hj4uaErnTihUA
YMli2x6Y3CNBxdPlhbAxzQDGT+eSHJWHqo3rnv/nja24nUh2njIk+rBlLsbP8yW9QgfaMgC/l0GK
WhyJGV+yRBCJDHw3gCyELcVdnTzrmojQrwlPX9X9iGxny2btd1sfWLD4uRXMaw/sVun2SenA1zLz
mqYMn+E6695DArBMUaLCqwMlxSAVPXYfoQ0k7JVBAowgdLsNl3EZm/agqHAdC+kv8gDmluvurD1V
+7kRkjP9y0OVX12xDnaCJiqf5itCdHUNfQ1NUAoEDZOY/X9M22dERw6+RW2TWy46+63gjf6wAFga
I0NrnVwq7vnPvW1+oJzjQUiZGgkUMYP6ukUrtEjRHjH/bQOJatH2sMaS1mnatevBunlmHHdWXZGb
ijTSaK+yNz4RUgI9oS/aFPxw2Se7uapZkJkgsuxKNrsj8Cf+un6jH1B3bbk0POJQEoLmAPli0ncI
XkcjM4iCy8EUNsFvF8se7veR/0baRvinDvR+hNklCtPqZIop5O/Fnsm3umQ3/9BVpbQcqvrlqqqt
Q6/S46ed70nuBwdbLbvyzo2A76dIFPue3km2LcURAKZYzmBwCeLLZcRyQhdLX5O1rcxx3j+BD1vb
hRqTJuka4xEMXlYn1hGpEl31tRew4gIF6Us+6accrU3s3J7TxI2Ae3YcU0VhoYMP/t8wKNCodWe+
u2xra/J/Xe0uX7wUzuKnWjqjaIh2gvpaRkV9VvqCXkEDv5HaT677vrQY8N2irC5SArqwAfBAU2iT
TwOF5gEIGgX2afupwRKJL/+XjyqJ2eHKWZKaQ+hIPTkWBhWttPSpctEQdgwzJIdjdBcCDBj8v+LV
+FnXjtxcnZfcvb3ZrNP9JRBFA0fKwvT+ykF4vXbTVDVU1xP7WlV1iR9uANATt7ujgvSI8a31pDNJ
eRFkrLK/XqIPJVJfwxeHS1yFQS+pYouJVMoyFehD5qJiWpJf7Ag8svs4atshIjgfWBjo9mZw2n63
LM8acWp9uxCvUa2W7MfoUv893cOquvKSqYLJQ96REBxGZ2rdJlkL/jDhwCb7Yd3zBeNSI/aZJjbx
AWRxUHynZED5e9xKPw3b4KVMfmJyMgFxy4/tHbVHB1KCK9KZ+HP4xIqKoPLxNPbt1jb2NFI8Y0yf
izHYm2Sv3602ucBdzU09cIBs6wq5l4RVGd8mISzwbM/YOxLXGzsp04PnlJ5BqF2VNhayVM8VX5nE
fHM6OOBhFe91MEoZHDlzVaNTZ7FBOvdB00b8kidIqe/OHHbbK5/0Wjy4dluU+Pvt7EDyGHApK/yc
/0wYhjMvc2PwurhIhEnWKP9d0ZgLt0XLK9uceozYLVCMDP+lH4hbQX7Ch+/rLWAGKoVVCt4oBvGp
D6D9TnZdhztF3we93kn9QdIlq4eCVI1hF10fcGs0JpqCi93nX1sIanzhPSZjffnEu8n5Fj+LZ/+T
uyKmzOJZQsWGdYp9JfcIx2NIJwC9vSfB0ewxaW2htPGo25ozmgrbO/5OfaLkAwfG3HS7lWN+X093
rdNjTgOLVCekbPjqrYAAGC4o1jYbAtHWSq3Pg76d2XH2oGVWWar4H8RZKLXZgoJfjuAW1fHE2z+Q
tb382tplgYTHRwbsR64TTtYRUNC3LvR1WejUKIEFx67W+sZluOrNhwYOAVO/GhBogy2i3rDGo7X1
IFhEnKYE6cfqsb9HefyAVh67+cQ2I/aY8myL1SMtmvy9+xgve69bdbOmjhduhR1t/oRxdOC3wL+g
PCeWYguyiYmBAXQmf4ZcY2Q5CyB3bUhDQF2XY/h1io+y1Q3DlRD1kLhXyxPoGKZ0Hsgul2WBohia
vG/qJ/RbayuIykmmi2o4Qjl+MMmUZs+R9AjY3fYD/qHCk34GnXTRodjh46gTuP3IiFRct0mL1Su4
TD7gSf9iJgUWTFYOnvLur/tU9R742gvelVNaydV/R+pfgrr9oAsB+1lqPAxZo6iPcIa+FLDjhWC+
eZ/j0cwkB10nHpO+CCzGGVSm1yEVDS07ssAWgyqJLuFAJChKl8NSfdu5n5ST9J4+X+8NNpwwqWuX
IDccQ8Hn/rmpN19NxLELnopA2dQJ/ZwrwoEAAAobky7LM/rfXZZZvcyXFOhhuwsZF4/VdFEbwVdb
u5AQnloNI1Ha1Ik79w/aZBD77wD75uQKrjCrryNYRQuoFCMhYXHmBibWmigpR9ap2YJDt32vjYHD
ia6bDnNNeeH9q3XZ8VNAjcsjXVbKK1ACcBV2cQL2qeI8FzwyNfWeNRa3g1BHCJT34QsIeOvnvbXz
APiCH7jdykhkZeJAOvVhLXYrilz9NePCc4TbFlWxJBdtQIWg/4l4KQilduHuP+XYAVhCJ983DxNp
/kuK9N7hd00tktSkec6GaTWJhDRQaVuYjgvfvGW+bkNgAmElTQQuH5zzEXnauh/hZ9CmMMymNU1e
vIinrLSbZM/AQvAhd6zJCgbsZFFGY1Fe+6z32f7yxb/uwGmU+46YiBNigdktuqHkBwt3FtOO45/8
7Vel6Ki8FfinU/RlCpvyEw3CZac9sLPYTRxswJpPPDm3GU4cYXhOpHAZFBeZ4OLvS+U6MLcgqhjS
pYDNuKuP03sxQm5gX99kSnQFxT6G0DdTfvwhteIjR+nXXgL7GBt+AeS19Oq7aENjj+IDyBKFA0cX
3iHMqRSolQFiGNBOvHdkk/+sCt4nDK1BD+TI9/eCvu6hJHI95vM/CKrgcsHYpMLAVQ+b345LQozF
tpbPc7ZbjkD8FnhOWyoFrqm/mO7R2is4FGvclnfkXeJK5uwbTpY9CBdmIWwOEt7UtjSlisRtudQt
d1oFboblvI0QpNOMASh+nc6OwD9l2SEpNAdc7xfj1Ml1ZJ7mJEQucvZmuXsHILgWOL1khzDHo57b
8RQALnfVQe6L8O23J4WL93EVClv/3ZhC4gGgHAdCRtAoBinaUy8ppXRhkN5yJtmCX9OXzajqDhJh
zpj/NE0PdblPmeg4BC+8wJwZrqqGq2hep6gN6yca5zHW0u+dcn1FQsqnTh/Qs0uDUkklw/NdetOq
LKdTZJ6vOJDT7fW/dbc0QbspQhLK62tUjbhXEM9hs+ROre9Y/hJmn4t1+/rvKHeq8aurNllFJ96p
DKwgpZZ/S4YvmUcXMnOsZYE/P/cRx2t9wfxi5SKAzf06dlyrHlaAXpiSpu8QlyAL467ZZlvmCo2X
lH29gDnByExJAUbP8AIvfu+gBu0D4uQjb1FP0xAAf8HbJPM3ij4RzXGJ4j7xMlcegmDELRmQeULN
B0OzkNzb+RwwSXQ1cikjprkMRK6gGDgc/3cOP4R7epqVZgkC+ayuPaAp08pl2HfsqUwAD3eCWycr
M3gekR+BPo+Rlkh+B8RPEWXnzkc/8dtg8jNkUpYYpVyvNO5quQslI8Yw1AZ82z84LWEHmX4xF3BL
ybgUVM+7m7BrqPTzEALSAMycLNKA839yqX9iNI93peZBAFQj/k2OQvtOuJsyz3aZgEUCv4UZgZYX
Vk3VcOy4+m0lTkmdJoYwJ5ZJ2XvtECd4CS8E+2vE8WNi0QsHrVcfaKlugT/91HEjM01nnc1vpLRK
QY+CNLPPKu2jsk1/uunENOQIRJPlm7KDFykZYpSTZb+Dy+QfPDFLphXMy3eeERXetX88IFVEXBQT
unlPZOOSCVJA7sEqcYk11ewxmAHDSDXbHMlyXMih75VHUx1Q7uPLxDARlK3eXQbWYgNa10KaIMrP
qGAJwutcUXZZuFpiti8ODdmKdglxTIsRGYE8c636bu+N7qiLjs0EVaezHHWwR75ITSYEr2IYWEbt
6Z+vQpP4bKthGKswIMRmcpg+qH0rMGjA9/zxLvtjtIBLZWfGbtmjc0mCEYO8rJLx/czH+epZwG44
2dFbNz8zS/Of9AUnElnF13BKjTUubfVaaxvA19W/hvfZYVonOrWERvzPJI5z/sgCZ0TKR/e+x+OB
c1EaFIvXWum+eRTMf+HPHmkQvzVFVAgTw+LtiMf0ETEfdxlH9nCLfgbaEbm0u1F4DxFPlOWSpT1E
FxkhfNPphP5zheOz/jVP07cTFunFRMsf8Ek9zsN79wWkBCkmBPPHd3Wj8G2X7kpOqpZ7E5Ue9Dam
38LCqthy8wuYxpG2R7qJDEw6zAIG84G/tJmtyFMp5g00Q4T41svogsFcVcDFnBtie7EfZX/RwFYW
mUZ7CN2BLmIN7qGEfTYY/2xUq994y0akasOY4P0lwlO9BMev8xlBqT2OFhymwSU65WDA90AYpk0c
3FzzeqbFNrVMusrOhf10RdYXzovyRCfDS7R2Nig0H9579jsMI/v4TamzNjXLbwi7pvNRP0sds2ZL
AAU9t/KqSavsu44u03iLsvuEhepwHrWhQ2Vrciy1lr1Gd71enpYHS3Z1sxVgmpBEUU/tAjz5YdSS
vlMqKjx7RVxD7C9h+2g0e7cjoKykUDiymDt0Z2W2+aL+iDZnypMNZhwv+8/IaGFTUbS2YM7okCxw
055kyA9xcVzcJ1cXnJ2hcvYL+jCaWFEBMbyZ/FLKemyRNSDanBFj8MolyWd7bZRwvkPQZ72itaYK
eevhf0BFN3jU3Yn2AoqFX8eNRWAAxMcIjouU7ApBKRRhbWClHPzXy0H4qvault+p7u6BIpcuyogL
vJQNWYJ2C9YK7NwmuWH7whVVhVNRcgiVRC13XEBSMuagrZG/yPOXV/Z/oPco+vv/fBR/ZTODLsia
ZXxYwYzdP2SshpyvmB6IC64XOamNqGFoZBI3BlkzqeuliKlfj7pBA5W2a4ku3i+OkNoUZfjJSanB
RkVk3X4h+3KJglJactfSsDfQ021YvObUNLu9/yQ560mMHKqPTT0NazH7WfOmKTXubkVujqHL/h/V
G1RoY7uckGwtEQOoc2AwW5dC1/c5pS643Qyg8xvLaEpbLGmDxX7BCrl6P1J6dHbm2492WyXp8rAV
nEqkqCbOrvAL9tB3S80IlsxIjNJNfB/5sM099iHyhlhihDedk8ZzcvoLAOPkR2mur/irGZjPJrFg
0qbIJiBMdXPeRO3am5nNO/mROD8fzytwHBcbxF0IUYxZFlIHaa+IhfFm7Vi6mB3EhSPCvRSI9VDt
grOMtNmbfRrR41usjckI6QlKxUfUiGajIzt5RwA5mHQW0gnBc/iL45HYs9bQry82Be4o50d7Zo/X
VOagtYeTWhRBAy3pCDtbMle5GGl3Ylg4XS64gHcrRCRqjsESd3VTbQDh6a9fBIwqTPMfCH2YlSeQ
hLrZZVGmXNeXdG2Xg+3y1GsHXLySyORQV6qTzJDmy7vvK7ShrS/9FfgvPdo5lhyehpTlb40fv1bS
A3svjbwHUjBwGLfMDJs6wX1fc0pMKDWL8O9raL70i6z+pKGtjIt6aoHYQkzJx2sOkV/p4fCyI2Q3
fN3seegsQHcGDRMHOnXS2PZ+uKFjW2Kx8mvxd4HnNd4rpN7LMaOKoZTgefHy2Q2kmDnN/BAfXjsk
abB7Vamzlih2/Hz4VYtQhjRmW3rO7y6f7aqkpoOiIhJt+m+x5rENIESIuz0Hx3bgB2n86A9MHXN1
EtEo9GzLXAP5rGDNTswEG6ErgcUczOn9GBrnmkXO1lne/rtgGLF7Ino2LT/mhRwo9BFeMj+2cBTd
YdYof6bap/Mewhnp/aFqRiqlT2qxnQWyuwO8yR9TeagYMRscjbaWqx2JronkW7zdnue4d1605Xux
zG48nIytSNrZpGPB4cApFfcx9Vy6AVhzuxhLUx23of+0Xi8nU9Vpc5DNGe01Y7duHQy5mEdxti7L
Jt/TuHKkpznNvdObQXxis8shxJWSMdfjJdkeMssaT5y7tHN/1AE860q/v9SbM1Lsx+lPg62J4nH+
pM4aDTYbE+z+QuF4PG64bVonybuOOG+WUBJLuCSmZ4Pr2H+Yg3mxKZJ6F9qhR6x3pYgQh4kswpMV
zN05NpFrnexVXWUKbfizSAjUXmpuIfm/TXOj69JpRTcWPCKn5TJxntpWek1m6G0EF9r+SYG7vQiW
EtgNU3UCASZ3w55/RSX9NsBVBv3v+459oJYon5kYI6HoJ1/iim4712opmrk73q1Nx/Y2au2RQ7IM
xQZ4UYrr9WduPW0SRED5ZljH+YIc9rsi9zRtPruxpdoM7YHQvE7TcQT5BZnCNHh0GWQGII5lci5a
4Z45A/fGunmRIoxWG4lNrmpHxshPRhAJVUDSd/jUxHRi8sWbA+L0wEB9Cd1shkDGw3AxOI9vz4Ms
hfMbGA4Oke57V45/4JsQ3yjsmKWS8KvzouSICW7j+H0so21KRmvcrf4l91m5r3vJKhRklezLMJLH
CDiFIWdHRfuBO5Grn6MqR6fDULBCCrn/ssjVDkGgm6A3DowRkqOJP4NCm06CLoI7jyvm+Ghs76Uf
vLRU7Z+467swnTvV6ahSvE8+a3EcAVAtLttBz5Ieme2Su9J26r8gZ1CSFpwwPXWyqs/MSi60Epie
LaNFzjCclh1Gf0jkNCRQPxYYKgey+HI5+Mk1BboefrTn6QtpO99rmOLeRqAo78+mv3/zZK/9q1g3
Cpt87LWj4VjLH/ebT4ryYTGCe/9IoCPIbOox631F55+yXha7gMV3cVKBnQcPySZUcE3Yr5W6+LgE
Go4RyeFp/7M+WL3+eRr5s1b4RljmIaHdmWk+FX5kpHT6YX46scorhgyJn6zeYiRBDzDe+cBjq3+Y
jLrJ+FGDfmNT3yqshB1BC8XOHXW1TAKnqjn8MGdroYdNaYocojoWFw92PaZnnF4knyq90GUAYIfs
UiGtg/1R4jDkplaXerQaA+B+sjyxNyNQ+q001FN8gVzcA+OSvGBadahB6eaEOGY4er8Fl1O0GQl0
p2S7maeE7izws+3CJAFXfjLkRTn2+GY5kOT9RWr2R0VGLRlxfLVRQS1HXTkVbVRX9rrKt7aOXJky
Qodfwpymqk7JcJiLHb5OWWK/9CilIMvU4hXXASx8hLZEWy8dDqxEusj3xmF459iyFRXc6TNWc3Hh
xJmSZ9R0w8XDHi/InNYbadtVmfsvrAZcWjf+TEEtW9MPFRxT5oV4olVN/z7iKbceEwDKMGY0kW2k
RSpfXGxAFbKGHA7n4oqTg0IwDCi8SP8h2nwP8tncqJVCr6BE6gidWtvshkXHwac1XDEg1GwLZpPF
izkZJsco4bKgfPP0FQhLLA22vQYoMNivbfTj28nfV8BgjmBtJpiMfl5OwvlRgsOI8RrrwJmwJywZ
WoC6RhmXu2T+Cll64vnNL0Q5ycQyd5GOLo6vcyY9fpFO9xFUUvWuh1H9VnwBzHgpiV+EFAjNP2Gh
wCBssVooedKfuZGX6CRw1K0ATmq6wJFfTUxONyzyQojJ5pdJCLAz4vKOinZGiqK8c3o5IcsZtZkv
fzVB4DfZXPisOivl7r012KoFqX8o2/+XB6rybQMp1+PRg1SAQzvj0CMPQMS7cdcJWZTZ6SaUQw+C
QVUAOb+WGXO6cAQgdDxwa10O0FXG9tRrXvZuaNXC9QWrlMWPbO/q3651KZrAMh5ZFAa/yui9fzl5
ntCzvYcqICUV6WU0MFoDNvuv0dpcvLTmDk82ZmuoeoJC2kV/iD2+sZHevMqpZIysQkHjieZiO7q+
2QGJ4mZs7VX6mK6dsQwEhKbTgas7i9EfVVaAbCFdKyWTONYkHFqFItt6tz49WecsiYNOmnQsvucU
BRDcaS4GlpB4QQe+UIx7B3uTgg4NBUPVN/dfcm6LtFe9zFQJc51VxgOIiDMySISZrMtcDopqL7NK
xS583j+OHERkz144pWjbyFfE9UryRJ6eD4VqxJXdlXW4Y3mgJLmHLt5/Cxm2xhw2YuQIPEwDQdxV
NQnker/kb6s9xiCxj8iTQssnuJ2Smn7j/JPx+V5ak6g3qW2TFN5s4IT3gQxbgIaCU6G8zhPl3zVO
wx6FvaOZ8S18zRcPMqbJlqAJuPVF8lWRuRuMI5qqPHQtpoQZ6iqZ3oKp4kXI8kCkMx4368lTZUpa
XPwd296HW9DmD4TwTwPsz5w1g0YZILCanZQJ53//KaC9wo4Q94WaFlM2/D3fQz83vn/9CjLBD8Sq
Cxv2gH/ndbjyRhPpvgO9q1fk5DDJeLQue4oThUouupTdYZP/iL1ygDtmGQGZcb47GFNNnYP7HppK
MHtGN3Wyikxt8L431HtDYJe/I4D30XslnfvKbNXRmzGpo6m5dye9Y8ONE22pd+QoWyNAsrPCO+3o
Cms7FOXIglvmJ9IhnzcphhmG7YHF7jlPZnO2ZBFquVO7DYZq99Ej+W5cvJ/i77IQfab0uZKaZhQ4
GoCeFA7OqDpnlSgA9PtaPTfjugEnKkZvnZUjsUoBj9oKBzNDCuoe+p5TzcyUBz8yGHWQ6BcbSPcq
nW5LRDZHHqKv1feC6+2Zj5g6/TJS6wDtMvVblhK2ROAab4v94wuEVVaZaz7QOxGfP9QktaxkctyD
39KP+3QEaCxW+mvSJVhKejH1HPGRE4kSYAJZMAnEaKs3RMDqMPfM5ywVrihwrybyqrpuHlzsdhbE
mskdMXA60O/HJ6qUxcAl3/WzHJuZw+tnKRiGgqEIS4fkuktMXNf9IBxf1i7xvhDspD6Lf7BxNX/V
QSNIPu7dUMoDSUV8Q3WabMzl8ghq3RnVkrlOgL+s6YWi39ADU05LZ65LofbHAB4hBZ1j+mgMfHGS
JPkxLeNc22+wk5Lol1qg7wOUTG/i3bplzOKNDg61/dtGEiAeOyoPhx7MXN4HX0T3VaExBRXQvErV
COM0m0M2vybPXnaGkEKBXdeD7RmuWP9hUbSLuhTddYD2GPU7PuJGgK5QJ1LA+aXHNClzhTrUIcSU
cd6cr5rKddBOEyUENpUvmfPRbHI1+zOtj2qOjBfFLu2ZfxGLMA4GsDqKNUqJBA196n7HJEsho288
jBAPbgVGXPMv9OShrnbvZ6bJv/whBlUP5yWmzrIXmRLuJTnSepR7m12fFyzd/m7EFaW6ynRX1zB3
raS9NM95MP1EyF+GulaON59tGnQYNZFuN4LezkngL/fZ/111qvsgx4qIKX1fM/XMNpNGDmCHczYV
tqt+OPR04fAEpUsoUzwivN9KoEuSPArkHl0EQvaW8qtiFYmS5+C3ec+nAzdnfzst5Ag63/IuUt/F
n4YRxMN9sdFkkyRrNzb+G2xAMp4Zw5tXlldxXA38HMgXugLbCtgBexcD0NvXLqPSZf5cvCnFWioo
OcNfk2SnNXYMSoqjOkxGhnY6c56oJq0hedchRlm9/NDsG1+0A+xZXPvYJH80UgdNg6zL0RlHR6eF
kfIbYswwVZSgWXvxrjSrZ3wQfwDqjQ36PcX9iYnaOMe37FVDVBn3emp2W0JmcdXGXwXO6Hfrd9og
/78+vEfC48VKjF7II/vtEW+jeNmncmrlqJ4FC+3l3P6s/lZMMZQWRASzav0vGcknicNO24TEaS9T
Pcu8ouOAEHY4DHoyjnE/Fsc68Ebgbf1Vktrhc3J59e+MNUFCdD7rkGMHPzJl7C1An4saAk7TWUOC
64V7oFu9Cvzw/vyAwUeHC9EdilyfzQ3Bdoiv+6OvN/J+hoFL8IY4k4EN5cqTxsOMPFzkblYcMXk+
wIViZionZLM6ZCd4OsHoP7hQOqGwEuDyXkb0MXFXiUtYmS8L1bhrQDWajtotSj0Rd9yhpzW0i37u
IJuHPHS0Ng4nr/bJh4PPvwYRUqNmzHpyNRx57l9rmIB7daf1BxS6561liSnZWgIfHAyidXpuKpYX
QogvlVxqLmISi1MOCDIh3NPipxhHyRBmq8bkLsDj5/1/TEDzhG4doa5yRhmVpdrKpqu3mQjmjdZ9
bR73kK8n5SSKdyGZQgVaLR5pW9cpT+wYG6DCKer7wofi59rcQvs3Rdc31PYQleT0NiKbeDh1ESMU
V3jXif/nao9VH0KEXVwrFiKYa2BaPiYok3a9dn+dU8Oe6r0uD2UgMUqXCW0R8kVXxO2fCm5x3k0l
Vl7D+MYxN0jL5NrfffUB6KOvtW0sQaD4VjuUwvAedaZk/PfFW/Nj6uOR7dd54e81fN2X9mfZ2gMV
6PrHIP3GVUc0Sh++RupmIJqs5xM9zfCAuUWUv7+Ik4zl7Jt87qMGmU1yZjZlfr8vEYxEglCInJOt
ORFoeIxoAQjlz4R74cPteXA7p0BfuJcjgLCEGy1WtlFnMvCGUMKE3wEOazptVy4NuZvHkXIUUkAH
cR6j8dnCjg4Ar8odPJ2oFK36et5GySJJm6wKBf3uhyNQErMwfwQVSl/qyFiemYJzjbq4YFLd3Zq8
Al+6biOSF/byBxEOlUhlqhJsWI4i9Gdrx1mzYsCmXlti0ErfqekAFZmDziU24kUhiMM8L+p3DxAt
9w4RmHLLnpsEHJIP0rZMXJj3ye8Ku3P45wN8kFSemp2HWHwVTj3+3cbSZW1Y8GB/NzvtZqbwwvQQ
9ID5rCv8MJ34kHg5SEJ9ky5+/5WgTrvzAjaEPE9oNqVG4cuucvDwEhlYGe7vDh3NvMGLW08lhEgR
V1da+UsXfDOwgWGHbEfrCvixyi53a8Urxjnbw6OxTviSrj7ju2FkxV3rf6RttQTHhRkeE/LJ5TFc
TyxxlzZs+QJMvBfvuXTd1aBqnV7JEHF7Vxth209LVdMEVHyTL6EQVVNfiEZDn+mhY+hzWkE2TgdB
v21GRs2UyqlTWUXb2fc2xisNZ2RwulNldjP9zA7Si+tl8M9pPBg4nmPVjuBqCd1LVb0NWXyOR42C
j7ialmP6si2ccmLJF38Bnq1dLapHA0F2V4ae/nztKSK9FghVJ5hwsTkfvJGMgQj3IDYCHalh8Uvb
IRESUTnOYl13Y5x2/IfkzievI57Jr9bmj4DdnZImlA1/IZfhOZhqqkVy0aTctV20EQ4S9h9A77f/
/2IthXLazfN9R+YAAUrrgZFRSMJ5tYc+xbaf9zzrQkEUgMcSTVu/VKFh7ymphQBjpr1fFXqLyM7+
Z78UVEQmSg00vLWl/q5jxpQeF/l6tm/EJ+34tJ3zooZ0AISRCQmQyBT4TY+PlpfJy9kic9rOif8G
fpI03C/2FIUudi2Cpmm/aznItEAS1QF7dZfy5TvootceayOF03n0W+U/FSsZEuuB3JOeVDwLYWlw
Q0GdC12PkWonr6711f7J4HN3/mLXjpVzuMVVKcn8B71vreHMOUg7QoYyNjF++ZMDevCPnFoFCgpf
LeJHzEYJrp2O7vNp2+YMjs7XlifKWNTvbctkPEM5FOy2/T3qRmkTp2XJvzPFYsx3TeV8YC/+eVys
mfxCNAFJAShqYor1SIoJJ/+/2xQsoh/qc2A1d56JCt5mXyyb0llH4+wZkaXHd1dWIIxjMv3dpq88
ofE6aGMK1ZXQjYMVEDzMopstjQjqhuDirpNK5/5AyGsfmfcSaWwFb+wm3tVWGNK72HeEmgS0d9wg
zw6cJmEjgkmC+FsndQPWpoCo8HMHFRfYOy+r98wsKuDW1wHXgO3JbE8W8x+Wslv5Dm01sUNITy2f
n5S34eEWGhcHZ/thucZ/M5ULTc4umJU/u4c5+Co6wiUt2flOzSLXkkL0qh5o3yrFPjAFYuFaMe2r
wJxHaukdA33pF+jRB5YOWBw7Bjg7eDjGI/rz2NMmCd3tmth/KmQvPwCh0Sw2bT9EvT3GNvJIkYTe
ZkBRQCHpfSjRKLDByUPIY9E95/cMfnHchZiLnRDWkRwSRgXrxvlnvUcSYDpfbsEnYV3D0Q3ETgoc
AQCQS+aXnxH9gUuU9KtAYNE/2h2oVbMeDKZHdnxLBSeBq1cG2oG/yC+DOXoJgEM2Db1eGYBpNW3q
Ka3fLQuKbcrYuLjf2vGMmRAaXj/V+XmEIEdjA4p0+BoNv38DOVTPCgTcBYwGeKUXe+rYZmuCHzdR
XiymWTYG0EIbfrnkiD4LVOVg5VUZbppLtmmhgU0Qdx05qd+GsRuRUbsMdHfePjVmyrMDPV5xH6Xg
C1UymjbG6qWpNl0BkMXVPjsIiOiaYtqZJJK2lgVl2B9h70NpK1e+8CBtJvKiGW2GLDzB97btg/LM
WsAxMNOjpIHZZ7iK0CPfJmVGv7XlNSm6gEiqXdN1yB425EB7b5v0kbt8LG+MTETF5+GCexcdPxIV
cUL3pEEXtUQU7IBXtMA5g0EU/ciYIbykdma5a1Tc9vUMxpVH/wGdIk7AjM6Fig6ql6OgNlNOka3B
0eclGQ4JVZbQytb+Jl3h90LRs7OMEm4WeRBoJMMYpTu3yVZ9RmQqvfTur4tb6yIdmjuXJGQE6oML
ixV9pVYYWWwiEBCsvoRVe6zNP8jmNTZmS5rcKJAcx6Ynr5yp93PqS9jm9hwimF6uOT4ye/QyZErn
fwR/GbyMqgxv17BTXOB+EuC1BI+zCkKHhwD/Ni8/Rn/wPgABbRjSmVWiXsPHkd55pVEjw/+vLXQr
fryRlJS5XSjKDkw83LBNpRxS3yGrX1N6oOCUrSZOUW+Dg/NmPLaWS2cUDgWlzCY2npGVi4t2kTbI
I+ABPw2T/mcOE+xe1+EO/NPvl0uChncB1jfgnuiANvg0eNV5kPm8x3ucD1IFHE6cWLN4RoTjL/UU
3Yh7VJr8OXA33dzVt+43ZSU645jzAe1xyN9dMbrEJcbxAjoyapRiqnl+u1J5PUD4M07Z8LEgAjC5
fsVuG7WzEenBmuuLnnHRauGb6Fp+lYn6gGOH3VrH6yM9Jv+czcfg8QjA6r57HvI9eMnZQ1P3wkaC
4iAIApRGKFrtbjyxxZIG78ufcFqJCKSYR5XocbTJoV/+NCbTloH7jF68pcoUzVs5PwzxGRQNpT5o
1wxicX3RINovhjl3UOhSEdr1yGSlh3EWPzZS0VN9m9i31+eo8kQ5w1DOj1QePhHmKAqh4Gtplv9W
jiT4WuGW8DtAXE03SiceliQn45Xy9vEXN1q/qNLP/8/fHmu17hLAgaAxLSw6DKqZQ90hqpCCZAU5
ZDnUF5L4Q0vQUWxSPceh2ZpLVhqkvThLY/qzHsEmkyABVKgVZ3wD2LJP8NP9eYyaqNiMPrwASmP3
FwiEFsUcNS/nK47PkjTKpHVT+Fb6VhZVyG+RQYf0CyOkl72h3MShuxmM7+arT4d1X44nTqrWFgua
IfKjo0GtDdMf3kObYTO23hU4ddDmi6cJxV1C+Lzsh0ZNJi59P/eMQbdDRrk5pA+yWcYex8S6vaXY
ILv4vlgTfc2Z3HU2a+8Deo8HNN0dT4fa7jLEviBSkCCEHWGq1pglaIItzngKu58dolZykNL22yG5
gvXnWOtKJwOdBGsjNrcv8X/5anToaIXNAdm+gdFKpUKNY0nRbE4RxUtZIV7qlJgATJ7PDYWHVeFo
kJ51mePUlmyTBUWi6wwAXS+54qBPEJyhBiMOBWjG+SaLLlyfexkDH+EfiEXvDtYqyEtCxwOE3LCK
2ttiv2En2OkUPDJiXskSaVfGUz9ULkJGpBv/+sHWUKfYTENz9R7/V0Xr07cB97GgVeoZfefZnC09
SuX2EjrQVxjtOLcUFfw/z3pjYgdlOxppMPpghUZgKxVVeeS9lfdBDU7BQy8gDNOQxUJT2BRQFmC1
ebx+nn6B/oV3fGf9g/4dnhyS2pEXs6IyCFln8rbEWvwgYYKkyfkrdD1WtdwdnfQLKfxQ6dUDYjZ7
bNB5RYeVESNXts3r8zLbOOyj7VEIbJ5VvsAXc6KyuBw2tlQkpfnRsfZBazN06oPDyNG4GTOH5SYY
19o7UKmPVOk/mbFFkYnkOE1aWNEmuTOaXTrz2h4eUH8wsRq0VLu2yCoUhWJ6McxXgaLBWrp7M7uj
gz42qkvzc1Q0Kpkalbbp2oU+XsoXot4EOsM4DHPHhngb9tDGlqtqIm2rbrDx64iiInjO6H6pugwa
ggernm4OAzH3MjThVJnqm9g5+NlQUC2DLmpEZdFAJ5meLuFIHtxeVRa0yLmBGTv/wn6z6S73pl4d
CKAmQI1d9XGqre8drqsKRsLl9ZcN8bJm1LAerNKa01oiTI01MGTCRLs7j7VJtxVcwo9eftOOi3yW
tToLhJZhAr4Yxy1D1UkwSIwd8Fz2dUqdOfv+0T95TaUVi6mcyJFFPMpWjZVGHBJRJ7OZlQSF4DCo
kRDaHCUITLPz64Op72yFVhfJBwl5SYrnMxvCj/2bjTj04Wl1P8DX5sgWqttvuLWZYO5Y0FOKEord
btQc+H1RYQ4hIpcxhTvq+Jp9d9buoU1G+gfnjZBcJMxYaImUnOOzkRNHh2rbz5qCR8Yf/Nkzdr2L
RTLR9YKrU9yzao2EVo+20Pptgqv4jkAX6ywRwiDHMkPbiTcSx+G91HrqrP0CcybGoiFV3MUPeXUL
YkA6zFouXy4y77WAC6e3D3Cw8+/1VsA4NdEQp+RKlELPB5mr0bg/SnfwS/xTlbZzjE5FT3Inm/KK
2wEG5IUYe+WbSRy83j/gEz3jnSTmJ0ntdqeqBU8ecgviL4hWwNN+ZxqHyiJ4oxFYzgUuGJd21mh9
PDB6rLV+gK8d7R6w4F6VfY3s5vg+8rNYXYw/Eoh9ZKNEj0PE1JJp3q5DIR55UQNLxUZAdUT/sqKn
E3q9x/D8sVVD5nbfWSO8uCxtiB74VL87rBuEs8I1wEnhRaE6J4xyQaXrsau4Vs2z3CR3IXHx9WA8
DAz12Lnvu9qgfBa5dBXML4wPZ++Mmtv7V15xjFVvjDWztc0gsUQ7G4SGMFUxk5A70/k7wmKGEGkM
FZX+StSfVBTSoNjOK4LlMkJnxEg/uQeiCNObGmjyjA3VVdzgJRVQLAZlmOqMUtzm7dgnM10nw0SW
Xay4QtNt+OaBnTvz7x1G25mtTduPE/1g23pDbJ+MbUSdl0Te0FDFPgDvAdi7tnFplLwqtMsTV60e
7bAk2vIXcl9UHcVnAWM6igPamj5tdUenDPDW2ThTnW4ABSoluX28B2Iv0jOX/b1tVQAkoLCnI64a
ULcd5z7e9hraJBO5kLgCW3wxZfrUorEkKfSs2tdVL2dIG97bEK7bzivOVGreue4QgQd5Tu1YhmT/
ThVMl8B/USeLvDNIksDzYo16PjO0eKAhoD+4iT9ZdH2Tsjf8zD2eKpGeAMVvB1izQYQA5U9ogBtW
xYpCrXXZe2dFKjrwUYhVpNazOBaDikeQMPLAtA+10QV9aE9FZ97x3n/xPs1UxVQnVgfFhtluMVhw
xM2hjZVU90ksxYVJedfYLvCYSDIy/ftEfMWIgb1K8uIlqcQC2HwFg2KWTqkXpK0qB7jOTIiTfJ1B
aaDAXv5UE/QxBuLQ3YhQSWGhV6D2GJJeyjuGhzggvLArfkyfTKuzMRRvkS+sbrxZk9Uv+jUvyDxP
EysiBdnk+V2E6n9sVbutNzOAkJBnsKzF8Qb8YiNhYtvCm89dj0oORVOO98PjlUYso74YA+xVI9IX
9ek6V1/bYQ2Km9Tlur7mbrU2JSRJx3tdG1w9y3U26dBgb3+w/tvnqz0oILxOt7zqcnmEvfVP2yLZ
LGN9erJjw3AVENtJLwx5hdLtasagzZ/3wEMFVwVcVUBwvqCVZUS2tiAGtH69Rw15DgplZgJSPl2E
nXfXdHZqWyzhkWRycMplfzkrWQlLStXnhg8bj5VY0lRx+DPmDxruoolGzUnhTs54xTq0ifPKBb8K
c/ipNnuO4Fn1UVCtIpef0JYaHdzS8io5N4Z9LOeXVFUadHLxm1wehe6uv68YC29jx6ifpiv4ResF
0AMaohU7Mx6C845uUrnp91nhh38lhbrDE+zd3zOZf79JLr3dj497Epp6h3YM4KcYoN1utHlM9fNZ
9HtBAXvOeAQA/dF0QDeGa/AB/4wLKwVHNM/vFvFZC6eFEm/g5giQWJl1Bs1J3VrTfqdwZF4VxJ4R
pygo9ihbpkQu3rTnz3Cf4pZiuRtVW1fyr7uSo6VZCciK/VnmQFEKEXXPVPd1ege8tj/LG3mpTr4Y
HJJZpj2IYjuYjWvfS1IaJaKcjSH1A8FuT/LLkpPePmhZXcTppk7r2vvuFP6nDkpeRkLkR29xFPcu
tKirLJR3KLvJsE7WeVBQ1D/t10nr48ajRTJyiadP5SX3NF1Lcr0l9iZeHTiqoEoN1aYo0vCHjH75
Y/2NhiGCUjeNqoXtvPmnBZpKq3GBCCfUpo5D7r0IKKT/Gu/NqCgd7I/6aHsCmHQMUbK3ZrlK6H5d
vlX/h+RAR88r12HINpF6G5rhfNfFAxXDq2TMGgRnZe8cx9Cw8E/nLTRFjfh8q8e6g06cpiZWnBLR
ygVwcordOm9MR5XivNQKUrSa/vNIFKpTYnhMAo+mjJVMBvxBXuyn8e0ly5sHGiyB6xDAWNa4yDjW
MJQ/Ql6hGPXirMxF7FlyD75Dnk4yHmrU42jVBXxwiC8uLtwHbv2jPhVopoZzFYxaqHclfNMI7X26
B3b6t5cdW1+2E4ibUpNAKBStpKzsi9CW4XpInzaiFYT1YMGXCYGz7giCByOsCYcVzSCS04efXfpR
/hNdS93oeXlp/CyvyEMzzKTxbQNN6lSYf8i+HZHovpObUxf/37mZk03mlXqAJ5LPiqyAHvQrNXjN
UWAD5ld/PcWHLV8f1kW3hLYZxQIKwBQcYbu0cZa5Fo14OxAPS2Sn1x/0wqI5dddrI1FSJBon34tL
xV/a/O2EsPmlUxRAI76GtEY23uUaSL6ANZn0kN4xGay7uc75kh871DUHduNI9ijUO+sCr7cjMP5Q
x86BljE9k1YCTkxqjpp48DUaQZB7DTEMvtNqsto7SS0SIDTJaRO43TJJGPJOnQ61iKg48gXaFwh9
maCI30CVxR5DUvNCEassMcvrEYwpqkx78fhfGGn52XL7kc4F85DBSDFUMCsGF0czPbN6bgEwmxcu
rsf3KmNSHEKTH2BWWcAErtt/kRdYUNRHzG/mfxULPDYvc2Ryrr6CsNdrmHcScgQzwA0SA7cdxd9O
yaRTufdmXp8zoQgqRpweuVNKFkmx0AnuQhK7+x2iU0Hj3dXARU6LvNsB8Fg768uYvqnxQLHDCgub
GFBN09qUudyOjh82Ijk34S7ulCIqZAXQyYn5C/9/HuYMa/lmBqufT/86pTD5UJD/16LwHhwK6xWq
fQqJglQ3mXgyGWX40gyTM+jxSYAnlrPO99vUkqf6NZZxVCMql3H3jiViUtNBdomkQHZYmEkTjTEf
wqu6+ddX30sZQxenCOkUKdyrMdwCUpG+YUJU4sIFC9/n2h0nnpmWuRDtO7fF7l7RZPabilp0eIgb
NteTNGmHs+tFUVNa4fsC2lLOLK94Kg5snn3CAI5AkP3VSnoeKBT0hpU2WAYxvvx58t4FE5QPC+Ci
JLBWL4PeO7QPnV5i7gsYrtzcowA+DyhPwRX1OHERb0g2mO9hEaEBRp/6LJLLV6IlDIRTHWHfuAIz
KB3SPyQ9gt8R1W5HzlS1KWO3QImPb+UsJuqiD6sxGVPEft/+N44Ifkj4fH/9d7fh5juy02QWPlOD
AzqNniobeV2WPWthNGjlILMyspEED3ABHiL7zfGVUQHm0eVnEMzlk2R1aFhpk4OePSrvnerDa5t9
X1sDpn0hxtL7BzcTmZRXYo3sooEIREOIphFjl7HbCqq3C19K1mZmKPbF4DfrBjhBEZ2oETNQ+kNd
8BDzvjtEvyCjvVSbkfRwvSuEZ9KBBgR8m13gcnc3p9ljGmy3QzYOnpTRB2ol/9azfAfEwrhfpf0I
6bjKh4R7arSxlMHujyE3k48n1oNDYTTeD3A3xR+8hbk6XFPO5qEbXfJe6Jc1OAIXD+EGUHTmiu8J
HEtujyE22ZWYkcNJaAyy5ra4tj2hAu24nxlARWSB3DMXtH0RmXCrsWE1RwbRHhcdyone8uulc+zm
/cLQ5EbkYBNCSWzPhL09lkemcCRTGOM/mn2Cx+daG4wRPMS3V8bDZP97SIL1zSAfPgPkHAk42+wn
OLv16RHh9qH+T57o5sZGzUIFWwuXHiksW7kk2Syp2twkCGmTKF4Awd7nnuShpqBuTkBLVToT04bQ
kt19vugHUzBZ7cVrBKoPjSj7Ma5rl14NhbHn27btecgThIBoQSGHrqCp6/sQD2MBK4f4oPxTBLAp
9UZzve2r+q7F/ZmtLPEZHdNqUa2cHO5Aag3S9ttzkeZNZ64vqWmeOTsPb6CQyqH9vDBz7mmS3uoN
uUyXB22P/C/n+AtymfvW8AeMpCYtA9F7M2pxtLwsbjExnv+c5pMw9Kr1OjFbmPdgJGW0gQgkYAMt
13elD1+if8/2sWPhs9I6Gq0Pu5OaJPLR4I+zGvR/GwG/B6t5XNml9icHu5x4W9tg+TpokyyfO3eR
P19V+Y8+hFPMUiui1htixkuxUDGvHUKGjC5deG46OgNJA33Rq0BvR2gJkYFzmejzs83Uaeq8lGRo
CSmMthA06jJffDhDr9LDWengdtFcOl+mv4GHz7ULvFjCwyxLhs+x/WDXfhgpLq5I8tdDv38obhIm
9hSuSl2M+PS9GIz780WNkFblzRFkABhb3ThGdzBiFk8iIFRtBCR3h+JRULWVgjhGozosOfPF6mj9
Qj3+MsXeHLeT4MYSot3GrToRzFHXDjpByxcx7CoLLDYsjy31NQg9Tm2ZdAm2DB+NYcP5GOvSZ6xi
AVbxRxBI28zoEqVMJajVmXvdKAMrTIvLDFP5cXT1E3uordzV2BxOicVhCjvfLk1wyahOv2wE61Rh
BPTXLLRe/TOM54Vfb6bTlif3KafE9XMNP1vybf8C7sn4OIGxLpYvPudaem24Fq8Tfpnv5JTsQLzT
7sHvCgT46HdZM/iWPJbxalhEewTXA9vbd3wPzohzSKH/EsC1BPurPHPUNj0uKZgLN0PDgdtXNQ8D
ZA7NSm6liD9MT7sz93ukH5Q3kwL1ZuKVhBC4ZSpvnWXyHm/wWmJUhw+bnVf0JylV3YMS3c1oSOtR
+4SgCGUdC9exVRVDFn12DrY+YK3DOxqY1C9r23IWuCb97y4re2fgRkYPz0SK6QhJg42hCgXK+OL4
5bBtx/2QQHjCwvRyW6RTXb7I4Y2mKueqj/gpo2yKrnnrRxjRqyciLYT2IwVxHb+gfQAHH2AcfsER
0a0/3n+hn3q/+QYt4zRVNWfTnpncoxHAZmzaesmWLHNK03dFiGDFLWpkfXGZ8t0ZvQBbiX0GSYIg
ANT4iWpGz7NS2mA2vHKzrvH7gYyL57lJcoPoAA7JF+DtXnvMB+mhBKpkocL9L97Ee75txEKNKXK5
q6KqSsWSbUNe64bLoSWGtz58jnWwS5Nd3lGIzf493YgfokBw7srGB5Qec5oMg8jgkt1ZqKwYDdiC
ETn3jeyvm1Yq5RspCQcK3vECmlACc76KBCR64Xv3blGXYHYQPHxBhmf1r+DLaDz38/J3RSoHNc4t
rpGMsOwSAFAfC7gDR0YNqbjO7e94jO0oYZ0zZ3DrRDn23PVAE/ac0HkKUflVRn/oTHFHRqN4ij3Q
lOp1POQtnu32W8HKFGiKZoEGYIyLidE9wwlg/8nbKvQMPFRBSQVG5e0ydnO+TLNFOHvKyUSUUR2g
qF6V4k1XS/hd4Na1RZKMAVQt6aBXyOD2OaWSeAIE3yh/QviZMbcCxkio82QGGbdUcvl3pXeiXySM
JDfKE4P0PUl0Giqjd5aooZpDi7JouC0fUP39IpvawDTVQ6Ep72f+vub3qp1DRdsMTajl4N3NmFV0
El7ynMbYKHcYgbHVvSfd04IMwzCeKQVGeE4YTdfl2e3qBm6OPOS/EdBh+AAMJre41O/r6NtDlGEs
47HuS3LAbvcIOH4RTvmpZBtG0nRcTBQCkJWFqzFnTNnOYcP8eOInbp8D9r7kkWdwGmsKWSts6lKc
NPH+YhzxcEmINSa40B7TWnIxMfefmCPv+NO7b3ZlF1nuc9XFF/HqIfpeV/hxi4CCZAHp/IBgebX+
dx3NRxDJt99vxcMrSFIyLbe98QTIsCUuAes6rGYI9y5IX6Y5yy3zJ21ZF+9/b9RQCe4Z3FyVthGr
kpWN5ehq7jHN/SImErbygtEmsSwdboLizH2GYitEkP5PxEyLrCw//DyZThWWxwx4PvZOCfFcvVy4
4INjKh0HzIvgrWCeQ1hI15YsnKnmJMSEX6rOgd5uaPrh2BeTXspKF433CqiLvs3Z9ozNlfYNUaLt
Mr9lrFCxwG5c9MHp6LB4esBqd4MY/f5IrQ395pACpcWRgsG5mN9vBlCQXSnANJTwmukIbfWOaT5i
u96Gqt7NTpuq3++Xj05ZZahVJ8Q8/8G7xSwScrBN0nCwj/08geqR8cVxPzlQz84bwt8DqKJZmkPU
iV0V7NYZTI0gJxUoZYP4Y3HIKpL5mjpLPz4MEx3bHvpk8ogkyzarLNaNPkszmYaA8cPMLV0aJCci
xB6eg6grtoGApVjKfHM03RQV8eHHKTnRX3XJvOoiMnY61UIYzaqmF7dpjCk0WMH+ZLQZ1Eqvd8h4
WWrEdMFMzs4b98+0HlpPvnZesP9Yjz5+3OkbVZK2i083KVJcW6D2JVCsqBq/MZvL9p39Ny3Yhr7D
+nywL+vjeIiqeh551E/Z5dhqTZKgqtrOvrGKBNZ50CnrL0KjVodu0lKT/7zaRXOcLZapj1/YGcED
KWOSlSDZ+pznsnWUwoSQpMNgr3vKy4i/7KvpeUdWHstnKZZVNvjG4hfed1Pwhxs0UiuvViWGYOLt
4VNPv7qOvs3IwD3pdedM5Ay3z8SeDgRp+MCBjFNQISx0gfyoMbShYp1iC5Nh96yIIHqhSv7QUQ06
U7E2k3KH8JegcvksrPu/q/Ch26dR3LJIX3iBbv/4wUZaH9GY1ZutJ8cp7T1mTiL8w6mDSQDJ6f4W
hLtTkxbrsVGXo7STVdt80RUuw34PMDM6yUIir/NQ6XE30n/QoUZyyY2htLx6meOvosL17RwJUcsk
S4whCLMio+Ti5kWt8zsdhZfgtj8T0rvA2XXb3yZ/YHyC2W86KLokL/YZLL21Tmeq7HgbcQfGr51d
bI2UfZsJxbQjROup8xaTgpGehuDBpUaUYJha26qMMvc592nice6BMMCerVakuTqpC42oV/PwgUzm
LjURILwHhbSzy3rrqQGb4PlPHZ/SU9HGiHE53JwncWJqWPuD6Y8zgsXzKaxFWRqOCwzUBJyGNZ9U
KbN6ymcnBGqTVYeZwV7kh1iH2TBhPPiQggBFp0QecYOspXZ/DSVwE7NAFr1mf/P+FB0Eq5IPh7kj
29LJkD+vzw8aL3AZRhfIIFkqJEBcDLfGmI/IiC9GHfCt8086hxPmrzWzVb1qVd7J85mPBzZlIYUM
UacEDSJyojdTsFAki8JU39isCtTdvGNTERKXPpHUHwaj7JtddTDjv8MEG8TTuDnbqkBWf7md4TjB
hJiMrmKwRULHsL83uj/QnksDImYvTas0q3tiqCFvVz1dcxEKUMYgqYL+aI78rrn4Fr1YSv7VS4Gh
H/IgJZiABiOp9DjzBQbnoo69aS3uW+GAkGhS27dHwoZGCUCnFSHY55RMAqxxM/Dpp20+RuwBewn8
FMZSOyocJo/OtrKRZekpTU85VAgWtdlE1RCfceTEZxHaVzkt6XARyEsO1NJokryGbt0Tk7uJWTYM
AtU8x6jScxTAtDIfrVfJhXoBWt5a3/wvoGDpbC2GSQiv1ei1hymKg2f/PzG0oJSvj3oh8Bxqri8L
ERJT8oyPZAfvL7gQMEnhWuR/olUJRm7QbUQwKt4uHzLLqwwfdzQl3XPW7uoxXqVPasJOdBMnXxoj
H+bl4UbSpKL2Y82Nk5Zujc004hlvko2N4Y8M93YbNS+WXgXk2qcMC+s/3EZD4PrtTaxiXa0EjYYL
ReFLAw8wtsHY3HFjzhXlaWvEblrKH4JgDVR57IKHLD+C+5FFrE1u/8mmiUk4diQ+LPYQmyjfr+3x
YiPVxFo3T1QUD9BjXcwDgem35vbYoHjO5LO9hXqqCmgM/esXqDR96sah86naDj3hTPphqVOxum3t
QywDhg5rJN/iKDxtbr3O4KuxZVW4gN3b0sf6qeLNKf2kLabn7iLU6hI5DUMnLQYVSKcZDfWBCOsF
uxYVLJErzbsXKnka6jRxPX/LfcLPDV8vzQiEuYrMf1YiXvHGXqVS3Fq+MINBpKcW2HVcjtjn8GnN
eQE9uOs0YVsQgoB7+T0z3djhZCTvrrqVusGuWBvqAhAYmNpQWZqTglv6lFVQ9GztqO+gaPkru90g
RSTbps/BX+gyvWyfYJ2PdFOYfpZKwZg+yVolwqMevYmkW/Lawr1gctwdxNwWa9ojQU4nDjEjo7nm
IiePVJCUR3YoJn7vK9ROYqZkuMkw1O/CUR2wMCYUzkoZHEXnztSr16tHzj3qi/BwljaVva0IJtYK
Wr+1qWQOpn8o3Z73Ryja/4hRXJYM7mJvw+wKsDhQ3E/GEAZZuwqm6q+wRG4liCAdfaVjfhhWJBkw
6lGU4iBQmkfV6AVRhbklS57tYCIcUm2qmZzRkjwAXPLRjbZz/suAEVNnHuKyjw2U6Fxnn9lTPxOn
WVKw/a1O/m4X3nMr6bg9Gic74nSpYZCTo3z0zjC5TGw0Q5E+lNRbJhOrpA3KDOv9ohzvAFXx9Vk0
d4VMd9jYwMnx/mWIUozaoVL1xh05LsHLL4xiDTqTRd8XG5AbWtzw65k0logeWf7dFBdgmxRuoouO
F7p6CXtTcgvutqVeZPidJTast/fa/QSubBHAX/Kp5scy2ND1ycm5X9FjNDThBDG1YAsHrkwrwM7p
Rw7Z0ej2zc+qmvOiv8Ek79LLHFYJU/G27ShCfyAj9EtI8Rto+fMdI/kOy815NAzH24O92oA/Lcm2
HPdh4OCEs4IO+Jo9BLAiAkHXrLwKpQI+0Sq+OM3UYbE/DeiPeTzonPxpY6HHR2273vkYCZv4I4dv
zpVIb+DcIrmyninI0iJvnmN9PsuT+g1njS5MqEu8HdOfsbaiKR2pjFa/+v4/nISpmUiai4CcY5wH
dgEXA7426Y7W4spXvPuQ9wipFVvfuaaOOgycc5d9Hb9wL5KawPa6BlrxdMUaZy5Wid8DJW40H9Hj
ZptQEwJWSGdcHsO9zUGqQHCE1kJNkpsk/g4dZmH+WZNvnT0uxrcuWceSPaKpk2bKNdp0shjRZT7v
WJfKZiw8HoZSo28P0at00JDybH21jPEOFfAe7WGQahbuAADVxrpYWdHeGWH6Lab3Xqdqgq8dzj2w
BH25GfbdEJ04m5tLbGKCzlEbxEIk67BdbGLIIaD/MhTht2qyh60cAsHGfusyI8QlyVPXGcUB/9yk
ZMvibivR5ZHEKosxMknQIGZRX+2rHcE0eXGJA9b+5Hn+yTCcgLtKuDKT6KaCOVCmdzzyUrwws8EP
a/f+pm/vauImQ8cMDMuMsZwyANXJ6DHWQHu/3rnvqix1qcsw16RlF3NESaDGID0zBSRG79lO7R5P
T4OkXBde3h77Vjfw8Evz0nP6ve6fKqkGMbrQAHfsMtWsFwphXiB6s633llJEN2QHHK69ogCD3lO0
6X61xMCbAT8w2PVxVPF2dHtKIpeSvYntvCNwSgpw2k0ugeh14db1K+w36GH02FPlY99ttBtTTed7
He+dQVHRbpk96HIDhG4F+hzuwwkrIi15c8DqmDWZv8OM8Q2NkbHnM6OP1EuxqlwchHMe1iR754gJ
ZGxehX/o3Hbo6IVTcCTUTbtE3HSFR+nT4jzQ+rS7cX1MXUNhFh9LPOnbZrz/VO0pv+NYKPrmQuor
+q4bZosydGPNIq62cLmrYCLvgR4JQEWc3AN8jNfxDTTnz1bYIsYLRovMpsE0SQNY9VOSBhjydVWf
SpIoTzWf/8d8anvuApQuNcxRg+Ppbn4HJmOQiVATOwG0hNCK2FADZWOyIqdFGtDjlxUDmLlpqMth
m2bfZrg/Pj2/ujPNg2+V25ReBx2eh69hpQeXdRkt1XZMUXNFWk34WKxcSAw2IuX66DMiZ5IU9zvL
WYXHd9pxNaQVGON4b+xBCM1Z+BcQ5vnBG7qjMm5jtiUI7oRdx6b2n9kqYRVxYe5Lb+I4RqOtrD/T
OEW9AG0v7fHlb59n5/HG/0ipklDlufntAmaqqyhm4+dFwZZ5ZS8yexkyktDWl/oB/7sbD8Rp2Qfg
GBvFU1HE7jK/qr62RbyXuMb+JFT8+A/rgrXklT44f2l8/aDWBawTtqB3bNoP7HJVXb62gC5BoxWj
Xq3xP5dyR1mPedRqqdLTJ5qrSrxiU/Durd1LR0Tk5tD1KMyHfXa2hBvodToCiiYYylJOPPWwPjUU
tNw5jawsrqL+dFRkePBPf451STREvp/6AhYgRW03VrfUumKVWb8ayRVOirZer37jkq1TsNQxFc/H
Jpn7eyumVJcfXa9kT0e7CFIgkR/7h3EEc8NLJL8rwXz86trguTf6w+ulUpEAOmr+/MnezTooyoNZ
+UoU+Dg7pubKtZVqRpvMEfpoyIvSr1lQ/GLrnOzAkU8XIqlIzpo+xgdZ9d4TC25tpCM7vv25QpJo
lyja8VP8SWQVNW44VfJoAO0bWMHYpKx/akwNMUz6422g576mxAfpkQ9hR2JdgJH6n2PiUoXi9vFA
LOOm9onzbKQRoHKtQjE3F/nGyUyORRkqCTCEKZPFRL04voahS+5UQ8vtlKFg1gUjirl0sVBZLHD5
urv9pw2KukAHE/mjo8RfJ3/3Wo2m8D9hRnr3CfeZHSN2be8dzqURzKo25zk8i9FVGscoMwR0z6cF
p6ol3Nv8NUxih4iG7x9LgCkR4YJYjtDZ3UEDVqE4Iuf6lzdupsguFjJszyUEsN5565wPR4HOPhBZ
pkIe5M/QrVOnvWsWrZfoE6Usa2PG5PJsgOAz7kVxe5OHlFsRoTK6FsF1n2ByCw2BXGaynOt86F45
PRIP4aYOF0Koo669YHwLpg5cYJfqAfD8aYG5ZN0It7/9TDBeE+/xFio2vmrx/F09pF9+mWfUjXiS
ivSeN9/p3n4vFEPPmPphta4s2/ctaziUDwfcrNBbR8ullfE/eNL69pDmFlYse3JMkXgoHHCNy6Dt
zkd0nDFAjbUIEgYjAqZS2YITDXZAoUFSjKQFkV0Ha7gf+Ear0LbdOCeRitLE1wQ7QwEXsVh2NkFN
CvQ6/q5jGPoc5FQRLzBGR5Ga
`pragma protect end_protected
module DVI_TX_Top (
  clk42m,
  clk215m,
  ff_reset_n2_1,
  w_video_de,
  w_video_vs,
  w_video_hs,
  w_video_r,
  w_video_g,
  w_video_b,
  tmds_clk_p,
  tmds_clk_n,
  n36_6,
  tmds_d_p,
  tmds_d_n
)
;
input clk42m;
input clk215m;
input ff_reset_n2_1;
input w_video_de;
input w_video_vs;
input w_video_hs;
input [7:0] w_video_r;
input [7:0] w_video_g;
input [7:0] w_video_b;
output tmds_clk_p;
output tmds_clk_n;
output n36_6;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
wire VCC;
wire GND;
  \~rgb2dvi.DVI_TX_Top  rgb2dvi_inst (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* DVI_TX_Top */
module ip_sdram (
  clk85m,
  n36_6,
  O_sdram_clk_d,
  w_sdram_valid,
  w_sdram_refresh,
  ff_reset_n2_1,
  w_sdram_write,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_sdram_address,
  IO_sdram_dq_in,
  O_sdram_cke_d,
  ff_sdr_ready,
  O_sdram_ras_n_d,
  O_sdram_cas_n_d,
  O_sdram_wen_n_d,
  n646_3,
  n647_3,
  n648_3,
  n649_3,
  n650_3,
  n651_3,
  n652_3,
  n653_3,
  n654_3,
  n655_3,
  n656_3,
  n657_3,
  n658_3,
  n659_3,
  n660_3,
  n661_3,
  n662_3,
  n663_3,
  n664_3,
  n665_3,
  n666_3,
  n667_3,
  n668_3,
  n669_3,
  n670_3,
  n671_3,
  n672_3,
  n673_3,
  n674_3,
  n675_3,
  n676_3,
  n677_3,
  n680_4,
  w_sdram_rdata_en,
  slot_wait_d_4,
  O_sdram_dqm_d,
  O_sdram_addr_d_0,
  O_sdram_addr_d_1,
  O_sdram_addr_d_2,
  O_sdram_addr_d_3,
  O_sdram_addr_d_4,
  O_sdram_addr_d_5,
  O_sdram_addr_d_6,
  O_sdram_addr_d_7,
  O_sdram_addr_d_9,
  O_sdram_addr_d_10,
  w_sdram_rdata
)
;
input clk85m;
input n36_6;
input O_sdram_clk_d;
input w_sdram_valid;
input w_sdram_refresh;
input ff_reset_n2_1;
input w_sdram_write;
input [31:0] w_sdram_wdata;
input [3:0] w_sdram_wdata_mask;
input [16:2] w_sdram_address;
input [31:0] IO_sdram_dq_in;
output O_sdram_cke_d;
output ff_sdr_ready;
output O_sdram_ras_n_d;
output O_sdram_cas_n_d;
output O_sdram_wen_n_d;
output n646_3;
output n647_3;
output n648_3;
output n649_3;
output n650_3;
output n651_3;
output n652_3;
output n653_3;
output n654_3;
output n655_3;
output n656_3;
output n657_3;
output n658_3;
output n659_3;
output n660_3;
output n661_3;
output n662_3;
output n663_3;
output n664_3;
output n665_3;
output n666_3;
output n667_3;
output n668_3;
output n669_3;
output n670_3;
output n671_3;
output n672_3;
output n673_3;
output n674_3;
output n675_3;
output n676_3;
output n677_3;
output n680_4;
output w_sdram_rdata_en;
output slot_wait_d_4;
output [3:0] O_sdram_dqm_d;
output O_sdram_addr_d_0;
output O_sdram_addr_d_1;
output O_sdram_addr_d_2;
output O_sdram_addr_d_3;
output O_sdram_addr_d_4;
output O_sdram_addr_d_5;
output O_sdram_addr_d_6;
output O_sdram_addr_d_7;
output O_sdram_addr_d_9;
output O_sdram_addr_d_10;
output [31:0] w_sdram_rdata;
wire n10_3;
wire n356_3;
wire n291_3;
wire n387_3;
wire n1223_5;
wire n544_4;
wire n914_5;
wire n523_24;
wire ff_main_timer_12_6;
wire n259_11;
wire n262_13;
wire n271_12;
wire n394_11;
wire n465_10;
wire n468_10;
wire n471_10;
wire n474_10;
wire n477_10;
wire n480_10;
wire n530_11;
wire n532_11;
wire n533_11;
wire n534_11;
wire n535_11;
wire n536_11;
wire n463_6;
wire n320_10;
wire n319_10;
wire n318_10;
wire n316_10;
wire n314_10;
wire n312_10;
wire n526_17;
wire ff_sdr_address_9_5;
wire n354_6;
wire n352_6;
wire n348_6;
wire n346_6;
wire n344_6;
wire n10_5;
wire n810_6;
wire n810_7;
wire n356_4;
wire n245_7;
wire n581_7;
wire n390_4;
wire n544_6;
wire n544_7;
wire ff_main_timer_12_7;
wire ff_write_9;
wire n259_12;
wire n259_13;
wire n259_14;
wire n265_13;
wire n265_14;
wire n268_12;
wire n271_14;
wire n463_7;
wire n320_11;
wire n314_11;
wire n312_11;
wire n353_7;
wire ff_main_timer_12_8;
wire ff_main_timer_12_9;
wire ff_main_timer_12_10;
wire n259_15;
wire n316_13;
wire n353_9;
wire n468_14;
wire n810_9;
wire n262_16;
wire n245_9;
wire n468_16;
wire n527_15;
wire n20_8;
wire n268_14;
wire n581_9;
wire n383_6;
wire n371_6;
wire n10_7;
wire n302_5;
wire n383_8;
wire n471_13;
wire n271_16;
wire n544_9;
wire n529_11;
wire n265_16;
wire n21_9;
wire ff_write_13;
wire n341_9;
wire ff_main_timer_14_18;
wire n342_9;
wire n390_6;
wire n274_11;
wire n917_6;
wire ff_do_refresh;
wire ff_do_main_state;
wire ff_write;
wire [31:0] ff_wdata;
wire [3:0] ff_wdata_mask;
wire [6:0] ff_row_address;
wire [7:0] ff_col_address;
wire [4:0] ff_main_state;
wire [14:0] ff_main_timer;
wire VCC;
wire GND;
  LUT4 n10_s0 (
    .F(n10_3),
    .I0(w_sdram_valid),
    .I1(w_sdram_refresh),
    .I2(n10_7),
    .I3(n10_5) 
);
defparam n10_s0.INIT=16'hE000;
  LUT3 n356_s0 (
    .F(n356_3),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n356_4) 
);
defparam n356_s0.INIT=8'h10;
  LUT4 n291_s0 (
    .F(n291_3),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]),
    .I2(ff_main_timer_12_6),
    .I3(n810_6) 
);
defparam n291_s0.INIT=16'h0100;
  LUT3 n387_s0 (
    .F(n387_3),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(n356_4) 
);
defparam n387_s0.INIT=8'hE0;
  LUT2 n1223_s2 (
    .F(n1223_5),
    .I0(ff_reset_n2_1),
    .I1(ff_sdr_ready) 
);
defparam n1223_s2.INIT=4'h7;
  LUT4 n544_s1 (
    .F(n544_4),
    .I0(n544_9),
    .I1(n544_6),
    .I2(n544_7),
    .I3(ff_sdr_ready) 
);
defparam n544_s1.INIT=16'hBB0F;
  LUT2 n914_s2 (
    .F(n914_5),
    .I0(ff_do_refresh),
    .I1(ff_write) 
);
defparam n914_s2.INIT=4'h1;
  LUT4 n523_s20 (
    .F(n523_24),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(n581_7) 
);
defparam n523_s20.INIT=16'h6000;
  LUT3 ff_main_timer_12_s2 (
    .F(ff_main_timer_12_6),
    .I0(ff_main_timer[13]),
    .I1(ff_main_timer[14]),
    .I2(ff_main_timer_12_7) 
);
defparam ff_main_timer_12_s2.INIT=8'hEF;
  LUT4 n259_s7 (
    .F(n259_11),
    .I0(n259_12),
    .I1(ff_main_state[4]),
    .I2(n259_13),
    .I3(n259_14) 
);
defparam n259_s7.INIT=16'hBEAA;
  LUT4 n262_s9 (
    .F(n262_13),
    .I0(ff_write_9),
    .I1(ff_main_state[3]),
    .I2(n259_12),
    .I3(n262_16) 
);
defparam n262_s9.INIT=16'h030E;
  LUT4 n271_s8 (
    .F(n271_12),
    .I0(n271_16),
    .I1(n271_14),
    .I2(ff_main_state[0]),
    .I3(n259_14) 
);
defparam n271_s8.INIT=16'h7D55;
  LUT3 n394_s6 (
    .F(n394_11),
    .I0(ff_main_timer[0]),
    .I1(n371_6),
    .I2(ff_main_timer_12_6) 
);
defparam n394_s6.INIT=8'h10;
  LUT3 n465_s5 (
    .F(n465_10),
    .I0(n581_9),
    .I1(ff_sdr_ready),
    .I2(n390_6) 
);
defparam n465_s5.INIT=8'h07;
  LUT4 n468_s5 (
    .F(n468_10),
    .I0(n259_12),
    .I1(n914_5),
    .I2(n468_14),
    .I3(n468_16) 
);
defparam n468_s5.INIT=16'hEF00;
  LUT4 n471_s5 (
    .F(n471_10),
    .I0(ff_wdata_mask[3]),
    .I1(n471_13),
    .I2(n468_14),
    .I3(n383_6) 
);
defparam n471_s5.INIT=16'h008F;
  LUT4 n474_s5 (
    .F(n474_10),
    .I0(ff_wdata_mask[2]),
    .I1(n471_13),
    .I2(n468_14),
    .I3(n383_6) 
);
defparam n474_s5.INIT=16'h008F;
  LUT4 n477_s5 (
    .F(n477_10),
    .I0(ff_wdata_mask[1]),
    .I1(n471_13),
    .I2(n468_14),
    .I3(n383_6) 
);
defparam n477_s5.INIT=16'h008F;
  LUT4 n480_s5 (
    .F(n480_10),
    .I0(ff_wdata_mask[0]),
    .I1(n471_13),
    .I2(n468_14),
    .I3(n383_6) 
);
defparam n480_s5.INIT=16'h008F;
  LUT4 n530_s6 (
    .F(n530_11),
    .I0(ff_col_address[6]),
    .I1(n265_13),
    .I2(ff_row_address[6]),
    .I3(n245_9) 
);
defparam n530_s6.INIT=16'hF888;
  LUT4 n532_s6 (
    .F(n532_11),
    .I0(ff_col_address[4]),
    .I1(n265_13),
    .I2(ff_row_address[4]),
    .I3(n245_9) 
);
defparam n532_s6.INIT=16'hF888;
  LUT4 n533_s6 (
    .F(n533_11),
    .I0(ff_col_address[3]),
    .I1(n265_13),
    .I2(ff_row_address[3]),
    .I3(n245_9) 
);
defparam n533_s6.INIT=16'hF888;
  LUT4 n534_s6 (
    .F(n534_11),
    .I0(ff_col_address[2]),
    .I1(n265_13),
    .I2(ff_row_address[2]),
    .I3(n245_9) 
);
defparam n534_s6.INIT=16'hF888;
  LUT4 n535_s6 (
    .F(n535_11),
    .I0(ff_col_address[1]),
    .I1(n265_13),
    .I2(ff_row_address[1]),
    .I3(n245_9) 
);
defparam n535_s6.INIT=16'hF888;
  LUT4 n536_s6 (
    .F(n536_11),
    .I0(ff_col_address[0]),
    .I1(n265_13),
    .I2(ff_row_address[0]),
    .I3(n245_9) 
);
defparam n536_s6.INIT=16'hF888;
  LUT4 n463_s1 (
    .F(n463_6),
    .I0(n463_7),
    .I1(n265_13),
    .I2(n387_3),
    .I3(n390_4) 
);
defparam n463_s1.INIT=16'h000D;
  LUT2 n320_s4 (
    .F(n320_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11) 
);
defparam n320_s4.INIT=4'h6;
  LUT3 n319_s4 (
    .F(n319_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11),
    .I2(ff_main_timer[5]) 
);
defparam n319_s4.INIT=8'hB4;
  LUT4 n318_s4 (
    .F(n318_10),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(n320_11),
    .I3(ff_main_timer[6]) 
);
defparam n318_s4.INIT=16'hEF10;
  LUT3 n316_s4 (
    .F(n316_10),
    .I0(ff_main_timer[7]),
    .I1(n316_13),
    .I2(ff_main_timer[8]) 
);
defparam n316_s4.INIT=8'hB4;
  LUT3 n314_s4 (
    .F(n314_10),
    .I0(ff_main_timer[9]),
    .I1(n314_11),
    .I2(ff_main_timer[10]) 
);
defparam n314_s4.INIT=8'hB4;
  LUT4 n312_s4 (
    .F(n312_10),
    .I0(ff_main_timer[11]),
    .I1(n312_11),
    .I2(n314_11),
    .I3(ff_main_timer[12]) 
);
defparam n312_s4.INIT=16'hBF40;
  LUT3 n526_s10 (
    .F(n526_17),
    .I0(n544_7),
    .I1(n581_9),
    .I2(ff_sdr_ready) 
);
defparam n526_s10.INIT=8'hCA;
  LUT2 ff_sdr_address_10_s3 (
    .F(ff_sdr_address_9_5),
    .I0(n523_24),
    .I1(ff_sdr_ready) 
);
defparam ff_sdr_address_10_s3.INIT=4'hB;
  LUT3 n354_s1 (
    .F(n354_6),
    .I0(n371_6),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[0]) 
);
defparam n354_s1.INIT=8'h41;
  LUT4 n352_s1 (
    .F(n352_6),
    .I0(ff_main_timer[2]),
    .I1(n353_7),
    .I2(n371_6),
    .I3(ff_main_timer[3]) 
);
defparam n352_s1.INIT=16'h0B04;
  LUT3 n348_s1 (
    .F(n348_6),
    .I0(n371_6),
    .I1(ff_main_timer[7]),
    .I2(n316_13) 
);
defparam n348_s1.INIT=8'h14;
  LUT3 n346_s1 (
    .F(n346_6),
    .I0(n371_6),
    .I1(ff_main_timer[9]),
    .I2(n314_11) 
);
defparam n346_s1.INIT=8'h14;
  LUT4 n344_s1 (
    .F(n344_6),
    .I0(n312_11),
    .I1(n314_11),
    .I2(n371_6),
    .I3(ff_main_timer[11]) 
);
defparam n344_s1.INIT=16'h0708;
  LUT2 n10_s2 (
    .F(n10_5),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n10_s2.INIT=4'h4;
  LUT3 n810_s3 (
    .F(n810_6),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[0]) 
);
defparam n810_s3.INIT=8'h10;
  LUT2 n810_s4 (
    .F(n810_7),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]) 
);
defparam n810_s4.INIT=4'h4;
  LUT3 n356_s1 (
    .F(n356_4),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]) 
);
defparam n356_s1.INIT=8'h01;
  LUT2 n245_s4 (
    .F(n245_7),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n245_s4.INIT=4'h8;
  LUT2 n581_s4 (
    .F(n581_7),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[3]) 
);
defparam n581_s4.INIT=4'h4;
  LUT3 n390_s1 (
    .F(n390_4),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(n10_7) 
);
defparam n390_s1.INIT=8'h10;
  LUT4 n544_s3 (
    .F(n544_6),
    .I0(n245_9),
    .I1(ff_row_address[5]),
    .I2(n523_24),
    .I3(O_sdram_addr_d_5) 
);
defparam n544_s3.INIT=16'h7077;
  LUT3 n544_s4 (
    .F(n544_7),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(n356_4) 
);
defparam n544_s4.INIT=8'h40;
  LUT4 ff_main_timer_12_s3 (
    .F(ff_main_timer_12_7),
    .I0(n320_11),
    .I1(ff_main_timer_12_8),
    .I2(ff_main_timer_12_9),
    .I3(ff_main_timer_12_10) 
);
defparam ff_main_timer_12_s3.INIT=16'h8000;
  LUT4 ff_write_s4 (
    .F(ff_write_9),
    .I0(n10_5),
    .I1(ff_main_state[2]),
    .I2(n810_6),
    .I3(n810_7) 
);
defparam ff_write_s4.INIT=16'hF800;
  LUT2 n259_s8 (
    .F(n259_12),
    .I0(ff_do_refresh),
    .I1(n581_9) 
);
defparam n259_s8.INIT=4'h8;
  LUT4 n259_s9 (
    .F(n259_13),
    .I0(n271_14),
    .I1(ff_main_state[3]),
    .I2(n245_7),
    .I3(ff_main_state[2]) 
);
defparam n259_s9.INIT=16'h8000;
  LUT2 n259_s10 (
    .F(n259_14),
    .I0(ff_write_9),
    .I1(n259_15) 
);
defparam n259_s10.INIT=4'h1;
  LUT2 n265_s9 (
    .F(n265_13),
    .I0(ff_do_refresh),
    .I1(n581_9) 
);
defparam n265_s9.INIT=4'h4;
  LUT4 n265_s10 (
    .F(n265_14),
    .I0(n271_14),
    .I1(n245_7),
    .I2(ff_main_state[2]),
    .I3(n259_14) 
);
defparam n265_s10.INIT=16'h7800;
  LUT4 n268_s8 (
    .F(n268_12),
    .I0(n271_14),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]),
    .I3(n259_14) 
);
defparam n268_s8.INIT=16'h7800;
  LUT3 n271_s10 (
    .F(n271_14),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready) 
);
defparam n271_s10.INIT=8'hC5;
  LUT2 n463_s2 (
    .F(n463_7),
    .I0(ff_sdr_ready),
    .I1(n523_24) 
);
defparam n463_s2.INIT=4'h8;
  LUT4 n320_s5 (
    .F(n320_11),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]),
    .I3(ff_main_timer[3]) 
);
defparam n320_s5.INIT=16'h0001;
  LUT3 n314_s5 (
    .F(n314_11),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(n316_13) 
);
defparam n314_s5.INIT=8'h10;
  LUT2 n312_s5 (
    .F(n312_11),
    .I0(ff_main_timer[9]),
    .I1(ff_main_timer[10]) 
);
defparam n312_s5.INIT=4'h1;
  LUT2 n353_s2 (
    .F(n353_7),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]) 
);
defparam n353_s2.INIT=4'h1;
  LUT3 ff_main_timer_12_s4 (
    .F(ff_main_timer_12_8),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(ff_main_timer[6]) 
);
defparam ff_main_timer_12_s4.INIT=8'h01;
  LUT4 ff_main_timer_12_s5 (
    .F(ff_main_timer_12_9),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(ff_main_timer[9]),
    .I3(ff_main_timer[10]) 
);
defparam ff_main_timer_12_s5.INIT=16'h0001;
  LUT2 ff_main_timer_12_s6 (
    .F(ff_main_timer_12_10),
    .I0(ff_main_timer[11]),
    .I1(ff_main_timer[12]) 
);
defparam ff_main_timer_12_s6.INIT=4'h1;
  LUT4 n259_s11 (
    .F(n259_15),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]),
    .I3(n581_7) 
);
defparam n259_s11.INIT=16'h7000;
  LUT4 n316_s6 (
    .F(n316_13),
    .I0(n320_11),
    .I1(ff_main_timer[4]),
    .I2(ff_main_timer[5]),
    .I3(ff_main_timer[6]) 
);
defparam n316_s6.INIT=16'h0002;
  LUT4 n353_s3 (
    .F(n353_9),
    .I0(n371_6),
    .I1(ff_main_timer[2]),
    .I2(ff_main_timer[0]),
    .I3(ff_main_timer[1]) 
);
defparam n353_s3.INIT=16'h4441;
  LUT4 n468_s8 (
    .F(n468_14),
    .I0(n581_9),
    .I1(ff_do_refresh),
    .I2(ff_sdr_ready),
    .I3(n523_24) 
);
defparam n468_s8.INIT=16'hE000;
  LUT3 n810_s5 (
    .F(n810_9),
    .I0(n810_6),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]) 
);
defparam n810_s5.INIT=8'h20;
  LUT4 n262_s11 (
    .F(n262_16),
    .I0(n271_14),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[2]) 
);
defparam n262_s11.INIT=16'h8000;
  LUT3 n245_s5 (
    .F(n245_9),
    .I0(n10_7),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]) 
);
defparam n245_s5.INIT=8'h80;
  LUT4 n468_s9 (
    .F(n468_16),
    .I0(n390_4),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(n356_4) 
);
defparam n468_s9.INIT=16'h4555;
  LUT4 n527_s8 (
    .F(n527_15),
    .I0(ff_sdr_ready),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[1]),
    .I3(n356_4) 
);
defparam n527_s8.INIT=16'h4555;
  LUT4 n20_s2 (
    .F(n20_8),
    .I0(w_sdram_refresh),
    .I1(n10_7),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n20_s2.INIT=16'h0800;
  LUT4 n268_s9 (
    .F(n268_14),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(n810_9),
    .I3(n268_12) 
);
defparam n268_s9.INIT=16'hFFF4;
  LUT4 n581_s5 (
    .F(n581_9),
    .I0(ff_main_state[2]),
    .I1(n581_7),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n581_s5.INIT=16'h0800;
  LUT4 n383_s2 (
    .F(n383_6),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n383_s2.INIT=16'h0002;
  LUT4 n371_s2 (
    .F(n371_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(n390_4) 
);
defparam n371_s2.INIT=16'hFF01;
  LUT3 n10_s3 (
    .F(n10_7),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]) 
);
defparam n10_s3.INIT=8'h10;
  LUT4 n302_s1 (
    .F(n302_5),
    .I0(ff_main_timer_12_6),
    .I1(n810_6),
    .I2(ff_main_state[4]),
    .I3(ff_main_state[3]) 
);
defparam n302_s1.INIT=16'h0400;
  LUT4 n383_s3 (
    .F(n383_8),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n356_4),
    .I3(n383_6) 
);
defparam n383_s3.INIT=16'hFF10;
  LUT3 n471_s7 (
    .F(n471_13),
    .I0(ff_write),
    .I1(ff_do_refresh),
    .I2(n581_9) 
);
defparam n471_s7.INIT=8'h20;
  LUT4 n271_s11 (
    .F(n271_16),
    .I0(n10_3),
    .I1(ff_do_refresh),
    .I2(n581_9),
    .I3(n371_6) 
);
defparam n271_s11.INIT=16'h0045;
  LUT3 n544_s5 (
    .F(n544_9),
    .I0(ff_col_address[5]),
    .I1(ff_do_refresh),
    .I2(n581_9) 
);
defparam n544_s5.INIT=8'h20;
  LUT3 n529_s6 (
    .F(n529_11),
    .I0(ff_col_address[7]),
    .I1(ff_do_refresh),
    .I2(n581_9) 
);
defparam n529_s6.INIT=8'h20;
  LUT4 n265_s11 (
    .F(n265_16),
    .I0(n245_9),
    .I1(ff_do_refresh),
    .I2(n581_9),
    .I3(n265_14) 
);
defparam n265_s11.INIT=16'hFFBA;
  LUT4 n21_s3 (
    .F(n21_9),
    .I0(ff_write_9),
    .I1(ff_write),
    .I2(w_sdram_write),
    .I3(n10_3) 
);
defparam n21_s3.INIT=16'hF044;
  LUT2 ff_write_s6 (
    .F(ff_write_13),
    .I0(n10_3),
    .I1(ff_write_9) 
);
defparam ff_write_s6.INIT=4'hE;
  LUT4 n341_s3 (
    .F(n341_9),
    .I0(ff_main_timer_12_7),
    .I1(ff_main_timer[13]),
    .I2(n371_6),
    .I3(ff_main_timer[14]) 
);
defparam n341_s3.INIT=16'h0D00;
  LUT4 ff_main_timer_14_s8 (
    .F(ff_main_timer_14_18),
    .I0(ff_main_timer[14]),
    .I1(ff_main_timer[13]),
    .I2(n371_6),
    .I3(ff_main_timer_12_7) 
);
defparam ff_main_timer_14_s8.INIT=16'hFEFF;
  LUT4 n342_s3 (
    .F(n342_9),
    .I0(ff_main_timer[14]),
    .I1(n371_6),
    .I2(ff_main_timer[13]),
    .I3(ff_main_timer_12_7) 
);
defparam n342_s3.INIT=16'h0230;
  LUT4 n390_s2 (
    .F(n390_6),
    .I0(n383_6),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]),
    .I3(n10_7) 
);
defparam n390_s2.INIT=16'hABAA;
  LUT4 n274_s6 (
    .F(n274_11),
    .I0(n10_7),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]),
    .I3(ff_write_9) 
);
defparam n274_s6.INIT=16'hFF80;
  LUT4 n917_s2 (
    .F(n917_6),
    .I0(ff_reset_n2_1),
    .I1(n810_6),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n917_s2.INIT=16'hF7FF;
  DFFRE ff_wdata_31_s0 (
    .Q(ff_wdata[31]),
    .D(w_sdram_wdata[31]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_30_s0 (
    .Q(ff_wdata[30]),
    .D(w_sdram_wdata[30]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_29_s0 (
    .Q(ff_wdata[29]),
    .D(w_sdram_wdata[29]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_28_s0 (
    .Q(ff_wdata[28]),
    .D(w_sdram_wdata[28]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_27_s0 (
    .Q(ff_wdata[27]),
    .D(w_sdram_wdata[27]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_26_s0 (
    .Q(ff_wdata[26]),
    .D(w_sdram_wdata[26]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_25_s0 (
    .Q(ff_wdata[25]),
    .D(w_sdram_wdata[25]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_24_s0 (
    .Q(ff_wdata[24]),
    .D(w_sdram_wdata[24]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_23_s0 (
    .Q(ff_wdata[23]),
    .D(w_sdram_wdata[23]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_22_s0 (
    .Q(ff_wdata[22]),
    .D(w_sdram_wdata[22]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_21_s0 (
    .Q(ff_wdata[21]),
    .D(w_sdram_wdata[21]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_20_s0 (
    .Q(ff_wdata[20]),
    .D(w_sdram_wdata[20]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_19_s0 (
    .Q(ff_wdata[19]),
    .D(w_sdram_wdata[19]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_18_s0 (
    .Q(ff_wdata[18]),
    .D(w_sdram_wdata[18]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_17_s0 (
    .Q(ff_wdata[17]),
    .D(w_sdram_wdata[17]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_16_s0 (
    .Q(ff_wdata[16]),
    .D(w_sdram_wdata[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_15_s0 (
    .Q(ff_wdata[15]),
    .D(w_sdram_wdata[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_14_s0 (
    .Q(ff_wdata[14]),
    .D(w_sdram_wdata[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_13_s0 (
    .Q(ff_wdata[13]),
    .D(w_sdram_wdata[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_12_s0 (
    .Q(ff_wdata[12]),
    .D(w_sdram_wdata[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_11_s0 (
    .Q(ff_wdata[11]),
    .D(w_sdram_wdata[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_10_s0 (
    .Q(ff_wdata[10]),
    .D(w_sdram_wdata[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_9_s0 (
    .Q(ff_wdata[9]),
    .D(w_sdram_wdata[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_8_s0 (
    .Q(ff_wdata[8]),
    .D(w_sdram_wdata[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_7_s0 (
    .Q(ff_wdata[7]),
    .D(w_sdram_wdata[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(ff_wdata[6]),
    .D(w_sdram_wdata[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(ff_wdata[5]),
    .D(w_sdram_wdata[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(ff_wdata[4]),
    .D(w_sdram_wdata[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(ff_wdata[3]),
    .D(w_sdram_wdata[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(ff_wdata[2]),
    .D(w_sdram_wdata[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(ff_wdata[1]),
    .D(w_sdram_wdata[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(ff_wdata[0]),
    .D(w_sdram_wdata[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_3_s0 (
    .Q(ff_wdata_mask[3]),
    .D(w_sdram_wdata_mask[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_2_s0 (
    .Q(ff_wdata_mask[2]),
    .D(w_sdram_wdata_mask[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_1_s0 (
    .Q(ff_wdata_mask[1]),
    .D(w_sdram_wdata_mask[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_0_s0 (
    .Q(ff_wdata_mask[0]),
    .D(w_sdram_wdata_mask[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_6_s0 (
    .Q(ff_row_address[6]),
    .D(w_sdram_address[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_5_s0 (
    .Q(ff_row_address[5]),
    .D(w_sdram_address[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_4_s0 (
    .Q(ff_row_address[4]),
    .D(w_sdram_address[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_3_s0 (
    .Q(ff_row_address[3]),
    .D(w_sdram_address[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_2_s0 (
    .Q(ff_row_address[2]),
    .D(w_sdram_address[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_1_s0 (
    .Q(ff_row_address[1]),
    .D(w_sdram_address[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_0_s0 (
    .Q(ff_row_address[0]),
    .D(w_sdram_address[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_7_s0 (
    .Q(ff_col_address[7]),
    .D(w_sdram_address[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_6_s0 (
    .Q(ff_col_address[6]),
    .D(w_sdram_address[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_5_s0 (
    .Q(ff_col_address[5]),
    .D(w_sdram_address[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_4_s0 (
    .Q(ff_col_address[4]),
    .D(w_sdram_address[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_3_s0 (
    .Q(ff_col_address[3]),
    .D(w_sdram_address[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_2_s0 (
    .Q(ff_col_address[2]),
    .D(w_sdram_address[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_1_s0 (
    .Q(ff_col_address[1]),
    .D(w_sdram_address[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_0_s0 (
    .Q(ff_col_address[0]),
    .D(w_sdram_address[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFR ff_main_state_4_s0 (
    .Q(ff_main_state[4]),
    .D(n259_11),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_3_s0 (
    .Q(ff_main_state[3]),
    .D(n262_13),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_2_s0 (
    .Q(ff_main_state[2]),
    .D(n265_16),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_1_s0 (
    .Q(ff_main_state[1]),
    .D(n268_14),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_0_s0 (
    .Q(ff_main_state[0]),
    .D(n271_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_initial_finish_s0 (
    .Q(O_sdram_cke_d),
    .D(VCC),
    .CLK(clk85m),
    .CE(n291_3),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_ready_s0 (
    .Q(ff_sdr_ready),
    .D(VCC),
    .CLK(clk85m),
    .CE(n302_5),
    .RESET(n36_6) 
);
  DFFRE ff_main_timer_12_s0 (
    .Q(ff_main_timer[12]),
    .D(n312_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_10_s0 (
    .Q(ff_main_timer[10]),
    .D(n314_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_8_s0 (
    .Q(ff_main_timer[8]),
    .D(n316_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_6_s0 (
    .Q(ff_main_timer[6]),
    .D(n318_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_5_s0 (
    .Q(ff_main_timer[5]),
    .D(n319_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFRE ff_main_timer_4_s0 (
    .Q(ff_main_timer[4]),
    .D(n320_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_6) 
);
  DFFS ff_sdr_command_2_s0 (
    .Q(O_sdram_ras_n_d),
    .D(n463_6),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_1_s0 (
    .Q(O_sdram_cas_n_d),
    .D(n465_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_0_s0 (
    .Q(O_sdram_wen_n_d),
    .D(n468_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_3_s0 (
    .Q(O_sdram_dqm_d[3]),
    .D(n471_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_2_s0 (
    .Q(O_sdram_dqm_d[2]),
    .D(n474_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_1_s0 (
    .Q(O_sdram_dqm_d[1]),
    .D(n477_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_0_s0 (
    .Q(O_sdram_dqm_d[0]),
    .D(n480_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFR ff_sdr_address_5_s0 (
    .Q(O_sdram_addr_d_5),
    .D(n544_4),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFF n646_s0 (
    .Q(n646_3),
    .D(ff_wdata[31]),
    .CLK(clk85m) 
);
  DFF n647_s0 (
    .Q(n647_3),
    .D(ff_wdata[30]),
    .CLK(clk85m) 
);
  DFF n648_s0 (
    .Q(n648_3),
    .D(ff_wdata[29]),
    .CLK(clk85m) 
);
  DFF n649_s0 (
    .Q(n649_3),
    .D(ff_wdata[28]),
    .CLK(clk85m) 
);
  DFF n650_s0 (
    .Q(n650_3),
    .D(ff_wdata[27]),
    .CLK(clk85m) 
);
  DFF n651_s0 (
    .Q(n651_3),
    .D(ff_wdata[26]),
    .CLK(clk85m) 
);
  DFF n652_s0 (
    .Q(n652_3),
    .D(ff_wdata[25]),
    .CLK(clk85m) 
);
  DFF n653_s0 (
    .Q(n653_3),
    .D(ff_wdata[24]),
    .CLK(clk85m) 
);
  DFF n654_s0 (
    .Q(n654_3),
    .D(ff_wdata[23]),
    .CLK(clk85m) 
);
  DFF n655_s0 (
    .Q(n655_3),
    .D(ff_wdata[22]),
    .CLK(clk85m) 
);
  DFF n656_s0 (
    .Q(n656_3),
    .D(ff_wdata[21]),
    .CLK(clk85m) 
);
  DFF n657_s0 (
    .Q(n657_3),
    .D(ff_wdata[20]),
    .CLK(clk85m) 
);
  DFF n658_s0 (
    .Q(n658_3),
    .D(ff_wdata[19]),
    .CLK(clk85m) 
);
  DFF n659_s0 (
    .Q(n659_3),
    .D(ff_wdata[18]),
    .CLK(clk85m) 
);
  DFF n660_s0 (
    .Q(n660_3),
    .D(ff_wdata[17]),
    .CLK(clk85m) 
);
  DFF n661_s0 (
    .Q(n661_3),
    .D(ff_wdata[16]),
    .CLK(clk85m) 
);
  DFF n662_s0 (
    .Q(n662_3),
    .D(ff_wdata[15]),
    .CLK(clk85m) 
);
  DFF n663_s0 (
    .Q(n663_3),
    .D(ff_wdata[14]),
    .CLK(clk85m) 
);
  DFF n664_s0 (
    .Q(n664_3),
    .D(ff_wdata[13]),
    .CLK(clk85m) 
);
  DFF n665_s0 (
    .Q(n665_3),
    .D(ff_wdata[12]),
    .CLK(clk85m) 
);
  DFF n666_s0 (
    .Q(n666_3),
    .D(ff_wdata[11]),
    .CLK(clk85m) 
);
  DFF n667_s0 (
    .Q(n667_3),
    .D(ff_wdata[10]),
    .CLK(clk85m) 
);
  DFF n668_s0 (
    .Q(n668_3),
    .D(ff_wdata[9]),
    .CLK(clk85m) 
);
  DFF n669_s0 (
    .Q(n669_3),
    .D(ff_wdata[8]),
    .CLK(clk85m) 
);
  DFF n670_s0 (
    .Q(n670_3),
    .D(ff_wdata[7]),
    .CLK(clk85m) 
);
  DFF n671_s0 (
    .Q(n671_3),
    .D(ff_wdata[6]),
    .CLK(clk85m) 
);
  DFF n672_s0 (
    .Q(n672_3),
    .D(ff_wdata[5]),
    .CLK(clk85m) 
);
  DFF n673_s0 (
    .Q(n673_3),
    .D(ff_wdata[4]),
    .CLK(clk85m) 
);
  DFF n674_s0 (
    .Q(n674_3),
    .D(ff_wdata[3]),
    .CLK(clk85m) 
);
  DFF n675_s0 (
    .Q(n675_3),
    .D(ff_wdata[2]),
    .CLK(clk85m) 
);
  DFF n676_s0 (
    .Q(n676_3),
    .D(ff_wdata[1]),
    .CLK(clk85m) 
);
  DFF n677_s0 (
    .Q(n677_3),
    .D(ff_wdata[0]),
    .CLK(clk85m) 
);
  DFFR n680_s0 (
    .Q(n680_4),
    .D(n581_9),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_31_s0 (
    .Q(w_sdram_rdata[31]),
    .D(IO_sdram_dq_in[31]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_30_s0 (
    .Q(w_sdram_rdata[30]),
    .D(IO_sdram_dq_in[30]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_29_s0 (
    .Q(w_sdram_rdata[29]),
    .D(IO_sdram_dq_in[29]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_28_s0 (
    .Q(w_sdram_rdata[28]),
    .D(IO_sdram_dq_in[28]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_27_s0 (
    .Q(w_sdram_rdata[27]),
    .D(IO_sdram_dq_in[27]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_26_s0 (
    .Q(w_sdram_rdata[26]),
    .D(IO_sdram_dq_in[26]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_25_s0 (
    .Q(w_sdram_rdata[25]),
    .D(IO_sdram_dq_in[25]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_24_s0 (
    .Q(w_sdram_rdata[24]),
    .D(IO_sdram_dq_in[24]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_23_s0 (
    .Q(w_sdram_rdata[23]),
    .D(IO_sdram_dq_in[23]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_22_s0 (
    .Q(w_sdram_rdata[22]),
    .D(IO_sdram_dq_in[22]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_21_s0 (
    .Q(w_sdram_rdata[21]),
    .D(IO_sdram_dq_in[21]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_20_s0 (
    .Q(w_sdram_rdata[20]),
    .D(IO_sdram_dq_in[20]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_19_s0 (
    .Q(w_sdram_rdata[19]),
    .D(IO_sdram_dq_in[19]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_18_s0 (
    .Q(w_sdram_rdata[18]),
    .D(IO_sdram_dq_in[18]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_17_s0 (
    .Q(w_sdram_rdata[17]),
    .D(IO_sdram_dq_in[17]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_16_s0 (
    .Q(w_sdram_rdata[16]),
    .D(IO_sdram_dq_in[16]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_15_s0 (
    .Q(w_sdram_rdata[15]),
    .D(IO_sdram_dq_in[15]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_14_s0 (
    .Q(w_sdram_rdata[14]),
    .D(IO_sdram_dq_in[14]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_13_s0 (
    .Q(w_sdram_rdata[13]),
    .D(IO_sdram_dq_in[13]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_12_s0 (
    .Q(w_sdram_rdata[12]),
    .D(IO_sdram_dq_in[12]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_11_s0 (
    .Q(w_sdram_rdata[11]),
    .D(IO_sdram_dq_in[11]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_10_s0 (
    .Q(w_sdram_rdata[10]),
    .D(IO_sdram_dq_in[10]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_9_s0 (
    .Q(w_sdram_rdata[9]),
    .D(IO_sdram_dq_in[9]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_8_s0 (
    .Q(w_sdram_rdata[8]),
    .D(IO_sdram_dq_in[8]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_7_s0 (
    .Q(w_sdram_rdata[7]),
    .D(IO_sdram_dq_in[7]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_6_s0 (
    .Q(w_sdram_rdata[6]),
    .D(IO_sdram_dq_in[6]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_5_s0 (
    .Q(w_sdram_rdata[5]),
    .D(IO_sdram_dq_in[5]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_4_s0 (
    .Q(w_sdram_rdata[4]),
    .D(IO_sdram_dq_in[4]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_3_s0 (
    .Q(w_sdram_rdata[3]),
    .D(IO_sdram_dq_in[3]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_2_s0 (
    .Q(w_sdram_rdata[2]),
    .D(IO_sdram_dq_in[2]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_1_s0 (
    .Q(w_sdram_rdata[1]),
    .D(IO_sdram_dq_in[1]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_0_s0 (
    .Q(w_sdram_rdata[0]),
    .D(IO_sdram_dq_in[0]),
    .CLK(O_sdram_clk_d),
    .CE(n810_9),
    .RESET(n36_6) 
);
  DFFR ff_sdr_read_data_en_s0 (
    .Q(w_sdram_rdata_en),
    .D(n914_5),
    .CLK(clk85m),
    .RESET(n917_6) 
);
  DFFRE ff_do_refresh_s1 (
    .Q(ff_do_refresh),
    .D(n20_8),
    .CLK(clk85m),
    .CE(ff_write_13),
    .RESET(n36_6) 
);
defparam ff_do_refresh_s1.INIT=1'b0;
  DFFRE ff_do_main_state_s1 (
    .Q(ff_do_main_state),
    .D(n245_9),
    .CLK(clk85m),
    .CE(n274_11),
    .RESET(n36_6) 
);
defparam ff_do_main_state_s1.INIT=1'b0;
  DFFRE ff_sdr_address_7_s1 (
    .Q(O_sdram_addr_d_7),
    .D(n529_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_7_s1.INIT=1'b0;
  DFFRE ff_sdr_address_6_s1 (
    .Q(O_sdram_addr_d_6),
    .D(n530_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_6_s1.INIT=1'b0;
  DFFRE ff_sdr_address_4_s1 (
    .Q(O_sdram_addr_d_4),
    .D(n532_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_4_s1.INIT=1'b0;
  DFFRE ff_sdr_address_3_s1 (
    .Q(O_sdram_addr_d_3),
    .D(n533_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_3_s1.INIT=1'b0;
  DFFRE ff_sdr_address_2_s1 (
    .Q(O_sdram_addr_d_2),
    .D(n534_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_2_s1.INIT=1'b0;
  DFFRE ff_sdr_address_1_s1 (
    .Q(O_sdram_addr_d_1),
    .D(n535_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_1_s1.INIT=1'b0;
  DFFRE ff_sdr_address_0_s1 (
    .Q(O_sdram_addr_d_0),
    .D(n536_11),
    .CLK(clk85m),
    .CE(n523_24),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_0_s1.INIT=1'b0;
  DFFS ff_main_timer_0_s2 (
    .Q(ff_main_timer[0]),
    .D(n394_11),
    .CLK(clk85m),
    .SET(n387_3) 
);
  DFFRE ff_sdr_address_10_s1 (
    .Q(O_sdram_addr_d_10),
    .D(n526_17),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_5),
    .RESET(n36_6) 
);
defparam ff_sdr_address_10_s1.INIT=1'b0;
  DFFRE ff_sdr_address_9_s1 (
    .Q(O_sdram_addr_d_9),
    .D(n527_15),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_5),
    .RESET(n36_6) 
);
defparam ff_sdr_address_9_s1.INIT=1'b0;
  DFFSE ff_main_timer_11_s3 (
    .Q(ff_main_timer[11]),
    .D(n344_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_3) 
);
defparam ff_main_timer_11_s3.INIT=1'b1;
  DFFSE ff_main_timer_9_s3 (
    .Q(ff_main_timer[9]),
    .D(n346_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_3) 
);
defparam ff_main_timer_9_s3.INIT=1'b1;
  DFFSE ff_main_timer_7_s3 (
    .Q(ff_main_timer[7]),
    .D(n348_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_3) 
);
defparam ff_main_timer_7_s3.INIT=1'b1;
  DFFSE ff_main_timer_3_s3 (
    .Q(ff_main_timer[3]),
    .D(n352_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n383_8) 
);
defparam ff_main_timer_3_s3.INIT=1'b1;
  DFFSE ff_main_timer_2_s3 (
    .Q(ff_main_timer[2]),
    .D(n353_9),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n387_3) 
);
defparam ff_main_timer_2_s3.INIT=1'b1;
  DFFSE ff_main_timer_1_s3 (
    .Q(ff_main_timer[1]),
    .D(n354_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n390_6) 
);
defparam ff_main_timer_1_s3.INIT=1'b1;
  DFFR ff_write_s5 (
    .Q(ff_write),
    .D(n21_9),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_write_s5.INIT=1'b0;
  DFFS ff_main_timer_14_s7 (
    .Q(ff_main_timer[14]),
    .D(n341_9),
    .CLK(clk85m),
    .SET(n356_3) 
);
defparam ff_main_timer_14_s7.INIT=1'b1;
  DFFS ff_main_timer_13_s5 (
    .Q(ff_main_timer[13]),
    .D(n342_9),
    .CLK(clk85m),
    .SET(n356_3) 
);
defparam ff_main_timer_13_s5.INIT=1'b1;
  INV slot_wait_d_s0 (
    .O(slot_wait_d_4),
    .I(ff_sdr_ready) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_sdram */
module ip_ws2812_led (
  clk85m,
  n36_6,
  ff_wr,
  w_green,
  w_red,
  w_blue,
  ws2812_led_d,
  w_sending
)
;
input clk85m;
input n36_6;
input ff_wr;
input [5:4] w_green;
input [5:5] w_red;
input [5:5] w_blue;
output ws2812_led_d;
output w_sending;
wire n124_5;
wire n125_5;
wire n128_5;
wire n131_5;
wire n132_5;
wire n133_5;
wire n135_5;
wire n138_6;
wire n304_3;
wire n305_3;
wire n312_3;
wire n320_3;
wire n102_92;
wire n103_90;
wire n104_90;
wire n106_90;
wire n107_93;
wire n119_85;
wire n121_85;
wire n122_86;
wire ff_send_data_23_8;
wire ff_sending_6;
wire ff_count_14_7;
wire n321_6;
wire n310_7;
wire n311_7;
wire n313_7;
wire n314_7;
wire n315_7;
wire n316_7;
wire n317_7;
wire n302_7;
wire n303_7;
wire n306_7;
wire n307_7;
wire n308_7;
wire n309_7;
wire n318_7;
wire n319_7;
wire n112_88;
wire n114_88;
wire n115_88;
wire n172_4;
wire n124_6;
wire n124_7;
wire n132_7;
wire n133_6;
wire n135_6;
wire n104_91;
wire n104_92;
wire n121_86;
wire ff_send_data_23_9;
wire ff_send_data_23_10;
wire ff_sending_7;
wire n112_89;
wire n172_5;
wire n128_8;
wire n131_8;
wire n102_95;
wire ff_send_data_23_11;
wire ff_send_data_23_12;
wire n132_10;
wire ff_sending_10;
wire n102_97;
wire n102_99;
wire n105_92;
wire n114_91;
wire n128_10;
wire n132_12;
wire n131_10;
wire n108_84;
wire ff_led_11;
wire n131_12;
wire n172_7;
wire n135_9;
wire n111_91;
wire ff_state_5_10;
wire n119_88;
wire n128_12;
wire [5:0] ff_state;
wire [14:0] ff_count;
wire [23:4] ff_send_data;
wire VCC;
wire GND;
  LUT4 n124_s2 (
    .F(n124_5),
    .I0(n172_4),
    .I1(n124_6),
    .I2(n124_7),
    .I3(ff_count[14]) 
);
defparam n124_s2.INIT=16'h3F80;
  LUT4 n125_s2 (
    .F(n125_5),
    .I0(n128_5),
    .I1(ff_count[12]),
    .I2(n124_6),
    .I3(ff_count[13]) 
);
defparam n125_s2.INIT=16'hCF20;
  LUT4 n128_s2 (
    .F(n128_5),
    .I0(n128_12),
    .I1(n172_4),
    .I2(ff_count[10]),
    .I3(n128_10) 
);
defparam n128_s2.INIT=16'h0DF0;
  LUT3 n131_s2 (
    .F(n131_5),
    .I0(n131_12),
    .I1(ff_count[7]),
    .I2(n131_10) 
);
defparam n131_s2.INIT=8'h14;
  LUT4 n132_s2 (
    .F(n132_5),
    .I0(n132_10),
    .I1(n132_7),
    .I2(n124_6),
    .I3(n132_12) 
);
defparam n132_s2.INIT=16'hDF00;
  LUT4 n133_s2 (
    .F(n133_5),
    .I0(ff_count[4]),
    .I1(n133_6),
    .I2(n131_12),
    .I3(ff_count[5]) 
);
defparam n133_s2.INIT=16'h0B04;
  LUT4 n135_s2 (
    .F(n135_5),
    .I0(n132_7),
    .I1(ff_count[3]),
    .I2(n135_6),
    .I3(n135_9) 
);
defparam n135_s2.INIT=16'h553C;
  LUT2 n138_s3 (
    .F(n138_6),
    .I0(ff_count[0]),
    .I1(n131_12) 
);
defparam n138_s3.INIT=4'h1;
  LUT3 n304_s0 (
    .F(n304_3),
    .I0(w_green[5]),
    .I1(ff_send_data[20]),
    .I2(n172_7) 
);
defparam n304_s0.INIT=8'hAC;
  LUT3 n305_s0 (
    .F(n305_3),
    .I0(w_green[4]),
    .I1(ff_send_data[19]),
    .I2(n172_7) 
);
defparam n305_s0.INIT=8'hAC;
  LUT3 n312_s0 (
    .F(n312_3),
    .I0(w_red[5]),
    .I1(ff_send_data[12]),
    .I2(n172_7) 
);
defparam n312_s0.INIT=8'hAC;
  LUT3 n320_s0 (
    .F(n320_3),
    .I0(w_blue[5]),
    .I1(ff_send_data[4]),
    .I2(n172_7) 
);
defparam n320_s0.INIT=8'hAC;
  LUT4 n102_s80 (
    .F(n102_92),
    .I0(ff_state[4]),
    .I1(n102_99),
    .I2(ff_state[5]),
    .I3(n102_97) 
);
defparam n102_s80.INIT=16'h00F8;
  LUT3 n103_s78 (
    .F(n103_90),
    .I0(n102_97),
    .I1(ff_state[4]),
    .I2(n102_99) 
);
defparam n103_s78.INIT=8'h14;
  LUT4 n104_s78 (
    .F(n104_90),
    .I0(ff_state[2]),
    .I1(n104_91),
    .I2(n104_92),
    .I3(ff_state[3]) 
);
defparam n104_s78.INIT=16'h0708;
  LUT3 n106_s78 (
    .F(n106_90),
    .I0(n102_97),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n106_s78.INIT=8'h14;
  LUT2 n107_s81 (
    .F(n107_93),
    .I0(ff_state[0]),
    .I1(n102_97) 
);
defparam n107_s81.INIT=4'h1;
  LUT4 n119_s79 (
    .F(n119_85),
    .I0(n119_88),
    .I1(ff_count[4]),
    .I2(n133_6),
    .I3(n135_9) 
);
defparam n119_s79.INIT=16'hAA3C;
  LUT4 n121_s79 (
    .F(n121_85),
    .I0(n132_10),
    .I1(n119_88),
    .I2(n124_6),
    .I3(n121_86) 
);
defparam n121_s79.INIT=16'h7F00;
  LUT4 n122_s80 (
    .F(n122_86),
    .I0(n119_88),
    .I1(ff_count[1]),
    .I2(ff_count[0]),
    .I3(n135_9) 
);
defparam n122_s80.INIT=16'hAAC3;
  LUT4 ff_send_data_23_s3 (
    .F(ff_send_data_23_8),
    .I0(n128_12),
    .I1(ff_send_data_23_9),
    .I2(ff_send_data_23_10),
    .I3(n172_7) 
);
defparam ff_send_data_23_s3.INIT=16'hFF80;
  LUT4 ff_sending_s3 (
    .F(ff_sending_6),
    .I0(n124_6),
    .I1(ff_sending_7),
    .I2(ff_sending_10),
    .I3(n172_7) 
);
defparam ff_sending_s3.INIT=16'hFF80;
  LUT3 ff_count_12_s5 (
    .F(ff_count_14_7),
    .I0(n102_97),
    .I1(ff_led_11),
    .I2(n135_9) 
);
defparam ff_count_12_s5.INIT=8'h1F;
  LUT2 n321_s1 (
    .F(n321_6),
    .I0(w_green[4]),
    .I1(n172_7) 
);
defparam n321_s1.INIT=4'h8;
  LUT2 n310_s2 (
    .F(n310_7),
    .I0(n172_7),
    .I1(ff_send_data[14]) 
);
defparam n310_s2.INIT=4'h4;
  LUT2 n311_s2 (
    .F(n311_7),
    .I0(n172_7),
    .I1(ff_send_data[13]) 
);
defparam n311_s2.INIT=4'h4;
  LUT2 n313_s2 (
    .F(n313_7),
    .I0(n172_7),
    .I1(ff_send_data[11]) 
);
defparam n313_s2.INIT=4'h4;
  LUT2 n314_s2 (
    .F(n314_7),
    .I0(n172_7),
    .I1(ff_send_data[10]) 
);
defparam n314_s2.INIT=4'h4;
  LUT2 n315_s2 (
    .F(n315_7),
    .I0(n172_7),
    .I1(ff_send_data[9]) 
);
defparam n315_s2.INIT=4'h4;
  LUT2 n316_s2 (
    .F(n316_7),
    .I0(n172_7),
    .I1(ff_send_data[8]) 
);
defparam n316_s2.INIT=4'h4;
  LUT2 n317_s2 (
    .F(n317_7),
    .I0(n172_7),
    .I1(ff_send_data[7]) 
);
defparam n317_s2.INIT=4'h4;
  LUT2 n302_s2 (
    .F(n302_7),
    .I0(n172_7),
    .I1(ff_send_data[22]) 
);
defparam n302_s2.INIT=4'h4;
  LUT2 n303_s2 (
    .F(n303_7),
    .I0(n172_7),
    .I1(ff_send_data[21]) 
);
defparam n303_s2.INIT=4'h4;
  LUT2 n306_s2 (
    .F(n306_7),
    .I0(n172_7),
    .I1(ff_send_data[18]) 
);
defparam n306_s2.INIT=4'h4;
  LUT2 n307_s2 (
    .F(n307_7),
    .I0(n172_7),
    .I1(ff_send_data[17]) 
);
defparam n307_s2.INIT=4'h4;
  LUT2 n308_s2 (
    .F(n308_7),
    .I0(n172_7),
    .I1(ff_send_data[16]) 
);
defparam n308_s2.INIT=4'h4;
  LUT2 n309_s2 (
    .F(n309_7),
    .I0(n172_7),
    .I1(ff_send_data[15]) 
);
defparam n309_s2.INIT=4'h4;
  LUT2 n318_s2 (
    .F(n318_7),
    .I0(n172_7),
    .I1(ff_send_data[6]) 
);
defparam n318_s2.INIT=4'h4;
  LUT2 n319_s2 (
    .F(n319_7),
    .I0(n172_7),
    .I1(ff_send_data[5]) 
);
defparam n319_s2.INIT=4'h4;
  LUT3 n112_s80 (
    .F(n112_88),
    .I0(n132_10),
    .I1(ff_count[11]),
    .I2(n112_89) 
);
defparam n112_s80.INIT=8'h1C;
  LUT4 n114_s80 (
    .F(n114_88),
    .I0(n128_12),
    .I1(ff_count[10]),
    .I2(ff_count[9]),
    .I3(n114_91) 
);
defparam n114_s80.INIT=16'h0DF0;
  LUT4 n115_s80 (
    .F(n115_88),
    .I0(ff_count[7]),
    .I1(n131_10),
    .I2(n135_9),
    .I3(ff_count[8]) 
);
defparam n115_s80.INIT=16'h0B04;
  LUT2 n172_s1 (
    .F(n172_4),
    .I0(ff_state[0]),
    .I1(n172_5) 
);
defparam n172_s1.INIT=4'h4;
  LUT2 n124_s3 (
    .F(n124_6),
    .I0(ff_count[11]),
    .I1(n112_89) 
);
defparam n124_s3.INIT=4'h4;
  LUT2 n124_s4 (
    .F(n124_7),
    .I0(ff_count[12]),
    .I1(ff_count[13]) 
);
defparam n124_s4.INIT=4'h1;
  LUT3 n132_s4 (
    .F(n132_7),
    .I0(n172_5),
    .I1(n108_84),
    .I2(ff_send_data[23]) 
);
defparam n132_s4.INIT=8'hD1;
  LUT4 n133_s3 (
    .F(n133_6),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]),
    .I3(ff_count[3]) 
);
defparam n133_s3.INIT=16'h0001;
  LUT3 n135_s3 (
    .F(n135_6),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]) 
);
defparam n135_s3.INIT=8'h01;
  LUT2 n104_s79 (
    .F(n104_91),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n104_s79.INIT=4'h8;
  LUT2 n104_s80 (
    .F(n104_92),
    .I0(ff_state[4]),
    .I1(ff_state[5]) 
);
defparam n104_s80.INIT=4'h8;
  LUT3 n121_s80 (
    .F(n121_86),
    .I0(ff_count[0]),
    .I1(ff_count[1]),
    .I2(ff_count[2]) 
);
defparam n121_s80.INIT=8'hE1;
  LUT3 ff_send_data_23_s4 (
    .F(ff_send_data_23_9),
    .I0(n172_5),
    .I1(n102_97),
    .I2(ff_send_data_23_11) 
);
defparam ff_send_data_23_s4.INIT=8'h10;
  LUT4 ff_send_data_23_s5 (
    .F(ff_send_data_23_10),
    .I0(ff_count[1]),
    .I1(ff_count[2]),
    .I2(ff_count[3]),
    .I3(n131_8) 
);
defparam ff_send_data_23_s5.INIT=16'h0100;
  LUT2 ff_sending_s4 (
    .F(ff_sending_7),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam ff_sending_s4.INIT=4'h4;
  LUT4 n112_s81 (
    .F(n112_89),
    .I0(ff_count[9]),
    .I1(ff_count[10]),
    .I2(n131_10),
    .I3(n128_8) 
);
defparam n112_s81.INIT=16'h1000;
  LUT4 n172_s2 (
    .F(n172_5),
    .I0(ff_state[1]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(n102_95) 
);
defparam n172_s2.INIT=16'h0100;
  LUT2 n128_s5 (
    .F(n128_8),
    .I0(ff_count[7]),
    .I1(ff_count[8]) 
);
defparam n128_s5.INIT=4'h1;
  LUT2 n131_s5 (
    .F(n131_8),
    .I0(ff_count[4]),
    .I1(ff_count[5]) 
);
defparam n131_s5.INIT=4'h1;
  LUT2 n102_s83 (
    .F(n102_95),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n102_s83.INIT=4'h1;
  LUT4 ff_send_data_23_s6 (
    .F(ff_send_data_23_11),
    .I0(ff_count[8]),
    .I1(ff_count[9]),
    .I2(ff_count[10]),
    .I3(ff_send_data_23_12) 
);
defparam ff_send_data_23_s6.INIT=16'h0100;
  LUT4 ff_send_data_23_s7 (
    .F(ff_send_data_23_12),
    .I0(ff_count[6]),
    .I1(ff_count[7]),
    .I2(ff_state[0]),
    .I3(ff_count[0]) 
);
defparam ff_send_data_23_s7.INIT=16'h1000;
  LUT3 n132_s6 (
    .F(n132_10),
    .I0(ff_count[14]),
    .I1(ff_count[12]),
    .I2(ff_count[13]) 
);
defparam n132_s6.INIT=8'h01;
  LUT4 ff_sending_s6 (
    .F(ff_sending_10),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(n132_10),
    .I3(n104_92) 
);
defparam ff_sending_s6.INIT=16'h1000;
  LUT4 n102_s84 (
    .F(n102_97),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[1]),
    .I3(n104_92) 
);
defparam n102_s84.INIT=16'hFE00;
  LUT4 n102_s85 (
    .F(n102_99),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n102_s85.INIT=16'h8000;
  LUT4 n105_s79 (
    .F(n105_92),
    .I0(n104_92),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n105_s79.INIT=16'h1444;
  LUT3 n114_s82 (
    .F(n114_91),
    .I0(n131_10),
    .I1(ff_count[7]),
    .I2(ff_count[8]) 
);
defparam n114_s82.INIT=8'h02;
  LUT4 n128_s6 (
    .F(n128_10),
    .I0(ff_count[9]),
    .I1(n131_10),
    .I2(ff_count[7]),
    .I3(ff_count[8]) 
);
defparam n128_s6.INIT=16'h0004;
  LUT4 n132_s7 (
    .F(n132_12),
    .I0(n133_6),
    .I1(ff_count[4]),
    .I2(ff_count[5]),
    .I3(ff_count[6]) 
);
defparam n132_s7.INIT=16'hFD02;
  LUT4 n131_s6 (
    .F(n131_10),
    .I0(ff_count[6]),
    .I1(n133_6),
    .I2(ff_count[4]),
    .I3(ff_count[5]) 
);
defparam n131_s6.INIT=16'h0004;
  LUT3 n108_s77 (
    .F(n108_84),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(ff_state[0]) 
);
defparam n108_s77.INIT=8'h70;
  LUT4 ff_led_s7 (
    .F(ff_led_11),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(ff_state[0]),
    .I3(n172_5) 
);
defparam ff_led_s7.INIT=16'h0B00;
  LUT4 n131_s7 (
    .F(n131_12),
    .I0(ff_state[0]),
    .I1(n172_5),
    .I2(n112_89),
    .I3(n128_12) 
);
defparam n131_s7.INIT=16'hB000;
  LUT4 n172_s3 (
    .F(n172_7),
    .I0(w_sending),
    .I1(ff_wr),
    .I2(ff_state[0]),
    .I3(n172_5) 
);
defparam n172_s3.INIT=16'h0400;
  LUT3 n135_s5 (
    .F(n135_9),
    .I0(ff_count[11]),
    .I1(n112_89),
    .I2(n132_10) 
);
defparam n135_s5.INIT=8'h40;
  LUT4 n111_s82 (
    .F(n111_91),
    .I0(n128_12),
    .I1(ff_count[12]),
    .I2(ff_count[11]),
    .I3(n112_89) 
);
defparam n111_s82.INIT=16'hC1CC;
  LUT4 ff_state_5_s5 (
    .F(ff_state_5_10),
    .I0(ff_led_11),
    .I1(n132_10),
    .I2(ff_count[11]),
    .I3(n112_89) 
);
defparam ff_state_5_s5.INIT=16'h0400;
  LUT4 n119_s81 (
    .F(n119_88),
    .I0(ff_send_data[23]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(ff_state[0]) 
);
defparam n119_s81.INIT=16'h1500;
  LUT4 n128_s7 (
    .F(n128_12),
    .I0(ff_count[11]),
    .I1(ff_count[14]),
    .I2(ff_count[12]),
    .I3(ff_count[13]) 
);
defparam n128_s7.INIT=16'h0001;
  DFFCE ff_state_5_s0 (
    .Q(ff_state[5]),
    .D(n102_92),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_4_s0 (
    .Q(ff_state[4]),
    .D(n103_90),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_3_s0 (
    .Q(ff_state[3]),
    .D(n104_90),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_2_s0 (
    .Q(ff_state[2]),
    .D(n105_92),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_1_s0 (
    .Q(ff_state[1]),
    .D(n106_90),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_state_0_s0 (
    .Q(ff_state[0]),
    .D(n107_93),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_led_s0 (
    .Q(ws2812_led_d),
    .D(n108_84),
    .CLK(clk85m),
    .CE(ff_state_5_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_12_s1 (
    .Q(ff_count[12]),
    .D(n111_91),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_12_s1.INIT=1'b0;
  DFFCE ff_count_11_s1 (
    .Q(ff_count[11]),
    .D(n112_88),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_11_s1.INIT=1'b0;
  DFFCE ff_count_9_s1 (
    .Q(ff_count[9]),
    .D(n114_88),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_9_s1.INIT=1'b0;
  DFFCE ff_count_8_s1 (
    .Q(ff_count[8]),
    .D(n115_88),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_8_s1.INIT=1'b0;
  DFFCE ff_count_4_s1 (
    .Q(ff_count[4]),
    .D(n119_85),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_4_s1.INIT=1'b0;
  DFFCE ff_count_2_s1 (
    .Q(ff_count[2]),
    .D(n121_85),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_2_s1.INIT=1'b0;
  DFFCE ff_count_1_s1 (
    .Q(ff_count[1]),
    .D(n122_86),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
defparam ff_count_1_s1.INIT=1'b0;
  DFFCE ff_send_data_23_s1 (
    .Q(ff_send_data[23]),
    .D(n302_7),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_23_s1.INIT=1'b0;
  DFFCE ff_send_data_22_s1 (
    .Q(ff_send_data[22]),
    .D(n303_7),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_22_s1.INIT=1'b0;
  DFFCE ff_send_data_21_s1 (
    .Q(ff_send_data[21]),
    .D(n304_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_21_s1.INIT=1'b0;
  DFFCE ff_send_data_20_s1 (
    .Q(ff_send_data[20]),
    .D(n305_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_20_s1.INIT=1'b0;
  DFFCE ff_send_data_19_s1 (
    .Q(ff_send_data[19]),
    .D(n306_7),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_19_s1.INIT=1'b0;
  DFFCE ff_send_data_18_s1 (
    .Q(ff_send_data[18]),
    .D(n307_7),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_18_s1.INIT=1'b0;
  DFFCE ff_send_data_17_s1 (
    .Q(ff_send_data[17]),
    .D(n308_7),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_17_s1.INIT=1'b0;
  DFFCE ff_send_data_16_s1 (
    .Q(ff_send_data[16]),
    .D(n309_7),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_16_s1.INIT=1'b0;
  DFFCE ff_send_data_15_s1 (
    .Q(ff_send_data[15]),
    .D(n310_7),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_15_s1.INIT=1'b0;
  DFFCE ff_send_data_14_s1 (
    .Q(ff_send_data[14]),
    .D(n311_7),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_14_s1.INIT=1'b0;
  DFFCE ff_send_data_13_s1 (
    .Q(ff_send_data[13]),
    .D(n312_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_13_s1.INIT=1'b0;
  DFFCE ff_send_data_12_s1 (
    .Q(ff_send_data[12]),
    .D(n313_7),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_12_s1.INIT=1'b0;
  DFFCE ff_send_data_11_s1 (
    .Q(ff_send_data[11]),
    .D(n314_7),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_11_s1.INIT=1'b0;
  DFFCE ff_send_data_10_s1 (
    .Q(ff_send_data[10]),
    .D(n315_7),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_10_s1.INIT=1'b0;
  DFFCE ff_send_data_9_s1 (
    .Q(ff_send_data[9]),
    .D(n316_7),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_9_s1.INIT=1'b0;
  DFFCE ff_send_data_8_s1 (
    .Q(ff_send_data[8]),
    .D(n317_7),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_8_s1.INIT=1'b0;
  DFFCE ff_send_data_7_s1 (
    .Q(ff_send_data[7]),
    .D(n318_7),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_7_s1.INIT=1'b0;
  DFFCE ff_send_data_6_s1 (
    .Q(ff_send_data[6]),
    .D(n319_7),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_6_s1.INIT=1'b0;
  DFFCE ff_send_data_5_s1 (
    .Q(ff_send_data[5]),
    .D(n320_3),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_5_s1.INIT=1'b0;
  DFFCE ff_send_data_4_s1 (
    .Q(ff_send_data[4]),
    .D(n321_6),
    .CLK(clk85m),
    .CE(ff_send_data_23_8),
    .CLEAR(n36_6) 
);
defparam ff_send_data_4_s1.INIT=1'b0;
  DFFCE ff_sending_s1 (
    .Q(w_sending),
    .D(n172_7),
    .CLK(clk85m),
    .CE(ff_sending_6),
    .CLEAR(n36_6) 
);
defparam ff_sending_s1.INIT=1'b0;
  DFFCE ff_count_14_s1 (
    .Q(ff_count[14]),
    .D(n124_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_13_s1 (
    .Q(ff_count[13]),
    .D(n125_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_10_s1 (
    .Q(ff_count[10]),
    .D(n128_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_7_s1 (
    .Q(ff_count[7]),
    .D(n131_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_6_s1 (
    .Q(ff_count[6]),
    .D(n132_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_5_s1 (
    .Q(ff_count[5]),
    .D(n133_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_3_s1 (
    .Q(ff_count[3]),
    .D(n135_5),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_count_0_s1 (
    .Q(ff_count[0]),
    .D(n138_6),
    .CLK(clk85m),
    .CE(ff_count_14_7),
    .CLEAR(n36_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_ws2812_led */
module ip_debugger (
  clk85m,
  n36_6,
  w_bus_valid,
  w_pulse1,
  w_pulse2,
  n28_4,
  n31_3,
  w_sending,
  w_bus_address,
  ff_wr,
  w_red,
  w_green,
  w_blue
)
;
input clk85m;
input n36_6;
input w_bus_valid;
input w_pulse1;
input w_pulse2;
input n28_4;
input n31_3;
input w_sending;
input [1:0] w_bus_address;
output ff_wr;
output [5:5] w_red;
output [5:4] w_green;
output [5:5] w_blue;
wire ff_blue_5_5;
wire n605_3;
wire n339_9;
wire n331_8;
wire n66_6;
wire n64_6;
wire n63_6;
wire n62_6;
wire n61_6;
wire n60_6;
wire n59_6;
wire n58_6;
wire n57_6;
wire n56_6;
wire n55_6;
wire n54_6;
wire n53_6;
wire n52_6;
wire n51_6;
wire n50_6;
wire n49_6;
wire n48_6;
wire n47_6;
wire n46_6;
wire n45_6;
wire n44_6;
wire n472_5;
wire ff_counter_24_9;
wire n339_10;
wire n65_7;
wire n63_7;
wire n61_7;
wire n58_7;
wire n57_7;
wire n55_7;
wire n52_7;
wire n50_7;
wire n49_7;
wire n47_7;
wire n46_7;
wire n45_7;
wire n57_8;
wire n298_11;
wire n240_11;
wire n472_7;
wire n51_9;
wire n54_9;
wire n65_9;
wire n43_8;
wire n60_9;
wire ff_wr_10;
wire n67_8;
wire n42_9;
wire ff_counter_24_11;
wire ff_on;
wire [25:0] ff_counter;
wire VCC;
wire GND;
  LUT3 n472_s0 (
    .F(ff_blue_5_5),
    .I0(n472_7),
    .I1(n472_5),
    .I2(n605_3) 
);
defparam n472_s0.INIT=8'hF8;
  LUT3 n605_s0 (
    .F(n605_3),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2) 
);
defparam n605_s0.INIT=8'hFE;
  LUT2 n339_s4 (
    .F(n339_9),
    .I0(w_pulse1),
    .I1(n339_10) 
);
defparam n339_s4.INIT=4'h1;
  LUT4 n331_s3 (
    .F(n331_8),
    .I0(w_bus_address[1]),
    .I1(w_pulse2),
    .I2(w_bus_valid),
    .I3(w_pulse1) 
);
defparam n331_s3.INIT=16'hFF10;
  LUT3 n66_s1 (
    .F(n66_6),
    .I0(n605_3),
    .I1(ff_counter[0]),
    .I2(ff_counter[1]) 
);
defparam n66_s1.INIT=8'hEB;
  LUT4 n64_s1 (
    .F(n64_6),
    .I0(ff_counter[2]),
    .I1(n65_7),
    .I2(n605_3),
    .I3(ff_counter[3]) 
);
defparam n64_s1.INIT=16'hFBF4;
  LUT3 n63_s1 (
    .F(n63_6),
    .I0(n605_3),
    .I1(n63_7),
    .I2(ff_counter[4]) 
);
defparam n63_s1.INIT=8'hBE;
  LUT4 n62_s1 (
    .F(n62_6),
    .I0(ff_counter[4]),
    .I1(n63_7),
    .I2(n605_3),
    .I3(ff_counter[5]) 
);
defparam n62_s1.INIT=16'hFBF4;
  LUT4 n61_s1 (
    .F(n61_6),
    .I0(n63_7),
    .I1(n61_7),
    .I2(n605_3),
    .I3(ff_counter[6]) 
);
defparam n61_s1.INIT=16'hF7F8;
  LUT3 n60_s1 (
    .F(n60_6),
    .I0(n605_3),
    .I1(n60_9),
    .I2(ff_counter[7]) 
);
defparam n60_s1.INIT=8'hBE;
  LUT4 n59_s1 (
    .F(n59_6),
    .I0(ff_counter[7]),
    .I1(n60_9),
    .I2(n605_3),
    .I3(ff_counter[8]) 
);
defparam n59_s1.INIT=16'hFBF4;
  LUT4 n58_s1 (
    .F(n58_6),
    .I0(n60_9),
    .I1(n58_7),
    .I2(n605_3),
    .I3(ff_counter[9]) 
);
defparam n58_s1.INIT=16'hF7F8;
  LUT3 n57_s1 (
    .F(n57_6),
    .I0(n605_3),
    .I1(n57_7),
    .I2(ff_counter[10]) 
);
defparam n57_s1.INIT=8'hBE;
  LUT4 n56_s1 (
    .F(n56_6),
    .I0(ff_counter[10]),
    .I1(n57_7),
    .I2(n605_3),
    .I3(ff_counter[11]) 
);
defparam n56_s1.INIT=16'hFBF4;
  LUT4 n55_s1 (
    .F(n55_6),
    .I0(n57_7),
    .I1(n55_7),
    .I2(n605_3),
    .I3(ff_counter[12]) 
);
defparam n55_s1.INIT=16'hF7F8;
  LUT3 n54_s1 (
    .F(n54_6),
    .I0(n605_3),
    .I1(n54_9),
    .I2(ff_counter[13]) 
);
defparam n54_s1.INIT=8'hBE;
  LUT4 n53_s1 (
    .F(n53_6),
    .I0(ff_counter[13]),
    .I1(n54_9),
    .I2(n605_3),
    .I3(ff_counter[14]) 
);
defparam n53_s1.INIT=16'hFBF4;
  LUT4 n52_s1 (
    .F(n52_6),
    .I0(n54_9),
    .I1(n52_7),
    .I2(n605_3),
    .I3(ff_counter[15]) 
);
defparam n52_s1.INIT=16'hF7F8;
  LUT4 n51_s1 (
    .F(n51_6),
    .I0(n54_9),
    .I1(n51_9),
    .I2(n605_3),
    .I3(ff_counter[16]) 
);
defparam n51_s1.INIT=16'hF7F8;
  LUT4 n50_s1 (
    .F(n50_6),
    .I0(n54_9),
    .I1(n50_7),
    .I2(n605_3),
    .I3(ff_counter[17]) 
);
defparam n50_s1.INIT=16'hF7F8;
  LUT3 n49_s1 (
    .F(n49_6),
    .I0(n605_3),
    .I1(ff_counter[18]),
    .I2(n49_7) 
);
defparam n49_s1.INIT=8'hBE;
  LUT4 n48_s1 (
    .F(n48_6),
    .I0(ff_counter[18]),
    .I1(n49_7),
    .I2(n605_3),
    .I3(ff_counter[19]) 
);
defparam n48_s1.INIT=16'hFBF4;
  LUT4 n47_s1 (
    .F(n47_6),
    .I0(n47_7),
    .I1(n49_7),
    .I2(n605_3),
    .I3(ff_counter[20]) 
);
defparam n47_s1.INIT=16'hF7F8;
  LUT4 n46_s1 (
    .F(n46_6),
    .I0(n54_9),
    .I1(n46_7),
    .I2(n605_3),
    .I3(ff_counter[21]) 
);
defparam n46_s1.INIT=16'hF7F8;
  LUT4 n45_s1 (
    .F(n45_6),
    .I0(n54_9),
    .I1(n45_7),
    .I2(n605_3),
    .I3(ff_counter[22]) 
);
defparam n45_s1.INIT=16'hF7F8;
  LUT3 n44_s1 (
    .F(n44_6),
    .I0(n605_3),
    .I1(ff_counter[23]),
    .I2(n472_7) 
);
defparam n44_s1.INIT=8'hBE;
  LUT4 n472_s2 (
    .F(n472_5),
    .I0(ff_counter[23]),
    .I1(ff_counter[24]),
    .I2(ff_counter[25]),
    .I3(ff_on) 
);
defparam n472_s2.INIT=16'h0100;
  LUT2 ff_counter_24_s4 (
    .F(ff_counter_24_9),
    .I0(ff_counter[23]),
    .I1(n472_7) 
);
defparam ff_counter_24_s4.INIT=4'h4;
  LUT4 n339_s5 (
    .F(n339_10),
    .I0(w_bus_valid),
    .I1(w_bus_address[1]),
    .I2(w_bus_address[0]),
    .I3(w_pulse2) 
);
defparam n339_s5.INIT=16'h00D7;
  LUT2 n65_s2 (
    .F(n65_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]) 
);
defparam n65_s2.INIT=4'h1;
  LUT4 n63_s2 (
    .F(n63_7),
    .I0(ff_counter[0]),
    .I1(ff_counter[1]),
    .I2(ff_counter[2]),
    .I3(ff_counter[3]) 
);
defparam n63_s2.INIT=16'h0001;
  LUT2 n61_s2 (
    .F(n61_7),
    .I0(ff_counter[4]),
    .I1(ff_counter[5]) 
);
defparam n61_s2.INIT=4'h1;
  LUT2 n58_s2 (
    .F(n58_7),
    .I0(ff_counter[7]),
    .I1(ff_counter[8]) 
);
defparam n58_s2.INIT=4'h1;
  LUT4 n57_s2 (
    .F(n57_7),
    .I0(ff_counter[6]),
    .I1(n63_7),
    .I2(n61_7),
    .I3(n57_8) 
);
defparam n57_s2.INIT=16'h4000;
  LUT2 n55_s2 (
    .F(n55_7),
    .I0(ff_counter[10]),
    .I1(ff_counter[11]) 
);
defparam n55_s2.INIT=4'h1;
  LUT2 n52_s2 (
    .F(n52_7),
    .I0(ff_counter[13]),
    .I1(ff_counter[14]) 
);
defparam n52_s2.INIT=4'h1;
  LUT4 n50_s2 (
    .F(n50_7),
    .I0(ff_counter[13]),
    .I1(ff_counter[14]),
    .I2(ff_counter[15]),
    .I3(ff_counter[16]) 
);
defparam n50_s2.INIT=16'h0001;
  LUT3 n49_s2 (
    .F(n49_7),
    .I0(ff_counter[17]),
    .I1(n54_9),
    .I2(n50_7) 
);
defparam n49_s2.INIT=8'h40;
  LUT2 n47_s2 (
    .F(n47_7),
    .I0(ff_counter[18]),
    .I1(ff_counter[19]) 
);
defparam n47_s2.INIT=4'h1;
  LUT4 n46_s2 (
    .F(n46_7),
    .I0(ff_counter[17]),
    .I1(ff_counter[20]),
    .I2(n50_7),
    .I3(n47_7) 
);
defparam n46_s2.INIT=16'h1000;
  LUT2 n45_s2 (
    .F(n45_7),
    .I0(ff_counter[21]),
    .I1(n46_7) 
);
defparam n45_s2.INIT=4'h4;
  LUT3 n57_s3 (
    .F(n57_8),
    .I0(ff_counter[7]),
    .I1(ff_counter[8]),
    .I2(ff_counter[9]) 
);
defparam n57_s3.INIT=8'h01;
  LUT4 n298_s5 (
    .F(n298_11),
    .I0(n28_4),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(w_bus_valid) 
);
defparam n298_s5.INIT=16'h0100;
  LUT4 n240_s5 (
    .F(n240_11),
    .I0(n31_3),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(w_bus_valid) 
);
defparam n240_s5.INIT=16'h0200;
  LUT4 n472_s3 (
    .F(n472_7),
    .I0(ff_counter[22]),
    .I1(n54_9),
    .I2(ff_counter[21]),
    .I3(n46_7) 
);
defparam n472_s3.INIT=16'h0400;
  LUT3 n51_s3 (
    .F(n51_9),
    .I0(ff_counter[15]),
    .I1(ff_counter[13]),
    .I2(ff_counter[14]) 
);
defparam n51_s3.INIT=8'h01;
  LUT4 n54_s3 (
    .F(n54_9),
    .I0(ff_counter[12]),
    .I1(n57_7),
    .I2(ff_counter[10]),
    .I3(ff_counter[11]) 
);
defparam n54_s3.INIT=16'h0004;
  LUT4 n65_s3 (
    .F(n65_9),
    .I0(n605_3),
    .I1(ff_counter[0]),
    .I2(ff_counter[1]),
    .I3(ff_counter[2]) 
);
defparam n65_s3.INIT=16'hFEAB;
  LUT4 n43_s2 (
    .F(n43_8),
    .I0(n605_3),
    .I1(ff_counter[24]),
    .I2(ff_counter[23]),
    .I3(n472_7) 
);
defparam n43_s2.INIT=16'hEBEE;
  LUT4 n60_s3 (
    .F(n60_9),
    .I0(ff_counter[6]),
    .I1(n63_7),
    .I2(ff_counter[4]),
    .I3(ff_counter[5]) 
);
defparam n60_s3.INIT=16'h0004;
  LUT4 ff_wr_s4 (
    .F(ff_wr_10),
    .I0(n472_7),
    .I1(n472_5),
    .I2(n605_3),
    .I3(w_sending) 
);
defparam ff_wr_s4.INIT=16'hF8FF;
  LUT4 n67_s2 (
    .F(n67_8),
    .I0(w_bus_valid),
    .I1(w_pulse1),
    .I2(w_pulse2),
    .I3(ff_counter[0]) 
);
defparam n67_s2.INIT=16'hFEFF;
  LUT4 n42_s3 (
    .F(n42_9),
    .I0(ff_counter[24]),
    .I1(ff_counter_24_9),
    .I2(ff_counter[25]),
    .I3(n605_3) 
);
defparam n42_s3.INIT=16'hFFB0;
  LUT4 ff_counter_24_s5 (
    .F(ff_counter_24_11),
    .I0(ff_counter[25]),
    .I1(ff_counter[24]),
    .I2(n605_3),
    .I3(ff_counter_24_9) 
);
defparam ff_counter_24_s5.INIT=16'hFEFF;
  DFFCE ff_counter_24_s1 (
    .Q(ff_counter[24]),
    .D(n43_8),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_24_s1.INIT=1'b0;
  DFFCE ff_counter_23_s1 (
    .Q(ff_counter[23]),
    .D(n44_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_23_s1.INIT=1'b0;
  DFFCE ff_counter_22_s1 (
    .Q(ff_counter[22]),
    .D(n45_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_22_s1.INIT=1'b0;
  DFFCE ff_counter_21_s1 (
    .Q(ff_counter[21]),
    .D(n46_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_21_s1.INIT=1'b0;
  DFFCE ff_counter_20_s1 (
    .Q(ff_counter[20]),
    .D(n47_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_20_s1.INIT=1'b0;
  DFFCE ff_counter_19_s1 (
    .Q(ff_counter[19]),
    .D(n48_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_19_s1.INIT=1'b0;
  DFFCE ff_counter_18_s1 (
    .Q(ff_counter[18]),
    .D(n49_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_18_s1.INIT=1'b0;
  DFFCE ff_counter_17_s1 (
    .Q(ff_counter[17]),
    .D(n50_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_17_s1.INIT=1'b0;
  DFFCE ff_counter_16_s1 (
    .Q(ff_counter[16]),
    .D(n51_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_16_s1.INIT=1'b0;
  DFFCE ff_counter_15_s1 (
    .Q(ff_counter[15]),
    .D(n52_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_15_s1.INIT=1'b0;
  DFFCE ff_counter_14_s1 (
    .Q(ff_counter[14]),
    .D(n53_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_14_s1.INIT=1'b0;
  DFFCE ff_counter_13_s1 (
    .Q(ff_counter[13]),
    .D(n54_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_13_s1.INIT=1'b0;
  DFFCE ff_counter_12_s1 (
    .Q(ff_counter[12]),
    .D(n55_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_12_s1.INIT=1'b0;
  DFFCE ff_counter_11_s1 (
    .Q(ff_counter[11]),
    .D(n56_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_11_s1.INIT=1'b0;
  DFFCE ff_counter_10_s1 (
    .Q(ff_counter[10]),
    .D(n57_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_10_s1.INIT=1'b0;
  DFFCE ff_counter_9_s1 (
    .Q(ff_counter[9]),
    .D(n58_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_9_s1.INIT=1'b0;
  DFFCE ff_counter_8_s1 (
    .Q(ff_counter[8]),
    .D(n59_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_8_s1.INIT=1'b0;
  DFFCE ff_counter_7_s1 (
    .Q(ff_counter[7]),
    .D(n60_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_7_s1.INIT=1'b0;
  DFFCE ff_counter_6_s1 (
    .Q(ff_counter[6]),
    .D(n61_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_6_s1.INIT=1'b0;
  DFFCE ff_counter_5_s1 (
    .Q(ff_counter[5]),
    .D(n62_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_5_s1.INIT=1'b0;
  DFFCE ff_counter_4_s1 (
    .Q(ff_counter[4]),
    .D(n63_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_4_s1.INIT=1'b0;
  DFFCE ff_counter_3_s1 (
    .Q(ff_counter[3]),
    .D(n64_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_3_s1.INIT=1'b0;
  DFFCE ff_counter_2_s1 (
    .Q(ff_counter[2]),
    .D(n65_9),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_2_s1.INIT=1'b0;
  DFFCE ff_counter_1_s1 (
    .Q(ff_counter[1]),
    .D(n66_6),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_1_s1.INIT=1'b0;
  DFFCE ff_counter_0_s1 (
    .Q(ff_counter[0]),
    .D(n67_8),
    .CLK(clk85m),
    .CE(ff_counter_24_11),
    .CLEAR(n36_6) 
);
defparam ff_counter_0_s1.INIT=1'b0;
  DFFCE ff_wr_s1 (
    .Q(ff_wr),
    .D(ff_blue_5_5),
    .CLK(clk85m),
    .CE(ff_wr_10),
    .CLEAR(n36_6) 
);
defparam ff_wr_s1.INIT=1'b0;
  DFFCE ff_on_s1 (
    .Q(ff_on),
    .D(n605_3),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_on_s1.INIT=1'b0;
  DFFCE ff_red_5_s1 (
    .Q(w_red[5]),
    .D(n298_11),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_red_5_s1.INIT=1'b0;
  DFFCE ff_green_5_s1 (
    .Q(w_green[5]),
    .D(n331_8),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_green_5_s1.INIT=1'b0;
  DFFCE ff_green_4_s1 (
    .Q(w_green[4]),
    .D(n240_11),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_green_4_s1.INIT=1'b0;
  DFFCE ff_blue_5_s1 (
    .Q(w_blue[5]),
    .D(n339_9),
    .CLK(clk85m),
    .CE(ff_blue_5_5),
    .CLEAR(n36_6) 
);
defparam ff_blue_5_s1.INIT=1'b0;
  DFFC ff_counter_25_s3 (
    .Q(ff_counter[25]),
    .D(n42_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_counter_25_s3.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_debugger */
module tangnano20k_vdp_cartridge (
  clk,
  clk14m,
  slot_reset_n,
  slot_iorq_n,
  slot_rd_n,
  slot_wr_n,
  slot_wait,
  slot_intr,
  slot_data_dir,
  slot_a,
  slot_d,
  busdir,
  oe_n,
  dipsw,
  ws2812_led,
  button,
  tmds_clk_p,
  tmds_clk_n,
  tmds_d_p,
  tmds_d_n,
  O_sdram_clk,
  O_sdram_cke,
  O_sdram_cs_n,
  O_sdram_ras_n,
  O_sdram_cas_n,
  O_sdram_wen_n,
  IO_sdram_dq,
  O_sdram_addr,
  O_sdram_ba,
  O_sdram_dqm
)
;
input clk;
input clk14m;
input slot_reset_n;
input slot_iorq_n;
input slot_rd_n;
input slot_wr_n;
output slot_wait;
output slot_intr;
output slot_data_dir;
input [7:0] slot_a;
inout [7:0] slot_d;
output busdir;
output oe_n;
input dipsw;
output ws2812_led;
input [1:0] button;
output tmds_clk_p;
output tmds_clk_n;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
output O_sdram_clk;
output O_sdram_cke;
output O_sdram_cs_n;
output O_sdram_ras_n;
output O_sdram_cas_n;
output O_sdram_wen_n;
inout [31:0] IO_sdram_dq;
output [10:0] O_sdram_addr;
output [1:0] O_sdram_ba;
output [3:0] O_sdram_dqm;
wire clk14m_d;
wire slot_reset_n_d;
wire slot_iorq_n_d;
wire slot_rd_n_d;
wire slot_wr_n_d;
wire ff_reset_n1;
wire ff_reset_n2_1;
wire ff_reset_n0;
wire IO_sdram_dq_31_101;
wire clk215m;
wire clk85m;
wire O_sdram_clk_d;
wire pll_lock85;
wire clk42m;
wire w_bus_ioreq;
wire w_bus_write;
wire slot_data_dir_d;
wire p_slot_data_0_7;
wire w_bus_valid;
wire w_pulse1;
wire w_bus_vdp_rdata_en;
wire ff_bus_ready;
wire n28_4;
wire n31_3;
wire ff_busy;
wire w_pulse2;
wire w_sdram_refresh;
wire w_sdram_write;
wire w_sdram_valid;
wire w_video_vs;
wire w_video_hs;
wire w_video_de;
wire n36_6;
wire O_sdram_cke_d;
wire ff_sdr_ready;
wire O_sdram_ras_n_d;
wire O_sdram_cas_n_d;
wire O_sdram_wen_n_d;
wire n646_3;
wire n647_3;
wire n648_3;
wire n649_3;
wire n650_3;
wire n651_3;
wire n652_3;
wire n653_3;
wire n654_3;
wire n655_3;
wire n656_3;
wire n657_3;
wire n658_3;
wire n659_3;
wire n660_3;
wire n661_3;
wire n662_3;
wire n663_3;
wire n664_3;
wire n665_3;
wire n666_3;
wire n667_3;
wire n668_3;
wire n669_3;
wire n670_3;
wire n671_3;
wire n672_3;
wire n673_3;
wire n674_3;
wire n675_3;
wire n676_3;
wire n677_3;
wire n680_4;
wire w_sdram_rdata_en;
wire slot_wait_d_4;
wire ws2812_led_d;
wire w_sending;
wire ff_wr;
wire [7:0] slot_a_d;
wire [7:0] slot_d_in;
wire [31:0] IO_sdram_dq_in;
wire [7:0] w_bus_wdata;
wire [1:0] w_bus_address;
wire [7:0] ff_rdata;
wire [7:0] w_bus_vdp_rdata;
wire [16:2] w_sdram_address;
wire [31:0] w_sdram_wdata;
wire [3:0] w_sdram_wdata_mask;
wire [7:0] w_video_r;
wire [7:0] w_video_g;
wire [7:0] w_video_b;
wire [3:0] O_sdram_dqm_d;
wire [10:0] O_sdram_addr_d;
wire [31:0] w_sdram_rdata;
wire [5:5] w_red;
wire [5:4] w_green;
wire [5:5] w_blue;
wire VCC;
wire GND;
  IBUF clk14m_ibuf (
    .O(clk14m_d),
    .I(clk14m) 
);
  IBUF slot_reset_n_ibuf (
    .O(slot_reset_n_d),
    .I(slot_reset_n) 
);
  IBUF slot_iorq_n_ibuf (
    .O(slot_iorq_n_d),
    .I(slot_iorq_n) 
);
  IBUF slot_rd_n_ibuf (
    .O(slot_rd_n_d),
    .I(slot_rd_n) 
);
  IBUF slot_wr_n_ibuf (
    .O(slot_wr_n_d),
    .I(slot_wr_n) 
);
  IBUF slot_a_0_ibuf (
    .O(slot_a_d[0]),
    .I(slot_a[0]) 
);
  IBUF slot_a_1_ibuf (
    .O(slot_a_d[1]),
    .I(slot_a[1]) 
);
  IBUF slot_a_2_ibuf (
    .O(slot_a_d[2]),
    .I(slot_a[2]) 
);
  IBUF slot_a_3_ibuf (
    .O(slot_a_d[3]),
    .I(slot_a[3]) 
);
  IBUF slot_a_4_ibuf (
    .O(slot_a_d[4]),
    .I(slot_a[4]) 
);
  IBUF slot_a_5_ibuf (
    .O(slot_a_d[5]),
    .I(slot_a[5]) 
);
  IBUF slot_a_6_ibuf (
    .O(slot_a_d[6]),
    .I(slot_a[6]) 
);
  IBUF slot_a_7_ibuf (
    .O(slot_a_d[7]),
    .I(slot_a[7]) 
);
  IOBUF slot_d_0_iobuf (
    .O(slot_d_in[0]),
    .IO(slot_d[0]),
    .I(ff_rdata[0]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_1_iobuf (
    .O(slot_d_in[1]),
    .IO(slot_d[1]),
    .I(ff_rdata[1]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_2_iobuf (
    .O(slot_d_in[2]),
    .IO(slot_d[2]),
    .I(ff_rdata[2]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_3_iobuf (
    .O(slot_d_in[3]),
    .IO(slot_d[3]),
    .I(ff_rdata[3]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_4_iobuf (
    .O(slot_d_in[4]),
    .IO(slot_d[4]),
    .I(ff_rdata[4]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_5_iobuf (
    .O(slot_d_in[5]),
    .IO(slot_d[5]),
    .I(ff_rdata[5]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_6_iobuf (
    .O(slot_d_in[6]),
    .IO(slot_d[6]),
    .I(ff_rdata[6]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF slot_d_7_iobuf (
    .O(slot_d_in[7]),
    .IO(slot_d[7]),
    .I(ff_rdata[7]),
    .OEN(p_slot_data_0_7) 
);
  IOBUF IO_sdram_dq_0_iobuf (
    .O(IO_sdram_dq_in[0]),
    .IO(IO_sdram_dq[0]),
    .I(n677_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_1_iobuf (
    .O(IO_sdram_dq_in[1]),
    .IO(IO_sdram_dq[1]),
    .I(n676_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_2_iobuf (
    .O(IO_sdram_dq_in[2]),
    .IO(IO_sdram_dq[2]),
    .I(n675_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_3_iobuf (
    .O(IO_sdram_dq_in[3]),
    .IO(IO_sdram_dq[3]),
    .I(n674_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_4_iobuf (
    .O(IO_sdram_dq_in[4]),
    .IO(IO_sdram_dq[4]),
    .I(n673_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_5_iobuf (
    .O(IO_sdram_dq_in[5]),
    .IO(IO_sdram_dq[5]),
    .I(n672_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_6_iobuf (
    .O(IO_sdram_dq_in[6]),
    .IO(IO_sdram_dq[6]),
    .I(n671_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_7_iobuf (
    .O(IO_sdram_dq_in[7]),
    .IO(IO_sdram_dq[7]),
    .I(n670_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_8_iobuf (
    .O(IO_sdram_dq_in[8]),
    .IO(IO_sdram_dq[8]),
    .I(n669_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_9_iobuf (
    .O(IO_sdram_dq_in[9]),
    .IO(IO_sdram_dq[9]),
    .I(n668_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_10_iobuf (
    .O(IO_sdram_dq_in[10]),
    .IO(IO_sdram_dq[10]),
    .I(n667_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_11_iobuf (
    .O(IO_sdram_dq_in[11]),
    .IO(IO_sdram_dq[11]),
    .I(n666_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_12_iobuf (
    .O(IO_sdram_dq_in[12]),
    .IO(IO_sdram_dq[12]),
    .I(n665_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_13_iobuf (
    .O(IO_sdram_dq_in[13]),
    .IO(IO_sdram_dq[13]),
    .I(n664_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_14_iobuf (
    .O(IO_sdram_dq_in[14]),
    .IO(IO_sdram_dq[14]),
    .I(n663_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_15_iobuf (
    .O(IO_sdram_dq_in[15]),
    .IO(IO_sdram_dq[15]),
    .I(n662_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_16_iobuf (
    .O(IO_sdram_dq_in[16]),
    .IO(IO_sdram_dq[16]),
    .I(n661_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_17_iobuf (
    .O(IO_sdram_dq_in[17]),
    .IO(IO_sdram_dq[17]),
    .I(n660_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_18_iobuf (
    .O(IO_sdram_dq_in[18]),
    .IO(IO_sdram_dq[18]),
    .I(n659_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_19_iobuf (
    .O(IO_sdram_dq_in[19]),
    .IO(IO_sdram_dq[19]),
    .I(n658_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_20_iobuf (
    .O(IO_sdram_dq_in[20]),
    .IO(IO_sdram_dq[20]),
    .I(n657_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_21_iobuf (
    .O(IO_sdram_dq_in[21]),
    .IO(IO_sdram_dq[21]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_22_iobuf (
    .O(IO_sdram_dq_in[22]),
    .IO(IO_sdram_dq[22]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_23_iobuf (
    .O(IO_sdram_dq_in[23]),
    .IO(IO_sdram_dq[23]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_24_iobuf (
    .O(IO_sdram_dq_in[24]),
    .IO(IO_sdram_dq[24]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_25_iobuf (
    .O(IO_sdram_dq_in[25]),
    .IO(IO_sdram_dq[25]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_26_iobuf (
    .O(IO_sdram_dq_in[26]),
    .IO(IO_sdram_dq[26]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_27_iobuf (
    .O(IO_sdram_dq_in[27]),
    .IO(IO_sdram_dq[27]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_28_iobuf (
    .O(IO_sdram_dq_in[28]),
    .IO(IO_sdram_dq[28]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_29_iobuf (
    .O(IO_sdram_dq_in[29]),
    .IO(IO_sdram_dq[29]),
    .I(n648_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_30_iobuf (
    .O(IO_sdram_dq_in[30]),
    .IO(IO_sdram_dq[30]),
    .I(n647_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_31_iobuf (
    .O(IO_sdram_dq_in[31]),
    .IO(IO_sdram_dq[31]),
    .I(n646_3),
    .OEN(IO_sdram_dq_31_101) 
);
  OBUF slot_wait_obuf (
    .O(slot_wait),
    .I(slot_wait_d_4) 
);
  OBUF slot_intr_obuf (
    .O(slot_intr),
    .I(GND) 
);
  OBUF slot_data_dir_obuf (
    .O(slot_data_dir),
    .I(slot_data_dir_d) 
);
  OBUF busdir_obuf (
    .O(busdir),
    .I(slot_data_dir_d) 
);
  OBUF oe_n_obuf (
    .O(oe_n),
    .I(GND) 
);
  OBUF ws2812_led_obuf (
    .O(ws2812_led),
    .I(ws2812_led_d) 
);
  OBUF O_sdram_clk_obuf (
    .O(O_sdram_clk),
    .I(O_sdram_clk_d) 
);
  OBUF O_sdram_cke_obuf (
    .O(O_sdram_cke),
    .I(O_sdram_cke_d) 
);
  OBUF O_sdram_cs_n_obuf (
    .O(O_sdram_cs_n),
    .I(GND) 
);
  OBUF O_sdram_ras_n_obuf (
    .O(O_sdram_ras_n),
    .I(O_sdram_ras_n_d) 
);
  OBUF O_sdram_cas_n_obuf (
    .O(O_sdram_cas_n),
    .I(O_sdram_cas_n_d) 
);
  OBUF O_sdram_wen_n_obuf (
    .O(O_sdram_wen_n),
    .I(O_sdram_wen_n_d) 
);
  OBUF O_sdram_addr_0_obuf (
    .O(O_sdram_addr[0]),
    .I(O_sdram_addr_d[0]) 
);
  OBUF O_sdram_addr_1_obuf (
    .O(O_sdram_addr[1]),
    .I(O_sdram_addr_d[1]) 
);
  OBUF O_sdram_addr_2_obuf (
    .O(O_sdram_addr[2]),
    .I(O_sdram_addr_d[2]) 
);
  OBUF O_sdram_addr_3_obuf (
    .O(O_sdram_addr[3]),
    .I(O_sdram_addr_d[3]) 
);
  OBUF O_sdram_addr_4_obuf (
    .O(O_sdram_addr[4]),
    .I(O_sdram_addr_d[4]) 
);
  OBUF O_sdram_addr_5_obuf (
    .O(O_sdram_addr[5]),
    .I(O_sdram_addr_d[5]) 
);
  OBUF O_sdram_addr_6_obuf (
    .O(O_sdram_addr[6]),
    .I(O_sdram_addr_d[6]) 
);
  OBUF O_sdram_addr_7_obuf (
    .O(O_sdram_addr[7]),
    .I(O_sdram_addr_d[7]) 
);
  OBUF O_sdram_addr_8_obuf (
    .O(O_sdram_addr[8]),
    .I(GND) 
);
  OBUF O_sdram_addr_9_obuf (
    .O(O_sdram_addr[9]),
    .I(O_sdram_addr_d[9]) 
);
  OBUF O_sdram_addr_10_obuf (
    .O(O_sdram_addr[10]),
    .I(O_sdram_addr_d[10]) 
);
  OBUF O_sdram_ba_0_obuf (
    .O(O_sdram_ba[0]),
    .I(GND) 
);
  OBUF O_sdram_ba_1_obuf (
    .O(O_sdram_ba[1]),
    .I(GND) 
);
  OBUF O_sdram_dqm_0_obuf (
    .O(O_sdram_dqm[0]),
    .I(O_sdram_dqm_d[0]) 
);
  OBUF O_sdram_dqm_1_obuf (
    .O(O_sdram_dqm[1]),
    .I(O_sdram_dqm_d[1]) 
);
  OBUF O_sdram_dqm_2_obuf (
    .O(O_sdram_dqm[2]),
    .I(O_sdram_dqm_d[2]) 
);
  OBUF O_sdram_dqm_3_obuf (
    .O(O_sdram_dqm[3]),
    .I(O_sdram_dqm_d[3]) 
);
  DFF ff_reset_n1_s0 (
    .Q(ff_reset_n1),
    .D(ff_reset_n0),
    .CLK(clk85m) 
);
defparam ff_reset_n1_s0.INIT=1'b0;
  DFF ff_reset_n2_1_s0 (
    .Q(ff_reset_n2_1),
    .D(ff_reset_n1),
    .CLK(clk85m) 
);
defparam ff_reset_n2_1_s0.INIT=1'b0;
  DFF ff_reset_n0_s0 (
    .Q(ff_reset_n0),
    .D(slot_reset_n_d),
    .CLK(clk85m) 
);
defparam ff_reset_n0_s0.INIT=1'b0;
  INV IO_sdram_dq_31_s66 (
    .O(IO_sdram_dq_31_101),
    .I(n680_4) 
);
  Gowin_rPLL u_pll (
    .clk14m_d(clk14m_d),
    .clk215m(clk215m)
);
  Gowin_rPLL2 u_pll2 (
    .clk14m_d(clk14m_d),
    .clk85m(clk85m),
    .O_sdram_clk_d(O_sdram_clk_d),
    .pll_lock85(pll_lock85)
);
  Gowin_CLKDIV u_clkdiv (
    .clk85m(clk85m),
    .pll_lock85(pll_lock85),
    .clk42m(clk42m)
);
  msx_slot u_msx_slot (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .slot_rd_n_d(slot_rd_n_d),
    .slot_wr_n_d(slot_wr_n_d),
    .slot_iorq_n_d(slot_iorq_n_d),
    .ff_reset_n2_1(ff_reset_n2_1),
    .ff_busy(ff_busy),
    .ff_bus_ready(ff_bus_ready),
    .slot_a_d(slot_a_d[7:0]),
    .slot_d_in(slot_d_in[7:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_bus_ioreq(w_bus_ioreq),
    .w_bus_write(w_bus_write),
    .slot_data_dir_d(slot_data_dir_d),
    .p_slot_data_0_7(p_slot_data_0_7),
    .w_bus_valid(w_bus_valid),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .ff_rdata(ff_rdata[7:0])
);
  vdp u_v9958 (
    .w_bus_write(w_bus_write),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_bus_valid(w_bus_valid),
    .w_bus_ioreq(w_bus_ioreq),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .ff_sdr_ready(ff_sdr_ready),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_pulse1(w_pulse1),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_bus_ready(ff_bus_ready),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .ff_busy(ff_busy),
    .w_pulse2(w_pulse2),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .w_sdram_valid(w_sdram_valid),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_sdram_address(w_sdram_address[16:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  DVI_TX_Top u_dvi (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  ip_sdram u_sdram (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .O_sdram_clk_d(O_sdram_clk_d),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_refresh(w_sdram_refresh),
    .ff_reset_n2_1(ff_reset_n2_1),
    .w_sdram_write(w_sdram_write),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_sdram_address(w_sdram_address[16:2]),
    .IO_sdram_dq_in(IO_sdram_dq_in[31:0]),
    .O_sdram_cke_d(O_sdram_cke_d),
    .ff_sdr_ready(ff_sdr_ready),
    .O_sdram_ras_n_d(O_sdram_ras_n_d),
    .O_sdram_cas_n_d(O_sdram_cas_n_d),
    .O_sdram_wen_n_d(O_sdram_wen_n_d),
    .n646_3(n646_3),
    .n647_3(n647_3),
    .n648_3(n648_3),
    .n649_3(n649_3),
    .n650_3(n650_3),
    .n651_3(n651_3),
    .n652_3(n652_3),
    .n653_3(n653_3),
    .n654_3(n654_3),
    .n655_3(n655_3),
    .n656_3(n656_3),
    .n657_3(n657_3),
    .n658_3(n658_3),
    .n659_3(n659_3),
    .n660_3(n660_3),
    .n661_3(n661_3),
    .n662_3(n662_3),
    .n663_3(n663_3),
    .n664_3(n664_3),
    .n665_3(n665_3),
    .n666_3(n666_3),
    .n667_3(n667_3),
    .n668_3(n668_3),
    .n669_3(n669_3),
    .n670_3(n670_3),
    .n671_3(n671_3),
    .n672_3(n672_3),
    .n673_3(n673_3),
    .n674_3(n674_3),
    .n675_3(n675_3),
    .n676_3(n676_3),
    .n677_3(n677_3),
    .n680_4(n680_4),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .O_sdram_dqm_d(O_sdram_dqm_d[3:0]),
    .O_sdram_addr_d_0(O_sdram_addr_d[0]),
    .O_sdram_addr_d_1(O_sdram_addr_d[1]),
    .O_sdram_addr_d_2(O_sdram_addr_d[2]),
    .O_sdram_addr_d_3(O_sdram_addr_d[3]),
    .O_sdram_addr_d_4(O_sdram_addr_d[4]),
    .O_sdram_addr_d_5(O_sdram_addr_d[5]),
    .O_sdram_addr_d_6(O_sdram_addr_d[6]),
    .O_sdram_addr_d_7(O_sdram_addr_d[7]),
    .O_sdram_addr_d_9(O_sdram_addr_d[9]),
    .O_sdram_addr_d_10(O_sdram_addr_d[10]),
    .w_sdram_rdata(w_sdram_rdata[31:0])
);
  ip_ws2812_led u_led (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_wr(ff_wr),
    .w_green(w_green[5:4]),
    .w_red(w_red[5]),
    .w_blue(w_blue[5]),
    .ws2812_led_d(ws2812_led_d),
    .w_sending(w_sending)
);
  ip_debugger u_debugger (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_valid(w_bus_valid),
    .w_pulse1(w_pulse1),
    .w_pulse2(w_pulse2),
    .n28_4(n28_4),
    .n31_3(n31_3),
    .w_sending(w_sending),
    .w_bus_address(w_bus_address[1:0]),
    .ff_wr(ff_wr),
    .w_red(w_red[5]),
    .w_green(w_green[5:4]),
    .w_blue(w_blue[5])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tangnano20k_vdp_cartridge */
