// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pynqrypt_encrypt_aes_generate_round_keys (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_read,
        this_round_keys_address0,
        this_round_keys_ce0,
        this_round_keys_we0,
        this_round_keys_d0
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_state5 = 6'd16;
parameter    ap_ST_fsm_state6 = 6'd32;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [127:0] p_read;
output  [3:0] this_round_keys_address0;
output   this_round_keys_ce0;
output   this_round_keys_we0;
output  [127:0] this_round_keys_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] tmp_s_reg_137;
wire   [31:0] trunc_ln628_fu_133_p1;
reg   [31:0] trunc_ln628_reg_142;
reg   [5:0] p_round_key_V_address0;
reg    p_round_key_V_ce0;
reg    p_round_key_V_we0;
reg   [31:0] p_round_key_V_d0;
wire   [31:0] p_round_key_V_q0;
reg   [5:0] p_round_key_V_address1;
reg    p_round_key_V_ce1;
reg    p_round_key_V_we1;
reg   [31:0] p_round_key_V_d1;
wire   [31:0] p_round_key_V_q1;
wire    grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87_ap_start;
wire    grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87_ap_done;
wire    grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87_ap_idle;
wire    grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87_ap_ready;
wire   [5:0] grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87_p_round_key_V_address0;
wire    grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87_p_round_key_V_ce0;
wire    grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87_p_round_key_V_we0;
wire   [31:0] grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87_p_round_key_V_d0;
wire   [5:0] grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87_p_round_key_V_address1;
wire    grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87_p_round_key_V_ce1;
wire    grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87_p_round_key_V_we1;
wire   [31:0] grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87_p_round_key_V_d1;
wire    grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94_ap_start;
wire    grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94_ap_done;
wire    grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94_ap_idle;
wire    grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94_ap_ready;
wire   [5:0] grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94_p_round_key_V_address0;
wire    grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94_p_round_key_V_ce0;
wire   [5:0] grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94_p_round_key_V_address1;
wire    grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94_p_round_key_V_ce1;
wire   [3:0] grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94_this_round_keys_address0;
wire    grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94_this_round_keys_ce0;
wire    grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94_this_round_keys_we0;
wire   [127:0] grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94_this_round_keys_d0;
reg    grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state2;
reg   [5:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87_ap_start_reg = 1'b0;
#0 grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94_ap_start_reg = 1'b0;
end

pynqrypt_encrypt_aes_generate_round_keys_p_round_key_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 44 ),
    .AddressWidth( 6 ))
p_round_key_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_round_key_V_address0),
    .ce0(p_round_key_V_ce0),
    .we0(p_round_key_V_we0),
    .d0(p_round_key_V_d0),
    .q0(p_round_key_V_q0),
    .address1(p_round_key_V_address1),
    .ce1(p_round_key_V_ce1),
    .we1(p_round_key_V_we1),
    .d1(p_round_key_V_d1),
    .q1(p_round_key_V_q1)
);

pynqrypt_encrypt_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87_ap_start),
    .ap_done(grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87_ap_done),
    .ap_idle(grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87_ap_idle),
    .ap_ready(grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87_ap_ready),
    .p_round_key_V_address0(grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87_p_round_key_V_address0),
    .p_round_key_V_ce0(grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87_p_round_key_V_ce0),
    .p_round_key_V_we0(grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87_p_round_key_V_we0),
    .p_round_key_V_d0(grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87_p_round_key_V_d0),
    .p_round_key_V_q0(p_round_key_V_q0),
    .p_round_key_V_address1(grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87_p_round_key_V_address1),
    .p_round_key_V_ce1(grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87_p_round_key_V_ce1),
    .p_round_key_V_we1(grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87_p_round_key_V_we1),
    .p_round_key_V_d1(grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87_p_round_key_V_d1),
    .p_round_key_V_q1(p_round_key_V_q1)
);

pynqrypt_encrypt_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1 grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94_ap_start),
    .ap_done(grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94_ap_done),
    .ap_idle(grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94_ap_idle),
    .ap_ready(grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94_ap_ready),
    .p_round_key_V_address0(grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94_p_round_key_V_address0),
    .p_round_key_V_ce0(grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94_p_round_key_V_ce0),
    .p_round_key_V_q0(p_round_key_V_q0),
    .p_round_key_V_address1(grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94_p_round_key_V_address1),
    .p_round_key_V_ce1(grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94_p_round_key_V_ce1),
    .p_round_key_V_q1(p_round_key_V_q1),
    .this_round_keys_address0(grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94_this_round_keys_address0),
    .this_round_keys_ce0(grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94_this_round_keys_ce0),
    .this_round_keys_we0(grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94_this_round_keys_we0),
    .this_round_keys_d0(grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94_this_round_keys_d0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94_ap_start_reg <= 1'b1;
        end else if ((grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94_ap_ready == 1'b1)) begin
            grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87_ap_start_reg <= 1'b1;
        end else if ((grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87_ap_ready == 1'b1)) begin
            grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        tmp_s_reg_137 <= {{p_read[63:32]}};
        trunc_ln628_reg_142 <= trunc_ln628_fu_133_p1;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)) | ((grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_round_key_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        p_round_key_V_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        p_round_key_V_address0 = grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94_p_round_key_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        p_round_key_V_address0 = grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87_p_round_key_V_address0;
    end else begin
        p_round_key_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_round_key_V_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        p_round_key_V_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        p_round_key_V_address1 = grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94_p_round_key_V_address1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        p_round_key_V_address1 = grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87_p_round_key_V_address1;
    end else begin
        p_round_key_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        p_round_key_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        p_round_key_V_ce0 = grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94_p_round_key_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        p_round_key_V_ce0 = grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87_p_round_key_V_ce0;
    end else begin
        p_round_key_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        p_round_key_V_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        p_round_key_V_ce1 = grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94_p_round_key_V_ce1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        p_round_key_V_ce1 = grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87_p_round_key_V_ce1;
    end else begin
        p_round_key_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_round_key_V_d0 = trunc_ln628_reg_142;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        p_round_key_V_d0 = {{p_read[95:64]}};
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        p_round_key_V_d0 = grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87_p_round_key_V_d0;
    end else begin
        p_round_key_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_round_key_V_d1 = tmp_s_reg_137;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        p_round_key_V_d1 = {{p_read[127:96]}};
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        p_round_key_V_d1 = grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87_p_round_key_V_d1;
    end else begin
        p_round_key_V_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        p_round_key_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        p_round_key_V_we0 = grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87_p_round_key_V_we0;
    end else begin
        p_round_key_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        p_round_key_V_we1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        p_round_key_V_we1 = grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87_p_round_key_V_we1;
    end else begin
        p_round_key_V_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94_ap_start = grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94_ap_start_reg;

assign grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87_ap_start = grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_87_ap_start_reg;

assign this_round_keys_address0 = grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94_this_round_keys_address0;

assign this_round_keys_ce0 = grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94_this_round_keys_ce0;

assign this_round_keys_d0 = grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94_this_round_keys_d0;

assign this_round_keys_we0 = grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1_fu_94_this_round_keys_we0;

assign trunc_ln628_fu_133_p1 = p_read[31:0];

endmodule //pynqrypt_encrypt_aes_generate_round_keys
