## 0.2.0 (unreleased)

* Rework CLI keys
* Fix entry point for CLI
* Add Verilog and Markdown writers for a register map
* Add Local Bus bridge writer
* Implement APB to Local Bus bridge on Verilog
* Setup HDL testing environment
* Setup CI/CD via Github Actions
* Documentation fixes, code prettifying and etc.

## 0.1.0 (2020-12-16)

* Setup repository
* Setup documentation
* Setup testing
* Implementation of core classes
* Add support of running from a command line
* Add JSON and YAML readers
* Add JSON and YAML writers
