
---------- Begin Simulation Statistics ----------
host_inst_rate                                 123967                       # Simulator instruction rate (inst/s)
host_mem_usage                                 333808                       # Number of bytes of host memory used
host_seconds                                   161.33                       # Real time elapsed on the host
host_tick_rate                              635288791                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000003                       # Number of instructions simulated
sim_seconds                                  0.102494                       # Number of seconds simulated
sim_ticks                                102493556000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            5609456                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 31919.112401                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 28628.408761                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                2084169                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency   112524032000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.628454                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              3525287                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits              4250                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency 100801686500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.627697                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses         3521037                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses            293301                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 87752.703756                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 84055.566577                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                285446                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency     689297488                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.026781                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses                7855                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits             2996                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency    408425998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.016567                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses           4859                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 16499.818182                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 77112.635531                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   0.672544                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             546                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs       181498                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     42103499                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             5902757                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 32043.243518                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 28704.792342                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 2369615                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency    113213329488                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.598558                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               3533142                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits               7246                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency 101210112498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.597330                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses          3525896                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.623672                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            638.640016                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            5902757                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 32043.243518                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 28704.792342                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                2369615                       # number of overall hits
system.cpu.dcache.overall_miss_latency   113213329488                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.598558                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              3533142                       # number of overall misses
system.cpu.dcache.overall_mshr_hits              7246                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency 101210112498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.597330                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses         3525896                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                3524224                       # number of replacements
system.cpu.dcache.sampled_refs                3525074                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                638.640016                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  2370768                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                     4506                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13519129                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 41679.303465                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 37670.734069                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13513616                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency      229778000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000408                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                 5513                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits               349                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    194494000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000382                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses            5163                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        60000                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                2616.889233                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets        60000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13519129                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 41679.303465                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 37670.734069                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13513616                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency       229778000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000408                       # miss rate for demand accesses
system.cpu.icache.demand_misses                  5513                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                349                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    194494000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000382                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses             5163                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.366697                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            187.749067                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13519129                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 41679.303465                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 37670.734069                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13513616                       # number of overall hits
system.cpu.icache.overall_miss_latency      229778000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000408                       # miss rate for overall accesses
system.cpu.icache.overall_misses                 5513                       # number of overall misses
system.cpu.icache.overall_mshr_hits               349                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    194494000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000382                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses            5163                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                   4957                       # number of replacements
system.cpu.icache.sampled_refs                   5164                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                187.749067                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13513616                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               3                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 100485.528228                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency    334455429241                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses               3328394                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                     4038                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     79419.702602                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 63925.136341                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                            3                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency            320458500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.999257                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       4035                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                       1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       257874000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.999009                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  4034                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                    3526201                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       82571.910896                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  107583.709299                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                        2810767                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            59074752500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.202891                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       715434                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                    321558                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency       42374533500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.111700                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  393875                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                     923                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    79387.865655                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 63986.998917                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency            73275000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                       923                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency       59060000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                  923                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                     4506                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                         4506                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.754677                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                     3530239                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        82554.232357                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   107141.098844                       # average overall mshr miss latency
system.l2.demand_hits                         2810770                       # number of demand (read+write) hits
system.l2.demand_miss_latency             59395211000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.203802                       # miss rate for demand accesses
system.l2.demand_misses                        719469                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                     321559                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        42632407500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.112714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   397909                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.266584                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.000602                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   4367.709703                       # Average occupied blocks per context
system.l2.occ_blocks::1                      9.858577                       # Average occupied blocks per context
system.l2.overall_accesses                    3530239                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       82554.232357                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  101196.235717                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                        2810770                       # number of overall hits
system.l2.overall_miss_latency            59395211000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.203802                       # miss rate for overall accesses
system.l2.overall_misses                       719469                       # number of overall misses
system.l2.overall_mshr_hits                    321559                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency      377087836741                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.055538                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                 3726303                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.843623                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                       2807909                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher      7812053                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified     11715619                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued          3500196                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit       403341                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                        3721316                       # number of replacements
system.l2.sampled_refs                        3725751                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       4377.568280                       # Cycle average of tags in use
system.l2.total_refs                          2811739                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             4475                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2832022                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2558233                       # DTB hits
system.switch_cpus.dtb.data_misses             273789                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2682476                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2409028                       # DTB read hits
system.switch_cpus.dtb.read_misses             273448                       # DTB read misses
system.switch_cpus.dtb.write_accesses          149546                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              149205                       # DTB write hits
system.switch_cpus.dtb.write_misses               341                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10273803                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10273790                       # ITB hits
system.switch_cpus.itb.fetch_misses                13                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                100936511                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2837031                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        4527474                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      4713240                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect           28                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        20658                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      5242361                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        5388998                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS          53880                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1639812                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events        67153                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     41158520                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.250586                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     0.737133                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     34682875     84.27%     84.27% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      4057947      9.86%     94.13% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2      1927518      4.68%     98.81% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       138132      0.34%     99.14% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4        91602      0.22%     99.37% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       108324      0.26%     99.63% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        53666      0.13%     99.76% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        31303      0.08%     99.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8        67153      0.16%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     41158520                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10313748                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2510912                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          2655008                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        20322                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10313748                       # The number of committed instructions
system.switch_cpus_1.commit.commitNonSpecStalls            1                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts     21889254                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                    10.405060                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total              10.405060                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles     26416014                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          343                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        90409                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     33936162                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      7638222                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      6516068                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      2936539                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts         1403                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles       588215                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3998348                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3407173                       # DTB hits
system.switch_cpus_1.dtb.data_misses           591175                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3830337                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3239798                       # DTB read hits
system.switch_cpus_1.dtb.read_misses           590539                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        168011                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            167375                       # DTB write hits
system.switch_cpus_1.dtb.write_misses             636                       # DTB write misses
system.switch_cpus_1.fetch.Branches           5388998                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3245337                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles            10637001                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         4391                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             35345338                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        317178                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.051792                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3245337                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      4581354                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.339694                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     44095059                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.801571                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.017890                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       36703463     83.24%     83.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         936112      2.12%     85.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          74612      0.17%     85.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          63771      0.14%     85.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        4024924      9.13%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          56163      0.13%     94.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          82179      0.19%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          35576      0.08%     95.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2118259      4.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     44095059                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles              59955541                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        2329532                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              363244                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.137208                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4004740                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           168011                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers        12075142                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            13661308                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.654735                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         7906022                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.131295                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             14253634                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        23196                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles      16752742                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      8757016                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts        20521                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       184459                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     32624328                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3836729                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts        18939                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     14276588                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       372314                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          836                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      2936539                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       952983                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked         7143                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        32777                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses          263                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation          577                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      6246083                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores        40363                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents          577                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         7237                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        15959                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.096107                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.096107                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu     10277908     71.90%     71.90% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         1084      0.01%     71.90% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     71.90% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd         4201      0.03%     71.93% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     71.93% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt         1100      0.01%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult          220      0.00%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     71.94% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      3841282     26.87%     98.81% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       169732      1.19%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     14295527                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt         8906                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.000623                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           68      0.76%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd            0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult            0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%      0.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead         4994     56.07%     56.84% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         3844     43.16%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     44095059                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.324198                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     0.711783                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     33933874     76.96%     76.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      7700647     17.46%     94.42% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1170498      2.65%     97.07% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1028528      2.33%     99.41% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       159584      0.36%     99.77% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5        86457      0.20%     99.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        10842      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7         4405      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8          224      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     44095059                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.137390                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         32261083                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        14295527                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded            1                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     22241664                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued          488                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined     31590860                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3245406                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3245337                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              69                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads        66510                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores         2456                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      8757016                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       184459                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles              104050600                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles     22284682                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8255878                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents      4302570                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      8239098                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents        25598                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          934                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     53221983                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     33043006                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     27491954                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      6527274                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      2936539                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      4107454                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     19236009                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles           11                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            1                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      7493876                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            1                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled               1041817                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
