--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed Jan 29 19:18:13 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     TinyFPGA_B
Constraint file: TinyFPGA_B_temp_lse.sdc 
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 62.500000 -name clk501 [get_nets \eeprom/i2c/i2c_clk]
            545 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 21.717ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFNESS C              \eeprom/i2c/write_enable_132  (from \eeprom/i2c/i2c_clk +)
   Destination:    SB_DFFE    D              \eeprom/i2c/state_i0_i3  (to \eeprom/i2c/i2c_clk +)

   Delay:                   9.400ns  (25.6% logic, 74.4% route), 6 logic levels.

 Constraint Details:

      9.400ns data_path \eeprom/i2c/write_enable_132 to \eeprom/i2c/state_i0_i3 meets
     31.250ns delay constraint less
      0.133ns L_S requirement (totaling 31.117ns) by 21.717ns

 Path Details: \eeprom/i2c/write_enable_132 to \eeprom/i2c/state_i0_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \eeprom/i2c/write_enable_132 (from \eeprom/i2c/i2c_clk)
Route         4   e 1.397                                  sda_enable
LUT4        ---     0.408             I1 to O              \eeprom/i2c/i463_2_lut
Route        12   e 1.516                                  state_7__N_285[3]
LUT4        ---     0.408             I3 to O              \eeprom/i2c/i2_4_lut_4_lut
Route         1   e 1.020                                  n2538
LUT4        ---     0.408             I2 to O              i1_4_lut
Route         1   e 1.020                                  n4_adj_411
LUT4        ---     0.408             I2 to O              i2_3_lut_4_lut
Route         1   e 1.020                                  n2507
LUT4        ---     0.408             I3 to O              i1_4_lut_adj_17
Route         1   e 1.020                                  n2368
                  --------
                    9.400  (25.6% logic, 74.4% route), 6 logic levels.


Passed:  The following path meets requirements by 21.775ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFNE   C              \eeprom/i2c/sda_out_133  (from \eeprom/i2c/i2c_clk +)
   Destination:    SB_DFFE    D              \eeprom/i2c/state_i0_i3  (to \eeprom/i2c/i2c_clk +)

   Delay:                   9.342ns  (25.8% logic, 74.2% route), 6 logic levels.

 Constraint Details:

      9.342ns data_path \eeprom/i2c/sda_out_133 to \eeprom/i2c/state_i0_i3 meets
     31.250ns delay constraint less
      0.133ns L_S requirement (totaling 31.117ns) by 21.775ns

 Path Details: \eeprom/i2c/sda_out_133 to \eeprom/i2c/state_i0_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \eeprom/i2c/sda_out_133 (from \eeprom/i2c/i2c_clk)
Route         3   e 1.339                                  sda_out
LUT4        ---     0.408             I0 to O              \eeprom/i2c/i463_2_lut
Route        12   e 1.516                                  state_7__N_285[3]
LUT4        ---     0.408             I3 to O              \eeprom/i2c/i2_4_lut_4_lut
Route         1   e 1.020                                  n2538
LUT4        ---     0.408             I2 to O              i1_4_lut
Route         1   e 1.020                                  n4_adj_411
LUT4        ---     0.408             I2 to O              i2_3_lut_4_lut
Route         1   e 1.020                                  n2507
LUT4        ---     0.408             I3 to O              i1_4_lut_adj_17
Route         1   e 1.020                                  n2368
                  --------
                    9.342  (25.8% logic, 74.2% route), 6 logic levels.


Passed:  The following path meets requirements by 23.145ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFNESS C              \eeprom/i2c/write_enable_132  (from \eeprom/i2c/i2c_clk +)
   Destination:    SB_DFFE    D              \eeprom/i2c/state_i0_i3  (to \eeprom/i2c/i2c_clk +)

   Delay:                   7.972ns  (25.1% logic, 74.9% route), 5 logic levels.

 Constraint Details:

      7.972ns data_path \eeprom/i2c/write_enable_132 to \eeprom/i2c/state_i0_i3 meets
     31.250ns delay constraint less
      0.133ns L_S requirement (totaling 31.117ns) by 23.145ns

 Path Details: \eeprom/i2c/write_enable_132 to \eeprom/i2c/state_i0_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \eeprom/i2c/write_enable_132 (from \eeprom/i2c/i2c_clk)
Route         4   e 1.397                                  sda_enable
LUT4        ---     0.408             I1 to O              \eeprom/i2c/i463_2_lut
Route        12   e 1.516                                  state_7__N_285[3]
LUT4        ---     0.408             I3 to O              i1_4_lut
Route         1   e 1.020                                  n4_adj_411
LUT4        ---     0.408             I2 to O              i2_3_lut_4_lut
Route         1   e 1.020                                  n2507
LUT4        ---     0.408             I3 to O              i1_4_lut_adj_17
Route         1   e 1.020                                  n2368
                  --------
                    7.972  (25.1% logic, 74.9% route), 5 logic levels.

Report: 9.533 ns is the maximum delay for this constraint.



================================================================================
Constraint:  create_clock -period 62.500 -name TinyFPGA_B|\eeprom/i2c/i2c_clk [ get_nets \eeprom/i2c/i2c_clk ]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 62.500000 -waveform { 0.000000 31.250000 } -name CLK [ get_ports { CLK } ]
            980 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 10.825ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFSR   C              delay_counter_362__i0  (from CLK +)
   Destination:    SB_DFFSR   D              delay_counter_362__i31  (to CLK +)

   Delay:                  51.542ns  (26.0% logic, 74.0% route), 33 logic levels.

 Constraint Details:

     51.542ns data_path delay_counter_362__i0 to delay_counter_362__i31 meets
     62.500ns delay constraint less
      0.133ns L_S requirement (totaling 62.367ns) by 10.825ns

 Path Details: delay_counter_362__i0 to delay_counter_362__i31

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              delay_counter_362__i0 (from CLK)
Route         3   e 1.339                                  delay_counter[0]
LUT4        ---     0.408             I1 to CO             delay_counter_362_add_4_2
Route         2   e 1.158                                  n2263
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_3
Route         2   e 1.158                                  n2264
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_4
Route         2   e 1.158                                  n2265
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_5
Route         2   e 1.158                                  n2266
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_6
Route         2   e 1.158                                  n2267
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_7
Route         2   e 1.158                                  n2268
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_8
Route         2   e 1.158                                  n2269
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_9
Route         2   e 1.158                                  n2270
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_10
Route         2   e 1.158                                  n2271
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_11
Route         2   e 1.158                                  n2272
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_12
Route         2   e 1.158                                  n2273
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_13
Route         2   e 1.158                                  n2274
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_14
Route         2   e 1.158                                  n2275
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_15
Route         2   e 1.158                                  n2276
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_16
Route         2   e 1.158                                  n2277
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_17
Route         2   e 1.158                                  n2278
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_18
Route         2   e 1.158                                  n2279
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_19
Route         2   e 1.158                                  n2280
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_20
Route         2   e 1.158                                  n2281
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_21
Route         2   e 1.158                                  n2282
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_22
Route         2   e 1.158                                  n2283
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_23
Route         2   e 1.158                                  n2284
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_24
Route         2   e 1.158                                  n2285
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_25
Route         2   e 1.158                                  n2286
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_26
Route         2   e 1.158                                  n2287
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_27
Route         2   e 1.158                                  n2288
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_28
Route         2   e 1.158                                  n2289
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_29
Route         2   e 1.158                                  n2290
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_30
Route         2   e 1.158                                  n2291
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_31
Route         2   e 1.158                                  n2292
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_32
Route         1   e 1.020                                  n2293
LUT4        ---     0.408             I3 to O              delay_counter_362_add_4_33_lut
Route         1   e 1.020                                  n134_adj_414
                  --------
                   51.542  (26.0% logic, 74.0% route), 33 logic levels.


Passed:  The following path meets requirements by 12.253ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFSR   C              delay_counter_362__i0  (from CLK +)
   Destination:    SB_DFFSR   D              delay_counter_362__i30  (to CLK +)

   Delay:                  50.114ns  (26.0% logic, 74.0% route), 32 logic levels.

 Constraint Details:

     50.114ns data_path delay_counter_362__i0 to delay_counter_362__i30 meets
     62.500ns delay constraint less
      0.133ns L_S requirement (totaling 62.367ns) by 12.253ns

 Path Details: delay_counter_362__i0 to delay_counter_362__i30

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              delay_counter_362__i0 (from CLK)
Route         3   e 1.339                                  delay_counter[0]
LUT4        ---     0.408             I1 to CO             delay_counter_362_add_4_2
Route         2   e 1.158                                  n2263
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_3
Route         2   e 1.158                                  n2264
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_4
Route         2   e 1.158                                  n2265
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_5
Route         2   e 1.158                                  n2266
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_6
Route         2   e 1.158                                  n2267
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_7
Route         2   e 1.158                                  n2268
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_8
Route         2   e 1.158                                  n2269
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_9
Route         2   e 1.158                                  n2270
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_10
Route         2   e 1.158                                  n2271
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_11
Route         2   e 1.158                                  n2272
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_12
Route         2   e 1.158                                  n2273
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_13
Route         2   e 1.158                                  n2274
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_14
Route         2   e 1.158                                  n2275
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_15
Route         2   e 1.158                                  n2276
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_16
Route         2   e 1.158                                  n2277
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_17
Route         2   e 1.158                                  n2278
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_18
Route         2   e 1.158                                  n2279
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_19
Route         2   e 1.158                                  n2280
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_20
Route         2   e 1.158                                  n2281
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_21
Route         2   e 1.158                                  n2282
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_22
Route         2   e 1.158                                  n2283
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_23
Route         2   e 1.158                                  n2284
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_24
Route         2   e 1.158                                  n2285
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_25
Route         2   e 1.158                                  n2286
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_26
Route         2   e 1.158                                  n2287
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_27
Route         2   e 1.158                                  n2288
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_28
Route         2   e 1.158                                  n2289
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_29
Route         2   e 1.158                                  n2290
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_30
Route         2   e 1.158                                  n2291
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_31
Route         2   e 1.158                                  n2292
LUT4        ---     0.408             I3 to O              delay_counter_362_add_4_32_lut
Route         1   e 1.020                                  n135_adj_415
                  --------
                   50.114  (26.0% logic, 74.0% route), 32 logic levels.


Passed:  The following path meets requirements by 12.391ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFSR   C              delay_counter_362__i1  (from CLK +)
   Destination:    SB_DFFSR   D              delay_counter_362__i31  (to CLK +)

   Delay:                  49.976ns  (26.0% logic, 74.0% route), 32 logic levels.

 Constraint Details:

     49.976ns data_path delay_counter_362__i1 to delay_counter_362__i31 meets
     62.500ns delay constraint less
      0.133ns L_S requirement (totaling 62.367ns) by 12.391ns

 Path Details: delay_counter_362__i1 to delay_counter_362__i31

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              delay_counter_362__i1 (from CLK)
Route         3   e 1.339                                  delay_counter[1]
LUT4        ---     0.408             I1 to CO             delay_counter_362_add_4_3
Route         2   e 1.158                                  n2264
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_4
Route         2   e 1.158                                  n2265
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_5
Route         2   e 1.158                                  n2266
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_6
Route         2   e 1.158                                  n2267
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_7
Route         2   e 1.158                                  n2268
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_8
Route         2   e 1.158                                  n2269
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_9
Route         2   e 1.158                                  n2270
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_10
Route         2   e 1.158                                  n2271
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_11
Route         2   e 1.158                                  n2272
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_12
Route         2   e 1.158                                  n2273
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_13
Route         2   e 1.158                                  n2274
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_14
Route         2   e 1.158                                  n2275
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_15
Route         2   e 1.158                                  n2276
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_16
Route         2   e 1.158                                  n2277
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_17
Route         2   e 1.158                                  n2278
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_18
Route         2   e 1.158                                  n2279
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_19
Route         2   e 1.158                                  n2280
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_20
Route         2   e 1.158                                  n2281
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_21
Route         2   e 1.158                                  n2282
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_22
Route         2   e 1.158                                  n2283
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_23
Route         2   e 1.158                                  n2284
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_24
Route         2   e 1.158                                  n2285
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_25
Route         2   e 1.158                                  n2286
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_26
Route         2   e 1.158                                  n2287
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_27
Route         2   e 1.158                                  n2288
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_28
Route         2   e 1.158                                  n2289
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_29
Route         2   e 1.158                                  n2290
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_30
Route         2   e 1.158                                  n2291
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_31
Route         2   e 1.158                                  n2292
LUT4        ---     0.408             CI to CO             delay_counter_362_add_4_32
Route         1   e 1.020                                  n2293
LUT4        ---     0.408             I3 to O              delay_counter_362_add_4_33_lut
Route         1   e 1.020                                  n134_adj_414
                  --------
                   49.976  (26.0% logic, 74.0% route), 32 logic levels.

Report: 51.675 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |    62.500 ns|    19.066 ns|     6  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |    62.500 ns|    51.675 ns|    33  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  5568 paths, 387 nets, and 1006 connections (96.9% coverage)


Peak memory: 210698240 bytes, TRCE: 479232 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
