ARM
===
Contains the SystemVerilog model of an ARM processor.

This is a project for the 2014-15 Clay-Wolkin Fellowship.