
Qflow static timing analysis logfile appended on Fri Mar 28 07:28:36 IST 2025
Converting qrouter output to vesta delay format
Running rc2dly -r noc_top.rc -l /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib -d noc_top.dly
Converting qrouter output to SPEF delay format
Running rc2dly -D : -r noc_top.rc -l /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib -d noc_top.spef
Converting qrouter output to SDF delay format
Running rc2dly -r noc_top.rc -l /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib -d noc_top.sdf
Running vesta static timing analysis with back-annotated extracted wire delays
vesta -c -d noc_top.dly --long noc_top.rtlnopwr.v /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib
----------------------------------------------
Vesta static timing analysis tool
for qflow 1.3.17
(c) 2013-2018 Tim Edwards, Open Circuit Design
----------------------------------------------

Parsing library "osu035_stdcells"
End of library at line 6636
Parsing module "noc_top"
Lib read /usr/local/share/qflow/tech/osu035/osu035_stdcells.lib:  Processed 6637 lines.
ERROR: Net FIFO_INST_0__fifo_inst_mem_3__3_ only had 1 receivers in delay file,  but expected a fanout of 3
ERROR:  Unexpected end-of-file while reading delay file.
Verilog netlist read:  Processed 1988 lines.
Number of paths analyzed:  294

Top 20 maximum delay paths:
Path DFFSR_139/CLK to DFFSR_135/D delay 3175.98 ps
      0.4 ps           clk_bF_buf37:   CLKBUF1_5/Y ->   DFFSR_139/CLK
    867.7 ps  arb_inst_start_idx_1_:   DFFSR_139/Q ->     INVX4_1/A
   1165.5 ps                  _840_:     INVX4_1/Y ->   NOR2X1_49/B
   1732.2 ps                  _890_:   NOR2X1_49/Y ->   AOI22X1_1/D
   1941.5 ps                  _776_:   AOI22X1_1/Y ->  NAND3X1_39/C
   2314.4 ps                  _778_:  NAND3X1_39/Y ->  NAND3X1_46/B
   2549.0 ps                  _806_:  NAND3X1_46/Y ->  NAND3X1_49/B
   2714.5 ps                  _813_:  NAND3X1_49/Y ->  AOI22X1_16/D
   2834.0 ps                  _817_:  AOI22X1_16/Y -> OAI21X1_439/B
   2939.1 ps               _765__1_: OAI21X1_439/Y ->   DFFSR_135/D

   clock skew at destination = 35.3366
   setup at destination = 201.528

Path DFFSR_139/CLK to DFFSR_134/D delay 3175.85 ps
      0.4 ps           clk_bF_buf37:   CLKBUF1_5/Y ->   DFFSR_139/CLK
    867.7 ps  arb_inst_start_idx_1_:   DFFSR_139/Q ->     INVX4_1/A
   1165.5 ps                  _840_:     INVX4_1/Y ->   NOR2X1_49/B
   1732.2 ps                  _890_:   NOR2X1_49/Y ->   AOI22X1_1/D
   1941.5 ps                  _776_:   AOI22X1_1/Y ->  NAND3X1_39/C
   2313.8 ps                  _778_:  NAND3X1_39/Y ->  NAND3X1_40/B
   2549.0 ps                  _782_:  NAND3X1_40/Y ->  NAND3X1_43/B
   2714.5 ps                  _791_:  NAND3X1_43/Y ->   AOI22X1_8/D
   2834.0 ps                  _795_:   AOI22X1_8/Y -> OAI21X1_437/B
   2939.1 ps               _765__0_: OAI21X1_437/Y ->   DFFSR_134/D

   clock skew at destination = 35.1727
   setup at destination = 201.564

Path DFFSR_139/CLK to DFFSR_133/D delay 3136.35 ps
      0.4 ps           clk_bF_buf37:   CLKBUF1_5/Y ->   DFFSR_139/CLK
    868.3 ps  arb_inst_start_idx_1_:   DFFSR_139/Q ->   NOR2X1_41/B
   1604.4 ps                  _842_:   NOR2X1_41/Y -> NAND2X1_135/B
   1856.9 ps                  _843_: NAND2X1_135/Y ->  NAND3X1_30/C
   2078.3 ps                  _844_:  NAND3X1_30/Y ->   NOR2X1_42/B
   2398.5 ps                  _845_:   NOR2X1_42/Y ->  AOI21X1_11/C
   2547.4 ps                  _827_:  AOI21X1_11/Y -> OAI21X1_441/B
   2689.4 ps                  _830_: OAI21X1_441/Y -> OAI21X1_442/B
   2809.1 ps                  _831_: OAI21X1_442/Y -> OAI21X1_443/C
   2901.3 ps               _766__0_: OAI21X1_443/Y ->   DFFSR_133/D

   clock skew at destination = 35.1727
   setup at destination = 199.9

Path DFFSR_139/CLK to DFFSR_138/D delay 3083.62 ps
      0.4 ps           clk_bF_buf37:   CLKBUF1_5/Y ->   DFFSR_139/CLK
    868.3 ps  arb_inst_start_idx_1_:   DFFSR_139/Q ->   NOR2X1_41/B
   1604.5 ps                  _842_:   NOR2X1_41/Y ->   AOI21X1_5/A
   1807.7 ps                  _870_:   AOI21X1_5/Y -> OAI21X1_427/C
   2148.4 ps                  _871_: OAI21X1_427/Y ->   NOR2X1_45/B
   2426.4 ps                  _872_:   NOR2X1_45/Y ->   NOR2X1_46/A
   2524.9 ps                  _873_:   NOR2X1_46/Y -> OAI21X1_428/C
   2682.4 ps                  _874_: OAI21X1_428/Y ->  XNOR2X1_13/A
   2824.6 ps               _767__0_:  XNOR2X1_13/Y ->   DFFSR_138/D

   clock skew at destination = 60.0859
   setup at destination = 198.946

Path DFFSR_139/CLK to DFFSR_139/D delay 2989.58 ps
      0.4 ps           clk_bF_buf37:   CLKBUF1_5/Y ->   DFFSR_139/CLK
    868.3 ps  arb_inst_start_idx_1_:   DFFSR_139/Q ->   NOR2X1_41/B
   1604.4 ps                  _842_:   NOR2X1_41/Y -> NAND2X1_135/B
   1856.9 ps                  _843_: NAND2X1_135/Y ->  NAND3X1_30/C
   2078.3 ps                  _844_:  NAND3X1_30/Y ->   NOR2X1_42/B
   2399.3 ps                  _845_:   NOR2X1_42/Y ->   INVX1_150/A
   2558.4 ps                  _888_:   INVX1_150/Y -> OAI21X1_433/A
   2693.2 ps                  _895_: OAI21X1_433/Y -> OAI21X1_435/A
   2802.8 ps               _767__1_: OAI21X1_435/Y ->   DFFSR_139/D

   clock skew at destination = 0
   setup at destination = 186.769

Path DFFSR_139/CLK to DFFSR_136/D delay 2820.82 ps
      0.4 ps           clk_bF_buf37:   CLKBUF1_5/Y ->   DFFSR_139/CLK
    868.3 ps  arb_inst_start_idx_1_:   DFFSR_139/Q ->   NOR2X1_41/B
   1604.5 ps                  _842_:   NOR2X1_41/Y ->   AOI21X1_5/A
   1807.7 ps                  _870_:   AOI21X1_5/Y -> OAI21X1_427/C
   2148.6 ps                  _871_: OAI21X1_427/Y ->   OAI22X1_5/D
   2374.5 ps                  _823_:   OAI22X1_5/Y ->   NOR2X1_52/A
   2481.1 ps                  _832_:   NOR2X1_52/Y ->   NOR2X1_53/B
   2562.1 ps                  _769_:   NOR2X1_53/Y ->   DFFSR_136/D

   clock skew at destination = 60.0859
   setup at destination = 198.603

Path DFFSR_81/CLK to DFFSR_18/D delay 2370.87 ps
      1.4 ps                     clk_bF_buf38: CLKBUF1_4/Y ->  DFFSR_81/CLK
    988.0 ps  FIFO_INST_0__fifo_inst_pe_wr_en:  DFFSR_81/Q -> OAI21X1_1/B
   1500.9 ps                             _16_: OAI21X1_1/Y ->  BUFX4_13/A
   1780.7 ps                     _16__bF_buf1:  BUFX4_13/Y ->  MUX2X1_7/S
   1980.9 ps                             _55_:  MUX2X1_7/Y ->  MUX2X1_8/A
   2096.1 ps                           _1__1_:  MUX2X1_8/Y ->  DFFSR_18/D

   clock skew at destination = 69.0213
   setup at destination = 205.726

Path DFFSR_109/CLK to DFFSR_57/D delay 2360.22 ps
      0.7 ps                     clk_bF_buf16:  CLKBUF1_26/Y ->   DFFSR_109/CLK
    991.3 ps  FIFO_INST_2__fifo_inst_pe_wr_en:   DFFSR_109/Q -> OAI21X1_179/B
   1502.2 ps                            _342_: OAI21X1_179/Y ->    BUFX4_93/A
   1785.2 ps                    _342__bF_buf3:    BUFX4_93/Y ->   AOI21X1_3/C
   1898.0 ps                            _385_:   AOI21X1_3/Y -> OAI21X1_199/B
   2011.5 ps                            _387_: OAI21X1_199/Y ->  NAND2X1_65/B
   2094.6 ps                         _327__2_:  NAND2X1_65/Y ->    DFFSR_57/D

   clock skew at destination = 70.0444
   setup at destination = 195.575

Path DFFSR_109/CLK to DFFSR_56/D delay 2359.45 ps
      0.7 ps                     clk_bF_buf16:  CLKBUF1_26/Y ->   DFFSR_109/CLK
    991.3 ps  FIFO_INST_2__fifo_inst_pe_wr_en:   DFFSR_109/Q -> OAI21X1_179/B
   1501.7 ps                            _342_: OAI21X1_179/Y ->    BUFX4_95/A
   1772.5 ps                    _342__bF_buf1:    BUFX4_95/Y ->   MUX2X1_59/S
   1970.1 ps                            _381_:   MUX2X1_59/Y ->   MUX2X1_60/A
   2085.3 ps                         _327__1_:   MUX2X1_60/Y ->    DFFSR_56/D

   clock skew at destination = 70.0444
   setup at destination = 204.129

Path DFFSR_81/CLK to DFFSR_19/D delay 2351.54 ps
      1.4 ps                     clk_bF_buf38:  CLKBUF1_4/Y ->   DFFSR_81/CLK
    988.0 ps  FIFO_INST_0__fifo_inst_pe_wr_en:   DFFSR_81/Q ->  OAI21X1_1/B
   1501.7 ps                             _16_:  OAI21X1_1/Y ->   BUFX4_12/A
   1767.2 ps                     _16__bF_buf2:   BUFX4_12/Y ->   AND2X2_1/A
   1899.8 ps                             _60_:   AND2X2_1/Y -> OAI21X1_21/A
   2005.3 ps                             _61_: OAI21X1_21/Y ->  NAND2X1_9/B
   2085.8 ps                           _1__2_:  NAND2X1_9/Y ->   DFFSR_19/D

   clock skew at destination = 69.0213
   setup at destination = 196.727

Path DFFSR_81/CLK to DFFSR_17/D delay 2351.05 ps
      1.4 ps                     clk_bF_buf38:  CLKBUF1_4/Y ->   DFFSR_81/CLK
    988.0 ps  FIFO_INST_0__fifo_inst_pe_wr_en:   DFFSR_81/Q ->  OAI21X1_1/B
   1501.7 ps                             _16_:  OAI21X1_1/Y ->   BUFX4_12/A
   1767.3 ps                     _16__bF_buf2:   BUFX4_12/Y -> OAI21X1_20/C
   1924.5 ps                             _52_: OAI21X1_20/Y ->   XOR2X1_1/A
   2069.7 ps                           _1__0_:   XOR2X1_1/Y ->   DFFSR_17/D

   clock skew at destination = 82.4124
   setup at destination = 198.936

Path DFFSR_109/CLK to DFFSR_55/D delay 2341.31 ps
      0.7 ps                     clk_bF_buf16:  CLKBUF1_26/Y ->   DFFSR_109/CLK
    991.3 ps  FIFO_INST_2__fifo_inst_pe_wr_en:   DFFSR_109/Q -> OAI21X1_179/B
   1501.7 ps                            _342_: OAI21X1_179/Y ->    BUFX4_95/A
   1772.5 ps                    _342__bF_buf1:    BUFX4_95/Y -> OAI21X1_198/C
   1930.7 ps                            _378_: OAI21X1_198/Y ->    XOR2X1_5/A
   2075.9 ps                         _327__0_:    XOR2X1_5/Y ->    DFFSR_55/D

   clock skew at destination = 63.2889
   setup at destination = 202.084

Path DFFSR_109/CLK to DFFSR_54/D delay 2339.03 ps
      0.7 ps                     clk_bF_buf16:  CLKBUF1_26/Y ->   DFFSR_109/CLK
    991.3 ps  FIFO_INST_2__fifo_inst_pe_wr_en:   DFFSR_109/Q -> OAI21X1_179/B
   1502.2 ps                            _342_: OAI21X1_179/Y ->    BUFX4_93/A
   1784.7 ps                    _342__bF_buf3:    BUFX4_93/Y ->   NOR2X1_30/B
   1928.8 ps                            _484_:   NOR2X1_30/Y ->   XNOR2X1_8/A
   2068.5 ps                         _337__1_:   XNOR2X1_8/Y ->    DFFSR_54/D

   clock skew at destination = 70.0444
   setup at destination = 200.498

Path DFFSR_123/CLK to DFFSR_75/D delay 2331.88 ps
      0.3 ps                     clk_bF_buf19:  CLKBUF1_23/Y ->   DFFSR_123/CLK
    989.2 ps  FIFO_INST_3__fifo_inst_pe_wr_en:   DFFSR_123/Q -> OAI21X1_268/B
   1503.3 ps                            _505_: OAI21X1_268/Y ->    BUFX4_48/A
   1780.3 ps                    _505__bF_buf1:    BUFX4_48/Y ->   MUX2X1_85/S
   1979.8 ps                            _544_:   MUX2X1_85/Y ->   MUX2X1_86/A
   2095.0 ps                         _490__1_:   MUX2X1_86/Y ->    DFFSR_75/D

   clock skew at destination = 35.8548
   setup at destination = 201.051

Path DFFSR_81/CLK to DFFSR_16/D delay 2331.15 ps
      1.4 ps                     clk_bF_buf38: CLKBUF1_4/Y ->  DFFSR_81/CLK
    988.0 ps  FIFO_INST_0__fifo_inst_pe_wr_en:  DFFSR_81/Q -> OAI21X1_1/B
   1500.8 ps                             _16_: OAI21X1_1/Y ->  BUFX4_11/A
   1785.9 ps                     _16__bF_buf3:  BUFX4_11/Y -> NOR2X1_10/B
   1930.3 ps                            _158_: NOR2X1_10/Y -> XNOR2X1_2/A
   2070.0 ps                          _11__1_: XNOR2X1_2/Y ->  DFFSR_16/D

   clock skew at destination = 55.9604
   setup at destination = 205.195

Path DFFSR_123/CLK to DFFSR_76/D delay 2327.06 ps
      0.3 ps                     clk_bF_buf19:  CLKBUF1_23/Y ->   DFFSR_123/CLK
    989.2 ps  FIFO_INST_3__fifo_inst_pe_wr_en:   DFFSR_123/Q -> OAI21X1_268/B
   1503.3 ps                            _505_: OAI21X1_268/Y ->    BUFX4_48/A
   1780.6 ps                    _505__bF_buf1:    BUFX4_48/Y ->    AND2X2_4/A
   1913.3 ps                            _549_:    AND2X2_4/Y -> OAI21X1_288/A
   2018.8 ps                            _550_: OAI21X1_288/Y ->  NAND2X1_93/B
   2099.3 ps                         _490__2_:  NAND2X1_93/Y ->    DFFSR_76/D

   clock skew at destination = 35.8548
   setup at destination = 191.903

Path DFFSR_123/CLK to DFFSR_74/D delay 2319.47 ps
      0.3 ps                     clk_bF_buf19:  CLKBUF1_23/Y ->   DFFSR_123/CLK
    989.2 ps  FIFO_INST_3__fifo_inst_pe_wr_en:   DFFSR_123/Q -> OAI21X1_268/B
   1503.3 ps                            _505_: OAI21X1_268/Y ->    BUFX4_48/A
   1780.6 ps                    _505__bF_buf1:    BUFX4_48/Y -> OAI21X1_287/C
   1940.8 ps                            _541_: OAI21X1_287/Y ->    XOR2X1_7/A
   2086.3 ps                         _490__0_:    XOR2X1_7/Y ->    DFFSR_74/D

   clock skew at destination = 35.8548
   setup at destination = 197.365

Path DFFSR_142/CLK to DFFSR_60/D delay 2316.5 ps
      1.0 ps                         clk_bF_buf12:  CLKBUF1_30/Y ->   DFFSR_142/CLK
    406.0 ps  FIFO_INST_3__fifo_inst_router_rd_en:   DFFSR_142/Q ->   NOR2X1_35/A
   1106.1 ps                                _540_:   NOR2X1_35/Y ->   NOR2X1_36/B
   1686.1 ps                                _551_:   NOR2X1_36/Y -> OAI21X1_330/C
   1959.2 ps                                _606_: OAI21X1_330/Y -> NAND2X1_109/B
   2072.1 ps                             _497__0_: NAND2X1_109/Y ->    DFFSR_60/D

   clock skew at destination = 47.0226
   setup at destination = 197.4

Path DFFSR_142/CLK to DFFSR_61/D delay 2316.44 ps
      1.0 ps                         clk_bF_buf12:  CLKBUF1_30/Y ->   DFFSR_142/CLK
    406.0 ps  FIFO_INST_3__fifo_inst_router_rd_en:   DFFSR_142/Q ->   NOR2X1_35/A
   1106.1 ps                                _540_:   NOR2X1_35/Y ->   NOR2X1_36/B
   1686.7 ps                                _551_:   NOR2X1_36/Y -> OAI21X1_334/C
   1959.2 ps                                _614_: OAI21X1_334/Y -> NAND2X1_110/B
   2072.1 ps                             _497__1_: NAND2X1_110/Y ->    DFFSR_61/D

   clock skew at destination = 46.9428
   setup at destination = 197.419

Path DFFSR_142/CLK to DFFSR_63/D delay 2316.44 ps
      1.0 ps                         clk_bF_buf12:  CLKBUF1_30/Y ->   DFFSR_142/CLK
    406.0 ps  FIFO_INST_3__fifo_inst_router_rd_en:   DFFSR_142/Q ->   NOR2X1_35/A
   1106.1 ps                                _540_:   NOR2X1_35/Y ->   NOR2X1_36/B
   1686.8 ps                                _551_:   NOR2X1_36/Y -> OAI21X1_342/C
   1959.2 ps                                _630_: OAI21X1_342/Y -> NAND2X1_112/B
   2072.1 ps                             _497__3_: NAND2X1_112/Y ->    DFFSR_63/D

   clock skew at destination = 46.9428
   setup at destination = 197.419

Computed maximum clock frequency (zero margin) = 314.864 MHz
-----------------------------------------

Number of paths analyzed:  294

Top 20 minimum delay paths:
Path DFFPOSX1_82/CLK to DFFPOSX1_82/D delay 225.471 ps
      0.8 ps                      clk_bF_buf35:   CLKBUF1_7/Y -> DFFPOSX1_82/CLK
    170.4 ps  FIFO_INST_3__fifo_inst_mem_1__3_: DFFPOSX1_82/Q -> OAI21X1_309/C
    259.1 ps                             _576_: OAI21X1_309/Y -> OAI21X1_310/C
    324.0 ps                          _494__3_: OAI21X1_310/Y -> DFFPOSX1_82/D

   clock skew at destination = 0
   hold at destination = -98.5153

Path DFFPOSX1_38/CLK to DFFPOSX1_38/D delay 225.761 ps
      3.4 ps                      clk_bF_buf22:  CLKBUF1_20/Y -> DFFPOSX1_38/CLK
    170.9 ps  FIFO_INST_1__fifo_inst_mem_2__1_: DFFPOSX1_38/Q -> OAI21X1_115/C
    259.4 ps                             _233_: OAI21X1_115/Y -> OAI21X1_116/C
    324.3 ps                          _169__1_: OAI21X1_116/Y -> DFFPOSX1_38/D

   clock skew at destination = 0
   hold at destination = -98.5159

Path DFFPOSX1_33/CLK to DFFPOSX1_33/D delay 225.783 ps
      2.2 ps                      clk_bF_buf15:  CLKBUF1_27/Y -> DFFPOSX1_33/CLK
    170.9 ps  FIFO_INST_1__fifo_inst_mem_1__2_: DFFPOSX1_33/Q -> OAI21X1_129/C
    259.4 ps                             _248_: OAI21X1_129/Y -> OAI21X1_130/C
    324.3 ps                          _168__2_: OAI21X1_130/Y -> DFFPOSX1_33/D

   clock skew at destination = 0
   hold at destination = -98.5158

Path DFFPOSX1_80/CLK to DFFPOSX1_80/D delay 225.817 ps
      0.8 ps                      clk_bF_buf35:   CLKBUF1_7/Y -> DFFPOSX1_80/CLK
    170.9 ps  FIFO_INST_3__fifo_inst_mem_1__1_: DFFPOSX1_80/Q -> OAI21X1_305/C
    259.5 ps                             _572_: OAI21X1_305/Y -> OAI21X1_306/C
    324.3 ps                          _494__1_: OAI21X1_306/Y -> DFFPOSX1_80/D

   clock skew at destination = 0
   hold at destination = -98.5158

Path DFFPOSX1_36/CLK to DFFPOSX1_36/D delay 225.824 ps
      2.4 ps                       clk_bF_buf0:  CLKBUF1_42/Y -> DFFPOSX1_36/CLK
    171.0 ps  FIFO_INST_1__fifo_inst_mem_1__5_: DFFPOSX1_36/Q -> OAI21X1_135/C
    259.5 ps                             _254_: OAI21X1_135/Y -> OAI21X1_136/C
    324.3 ps                          _168__5_: OAI21X1_136/Y -> DFFPOSX1_36/D

   clock skew at destination = 0
   hold at destination = -98.5158

Path DFFPOSX1_57/CLK to DFFPOSX1_57/D delay 225.986 ps
      2.1 ps                      clk_bF_buf20:  CLKBUF1_22/Y -> DFFPOSX1_57/CLK
    171.1 ps  FIFO_INST_2__fifo_inst_mem_1__2_: DFFPOSX1_57/Q -> OAI21X1_218/C
    259.6 ps                             _411_: OAI21X1_218/Y -> OAI21X1_219/C
    324.5 ps                          _331__2_: OAI21X1_219/Y -> DFFPOSX1_57/D

   clock skew at destination = 0
   hold at destination = -98.5161

Path DFFPOSX1_34/CLK to DFFPOSX1_34/D delay 226.042 ps
      5.6 ps                       clk_bF_buf6:  CLKBUF1_36/Y -> DFFPOSX1_34/CLK
    171.1 ps  FIFO_INST_1__fifo_inst_mem_1__3_: DFFPOSX1_34/Q -> OAI21X1_131/C
    259.7 ps                             _250_: OAI21X1_131/Y -> OAI21X1_132/C
    324.6 ps                          _168__3_: OAI21X1_132/Y -> DFFPOSX1_34/D

   clock skew at destination = 0
   hold at destination = -98.5162

Path DFFPOSX1_11/CLK to DFFPOSX1_11/D delay 226.17 ps
      2.7 ps                      clk_bF_buf11:  CLKBUF1_31/Y -> DFFPOSX1_11/CLK
    171.3 ps  FIFO_INST_0__fifo_inst_mem_1__4_: DFFPOSX1_11/Q ->  OAI21X1_44/C
    259.8 ps                              _89_:  OAI21X1_44/Y ->  OAI21X1_45/C
    324.7 ps                            _5__4_:  OAI21X1_45/Y -> DFFPOSX1_11/D

   clock skew at destination = 0
   hold at destination = -98.5164

Path DFFPOSX1_41/CLK to DFFPOSX1_41/D delay 226.192 ps
      1.6 ps                       clk_bF_buf0:  CLKBUF1_42/Y -> DFFPOSX1_41/CLK
    171.2 ps  FIFO_INST_1__fifo_inst_mem_2__4_: DFFPOSX1_41/Q -> OAI21X1_121/C
    259.8 ps                             _239_: OAI21X1_121/Y -> OAI21X1_122/C
    324.7 ps                          _169__4_: OAI21X1_122/Y -> DFFPOSX1_41/D

   clock skew at destination = 0
   hold at destination = -98.5166

Path DFFPOSX1_64/CLK to DFFPOSX1_64/D delay 226.22 ps
      2.2 ps                       clk_bF_buf1:  CLKBUF1_41/Y -> DFFPOSX1_64/CLK
    171.2 ps  FIFO_INST_2__fifo_inst_mem_2__3_: DFFPOSX1_64/Q -> OAI21X1_208/C
    259.9 ps                             _400_: OAI21X1_208/Y -> OAI21X1_209/C
    324.7 ps                          _332__3_: OAI21X1_209/Y -> DFFPOSX1_64/D

   clock skew at destination = 0
   hold at destination = -98.5166

Path DFFPOSX1_16/CLK to DFFPOSX1_16/D delay 226.226 ps
      2.2 ps                      clk_bF_buf32:  CLKBUF1_10/Y -> DFFPOSX1_16/CLK
    171.2 ps  FIFO_INST_0__fifo_inst_mem_2__3_: DFFPOSX1_16/Q ->  OAI21X1_30/C
    259.9 ps                              _74_:  OAI21X1_30/Y ->  OAI21X1_31/C
    324.7 ps                            _6__3_:  OAI21X1_31/Y -> DFFPOSX1_16/D

   clock skew at destination = 0
   hold at destination = -98.5166

Path DFFPOSX1_55/CLK to DFFPOSX1_55/D delay 226.27 ps
      2.1 ps                      clk_bF_buf33:   CLKBUF1_9/Y -> DFFPOSX1_55/CLK
    171.2 ps  FIFO_INST_2__fifo_inst_mem_1__0_: DFFPOSX1_55/Q -> OAI21X1_214/C
    259.9 ps                             _407_: OAI21X1_214/Y -> OAI21X1_215/C
    324.8 ps                          _331__0_: OAI21X1_215/Y -> DFFPOSX1_55/D

   clock skew at destination = 0
   hold at destination = -98.5165

Path DFFPOSX1_14/CLK to DFFPOSX1_14/D delay 226.273 ps
      2.4 ps                       clk_bF_buf2:  CLKBUF1_40/Y -> DFFPOSX1_14/CLK
    171.3 ps  FIFO_INST_0__fifo_inst_mem_2__1_: DFFPOSX1_14/Q ->  OAI21X1_26/C
    259.9 ps                              _70_:  OAI21X1_26/Y ->  OAI21X1_27/C
    324.8 ps                            _6__1_:  OAI21X1_27/Y -> DFFPOSX1_14/D

   clock skew at destination = 0
   hold at destination = -98.5167

Path DFFPOSX1_8/CLK to DFFPOSX1_8/D delay 226.274 ps
      2.7 ps                      clk_bF_buf32: CLKBUF1_10/Y -> DFFPOSX1_8/CLK
    171.3 ps  FIFO_INST_0__fifo_inst_mem_1__1_: DFFPOSX1_8/Q -> OAI21X1_38/C
    259.9 ps                              _83_: OAI21X1_38/Y -> OAI21X1_39/C
    324.8 ps                            _5__1_: OAI21X1_39/Y -> DFFPOSX1_8/D

   clock skew at destination = 0
   hold at destination = -98.5165

Path DFFPOSX1_31/CLK to DFFPOSX1_31/D delay 226.305 ps
      2.5 ps                       clk_bF_buf0:  CLKBUF1_42/Y -> DFFPOSX1_31/CLK
    171.2 ps  FIFO_INST_1__fifo_inst_mem_1__0_: DFFPOSX1_31/Q -> OAI21X1_125/C
    259.9 ps                             _244_: OAI21X1_125/Y -> OAI21X1_126/C
    324.8 ps                          _168__0_: OAI21X1_126/Y -> DFFPOSX1_31/D

   clock skew at destination = 0
   hold at destination = -98.5166

Path DFFPOSX1_10/CLK to DFFPOSX1_10/D delay 226.308 ps
      0.6 ps                      clk_bF_buf38:   CLKBUF1_4/Y -> DFFPOSX1_10/CLK
    171.4 ps  FIFO_INST_0__fifo_inst_mem_1__3_: DFFPOSX1_10/Q ->  OAI21X1_42/C
    259.9 ps                              _87_:  OAI21X1_42/Y ->  OAI21X1_43/C
    324.8 ps                            _5__3_:  OAI21X1_43/Y -> DFFPOSX1_10/D

   clock skew at destination = 0
   hold at destination = -98.5166

Path DFFPOSX1_79/CLK to DFFPOSX1_79/D delay 226.327 ps
      3.7 ps                      clk_bF_buf28:  CLKBUF1_14/Y -> DFFPOSX1_79/CLK
    171.5 ps  FIFO_INST_3__fifo_inst_mem_1__0_: DFFPOSX1_79/Q -> OAI21X1_303/C
    260.0 ps                             _570_: OAI21X1_303/Y -> OAI21X1_304/C
    324.8 ps                          _494__0_: OAI21X1_304/Y -> DFFPOSX1_79/D

   clock skew at destination = 0
   hold at destination = -98.5166

Path DFFPOSX1_17/CLK to DFFPOSX1_17/D delay 226.336 ps
      3.1 ps                      clk_bF_buf11:  CLKBUF1_31/Y -> DFFPOSX1_17/CLK
    171.4 ps  FIFO_INST_0__fifo_inst_mem_2__4_: DFFPOSX1_17/Q ->  OAI21X1_32/C
    260.0 ps                              _76_:  OAI21X1_32/Y ->  OAI21X1_33/C
    324.9 ps                            _6__4_:  OAI21X1_33/Y -> DFFPOSX1_17/D

   clock skew at destination = 0
   hold at destination = -98.5168

Path DFFPOSX1_89/CLK to DFFPOSX1_89/D delay 226.342 ps
      1.1 ps                      clk_bF_buf28:  CLKBUF1_14/Y -> DFFPOSX1_89/CLK
    171.5 ps  FIFO_INST_3__fifo_inst_mem_2__4_: DFFPOSX1_89/Q -> OAI21X1_299/C
    260.0 ps                             _565_: OAI21X1_299/Y -> OAI21X1_300/C
    324.9 ps                          _495__4_: OAI21X1_300/Y -> DFFPOSX1_89/D

   clock skew at destination = 0
   hold at destination = -98.5168

Path DFFPOSX1_60/CLK to DFFPOSX1_60/D delay 226.361 ps
      1.9 ps                      clk_bF_buf21:  CLKBUF1_21/Y -> DFFPOSX1_60/CLK
    171.4 ps  FIFO_INST_2__fifo_inst_mem_1__5_: DFFPOSX1_60/Q -> OAI21X1_224/C
    260.0 ps                             _417_: OAI21X1_224/Y -> OAI21X1_225/C
    324.9 ps                          _331__5_: OAI21X1_225/Y -> DFFPOSX1_60/D

   clock skew at destination = 0
   hold at destination = -98.5167

Design meets minimum hold timing.
-----------------------------------------

Number of paths analyzed:  468

Top 20 maximum delay paths:
Path input pin clk to DFFSR_103/CLK delay 1032.33 ps
      4.2 ps                clk:              ->    BUFX4_3/A
    311.2 ps  clk_hier0_bF_buf3:    BUFX4_3/Y -> CLKBUF1_20/A
    653.8 ps       clk_bF_buf22: CLKBUF1_20/Y ->  DFFSR_103/CLK

   setup at destination = 378.523

Path input pin clk to DFFSR_73/CLK delay 1029.44 ps
      4.4 ps                clk:             ->   BUFX4_2/A
    313.7 ps  clk_hier0_bF_buf4:   BUFX4_2/Y -> CLKBUF1_7/A
    651.1 ps       clk_bF_buf35: CLKBUF1_7/Y ->  DFFSR_73/CLK

   setup at destination = 378.307

Path input pin clk to DFFSR_89/CLK delay 1028.14 ps
      0.4 ps                clk:              ->    BUFX4_4/A
    308.5 ps  clk_hier0_bF_buf2:    BUFX4_4/Y -> CLKBUF1_10/A
    649.9 ps       clk_bF_buf32: CLKBUF1_10/Y ->   DFFSR_89/CLK

   setup at destination = 378.284

Path input pin clk to DFFSR_116/CLK delay 1011.6 ps
      2.3 ps                clk:             ->   BUFX4_1/A
    307.6 ps  clk_hier0_bF_buf5:   BUFX4_1/Y -> CLKBUF1_9/A
    637.2 ps       clk_bF_buf33: CLKBUF1_9/Y -> DFFSR_116/CLK

   setup at destination = 374.448

Path input pin clk to DFFSR_112/CLK delay 1011.29 ps
      2.3 ps                clk:             ->   BUFX4_1/A
    307.6 ps  clk_hier0_bF_buf5:   BUFX4_1/Y -> CLKBUF1_9/A
    636.8 ps       clk_bF_buf33: CLKBUF1_9/Y -> DFFSR_112/CLK

   setup at destination = 374.448

Path input pin clk to DFFSR_35/CLK delay 1006.46 ps
      4.2 ps                clk:              ->    BUFX4_3/A
    315.0 ps  clk_hier0_bF_buf3:    BUFX4_3/Y -> CLKBUF1_42/A
    633.9 ps        clk_bF_buf0: CLKBUF1_42/Y ->   DFFSR_35/CLK

   setup at destination = 372.563

Path input pin clk to DFFSR_114/CLK delay 997.766 ps
      2.6 ps                clk:              ->    BUFX4_5/A
    312.0 ps  clk_hier0_bF_buf1:    BUFX4_5/Y -> CLKBUF1_21/A
    627.1 ps       clk_bF_buf21: CLKBUF1_21/Y ->  DFFSR_114/CLK

   setup at destination = 370.705

Path input pin clk to DFFSR_117/CLK delay 997.706 ps
      2.6 ps                clk:              ->    BUFX4_5/A
    312.0 ps  clk_hier0_bF_buf1:    BUFX4_5/Y -> CLKBUF1_21/A
    627.0 ps       clk_bF_buf21: CLKBUF1_21/Y ->  DFFSR_117/CLK

   setup at destination = 370.705

Path input pin clk to DFFSR_36/CLK delay 997.647 ps
      4.2 ps                clk:              ->    BUFX4_3/A
    314.9 ps  clk_hier0_bF_buf3:    BUFX4_3/Y -> CLKBUF1_15/A
    627.0 ps       clk_bF_buf27: CLKBUF1_15/Y ->   DFFSR_36/CLK

   setup at destination = 370.637

Path input pin clk to DFFSR_37/CLK delay 997.55 ps
      4.2 ps                clk:              ->    BUFX4_3/A
    314.9 ps  clk_hier0_bF_buf3:    BUFX4_3/Y -> CLKBUF1_15/A
    626.9 ps       clk_bF_buf27: CLKBUF1_15/Y ->   DFFSR_37/CLK

   setup at destination = 370.637

Path input pin clk to DFFSR_111/CLK delay 997.262 ps
      2.6 ps                clk:              ->    BUFX4_5/A
    312.0 ps  clk_hier0_bF_buf1:    BUFX4_5/Y -> CLKBUF1_21/A
    626.6 ps       clk_bF_buf21: CLKBUF1_21/Y ->  DFFSR_111/CLK

   setup at destination = 370.705

Path input pin clk to DFFSR_34/CLK delay 997.206 ps
      4.2 ps                clk:              ->    BUFX4_3/A
    314.9 ps  clk_hier0_bF_buf3:    BUFX4_3/Y -> CLKBUF1_15/A
    626.6 ps       clk_bF_buf27: CLKBUF1_15/Y ->   DFFSR_34/CLK

   setup at destination = 370.637

Path input pin clk to DFFSR_84/CLK delay 996.528 ps
      0.4 ps                clk:             ->   BUFX4_4/A
    308.6 ps  clk_hier0_bF_buf2:   BUFX4_4/Y -> CLKBUF1_4/A
    625.9 ps       clk_bF_buf38: CLKBUF1_4/Y ->  DFFSR_84/CLK

   setup at destination = 370.611

Path input pin clk to DFFSR_81/CLK delay 996.319 ps
      0.4 ps                clk:             ->   BUFX4_4/A
    308.6 ps  clk_hier0_bF_buf2:   BUFX4_4/Y -> CLKBUF1_4/A
    625.7 ps       clk_bF_buf38: CLKBUF1_4/Y ->  DFFSR_81/CLK

   setup at destination = 370.611

Path input pin clk to DFFSR_86/CLK delay 995.73 ps
      0.4 ps                clk:             ->   BUFX4_4/A
    308.6 ps  clk_hier0_bF_buf2:   BUFX4_4/Y -> CLKBUF1_4/A
    625.1 ps       clk_bF_buf38: CLKBUF1_4/Y ->  DFFSR_86/CLK

   setup at destination = 370.611

Path input pin clk to DFFSR_149/CLK delay 989.291 ps
      2.3 ps                clk:              ->    BUFX4_1/A
    306.2 ps  clk_hier0_bF_buf5:    BUFX4_1/Y -> CLKBUF1_31/A
    620.5 ps       clk_bF_buf11: CLKBUF1_31/Y ->  DFFSR_149/CLK

   setup at destination = 368.815

Path input pin clk to DFFSR_159/CLK delay 988.863 ps
      2.3 ps                clk:              ->    BUFX4_1/A
    306.2 ps  clk_hier0_bF_buf5:    BUFX4_1/Y -> CLKBUF1_31/A
    620.0 ps       clk_bF_buf11: CLKBUF1_31/Y ->  DFFSR_159/CLK

   setup at destination = 368.815

Path input pin clk to DFFSR_113/CLK delay 988.807 ps
      2.6 ps                clk:              ->    BUFX4_5/A
    310.3 ps  clk_hier0_bF_buf1:    BUFX4_5/Y -> CLKBUF1_26/A
    620.1 ps       clk_bF_buf16: CLKBUF1_26/Y ->  DFFSR_113/CLK

   setup at destination = 368.749

Path input pin clk to DFFSR_88/CLK delay 988.366 ps
      2.3 ps                clk:              ->    BUFX4_1/A
    307.1 ps  clk_hier0_bF_buf5:    BUFX4_1/Y -> CLKBUF1_40/A
    619.6 ps        clk_bF_buf2: CLKBUF1_40/Y ->   DFFSR_88/CLK

   setup at destination = 368.77

Path input pin clk to DFFSR_85/CLK delay 988.049 ps
      2.3 ps                clk:              ->    BUFX4_1/A
    307.1 ps  clk_hier0_bF_buf5:    BUFX4_1/Y -> CLKBUF1_40/A
    619.3 ps        clk_bF_buf2: CLKBUF1_40/Y ->   DFFSR_85/CLK

   setup at destination = 368.77

-----------------------------------------

Number of paths analyzed:  468

Top 20 minimum delay paths:
Path input pin ext_data_in[15] to DFFSR_128/D delay 146.13 ps
      0.0 ps  ext_data_in[15]:               ->   INVX1_137/A
     63.7 ps            _750_:   INVX1_137/Y -> OAI21X1_415/A
    150.0 ps         _739__3_: OAI21X1_415/Y ->   DFFSR_128/D

   hold at destination = -3.83505

Path input pin ext_data_in[14] to DFFSR_127/D delay 146.13 ps
      0.0 ps  ext_data_in[14]:               ->   INVX1_136/A
     63.7 ps            _748_:   INVX1_136/Y -> OAI21X1_413/A
    150.0 ps         _739__2_: OAI21X1_413/Y ->   DFFSR_127/D

   hold at destination = -3.83505

Path input pin ext_data_in[13] to DFFSR_126/D delay 146.13 ps
      0.0 ps  ext_data_in[13]:               ->   INVX1_135/A
     63.7 ps            _746_:   INVX1_135/Y -> OAI21X1_411/A
    150.0 ps         _739__1_: OAI21X1_411/Y ->   DFFSR_126/D

   hold at destination = -3.83505

Path input pin ext_data_in[12] to DFFSR_125/D delay 146.13 ps
      0.0 ps  ext_data_in[12]:               ->   INVX1_134/A
     63.7 ps            _744_:   INVX1_134/Y -> OAI21X1_409/A
    150.0 ps         _739__0_: OAI21X1_409/Y ->   DFFSR_125/D

   hold at destination = -3.83505

Path input pin ext_data_in[11] to DFFSR_114/D delay 146.13 ps
      0.0 ps  ext_data_in[11]:               ->   INVX1_125/A
     63.7 ps            _722_:   INVX1_125/Y -> OAI21X1_398/A
    150.0 ps         _711__3_: OAI21X1_398/Y ->   DFFSR_114/D

   hold at destination = -3.83505

Path input pin ext_data_in[10] to DFFSR_113/D delay 146.13 ps
      0.0 ps  ext_data_in[10]:               ->   INVX1_124/A
     63.7 ps            _720_:   INVX1_124/Y -> OAI21X1_396/A
    150.0 ps         _711__2_: OAI21X1_396/Y ->   DFFSR_113/D

   hold at destination = -3.83505

Path input pin ext_data_in[9] to DFFSR_112/D delay 146.13 ps
      0.0 ps  ext_data_in[9]:               ->   INVX1_123/A
     63.7 ps           _718_:   INVX1_123/Y -> OAI21X1_394/A
    150.0 ps        _711__1_: OAI21X1_394/Y ->   DFFSR_112/D

   hold at destination = -3.83505

Path input pin ext_data_in[8] to DFFSR_111/D delay 146.13 ps
      0.0 ps  ext_data_in[8]:               ->   INVX1_122/A
     63.7 ps           _716_:   INVX1_122/Y -> OAI21X1_392/A
    150.0 ps        _711__0_: OAI21X1_392/Y ->   DFFSR_111/D

   hold at destination = -3.83505

Path input pin ext_data_in[7] to DFFSR_100/D delay 146.13 ps
      0.0 ps  ext_data_in[7]:               ->   INVX1_113/A
     63.7 ps           _694_:   INVX1_113/Y -> OAI21X1_381/A
    150.0 ps        _683__3_: OAI21X1_381/Y ->   DFFSR_100/D

   hold at destination = -3.83505

Path input pin ext_data_in[6] to DFFSR_99/D delay 146.13 ps
      0.0 ps  ext_data_in[6]:               ->   INVX1_112/A
     63.7 ps           _692_:   INVX1_112/Y -> OAI21X1_379/A
    150.0 ps        _683__2_: OAI21X1_379/Y ->    DFFSR_99/D

   hold at destination = -3.83505

Path input pin ext_data_in[5] to DFFSR_98/D delay 146.13 ps
      0.0 ps  ext_data_in[5]:               ->   INVX1_111/A
     63.7 ps           _690_:   INVX1_111/Y -> OAI21X1_377/A
    150.0 ps        _683__1_: OAI21X1_377/Y ->    DFFSR_98/D

   hold at destination = -3.83505

Path input pin ext_data_in[4] to DFFSR_97/D delay 146.13 ps
      0.0 ps  ext_data_in[4]:               ->   INVX1_110/A
     63.7 ps           _688_:   INVX1_110/Y -> OAI21X1_375/A
    150.0 ps        _683__0_: OAI21X1_375/Y ->    DFFSR_97/D

   hold at destination = -3.83505

Path input pin ext_data_in[3] to DFFSR_86/D delay 146.13 ps
      0.0 ps  ext_data_in[3]:               ->   INVX1_101/A
     63.7 ps           _666_:   INVX1_101/Y -> OAI21X1_364/A
    150.0 ps        _655__3_: OAI21X1_364/Y ->    DFFSR_86/D

   hold at destination = -3.83505

Path input pin ext_data_in[2] to DFFSR_85/D delay 146.13 ps
      0.0 ps  ext_data_in[2]:               ->   INVX1_100/A
     63.7 ps           _664_:   INVX1_100/Y -> OAI21X1_362/A
    150.0 ps        _655__2_: OAI21X1_362/Y ->    DFFSR_85/D

   hold at destination = -3.83505

Path input pin ext_data_in[1] to DFFSR_84/D delay 146.13 ps
      0.0 ps  ext_data_in[1]:               ->    INVX1_99/A
     63.7 ps           _662_:    INVX1_99/Y -> OAI21X1_360/A
    150.0 ps        _655__1_: OAI21X1_360/Y ->    DFFSR_84/D

   hold at destination = -3.83505

Path input pin ext_data_in[0] to DFFSR_83/D delay 146.13 ps
      0.0 ps  ext_data_in[0]:               ->    INVX1_98/A
     63.7 ps           _660_:    INVX1_98/Y -> OAI21X1_358/A
    150.0 ps        _655__0_: OAI21X1_358/Y ->    DFFSR_83/D

   hold at destination = -3.83505

Path input pin rst to DFFSR_77/R delay 153.123 ps
      4.1 ps    rst:           ->  INVX8_5/A
    134.1 ps  _658_: INVX8_5/Y -> DFFSR_77/R

   hold at destination = 18.99

Path input pin rst to DFFSR_93/R delay 153.239 ps
      6.3 ps    rst:           ->  INVX8_6/A
    134.2 ps  _686_: INVX8_6/Y -> DFFSR_93/R

   hold at destination = 18.9936

Path input pin rst to DFFSR_133/R delay 153.245 ps
     23.4 ps    rst:           ->   INVX4_2/A
    134.3 ps  _770_: INVX4_2/Y -> DFFSR_133/R

   hold at destination = 18.9874

Path input pin rst to DFFSR_90/R delay 153.342 ps
      4.1 ps    rst:           ->  INVX8_5/A
    134.4 ps  _658_: INVX8_5/Y -> DFFSR_90/R

   hold at destination = 18.99

-----------------------------------------

