// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "07/04/2024 16:37:25"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module verilog2tetris (
	clk_50,
	rst,
	key,
	led,
	hsync,
	vsync,
	vga_c,
	ps_data,
	ps_clk);
input 	clk_50;
input 	rst;
input 	key;
output 	[2:0] led;
output 	hsync;
output 	vsync;
output 	[2:0] vga_c;
output 	ps_data;
output 	ps_clk;

// Design Ports Information
// key	=>  Location: PIN_88,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[0]	=>  Location: PIN_87,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[1]	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[2]	=>  Location: PIN_85,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsync	=>  Location: PIN_3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vsync	=>  Location: PIN_2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_c[0]	=>  Location: PIN_111,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_c[1]	=>  Location: PIN_105,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_c[2]	=>  Location: PIN_106,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ps_data	=>  Location: PIN_120,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ps_clk	=>  Location: PIN_119,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_50	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_25,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \key~input_o ;
wire \led[0]~output_o ;
wire \led[1]~output_o ;
wire \led[2]~output_o ;
wire \hsync~output_o ;
wire \vsync~output_o ;
wire \vga_c[0]~output_o ;
wire \vga_c[1]~output_o ;
wire \vga_c[2]~output_o ;
wire \ps_data~output_o ;
wire \ps_clk~output_o ;
wire \clk_50~input_o ;
wire \clk_50~inputclkctrl_outclk ;
wire \_clk_divider|Add0~0_combout ;
wire \_clk_divider|count~3_combout ;
wire \_clk_divider|Add0~1 ;
wire \_clk_divider|Add0~2_combout ;
wire \_clk_divider|count~2_combout ;
wire \_clk_divider|Add0~3 ;
wire \_clk_divider|Add0~4_combout ;
wire \_clk_divider|Add0~5 ;
wire \_clk_divider|Add0~6_combout ;
wire \_clk_divider|count~1_combout ;
wire \_clk_divider|Add0~7 ;
wire \_clk_divider|Add0~8_combout ;
wire \_clk_divider|Add0~9 ;
wire \_clk_divider|Add0~10_combout ;
wire \_clk_divider|Add0~11 ;
wire \_clk_divider|Add0~12_combout ;
wire \_clk_divider|Add0~13 ;
wire \_clk_divider|Add0~14_combout ;
wire \_clk_divider|Add0~15 ;
wire \_clk_divider|Add0~16_combout ;
wire \_clk_divider|Add0~17 ;
wire \_clk_divider|Add0~18_combout ;
wire \_clk_divider|Add0~19 ;
wire \_clk_divider|Add0~20_combout ;
wire \_clk_divider|count~0_combout ;
wire \_clk_divider|Add0~21 ;
wire \_clk_divider|Add0~22_combout ;
wire \_clk_divider|Add0~23 ;
wire \_clk_divider|Add0~24_combout ;
wire \_clk_divider|count~4_combout ;
wire \_clk_divider|Add0~25 ;
wire \_clk_divider|Add0~26_combout ;
wire \_clk_divider|Add0~27 ;
wire \_clk_divider|Add0~28_combout ;
wire \_clk_divider|Add0~29 ;
wire \_clk_divider|Add0~30_combout ;
wire \_clk_divider|count~5_combout ;
wire \_clk_divider|Add0~31 ;
wire \_clk_divider|Add0~32_combout ;
wire \_clk_divider|count~6_combout ;
wire \_clk_divider|Add0~33 ;
wire \_clk_divider|Add0~34_combout ;
wire \_clk_divider|count~7_combout ;
wire \_clk_divider|Add0~35 ;
wire \_clk_divider|Add0~36_combout ;
wire \_clk_divider|count~8_combout ;
wire \_clk_divider|Add0~37 ;
wire \_clk_divider|Add0~38_combout ;
wire \_clk_divider|count~9_combout ;
wire \_clk_divider|Equal0~5_combout ;
wire \_clk_divider|Add0~39 ;
wire \_clk_divider|Add0~40_combout ;
wire \_clk_divider|count~10_combout ;
wire \_clk_divider|Add0~41 ;
wire \_clk_divider|Add0~42_combout ;
wire \_clk_divider|count~11_combout ;
wire \_clk_divider|Add0~43 ;
wire \_clk_divider|Add0~44_combout ;
wire \_clk_divider|Add0~45 ;
wire \_clk_divider|Add0~46_combout ;
wire \_clk_divider|Add0~47 ;
wire \_clk_divider|Add0~48_combout ;
wire \_clk_divider|Equal0~6_combout ;
wire \_clk_divider|Equal0~0_combout ;
wire \_clk_divider|Equal0~3_combout ;
wire \_clk_divider|Equal0~1_combout ;
wire \_clk_divider|Equal0~2_combout ;
wire \_clk_divider|Equal0~4_combout ;
wire \_clk_divider|Equal0~7_combout ;
wire \_clk_divider|out~0_combout ;
wire \_clk_divider|out~feeder_combout ;
wire \_clk_divider|out~q ;
wire \_hvsync_generator|Add0~0_combout ;
wire \_hvsync_generator|Add0~9 ;
wire \_hvsync_generator|Add0~10_combout ;
wire \_hvsync_generator|Add0~11 ;
wire \_hvsync_generator|Add0~12_combout ;
wire \_hvsync_generator|Add0~13 ;
wire \_hvsync_generator|Add0~14_combout ;
wire \_hvsync_generator|Add0~15 ;
wire \_hvsync_generator|Add0~16_combout ;
wire \_hvsync_generator|Add0~17 ;
wire \_hvsync_generator|Add0~18_combout ;
wire \_hvsync_generator|Add0~19 ;
wire \_hvsync_generator|Add0~20_combout ;
wire \_hvsync_generator|Add0~21 ;
wire \_hvsync_generator|Add0~22_combout ;
wire \_hvsync_generator|Add0~23 ;
wire \_hvsync_generator|Add0~24_combout ;
wire \_hvsync_generator|Add0~25 ;
wire \_hvsync_generator|Add0~26_combout ;
wire \_hvsync_generator|Add0~27 ;
wire \_hvsync_generator|Add0~28_combout ;
wire \_hvsync_generator|Add0~29 ;
wire \_hvsync_generator|Add0~30_combout ;
wire \_hvsync_generator|Add0~31 ;
wire \_hvsync_generator|Add0~32_combout ;
wire \_hvsync_generator|Add0~33 ;
wire \_hvsync_generator|Add0~34_combout ;
wire \_hvsync_generator|Add0~35 ;
wire \_hvsync_generator|Add0~36_combout ;
wire \_hvsync_generator|Add0~37 ;
wire \_hvsync_generator|Add0~38_combout ;
wire \_hvsync_generator|Equal0~5_combout ;
wire \_hvsync_generator|Add0~39 ;
wire \_hvsync_generator|Add0~40_combout ;
wire \_hvsync_generator|Add0~41 ;
wire \_hvsync_generator|Add0~42_combout ;
wire \_hvsync_generator|Add0~43 ;
wire \_hvsync_generator|Add0~44_combout ;
wire \_hvsync_generator|Add0~45 ;
wire \_hvsync_generator|Add0~46_combout ;
wire \_hvsync_generator|Add0~47 ;
wire \_hvsync_generator|Add0~48_combout ;
wire \_hvsync_generator|Add0~49 ;
wire \_hvsync_generator|Add0~50_combout ;
wire \_hvsync_generator|Add0~51 ;
wire \_hvsync_generator|Add0~52_combout ;
wire \_hvsync_generator|Add0~53 ;
wire \_hvsync_generator|Add0~54_combout ;
wire \_hvsync_generator|Add0~55 ;
wire \_hvsync_generator|Add0~56_combout ;
wire \_hvsync_generator|Add0~57 ;
wire \_hvsync_generator|Add0~58_combout ;
wire \_hvsync_generator|Add0~59 ;
wire \_hvsync_generator|Add0~60_combout ;
wire \_hvsync_generator|Add0~61 ;
wire \_hvsync_generator|Add0~62_combout ;
wire \_hvsync_generator|Equal0~8_combout ;
wire \_hvsync_generator|Equal0~7_combout ;
wire \_hvsync_generator|Equal0~6_combout ;
wire \_hvsync_generator|Equal0~9_combout ;
wire \_hvsync_generator|counter_value~0_combout ;
wire \_hvsync_generator|Add0~1 ;
wire \_hvsync_generator|Add0~2_combout ;
wire \_hvsync_generator|Add0~3 ;
wire \_hvsync_generator|Add0~4_combout ;
wire \_hvsync_generator|Add0~5 ;
wire \_hvsync_generator|Add0~6_combout ;
wire \_hvsync_generator|Add0~7 ;
wire \_hvsync_generator|Add0~8_combout ;
wire \_hvsync_generator|Equal0~1_combout ;
wire \_hvsync_generator|Equal0~2_combout ;
wire \_hvsync_generator|Equal0~3_combout ;
wire \_hvsync_generator|Equal0~0_combout ;
wire \_hvsync_generator|Equal0~4_combout ;
wire \_hvsync_generator|pixel_clk~0_combout ;
wire \_hvsync_generator|pixel_clk~feeder_combout ;
wire \_hvsync_generator|pixel_clk~q ;
wire \_hvsync_generator|pixel_clk~clkctrl_outclk ;
wire \_hvsync_generator|Add2~0_combout ;
wire \_hvsync_generator|Add1~0_combout ;
wire \_hvsync_generator|CounterX~2_combout ;
wire \_hvsync_generator|Add1~1 ;
wire \_hvsync_generator|Add1~2_combout ;
wire \_hvsync_generator|Add1~3 ;
wire \_hvsync_generator|Add1~4_combout ;
wire \_hvsync_generator|Add1~5 ;
wire \_hvsync_generator|Add1~6_combout ;
wire \_hvsync_generator|Add1~7 ;
wire \_hvsync_generator|Add1~8_combout ;
wire \_hvsync_generator|Add1~9 ;
wire \_hvsync_generator|Add1~10_combout ;
wire \_hvsync_generator|CounterX~3_combout ;
wire \_hvsync_generator|Add1~11 ;
wire \_hvsync_generator|Add1~12_combout ;
wire \_hvsync_generator|Add1~13 ;
wire \_hvsync_generator|Add1~14_combout ;
wire \_hvsync_generator|Add1~15 ;
wire \_hvsync_generator|Add1~16_combout ;
wire \_hvsync_generator|CounterX~0_combout ;
wire \_hvsync_generator|Add1~17 ;
wire \_hvsync_generator|Add1~18_combout ;
wire \_hvsync_generator|CounterX~1_combout ;
wire \_hvsync_generator|Equal1~0_combout ;
wire \_hvsync_generator|Equal1~1_combout ;
wire \_hvsync_generator|Equal1~2_combout ;
wire \_hvsync_generator|Add2~1 ;
wire \_hvsync_generator|Add2~2_combout ;
wire \_hvsync_generator|CounterY~2_combout ;
wire \_hvsync_generator|Add2~3 ;
wire \_hvsync_generator|Add2~4_combout ;
wire \_hvsync_generator|CounterY~0_combout ;
wire \_hvsync_generator|Equal2~1_combout ;
wire \_hvsync_generator|Equal2~0_combout ;
wire \_hvsync_generator|Equal2~2_combout ;
wire \_hvsync_generator|Add2~5 ;
wire \_hvsync_generator|Add2~6_combout ;
wire \_hvsync_generator|CounterY~1_combout ;
wire \_hvsync_generator|Add2~7 ;
wire \_hvsync_generator|Add2~8_combout ;
wire \_hvsync_generator|Add2~9 ;
wire \_hvsync_generator|Add2~10_combout ;
wire \_hvsync_generator|Add2~11 ;
wire \_hvsync_generator|Add2~12_combout ;
wire \_hvsync_generator|Add2~13 ;
wire \_hvsync_generator|Add2~14_combout ;
wire \_hvsync_generator|Add2~15 ;
wire \_hvsync_generator|Add2~16_combout ;
wire \_hvsync_generator|Add2~17 ;
wire \_hvsync_generator|Add2~18_combout ;
wire \_hvsync_generator|CounterY~3_combout ;
wire \always0~0_combout ;
wire \cpu_clk~feeder_combout ;
wire \cpu_clk~q ;
wire \cpu_clk~clkctrl_outclk ;
wire \rst~input_o ;
wire \_ROM_small|memory~10_combout ;
wire \_ROM_small|memory~0_combout ;
wire \_ROM_small|memory~1_combout ;
wire \_ROM_small|memory~12_combout ;
wire \_CPU|loadD~combout ;
wire \_CPU|loadD~clkctrl_outclk ;
wire \_CPU|_DRegister|out[0]~feeder_combout ;
wire \_ROM_small|memory~2_combout ;
wire \_ROM_small|memory~3_combout ;
wire \_RAM_small|memory[7][0]~feeder_combout ;
wire \_hvsync_generator|vga_VS~1_combout ;
wire \_hvsync_generator|inDisplayArea~0_combout ;
wire \_hvsync_generator|inDisplayArea~1_combout ;
wire \_hvsync_generator|inDisplayArea~q ;
wire \inActiveDisplay~0_combout ;
wire \_Mux16|out[1]~2_combout ;
wire \_Mux16|out[0]~3_combout ;
wire \_ROM_small|memory~9_combout ;
wire \_CPU|_ALU|_Mux_16_2|out[1]~1_combout ;
wire \_RAM_small|memory[15][1]~feeder_combout ;
wire \_Mux16|out[3]~1_combout ;
wire \_RAM_small|Decoder0~24_combout ;
wire \_RAM_small|memory[15][1]~q ;
wire \_RAM_small|memory[14][1]~feeder_combout ;
wire \_RAM_small|memory[4][10]~feeder_combout ;
wire \_RAM_small|Decoder0~18_combout ;
wire \_RAM_small|memory[4][10]~q ;
wire \_RAM_small|Decoder0~20_combout ;
wire \_RAM_small|memory[12][10]~q ;
wire \_RAM_small|memory[8][10]~feeder_combout ;
wire \_RAM_small|Decoder0~5_combout ;
wire \_RAM_small|Decoder0~19_combout ;
wire \_RAM_small|memory[8][10]~q ;
wire \_RAM_small|Decoder0~6_combout ;
wire \_RAM_small|memory[0][10]~q ;
wire \_RAM_small|Mux5~4_combout ;
wire \_RAM_small|Mux5~5_combout ;
wire \_RAM_small|memory[9][10]~feeder_combout ;
wire \_RAM_small|Decoder0~12_combout ;
wire \_RAM_small|Decoder0~13_combout ;
wire \_RAM_small|memory[9][10]~q ;
wire \_RAM_small|Decoder0~17_combout ;
wire \_RAM_small|memory[13][10]~q ;
wire \_RAM_small|memory[5][10]~feeder_combout ;
wire \_RAM_small|Decoder0~15_combout ;
wire \_RAM_small|memory[5][10]~q ;
wire \_RAM_small|Decoder0~16_combout ;
wire \_RAM_small|memory[1][10]~q ;
wire \_RAM_small|Mux5~2_combout ;
wire \_RAM_small|Mux5~3_combout ;
wire \_RAM_small|Mux5~6_combout ;
wire \_RAM_small|Decoder0~21_combout ;
wire \_RAM_small|memory[11][10]~q ;
wire \_RAM_small|memory[15][10]~q ;
wire \_RAM_small|memory[7][10]~q ;
wire \_RAM_small|Decoder0~23_combout ;
wire \_RAM_small|memory[3][10]~q ;
wire \_RAM_small|Mux5~7_combout ;
wire \_RAM_small|Mux5~8_combout ;
wire \_RAM_small|memory[6][10]~feeder_combout ;
wire \_RAM_small|Decoder0~8_combout ;
wire \_RAM_small|memory[6][10]~q ;
wire \_RAM_small|memory[14][10]~feeder_combout ;
wire \_RAM_small|memory[14][10]~q ;
wire \_RAM_small|memory[10][10]~feeder_combout ;
wire \_RAM_small|Decoder0~9_combout ;
wire \_RAM_small|memory[10][10]~q ;
wire \_RAM_small|memory[2][10]~feeder_combout ;
wire \_RAM_small|Decoder0~10_combout ;
wire \_RAM_small|memory[2][10]~q ;
wire \_RAM_small|Mux5~0_combout ;
wire \_RAM_small|Mux5~1_combout ;
wire \_RAM_small|Mux5~9_combout ;
wire \_CPU|_ALU|_Mux16_1|out[10]~9_combout ;
wire \_CPU|_ALU|_Mux_16_2|out[10]~10_combout ;
wire \_CPU|_ALU|_Mux16_5|out[10]~5_combout ;
wire \_CPU|_ALU|_Mux_16_2|out[9]~3_combout ;
wire \_CPU|_ALU|_Mux16_5|out[9]~9_combout ;
wire \_CPU|_ALU|_Mux_16_2|out[8]~4_combout ;
wire \_CPU|_ALU|_Mux16_5|out[8]~11_combout ;
wire \_RAM_small|memory[11][7]~feeder_combout ;
wire \_RAM_small|memory[11][7]~q ;
wire \_RAM_small|memory[10][7]~q ;
wire \_RAM_small|memory[9][7]~feeder_combout ;
wire \_RAM_small|memory[9][7]~q ;
wire \_RAM_small|memory[8][7]~q ;
wire \_RAM_small|Mux8~0_combout ;
wire \_RAM_small|Mux8~1_combout ;
wire \_RAM_small|memory[13][7]~feeder_combout ;
wire \_RAM_small|memory[13][7]~q ;
wire \_RAM_small|memory[15][7]~q ;
wire \_RAM_small|memory[14][7]~feeder_combout ;
wire \_RAM_small|memory[14][7]~q ;
wire \_RAM_small|memory[12][7]~q ;
wire \_RAM_small|Mux8~7_combout ;
wire \_RAM_small|Mux8~8_combout ;
wire \_RAM_small|memory[2][7]~feeder_combout ;
wire \_RAM_small|memory[2][7]~q ;
wire \_RAM_small|memory[3][7]~q ;
wire \_RAM_small|memory[1][7]~feeder_combout ;
wire \_RAM_small|memory[1][7]~q ;
wire \_RAM_small|memory[0][7]~q ;
wire \_RAM_small|Mux8~4_combout ;
wire \_RAM_small|Mux8~5_combout ;
wire \_RAM_small|memory[5][7]~feeder_combout ;
wire \_RAM_small|memory[5][7]~q ;
wire \_RAM_small|memory[7][7]~q ;
wire \_RAM_small|memory[6][7]~feeder_combout ;
wire \_RAM_small|memory[6][7]~q ;
wire \_RAM_small|memory[4][7]~q ;
wire \_RAM_small|Mux8~2_combout ;
wire \_RAM_small|Mux8~3_combout ;
wire \_RAM_small|Mux8~6_combout ;
wire \_RAM_small|Mux8~9_combout ;
wire \_CPU|_Mux16_ARegInput|out[7]~7_combout ;
wire \_CPU|_ALU|_Mux16_1|out[7]~4_combout ;
wire \_CPU|_ALU|_Mux16_5|out[7]~21_combout ;
wire \_CPU|_ALU|_Mux_16_2|out[6]~6_combout ;
wire \_CPU|_ALU|_Mux16_5|out[6]~17_combout ;
wire \_RAM_small|memory[11][3]~feeder_combout ;
wire \_RAM_small|memory[11][3]~q ;
wire \_RAM_small|memory[10][3]~feeder_combout ;
wire \_RAM_small|memory[10][3]~q ;
wire \_RAM_small|memory[9][3]~feeder_combout ;
wire \_RAM_small|memory[9][3]~q ;
wire \_RAM_small|memory[8][3]~q ;
wire \_RAM_small|Mux12~0_combout ;
wire \_RAM_small|Mux12~1_combout ;
wire \_RAM_small|memory[13][3]~feeder_combout ;
wire \_RAM_small|memory[13][3]~q ;
wire \_RAM_small|memory[15][3]~q ;
wire \_RAM_small|memory[14][3]~feeder_combout ;
wire \_RAM_small|memory[14][3]~q ;
wire \_RAM_small|memory[12][3]~q ;
wire \_RAM_small|Mux12~7_combout ;
wire \_RAM_small|Mux12~8_combout ;
wire \_RAM_small|memory[5][3]~feeder_combout ;
wire \_RAM_small|memory[5][3]~q ;
wire \_RAM_small|memory[7][3]~q ;
wire \_RAM_small|memory[6][3]~feeder_combout ;
wire \_RAM_small|memory[6][3]~q ;
wire \_RAM_small|memory[4][3]~q ;
wire \_RAM_small|Mux12~2_combout ;
wire \_RAM_small|Mux12~3_combout ;
wire \_RAM_small|memory[2][3]~feeder_combout ;
wire \_RAM_small|memory[2][3]~q ;
wire \_RAM_small|memory[3][3]~q ;
wire \_RAM_small|memory[1][3]~feeder_combout ;
wire \_RAM_small|memory[1][3]~q ;
wire \_RAM_small|memory[0][3]~q ;
wire \_RAM_small|Mux12~4_combout ;
wire \_RAM_small|Mux12~5_combout ;
wire \_RAM_small|Mux12~6_combout ;
wire \_RAM_small|Mux12~9_combout ;
wire \_CPU|_ALU|_Mux16_1|out[3]~8_combout ;
wire \_CPU|_ALU|_Mux_16_2|out[2]~2_combout ;
wire \_RAM_small|memory[10][2]~feeder_combout ;
wire \_RAM_small|memory[10][2]~q ;
wire \_RAM_small|memory[2][2]~q ;
wire \_RAM_small|Mux13~0_combout ;
wire \_RAM_small|memory[14][2]~feeder_combout ;
wire \_RAM_small|memory[14][2]~q ;
wire \_RAM_small|memory[6][2]~q ;
wire \_RAM_small|Mux13~1_combout ;
wire \_RAM_small|memory[11][2]~feeder_combout ;
wire \_RAM_small|memory[11][2]~q ;
wire \_RAM_small|memory[15][2]~q ;
wire \_RAM_small|memory[7][2]~feeder_combout ;
wire \_RAM_small|memory[7][2]~q ;
wire \_RAM_small|memory[3][2]~q ;
wire \_RAM_small|Mux13~7_combout ;
wire \_RAM_small|Mux13~8_combout ;
wire \_RAM_small|memory[4][2]~feeder_combout ;
wire \_RAM_small|memory[4][2]~q ;
wire \_RAM_small|memory[12][2]~q ;
wire \_RAM_small|memory[0][2]~feeder_combout ;
wire \_RAM_small|memory[0][2]~q ;
wire \_RAM_small|memory[8][2]~q ;
wire \_RAM_small|Mux13~4_combout ;
wire \_RAM_small|Mux13~5_combout ;
wire \_RAM_small|memory[9][2]~feeder_combout ;
wire \_RAM_small|memory[9][2]~q ;
wire \_RAM_small|memory[13][2]~q ;
wire \_RAM_small|memory[5][2]~feeder_combout ;
wire \_RAM_small|memory[5][2]~q ;
wire \_RAM_small|memory[1][2]~q ;
wire \_RAM_small|Mux13~2_combout ;
wire \_RAM_small|Mux13~3_combout ;
wire \_RAM_small|Mux13~6_combout ;
wire \_RAM_small|Mux13~9_combout ;
wire \_CPU|_ALU|_Mux16_1|out[2]~1_combout ;
wire \_CPU|_ALU|_Add16|_FullAdder_2|carry~0_combout ;
wire \_CPU|_ALU|_Add16|_FullAdder_3|carry~0_combout ;
wire \_RAM_small|memory[9][4]~feeder_combout ;
wire \_RAM_small|memory[9][4]~q ;
wire \_RAM_small|memory[1][4]~q ;
wire \_RAM_small|Mux11~0_combout ;
wire \_RAM_small|memory[13][4]~feeder_combout ;
wire \_RAM_small|memory[13][4]~q ;
wire \_RAM_small|memory[5][4]~q ;
wire \_RAM_small|Mux11~1_combout ;
wire \_RAM_small|memory[7][4]~feeder_combout ;
wire \_RAM_small|memory[7][4]~q ;
wire \_RAM_small|memory[15][4]~q ;
wire \_RAM_small|memory[11][4]~feeder_combout ;
wire \_RAM_small|memory[11][4]~q ;
wire \_RAM_small|memory[3][4]~q ;
wire \_RAM_small|Mux11~7_combout ;
wire \_RAM_small|Mux11~8_combout ;
wire \_RAM_small|memory[10][4]~feeder_combout ;
wire \_RAM_small|memory[10][4]~q ;
wire \_RAM_small|memory[14][4]~q ;
wire \_RAM_small|memory[6][4]~feeder_combout ;
wire \_RAM_small|memory[6][4]~q ;
wire \_RAM_small|memory[2][4]~q ;
wire \_RAM_small|Mux11~2_combout ;
wire \_RAM_small|Mux11~3_combout ;
wire \_RAM_small|memory[0][4]~feeder_combout ;
wire \_RAM_small|memory[0][4]~q ;
wire \_RAM_small|memory[4][4]~feeder_combout ;
wire \_RAM_small|memory[4][4]~q ;
wire \_RAM_small|Mux11~4_combout ;
wire \_RAM_small|memory[8][4]~feeder_combout ;
wire \_RAM_small|memory[8][4]~q ;
wire \_RAM_small|memory[12][4]~q ;
wire \_RAM_small|Mux11~5_combout ;
wire \_RAM_small|Mux11~6_combout ;
wire \_RAM_small|Mux11~9_combout ;
wire \_CPU|_Mux16_ARegInput|out[4]~4_combout ;
wire \_CPU|_ALU|_Mux16_1|out[4]~7_combout ;
wire \_CPU|_ALU|_Mux16_5|out[4]~19_combout ;
wire \_CPU|_ALU|_Mux16_5|out[4]~20_combout ;
wire \_CPU|_ALU|_Mux_16_2|out[4]~8_combout ;
wire \_CPU|_ALU|_Add16|_FullAdder_4|carry~0_combout ;
wire \_CPU|_ALU|_Mux_16_2|out[5]~7_combout ;
wire \_CPU|_ALU|_Mux16_5|out[5]~15_combout ;
wire \_CPU|_ALU|_Mux16_5|out[5]~16_combout ;
wire \_RAM_small|memory[7][5]~feeder_combout ;
wire \_RAM_small|memory[7][5]~q ;
wire \_RAM_small|memory[6][5]~q ;
wire \_RAM_small|memory[5][5]~feeder_combout ;
wire \_RAM_small|memory[5][5]~q ;
wire \_RAM_small|memory[4][5]~feeder_combout ;
wire \_RAM_small|memory[4][5]~q ;
wire \_RAM_small|Mux10~0_combout ;
wire \_RAM_small|Mux10~1_combout ;
wire \_RAM_small|memory[14][5]~feeder_combout ;
wire \_RAM_small|memory[14][5]~q ;
wire \_RAM_small|memory[15][5]~q ;
wire \_RAM_small|memory[13][5]~feeder_combout ;
wire \_RAM_small|memory[13][5]~q ;
wire \_RAM_small|memory[12][5]~q ;
wire \_RAM_small|Mux10~7_combout ;
wire \_RAM_small|Mux10~8_combout ;
wire \_RAM_small|memory[3][5]~feeder_combout ;
wire \_RAM_small|memory[3][5]~q ;
wire \_RAM_small|memory[1][5]~feeder_combout ;
wire \_RAM_small|memory[1][5]~q ;
wire \_RAM_small|memory[0][5]~feeder_combout ;
wire \_RAM_small|memory[0][5]~q ;
wire \_RAM_small|memory[2][5]~feeder_combout ;
wire \_RAM_small|memory[2][5]~q ;
wire \_RAM_small|Mux10~4_combout ;
wire \_RAM_small|Mux10~5_combout ;
wire \_RAM_small|memory[9][5]~feeder_combout ;
wire \_RAM_small|memory[9][5]~q ;
wire \_RAM_small|memory[11][5]~q ;
wire \_RAM_small|memory[10][5]~feeder_combout ;
wire \_RAM_small|memory[10][5]~q ;
wire \_RAM_small|memory[8][5]~q ;
wire \_RAM_small|Mux10~2_combout ;
wire \_RAM_small|Mux10~3_combout ;
wire \_RAM_small|Mux10~6_combout ;
wire \_RAM_small|Mux10~9_combout ;
wire \_CPU|_Mux16_ARegInput|out[5]~5_combout ;
wire \_CPU|_ALU|_Mux16_1|out[5]~6_combout ;
wire \_CPU|_ALU|_Add16|_FullAdder_5|carry~0_combout ;
wire \_CPU|_ALU|_Mux16_5|out[6]~18_combout ;
wire \_CPU|_Mux16_ARegInput|out[6]~6_combout ;
wire \_RAM_small|memory[11][6]~feeder_combout ;
wire \_RAM_small|memory[11][6]~q ;
wire \_RAM_small|memory[15][6]~q ;
wire \_RAM_small|memory[7][6]~feeder_combout ;
wire \_RAM_small|memory[7][6]~q ;
wire \_RAM_small|memory[3][6]~feeder_combout ;
wire \_RAM_small|memory[3][6]~q ;
wire \_RAM_small|Mux9~7_combout ;
wire \_RAM_small|Mux9~8_combout ;
wire \_RAM_small|memory[4][6]~feeder_combout ;
wire \_RAM_small|memory[4][6]~q ;
wire \_RAM_small|memory[12][6]~q ;
wire \_RAM_small|memory[8][6]~feeder_combout ;
wire \_RAM_small|memory[8][6]~q ;
wire \_RAM_small|memory[0][6]~feeder_combout ;
wire \_RAM_small|memory[0][6]~q ;
wire \_RAM_small|Mux9~4_combout ;
wire \_RAM_small|Mux9~5_combout ;
wire \_RAM_small|memory[9][6]~feeder_combout ;
wire \_RAM_small|memory[9][6]~q ;
wire \_RAM_small|memory[13][6]~q ;
wire \_RAM_small|memory[1][6]~q ;
wire \_RAM_small|memory[5][6]~feeder_combout ;
wire \_RAM_small|memory[5][6]~q ;
wire \_RAM_small|Mux9~2_combout ;
wire \_RAM_small|Mux9~3_combout ;
wire \_RAM_small|Mux9~6_combout ;
wire \_RAM_small|memory[14][6]~feeder_combout ;
wire \_RAM_small|memory[14][6]~q ;
wire \_RAM_small|memory[10][6]~feeder_combout ;
wire \_RAM_small|memory[10][6]~q ;
wire \_RAM_small|memory[2][6]~q ;
wire \_RAM_small|Mux9~0_combout ;
wire \_RAM_small|memory[6][6]~q ;
wire \_RAM_small|Mux9~1_combout ;
wire \_RAM_small|Mux9~9_combout ;
wire \_CPU|_ALU|_Mux16_1|out[6]~5_combout ;
wire \_CPU|_ALU|_Add16|_FullAdder_6|carry~0_combout ;
wire \_CPU|_ALU|_Mux16_5|out[7]~22_combout ;
wire \_CPU|_ALU|_Mux_16_2|out[7]~5_combout ;
wire \_CPU|_ALU|_Add16|_FullAdder_7|carry~0_combout ;
wire \_CPU|_ALU|_Mux16_5|out[8]~12_combout ;
wire \_RAM_small|memory[7][8]~feeder_combout ;
wire \_RAM_small|memory[7][8]~q ;
wire \_RAM_small|memory[15][8]~q ;
wire \_RAM_small|memory[11][8]~feeder_combout ;
wire \_RAM_small|memory[11][8]~q ;
wire \_RAM_small|memory[3][8]~q ;
wire \_RAM_small|Mux7~7_combout ;
wire \_RAM_small|Mux7~8_combout ;
wire \_RAM_small|memory[13][8]~feeder_combout ;
wire \_RAM_small|memory[13][8]~q ;
wire \_RAM_small|memory[5][8]~q ;
wire \_RAM_small|memory[9][8]~feeder_combout ;
wire \_RAM_small|memory[9][8]~q ;
wire \_RAM_small|memory[1][8]~q ;
wire \_RAM_small|Mux7~0_combout ;
wire \_RAM_small|Mux7~1_combout ;
wire \_RAM_small|memory[8][8]~feeder_combout ;
wire \_RAM_small|memory[8][8]~q ;
wire \_RAM_small|memory[12][8]~q ;
wire \_RAM_small|memory[4][8]~feeder_combout ;
wire \_RAM_small|memory[4][8]~q ;
wire \_RAM_small|memory[0][8]~q ;
wire \_RAM_small|Mux7~4_combout ;
wire \_RAM_small|Mux7~5_combout ;
wire \_RAM_small|memory[10][8]~feeder_combout ;
wire \_RAM_small|memory[10][8]~q ;
wire \_RAM_small|memory[6][8]~feeder_combout ;
wire \_RAM_small|memory[6][8]~q ;
wire \_RAM_small|memory[2][8]~q ;
wire \_RAM_small|Mux7~2_combout ;
wire \_RAM_small|memory[14][8]~feeder_combout ;
wire \_RAM_small|memory[14][8]~q ;
wire \_RAM_small|Mux7~3_combout ;
wire \_RAM_small|Mux7~6_combout ;
wire \_RAM_small|Mux7~9_combout ;
wire \_CPU|_Mux16_ARegInput|out[8]~8_combout ;
wire \_CPU|_ALU|_Mux16_1|out[8]~3_combout ;
wire \_CPU|_ALU|_Add16|_FullAdder_8|carry~0_combout ;
wire \_CPU|_ALU|_Mux16_5|out[9]~10_combout ;
wire \_RAM_small|memory[14][9]~feeder_combout ;
wire \_RAM_small|memory[14][9]~q ;
wire \_RAM_small|memory[15][9]~q ;
wire \_RAM_small|memory[13][9]~feeder_combout ;
wire \_RAM_small|memory[13][9]~q ;
wire \_RAM_small|memory[12][9]~q ;
wire \_RAM_small|Mux6~7_combout ;
wire \_RAM_small|Mux6~8_combout ;
wire \_RAM_small|memory[7][9]~feeder_combout ;
wire \_RAM_small|memory[7][9]~q ;
wire \_RAM_small|memory[6][9]~q ;
wire \_RAM_small|memory[5][9]~feeder_combout ;
wire \_RAM_small|memory[5][9]~q ;
wire \_RAM_small|memory[4][9]~q ;
wire \_RAM_small|Mux6~0_combout ;
wire \_RAM_small|Mux6~1_combout ;
wire \_RAM_small|memory[9][9]~feeder_combout ;
wire \_RAM_small|memory[9][9]~q ;
wire \_RAM_small|memory[11][9]~q ;
wire \_RAM_small|memory[10][9]~feeder_combout ;
wire \_RAM_small|memory[10][9]~q ;
wire \_RAM_small|memory[8][9]~q ;
wire \_RAM_small|Mux6~2_combout ;
wire \_RAM_small|Mux6~3_combout ;
wire \_RAM_small|memory[1][9]~feeder_combout ;
wire \_RAM_small|memory[1][9]~q ;
wire \_RAM_small|memory[3][9]~q ;
wire \_RAM_small|memory[2][9]~feeder_combout ;
wire \_RAM_small|memory[2][9]~q ;
wire \_RAM_small|memory[0][9]~q ;
wire \_RAM_small|Mux6~4_combout ;
wire \_RAM_small|Mux6~5_combout ;
wire \_RAM_small|Mux6~6_combout ;
wire \_RAM_small|Mux6~9_combout ;
wire \_CPU|_Mux16_ARegInput|out[9]~9_combout ;
wire \_CPU|_ALU|_Mux16_1|out[9]~2_combout ;
wire \_CPU|_ALU|_Add16|_FullAdder_9|carry~0_combout ;
wire \_CPU|_ALU|_Mux16_5|out[10]~6_combout ;
wire \_CPU|_Mux16_ARegInput|out[10]~10_combout ;
wire \_RAM_small|memory[13][11]~feeder_combout ;
wire \_RAM_small|memory[13][11]~q ;
wire \_RAM_small|memory[15][11]~q ;
wire \_RAM_small|memory[14][11]~feeder_combout ;
wire \_RAM_small|memory[14][11]~q ;
wire \_RAM_small|memory[12][11]~q ;
wire \_RAM_small|Mux4~7_combout ;
wire \_RAM_small|Mux4~8_combout ;
wire \_RAM_small|memory[11][11]~feeder_combout ;
wire \_RAM_small|memory[11][11]~q ;
wire \_RAM_small|memory[10][11]~q ;
wire \_RAM_small|memory[9][11]~feeder_combout ;
wire \_RAM_small|memory[9][11]~q ;
wire \_RAM_small|memory[8][11]~q ;
wire \_RAM_small|Mux4~0_combout ;
wire \_RAM_small|Mux4~1_combout ;
wire \_RAM_small|memory[1][11]~feeder_combout ;
wire \_RAM_small|memory[1][11]~q ;
wire \_RAM_small|memory[0][11]~q ;
wire \_RAM_small|Mux4~4_combout ;
wire \_RAM_small|memory[2][11]~feeder_combout ;
wire \_RAM_small|memory[2][11]~q ;
wire \_RAM_small|memory[3][11]~q ;
wire \_RAM_small|Mux4~5_combout ;
wire \_RAM_small|memory[7][11]~feeder_combout ;
wire \_RAM_small|memory[7][11]~q ;
wire \_RAM_small|memory[5][11]~feeder_combout ;
wire \_RAM_small|memory[5][11]~q ;
wire \_RAM_small|memory[6][11]~feeder_combout ;
wire \_RAM_small|memory[6][11]~q ;
wire \_RAM_small|memory[4][11]~q ;
wire \_RAM_small|Mux4~2_combout ;
wire \_RAM_small|Mux4~3_combout ;
wire \_RAM_small|Mux4~6_combout ;
wire \_RAM_small|Mux4~9_combout ;
wire \_CPU|_ALU|_Mux16_1|out[11]~10_combout ;
wire \_CPU|_ALU|_Mux_16_2|out[11]~11_combout ;
wire \_CPU|_ALU|_Mux16_5|out[11]~13_combout ;
wire \_CPU|_ALU|_Add16|_FullAdder_10|carry~0_combout ;
wire \_CPU|_ALU|_Mux16_5|out[11]~14_combout ;
wire \_CPU|_Mux16_ARegInput|out[11]~11_combout ;
wire \_RAM_small|LessThan0~1_combout ;
wire \_ROM_small|memory~6_combout ;
wire \_RAM_small|LessThan0~0_combout ;
wire \_RAM_small|Decoder0~0_combout ;
wire \_RAM_small|Decoder0~1_combout ;
wire \_RAM_small|Decoder0~2_combout ;
wire \_RAM_small|Decoder0~3_combout ;
wire \_RAM_small|Decoder0~4_combout ;
wire \_RAM_small|Decoder0~7_combout ;
wire \_RAM_small|Decoder0~11_combout ;
wire \_RAM_small|memory[14][1]~q ;
wire \_RAM_small|memory[12][1]~q ;
wire \_RAM_small|memory[13][1]~feeder_combout ;
wire \_RAM_small|memory[13][1]~q ;
wire \_RAM_small|Mux14~7_combout ;
wire \_RAM_small|Mux14~8_combout ;
wire \_RAM_small|memory[7][1]~feeder_combout ;
wire \_RAM_small|memory[7][1]~q ;
wire \_RAM_small|memory[6][1]~feeder_combout ;
wire \_RAM_small|memory[6][1]~q ;
wire \_RAM_small|memory[5][1]~feeder_combout ;
wire \_RAM_small|memory[5][1]~q ;
wire \_RAM_small|memory[4][1]~q ;
wire \_RAM_small|Mux14~0_combout ;
wire \_RAM_small|Mux14~1_combout ;
wire \_RAM_small|memory[9][1]~feeder_combout ;
wire \_RAM_small|memory[9][1]~q ;
wire \_RAM_small|memory[11][1]~q ;
wire \_RAM_small|memory[10][1]~feeder_combout ;
wire \_RAM_small|memory[10][1]~q ;
wire \_RAM_small|memory[8][1]~q ;
wire \_RAM_small|Mux14~2_combout ;
wire \_RAM_small|Mux14~3_combout ;
wire \_RAM_small|memory[1][1]~feeder_combout ;
wire \_RAM_small|memory[1][1]~q ;
wire \_RAM_small|memory[3][1]~q ;
wire \_RAM_small|memory[0][1]~feeder_combout ;
wire \_RAM_small|memory[0][1]~q ;
wire \_RAM_small|memory[2][1]~q ;
wire \_RAM_small|Mux14~4_combout ;
wire \_RAM_small|Mux14~5_combout ;
wire \_RAM_small|Mux14~6_combout ;
wire \_RAM_small|Mux14~9_combout ;
wire \_CPU|_ALU|_Mux16_1|out[1]~0_combout ;
wire \_CPU|_ALU|_Add16|_FullAdder_1|carry~0_combout ;
wire \_CPU|_ALU|_Mux16_5|out[2]~3_combout ;
wire \_CPU|_ALU|_Mux16_5|out[2]~4_combout ;
wire \_CPU|_Mux16_ARegInput|out[2]~0_combout ;
wire \_Mux16|out[2]~0_combout ;
wire \_RAM_small|Decoder0~14_combout ;
wire \_RAM_small|Decoder0~22_combout ;
wire \_RAM_small|memory[7][0]~q ;
wire \_RAM_small|memory[15][0]~q ;
wire \_RAM_small|memory[11][0]~feeder_combout ;
wire \_RAM_small|memory[11][0]~q ;
wire \_RAM_small|memory[3][0]~q ;
wire \_RAM_small|Mux15~7_combout ;
wire \_RAM_small|Mux15~8_combout ;
wire \_RAM_small|memory[13][0]~feeder_combout ;
wire \_RAM_small|memory[13][0]~q ;
wire \_RAM_small|memory[5][0]~q ;
wire \_RAM_small|memory[9][0]~feeder_combout ;
wire \_RAM_small|memory[9][0]~q ;
wire \_RAM_small|memory[1][0]~q ;
wire \_RAM_small|Mux15~0_combout ;
wire \_RAM_small|Mux15~1_combout ;
wire \_RAM_small|memory[8][0]~feeder_combout ;
wire \_RAM_small|memory[8][0]~q ;
wire \_RAM_small|memory[12][0]~q ;
wire \_RAM_small|memory[4][0]~feeder_combout ;
wire \_RAM_small|memory[4][0]~q ;
wire \_RAM_small|Mux15~4_combout ;
wire \_RAM_small|Mux15~5_combout ;
wire \_RAM_small|memory[10][0]~feeder_combout ;
wire \_RAM_small|memory[10][0]~q ;
wire \_RAM_small|memory[14][0]~q ;
wire \_RAM_small|memory[6][0]~q ;
wire \_RAM_small|memory[2][0]~q ;
wire \_RAM_small|Mux15~2_combout ;
wire \_RAM_small|Mux15~3_combout ;
wire \_RAM_small|Mux15~6_combout ;
wire \_RAM_small|Mux15~9_combout ;
wire \_CPU|_ALU|_Mux_16_3|out[0]~0_combout ;
wire \_CPU|_ALU|_Mux_16_3|out[0]~1_combout ;
wire \_CPU|_ALU|_Mux16_5|out[1]~1_combout ;
wire \_CPU|_ALU|_Mux16_5|out[1]~2_combout ;
wire \_CPU|_Mux16_ARegInput|out[1]~2_combout ;
wire \_CPU|_PC|pc_reg~1_combout ;
wire \_ROM_small|memory~8_combout ;
wire \_CPU|_ALU|_Mux16_5|out[15]~31_combout ;
wire \_CPU|_Mux16_ARegInput|out[15]~15_combout ;
wire \_RAM_small|memory[2][15]~feeder_combout ;
wire \_RAM_small|memory[2][15]~q ;
wire \_RAM_small|memory[3][15]~q ;
wire \_RAM_small|memory[1][15]~feeder_combout ;
wire \_RAM_small|memory[1][15]~q ;
wire \_RAM_small|memory[0][15]~q ;
wire \_RAM_small|Mux0~4_combout ;
wire \_RAM_small|Mux0~5_combout ;
wire \_RAM_small|memory[7][15]~feeder_combout ;
wire \_RAM_small|memory[7][15]~q ;
wire \_RAM_small|memory[6][15]~feeder_combout ;
wire \_RAM_small|memory[6][15]~q ;
wire \_RAM_small|memory[4][15]~q ;
wire \_RAM_small|Mux0~2_combout ;
wire \_RAM_small|memory[5][15]~feeder_combout ;
wire \_RAM_small|memory[5][15]~q ;
wire \_RAM_small|Mux0~3_combout ;
wire \_RAM_small|Mux0~6_combout ;
wire \_RAM_small|memory[11][15]~feeder_combout ;
wire \_RAM_small|memory[11][15]~q ;
wire \_RAM_small|memory[10][15]~q ;
wire \_RAM_small|memory[9][15]~feeder_combout ;
wire \_RAM_small|memory[9][15]~q ;
wire \_RAM_small|memory[8][15]~q ;
wire \_RAM_small|Mux0~0_combout ;
wire \_RAM_small|Mux0~1_combout ;
wire \_RAM_small|memory[13][15]~feeder_combout ;
wire \_RAM_small|memory[13][15]~q ;
wire \_RAM_small|memory[15][15]~q ;
wire \_RAM_small|memory[14][15]~feeder_combout ;
wire \_RAM_small|memory[14][15]~q ;
wire \_RAM_small|memory[12][15]~q ;
wire \_RAM_small|Mux0~7_combout ;
wire \_RAM_small|Mux0~8_combout ;
wire \_RAM_small|Mux0~9_combout ;
wire \_CPU|_ALU|_Mux16_5|out[15]~30_combout ;
wire \_CPU|_ALU|_Mux16_5|out[15]~32_combout ;
wire \_RAM_small|memory[11][14]~feeder_combout ;
wire \_RAM_small|memory[11][14]~q ;
wire \_RAM_small|memory[15][14]~q ;
wire \_RAM_small|memory[7][14]~feeder_combout ;
wire \_RAM_small|memory[7][14]~q ;
wire \_RAM_small|memory[3][14]~q ;
wire \_RAM_small|Mux1~7_combout ;
wire \_RAM_small|Mux1~8_combout ;
wire \_RAM_small|memory[9][14]~q ;
wire \_RAM_small|memory[13][14]~q ;
wire \_RAM_small|memory[5][14]~feeder_combout ;
wire \_RAM_small|memory[5][14]~q ;
wire \_RAM_small|memory[1][14]~q ;
wire \_RAM_small|Mux1~2_combout ;
wire \_RAM_small|Mux1~3_combout ;
wire \_RAM_small|memory[4][14]~feeder_combout ;
wire \_RAM_small|memory[4][14]~q ;
wire \_RAM_small|memory[12][14]~q ;
wire \_RAM_small|memory[8][14]~feeder_combout ;
wire \_RAM_small|memory[8][14]~q ;
wire \_RAM_small|memory[0][14]~q ;
wire \_RAM_small|Mux1~4_combout ;
wire \_RAM_small|Mux1~5_combout ;
wire \_RAM_small|Mux1~6_combout ;
wire \_RAM_small|memory[14][14]~feeder_combout ;
wire \_RAM_small|memory[14][14]~q ;
wire \_RAM_small|memory[6][14]~q ;
wire \_RAM_small|memory[10][14]~feeder_combout ;
wire \_RAM_small|memory[10][14]~q ;
wire \_RAM_small|memory[2][14]~q ;
wire \_RAM_small|Mux1~0_combout ;
wire \_RAM_small|Mux1~1_combout ;
wire \_RAM_small|Mux1~9_combout ;
wire \_ROM_small|memory~13_combout ;
wire \_CPU|_Mux16_ARegInput|out[14]~14_combout ;
wire \_CPU|_ALU|_Mux16_1|out[14]~13_combout ;
wire \_CPU|_ALU|_Mux16_5|out[14]~25_combout ;
wire \_CPU|_ALU|_Mux_16_2|out[13]~13_combout ;
wire \_CPU|_ALU|_Mux16_5|out[13]~23_combout ;
wire \_CPU|_ALU|_Mux_16_2|out[12]~12_combout ;
wire \_CPU|_ALU|_Mux16_5|out[12]~27_combout ;
wire \_CPU|_ALU|_Add16|_FullAdder_11|carry~0_combout ;
wire \_CPU|_ALU|_Mux16_5|out[12]~28_combout ;
wire \_CPU|_Mux16_ARegInput|out[12]~12_combout ;
wire \_RAM_small|memory[7][12]~feeder_combout ;
wire \_RAM_small|memory[7][12]~q ;
wire \_RAM_small|memory[11][12]~feeder_combout ;
wire \_RAM_small|memory[11][12]~q ;
wire \_RAM_small|memory[3][12]~q ;
wire \_RAM_small|Mux3~7_combout ;
wire \_RAM_small|memory[15][12]~q ;
wire \_RAM_small|Mux3~8_combout ;
wire \_RAM_small|memory[13][12]~feeder_combout ;
wire \_RAM_small|memory[13][12]~q ;
wire \_RAM_small|memory[5][12]~q ;
wire \_RAM_small|memory[9][12]~feeder_combout ;
wire \_RAM_small|memory[9][12]~q ;
wire \_RAM_small|memory[1][12]~q ;
wire \_RAM_small|Mux3~0_combout ;
wire \_RAM_small|Mux3~1_combout ;
wire \_RAM_small|memory[14][12]~feeder_combout ;
wire \_RAM_small|memory[14][12]~q ;
wire \_RAM_small|memory[10][12]~feeder_combout ;
wire \_RAM_small|memory[10][12]~q ;
wire \_RAM_small|memory[2][12]~feeder_combout ;
wire \_RAM_small|memory[2][12]~q ;
wire \_RAM_small|memory[6][12]~feeder_combout ;
wire \_RAM_small|memory[6][12]~q ;
wire \_RAM_small|Mux3~2_combout ;
wire \_RAM_small|Mux3~3_combout ;
wire \_RAM_small|memory[8][12]~feeder_combout ;
wire \_RAM_small|memory[8][12]~q ;
wire \_RAM_small|memory[12][12]~feeder_combout ;
wire \_RAM_small|memory[12][12]~q ;
wire \_RAM_small|memory[4][12]~feeder_combout ;
wire \_RAM_small|memory[4][12]~q ;
wire \_RAM_small|memory[0][12]~q ;
wire \_RAM_small|Mux3~4_combout ;
wire \_RAM_small|Mux3~5_combout ;
wire \_RAM_small|Mux3~6_combout ;
wire \_RAM_small|Mux3~9_combout ;
wire \_CPU|_ALU|_Mux16_1|out[12]~11_combout ;
wire \_CPU|_ALU|_Add16|_FullAdder_12|carry~0_combout ;
wire \_CPU|_ALU|_Mux16_5|out[13]~24_combout ;
wire \_RAM_small|memory[7][13]~feeder_combout ;
wire \_RAM_small|memory[7][13]~q ;
wire \_RAM_small|memory[6][13]~q ;
wire \_RAM_small|memory[5][13]~feeder_combout ;
wire \_RAM_small|memory[5][13]~q ;
wire \_RAM_small|memory[4][13]~q ;
wire \_RAM_small|Mux2~0_combout ;
wire \_RAM_small|Mux2~1_combout ;
wire \_RAM_small|memory[14][13]~feeder_combout ;
wire \_RAM_small|memory[14][13]~q ;
wire \_RAM_small|memory[15][13]~q ;
wire \_RAM_small|memory[13][13]~feeder_combout ;
wire \_RAM_small|memory[13][13]~q ;
wire \_RAM_small|memory[12][13]~q ;
wire \_RAM_small|Mux2~7_combout ;
wire \_RAM_small|Mux2~8_combout ;
wire \_RAM_small|memory[1][13]~feeder_combout ;
wire \_RAM_small|memory[1][13]~q ;
wire \_RAM_small|memory[3][13]~feeder_combout ;
wire \_RAM_small|memory[3][13]~q ;
wire \_RAM_small|memory[2][13]~feeder_combout ;
wire \_RAM_small|memory[2][13]~q ;
wire \_RAM_small|memory[0][13]~q ;
wire \_RAM_small|Mux2~4_combout ;
wire \_RAM_small|Mux2~5_combout ;
wire \_RAM_small|memory[9][13]~feeder_combout ;
wire \_RAM_small|memory[9][13]~q ;
wire \_RAM_small|memory[11][13]~q ;
wire \_RAM_small|memory[10][13]~feeder_combout ;
wire \_RAM_small|memory[10][13]~q ;
wire \_RAM_small|memory[8][13]~q ;
wire \_RAM_small|Mux2~2_combout ;
wire \_RAM_small|Mux2~3_combout ;
wire \_RAM_small|Mux2~6_combout ;
wire \_RAM_small|Mux2~9_combout ;
wire \_CPU|_Mux16_ARegInput|out[13]~13_combout ;
wire \_CPU|_ALU|_Mux16_1|out[13]~12_combout ;
wire \_CPU|_ALU|_Add16|_FullAdder_13|carry~0_combout ;
wire \_CPU|_ALU|_Mux16_5|out[14]~26_combout ;
wire \_CPU|_ALU|_Mux_16_2|out[14]~14_combout ;
wire \_CPU|_ALU|_Mux16_5|out[15]~29_combout ;
wire \_CPU|_ALU|_Mux16_5|out[15]~33_combout ;
wire \_ROM_small|memory~11_combout ;
wire \_CPU|PCload~0_combout ;
wire \_CPU|PCload~3_combout ;
wire \_CPU|PCload~2_combout ;
wire \_CPU|PCload~1_combout ;
wire \_CPU|PCload~4_combout ;
wire \_CPU|PCload~5_combout ;
wire \_CPU|PCload~6_combout ;
wire \_CPU|_PC|pc_reg~2_combout ;
wire \_ROM_small|memory~4_combout ;
wire \_CPU|_ALU|_Mux_16_2|out[3]~9_combout ;
wire \_CPU|_ALU|_Mux16_5|out[3]~7_combout ;
wire \_CPU|_ALU|_Mux16_5|out[3]~8_combout ;
wire \_CPU|_Mux16_ARegInput|out[3]~1_combout ;
wire \_CPU|_PC|pc_reg~3_combout ;
wire \_ROM_small|memory~7_combout ;
wire \_CPU|loadA~combout ;
wire \_CPU|loadA~clkctrl_outclk ;
wire \_CPU|_Mux16_ARegInput|out[0]~3_combout ;
wire \_CPU|_PC|pc_reg~0_combout ;
wire \_ROM_small|memory~5_combout ;
wire \_CPU|_ALU|_Mux_16_2|out[0]~0_combout ;
wire \_CPU|_ALU|_Mux16_5|out[0]~0_combout ;
wire \_RAM_small|memory[0][0]~q ;
wire \_RAM_small|rgb[0]~feeder_combout ;
wire \led[0]~0_combout ;
wire \led[0]~reg0_q ;
wire \_RAM_small|rgb[1]~feeder_combout ;
wire \led[1]~1_combout ;
wire \led[1]~reg0_q ;
wire \_RAM_small|rgb[2]~feeder_combout ;
wire \led[2]~2_combout ;
wire \led[2]~reg0_q ;
wire \_hvsync_generator|vga_HS~0_combout ;
wire \_hvsync_generator|vga_HS~1_combout ;
wire \_hvsync_generator|vga_HS~q ;
wire \_hvsync_generator|vga_VS~0_combout ;
wire \_hvsync_generator|vga_VS~2_combout ;
wire \_hvsync_generator|vga_VS~q ;
wire \inActiveDisplay~1_combout ;
wire \vga_c[0]~reg0_q ;
wire \_Mux16Way|Mux0~2_combout ;
wire \_Mux16Way|Mux0~3_combout ;
wire \_Mux16Way|Mux0~4_combout ;
wire \_Mux16Way|Mux0~5_combout ;
wire \_Mux16Way|Mux0~6_combout ;
wire \_Mux16Way|Mux0~0_combout ;
wire \_Mux16Way|Mux0~1_combout ;
wire \_Mux16Way|Mux0~7_combout ;
wire \_Mux16Way|Mux0~8_combout ;
wire \_Mux16Way|Mux0~9_combout ;
wire \vga_c~2_combout ;
wire \vga_c[1]~reg0feeder_combout ;
wire \vga_c[1]~reg0_q ;
wire \vga_c[2]~reg0feeder_combout ;
wire \vga_c[2]~reg0_q ;
wire [9:0] \_hvsync_generator|CounterX ;
wire [15:0] \_RAM_small|rgb ;
wire [9:0] \_hvsync_generator|CounterY ;
wire [15:0] \_CPU|_DRegister|out ;
wire [15:0] \_ROM_small|data ;
wire [15:0] \_CPU|_ARegsiter|out ;
wire [15:0] \_RAM_small|data_out ;
wire [31:0] \_hvsync_generator|counter_value ;
wire [24:0] \_clk_divider|count ;
wire [15:0] \_CPU|_ALU|_And16|out ;
wire [15:0] \_CPU|_PC|pc_reg ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X34_Y10_N9
cycloneive_io_obuf \led[0]~output (
	.i(\led[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \led[0]~output .bus_hold = "false";
defparam \led[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N2
cycloneive_io_obuf \led[1]~output (
	.i(\led[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \led[1]~output .bus_hold = "false";
defparam \led[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N9
cycloneive_io_obuf \led[2]~output (
	.i(\led[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\led[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \led[2]~output .bus_hold = "false";
defparam \led[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \hsync~output (
	.i(!\_hvsync_generator|vga_HS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\hsync~output_o ),
	.obar());
// synopsys translate_off
defparam \hsync~output .bus_hold = "false";
defparam \hsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N9
cycloneive_io_obuf \vsync~output (
	.i(!\_hvsync_generator|vga_VS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\vsync~output_o ),
	.obar());
// synopsys translate_off
defparam \vsync~output .bus_hold = "false";
defparam \vsync~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N23
cycloneive_io_obuf \vga_c[0]~output (
	.i(\vga_c[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\vga_c[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \vga_c[0]~output .bus_hold = "false";
defparam \vga_c[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N16
cycloneive_io_obuf \vga_c[1]~output (
	.i(\vga_c[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\vga_c[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \vga_c[1]~output .bus_hold = "false";
defparam \vga_c[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y20_N9
cycloneive_io_obuf \vga_c[2]~output (
	.i(\vga_c[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\vga_c[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \vga_c[2]~output .bus_hold = "false";
defparam \vga_c[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N9
cycloneive_io_obuf \ps_data~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ps_data~output_o ),
	.obar());
// synopsys translate_off
defparam \ps_data~output .bus_hold = "false";
defparam \ps_data~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N2
cycloneive_io_obuf \ps_clk~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ps_clk~output_o ),
	.obar());
// synopsys translate_off
defparam \ps_clk~output .bus_hold = "false";
defparam \ps_clk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk_50~input (
	.i(clk_50),
	.ibar(gnd),
	.o(\clk_50~input_o ));
// synopsys translate_off
defparam \clk_50~input .bus_hold = "false";
defparam \clk_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk_50~inputclkctrl .clock_type = "global clock";
defparam \clk_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N8
cycloneive_lcell_comb \_clk_divider|Add0~0 (
// Equation(s):
// \_clk_divider|Add0~0_combout  = \_clk_divider|count [0] $ (VCC)
// \_clk_divider|Add0~1  = CARRY(\_clk_divider|count [0])

	.dataa(gnd),
	.datab(\_clk_divider|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\_clk_divider|Add0~0_combout ),
	.cout(\_clk_divider|Add0~1 ));
// synopsys translate_off
defparam \_clk_divider|Add0~0 .lut_mask = 16'h33CC;
defparam \_clk_divider|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N24
cycloneive_lcell_comb \_clk_divider|count~3 (
// Equation(s):
// \_clk_divider|count~3_combout  = (\_clk_divider|Add0~0_combout  & !\_clk_divider|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\_clk_divider|Add0~0_combout ),
	.datad(\_clk_divider|Equal0~7_combout ),
	.cin(gnd),
	.combout(\_clk_divider|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \_clk_divider|count~3 .lut_mask = 16'h00F0;
defparam \_clk_divider|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y13_N9
dffeas \_clk_divider|count[0] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_clk_divider|count~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_clk_divider|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \_clk_divider|count[0] .is_wysiwyg = "true";
defparam \_clk_divider|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N10
cycloneive_lcell_comb \_clk_divider|Add0~2 (
// Equation(s):
// \_clk_divider|Add0~2_combout  = (\_clk_divider|count [1] & (!\_clk_divider|Add0~1 )) # (!\_clk_divider|count [1] & ((\_clk_divider|Add0~1 ) # (GND)))
// \_clk_divider|Add0~3  = CARRY((!\_clk_divider|Add0~1 ) # (!\_clk_divider|count [1]))

	.dataa(gnd),
	.datab(\_clk_divider|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\_clk_divider|Add0~1 ),
	.combout(\_clk_divider|Add0~2_combout ),
	.cout(\_clk_divider|Add0~3 ));
// synopsys translate_off
defparam \_clk_divider|Add0~2 .lut_mask = 16'h3C3F;
defparam \_clk_divider|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N2
cycloneive_lcell_comb \_clk_divider|count~2 (
// Equation(s):
// \_clk_divider|count~2_combout  = (\_clk_divider|Add0~2_combout  & !\_clk_divider|Equal0~7_combout )

	.dataa(\_clk_divider|Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\_clk_divider|Equal0~7_combout ),
	.cin(gnd),
	.combout(\_clk_divider|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \_clk_divider|count~2 .lut_mask = 16'h00AA;
defparam \_clk_divider|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y13_N3
dffeas \_clk_divider|count[1] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_clk_divider|count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_clk_divider|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \_clk_divider|count[1] .is_wysiwyg = "true";
defparam \_clk_divider|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N12
cycloneive_lcell_comb \_clk_divider|Add0~4 (
// Equation(s):
// \_clk_divider|Add0~4_combout  = (\_clk_divider|count [2] & (\_clk_divider|Add0~3  $ (GND))) # (!\_clk_divider|count [2] & (!\_clk_divider|Add0~3  & VCC))
// \_clk_divider|Add0~5  = CARRY((\_clk_divider|count [2] & !\_clk_divider|Add0~3 ))

	.dataa(\_clk_divider|count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\_clk_divider|Add0~3 ),
	.combout(\_clk_divider|Add0~4_combout ),
	.cout(\_clk_divider|Add0~5 ));
// synopsys translate_off
defparam \_clk_divider|Add0~4 .lut_mask = 16'hA50A;
defparam \_clk_divider|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y13_N13
dffeas \_clk_divider|count[2] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_clk_divider|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_clk_divider|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \_clk_divider|count[2] .is_wysiwyg = "true";
defparam \_clk_divider|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N14
cycloneive_lcell_comb \_clk_divider|Add0~6 (
// Equation(s):
// \_clk_divider|Add0~6_combout  = (\_clk_divider|count [3] & (!\_clk_divider|Add0~5 )) # (!\_clk_divider|count [3] & ((\_clk_divider|Add0~5 ) # (GND)))
// \_clk_divider|Add0~7  = CARRY((!\_clk_divider|Add0~5 ) # (!\_clk_divider|count [3]))

	.dataa(gnd),
	.datab(\_clk_divider|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\_clk_divider|Add0~5 ),
	.combout(\_clk_divider|Add0~6_combout ),
	.cout(\_clk_divider|Add0~7 ));
// synopsys translate_off
defparam \_clk_divider|Add0~6 .lut_mask = 16'h3C3F;
defparam \_clk_divider|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N4
cycloneive_lcell_comb \_clk_divider|count~1 (
// Equation(s):
// \_clk_divider|count~1_combout  = (\_clk_divider|Add0~6_combout  & !\_clk_divider|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\_clk_divider|Add0~6_combout ),
	.datad(\_clk_divider|Equal0~7_combout ),
	.cin(gnd),
	.combout(\_clk_divider|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \_clk_divider|count~1 .lut_mask = 16'h00F0;
defparam \_clk_divider|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y13_N5
dffeas \_clk_divider|count[3] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_clk_divider|count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_clk_divider|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \_clk_divider|count[3] .is_wysiwyg = "true";
defparam \_clk_divider|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N16
cycloneive_lcell_comb \_clk_divider|Add0~8 (
// Equation(s):
// \_clk_divider|Add0~8_combout  = (\_clk_divider|count [4] & (\_clk_divider|Add0~7  $ (GND))) # (!\_clk_divider|count [4] & (!\_clk_divider|Add0~7  & VCC))
// \_clk_divider|Add0~9  = CARRY((\_clk_divider|count [4] & !\_clk_divider|Add0~7 ))

	.dataa(gnd),
	.datab(\_clk_divider|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\_clk_divider|Add0~7 ),
	.combout(\_clk_divider|Add0~8_combout ),
	.cout(\_clk_divider|Add0~9 ));
// synopsys translate_off
defparam \_clk_divider|Add0~8 .lut_mask = 16'hC30C;
defparam \_clk_divider|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y13_N17
dffeas \_clk_divider|count[4] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_clk_divider|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_clk_divider|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \_clk_divider|count[4] .is_wysiwyg = "true";
defparam \_clk_divider|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N18
cycloneive_lcell_comb \_clk_divider|Add0~10 (
// Equation(s):
// \_clk_divider|Add0~10_combout  = (\_clk_divider|count [5] & (!\_clk_divider|Add0~9 )) # (!\_clk_divider|count [5] & ((\_clk_divider|Add0~9 ) # (GND)))
// \_clk_divider|Add0~11  = CARRY((!\_clk_divider|Add0~9 ) # (!\_clk_divider|count [5]))

	.dataa(gnd),
	.datab(\_clk_divider|count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\_clk_divider|Add0~9 ),
	.combout(\_clk_divider|Add0~10_combout ),
	.cout(\_clk_divider|Add0~11 ));
// synopsys translate_off
defparam \_clk_divider|Add0~10 .lut_mask = 16'h3C3F;
defparam \_clk_divider|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y13_N19
dffeas \_clk_divider|count[5] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_clk_divider|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_clk_divider|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \_clk_divider|count[5] .is_wysiwyg = "true";
defparam \_clk_divider|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N20
cycloneive_lcell_comb \_clk_divider|Add0~12 (
// Equation(s):
// \_clk_divider|Add0~12_combout  = (\_clk_divider|count [6] & (\_clk_divider|Add0~11  $ (GND))) # (!\_clk_divider|count [6] & (!\_clk_divider|Add0~11  & VCC))
// \_clk_divider|Add0~13  = CARRY((\_clk_divider|count [6] & !\_clk_divider|Add0~11 ))

	.dataa(gnd),
	.datab(\_clk_divider|count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\_clk_divider|Add0~11 ),
	.combout(\_clk_divider|Add0~12_combout ),
	.cout(\_clk_divider|Add0~13 ));
// synopsys translate_off
defparam \_clk_divider|Add0~12 .lut_mask = 16'hC30C;
defparam \_clk_divider|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y13_N21
dffeas \_clk_divider|count[6] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_clk_divider|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_clk_divider|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \_clk_divider|count[6] .is_wysiwyg = "true";
defparam \_clk_divider|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N22
cycloneive_lcell_comb \_clk_divider|Add0~14 (
// Equation(s):
// \_clk_divider|Add0~14_combout  = (\_clk_divider|count [7] & (!\_clk_divider|Add0~13 )) # (!\_clk_divider|count [7] & ((\_clk_divider|Add0~13 ) # (GND)))
// \_clk_divider|Add0~15  = CARRY((!\_clk_divider|Add0~13 ) # (!\_clk_divider|count [7]))

	.dataa(\_clk_divider|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\_clk_divider|Add0~13 ),
	.combout(\_clk_divider|Add0~14_combout ),
	.cout(\_clk_divider|Add0~15 ));
// synopsys translate_off
defparam \_clk_divider|Add0~14 .lut_mask = 16'h5A5F;
defparam \_clk_divider|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y13_N23
dffeas \_clk_divider|count[7] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_clk_divider|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_clk_divider|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \_clk_divider|count[7] .is_wysiwyg = "true";
defparam \_clk_divider|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N24
cycloneive_lcell_comb \_clk_divider|Add0~16 (
// Equation(s):
// \_clk_divider|Add0~16_combout  = (\_clk_divider|count [8] & (\_clk_divider|Add0~15  $ (GND))) # (!\_clk_divider|count [8] & (!\_clk_divider|Add0~15  & VCC))
// \_clk_divider|Add0~17  = CARRY((\_clk_divider|count [8] & !\_clk_divider|Add0~15 ))

	.dataa(gnd),
	.datab(\_clk_divider|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\_clk_divider|Add0~15 ),
	.combout(\_clk_divider|Add0~16_combout ),
	.cout(\_clk_divider|Add0~17 ));
// synopsys translate_off
defparam \_clk_divider|Add0~16 .lut_mask = 16'hC30C;
defparam \_clk_divider|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y13_N25
dffeas \_clk_divider|count[8] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_clk_divider|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_clk_divider|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \_clk_divider|count[8] .is_wysiwyg = "true";
defparam \_clk_divider|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N26
cycloneive_lcell_comb \_clk_divider|Add0~18 (
// Equation(s):
// \_clk_divider|Add0~18_combout  = (\_clk_divider|count [9] & (!\_clk_divider|Add0~17 )) # (!\_clk_divider|count [9] & ((\_clk_divider|Add0~17 ) # (GND)))
// \_clk_divider|Add0~19  = CARRY((!\_clk_divider|Add0~17 ) # (!\_clk_divider|count [9]))

	.dataa(\_clk_divider|count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\_clk_divider|Add0~17 ),
	.combout(\_clk_divider|Add0~18_combout ),
	.cout(\_clk_divider|Add0~19 ));
// synopsys translate_off
defparam \_clk_divider|Add0~18 .lut_mask = 16'h5A5F;
defparam \_clk_divider|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y13_N27
dffeas \_clk_divider|count[9] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_clk_divider|Add0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_clk_divider|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \_clk_divider|count[9] .is_wysiwyg = "true";
defparam \_clk_divider|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N28
cycloneive_lcell_comb \_clk_divider|Add0~20 (
// Equation(s):
// \_clk_divider|Add0~20_combout  = (\_clk_divider|count [10] & (\_clk_divider|Add0~19  $ (GND))) # (!\_clk_divider|count [10] & (!\_clk_divider|Add0~19  & VCC))
// \_clk_divider|Add0~21  = CARRY((\_clk_divider|count [10] & !\_clk_divider|Add0~19 ))

	.dataa(gnd),
	.datab(\_clk_divider|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\_clk_divider|Add0~19 ),
	.combout(\_clk_divider|Add0~20_combout ),
	.cout(\_clk_divider|Add0~21 ));
// synopsys translate_off
defparam \_clk_divider|Add0~20 .lut_mask = 16'hC30C;
defparam \_clk_divider|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N0
cycloneive_lcell_comb \_clk_divider|count~0 (
// Equation(s):
// \_clk_divider|count~0_combout  = (\_clk_divider|Add0~20_combout  & !\_clk_divider|Equal0~7_combout )

	.dataa(gnd),
	.datab(\_clk_divider|Add0~20_combout ),
	.datac(gnd),
	.datad(\_clk_divider|Equal0~7_combout ),
	.cin(gnd),
	.combout(\_clk_divider|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \_clk_divider|count~0 .lut_mask = 16'h00CC;
defparam \_clk_divider|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y13_N1
dffeas \_clk_divider|count[10] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_clk_divider|count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_clk_divider|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \_clk_divider|count[10] .is_wysiwyg = "true";
defparam \_clk_divider|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N30
cycloneive_lcell_comb \_clk_divider|Add0~22 (
// Equation(s):
// \_clk_divider|Add0~22_combout  = (\_clk_divider|count [11] & (!\_clk_divider|Add0~21 )) # (!\_clk_divider|count [11] & ((\_clk_divider|Add0~21 ) # (GND)))
// \_clk_divider|Add0~23  = CARRY((!\_clk_divider|Add0~21 ) # (!\_clk_divider|count [11]))

	.dataa(\_clk_divider|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\_clk_divider|Add0~21 ),
	.combout(\_clk_divider|Add0~22_combout ),
	.cout(\_clk_divider|Add0~23 ));
// synopsys translate_off
defparam \_clk_divider|Add0~22 .lut_mask = 16'h5A5F;
defparam \_clk_divider|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y13_N31
dffeas \_clk_divider|count[11] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_clk_divider|Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_clk_divider|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \_clk_divider|count[11] .is_wysiwyg = "true";
defparam \_clk_divider|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N0
cycloneive_lcell_comb \_clk_divider|Add0~24 (
// Equation(s):
// \_clk_divider|Add0~24_combout  = (\_clk_divider|count [12] & (\_clk_divider|Add0~23  $ (GND))) # (!\_clk_divider|count [12] & (!\_clk_divider|Add0~23  & VCC))
// \_clk_divider|Add0~25  = CARRY((\_clk_divider|count [12] & !\_clk_divider|Add0~23 ))

	.dataa(\_clk_divider|count [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\_clk_divider|Add0~23 ),
	.combout(\_clk_divider|Add0~24_combout ),
	.cout(\_clk_divider|Add0~25 ));
// synopsys translate_off
defparam \_clk_divider|Add0~24 .lut_mask = 16'hA50A;
defparam \_clk_divider|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N14
cycloneive_lcell_comb \_clk_divider|count~4 (
// Equation(s):
// \_clk_divider|count~4_combout  = (\_clk_divider|Add0~24_combout  & !\_clk_divider|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\_clk_divider|Add0~24_combout ),
	.datad(\_clk_divider|Equal0~7_combout ),
	.cin(gnd),
	.combout(\_clk_divider|count~4_combout ),
	.cout());
// synopsys translate_off
defparam \_clk_divider|count~4 .lut_mask = 16'h00F0;
defparam \_clk_divider|count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N15
dffeas \_clk_divider|count[12] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_clk_divider|count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_clk_divider|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \_clk_divider|count[12] .is_wysiwyg = "true";
defparam \_clk_divider|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N2
cycloneive_lcell_comb \_clk_divider|Add0~26 (
// Equation(s):
// \_clk_divider|Add0~26_combout  = (\_clk_divider|count [13] & (!\_clk_divider|Add0~25 )) # (!\_clk_divider|count [13] & ((\_clk_divider|Add0~25 ) # (GND)))
// \_clk_divider|Add0~27  = CARRY((!\_clk_divider|Add0~25 ) # (!\_clk_divider|count [13]))

	.dataa(gnd),
	.datab(\_clk_divider|count [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\_clk_divider|Add0~25 ),
	.combout(\_clk_divider|Add0~26_combout ),
	.cout(\_clk_divider|Add0~27 ));
// synopsys translate_off
defparam \_clk_divider|Add0~26 .lut_mask = 16'h3C3F;
defparam \_clk_divider|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y12_N3
dffeas \_clk_divider|count[13] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_clk_divider|Add0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_clk_divider|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \_clk_divider|count[13] .is_wysiwyg = "true";
defparam \_clk_divider|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N4
cycloneive_lcell_comb \_clk_divider|Add0~28 (
// Equation(s):
// \_clk_divider|Add0~28_combout  = (\_clk_divider|count [14] & (\_clk_divider|Add0~27  $ (GND))) # (!\_clk_divider|count [14] & (!\_clk_divider|Add0~27  & VCC))
// \_clk_divider|Add0~29  = CARRY((\_clk_divider|count [14] & !\_clk_divider|Add0~27 ))

	.dataa(gnd),
	.datab(\_clk_divider|count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\_clk_divider|Add0~27 ),
	.combout(\_clk_divider|Add0~28_combout ),
	.cout(\_clk_divider|Add0~29 ));
// synopsys translate_off
defparam \_clk_divider|Add0~28 .lut_mask = 16'hC30C;
defparam \_clk_divider|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y12_N5
dffeas \_clk_divider|count[14] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_clk_divider|Add0~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_clk_divider|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \_clk_divider|count[14] .is_wysiwyg = "true";
defparam \_clk_divider|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N6
cycloneive_lcell_comb \_clk_divider|Add0~30 (
// Equation(s):
// \_clk_divider|Add0~30_combout  = (\_clk_divider|count [15] & (!\_clk_divider|Add0~29 )) # (!\_clk_divider|count [15] & ((\_clk_divider|Add0~29 ) # (GND)))
// \_clk_divider|Add0~31  = CARRY((!\_clk_divider|Add0~29 ) # (!\_clk_divider|count [15]))

	.dataa(gnd),
	.datab(\_clk_divider|count [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\_clk_divider|Add0~29 ),
	.combout(\_clk_divider|Add0~30_combout ),
	.cout(\_clk_divider|Add0~31 ));
// synopsys translate_off
defparam \_clk_divider|Add0~30 .lut_mask = 16'h3C3F;
defparam \_clk_divider|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N22
cycloneive_lcell_comb \_clk_divider|count~5 (
// Equation(s):
// \_clk_divider|count~5_combout  = (!\_clk_divider|Equal0~7_combout  & \_clk_divider|Add0~30_combout )

	.dataa(\_clk_divider|Equal0~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\_clk_divider|Add0~30_combout ),
	.cin(gnd),
	.combout(\_clk_divider|count~5_combout ),
	.cout());
// synopsys translate_off
defparam \_clk_divider|count~5 .lut_mask = 16'h5500;
defparam \_clk_divider|count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N23
dffeas \_clk_divider|count[15] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_clk_divider|count~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_clk_divider|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \_clk_divider|count[15] .is_wysiwyg = "true";
defparam \_clk_divider|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N8
cycloneive_lcell_comb \_clk_divider|Add0~32 (
// Equation(s):
// \_clk_divider|Add0~32_combout  = (\_clk_divider|count [16] & (\_clk_divider|Add0~31  $ (GND))) # (!\_clk_divider|count [16] & (!\_clk_divider|Add0~31  & VCC))
// \_clk_divider|Add0~33  = CARRY((\_clk_divider|count [16] & !\_clk_divider|Add0~31 ))

	.dataa(\_clk_divider|count [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\_clk_divider|Add0~31 ),
	.combout(\_clk_divider|Add0~32_combout ),
	.cout(\_clk_divider|Add0~33 ));
// synopsys translate_off
defparam \_clk_divider|Add0~32 .lut_mask = 16'hA50A;
defparam \_clk_divider|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N26
cycloneive_lcell_comb \_clk_divider|count~6 (
// Equation(s):
// \_clk_divider|count~6_combout  = (\_clk_divider|Add0~32_combout  & !\_clk_divider|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\_clk_divider|Add0~32_combout ),
	.datad(\_clk_divider|Equal0~7_combout ),
	.cin(gnd),
	.combout(\_clk_divider|count~6_combout ),
	.cout());
// synopsys translate_off
defparam \_clk_divider|count~6 .lut_mask = 16'h00F0;
defparam \_clk_divider|count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N27
dffeas \_clk_divider|count[16] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_clk_divider|count~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_clk_divider|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \_clk_divider|count[16] .is_wysiwyg = "true";
defparam \_clk_divider|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N10
cycloneive_lcell_comb \_clk_divider|Add0~34 (
// Equation(s):
// \_clk_divider|Add0~34_combout  = (\_clk_divider|count [17] & (!\_clk_divider|Add0~33 )) # (!\_clk_divider|count [17] & ((\_clk_divider|Add0~33 ) # (GND)))
// \_clk_divider|Add0~35  = CARRY((!\_clk_divider|Add0~33 ) # (!\_clk_divider|count [17]))

	.dataa(\_clk_divider|count [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\_clk_divider|Add0~33 ),
	.combout(\_clk_divider|Add0~34_combout ),
	.cout(\_clk_divider|Add0~35 ));
// synopsys translate_off
defparam \_clk_divider|Add0~34 .lut_mask = 16'h5A5F;
defparam \_clk_divider|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N16
cycloneive_lcell_comb \_clk_divider|count~7 (
// Equation(s):
// \_clk_divider|count~7_combout  = (\_clk_divider|Add0~34_combout  & !\_clk_divider|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\_clk_divider|Add0~34_combout ),
	.datad(\_clk_divider|Equal0~7_combout ),
	.cin(gnd),
	.combout(\_clk_divider|count~7_combout ),
	.cout());
// synopsys translate_off
defparam \_clk_divider|count~7 .lut_mask = 16'h00F0;
defparam \_clk_divider|count~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N17
dffeas \_clk_divider|count[17] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_clk_divider|count~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_clk_divider|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \_clk_divider|count[17] .is_wysiwyg = "true";
defparam \_clk_divider|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N12
cycloneive_lcell_comb \_clk_divider|Add0~36 (
// Equation(s):
// \_clk_divider|Add0~36_combout  = (\_clk_divider|count [18] & (\_clk_divider|Add0~35  $ (GND))) # (!\_clk_divider|count [18] & (!\_clk_divider|Add0~35  & VCC))
// \_clk_divider|Add0~37  = CARRY((\_clk_divider|count [18] & !\_clk_divider|Add0~35 ))

	.dataa(gnd),
	.datab(\_clk_divider|count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\_clk_divider|Add0~35 ),
	.combout(\_clk_divider|Add0~36_combout ),
	.cout(\_clk_divider|Add0~37 ));
// synopsys translate_off
defparam \_clk_divider|Add0~36 .lut_mask = 16'hC30C;
defparam \_clk_divider|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N28
cycloneive_lcell_comb \_clk_divider|count~8 (
// Equation(s):
// \_clk_divider|count~8_combout  = (!\_clk_divider|Equal0~7_combout  & \_clk_divider|Add0~36_combout )

	.dataa(\_clk_divider|Equal0~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\_clk_divider|Add0~36_combout ),
	.cin(gnd),
	.combout(\_clk_divider|count~8_combout ),
	.cout());
// synopsys translate_off
defparam \_clk_divider|count~8 .lut_mask = 16'h5500;
defparam \_clk_divider|count~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N29
dffeas \_clk_divider|count[18] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_clk_divider|count~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_clk_divider|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \_clk_divider|count[18] .is_wysiwyg = "true";
defparam \_clk_divider|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N14
cycloneive_lcell_comb \_clk_divider|Add0~38 (
// Equation(s):
// \_clk_divider|Add0~38_combout  = (\_clk_divider|count [19] & (!\_clk_divider|Add0~37 )) # (!\_clk_divider|count [19] & ((\_clk_divider|Add0~37 ) # (GND)))
// \_clk_divider|Add0~39  = CARRY((!\_clk_divider|Add0~37 ) # (!\_clk_divider|count [19]))

	.dataa(\_clk_divider|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\_clk_divider|Add0~37 ),
	.combout(\_clk_divider|Add0~38_combout ),
	.cout(\_clk_divider|Add0~39 ));
// synopsys translate_off
defparam \_clk_divider|Add0~38 .lut_mask = 16'h5A5F;
defparam \_clk_divider|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N12
cycloneive_lcell_comb \_clk_divider|count~9 (
// Equation(s):
// \_clk_divider|count~9_combout  = (\_clk_divider|Add0~38_combout  & !\_clk_divider|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\_clk_divider|Add0~38_combout ),
	.datad(\_clk_divider|Equal0~7_combout ),
	.cin(gnd),
	.combout(\_clk_divider|count~9_combout ),
	.cout());
// synopsys translate_off
defparam \_clk_divider|count~9 .lut_mask = 16'h00F0;
defparam \_clk_divider|count~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N13
dffeas \_clk_divider|count[19] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_clk_divider|count~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_clk_divider|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \_clk_divider|count[19] .is_wysiwyg = "true";
defparam \_clk_divider|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N26
cycloneive_lcell_comb \_clk_divider|Equal0~5 (
// Equation(s):
// \_clk_divider|Equal0~5_combout  = (\_clk_divider|count [19] & (\_clk_divider|count [17] & (\_clk_divider|count [16] & \_clk_divider|count [18])))

	.dataa(\_clk_divider|count [19]),
	.datab(\_clk_divider|count [17]),
	.datac(\_clk_divider|count [16]),
	.datad(\_clk_divider|count [18]),
	.cin(gnd),
	.combout(\_clk_divider|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \_clk_divider|Equal0~5 .lut_mask = 16'h8000;
defparam \_clk_divider|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N16
cycloneive_lcell_comb \_clk_divider|Add0~40 (
// Equation(s):
// \_clk_divider|Add0~40_combout  = (\_clk_divider|count [20] & (\_clk_divider|Add0~39  $ (GND))) # (!\_clk_divider|count [20] & (!\_clk_divider|Add0~39  & VCC))
// \_clk_divider|Add0~41  = CARRY((\_clk_divider|count [20] & !\_clk_divider|Add0~39 ))

	.dataa(\_clk_divider|count [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\_clk_divider|Add0~39 ),
	.combout(\_clk_divider|Add0~40_combout ),
	.cout(\_clk_divider|Add0~41 ));
// synopsys translate_off
defparam \_clk_divider|Add0~40 .lut_mask = 16'hA50A;
defparam \_clk_divider|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N30
cycloneive_lcell_comb \_clk_divider|count~10 (
// Equation(s):
// \_clk_divider|count~10_combout  = (!\_clk_divider|Equal0~7_combout  & \_clk_divider|Add0~40_combout )

	.dataa(\_clk_divider|Equal0~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\_clk_divider|Add0~40_combout ),
	.cin(gnd),
	.combout(\_clk_divider|count~10_combout ),
	.cout());
// synopsys translate_off
defparam \_clk_divider|count~10 .lut_mask = 16'h5500;
defparam \_clk_divider|count~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y12_N31
dffeas \_clk_divider|count[20] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_clk_divider|count~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_clk_divider|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \_clk_divider|count[20] .is_wysiwyg = "true";
defparam \_clk_divider|count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N18
cycloneive_lcell_comb \_clk_divider|Add0~42 (
// Equation(s):
// \_clk_divider|Add0~42_combout  = (\_clk_divider|count [21] & (!\_clk_divider|Add0~41 )) # (!\_clk_divider|count [21] & ((\_clk_divider|Add0~41 ) # (GND)))
// \_clk_divider|Add0~43  = CARRY((!\_clk_divider|Add0~41 ) # (!\_clk_divider|count [21]))

	.dataa(gnd),
	.datab(\_clk_divider|count [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\_clk_divider|Add0~41 ),
	.combout(\_clk_divider|Add0~42_combout ),
	.cout(\_clk_divider|Add0~43 ));
// synopsys translate_off
defparam \_clk_divider|Add0~42 .lut_mask = 16'h3C3F;
defparam \_clk_divider|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N18
cycloneive_lcell_comb \_clk_divider|count~11 (
// Equation(s):
// \_clk_divider|count~11_combout  = (!\_clk_divider|Equal0~7_combout  & \_clk_divider|Add0~42_combout )

	.dataa(\_clk_divider|Equal0~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\_clk_divider|Add0~42_combout ),
	.cin(gnd),
	.combout(\_clk_divider|count~11_combout ),
	.cout());
// synopsys translate_off
defparam \_clk_divider|count~11 .lut_mask = 16'h5500;
defparam \_clk_divider|count~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N19
dffeas \_clk_divider|count[21] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_clk_divider|count~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_clk_divider|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \_clk_divider|count[21] .is_wysiwyg = "true";
defparam \_clk_divider|count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N20
cycloneive_lcell_comb \_clk_divider|Add0~44 (
// Equation(s):
// \_clk_divider|Add0~44_combout  = (\_clk_divider|count [22] & (\_clk_divider|Add0~43  $ (GND))) # (!\_clk_divider|count [22] & (!\_clk_divider|Add0~43  & VCC))
// \_clk_divider|Add0~45  = CARRY((\_clk_divider|count [22] & !\_clk_divider|Add0~43 ))

	.dataa(gnd),
	.datab(\_clk_divider|count [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\_clk_divider|Add0~43 ),
	.combout(\_clk_divider|Add0~44_combout ),
	.cout(\_clk_divider|Add0~45 ));
// synopsys translate_off
defparam \_clk_divider|Add0~44 .lut_mask = 16'hC30C;
defparam \_clk_divider|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y12_N21
dffeas \_clk_divider|count[22] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_clk_divider|Add0~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_clk_divider|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \_clk_divider|count[22] .is_wysiwyg = "true";
defparam \_clk_divider|count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N22
cycloneive_lcell_comb \_clk_divider|Add0~46 (
// Equation(s):
// \_clk_divider|Add0~46_combout  = (\_clk_divider|count [23] & (!\_clk_divider|Add0~45 )) # (!\_clk_divider|count [23] & ((\_clk_divider|Add0~45 ) # (GND)))
// \_clk_divider|Add0~47  = CARRY((!\_clk_divider|Add0~45 ) # (!\_clk_divider|count [23]))

	.dataa(\_clk_divider|count [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\_clk_divider|Add0~45 ),
	.combout(\_clk_divider|Add0~46_combout ),
	.cout(\_clk_divider|Add0~47 ));
// synopsys translate_off
defparam \_clk_divider|Add0~46 .lut_mask = 16'h5A5F;
defparam \_clk_divider|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y12_N23
dffeas \_clk_divider|count[23] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_clk_divider|Add0~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_clk_divider|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \_clk_divider|count[23] .is_wysiwyg = "true";
defparam \_clk_divider|count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y12_N24
cycloneive_lcell_comb \_clk_divider|Add0~48 (
// Equation(s):
// \_clk_divider|Add0~48_combout  = \_clk_divider|Add0~47  $ (!\_clk_divider|count [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_clk_divider|count [24]),
	.cin(\_clk_divider|Add0~47 ),
	.combout(\_clk_divider|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \_clk_divider|Add0~48 .lut_mask = 16'hF00F;
defparam \_clk_divider|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y12_N25
dffeas \_clk_divider|count[24] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_clk_divider|Add0~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_clk_divider|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \_clk_divider|count[24] .is_wysiwyg = "true";
defparam \_clk_divider|count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N8
cycloneive_lcell_comb \_clk_divider|Equal0~6 (
// Equation(s):
// \_clk_divider|Equal0~6_combout  = (!\_clk_divider|count [23] & (!\_clk_divider|count [22] & (\_clk_divider|count [21] & \_clk_divider|count [20])))

	.dataa(\_clk_divider|count [23]),
	.datab(\_clk_divider|count [22]),
	.datac(\_clk_divider|count [21]),
	.datad(\_clk_divider|count [20]),
	.cin(gnd),
	.combout(\_clk_divider|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \_clk_divider|Equal0~6 .lut_mask = 16'h1000;
defparam \_clk_divider|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y13_N6
cycloneive_lcell_comb \_clk_divider|Equal0~0 (
// Equation(s):
// \_clk_divider|Equal0~0_combout  = (!\_clk_divider|count [7] & (\_clk_divider|count [10] & (!\_clk_divider|count [9] & !\_clk_divider|count [8])))

	.dataa(\_clk_divider|count [7]),
	.datab(\_clk_divider|count [10]),
	.datac(\_clk_divider|count [9]),
	.datad(\_clk_divider|count [8]),
	.cin(gnd),
	.combout(\_clk_divider|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \_clk_divider|Equal0~0 .lut_mask = 16'h0004;
defparam \_clk_divider|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N4
cycloneive_lcell_comb \_clk_divider|Equal0~3 (
// Equation(s):
// \_clk_divider|Equal0~3_combout  = (\_clk_divider|count [15] & (\_clk_divider|count [12] & (!\_clk_divider|count [14] & !\_clk_divider|count [13])))

	.dataa(\_clk_divider|count [15]),
	.datab(\_clk_divider|count [12]),
	.datac(\_clk_divider|count [14]),
	.datad(\_clk_divider|count [13]),
	.cin(gnd),
	.combout(\_clk_divider|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \_clk_divider|Equal0~3 .lut_mask = 16'h0008;
defparam \_clk_divider|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N30
cycloneive_lcell_comb \_clk_divider|Equal0~1 (
// Equation(s):
// \_clk_divider|Equal0~1_combout  = (!\_clk_divider|count [4] & (!\_clk_divider|count [6] & (\_clk_divider|count [3] & !\_clk_divider|count [5])))

	.dataa(\_clk_divider|count [4]),
	.datab(\_clk_divider|count [6]),
	.datac(\_clk_divider|count [3]),
	.datad(\_clk_divider|count [5]),
	.cin(gnd),
	.combout(\_clk_divider|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \_clk_divider|Equal0~1 .lut_mask = 16'h0010;
defparam \_clk_divider|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N28
cycloneive_lcell_comb \_clk_divider|Equal0~2 (
// Equation(s):
// \_clk_divider|Equal0~2_combout  = (\_clk_divider|count [1] & (!\_clk_divider|count [11] & (!\_clk_divider|count [2] & !\_clk_divider|count [0])))

	.dataa(\_clk_divider|count [1]),
	.datab(\_clk_divider|count [11]),
	.datac(\_clk_divider|count [2]),
	.datad(\_clk_divider|count [0]),
	.cin(gnd),
	.combout(\_clk_divider|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \_clk_divider|Equal0~2 .lut_mask = 16'h0002;
defparam \_clk_divider|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N20
cycloneive_lcell_comb \_clk_divider|Equal0~4 (
// Equation(s):
// \_clk_divider|Equal0~4_combout  = (\_clk_divider|Equal0~0_combout  & (\_clk_divider|Equal0~3_combout  & (\_clk_divider|Equal0~1_combout  & \_clk_divider|Equal0~2_combout )))

	.dataa(\_clk_divider|Equal0~0_combout ),
	.datab(\_clk_divider|Equal0~3_combout ),
	.datac(\_clk_divider|Equal0~1_combout ),
	.datad(\_clk_divider|Equal0~2_combout ),
	.cin(gnd),
	.combout(\_clk_divider|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \_clk_divider|Equal0~4 .lut_mask = 16'h8000;
defparam \_clk_divider|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N10
cycloneive_lcell_comb \_clk_divider|Equal0~7 (
// Equation(s):
// \_clk_divider|Equal0~7_combout  = (\_clk_divider|Equal0~5_combout  & (!\_clk_divider|count [24] & (\_clk_divider|Equal0~6_combout  & \_clk_divider|Equal0~4_combout )))

	.dataa(\_clk_divider|Equal0~5_combout ),
	.datab(\_clk_divider|count [24]),
	.datac(\_clk_divider|Equal0~6_combout ),
	.datad(\_clk_divider|Equal0~4_combout ),
	.cin(gnd),
	.combout(\_clk_divider|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \_clk_divider|Equal0~7 .lut_mask = 16'h2000;
defparam \_clk_divider|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N2
cycloneive_lcell_comb \_clk_divider|out~0 (
// Equation(s):
// \_clk_divider|out~0_combout  = \_clk_divider|out~q  $ (\_clk_divider|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\_clk_divider|out~q ),
	.datad(\_clk_divider|Equal0~7_combout ),
	.cin(gnd),
	.combout(\_clk_divider|out~0_combout ),
	.cout());
// synopsys translate_off
defparam \_clk_divider|out~0 .lut_mask = 16'h0FF0;
defparam \_clk_divider|out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y12_N6
cycloneive_lcell_comb \_clk_divider|out~feeder (
// Equation(s):
// \_clk_divider|out~feeder_combout  = \_clk_divider|out~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_clk_divider|out~0_combout ),
	.cin(gnd),
	.combout(\_clk_divider|out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_clk_divider|out~feeder .lut_mask = 16'hFF00;
defparam \_clk_divider|out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y12_N7
dffeas \_clk_divider|out (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_clk_divider|out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_clk_divider|out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_clk_divider|out .is_wysiwyg = "true";
defparam \_clk_divider|out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N0
cycloneive_lcell_comb \_hvsync_generator|Add0~0 (
// Equation(s):
// \_hvsync_generator|Add0~0_combout  = \_hvsync_generator|counter_value [0] $ (VCC)
// \_hvsync_generator|Add0~1  = CARRY(\_hvsync_generator|counter_value [0])

	.dataa(gnd),
	.datab(\_hvsync_generator|counter_value [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\_hvsync_generator|Add0~0_combout ),
	.cout(\_hvsync_generator|Add0~1 ));
// synopsys translate_off
defparam \_hvsync_generator|Add0~0 .lut_mask = 16'h33CC;
defparam \_hvsync_generator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N8
cycloneive_lcell_comb \_hvsync_generator|Add0~8 (
// Equation(s):
// \_hvsync_generator|Add0~8_combout  = (\_hvsync_generator|counter_value [4] & (\_hvsync_generator|Add0~7  $ (GND))) # (!\_hvsync_generator|counter_value [4] & (!\_hvsync_generator|Add0~7  & VCC))
// \_hvsync_generator|Add0~9  = CARRY((\_hvsync_generator|counter_value [4] & !\_hvsync_generator|Add0~7 ))

	.dataa(gnd),
	.datab(\_hvsync_generator|counter_value [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\_hvsync_generator|Add0~7 ),
	.combout(\_hvsync_generator|Add0~8_combout ),
	.cout(\_hvsync_generator|Add0~9 ));
// synopsys translate_off
defparam \_hvsync_generator|Add0~8 .lut_mask = 16'hC30C;
defparam \_hvsync_generator|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N10
cycloneive_lcell_comb \_hvsync_generator|Add0~10 (
// Equation(s):
// \_hvsync_generator|Add0~10_combout  = (\_hvsync_generator|counter_value [5] & (!\_hvsync_generator|Add0~9 )) # (!\_hvsync_generator|counter_value [5] & ((\_hvsync_generator|Add0~9 ) # (GND)))
// \_hvsync_generator|Add0~11  = CARRY((!\_hvsync_generator|Add0~9 ) # (!\_hvsync_generator|counter_value [5]))

	.dataa(\_hvsync_generator|counter_value [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\_hvsync_generator|Add0~9 ),
	.combout(\_hvsync_generator|Add0~10_combout ),
	.cout(\_hvsync_generator|Add0~11 ));
// synopsys translate_off
defparam \_hvsync_generator|Add0~10 .lut_mask = 16'h5A5F;
defparam \_hvsync_generator|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y10_N11
dffeas \_hvsync_generator|counter_value[5] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_hvsync_generator|Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|counter_value [5]),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|counter_value[5] .is_wysiwyg = "true";
defparam \_hvsync_generator|counter_value[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N12
cycloneive_lcell_comb \_hvsync_generator|Add0~12 (
// Equation(s):
// \_hvsync_generator|Add0~12_combout  = (\_hvsync_generator|counter_value [6] & (\_hvsync_generator|Add0~11  $ (GND))) # (!\_hvsync_generator|counter_value [6] & (!\_hvsync_generator|Add0~11  & VCC))
// \_hvsync_generator|Add0~13  = CARRY((\_hvsync_generator|counter_value [6] & !\_hvsync_generator|Add0~11 ))

	.dataa(\_hvsync_generator|counter_value [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\_hvsync_generator|Add0~11 ),
	.combout(\_hvsync_generator|Add0~12_combout ),
	.cout(\_hvsync_generator|Add0~13 ));
// synopsys translate_off
defparam \_hvsync_generator|Add0~12 .lut_mask = 16'hA50A;
defparam \_hvsync_generator|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y10_N13
dffeas \_hvsync_generator|counter_value[6] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_hvsync_generator|Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|counter_value [6]),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|counter_value[6] .is_wysiwyg = "true";
defparam \_hvsync_generator|counter_value[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N14
cycloneive_lcell_comb \_hvsync_generator|Add0~14 (
// Equation(s):
// \_hvsync_generator|Add0~14_combout  = (\_hvsync_generator|counter_value [7] & (!\_hvsync_generator|Add0~13 )) # (!\_hvsync_generator|counter_value [7] & ((\_hvsync_generator|Add0~13 ) # (GND)))
// \_hvsync_generator|Add0~15  = CARRY((!\_hvsync_generator|Add0~13 ) # (!\_hvsync_generator|counter_value [7]))

	.dataa(gnd),
	.datab(\_hvsync_generator|counter_value [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\_hvsync_generator|Add0~13 ),
	.combout(\_hvsync_generator|Add0~14_combout ),
	.cout(\_hvsync_generator|Add0~15 ));
// synopsys translate_off
defparam \_hvsync_generator|Add0~14 .lut_mask = 16'h3C3F;
defparam \_hvsync_generator|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y10_N15
dffeas \_hvsync_generator|counter_value[7] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_hvsync_generator|Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|counter_value [7]),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|counter_value[7] .is_wysiwyg = "true";
defparam \_hvsync_generator|counter_value[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N16
cycloneive_lcell_comb \_hvsync_generator|Add0~16 (
// Equation(s):
// \_hvsync_generator|Add0~16_combout  = (\_hvsync_generator|counter_value [8] & (\_hvsync_generator|Add0~15  $ (GND))) # (!\_hvsync_generator|counter_value [8] & (!\_hvsync_generator|Add0~15  & VCC))
// \_hvsync_generator|Add0~17  = CARRY((\_hvsync_generator|counter_value [8] & !\_hvsync_generator|Add0~15 ))

	.dataa(gnd),
	.datab(\_hvsync_generator|counter_value [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\_hvsync_generator|Add0~15 ),
	.combout(\_hvsync_generator|Add0~16_combout ),
	.cout(\_hvsync_generator|Add0~17 ));
// synopsys translate_off
defparam \_hvsync_generator|Add0~16 .lut_mask = 16'hC30C;
defparam \_hvsync_generator|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y10_N17
dffeas \_hvsync_generator|counter_value[8] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_hvsync_generator|Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|counter_value [8]),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|counter_value[8] .is_wysiwyg = "true";
defparam \_hvsync_generator|counter_value[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N18
cycloneive_lcell_comb \_hvsync_generator|Add0~18 (
// Equation(s):
// \_hvsync_generator|Add0~18_combout  = (\_hvsync_generator|counter_value [9] & (!\_hvsync_generator|Add0~17 )) # (!\_hvsync_generator|counter_value [9] & ((\_hvsync_generator|Add0~17 ) # (GND)))
// \_hvsync_generator|Add0~19  = CARRY((!\_hvsync_generator|Add0~17 ) # (!\_hvsync_generator|counter_value [9]))

	.dataa(gnd),
	.datab(\_hvsync_generator|counter_value [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\_hvsync_generator|Add0~17 ),
	.combout(\_hvsync_generator|Add0~18_combout ),
	.cout(\_hvsync_generator|Add0~19 ));
// synopsys translate_off
defparam \_hvsync_generator|Add0~18 .lut_mask = 16'h3C3F;
defparam \_hvsync_generator|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y10_N19
dffeas \_hvsync_generator|counter_value[9] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_hvsync_generator|Add0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|counter_value [9]),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|counter_value[9] .is_wysiwyg = "true";
defparam \_hvsync_generator|counter_value[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N20
cycloneive_lcell_comb \_hvsync_generator|Add0~20 (
// Equation(s):
// \_hvsync_generator|Add0~20_combout  = (\_hvsync_generator|counter_value [10] & (\_hvsync_generator|Add0~19  $ (GND))) # (!\_hvsync_generator|counter_value [10] & (!\_hvsync_generator|Add0~19  & VCC))
// \_hvsync_generator|Add0~21  = CARRY((\_hvsync_generator|counter_value [10] & !\_hvsync_generator|Add0~19 ))

	.dataa(gnd),
	.datab(\_hvsync_generator|counter_value [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\_hvsync_generator|Add0~19 ),
	.combout(\_hvsync_generator|Add0~20_combout ),
	.cout(\_hvsync_generator|Add0~21 ));
// synopsys translate_off
defparam \_hvsync_generator|Add0~20 .lut_mask = 16'hC30C;
defparam \_hvsync_generator|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y10_N21
dffeas \_hvsync_generator|counter_value[10] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_hvsync_generator|Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|counter_value [10]),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|counter_value[10] .is_wysiwyg = "true";
defparam \_hvsync_generator|counter_value[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N22
cycloneive_lcell_comb \_hvsync_generator|Add0~22 (
// Equation(s):
// \_hvsync_generator|Add0~22_combout  = (\_hvsync_generator|counter_value [11] & (!\_hvsync_generator|Add0~21 )) # (!\_hvsync_generator|counter_value [11] & ((\_hvsync_generator|Add0~21 ) # (GND)))
// \_hvsync_generator|Add0~23  = CARRY((!\_hvsync_generator|Add0~21 ) # (!\_hvsync_generator|counter_value [11]))

	.dataa(\_hvsync_generator|counter_value [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\_hvsync_generator|Add0~21 ),
	.combout(\_hvsync_generator|Add0~22_combout ),
	.cout(\_hvsync_generator|Add0~23 ));
// synopsys translate_off
defparam \_hvsync_generator|Add0~22 .lut_mask = 16'h5A5F;
defparam \_hvsync_generator|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y10_N23
dffeas \_hvsync_generator|counter_value[11] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_hvsync_generator|Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|counter_value [11]),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|counter_value[11] .is_wysiwyg = "true";
defparam \_hvsync_generator|counter_value[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N24
cycloneive_lcell_comb \_hvsync_generator|Add0~24 (
// Equation(s):
// \_hvsync_generator|Add0~24_combout  = (\_hvsync_generator|counter_value [12] & (\_hvsync_generator|Add0~23  $ (GND))) # (!\_hvsync_generator|counter_value [12] & (!\_hvsync_generator|Add0~23  & VCC))
// \_hvsync_generator|Add0~25  = CARRY((\_hvsync_generator|counter_value [12] & !\_hvsync_generator|Add0~23 ))

	.dataa(gnd),
	.datab(\_hvsync_generator|counter_value [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\_hvsync_generator|Add0~23 ),
	.combout(\_hvsync_generator|Add0~24_combout ),
	.cout(\_hvsync_generator|Add0~25 ));
// synopsys translate_off
defparam \_hvsync_generator|Add0~24 .lut_mask = 16'hC30C;
defparam \_hvsync_generator|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y10_N25
dffeas \_hvsync_generator|counter_value[12] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_hvsync_generator|Add0~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|counter_value [12]),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|counter_value[12] .is_wysiwyg = "true";
defparam \_hvsync_generator|counter_value[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N26
cycloneive_lcell_comb \_hvsync_generator|Add0~26 (
// Equation(s):
// \_hvsync_generator|Add0~26_combout  = (\_hvsync_generator|counter_value [13] & (!\_hvsync_generator|Add0~25 )) # (!\_hvsync_generator|counter_value [13] & ((\_hvsync_generator|Add0~25 ) # (GND)))
// \_hvsync_generator|Add0~27  = CARRY((!\_hvsync_generator|Add0~25 ) # (!\_hvsync_generator|counter_value [13]))

	.dataa(\_hvsync_generator|counter_value [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\_hvsync_generator|Add0~25 ),
	.combout(\_hvsync_generator|Add0~26_combout ),
	.cout(\_hvsync_generator|Add0~27 ));
// synopsys translate_off
defparam \_hvsync_generator|Add0~26 .lut_mask = 16'h5A5F;
defparam \_hvsync_generator|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y10_N27
dffeas \_hvsync_generator|counter_value[13] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_hvsync_generator|Add0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|counter_value [13]),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|counter_value[13] .is_wysiwyg = "true";
defparam \_hvsync_generator|counter_value[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N28
cycloneive_lcell_comb \_hvsync_generator|Add0~28 (
// Equation(s):
// \_hvsync_generator|Add0~28_combout  = (\_hvsync_generator|counter_value [14] & (\_hvsync_generator|Add0~27  $ (GND))) # (!\_hvsync_generator|counter_value [14] & (!\_hvsync_generator|Add0~27  & VCC))
// \_hvsync_generator|Add0~29  = CARRY((\_hvsync_generator|counter_value [14] & !\_hvsync_generator|Add0~27 ))

	.dataa(gnd),
	.datab(\_hvsync_generator|counter_value [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\_hvsync_generator|Add0~27 ),
	.combout(\_hvsync_generator|Add0~28_combout ),
	.cout(\_hvsync_generator|Add0~29 ));
// synopsys translate_off
defparam \_hvsync_generator|Add0~28 .lut_mask = 16'hC30C;
defparam \_hvsync_generator|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y10_N29
dffeas \_hvsync_generator|counter_value[14] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_hvsync_generator|Add0~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|counter_value [14]),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|counter_value[14] .is_wysiwyg = "true";
defparam \_hvsync_generator|counter_value[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N30
cycloneive_lcell_comb \_hvsync_generator|Add0~30 (
// Equation(s):
// \_hvsync_generator|Add0~30_combout  = (\_hvsync_generator|counter_value [15] & (!\_hvsync_generator|Add0~29 )) # (!\_hvsync_generator|counter_value [15] & ((\_hvsync_generator|Add0~29 ) # (GND)))
// \_hvsync_generator|Add0~31  = CARRY((!\_hvsync_generator|Add0~29 ) # (!\_hvsync_generator|counter_value [15]))

	.dataa(\_hvsync_generator|counter_value [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\_hvsync_generator|Add0~29 ),
	.combout(\_hvsync_generator|Add0~30_combout ),
	.cout(\_hvsync_generator|Add0~31 ));
// synopsys translate_off
defparam \_hvsync_generator|Add0~30 .lut_mask = 16'h5A5F;
defparam \_hvsync_generator|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y10_N31
dffeas \_hvsync_generator|counter_value[15] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_hvsync_generator|Add0~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|counter_value [15]),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|counter_value[15] .is_wysiwyg = "true";
defparam \_hvsync_generator|counter_value[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N0
cycloneive_lcell_comb \_hvsync_generator|Add0~32 (
// Equation(s):
// \_hvsync_generator|Add0~32_combout  = (\_hvsync_generator|counter_value [16] & (\_hvsync_generator|Add0~31  $ (GND))) # (!\_hvsync_generator|counter_value [16] & (!\_hvsync_generator|Add0~31  & VCC))
// \_hvsync_generator|Add0~33  = CARRY((\_hvsync_generator|counter_value [16] & !\_hvsync_generator|Add0~31 ))

	.dataa(gnd),
	.datab(\_hvsync_generator|counter_value [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\_hvsync_generator|Add0~31 ),
	.combout(\_hvsync_generator|Add0~32_combout ),
	.cout(\_hvsync_generator|Add0~33 ));
// synopsys translate_off
defparam \_hvsync_generator|Add0~32 .lut_mask = 16'hC30C;
defparam \_hvsync_generator|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y9_N1
dffeas \_hvsync_generator|counter_value[16] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_hvsync_generator|Add0~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|counter_value [16]),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|counter_value[16] .is_wysiwyg = "true";
defparam \_hvsync_generator|counter_value[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N2
cycloneive_lcell_comb \_hvsync_generator|Add0~34 (
// Equation(s):
// \_hvsync_generator|Add0~34_combout  = (\_hvsync_generator|counter_value [17] & (!\_hvsync_generator|Add0~33 )) # (!\_hvsync_generator|counter_value [17] & ((\_hvsync_generator|Add0~33 ) # (GND)))
// \_hvsync_generator|Add0~35  = CARRY((!\_hvsync_generator|Add0~33 ) # (!\_hvsync_generator|counter_value [17]))

	.dataa(gnd),
	.datab(\_hvsync_generator|counter_value [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\_hvsync_generator|Add0~33 ),
	.combout(\_hvsync_generator|Add0~34_combout ),
	.cout(\_hvsync_generator|Add0~35 ));
// synopsys translate_off
defparam \_hvsync_generator|Add0~34 .lut_mask = 16'h3C3F;
defparam \_hvsync_generator|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y9_N3
dffeas \_hvsync_generator|counter_value[17] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_hvsync_generator|Add0~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|counter_value [17]),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|counter_value[17] .is_wysiwyg = "true";
defparam \_hvsync_generator|counter_value[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N4
cycloneive_lcell_comb \_hvsync_generator|Add0~36 (
// Equation(s):
// \_hvsync_generator|Add0~36_combout  = (\_hvsync_generator|counter_value [18] & (\_hvsync_generator|Add0~35  $ (GND))) # (!\_hvsync_generator|counter_value [18] & (!\_hvsync_generator|Add0~35  & VCC))
// \_hvsync_generator|Add0~37  = CARRY((\_hvsync_generator|counter_value [18] & !\_hvsync_generator|Add0~35 ))

	.dataa(gnd),
	.datab(\_hvsync_generator|counter_value [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\_hvsync_generator|Add0~35 ),
	.combout(\_hvsync_generator|Add0~36_combout ),
	.cout(\_hvsync_generator|Add0~37 ));
// synopsys translate_off
defparam \_hvsync_generator|Add0~36 .lut_mask = 16'hC30C;
defparam \_hvsync_generator|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y9_N5
dffeas \_hvsync_generator|counter_value[18] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_hvsync_generator|Add0~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|counter_value [18]),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|counter_value[18] .is_wysiwyg = "true";
defparam \_hvsync_generator|counter_value[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N6
cycloneive_lcell_comb \_hvsync_generator|Add0~38 (
// Equation(s):
// \_hvsync_generator|Add0~38_combout  = (\_hvsync_generator|counter_value [19] & (!\_hvsync_generator|Add0~37 )) # (!\_hvsync_generator|counter_value [19] & ((\_hvsync_generator|Add0~37 ) # (GND)))
// \_hvsync_generator|Add0~39  = CARRY((!\_hvsync_generator|Add0~37 ) # (!\_hvsync_generator|counter_value [19]))

	.dataa(\_hvsync_generator|counter_value [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\_hvsync_generator|Add0~37 ),
	.combout(\_hvsync_generator|Add0~38_combout ),
	.cout(\_hvsync_generator|Add0~39 ));
// synopsys translate_off
defparam \_hvsync_generator|Add0~38 .lut_mask = 16'h5A5F;
defparam \_hvsync_generator|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y9_N7
dffeas \_hvsync_generator|counter_value[19] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_hvsync_generator|Add0~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|counter_value [19]),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|counter_value[19] .is_wysiwyg = "true";
defparam \_hvsync_generator|counter_value[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y9_N28
cycloneive_lcell_comb \_hvsync_generator|Equal0~5 (
// Equation(s):
// \_hvsync_generator|Equal0~5_combout  = (!\_hvsync_generator|counter_value [16] & (!\_hvsync_generator|counter_value [19] & (!\_hvsync_generator|counter_value [18] & !\_hvsync_generator|counter_value [17])))

	.dataa(\_hvsync_generator|counter_value [16]),
	.datab(\_hvsync_generator|counter_value [19]),
	.datac(\_hvsync_generator|counter_value [18]),
	.datad(\_hvsync_generator|counter_value [17]),
	.cin(gnd),
	.combout(\_hvsync_generator|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \_hvsync_generator|Equal0~5 .lut_mask = 16'h0001;
defparam \_hvsync_generator|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N8
cycloneive_lcell_comb \_hvsync_generator|Add0~40 (
// Equation(s):
// \_hvsync_generator|Add0~40_combout  = (\_hvsync_generator|counter_value [20] & (\_hvsync_generator|Add0~39  $ (GND))) # (!\_hvsync_generator|counter_value [20] & (!\_hvsync_generator|Add0~39  & VCC))
// \_hvsync_generator|Add0~41  = CARRY((\_hvsync_generator|counter_value [20] & !\_hvsync_generator|Add0~39 ))

	.dataa(gnd),
	.datab(\_hvsync_generator|counter_value [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\_hvsync_generator|Add0~39 ),
	.combout(\_hvsync_generator|Add0~40_combout ),
	.cout(\_hvsync_generator|Add0~41 ));
// synopsys translate_off
defparam \_hvsync_generator|Add0~40 .lut_mask = 16'hC30C;
defparam \_hvsync_generator|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y9_N9
dffeas \_hvsync_generator|counter_value[20] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_hvsync_generator|Add0~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|counter_value [20]),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|counter_value[20] .is_wysiwyg = "true";
defparam \_hvsync_generator|counter_value[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N10
cycloneive_lcell_comb \_hvsync_generator|Add0~42 (
// Equation(s):
// \_hvsync_generator|Add0~42_combout  = (\_hvsync_generator|counter_value [21] & (!\_hvsync_generator|Add0~41 )) # (!\_hvsync_generator|counter_value [21] & ((\_hvsync_generator|Add0~41 ) # (GND)))
// \_hvsync_generator|Add0~43  = CARRY((!\_hvsync_generator|Add0~41 ) # (!\_hvsync_generator|counter_value [21]))

	.dataa(\_hvsync_generator|counter_value [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\_hvsync_generator|Add0~41 ),
	.combout(\_hvsync_generator|Add0~42_combout ),
	.cout(\_hvsync_generator|Add0~43 ));
// synopsys translate_off
defparam \_hvsync_generator|Add0~42 .lut_mask = 16'h5A5F;
defparam \_hvsync_generator|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y9_N11
dffeas \_hvsync_generator|counter_value[21] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_hvsync_generator|Add0~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|counter_value [21]),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|counter_value[21] .is_wysiwyg = "true";
defparam \_hvsync_generator|counter_value[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N12
cycloneive_lcell_comb \_hvsync_generator|Add0~44 (
// Equation(s):
// \_hvsync_generator|Add0~44_combout  = (\_hvsync_generator|counter_value [22] & (\_hvsync_generator|Add0~43  $ (GND))) # (!\_hvsync_generator|counter_value [22] & (!\_hvsync_generator|Add0~43  & VCC))
// \_hvsync_generator|Add0~45  = CARRY((\_hvsync_generator|counter_value [22] & !\_hvsync_generator|Add0~43 ))

	.dataa(\_hvsync_generator|counter_value [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\_hvsync_generator|Add0~43 ),
	.combout(\_hvsync_generator|Add0~44_combout ),
	.cout(\_hvsync_generator|Add0~45 ));
// synopsys translate_off
defparam \_hvsync_generator|Add0~44 .lut_mask = 16'hA50A;
defparam \_hvsync_generator|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y9_N13
dffeas \_hvsync_generator|counter_value[22] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_hvsync_generator|Add0~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|counter_value [22]),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|counter_value[22] .is_wysiwyg = "true";
defparam \_hvsync_generator|counter_value[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N14
cycloneive_lcell_comb \_hvsync_generator|Add0~46 (
// Equation(s):
// \_hvsync_generator|Add0~46_combout  = (\_hvsync_generator|counter_value [23] & (!\_hvsync_generator|Add0~45 )) # (!\_hvsync_generator|counter_value [23] & ((\_hvsync_generator|Add0~45 ) # (GND)))
// \_hvsync_generator|Add0~47  = CARRY((!\_hvsync_generator|Add0~45 ) # (!\_hvsync_generator|counter_value [23]))

	.dataa(gnd),
	.datab(\_hvsync_generator|counter_value [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\_hvsync_generator|Add0~45 ),
	.combout(\_hvsync_generator|Add0~46_combout ),
	.cout(\_hvsync_generator|Add0~47 ));
// synopsys translate_off
defparam \_hvsync_generator|Add0~46 .lut_mask = 16'h3C3F;
defparam \_hvsync_generator|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y9_N15
dffeas \_hvsync_generator|counter_value[23] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_hvsync_generator|Add0~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|counter_value [23]),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|counter_value[23] .is_wysiwyg = "true";
defparam \_hvsync_generator|counter_value[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N16
cycloneive_lcell_comb \_hvsync_generator|Add0~48 (
// Equation(s):
// \_hvsync_generator|Add0~48_combout  = (\_hvsync_generator|counter_value [24] & (\_hvsync_generator|Add0~47  $ (GND))) # (!\_hvsync_generator|counter_value [24] & (!\_hvsync_generator|Add0~47  & VCC))
// \_hvsync_generator|Add0~49  = CARRY((\_hvsync_generator|counter_value [24] & !\_hvsync_generator|Add0~47 ))

	.dataa(gnd),
	.datab(\_hvsync_generator|counter_value [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\_hvsync_generator|Add0~47 ),
	.combout(\_hvsync_generator|Add0~48_combout ),
	.cout(\_hvsync_generator|Add0~49 ));
// synopsys translate_off
defparam \_hvsync_generator|Add0~48 .lut_mask = 16'hC30C;
defparam \_hvsync_generator|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y9_N17
dffeas \_hvsync_generator|counter_value[24] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_hvsync_generator|Add0~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|counter_value [24]),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|counter_value[24] .is_wysiwyg = "true";
defparam \_hvsync_generator|counter_value[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N18
cycloneive_lcell_comb \_hvsync_generator|Add0~50 (
// Equation(s):
// \_hvsync_generator|Add0~50_combout  = (\_hvsync_generator|counter_value [25] & (!\_hvsync_generator|Add0~49 )) # (!\_hvsync_generator|counter_value [25] & ((\_hvsync_generator|Add0~49 ) # (GND)))
// \_hvsync_generator|Add0~51  = CARRY((!\_hvsync_generator|Add0~49 ) # (!\_hvsync_generator|counter_value [25]))

	.dataa(gnd),
	.datab(\_hvsync_generator|counter_value [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\_hvsync_generator|Add0~49 ),
	.combout(\_hvsync_generator|Add0~50_combout ),
	.cout(\_hvsync_generator|Add0~51 ));
// synopsys translate_off
defparam \_hvsync_generator|Add0~50 .lut_mask = 16'h3C3F;
defparam \_hvsync_generator|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y9_N19
dffeas \_hvsync_generator|counter_value[25] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_hvsync_generator|Add0~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|counter_value [25]),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|counter_value[25] .is_wysiwyg = "true";
defparam \_hvsync_generator|counter_value[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N20
cycloneive_lcell_comb \_hvsync_generator|Add0~52 (
// Equation(s):
// \_hvsync_generator|Add0~52_combout  = (\_hvsync_generator|counter_value [26] & (\_hvsync_generator|Add0~51  $ (GND))) # (!\_hvsync_generator|counter_value [26] & (!\_hvsync_generator|Add0~51  & VCC))
// \_hvsync_generator|Add0~53  = CARRY((\_hvsync_generator|counter_value [26] & !\_hvsync_generator|Add0~51 ))

	.dataa(gnd),
	.datab(\_hvsync_generator|counter_value [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\_hvsync_generator|Add0~51 ),
	.combout(\_hvsync_generator|Add0~52_combout ),
	.cout(\_hvsync_generator|Add0~53 ));
// synopsys translate_off
defparam \_hvsync_generator|Add0~52 .lut_mask = 16'hC30C;
defparam \_hvsync_generator|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y9_N21
dffeas \_hvsync_generator|counter_value[26] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_hvsync_generator|Add0~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|counter_value [26]),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|counter_value[26] .is_wysiwyg = "true";
defparam \_hvsync_generator|counter_value[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N22
cycloneive_lcell_comb \_hvsync_generator|Add0~54 (
// Equation(s):
// \_hvsync_generator|Add0~54_combout  = (\_hvsync_generator|counter_value [27] & (!\_hvsync_generator|Add0~53 )) # (!\_hvsync_generator|counter_value [27] & ((\_hvsync_generator|Add0~53 ) # (GND)))
// \_hvsync_generator|Add0~55  = CARRY((!\_hvsync_generator|Add0~53 ) # (!\_hvsync_generator|counter_value [27]))

	.dataa(\_hvsync_generator|counter_value [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\_hvsync_generator|Add0~53 ),
	.combout(\_hvsync_generator|Add0~54_combout ),
	.cout(\_hvsync_generator|Add0~55 ));
// synopsys translate_off
defparam \_hvsync_generator|Add0~54 .lut_mask = 16'h5A5F;
defparam \_hvsync_generator|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y9_N23
dffeas \_hvsync_generator|counter_value[27] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_hvsync_generator|Add0~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|counter_value [27]),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|counter_value[27] .is_wysiwyg = "true";
defparam \_hvsync_generator|counter_value[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N24
cycloneive_lcell_comb \_hvsync_generator|Add0~56 (
// Equation(s):
// \_hvsync_generator|Add0~56_combout  = (\_hvsync_generator|counter_value [28] & (\_hvsync_generator|Add0~55  $ (GND))) # (!\_hvsync_generator|counter_value [28] & (!\_hvsync_generator|Add0~55  & VCC))
// \_hvsync_generator|Add0~57  = CARRY((\_hvsync_generator|counter_value [28] & !\_hvsync_generator|Add0~55 ))

	.dataa(gnd),
	.datab(\_hvsync_generator|counter_value [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\_hvsync_generator|Add0~55 ),
	.combout(\_hvsync_generator|Add0~56_combout ),
	.cout(\_hvsync_generator|Add0~57 ));
// synopsys translate_off
defparam \_hvsync_generator|Add0~56 .lut_mask = 16'hC30C;
defparam \_hvsync_generator|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y9_N25
dffeas \_hvsync_generator|counter_value[28] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_hvsync_generator|Add0~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|counter_value [28]),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|counter_value[28] .is_wysiwyg = "true";
defparam \_hvsync_generator|counter_value[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N26
cycloneive_lcell_comb \_hvsync_generator|Add0~58 (
// Equation(s):
// \_hvsync_generator|Add0~58_combout  = (\_hvsync_generator|counter_value [29] & (!\_hvsync_generator|Add0~57 )) # (!\_hvsync_generator|counter_value [29] & ((\_hvsync_generator|Add0~57 ) # (GND)))
// \_hvsync_generator|Add0~59  = CARRY((!\_hvsync_generator|Add0~57 ) # (!\_hvsync_generator|counter_value [29]))

	.dataa(\_hvsync_generator|counter_value [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\_hvsync_generator|Add0~57 ),
	.combout(\_hvsync_generator|Add0~58_combout ),
	.cout(\_hvsync_generator|Add0~59 ));
// synopsys translate_off
defparam \_hvsync_generator|Add0~58 .lut_mask = 16'h5A5F;
defparam \_hvsync_generator|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y9_N27
dffeas \_hvsync_generator|counter_value[29] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_hvsync_generator|Add0~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|counter_value [29]),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|counter_value[29] .is_wysiwyg = "true";
defparam \_hvsync_generator|counter_value[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N28
cycloneive_lcell_comb \_hvsync_generator|Add0~60 (
// Equation(s):
// \_hvsync_generator|Add0~60_combout  = (\_hvsync_generator|counter_value [30] & (\_hvsync_generator|Add0~59  $ (GND))) # (!\_hvsync_generator|counter_value [30] & (!\_hvsync_generator|Add0~59  & VCC))
// \_hvsync_generator|Add0~61  = CARRY((\_hvsync_generator|counter_value [30] & !\_hvsync_generator|Add0~59 ))

	.dataa(gnd),
	.datab(\_hvsync_generator|counter_value [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\_hvsync_generator|Add0~59 ),
	.combout(\_hvsync_generator|Add0~60_combout ),
	.cout(\_hvsync_generator|Add0~61 ));
// synopsys translate_off
defparam \_hvsync_generator|Add0~60 .lut_mask = 16'hC30C;
defparam \_hvsync_generator|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y9_N29
dffeas \_hvsync_generator|counter_value[30] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_hvsync_generator|Add0~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|counter_value [30]),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|counter_value[30] .is_wysiwyg = "true";
defparam \_hvsync_generator|counter_value[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y9_N30
cycloneive_lcell_comb \_hvsync_generator|Add0~62 (
// Equation(s):
// \_hvsync_generator|Add0~62_combout  = \_hvsync_generator|counter_value [31] $ (\_hvsync_generator|Add0~61 )

	.dataa(\_hvsync_generator|counter_value [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\_hvsync_generator|Add0~61 ),
	.combout(\_hvsync_generator|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \_hvsync_generator|Add0~62 .lut_mask = 16'h5A5A;
defparam \_hvsync_generator|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y9_N31
dffeas \_hvsync_generator|counter_value[31] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_hvsync_generator|Add0~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|counter_value [31]),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|counter_value[31] .is_wysiwyg = "true";
defparam \_hvsync_generator|counter_value[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y9_N2
cycloneive_lcell_comb \_hvsync_generator|Equal0~8 (
// Equation(s):
// \_hvsync_generator|Equal0~8_combout  = (!\_hvsync_generator|counter_value [30] & (!\_hvsync_generator|counter_value [28] & (!\_hvsync_generator|counter_value [29] & !\_hvsync_generator|counter_value [31])))

	.dataa(\_hvsync_generator|counter_value [30]),
	.datab(\_hvsync_generator|counter_value [28]),
	.datac(\_hvsync_generator|counter_value [29]),
	.datad(\_hvsync_generator|counter_value [31]),
	.cin(gnd),
	.combout(\_hvsync_generator|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \_hvsync_generator|Equal0~8 .lut_mask = 16'h0001;
defparam \_hvsync_generator|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y9_N8
cycloneive_lcell_comb \_hvsync_generator|Equal0~7 (
// Equation(s):
// \_hvsync_generator|Equal0~7_combout  = (!\_hvsync_generator|counter_value [24] & (!\_hvsync_generator|counter_value [27] & (!\_hvsync_generator|counter_value [26] & !\_hvsync_generator|counter_value [25])))

	.dataa(\_hvsync_generator|counter_value [24]),
	.datab(\_hvsync_generator|counter_value [27]),
	.datac(\_hvsync_generator|counter_value [26]),
	.datad(\_hvsync_generator|counter_value [25]),
	.cin(gnd),
	.combout(\_hvsync_generator|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \_hvsync_generator|Equal0~7 .lut_mask = 16'h0001;
defparam \_hvsync_generator|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y9_N10
cycloneive_lcell_comb \_hvsync_generator|Equal0~6 (
// Equation(s):
// \_hvsync_generator|Equal0~6_combout  = (!\_hvsync_generator|counter_value [22] & (!\_hvsync_generator|counter_value [21] & (!\_hvsync_generator|counter_value [20] & !\_hvsync_generator|counter_value [23])))

	.dataa(\_hvsync_generator|counter_value [22]),
	.datab(\_hvsync_generator|counter_value [21]),
	.datac(\_hvsync_generator|counter_value [20]),
	.datad(\_hvsync_generator|counter_value [23]),
	.cin(gnd),
	.combout(\_hvsync_generator|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \_hvsync_generator|Equal0~6 .lut_mask = 16'h0001;
defparam \_hvsync_generator|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y9_N0
cycloneive_lcell_comb \_hvsync_generator|Equal0~9 (
// Equation(s):
// \_hvsync_generator|Equal0~9_combout  = (\_hvsync_generator|Equal0~5_combout  & (\_hvsync_generator|Equal0~8_combout  & (\_hvsync_generator|Equal0~7_combout  & \_hvsync_generator|Equal0~6_combout )))

	.dataa(\_hvsync_generator|Equal0~5_combout ),
	.datab(\_hvsync_generator|Equal0~8_combout ),
	.datac(\_hvsync_generator|Equal0~7_combout ),
	.datad(\_hvsync_generator|Equal0~6_combout ),
	.cin(gnd),
	.combout(\_hvsync_generator|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \_hvsync_generator|Equal0~9 .lut_mask = 16'h8000;
defparam \_hvsync_generator|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N0
cycloneive_lcell_comb \_hvsync_generator|counter_value~0 (
// Equation(s):
// \_hvsync_generator|counter_value~0_combout  = (\_hvsync_generator|Add0~0_combout  & ((!\_hvsync_generator|Equal0~9_combout ) # (!\_hvsync_generator|Equal0~4_combout )))

	.dataa(\_hvsync_generator|Equal0~4_combout ),
	.datab(gnd),
	.datac(\_hvsync_generator|Add0~0_combout ),
	.datad(\_hvsync_generator|Equal0~9_combout ),
	.cin(gnd),
	.combout(\_hvsync_generator|counter_value~0_combout ),
	.cout());
// synopsys translate_off
defparam \_hvsync_generator|counter_value~0 .lut_mask = 16'h50F0;
defparam \_hvsync_generator|counter_value~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y10_N1
dffeas \_hvsync_generator|counter_value[0] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_hvsync_generator|counter_value~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|counter_value [0]),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|counter_value[0] .is_wysiwyg = "true";
defparam \_hvsync_generator|counter_value[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N2
cycloneive_lcell_comb \_hvsync_generator|Add0~2 (
// Equation(s):
// \_hvsync_generator|Add0~2_combout  = (\_hvsync_generator|counter_value [1] & (!\_hvsync_generator|Add0~1 )) # (!\_hvsync_generator|counter_value [1] & ((\_hvsync_generator|Add0~1 ) # (GND)))
// \_hvsync_generator|Add0~3  = CARRY((!\_hvsync_generator|Add0~1 ) # (!\_hvsync_generator|counter_value [1]))

	.dataa(gnd),
	.datab(\_hvsync_generator|counter_value [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\_hvsync_generator|Add0~1 ),
	.combout(\_hvsync_generator|Add0~2_combout ),
	.cout(\_hvsync_generator|Add0~3 ));
// synopsys translate_off
defparam \_hvsync_generator|Add0~2 .lut_mask = 16'h3C3F;
defparam \_hvsync_generator|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y10_N3
dffeas \_hvsync_generator|counter_value[1] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_hvsync_generator|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|counter_value [1]),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|counter_value[1] .is_wysiwyg = "true";
defparam \_hvsync_generator|counter_value[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N4
cycloneive_lcell_comb \_hvsync_generator|Add0~4 (
// Equation(s):
// \_hvsync_generator|Add0~4_combout  = (\_hvsync_generator|counter_value [2] & (\_hvsync_generator|Add0~3  $ (GND))) # (!\_hvsync_generator|counter_value [2] & (!\_hvsync_generator|Add0~3  & VCC))
// \_hvsync_generator|Add0~5  = CARRY((\_hvsync_generator|counter_value [2] & !\_hvsync_generator|Add0~3 ))

	.dataa(gnd),
	.datab(\_hvsync_generator|counter_value [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\_hvsync_generator|Add0~3 ),
	.combout(\_hvsync_generator|Add0~4_combout ),
	.cout(\_hvsync_generator|Add0~5 ));
// synopsys translate_off
defparam \_hvsync_generator|Add0~4 .lut_mask = 16'hC30C;
defparam \_hvsync_generator|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y10_N5
dffeas \_hvsync_generator|counter_value[2] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_hvsync_generator|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|counter_value [2]),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|counter_value[2] .is_wysiwyg = "true";
defparam \_hvsync_generator|counter_value[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y10_N6
cycloneive_lcell_comb \_hvsync_generator|Add0~6 (
// Equation(s):
// \_hvsync_generator|Add0~6_combout  = (\_hvsync_generator|counter_value [3] & (!\_hvsync_generator|Add0~5 )) # (!\_hvsync_generator|counter_value [3] & ((\_hvsync_generator|Add0~5 ) # (GND)))
// \_hvsync_generator|Add0~7  = CARRY((!\_hvsync_generator|Add0~5 ) # (!\_hvsync_generator|counter_value [3]))

	.dataa(\_hvsync_generator|counter_value [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\_hvsync_generator|Add0~5 ),
	.combout(\_hvsync_generator|Add0~6_combout ),
	.cout(\_hvsync_generator|Add0~7 ));
// synopsys translate_off
defparam \_hvsync_generator|Add0~6 .lut_mask = 16'h5A5F;
defparam \_hvsync_generator|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X32_Y10_N7
dffeas \_hvsync_generator|counter_value[3] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_hvsync_generator|Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|counter_value [3]),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|counter_value[3] .is_wysiwyg = "true";
defparam \_hvsync_generator|counter_value[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y10_N9
dffeas \_hvsync_generator|counter_value[4] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_hvsync_generator|Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|counter_value [4]),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|counter_value[4] .is_wysiwyg = "true";
defparam \_hvsync_generator|counter_value[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N12
cycloneive_lcell_comb \_hvsync_generator|Equal0~1 (
// Equation(s):
// \_hvsync_generator|Equal0~1_combout  = (!\_hvsync_generator|counter_value [4] & (!\_hvsync_generator|counter_value [7] & (!\_hvsync_generator|counter_value [6] & !\_hvsync_generator|counter_value [5])))

	.dataa(\_hvsync_generator|counter_value [4]),
	.datab(\_hvsync_generator|counter_value [7]),
	.datac(\_hvsync_generator|counter_value [6]),
	.datad(\_hvsync_generator|counter_value [5]),
	.cin(gnd),
	.combout(\_hvsync_generator|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \_hvsync_generator|Equal0~1 .lut_mask = 16'h0001;
defparam \_hvsync_generator|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N4
cycloneive_lcell_comb \_hvsync_generator|Equal0~2 (
// Equation(s):
// \_hvsync_generator|Equal0~2_combout  = (!\_hvsync_generator|counter_value [8] & (!\_hvsync_generator|counter_value [10] & (!\_hvsync_generator|counter_value [11] & !\_hvsync_generator|counter_value [9])))

	.dataa(\_hvsync_generator|counter_value [8]),
	.datab(\_hvsync_generator|counter_value [10]),
	.datac(\_hvsync_generator|counter_value [11]),
	.datad(\_hvsync_generator|counter_value [9]),
	.cin(gnd),
	.combout(\_hvsync_generator|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \_hvsync_generator|Equal0~2 .lut_mask = 16'h0001;
defparam \_hvsync_generator|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N22
cycloneive_lcell_comb \_hvsync_generator|Equal0~3 (
// Equation(s):
// \_hvsync_generator|Equal0~3_combout  = (!\_hvsync_generator|counter_value [15] & (!\_hvsync_generator|counter_value [14] & (!\_hvsync_generator|counter_value [13] & !\_hvsync_generator|counter_value [12])))

	.dataa(\_hvsync_generator|counter_value [15]),
	.datab(\_hvsync_generator|counter_value [14]),
	.datac(\_hvsync_generator|counter_value [13]),
	.datad(\_hvsync_generator|counter_value [12]),
	.cin(gnd),
	.combout(\_hvsync_generator|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \_hvsync_generator|Equal0~3 .lut_mask = 16'h0001;
defparam \_hvsync_generator|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N18
cycloneive_lcell_comb \_hvsync_generator|Equal0~0 (
// Equation(s):
// \_hvsync_generator|Equal0~0_combout  = (!\_hvsync_generator|counter_value [0] & (!\_hvsync_generator|counter_value [2] & (!\_hvsync_generator|counter_value [3] & !\_hvsync_generator|counter_value [1])))

	.dataa(\_hvsync_generator|counter_value [0]),
	.datab(\_hvsync_generator|counter_value [2]),
	.datac(\_hvsync_generator|counter_value [3]),
	.datad(\_hvsync_generator|counter_value [1]),
	.cin(gnd),
	.combout(\_hvsync_generator|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \_hvsync_generator|Equal0~0 .lut_mask = 16'h0001;
defparam \_hvsync_generator|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N10
cycloneive_lcell_comb \_hvsync_generator|Equal0~4 (
// Equation(s):
// \_hvsync_generator|Equal0~4_combout  = (\_hvsync_generator|Equal0~1_combout  & (\_hvsync_generator|Equal0~2_combout  & (\_hvsync_generator|Equal0~3_combout  & \_hvsync_generator|Equal0~0_combout )))

	.dataa(\_hvsync_generator|Equal0~1_combout ),
	.datab(\_hvsync_generator|Equal0~2_combout ),
	.datac(\_hvsync_generator|Equal0~3_combout ),
	.datad(\_hvsync_generator|Equal0~0_combout ),
	.cin(gnd),
	.combout(\_hvsync_generator|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \_hvsync_generator|Equal0~4 .lut_mask = 16'h8000;
defparam \_hvsync_generator|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N8
cycloneive_lcell_comb \_hvsync_generator|pixel_clk~0 (
// Equation(s):
// \_hvsync_generator|pixel_clk~0_combout  = \_hvsync_generator|pixel_clk~q  $ (((\_hvsync_generator|Equal0~4_combout  & \_hvsync_generator|Equal0~9_combout )))

	.dataa(\_hvsync_generator|Equal0~4_combout ),
	.datab(gnd),
	.datac(\_hvsync_generator|pixel_clk~q ),
	.datad(\_hvsync_generator|Equal0~9_combout ),
	.cin(gnd),
	.combout(\_hvsync_generator|pixel_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \_hvsync_generator|pixel_clk~0 .lut_mask = 16'h5AF0;
defparam \_hvsync_generator|pixel_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y10_N2
cycloneive_lcell_comb \_hvsync_generator|pixel_clk~feeder (
// Equation(s):
// \_hvsync_generator|pixel_clk~feeder_combout  = \_hvsync_generator|pixel_clk~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_hvsync_generator|pixel_clk~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_hvsync_generator|pixel_clk~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_hvsync_generator|pixel_clk~feeder .lut_mask = 16'hF0F0;
defparam \_hvsync_generator|pixel_clk~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y10_N3
dffeas \_hvsync_generator|pixel_clk (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_hvsync_generator|pixel_clk~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|pixel_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|pixel_clk .is_wysiwyg = "true";
defparam \_hvsync_generator|pixel_clk .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneive_clkctrl \_hvsync_generator|pixel_clk~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\_hvsync_generator|pixel_clk~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\_hvsync_generator|pixel_clk~clkctrl_outclk ));
// synopsys translate_off
defparam \_hvsync_generator|pixel_clk~clkctrl .clock_type = "global clock";
defparam \_hvsync_generator|pixel_clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N2
cycloneive_lcell_comb \_hvsync_generator|Add2~0 (
// Equation(s):
// \_hvsync_generator|Add2~0_combout  = \_hvsync_generator|CounterY [0] $ (VCC)
// \_hvsync_generator|Add2~1  = CARRY(\_hvsync_generator|CounterY [0])

	.dataa(gnd),
	.datab(\_hvsync_generator|CounterY [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\_hvsync_generator|Add2~0_combout ),
	.cout(\_hvsync_generator|Add2~1 ));
// synopsys translate_off
defparam \_hvsync_generator|Add2~0 .lut_mask = 16'h33CC;
defparam \_hvsync_generator|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N0
cycloneive_lcell_comb \_hvsync_generator|Add1~0 (
// Equation(s):
// \_hvsync_generator|Add1~0_combout  = \_hvsync_generator|CounterX [0] $ (VCC)
// \_hvsync_generator|Add1~1  = CARRY(\_hvsync_generator|CounterX [0])

	.dataa(\_hvsync_generator|CounterX [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\_hvsync_generator|Add1~0_combout ),
	.cout(\_hvsync_generator|Add1~1 ));
// synopsys translate_off
defparam \_hvsync_generator|Add1~0 .lut_mask = 16'h55AA;
defparam \_hvsync_generator|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N30
cycloneive_lcell_comb \_hvsync_generator|CounterX~2 (
// Equation(s):
// \_hvsync_generator|CounterX~2_combout  = (!\_hvsync_generator|Equal1~2_combout  & \_hvsync_generator|Add1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\_hvsync_generator|Equal1~2_combout ),
	.datad(\_hvsync_generator|Add1~0_combout ),
	.cin(gnd),
	.combout(\_hvsync_generator|CounterX~2_combout ),
	.cout());
// synopsys translate_off
defparam \_hvsync_generator|CounterX~2 .lut_mask = 16'h0F00;
defparam \_hvsync_generator|CounterX~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N31
dffeas \_hvsync_generator|CounterX[0] (
	.clk(\_hvsync_generator|pixel_clk~clkctrl_outclk ),
	.d(\_hvsync_generator|CounterX~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|CounterX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|CounterX[0] .is_wysiwyg = "true";
defparam \_hvsync_generator|CounterX[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N2
cycloneive_lcell_comb \_hvsync_generator|Add1~2 (
// Equation(s):
// \_hvsync_generator|Add1~2_combout  = (\_hvsync_generator|CounterX [1] & (!\_hvsync_generator|Add1~1 )) # (!\_hvsync_generator|CounterX [1] & ((\_hvsync_generator|Add1~1 ) # (GND)))
// \_hvsync_generator|Add1~3  = CARRY((!\_hvsync_generator|Add1~1 ) # (!\_hvsync_generator|CounterX [1]))

	.dataa(gnd),
	.datab(\_hvsync_generator|CounterX [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\_hvsync_generator|Add1~1 ),
	.combout(\_hvsync_generator|Add1~2_combout ),
	.cout(\_hvsync_generator|Add1~3 ));
// synopsys translate_off
defparam \_hvsync_generator|Add1~2 .lut_mask = 16'h3C3F;
defparam \_hvsync_generator|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y10_N3
dffeas \_hvsync_generator|CounterX[1] (
	.clk(\_hvsync_generator|pixel_clk~clkctrl_outclk ),
	.d(\_hvsync_generator|Add1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|CounterX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|CounterX[1] .is_wysiwyg = "true";
defparam \_hvsync_generator|CounterX[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N4
cycloneive_lcell_comb \_hvsync_generator|Add1~4 (
// Equation(s):
// \_hvsync_generator|Add1~4_combout  = (\_hvsync_generator|CounterX [2] & (\_hvsync_generator|Add1~3  $ (GND))) # (!\_hvsync_generator|CounterX [2] & (!\_hvsync_generator|Add1~3  & VCC))
// \_hvsync_generator|Add1~5  = CARRY((\_hvsync_generator|CounterX [2] & !\_hvsync_generator|Add1~3 ))

	.dataa(gnd),
	.datab(\_hvsync_generator|CounterX [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\_hvsync_generator|Add1~3 ),
	.combout(\_hvsync_generator|Add1~4_combout ),
	.cout(\_hvsync_generator|Add1~5 ));
// synopsys translate_off
defparam \_hvsync_generator|Add1~4 .lut_mask = 16'hC30C;
defparam \_hvsync_generator|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y10_N5
dffeas \_hvsync_generator|CounterX[2] (
	.clk(\_hvsync_generator|pixel_clk~clkctrl_outclk ),
	.d(\_hvsync_generator|Add1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|CounterX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|CounterX[2] .is_wysiwyg = "true";
defparam \_hvsync_generator|CounterX[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N6
cycloneive_lcell_comb \_hvsync_generator|Add1~6 (
// Equation(s):
// \_hvsync_generator|Add1~6_combout  = (\_hvsync_generator|CounterX [3] & (!\_hvsync_generator|Add1~5 )) # (!\_hvsync_generator|CounterX [3] & ((\_hvsync_generator|Add1~5 ) # (GND)))
// \_hvsync_generator|Add1~7  = CARRY((!\_hvsync_generator|Add1~5 ) # (!\_hvsync_generator|CounterX [3]))

	.dataa(\_hvsync_generator|CounterX [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\_hvsync_generator|Add1~5 ),
	.combout(\_hvsync_generator|Add1~6_combout ),
	.cout(\_hvsync_generator|Add1~7 ));
// synopsys translate_off
defparam \_hvsync_generator|Add1~6 .lut_mask = 16'h5A5F;
defparam \_hvsync_generator|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y10_N7
dffeas \_hvsync_generator|CounterX[3] (
	.clk(\_hvsync_generator|pixel_clk~clkctrl_outclk ),
	.d(\_hvsync_generator|Add1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|CounterX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|CounterX[3] .is_wysiwyg = "true";
defparam \_hvsync_generator|CounterX[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N8
cycloneive_lcell_comb \_hvsync_generator|Add1~8 (
// Equation(s):
// \_hvsync_generator|Add1~8_combout  = (\_hvsync_generator|CounterX [4] & (\_hvsync_generator|Add1~7  $ (GND))) # (!\_hvsync_generator|CounterX [4] & (!\_hvsync_generator|Add1~7  & VCC))
// \_hvsync_generator|Add1~9  = CARRY((\_hvsync_generator|CounterX [4] & !\_hvsync_generator|Add1~7 ))

	.dataa(gnd),
	.datab(\_hvsync_generator|CounterX [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\_hvsync_generator|Add1~7 ),
	.combout(\_hvsync_generator|Add1~8_combout ),
	.cout(\_hvsync_generator|Add1~9 ));
// synopsys translate_off
defparam \_hvsync_generator|Add1~8 .lut_mask = 16'hC30C;
defparam \_hvsync_generator|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y10_N9
dffeas \_hvsync_generator|CounterX[4] (
	.clk(\_hvsync_generator|pixel_clk~clkctrl_outclk ),
	.d(\_hvsync_generator|Add1~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|CounterX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|CounterX[4] .is_wysiwyg = "true";
defparam \_hvsync_generator|CounterX[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N10
cycloneive_lcell_comb \_hvsync_generator|Add1~10 (
// Equation(s):
// \_hvsync_generator|Add1~10_combout  = (\_hvsync_generator|CounterX [5] & (!\_hvsync_generator|Add1~9 )) # (!\_hvsync_generator|CounterX [5] & ((\_hvsync_generator|Add1~9 ) # (GND)))
// \_hvsync_generator|Add1~11  = CARRY((!\_hvsync_generator|Add1~9 ) # (!\_hvsync_generator|CounterX [5]))

	.dataa(gnd),
	.datab(\_hvsync_generator|CounterX [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\_hvsync_generator|Add1~9 ),
	.combout(\_hvsync_generator|Add1~10_combout ),
	.cout(\_hvsync_generator|Add1~11 ));
// synopsys translate_off
defparam \_hvsync_generator|Add1~10 .lut_mask = 16'h3C3F;
defparam \_hvsync_generator|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N24
cycloneive_lcell_comb \_hvsync_generator|CounterX~3 (
// Equation(s):
// \_hvsync_generator|CounterX~3_combout  = (!\_hvsync_generator|Equal1~2_combout  & \_hvsync_generator|Add1~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\_hvsync_generator|Equal1~2_combout ),
	.datad(\_hvsync_generator|Add1~10_combout ),
	.cin(gnd),
	.combout(\_hvsync_generator|CounterX~3_combout ),
	.cout());
// synopsys translate_off
defparam \_hvsync_generator|CounterX~3 .lut_mask = 16'h0F00;
defparam \_hvsync_generator|CounterX~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N25
dffeas \_hvsync_generator|CounterX[5] (
	.clk(\_hvsync_generator|pixel_clk~clkctrl_outclk ),
	.d(\_hvsync_generator|CounterX~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|CounterX [5]),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|CounterX[5] .is_wysiwyg = "true";
defparam \_hvsync_generator|CounterX[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N12
cycloneive_lcell_comb \_hvsync_generator|Add1~12 (
// Equation(s):
// \_hvsync_generator|Add1~12_combout  = (\_hvsync_generator|CounterX [6] & (\_hvsync_generator|Add1~11  $ (GND))) # (!\_hvsync_generator|CounterX [6] & (!\_hvsync_generator|Add1~11  & VCC))
// \_hvsync_generator|Add1~13  = CARRY((\_hvsync_generator|CounterX [6] & !\_hvsync_generator|Add1~11 ))

	.dataa(\_hvsync_generator|CounterX [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\_hvsync_generator|Add1~11 ),
	.combout(\_hvsync_generator|Add1~12_combout ),
	.cout(\_hvsync_generator|Add1~13 ));
// synopsys translate_off
defparam \_hvsync_generator|Add1~12 .lut_mask = 16'hA50A;
defparam \_hvsync_generator|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y10_N13
dffeas \_hvsync_generator|CounterX[6] (
	.clk(\_hvsync_generator|pixel_clk~clkctrl_outclk ),
	.d(\_hvsync_generator|Add1~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|CounterX [6]),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|CounterX[6] .is_wysiwyg = "true";
defparam \_hvsync_generator|CounterX[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N14
cycloneive_lcell_comb \_hvsync_generator|Add1~14 (
// Equation(s):
// \_hvsync_generator|Add1~14_combout  = (\_hvsync_generator|CounterX [7] & (!\_hvsync_generator|Add1~13 )) # (!\_hvsync_generator|CounterX [7] & ((\_hvsync_generator|Add1~13 ) # (GND)))
// \_hvsync_generator|Add1~15  = CARRY((!\_hvsync_generator|Add1~13 ) # (!\_hvsync_generator|CounterX [7]))

	.dataa(gnd),
	.datab(\_hvsync_generator|CounterX [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\_hvsync_generator|Add1~13 ),
	.combout(\_hvsync_generator|Add1~14_combout ),
	.cout(\_hvsync_generator|Add1~15 ));
// synopsys translate_off
defparam \_hvsync_generator|Add1~14 .lut_mask = 16'h3C3F;
defparam \_hvsync_generator|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y10_N15
dffeas \_hvsync_generator|CounterX[7] (
	.clk(\_hvsync_generator|pixel_clk~clkctrl_outclk ),
	.d(\_hvsync_generator|Add1~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|CounterX [7]),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|CounterX[7] .is_wysiwyg = "true";
defparam \_hvsync_generator|CounterX[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N16
cycloneive_lcell_comb \_hvsync_generator|Add1~16 (
// Equation(s):
// \_hvsync_generator|Add1~16_combout  = (\_hvsync_generator|CounterX [8] & (\_hvsync_generator|Add1~15  $ (GND))) # (!\_hvsync_generator|CounterX [8] & (!\_hvsync_generator|Add1~15  & VCC))
// \_hvsync_generator|Add1~17  = CARRY((\_hvsync_generator|CounterX [8] & !\_hvsync_generator|Add1~15 ))

	.dataa(gnd),
	.datab(\_hvsync_generator|CounterX [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\_hvsync_generator|Add1~15 ),
	.combout(\_hvsync_generator|Add1~16_combout ),
	.cout(\_hvsync_generator|Add1~17 ));
// synopsys translate_off
defparam \_hvsync_generator|Add1~16 .lut_mask = 16'hC30C;
defparam \_hvsync_generator|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N16
cycloneive_lcell_comb \_hvsync_generator|CounterX~0 (
// Equation(s):
// \_hvsync_generator|CounterX~0_combout  = (!\_hvsync_generator|Equal1~2_combout  & \_hvsync_generator|Add1~16_combout )

	.dataa(gnd),
	.datab(\_hvsync_generator|Equal1~2_combout ),
	.datac(\_hvsync_generator|Add1~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_hvsync_generator|CounterX~0_combout ),
	.cout());
// synopsys translate_off
defparam \_hvsync_generator|CounterX~0 .lut_mask = 16'h3030;
defparam \_hvsync_generator|CounterX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N17
dffeas \_hvsync_generator|CounterX[8] (
	.clk(\_hvsync_generator|pixel_clk~clkctrl_outclk ),
	.d(\_hvsync_generator|CounterX~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|CounterX [8]),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|CounterX[8] .is_wysiwyg = "true";
defparam \_hvsync_generator|CounterX[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N18
cycloneive_lcell_comb \_hvsync_generator|Add1~18 (
// Equation(s):
// \_hvsync_generator|Add1~18_combout  = \_hvsync_generator|Add1~17  $ (\_hvsync_generator|CounterX [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_hvsync_generator|CounterX [9]),
	.cin(\_hvsync_generator|Add1~17 ),
	.combout(\_hvsync_generator|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \_hvsync_generator|Add1~18 .lut_mask = 16'h0FF0;
defparam \_hvsync_generator|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N20
cycloneive_lcell_comb \_hvsync_generator|CounterX~1 (
// Equation(s):
// \_hvsync_generator|CounterX~1_combout  = (!\_hvsync_generator|Equal1~2_combout  & \_hvsync_generator|Add1~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\_hvsync_generator|Equal1~2_combout ),
	.datad(\_hvsync_generator|Add1~18_combout ),
	.cin(gnd),
	.combout(\_hvsync_generator|CounterX~1_combout ),
	.cout());
// synopsys translate_off
defparam \_hvsync_generator|CounterX~1 .lut_mask = 16'h0F00;
defparam \_hvsync_generator|CounterX~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N21
dffeas \_hvsync_generator|CounterX[9] (
	.clk(\_hvsync_generator|pixel_clk~clkctrl_outclk ),
	.d(\_hvsync_generator|CounterX~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|CounterX [9]),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|CounterX[9] .is_wysiwyg = "true";
defparam \_hvsync_generator|CounterX[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N8
cycloneive_lcell_comb \_hvsync_generator|Equal1~0 (
// Equation(s):
// \_hvsync_generator|Equal1~0_combout  = (!\_hvsync_generator|CounterX [2] & (!\_hvsync_generator|CounterX [3] & (!\_hvsync_generator|CounterX [0] & !\_hvsync_generator|CounterX [1])))

	.dataa(\_hvsync_generator|CounterX [2]),
	.datab(\_hvsync_generator|CounterX [3]),
	.datac(\_hvsync_generator|CounterX [0]),
	.datad(\_hvsync_generator|CounterX [1]),
	.cin(gnd),
	.combout(\_hvsync_generator|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \_hvsync_generator|Equal1~0 .lut_mask = 16'h0001;
defparam \_hvsync_generator|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N26
cycloneive_lcell_comb \_hvsync_generator|Equal1~1 (
// Equation(s):
// \_hvsync_generator|Equal1~1_combout  = (!\_hvsync_generator|CounterX [6] & (!\_hvsync_generator|CounterX [7] & (!\_hvsync_generator|CounterX [4] & \_hvsync_generator|CounterX [5])))

	.dataa(\_hvsync_generator|CounterX [6]),
	.datab(\_hvsync_generator|CounterX [7]),
	.datac(\_hvsync_generator|CounterX [4]),
	.datad(\_hvsync_generator|CounterX [5]),
	.cin(gnd),
	.combout(\_hvsync_generator|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \_hvsync_generator|Equal1~1 .lut_mask = 16'h0100;
defparam \_hvsync_generator|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N0
cycloneive_lcell_comb \_hvsync_generator|Equal1~2 (
// Equation(s):
// \_hvsync_generator|Equal1~2_combout  = (\_hvsync_generator|CounterX [9] & (\_hvsync_generator|CounterX [8] & (\_hvsync_generator|Equal1~0_combout  & \_hvsync_generator|Equal1~1_combout )))

	.dataa(\_hvsync_generator|CounterX [9]),
	.datab(\_hvsync_generator|CounterX [8]),
	.datac(\_hvsync_generator|Equal1~0_combout ),
	.datad(\_hvsync_generator|Equal1~1_combout ),
	.cin(gnd),
	.combout(\_hvsync_generator|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \_hvsync_generator|Equal1~2 .lut_mask = 16'h8000;
defparam \_hvsync_generator|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N3
dffeas \_hvsync_generator|CounterY[0] (
	.clk(\_hvsync_generator|pixel_clk~clkctrl_outclk ),
	.d(\_hvsync_generator|Add2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_hvsync_generator|Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|CounterY [0]),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|CounterY[0] .is_wysiwyg = "true";
defparam \_hvsync_generator|CounterY[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N4
cycloneive_lcell_comb \_hvsync_generator|Add2~2 (
// Equation(s):
// \_hvsync_generator|Add2~2_combout  = (\_hvsync_generator|CounterY [1] & (!\_hvsync_generator|Add2~1 )) # (!\_hvsync_generator|CounterY [1] & ((\_hvsync_generator|Add2~1 ) # (GND)))
// \_hvsync_generator|Add2~3  = CARRY((!\_hvsync_generator|Add2~1 ) # (!\_hvsync_generator|CounterY [1]))

	.dataa(\_hvsync_generator|CounterY [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\_hvsync_generator|Add2~1 ),
	.combout(\_hvsync_generator|Add2~2_combout ),
	.cout(\_hvsync_generator|Add2~3 ));
// synopsys translate_off
defparam \_hvsync_generator|Add2~2 .lut_mask = 16'h5A5F;
defparam \_hvsync_generator|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N22
cycloneive_lcell_comb \_hvsync_generator|CounterY~2 (
// Equation(s):
// \_hvsync_generator|CounterY~2_combout  = (\_hvsync_generator|Add2~2_combout  & !\_hvsync_generator|Equal2~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\_hvsync_generator|Add2~2_combout ),
	.datad(\_hvsync_generator|Equal2~2_combout ),
	.cin(gnd),
	.combout(\_hvsync_generator|CounterY~2_combout ),
	.cout());
// synopsys translate_off
defparam \_hvsync_generator|CounterY~2 .lut_mask = 16'h00F0;
defparam \_hvsync_generator|CounterY~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N23
dffeas \_hvsync_generator|CounterY[1] (
	.clk(\_hvsync_generator|pixel_clk~clkctrl_outclk ),
	.d(\_hvsync_generator|CounterY~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_hvsync_generator|Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|CounterY [1]),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|CounterY[1] .is_wysiwyg = "true";
defparam \_hvsync_generator|CounterY[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N6
cycloneive_lcell_comb \_hvsync_generator|Add2~4 (
// Equation(s):
// \_hvsync_generator|Add2~4_combout  = (\_hvsync_generator|CounterY [2] & (\_hvsync_generator|Add2~3  $ (GND))) # (!\_hvsync_generator|CounterY [2] & (!\_hvsync_generator|Add2~3  & VCC))
// \_hvsync_generator|Add2~5  = CARRY((\_hvsync_generator|CounterY [2] & !\_hvsync_generator|Add2~3 ))

	.dataa(\_hvsync_generator|CounterY [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\_hvsync_generator|Add2~3 ),
	.combout(\_hvsync_generator|Add2~4_combout ),
	.cout(\_hvsync_generator|Add2~5 ));
// synopsys translate_off
defparam \_hvsync_generator|Add2~4 .lut_mask = 16'hA50A;
defparam \_hvsync_generator|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N26
cycloneive_lcell_comb \_hvsync_generator|CounterY~0 (
// Equation(s):
// \_hvsync_generator|CounterY~0_combout  = (\_hvsync_generator|Add2~4_combout  & !\_hvsync_generator|Equal2~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\_hvsync_generator|Add2~4_combout ),
	.datad(\_hvsync_generator|Equal2~2_combout ),
	.cin(gnd),
	.combout(\_hvsync_generator|CounterY~0_combout ),
	.cout());
// synopsys translate_off
defparam \_hvsync_generator|CounterY~0 .lut_mask = 16'h00F0;
defparam \_hvsync_generator|CounterY~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N27
dffeas \_hvsync_generator|CounterY[2] (
	.clk(\_hvsync_generator|pixel_clk~clkctrl_outclk ),
	.d(\_hvsync_generator|CounterY~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_hvsync_generator|Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|CounterY [2]),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|CounterY[2] .is_wysiwyg = "true";
defparam \_hvsync_generator|CounterY[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N22
cycloneive_lcell_comb \_hvsync_generator|Equal2~1 (
// Equation(s):
// \_hvsync_generator|Equal2~1_combout  = (\_hvsync_generator|CounterY [0] & (!\_hvsync_generator|CounterY [8] & (\_hvsync_generator|CounterY [2] & \_hvsync_generator|CounterY [3])))

	.dataa(\_hvsync_generator|CounterY [0]),
	.datab(\_hvsync_generator|CounterY [8]),
	.datac(\_hvsync_generator|CounterY [2]),
	.datad(\_hvsync_generator|CounterY [3]),
	.cin(gnd),
	.combout(\_hvsync_generator|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \_hvsync_generator|Equal2~1 .lut_mask = 16'h2000;
defparam \_hvsync_generator|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N24
cycloneive_lcell_comb \_hvsync_generator|Equal2~0 (
// Equation(s):
// \_hvsync_generator|Equal2~0_combout  = (!\_hvsync_generator|CounterY [5] & (!\_hvsync_generator|CounterY [6] & (!\_hvsync_generator|CounterY [1] & !\_hvsync_generator|CounterY [4])))

	.dataa(\_hvsync_generator|CounterY [5]),
	.datab(\_hvsync_generator|CounterY [6]),
	.datac(\_hvsync_generator|CounterY [1]),
	.datad(\_hvsync_generator|CounterY [4]),
	.cin(gnd),
	.combout(\_hvsync_generator|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \_hvsync_generator|Equal2~0 .lut_mask = 16'h0001;
defparam \_hvsync_generator|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N16
cycloneive_lcell_comb \_hvsync_generator|Equal2~2 (
// Equation(s):
// \_hvsync_generator|Equal2~2_combout  = (!\_hvsync_generator|CounterY [7] & (\_hvsync_generator|CounterY [9] & (\_hvsync_generator|Equal2~1_combout  & \_hvsync_generator|Equal2~0_combout )))

	.dataa(\_hvsync_generator|CounterY [7]),
	.datab(\_hvsync_generator|CounterY [9]),
	.datac(\_hvsync_generator|Equal2~1_combout ),
	.datad(\_hvsync_generator|Equal2~0_combout ),
	.cin(gnd),
	.combout(\_hvsync_generator|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \_hvsync_generator|Equal2~2 .lut_mask = 16'h4000;
defparam \_hvsync_generator|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N8
cycloneive_lcell_comb \_hvsync_generator|Add2~6 (
// Equation(s):
// \_hvsync_generator|Add2~6_combout  = (\_hvsync_generator|CounterY [3] & (!\_hvsync_generator|Add2~5 )) # (!\_hvsync_generator|CounterY [3] & ((\_hvsync_generator|Add2~5 ) # (GND)))
// \_hvsync_generator|Add2~7  = CARRY((!\_hvsync_generator|Add2~5 ) # (!\_hvsync_generator|CounterY [3]))

	.dataa(gnd),
	.datab(\_hvsync_generator|CounterY [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\_hvsync_generator|Add2~5 ),
	.combout(\_hvsync_generator|Add2~6_combout ),
	.cout(\_hvsync_generator|Add2~7 ));
// synopsys translate_off
defparam \_hvsync_generator|Add2~6 .lut_mask = 16'h3C3F;
defparam \_hvsync_generator|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N28
cycloneive_lcell_comb \_hvsync_generator|CounterY~1 (
// Equation(s):
// \_hvsync_generator|CounterY~1_combout  = (!\_hvsync_generator|Equal2~2_combout  & \_hvsync_generator|Add2~6_combout )

	.dataa(gnd),
	.datab(\_hvsync_generator|Equal2~2_combout ),
	.datac(gnd),
	.datad(\_hvsync_generator|Add2~6_combout ),
	.cin(gnd),
	.combout(\_hvsync_generator|CounterY~1_combout ),
	.cout());
// synopsys translate_off
defparam \_hvsync_generator|CounterY~1 .lut_mask = 16'h3300;
defparam \_hvsync_generator|CounterY~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N29
dffeas \_hvsync_generator|CounterY[3] (
	.clk(\_hvsync_generator|pixel_clk~clkctrl_outclk ),
	.d(\_hvsync_generator|CounterY~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_hvsync_generator|Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|CounterY [3]),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|CounterY[3] .is_wysiwyg = "true";
defparam \_hvsync_generator|CounterY[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N10
cycloneive_lcell_comb \_hvsync_generator|Add2~8 (
// Equation(s):
// \_hvsync_generator|Add2~8_combout  = (\_hvsync_generator|CounterY [4] & (\_hvsync_generator|Add2~7  $ (GND))) # (!\_hvsync_generator|CounterY [4] & (!\_hvsync_generator|Add2~7  & VCC))
// \_hvsync_generator|Add2~9  = CARRY((\_hvsync_generator|CounterY [4] & !\_hvsync_generator|Add2~7 ))

	.dataa(\_hvsync_generator|CounterY [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\_hvsync_generator|Add2~7 ),
	.combout(\_hvsync_generator|Add2~8_combout ),
	.cout(\_hvsync_generator|Add2~9 ));
// synopsys translate_off
defparam \_hvsync_generator|Add2~8 .lut_mask = 16'hA50A;
defparam \_hvsync_generator|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y10_N11
dffeas \_hvsync_generator|CounterY[4] (
	.clk(\_hvsync_generator|pixel_clk~clkctrl_outclk ),
	.d(\_hvsync_generator|Add2~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_hvsync_generator|Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|CounterY [4]),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|CounterY[4] .is_wysiwyg = "true";
defparam \_hvsync_generator|CounterY[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N12
cycloneive_lcell_comb \_hvsync_generator|Add2~10 (
// Equation(s):
// \_hvsync_generator|Add2~10_combout  = (\_hvsync_generator|CounterY [5] & (!\_hvsync_generator|Add2~9 )) # (!\_hvsync_generator|CounterY [5] & ((\_hvsync_generator|Add2~9 ) # (GND)))
// \_hvsync_generator|Add2~11  = CARRY((!\_hvsync_generator|Add2~9 ) # (!\_hvsync_generator|CounterY [5]))

	.dataa(\_hvsync_generator|CounterY [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\_hvsync_generator|Add2~9 ),
	.combout(\_hvsync_generator|Add2~10_combout ),
	.cout(\_hvsync_generator|Add2~11 ));
// synopsys translate_off
defparam \_hvsync_generator|Add2~10 .lut_mask = 16'h5A5F;
defparam \_hvsync_generator|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y10_N13
dffeas \_hvsync_generator|CounterY[5] (
	.clk(\_hvsync_generator|pixel_clk~clkctrl_outclk ),
	.d(\_hvsync_generator|Add2~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_hvsync_generator|Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|CounterY [5]),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|CounterY[5] .is_wysiwyg = "true";
defparam \_hvsync_generator|CounterY[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N14
cycloneive_lcell_comb \_hvsync_generator|Add2~12 (
// Equation(s):
// \_hvsync_generator|Add2~12_combout  = (\_hvsync_generator|CounterY [6] & (\_hvsync_generator|Add2~11  $ (GND))) # (!\_hvsync_generator|CounterY [6] & (!\_hvsync_generator|Add2~11  & VCC))
// \_hvsync_generator|Add2~13  = CARRY((\_hvsync_generator|CounterY [6] & !\_hvsync_generator|Add2~11 ))

	.dataa(gnd),
	.datab(\_hvsync_generator|CounterY [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\_hvsync_generator|Add2~11 ),
	.combout(\_hvsync_generator|Add2~12_combout ),
	.cout(\_hvsync_generator|Add2~13 ));
// synopsys translate_off
defparam \_hvsync_generator|Add2~12 .lut_mask = 16'hC30C;
defparam \_hvsync_generator|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y10_N15
dffeas \_hvsync_generator|CounterY[6] (
	.clk(\_hvsync_generator|pixel_clk~clkctrl_outclk ),
	.d(\_hvsync_generator|Add2~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_hvsync_generator|Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|CounterY [6]),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|CounterY[6] .is_wysiwyg = "true";
defparam \_hvsync_generator|CounterY[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N16
cycloneive_lcell_comb \_hvsync_generator|Add2~14 (
// Equation(s):
// \_hvsync_generator|Add2~14_combout  = (\_hvsync_generator|CounterY [7] & (!\_hvsync_generator|Add2~13 )) # (!\_hvsync_generator|CounterY [7] & ((\_hvsync_generator|Add2~13 ) # (GND)))
// \_hvsync_generator|Add2~15  = CARRY((!\_hvsync_generator|Add2~13 ) # (!\_hvsync_generator|CounterY [7]))

	.dataa(gnd),
	.datab(\_hvsync_generator|CounterY [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\_hvsync_generator|Add2~13 ),
	.combout(\_hvsync_generator|Add2~14_combout ),
	.cout(\_hvsync_generator|Add2~15 ));
// synopsys translate_off
defparam \_hvsync_generator|Add2~14 .lut_mask = 16'h3C3F;
defparam \_hvsync_generator|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y10_N17
dffeas \_hvsync_generator|CounterY[7] (
	.clk(\_hvsync_generator|pixel_clk~clkctrl_outclk ),
	.d(\_hvsync_generator|Add2~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_hvsync_generator|Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|CounterY [7]),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|CounterY[7] .is_wysiwyg = "true";
defparam \_hvsync_generator|CounterY[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N18
cycloneive_lcell_comb \_hvsync_generator|Add2~16 (
// Equation(s):
// \_hvsync_generator|Add2~16_combout  = (\_hvsync_generator|CounterY [8] & (\_hvsync_generator|Add2~15  $ (GND))) # (!\_hvsync_generator|CounterY [8] & (!\_hvsync_generator|Add2~15  & VCC))
// \_hvsync_generator|Add2~17  = CARRY((\_hvsync_generator|CounterY [8] & !\_hvsync_generator|Add2~15 ))

	.dataa(\_hvsync_generator|CounterY [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\_hvsync_generator|Add2~15 ),
	.combout(\_hvsync_generator|Add2~16_combout ),
	.cout(\_hvsync_generator|Add2~17 ));
// synopsys translate_off
defparam \_hvsync_generator|Add2~16 .lut_mask = 16'hA50A;
defparam \_hvsync_generator|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y10_N19
dffeas \_hvsync_generator|CounterY[8] (
	.clk(\_hvsync_generator|pixel_clk~clkctrl_outclk ),
	.d(\_hvsync_generator|Add2~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_hvsync_generator|Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|CounterY [8]),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|CounterY[8] .is_wysiwyg = "true";
defparam \_hvsync_generator|CounterY[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N20
cycloneive_lcell_comb \_hvsync_generator|Add2~18 (
// Equation(s):
// \_hvsync_generator|Add2~18_combout  = \_hvsync_generator|CounterY [9] $ (\_hvsync_generator|Add2~17 )

	.dataa(\_hvsync_generator|CounterY [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\_hvsync_generator|Add2~17 ),
	.combout(\_hvsync_generator|Add2~18_combout ),
	.cout());
// synopsys translate_off
defparam \_hvsync_generator|Add2~18 .lut_mask = 16'h5A5A;
defparam \_hvsync_generator|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N26
cycloneive_lcell_comb \_hvsync_generator|CounterY~3 (
// Equation(s):
// \_hvsync_generator|CounterY~3_combout  = (\_hvsync_generator|Add2~18_combout  & !\_hvsync_generator|Equal2~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\_hvsync_generator|Add2~18_combout ),
	.datad(\_hvsync_generator|Equal2~2_combout ),
	.cin(gnd),
	.combout(\_hvsync_generator|CounterY~3_combout ),
	.cout());
// synopsys translate_off
defparam \_hvsync_generator|CounterY~3 .lut_mask = 16'h00F0;
defparam \_hvsync_generator|CounterY~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N27
dffeas \_hvsync_generator|CounterY[9] (
	.clk(\_hvsync_generator|pixel_clk~clkctrl_outclk ),
	.d(\_hvsync_generator|CounterY~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_hvsync_generator|Equal1~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|CounterY [9]),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|CounterY[9] .is_wysiwyg = "true";
defparam \_hvsync_generator|CounterY[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N12
cycloneive_lcell_comb \always0~0 (
// Equation(s):
// \always0~0_combout  = (!\cpu_clk~q  & ((\_hvsync_generator|CounterY [9]) # (\_hvsync_generator|CounterY [8])))

	.dataa(\cpu_clk~q ),
	.datab(gnd),
	.datac(\_hvsync_generator|CounterY [9]),
	.datad(\_hvsync_generator|CounterY [8]),
	.cin(gnd),
	.combout(\always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \always0~0 .lut_mask = 16'h5550;
defparam \always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N10
cycloneive_lcell_comb \cpu_clk~feeder (
// Equation(s):
// \cpu_clk~feeder_combout  = \always0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\always0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_clk~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_clk~feeder .lut_mask = 16'hF0F0;
defparam \cpu_clk~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N11
dffeas cpu_clk(
	.clk(\_clk_divider|out~q ),
	.d(\cpu_clk~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam cpu_clk.is_wysiwyg = "true";
defparam cpu_clk.power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G6
cycloneive_clkctrl \cpu_clk~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\cpu_clk~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\cpu_clk~clkctrl_outclk ));
// synopsys translate_off
defparam \cpu_clk~clkctrl .clock_type = "global clock";
defparam \cpu_clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N22
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N14
cycloneive_lcell_comb \_ROM_small|memory~10 (
// Equation(s):
// \_ROM_small|memory~10_combout  = (\_CPU|_PC|pc_reg [3] & (\_CPU|_PC|pc_reg [0] $ (((\_CPU|_PC|pc_reg [2]) # (\_CPU|_PC|pc_reg [1]))))) # (!\_CPU|_PC|pc_reg [3] & ((\_CPU|_PC|pc_reg [0] & (\_CPU|_PC|pc_reg [2])) # (!\_CPU|_PC|pc_reg [0] & 
// ((\_CPU|_PC|pc_reg [1])))))

	.dataa(\_CPU|_PC|pc_reg [2]),
	.datab(\_CPU|_PC|pc_reg [1]),
	.datac(\_CPU|_PC|pc_reg [3]),
	.datad(\_CPU|_PC|pc_reg [0]),
	.cin(gnd),
	.combout(\_ROM_small|memory~10_combout ),
	.cout());
// synopsys translate_off
defparam \_ROM_small|memory~10 .lut_mask = 16'h1AEC;
defparam \_ROM_small|memory~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N15
dffeas \_ROM_small|data[1] (
	.clk(\cpu_clk~clkctrl_outclk ),
	.d(\_ROM_small|memory~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_ROM_small|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \_ROM_small|data[1] .is_wysiwyg = "true";
defparam \_ROM_small|data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N26
cycloneive_lcell_comb \_ROM_small|memory~0 (
// Equation(s):
// \_ROM_small|memory~0_combout  = (\_CPU|_PC|pc_reg [3] & ((\_CPU|_PC|pc_reg [1] $ (!\_CPU|_PC|pc_reg [0])))) # (!\_CPU|_PC|pc_reg [3] & (!\_CPU|_PC|pc_reg [2] & ((\_CPU|_PC|pc_reg [0]))))

	.dataa(\_CPU|_PC|pc_reg [2]),
	.datab(\_CPU|_PC|pc_reg [1]),
	.datac(\_CPU|_PC|pc_reg [3]),
	.datad(\_CPU|_PC|pc_reg [0]),
	.cin(gnd),
	.combout(\_ROM_small|memory~0_combout ),
	.cout());
// synopsys translate_off
defparam \_ROM_small|memory~0 .lut_mask = 16'hC530;
defparam \_ROM_small|memory~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N27
dffeas \_ROM_small|data[6] (
	.clk(\cpu_clk~clkctrl_outclk ),
	.d(\_ROM_small|memory~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_ROM_small|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \_ROM_small|data[6] .is_wysiwyg = "true";
defparam \_ROM_small|data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N20
cycloneive_lcell_comb \_ROM_small|memory~1 (
// Equation(s):
// \_ROM_small|memory~1_combout  = (\_CPU|_PC|pc_reg [0] & ((!\_CPU|_PC|pc_reg [2]))) # (!\_CPU|_PC|pc_reg [0] & (\_CPU|_PC|pc_reg [3] & \_CPU|_PC|pc_reg [2]))

	.dataa(\_CPU|_PC|pc_reg [0]),
	.datab(gnd),
	.datac(\_CPU|_PC|pc_reg [3]),
	.datad(\_CPU|_PC|pc_reg [2]),
	.cin(gnd),
	.combout(\_ROM_small|memory~1_combout ),
	.cout());
// synopsys translate_off
defparam \_ROM_small|memory~1 .lut_mask = 16'h50AA;
defparam \_ROM_small|memory~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N21
dffeas \_ROM_small|data[10] (
	.clk(\cpu_clk~clkctrl_outclk ),
	.d(\_ROM_small|memory~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_ROM_small|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \_ROM_small|data[10] .is_wysiwyg = "true";
defparam \_ROM_small|data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N4
cycloneive_lcell_comb \_ROM_small|memory~12 (
// Equation(s):
// \_ROM_small|memory~12_combout  = (\_CPU|_PC|pc_reg [1] & (\_CPU|_PC|pc_reg [0] & ((\_CPU|_PC|pc_reg [3]) # (!\_CPU|_PC|pc_reg [2])))) # (!\_CPU|_PC|pc_reg [1] & (((\_CPU|_PC|pc_reg [3] & !\_CPU|_PC|pc_reg [0]))))

	.dataa(\_CPU|_PC|pc_reg [2]),
	.datab(\_CPU|_PC|pc_reg [1]),
	.datac(\_CPU|_PC|pc_reg [3]),
	.datad(\_CPU|_PC|pc_reg [0]),
	.cin(gnd),
	.combout(\_ROM_small|memory~12_combout ),
	.cout());
// synopsys translate_off
defparam \_ROM_small|memory~12 .lut_mask = 16'hC430;
defparam \_ROM_small|memory~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N5
dffeas \_ROM_small|data[4] (
	.clk(\cpu_clk~q ),
	.d(\_ROM_small|memory~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_ROM_small|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \_ROM_small|data[4] .is_wysiwyg = "true";
defparam \_ROM_small|data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N0
cycloneive_lcell_comb \_CPU|loadD (
// Equation(s):
// \_CPU|loadD~combout  = LCELL((\_ROM_small|data [4] & \_ROM_small|data [15]))

	.dataa(gnd),
	.datab(\_ROM_small|data [4]),
	.datac(gnd),
	.datad(\_ROM_small|data [15]),
	.cin(gnd),
	.combout(\_CPU|loadD~combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|loadD .lut_mask = 16'hCC00;
defparam \_CPU|loadD .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneive_clkctrl \_CPU|loadD~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\_CPU|loadD~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\_CPU|loadD~clkctrl_outclk ));
// synopsys translate_off
defparam \_CPU|loadD~clkctrl .clock_type = "global clock";
defparam \_CPU|loadD~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N0
cycloneive_lcell_comb \_CPU|_DRegister|out[0]~feeder (
// Equation(s):
// \_CPU|_DRegister|out[0]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[0]~0_combout ),
	.cin(gnd),
	.combout(\_CPU|_DRegister|out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_DRegister|out[0]~feeder .lut_mask = 16'hFF00;
defparam \_CPU|_DRegister|out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N1
dffeas \_CPU|_DRegister|out[0] (
	.clk(\_CPU|loadD~clkctrl_outclk ),
	.d(\_CPU|_DRegister|out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_CPU|_DRegister|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \_CPU|_DRegister|out[0] .is_wysiwyg = "true";
defparam \_CPU|_DRegister|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N2
cycloneive_lcell_comb \_ROM_small|memory~2 (
// Equation(s):
// \_ROM_small|memory~2_combout  = (\_CPU|_PC|pc_reg [3] & ((\_CPU|_PC|pc_reg [1] $ (!\_CPU|_PC|pc_reg [0])))) # (!\_CPU|_PC|pc_reg [3] & ((\_CPU|_PC|pc_reg [1]) # ((\_CPU|_PC|pc_reg [2] & \_CPU|_PC|pc_reg [0]))))

	.dataa(\_CPU|_PC|pc_reg [2]),
	.datab(\_CPU|_PC|pc_reg [1]),
	.datac(\_CPU|_PC|pc_reg [3]),
	.datad(\_CPU|_PC|pc_reg [0]),
	.cin(gnd),
	.combout(\_ROM_small|memory~2_combout ),
	.cout());
// synopsys translate_off
defparam \_ROM_small|memory~2 .lut_mask = 16'hCE3C;
defparam \_ROM_small|memory~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N3
dffeas \_ROM_small|data[9] (
	.clk(\cpu_clk~clkctrl_outclk ),
	.d(\_ROM_small|memory~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_ROM_small|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \_ROM_small|data[9] .is_wysiwyg = "true";
defparam \_ROM_small|data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N10
cycloneive_lcell_comb \_ROM_small|memory~3 (
// Equation(s):
// \_ROM_small|memory~3_combout  = (\_CPU|_PC|pc_reg [1] & (((\_CPU|_PC|pc_reg [3] & !\_CPU|_PC|pc_reg [0])))) # (!\_CPU|_PC|pc_reg [1] & (\_CPU|_PC|pc_reg [0] & ((\_CPU|_PC|pc_reg [3]) # (!\_CPU|_PC|pc_reg [2]))))

	.dataa(\_CPU|_PC|pc_reg [2]),
	.datab(\_CPU|_PC|pc_reg [1]),
	.datac(\_CPU|_PC|pc_reg [3]),
	.datad(\_CPU|_PC|pc_reg [0]),
	.cin(gnd),
	.combout(\_ROM_small|memory~3_combout ),
	.cout());
// synopsys translate_off
defparam \_ROM_small|memory~3 .lut_mask = 16'h31C0;
defparam \_ROM_small|memory~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N23
dffeas \_ROM_small|data[12] (
	.clk(\cpu_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\_ROM_small|memory~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_ROM_small|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \_ROM_small|data[12] .is_wysiwyg = "true";
defparam \_ROM_small|data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N0
cycloneive_lcell_comb \_RAM_small|memory[7][0]~feeder (
// Equation(s):
// \_RAM_small|memory[7][0]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[7][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[7][0]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[7][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N26
cycloneive_lcell_comb \_hvsync_generator|vga_VS~1 (
// Equation(s):
// \_hvsync_generator|vga_VS~1_combout  = (\_hvsync_generator|CounterY [6] & (\_hvsync_generator|CounterY [8] & (\_hvsync_generator|CounterY [7] & \_hvsync_generator|CounterY [5])))

	.dataa(\_hvsync_generator|CounterY [6]),
	.datab(\_hvsync_generator|CounterY [8]),
	.datac(\_hvsync_generator|CounterY [7]),
	.datad(\_hvsync_generator|CounterY [5]),
	.cin(gnd),
	.combout(\_hvsync_generator|vga_VS~1_combout ),
	.cout());
// synopsys translate_off
defparam \_hvsync_generator|vga_VS~1 .lut_mask = 16'h8000;
defparam \_hvsync_generator|vga_VS~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N14
cycloneive_lcell_comb \_hvsync_generator|inDisplayArea~0 (
// Equation(s):
// \_hvsync_generator|inDisplayArea~0_combout  = (!\_hvsync_generator|CounterY [9] & (((!\_hvsync_generator|CounterX [7] & !\_hvsync_generator|CounterX [8])) # (!\_hvsync_generator|CounterX [9])))

	.dataa(\_hvsync_generator|CounterX [9]),
	.datab(\_hvsync_generator|CounterX [7]),
	.datac(\_hvsync_generator|CounterX [8]),
	.datad(\_hvsync_generator|CounterY [9]),
	.cin(gnd),
	.combout(\_hvsync_generator|inDisplayArea~0_combout ),
	.cout());
// synopsys translate_off
defparam \_hvsync_generator|inDisplayArea~0 .lut_mask = 16'h0057;
defparam \_hvsync_generator|inDisplayArea~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N8
cycloneive_lcell_comb \_hvsync_generator|inDisplayArea~1 (
// Equation(s):
// \_hvsync_generator|inDisplayArea~1_combout  = (!\_hvsync_generator|vga_VS~1_combout  & \_hvsync_generator|inDisplayArea~0_combout )

	.dataa(gnd),
	.datab(\_hvsync_generator|vga_VS~1_combout ),
	.datac(gnd),
	.datad(\_hvsync_generator|inDisplayArea~0_combout ),
	.cin(gnd),
	.combout(\_hvsync_generator|inDisplayArea~1_combout ),
	.cout());
// synopsys translate_off
defparam \_hvsync_generator|inDisplayArea~1 .lut_mask = 16'h3300;
defparam \_hvsync_generator|inDisplayArea~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y10_N9
dffeas \_hvsync_generator|inDisplayArea (
	.clk(\_hvsync_generator|pixel_clk~clkctrl_outclk ),
	.d(\_hvsync_generator|inDisplayArea~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|inDisplayArea~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|inDisplayArea .is_wysiwyg = "true";
defparam \_hvsync_generator|inDisplayArea .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N10
cycloneive_lcell_comb \inActiveDisplay~0 (
// Equation(s):
// \inActiveDisplay~0_combout  = (!\_hvsync_generator|CounterY [9] & (!\_hvsync_generator|CounterX [8] & (\_hvsync_generator|inDisplayArea~q  & !\_hvsync_generator|CounterY [8])))

	.dataa(\_hvsync_generator|CounterY [9]),
	.datab(\_hvsync_generator|CounterX [8]),
	.datac(\_hvsync_generator|inDisplayArea~q ),
	.datad(\_hvsync_generator|CounterY [8]),
	.cin(gnd),
	.combout(\inActiveDisplay~0_combout ),
	.cout());
// synopsys translate_off
defparam \inActiveDisplay~0 .lut_mask = 16'h0010;
defparam \inActiveDisplay~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N0
cycloneive_lcell_comb \_Mux16|out[1]~2 (
// Equation(s):
// \_Mux16|out[1]~2_combout  = (\_hvsync_generator|CounterX [9] & (\_CPU|_ARegsiter|out [1])) # (!\_hvsync_generator|CounterX [9] & ((\inActiveDisplay~0_combout  & ((\_hvsync_generator|CounterX [5]))) # (!\inActiveDisplay~0_combout  & (\_CPU|_ARegsiter|out 
// [1]))))

	.dataa(\_CPU|_ARegsiter|out [1]),
	.datab(\_hvsync_generator|CounterX [5]),
	.datac(\_hvsync_generator|CounterX [9]),
	.datad(\inActiveDisplay~0_combout ),
	.cin(gnd),
	.combout(\_Mux16|out[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \_Mux16|out[1]~2 .lut_mask = 16'hACAA;
defparam \_Mux16|out[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N14
cycloneive_lcell_comb \_Mux16|out[0]~3 (
// Equation(s):
// \_Mux16|out[0]~3_combout  = (\_hvsync_generator|CounterX [9] & (((\_CPU|_ARegsiter|out [0])))) # (!\_hvsync_generator|CounterX [9] & ((\inActiveDisplay~0_combout  & (\_hvsync_generator|CounterX [4])) # (!\inActiveDisplay~0_combout  & 
// ((\_CPU|_ARegsiter|out [0])))))

	.dataa(\_hvsync_generator|CounterX [4]),
	.datab(\_CPU|_ARegsiter|out [0]),
	.datac(\_hvsync_generator|CounterX [9]),
	.datad(\inActiveDisplay~0_combout ),
	.cin(gnd),
	.combout(\_Mux16|out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \_Mux16|out[0]~3 .lut_mask = 16'hCACC;
defparam \_Mux16|out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N22
cycloneive_lcell_comb \_ROM_small|memory~9 (
// Equation(s):
// \_ROM_small|memory~9_combout  = (\_CPU|_PC|pc_reg [0] & \_CPU|_PC|pc_reg [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_PC|pc_reg [0]),
	.datad(\_CPU|_PC|pc_reg [3]),
	.cin(gnd),
	.combout(\_ROM_small|memory~9_combout ),
	.cout());
// synopsys translate_off
defparam \_ROM_small|memory~9 .lut_mask = 16'hF000;
defparam \_ROM_small|memory~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N23
dffeas \_ROM_small|data[5] (
	.clk(\cpu_clk~q ),
	.d(\_ROM_small|memory~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_ROM_small|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \_ROM_small|data[5] .is_wysiwyg = "true";
defparam \_ROM_small|data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N31
dffeas \_CPU|_DRegister|out[1] (
	.clk(\_CPU|loadD~clkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_CPU|_DRegister|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \_CPU|_DRegister|out[1] .is_wysiwyg = "true";
defparam \_CPU|_DRegister|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N30
cycloneive_lcell_comb \_CPU|_ALU|_Mux_16_2|out[1]~1 (
// Equation(s):
// \_CPU|_ALU|_Mux_16_2|out[1]~1_combout  = \_ROM_small|data [10] $ (((!\_ROM_small|data [11] & \_CPU|_DRegister|out [1])))

	.dataa(gnd),
	.datab(\_ROM_small|data [11]),
	.datac(\_CPU|_DRegister|out [1]),
	.datad(\_ROM_small|data [10]),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux_16_2|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux_16_2|out[1]~1 .lut_mask = 16'hCF30;
defparam \_CPU|_ALU|_Mux_16_2|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N16
cycloneive_lcell_comb \_RAM_small|memory[15][1]~feeder (
// Equation(s):
// \_RAM_small|memory[15][1]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[1]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[15][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[15][1]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[15][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N2
cycloneive_lcell_comb \_Mux16|out[3]~1 (
// Equation(s):
// \_Mux16|out[3]~1_combout  = (\_hvsync_generator|CounterX [9] & (((\_CPU|_ARegsiter|out [3])))) # (!\_hvsync_generator|CounterX [9] & ((\inActiveDisplay~0_combout  & (\_hvsync_generator|CounterX [7])) # (!\inActiveDisplay~0_combout  & 
// ((\_CPU|_ARegsiter|out [3])))))

	.dataa(\_hvsync_generator|CounterX [7]),
	.datab(\_CPU|_ARegsiter|out [3]),
	.datac(\_hvsync_generator|CounterX [9]),
	.datad(\inActiveDisplay~0_combout ),
	.cin(gnd),
	.combout(\_Mux16|out[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \_Mux16|out[3]~1 .lut_mask = 16'hCACC;
defparam \_Mux16|out[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N26
cycloneive_lcell_comb \_RAM_small|Decoder0~24 (
// Equation(s):
// \_RAM_small|Decoder0~24_combout  = (\_Mux16|out[1]~2_combout  & (\_Mux16|out[3]~1_combout  & \_RAM_small|Decoder0~14_combout ))

	.dataa(\_Mux16|out[1]~2_combout ),
	.datab(\_Mux16|out[3]~1_combout ),
	.datac(gnd),
	.datad(\_RAM_small|Decoder0~14_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Decoder0~24_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Decoder0~24 .lut_mask = 16'h8800;
defparam \_RAM_small|Decoder0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N17
dffeas \_RAM_small|memory[15][1] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[15][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[15][1] .is_wysiwyg = "true";
defparam \_RAM_small|memory[15][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N26
cycloneive_lcell_comb \_RAM_small|memory[14][1]~feeder (
// Equation(s):
// \_RAM_small|memory[14][1]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[1]~2_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[14][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[14][1]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[14][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N12
cycloneive_lcell_comb \_RAM_small|memory[4][10]~feeder (
// Equation(s):
// \_RAM_small|memory[4][10]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[10]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[10]~6_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[4][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[4][10]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[4][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N12
cycloneive_lcell_comb \_RAM_small|Decoder0~18 (
// Equation(s):
// \_RAM_small|Decoder0~18_combout  = (!\_Mux16|out[1]~2_combout  & (\_RAM_small|Decoder0~7_combout  & !\_Mux16|out[3]~1_combout ))

	.dataa(gnd),
	.datab(\_Mux16|out[1]~2_combout ),
	.datac(\_RAM_small|Decoder0~7_combout ),
	.datad(\_Mux16|out[3]~1_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Decoder0~18_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Decoder0~18 .lut_mask = 16'h0030;
defparam \_RAM_small|Decoder0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N13
dffeas \_RAM_small|memory[4][10] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[4][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[4][10] .is_wysiwyg = "true";
defparam \_RAM_small|memory[4][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N6
cycloneive_lcell_comb \_RAM_small|Decoder0~20 (
// Equation(s):
// \_RAM_small|Decoder0~20_combout  = (!\_Mux16|out[1]~2_combout  & (\_RAM_small|Decoder0~7_combout  & \_Mux16|out[3]~1_combout ))

	.dataa(gnd),
	.datab(\_Mux16|out[1]~2_combout ),
	.datac(\_RAM_small|Decoder0~7_combout ),
	.datad(\_Mux16|out[3]~1_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Decoder0~20_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Decoder0~20 .lut_mask = 16'h3000;
defparam \_RAM_small|Decoder0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N31
dffeas \_RAM_small|memory[12][10] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[10]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[12][10] .is_wysiwyg = "true";
defparam \_RAM_small|memory[12][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N12
cycloneive_lcell_comb \_RAM_small|memory[8][10]~feeder (
// Equation(s):
// \_RAM_small|memory[8][10]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[10]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[10]~6_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[8][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[8][10]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[8][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N22
cycloneive_lcell_comb \_RAM_small|Decoder0~5 (
// Equation(s):
// \_RAM_small|Decoder0~5_combout  = (!\_Mux16|out[0]~3_combout  & (!\_Mux16|out[2]~0_combout  & \_RAM_small|Decoder0~4_combout ))

	.dataa(\_Mux16|out[0]~3_combout ),
	.datab(gnd),
	.datac(\_Mux16|out[2]~0_combout ),
	.datad(\_RAM_small|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Decoder0~5 .lut_mask = 16'h0500;
defparam \_RAM_small|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N10
cycloneive_lcell_comb \_RAM_small|Decoder0~19 (
// Equation(s):
// \_RAM_small|Decoder0~19_combout  = (\_Mux16|out[3]~1_combout  & (!\_Mux16|out[1]~2_combout  & \_RAM_small|Decoder0~5_combout ))

	.dataa(\_Mux16|out[3]~1_combout ),
	.datab(\_Mux16|out[1]~2_combout ),
	.datac(\_RAM_small|Decoder0~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|Decoder0~19_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Decoder0~19 .lut_mask = 16'h2020;
defparam \_RAM_small|Decoder0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N13
dffeas \_RAM_small|memory[8][10] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[8][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[8][10] .is_wysiwyg = "true";
defparam \_RAM_small|memory[8][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N0
cycloneive_lcell_comb \_RAM_small|Decoder0~6 (
// Equation(s):
// \_RAM_small|Decoder0~6_combout  = (!\_Mux16|out[3]~1_combout  & (!\_Mux16|out[1]~2_combout  & \_RAM_small|Decoder0~5_combout ))

	.dataa(\_Mux16|out[3]~1_combout ),
	.datab(\_Mux16|out[1]~2_combout ),
	.datac(gnd),
	.datad(\_RAM_small|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Decoder0~6 .lut_mask = 16'h1100;
defparam \_RAM_small|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N23
dffeas \_RAM_small|memory[0][10] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[10]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[0][10] .is_wysiwyg = "true";
defparam \_RAM_small|memory[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N22
cycloneive_lcell_comb \_RAM_small|Mux5~4 (
// Equation(s):
// \_RAM_small|Mux5~4_combout  = (\_Mux16|out[3]~1_combout  & ((\_RAM_small|memory[8][10]~q ) # ((\_Mux16|out[2]~0_combout )))) # (!\_Mux16|out[3]~1_combout  & (((\_RAM_small|memory[0][10]~q  & !\_Mux16|out[2]~0_combout ))))

	.dataa(\_Mux16|out[3]~1_combout ),
	.datab(\_RAM_small|memory[8][10]~q ),
	.datac(\_RAM_small|memory[0][10]~q ),
	.datad(\_Mux16|out[2]~0_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux5~4 .lut_mask = 16'hAAD8;
defparam \_RAM_small|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N30
cycloneive_lcell_comb \_RAM_small|Mux5~5 (
// Equation(s):
// \_RAM_small|Mux5~5_combout  = (\_Mux16|out[2]~0_combout  & ((\_RAM_small|Mux5~4_combout  & ((\_RAM_small|memory[12][10]~q ))) # (!\_RAM_small|Mux5~4_combout  & (\_RAM_small|memory[4][10]~q )))) # (!\_Mux16|out[2]~0_combout  & (((\_RAM_small|Mux5~4_combout 
// ))))

	.dataa(\_Mux16|out[2]~0_combout ),
	.datab(\_RAM_small|memory[4][10]~q ),
	.datac(\_RAM_small|memory[12][10]~q ),
	.datad(\_RAM_small|Mux5~4_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux5~5 .lut_mask = 16'hF588;
defparam \_RAM_small|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N24
cycloneive_lcell_comb \_RAM_small|memory[9][10]~feeder (
// Equation(s):
// \_RAM_small|memory[9][10]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[10]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[10]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[9][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[9][10]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[9][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N8
cycloneive_lcell_comb \_RAM_small|Decoder0~12 (
// Equation(s):
// \_RAM_small|Decoder0~12_combout  = (!\_Mux16|out[2]~0_combout  & (\_Mux16|out[0]~3_combout  & \_RAM_small|Decoder0~4_combout ))

	.dataa(gnd),
	.datab(\_Mux16|out[2]~0_combout ),
	.datac(\_Mux16|out[0]~3_combout ),
	.datad(\_RAM_small|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Decoder0~12_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Decoder0~12 .lut_mask = 16'h3000;
defparam \_RAM_small|Decoder0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N2
cycloneive_lcell_comb \_RAM_small|Decoder0~13 (
// Equation(s):
// \_RAM_small|Decoder0~13_combout  = (!\_Mux16|out[1]~2_combout  & (\_Mux16|out[3]~1_combout  & \_RAM_small|Decoder0~12_combout ))

	.dataa(\_Mux16|out[1]~2_combout ),
	.datab(\_Mux16|out[3]~1_combout ),
	.datac(\_RAM_small|Decoder0~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|Decoder0~13_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Decoder0~13 .lut_mask = 16'h4040;
defparam \_RAM_small|Decoder0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N25
dffeas \_RAM_small|memory[9][10] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[9][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[9][10] .is_wysiwyg = "true";
defparam \_RAM_small|memory[9][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N18
cycloneive_lcell_comb \_RAM_small|Decoder0~17 (
// Equation(s):
// \_RAM_small|Decoder0~17_combout  = (!\_Mux16|out[1]~2_combout  & (\_Mux16|out[3]~1_combout  & \_RAM_small|Decoder0~14_combout ))

	.dataa(\_Mux16|out[1]~2_combout ),
	.datab(gnd),
	.datac(\_Mux16|out[3]~1_combout ),
	.datad(\_RAM_small|Decoder0~14_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Decoder0~17_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Decoder0~17 .lut_mask = 16'h5000;
defparam \_RAM_small|Decoder0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N19
dffeas \_RAM_small|memory[13][10] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[10]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[13][10] .is_wysiwyg = "true";
defparam \_RAM_small|memory[13][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N28
cycloneive_lcell_comb \_RAM_small|memory[5][10]~feeder (
// Equation(s):
// \_RAM_small|memory[5][10]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[10]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[10]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[5][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[5][10]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[5][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N0
cycloneive_lcell_comb \_RAM_small|Decoder0~15 (
// Equation(s):
// \_RAM_small|Decoder0~15_combout  = (!\_Mux16|out[1]~2_combout  & (!\_Mux16|out[3]~1_combout  & \_RAM_small|Decoder0~14_combout ))

	.dataa(\_Mux16|out[1]~2_combout ),
	.datab(gnd),
	.datac(\_Mux16|out[3]~1_combout ),
	.datad(\_RAM_small|Decoder0~14_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Decoder0~15_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Decoder0~15 .lut_mask = 16'h0500;
defparam \_RAM_small|Decoder0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N29
dffeas \_RAM_small|memory[5][10] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[5][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[5][10] .is_wysiwyg = "true";
defparam \_RAM_small|memory[5][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N2
cycloneive_lcell_comb \_RAM_small|Decoder0~16 (
// Equation(s):
// \_RAM_small|Decoder0~16_combout  = (!\_Mux16|out[3]~1_combout  & (!\_Mux16|out[1]~2_combout  & \_RAM_small|Decoder0~12_combout ))

	.dataa(\_Mux16|out[3]~1_combout ),
	.datab(\_Mux16|out[1]~2_combout ),
	.datac(gnd),
	.datad(\_RAM_small|Decoder0~12_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Decoder0~16_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Decoder0~16 .lut_mask = 16'h1100;
defparam \_RAM_small|Decoder0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N27
dffeas \_RAM_small|memory[1][10] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[10]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[1][10] .is_wysiwyg = "true";
defparam \_RAM_small|memory[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N26
cycloneive_lcell_comb \_RAM_small|Mux5~2 (
// Equation(s):
// \_RAM_small|Mux5~2_combout  = (\_Mux16|out[3]~1_combout  & (((\_Mux16|out[2]~0_combout )))) # (!\_Mux16|out[3]~1_combout  & ((\_Mux16|out[2]~0_combout  & (\_RAM_small|memory[5][10]~q )) # (!\_Mux16|out[2]~0_combout  & ((\_RAM_small|memory[1][10]~q )))))

	.dataa(\_Mux16|out[3]~1_combout ),
	.datab(\_RAM_small|memory[5][10]~q ),
	.datac(\_RAM_small|memory[1][10]~q ),
	.datad(\_Mux16|out[2]~0_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux5~2 .lut_mask = 16'hEE50;
defparam \_RAM_small|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N18
cycloneive_lcell_comb \_RAM_small|Mux5~3 (
// Equation(s):
// \_RAM_small|Mux5~3_combout  = (\_Mux16|out[3]~1_combout  & ((\_RAM_small|Mux5~2_combout  & ((\_RAM_small|memory[13][10]~q ))) # (!\_RAM_small|Mux5~2_combout  & (\_RAM_small|memory[9][10]~q )))) # (!\_Mux16|out[3]~1_combout  & (((\_RAM_small|Mux5~2_combout 
// ))))

	.dataa(\_Mux16|out[3]~1_combout ),
	.datab(\_RAM_small|memory[9][10]~q ),
	.datac(\_RAM_small|memory[13][10]~q ),
	.datad(\_RAM_small|Mux5~2_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux5~3 .lut_mask = 16'hF588;
defparam \_RAM_small|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N24
cycloneive_lcell_comb \_RAM_small|Mux5~6 (
// Equation(s):
// \_RAM_small|Mux5~6_combout  = (\_Mux16|out[1]~2_combout  & (\_Mux16|out[0]~3_combout )) # (!\_Mux16|out[1]~2_combout  & ((\_Mux16|out[0]~3_combout  & ((\_RAM_small|Mux5~3_combout ))) # (!\_Mux16|out[0]~3_combout  & (\_RAM_small|Mux5~5_combout ))))

	.dataa(\_Mux16|out[1]~2_combout ),
	.datab(\_Mux16|out[0]~3_combout ),
	.datac(\_RAM_small|Mux5~5_combout ),
	.datad(\_RAM_small|Mux5~3_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux5~6 .lut_mask = 16'hDC98;
defparam \_RAM_small|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
cycloneive_lcell_comb \_RAM_small|Decoder0~21 (
// Equation(s):
// \_RAM_small|Decoder0~21_combout  = (\_Mux16|out[3]~1_combout  & (\_Mux16|out[1]~2_combout  & \_RAM_small|Decoder0~12_combout ))

	.dataa(\_Mux16|out[3]~1_combout ),
	.datab(\_Mux16|out[1]~2_combout ),
	.datac(gnd),
	.datad(\_RAM_small|Decoder0~12_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Decoder0~21_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Decoder0~21 .lut_mask = 16'h8800;
defparam \_RAM_small|Decoder0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N29
dffeas \_RAM_small|memory[11][10] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[10]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[11][10] .is_wysiwyg = "true";
defparam \_RAM_small|memory[11][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N17
dffeas \_RAM_small|memory[15][10] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[10]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[15][10] .is_wysiwyg = "true";
defparam \_RAM_small|memory[15][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N13
dffeas \_RAM_small|memory[7][10] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[10]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[7][10] .is_wysiwyg = "true";
defparam \_RAM_small|memory[7][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N24
cycloneive_lcell_comb \_RAM_small|Decoder0~23 (
// Equation(s):
// \_RAM_small|Decoder0~23_combout  = (\_Mux16|out[1]~2_combout  & (!\_Mux16|out[3]~1_combout  & \_RAM_small|Decoder0~12_combout ))

	.dataa(\_Mux16|out[1]~2_combout ),
	.datab(\_Mux16|out[3]~1_combout ),
	.datac(gnd),
	.datad(\_RAM_small|Decoder0~12_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Decoder0~23_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Decoder0~23 .lut_mask = 16'h2200;
defparam \_RAM_small|Decoder0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N21
dffeas \_RAM_small|memory[3][10] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[10]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[3][10] .is_wysiwyg = "true";
defparam \_RAM_small|memory[3][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N20
cycloneive_lcell_comb \_RAM_small|Mux5~7 (
// Equation(s):
// \_RAM_small|Mux5~7_combout  = (\_Mux16|out[2]~0_combout  & ((\_RAM_small|memory[7][10]~q ) # ((\_Mux16|out[3]~1_combout )))) # (!\_Mux16|out[2]~0_combout  & (((\_RAM_small|memory[3][10]~q  & !\_Mux16|out[3]~1_combout ))))

	.dataa(\_RAM_small|memory[7][10]~q ),
	.datab(\_Mux16|out[2]~0_combout ),
	.datac(\_RAM_small|memory[3][10]~q ),
	.datad(\_Mux16|out[3]~1_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux5~7 .lut_mask = 16'hCCB8;
defparam \_RAM_small|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N16
cycloneive_lcell_comb \_RAM_small|Mux5~8 (
// Equation(s):
// \_RAM_small|Mux5~8_combout  = (\_Mux16|out[3]~1_combout  & ((\_RAM_small|Mux5~7_combout  & ((\_RAM_small|memory[15][10]~q ))) # (!\_RAM_small|Mux5~7_combout  & (\_RAM_small|memory[11][10]~q )))) # (!\_Mux16|out[3]~1_combout  & 
// (((\_RAM_small|Mux5~7_combout ))))

	.dataa(\_RAM_small|memory[11][10]~q ),
	.datab(\_Mux16|out[3]~1_combout ),
	.datac(\_RAM_small|memory[15][10]~q ),
	.datad(\_RAM_small|Mux5~7_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux5~8 .lut_mask = 16'hF388;
defparam \_RAM_small|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N8
cycloneive_lcell_comb \_RAM_small|memory[6][10]~feeder (
// Equation(s):
// \_RAM_small|memory[6][10]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[10]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[10]~6_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[6][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[6][10]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[6][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N20
cycloneive_lcell_comb \_RAM_small|Decoder0~8 (
// Equation(s):
// \_RAM_small|Decoder0~8_combout  = (\_Mux16|out[1]~2_combout  & (\_RAM_small|Decoder0~7_combout  & !\_Mux16|out[3]~1_combout ))

	.dataa(gnd),
	.datab(\_Mux16|out[1]~2_combout ),
	.datac(\_RAM_small|Decoder0~7_combout ),
	.datad(\_Mux16|out[3]~1_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Decoder0~8 .lut_mask = 16'h00C0;
defparam \_RAM_small|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N9
dffeas \_RAM_small|memory[6][10] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[6][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[6][10] .is_wysiwyg = "true";
defparam \_RAM_small|memory[6][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N26
cycloneive_lcell_comb \_RAM_small|memory[14][10]~feeder (
// Equation(s):
// \_RAM_small|memory[14][10]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[10]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[10]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[14][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[14][10]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[14][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N27
dffeas \_RAM_small|memory[14][10] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[14][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[14][10] .is_wysiwyg = "true";
defparam \_RAM_small|memory[14][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N12
cycloneive_lcell_comb \_RAM_small|memory[10][10]~feeder (
// Equation(s):
// \_RAM_small|memory[10][10]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[10]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[10]~6_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[10][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[10][10]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[10][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N0
cycloneive_lcell_comb \_RAM_small|Decoder0~9 (
// Equation(s):
// \_RAM_small|Decoder0~9_combout  = (\_RAM_small|Decoder0~5_combout  & (\_Mux16|out[1]~2_combout  & \_Mux16|out[3]~1_combout ))

	.dataa(\_RAM_small|Decoder0~5_combout ),
	.datab(\_Mux16|out[1]~2_combout ),
	.datac(\_Mux16|out[3]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Decoder0~9 .lut_mask = 16'h8080;
defparam \_RAM_small|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N13
dffeas \_RAM_small|memory[10][10] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[10][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[10][10] .is_wysiwyg = "true";
defparam \_RAM_small|memory[10][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N24
cycloneive_lcell_comb \_RAM_small|memory[2][10]~feeder (
// Equation(s):
// \_RAM_small|memory[2][10]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[10]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[10]~6_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[2][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[2][10]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[2][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N0
cycloneive_lcell_comb \_RAM_small|Decoder0~10 (
// Equation(s):
// \_RAM_small|Decoder0~10_combout  = (!\_Mux16|out[3]~1_combout  & (\_Mux16|out[1]~2_combout  & \_RAM_small|Decoder0~5_combout ))

	.dataa(gnd),
	.datab(\_Mux16|out[3]~1_combout ),
	.datac(\_Mux16|out[1]~2_combout ),
	.datad(\_RAM_small|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Decoder0~10 .lut_mask = 16'h3000;
defparam \_RAM_small|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N25
dffeas \_RAM_small|memory[2][10] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[2][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[2][10] .is_wysiwyg = "true";
defparam \_RAM_small|memory[2][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N6
cycloneive_lcell_comb \_RAM_small|Mux5~0 (
// Equation(s):
// \_RAM_small|Mux5~0_combout  = (\_Mux16|out[2]~0_combout  & (((\_Mux16|out[3]~1_combout )))) # (!\_Mux16|out[2]~0_combout  & ((\_Mux16|out[3]~1_combout  & (\_RAM_small|memory[10][10]~q )) # (!\_Mux16|out[3]~1_combout  & ((\_RAM_small|memory[2][10]~q )))))

	.dataa(\_RAM_small|memory[10][10]~q ),
	.datab(\_RAM_small|memory[2][10]~q ),
	.datac(\_Mux16|out[2]~0_combout ),
	.datad(\_Mux16|out[3]~1_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux5~0 .lut_mask = 16'hFA0C;
defparam \_RAM_small|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N0
cycloneive_lcell_comb \_RAM_small|Mux5~1 (
// Equation(s):
// \_RAM_small|Mux5~1_combout  = (\_Mux16|out[2]~0_combout  & ((\_RAM_small|Mux5~0_combout  & ((\_RAM_small|memory[14][10]~q ))) # (!\_RAM_small|Mux5~0_combout  & (\_RAM_small|memory[6][10]~q )))) # (!\_Mux16|out[2]~0_combout  & (((\_RAM_small|Mux5~0_combout 
// ))))

	.dataa(\_RAM_small|memory[6][10]~q ),
	.datab(\_RAM_small|memory[14][10]~q ),
	.datac(\_Mux16|out[2]~0_combout ),
	.datad(\_RAM_small|Mux5~0_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux5~1 .lut_mask = 16'hCFA0;
defparam \_RAM_small|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N20
cycloneive_lcell_comb \_RAM_small|Mux5~9 (
// Equation(s):
// \_RAM_small|Mux5~9_combout  = (\_Mux16|out[1]~2_combout  & ((\_RAM_small|Mux5~6_combout  & (\_RAM_small|Mux5~8_combout )) # (!\_RAM_small|Mux5~6_combout  & ((\_RAM_small|Mux5~1_combout ))))) # (!\_Mux16|out[1]~2_combout  & (\_RAM_small|Mux5~6_combout ))

	.dataa(\_Mux16|out[1]~2_combout ),
	.datab(\_RAM_small|Mux5~6_combout ),
	.datac(\_RAM_small|Mux5~8_combout ),
	.datad(\_RAM_small|Mux5~1_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux5~9 .lut_mask = 16'hE6C4;
defparam \_RAM_small|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N21
dffeas \_RAM_small|data_out[10] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|Mux5~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|data_out[10] .is_wysiwyg = "true";
defparam \_RAM_small|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N18
cycloneive_lcell_comb \_CPU|_ALU|_Mux16_1|out[10]~9 (
// Equation(s):
// \_CPU|_ALU|_Mux16_1|out[10]~9_combout  = (!\_ROM_small|data [9] & ((\_ROM_small|data [12] & (\_RAM_small|data_out [10])) # (!\_ROM_small|data [12] & ((\_CPU|_ARegsiter|out [10])))))

	.dataa(\_RAM_small|data_out [10]),
	.datab(\_ROM_small|data [12]),
	.datac(\_ROM_small|data [9]),
	.datad(\_CPU|_ARegsiter|out [10]),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux16_1|out[10]~9_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux16_1|out[10]~9 .lut_mask = 16'h0B08;
defparam \_CPU|_ALU|_Mux16_1|out[10]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N5
dffeas \_CPU|_DRegister|out[10] (
	.clk(\_CPU|loadD~clkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[10]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_CPU|_DRegister|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \_CPU|_DRegister|out[10] .is_wysiwyg = "true";
defparam \_CPU|_DRegister|out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N4
cycloneive_lcell_comb \_CPU|_ALU|_Mux_16_2|out[10]~10 (
// Equation(s):
// \_CPU|_ALU|_Mux_16_2|out[10]~10_combout  = \_ROM_small|data [10] $ (((!\_ROM_small|data [11] & \_CPU|_DRegister|out [10])))

	.dataa(gnd),
	.datab(\_ROM_small|data [11]),
	.datac(\_CPU|_DRegister|out [10]),
	.datad(\_ROM_small|data [10]),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux_16_2|out[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux_16_2|out[10]~10 .lut_mask = 16'hCF30;
defparam \_CPU|_ALU|_Mux_16_2|out[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N6
cycloneive_lcell_comb \_CPU|_ALU|_Mux16_5|out[10]~5 (
// Equation(s):
// \_CPU|_ALU|_Mux16_5|out[10]~5_combout  = (\_ROM_small|data [7] & (\_CPU|_ALU|_Mux16_1|out[10]~9_combout  $ (\_ROM_small|data [10] $ (\_CPU|_ALU|_Mux_16_2|out[10]~10_combout )))) # (!\_ROM_small|data [7] & (\_CPU|_ALU|_Mux_16_2|out[10]~10_combout  & 
// (\_CPU|_ALU|_Mux16_1|out[10]~9_combout  $ (\_ROM_small|data [10]))))

	.dataa(\_CPU|_ALU|_Mux16_1|out[10]~9_combout ),
	.datab(\_ROM_small|data [10]),
	.datac(\_ROM_small|data [7]),
	.datad(\_CPU|_ALU|_Mux_16_2|out[10]~10_combout ),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux16_5|out[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux16_5|out[10]~5 .lut_mask = 16'h9660;
defparam \_CPU|_ALU|_Mux16_5|out[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N3
dffeas \_CPU|_DRegister|out[9] (
	.clk(\_CPU|loadD~clkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[9]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_CPU|_DRegister|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \_CPU|_DRegister|out[9] .is_wysiwyg = "true";
defparam \_CPU|_DRegister|out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N2
cycloneive_lcell_comb \_CPU|_ALU|_Mux_16_2|out[9]~3 (
// Equation(s):
// \_CPU|_ALU|_Mux_16_2|out[9]~3_combout  = \_ROM_small|data [10] $ (((!\_ROM_small|data [11] & \_CPU|_DRegister|out [9])))

	.dataa(gnd),
	.datab(\_ROM_small|data [11]),
	.datac(\_CPU|_DRegister|out [9]),
	.datad(\_ROM_small|data [10]),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux_16_2|out[9]~3_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux_16_2|out[9]~3 .lut_mask = 16'hCF30;
defparam \_CPU|_ALU|_Mux_16_2|out[9]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N24
cycloneive_lcell_comb \_CPU|_ALU|_Mux16_5|out[9]~9 (
// Equation(s):
// \_CPU|_ALU|_Mux16_5|out[9]~9_combout  = (\_CPU|_ALU|_Mux_16_2|out[9]~3_combout  & (\_ROM_small|data [10] $ (\_CPU|_ALU|_Mux16_1|out[9]~2_combout  $ (\_ROM_small|data [7])))) # (!\_CPU|_ALU|_Mux_16_2|out[9]~3_combout  & (\_ROM_small|data [7] & 
// (\_ROM_small|data [10] $ (\_CPU|_ALU|_Mux16_1|out[9]~2_combout ))))

	.dataa(\_CPU|_ALU|_Mux_16_2|out[9]~3_combout ),
	.datab(\_ROM_small|data [10]),
	.datac(\_CPU|_ALU|_Mux16_1|out[9]~2_combout ),
	.datad(\_ROM_small|data [7]),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux16_5|out[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux16_5|out[9]~9 .lut_mask = 16'h9628;
defparam \_CPU|_ALU|_Mux16_5|out[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N1
dffeas \_CPU|_DRegister|out[8] (
	.clk(\_CPU|loadD~clkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[8]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_CPU|_DRegister|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \_CPU|_DRegister|out[8] .is_wysiwyg = "true";
defparam \_CPU|_DRegister|out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N0
cycloneive_lcell_comb \_CPU|_ALU|_Mux_16_2|out[8]~4 (
// Equation(s):
// \_CPU|_ALU|_Mux_16_2|out[8]~4_combout  = \_ROM_small|data [10] $ (((!\_ROM_small|data [11] & \_CPU|_DRegister|out [8])))

	.dataa(gnd),
	.datab(\_ROM_small|data [11]),
	.datac(\_CPU|_DRegister|out [8]),
	.datad(\_ROM_small|data [10]),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux_16_2|out[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux_16_2|out[8]~4 .lut_mask = 16'hCF30;
defparam \_CPU|_ALU|_Mux_16_2|out[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N12
cycloneive_lcell_comb \_CPU|_ALU|_Mux16_5|out[8]~11 (
// Equation(s):
// \_CPU|_ALU|_Mux16_5|out[8]~11_combout  = (\_ROM_small|data [7] & (\_CPU|_ALU|_Mux16_1|out[8]~3_combout  $ (\_ROM_small|data [10] $ (\_CPU|_ALU|_Mux_16_2|out[8]~4_combout )))) # (!\_ROM_small|data [7] & (\_CPU|_ALU|_Mux_16_2|out[8]~4_combout  & 
// (\_CPU|_ALU|_Mux16_1|out[8]~3_combout  $ (\_ROM_small|data [10]))))

	.dataa(\_CPU|_ALU|_Mux16_1|out[8]~3_combout ),
	.datab(\_ROM_small|data [7]),
	.datac(\_ROM_small|data [10]),
	.datad(\_CPU|_ALU|_Mux_16_2|out[8]~4_combout ),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux16_5|out[8]~11_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux16_5|out[8]~11 .lut_mask = 16'h9648;
defparam \_CPU|_ALU|_Mux16_5|out[8]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
cycloneive_lcell_comb \_RAM_small|memory[11][7]~feeder (
// Equation(s):
// \_RAM_small|memory[11][7]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[7]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[7]~22_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[11][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[11][7]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[11][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N1
dffeas \_RAM_small|memory[11][7] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[11][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[11][7] .is_wysiwyg = "true";
defparam \_RAM_small|memory[11][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N5
dffeas \_RAM_small|memory[10][7] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[7]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[10][7] .is_wysiwyg = "true";
defparam \_RAM_small|memory[10][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N18
cycloneive_lcell_comb \_RAM_small|memory[9][7]~feeder (
// Equation(s):
// \_RAM_small|memory[9][7]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[7]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[7]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[9][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[9][7]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[9][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N19
dffeas \_RAM_small|memory[9][7] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[9][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[9][7] .is_wysiwyg = "true";
defparam \_RAM_small|memory[9][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N7
dffeas \_RAM_small|memory[8][7] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[7]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[8][7] .is_wysiwyg = "true";
defparam \_RAM_small|memory[8][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N6
cycloneive_lcell_comb \_RAM_small|Mux8~0 (
// Equation(s):
// \_RAM_small|Mux8~0_combout  = (\_Mux16|out[0]~3_combout  & ((\_RAM_small|memory[9][7]~q ) # ((\_Mux16|out[1]~2_combout )))) # (!\_Mux16|out[0]~3_combout  & (((\_RAM_small|memory[8][7]~q  & !\_Mux16|out[1]~2_combout ))))

	.dataa(\_Mux16|out[0]~3_combout ),
	.datab(\_RAM_small|memory[9][7]~q ),
	.datac(\_RAM_small|memory[8][7]~q ),
	.datad(\_Mux16|out[1]~2_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux8~0 .lut_mask = 16'hAAD8;
defparam \_RAM_small|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N4
cycloneive_lcell_comb \_RAM_small|Mux8~1 (
// Equation(s):
// \_RAM_small|Mux8~1_combout  = (\_Mux16|out[1]~2_combout  & ((\_RAM_small|Mux8~0_combout  & (\_RAM_small|memory[11][7]~q )) # (!\_RAM_small|Mux8~0_combout  & ((\_RAM_small|memory[10][7]~q ))))) # (!\_Mux16|out[1]~2_combout  & (((\_RAM_small|Mux8~0_combout 
// ))))

	.dataa(\_RAM_small|memory[11][7]~q ),
	.datab(\_Mux16|out[1]~2_combout ),
	.datac(\_RAM_small|memory[10][7]~q ),
	.datad(\_RAM_small|Mux8~0_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux8~1 .lut_mask = 16'hBBC0;
defparam \_RAM_small|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N12
cycloneive_lcell_comb \_RAM_small|memory[13][7]~feeder (
// Equation(s):
// \_RAM_small|memory[13][7]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[7]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[7]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[13][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[13][7]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[13][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N13
dffeas \_RAM_small|memory[13][7] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[13][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[13][7] .is_wysiwyg = "true";
defparam \_RAM_small|memory[13][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N29
dffeas \_RAM_small|memory[15][7] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[7]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[15][7] .is_wysiwyg = "true";
defparam \_RAM_small|memory[15][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N18
cycloneive_lcell_comb \_RAM_small|memory[14][7]~feeder (
// Equation(s):
// \_RAM_small|memory[14][7]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[7]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[7]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[14][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[14][7]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[14][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N19
dffeas \_RAM_small|memory[14][7] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[14][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[14][7] .is_wysiwyg = "true";
defparam \_RAM_small|memory[14][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N5
dffeas \_RAM_small|memory[12][7] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[7]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[12][7] .is_wysiwyg = "true";
defparam \_RAM_small|memory[12][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N4
cycloneive_lcell_comb \_RAM_small|Mux8~7 (
// Equation(s):
// \_RAM_small|Mux8~7_combout  = (\_Mux16|out[0]~3_combout  & (((\_Mux16|out[1]~2_combout )))) # (!\_Mux16|out[0]~3_combout  & ((\_Mux16|out[1]~2_combout  & (\_RAM_small|memory[14][7]~q )) # (!\_Mux16|out[1]~2_combout  & ((\_RAM_small|memory[12][7]~q )))))

	.dataa(\_Mux16|out[0]~3_combout ),
	.datab(\_RAM_small|memory[14][7]~q ),
	.datac(\_RAM_small|memory[12][7]~q ),
	.datad(\_Mux16|out[1]~2_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux8~7 .lut_mask = 16'hEE50;
defparam \_RAM_small|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N28
cycloneive_lcell_comb \_RAM_small|Mux8~8 (
// Equation(s):
// \_RAM_small|Mux8~8_combout  = (\_Mux16|out[0]~3_combout  & ((\_RAM_small|Mux8~7_combout  & ((\_RAM_small|memory[15][7]~q ))) # (!\_RAM_small|Mux8~7_combout  & (\_RAM_small|memory[13][7]~q )))) # (!\_Mux16|out[0]~3_combout  & (((\_RAM_small|Mux8~7_combout 
// ))))

	.dataa(\_Mux16|out[0]~3_combout ),
	.datab(\_RAM_small|memory[13][7]~q ),
	.datac(\_RAM_small|memory[15][7]~q ),
	.datad(\_RAM_small|Mux8~7_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux8~8 .lut_mask = 16'hF588;
defparam \_RAM_small|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N28
cycloneive_lcell_comb \_RAM_small|memory[2][7]~feeder (
// Equation(s):
// \_RAM_small|memory[2][7]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[7]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[7]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[2][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[2][7]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[2][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N29
dffeas \_RAM_small|memory[2][7] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[2][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[2][7] .is_wysiwyg = "true";
defparam \_RAM_small|memory[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N9
dffeas \_RAM_small|memory[3][7] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[7]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[3][7] .is_wysiwyg = "true";
defparam \_RAM_small|memory[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N0
cycloneive_lcell_comb \_RAM_small|memory[1][7]~feeder (
// Equation(s):
// \_RAM_small|memory[1][7]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[7]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[7]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[1][7]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N1
dffeas \_RAM_small|memory[1][7] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[1][7] .is_wysiwyg = "true";
defparam \_RAM_small|memory[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N19
dffeas \_RAM_small|memory[0][7] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[7]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[0][7] .is_wysiwyg = "true";
defparam \_RAM_small|memory[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N18
cycloneive_lcell_comb \_RAM_small|Mux8~4 (
// Equation(s):
// \_RAM_small|Mux8~4_combout  = (\_Mux16|out[1]~2_combout  & (((\_Mux16|out[0]~3_combout )))) # (!\_Mux16|out[1]~2_combout  & ((\_Mux16|out[0]~3_combout  & (\_RAM_small|memory[1][7]~q )) # (!\_Mux16|out[0]~3_combout  & ((\_RAM_small|memory[0][7]~q )))))

	.dataa(\_RAM_small|memory[1][7]~q ),
	.datab(\_Mux16|out[1]~2_combout ),
	.datac(\_RAM_small|memory[0][7]~q ),
	.datad(\_Mux16|out[0]~3_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux8~4 .lut_mask = 16'hEE30;
defparam \_RAM_small|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N8
cycloneive_lcell_comb \_RAM_small|Mux8~5 (
// Equation(s):
// \_RAM_small|Mux8~5_combout  = (\_Mux16|out[1]~2_combout  & ((\_RAM_small|Mux8~4_combout  & ((\_RAM_small|memory[3][7]~q ))) # (!\_RAM_small|Mux8~4_combout  & (\_RAM_small|memory[2][7]~q )))) # (!\_Mux16|out[1]~2_combout  & (((\_RAM_small|Mux8~4_combout 
// ))))

	.dataa(\_RAM_small|memory[2][7]~q ),
	.datab(\_Mux16|out[1]~2_combout ),
	.datac(\_RAM_small|memory[3][7]~q ),
	.datad(\_RAM_small|Mux8~4_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux8~5 .lut_mask = 16'hF388;
defparam \_RAM_small|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N16
cycloneive_lcell_comb \_RAM_small|memory[5][7]~feeder (
// Equation(s):
// \_RAM_small|memory[5][7]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[7]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[7]~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[5][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[5][7]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[5][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N17
dffeas \_RAM_small|memory[5][7] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[5][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[5][7] .is_wysiwyg = "true";
defparam \_RAM_small|memory[5][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N31
dffeas \_RAM_small|memory[7][7] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[7]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[7][7] .is_wysiwyg = "true";
defparam \_RAM_small|memory[7][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N26
cycloneive_lcell_comb \_RAM_small|memory[6][7]~feeder (
// Equation(s):
// \_RAM_small|memory[6][7]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[7]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[7]~22_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[6][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[6][7]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[6][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N27
dffeas \_RAM_small|memory[6][7] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[6][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[6][7] .is_wysiwyg = "true";
defparam \_RAM_small|memory[6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N5
dffeas \_RAM_small|memory[4][7] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[7]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[4][7] .is_wysiwyg = "true";
defparam \_RAM_small|memory[4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N4
cycloneive_lcell_comb \_RAM_small|Mux8~2 (
// Equation(s):
// \_RAM_small|Mux8~2_combout  = (\_Mux16|out[1]~2_combout  & ((\_RAM_small|memory[6][7]~q ) # ((\_Mux16|out[0]~3_combout )))) # (!\_Mux16|out[1]~2_combout  & (((\_RAM_small|memory[4][7]~q  & !\_Mux16|out[0]~3_combout ))))

	.dataa(\_Mux16|out[1]~2_combout ),
	.datab(\_RAM_small|memory[6][7]~q ),
	.datac(\_RAM_small|memory[4][7]~q ),
	.datad(\_Mux16|out[0]~3_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux8~2 .lut_mask = 16'hAAD8;
defparam \_RAM_small|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N30
cycloneive_lcell_comb \_RAM_small|Mux8~3 (
// Equation(s):
// \_RAM_small|Mux8~3_combout  = (\_Mux16|out[0]~3_combout  & ((\_RAM_small|Mux8~2_combout  & ((\_RAM_small|memory[7][7]~q ))) # (!\_RAM_small|Mux8~2_combout  & (\_RAM_small|memory[5][7]~q )))) # (!\_Mux16|out[0]~3_combout  & (((\_RAM_small|Mux8~2_combout 
// ))))

	.dataa(\_Mux16|out[0]~3_combout ),
	.datab(\_RAM_small|memory[5][7]~q ),
	.datac(\_RAM_small|memory[7][7]~q ),
	.datad(\_RAM_small|Mux8~2_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux8~3 .lut_mask = 16'hF588;
defparam \_RAM_small|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N12
cycloneive_lcell_comb \_RAM_small|Mux8~6 (
// Equation(s):
// \_RAM_small|Mux8~6_combout  = (\_Mux16|out[3]~1_combout  & (\_Mux16|out[2]~0_combout )) # (!\_Mux16|out[3]~1_combout  & ((\_Mux16|out[2]~0_combout  & ((\_RAM_small|Mux8~3_combout ))) # (!\_Mux16|out[2]~0_combout  & (\_RAM_small|Mux8~5_combout ))))

	.dataa(\_Mux16|out[3]~1_combout ),
	.datab(\_Mux16|out[2]~0_combout ),
	.datac(\_RAM_small|Mux8~5_combout ),
	.datad(\_RAM_small|Mux8~3_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux8~6 .lut_mask = 16'hDC98;
defparam \_RAM_small|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N4
cycloneive_lcell_comb \_RAM_small|Mux8~9 (
// Equation(s):
// \_RAM_small|Mux8~9_combout  = (\_Mux16|out[3]~1_combout  & ((\_RAM_small|Mux8~6_combout  & ((\_RAM_small|Mux8~8_combout ))) # (!\_RAM_small|Mux8~6_combout  & (\_RAM_small|Mux8~1_combout )))) # (!\_Mux16|out[3]~1_combout  & (((\_RAM_small|Mux8~6_combout 
// ))))

	.dataa(\_Mux16|out[3]~1_combout ),
	.datab(\_RAM_small|Mux8~1_combout ),
	.datac(\_RAM_small|Mux8~8_combout ),
	.datad(\_RAM_small|Mux8~6_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux8~9 .lut_mask = 16'hF588;
defparam \_RAM_small|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N5
dffeas \_RAM_small|data_out[7] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|Mux8~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|data_out[7] .is_wysiwyg = "true";
defparam \_RAM_small|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N8
cycloneive_lcell_comb \_CPU|_Mux16_ARegInput|out[7]~7 (
// Equation(s):
// \_CPU|_Mux16_ARegInput|out[7]~7_combout  = (\_ROM_small|data [5] & ((\_ROM_small|data [15] & ((\_CPU|_ALU|_Mux16_5|out[7]~22_combout ))) # (!\_ROM_small|data [15] & (\_ROM_small|data [7])))) # (!\_ROM_small|data [5] & (\_ROM_small|data [7]))

	.dataa(\_ROM_small|data [7]),
	.datab(\_CPU|_ALU|_Mux16_5|out[7]~22_combout ),
	.datac(\_ROM_small|data [5]),
	.datad(\_ROM_small|data [15]),
	.cin(gnd),
	.combout(\_CPU|_Mux16_ARegInput|out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_Mux16_ARegInput|out[7]~7 .lut_mask = 16'hCAAA;
defparam \_CPU|_Mux16_ARegInput|out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N9
dffeas \_CPU|_ARegsiter|out[7] (
	.clk(\_CPU|loadA~clkctrl_outclk ),
	.d(\_CPU|_Mux16_ARegInput|out[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_CPU|_ARegsiter|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \_CPU|_ARegsiter|out[7] .is_wysiwyg = "true";
defparam \_CPU|_ARegsiter|out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N22
cycloneive_lcell_comb \_CPU|_ALU|_Mux16_1|out[7]~4 (
// Equation(s):
// \_CPU|_ALU|_Mux16_1|out[7]~4_combout  = (!\_ROM_small|data [9] & ((\_ROM_small|data [12] & (\_RAM_small|data_out [7])) # (!\_ROM_small|data [12] & ((\_CPU|_ARegsiter|out [7])))))

	.dataa(\_RAM_small|data_out [7]),
	.datab(\_CPU|_ARegsiter|out [7]),
	.datac(\_ROM_small|data [12]),
	.datad(\_ROM_small|data [9]),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux16_1|out[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux16_1|out[7]~4 .lut_mask = 16'h00AC;
defparam \_CPU|_ALU|_Mux16_1|out[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N18
cycloneive_lcell_comb \_CPU|_ALU|_Mux16_5|out[7]~21 (
// Equation(s):
// \_CPU|_ALU|_Mux16_5|out[7]~21_combout  = (\_CPU|_ALU|_Mux_16_2|out[7]~5_combout  & (\_ROM_small|data [10] $ (\_ROM_small|data [7] $ (\_CPU|_ALU|_Mux16_1|out[7]~4_combout )))) # (!\_CPU|_ALU|_Mux_16_2|out[7]~5_combout  & (\_ROM_small|data [7] & 
// (\_ROM_small|data [10] $ (\_CPU|_ALU|_Mux16_1|out[7]~4_combout ))))

	.dataa(\_ROM_small|data [10]),
	.datab(\_CPU|_ALU|_Mux_16_2|out[7]~5_combout ),
	.datac(\_ROM_small|data [7]),
	.datad(\_CPU|_ALU|_Mux16_1|out[7]~4_combout ),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux16_5|out[7]~21_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux16_5|out[7]~21 .lut_mask = 16'h9468;
defparam \_CPU|_ALU|_Mux16_5|out[7]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N21
dffeas \_CPU|_DRegister|out[6] (
	.clk(\_CPU|loadD~clkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[6]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_CPU|_DRegister|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \_CPU|_DRegister|out[6] .is_wysiwyg = "true";
defparam \_CPU|_DRegister|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N20
cycloneive_lcell_comb \_CPU|_ALU|_Mux_16_2|out[6]~6 (
// Equation(s):
// \_CPU|_ALU|_Mux_16_2|out[6]~6_combout  = \_ROM_small|data [10] $ (((!\_ROM_small|data [11] & \_CPU|_DRegister|out [6])))

	.dataa(gnd),
	.datab(\_ROM_small|data [11]),
	.datac(\_CPU|_DRegister|out [6]),
	.datad(\_ROM_small|data [10]),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux_16_2|out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux_16_2|out[6]~6 .lut_mask = 16'hCF30;
defparam \_CPU|_ALU|_Mux_16_2|out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N28
cycloneive_lcell_comb \_CPU|_ALU|_Mux16_5|out[6]~17 (
// Equation(s):
// \_CPU|_ALU|_Mux16_5|out[6]~17_combout  = (\_ROM_small|data [7] & (\_CPU|_ALU|_Mux16_1|out[6]~5_combout  $ (\_ROM_small|data [10] $ (\_CPU|_ALU|_Mux_16_2|out[6]~6_combout )))) # (!\_ROM_small|data [7] & (\_CPU|_ALU|_Mux_16_2|out[6]~6_combout  & 
// (\_CPU|_ALU|_Mux16_1|out[6]~5_combout  $ (\_ROM_small|data [10]))))

	.dataa(\_CPU|_ALU|_Mux16_1|out[6]~5_combout ),
	.datab(\_ROM_small|data [10]),
	.datac(\_ROM_small|data [7]),
	.datad(\_CPU|_ALU|_Mux_16_2|out[6]~6_combout ),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux16_5|out[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux16_5|out[6]~17 .lut_mask = 16'h9660;
defparam \_CPU|_ALU|_Mux16_5|out[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N18
cycloneive_lcell_comb \_RAM_small|memory[11][3]~feeder (
// Equation(s):
// \_RAM_small|memory[11][3]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[3]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[3]~8_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[11][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[11][3]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[11][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N19
dffeas \_RAM_small|memory[11][3] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[11][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[11][3] .is_wysiwyg = "true";
defparam \_RAM_small|memory[11][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N8
cycloneive_lcell_comb \_RAM_small|memory[10][3]~feeder (
// Equation(s):
// \_RAM_small|memory[10][3]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[3]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[3]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[10][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[10][3]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[10][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N9
dffeas \_RAM_small|memory[10][3] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[10][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[10][3] .is_wysiwyg = "true";
defparam \_RAM_small|memory[10][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N28
cycloneive_lcell_comb \_RAM_small|memory[9][3]~feeder (
// Equation(s):
// \_RAM_small|memory[9][3]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[3]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[3]~8_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[9][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[9][3]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[9][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N29
dffeas \_RAM_small|memory[9][3] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[9][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[9][3] .is_wysiwyg = "true";
defparam \_RAM_small|memory[9][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N29
dffeas \_RAM_small|memory[8][3] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[3]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[8][3] .is_wysiwyg = "true";
defparam \_RAM_small|memory[8][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N28
cycloneive_lcell_comb \_RAM_small|Mux12~0 (
// Equation(s):
// \_RAM_small|Mux12~0_combout  = (\_Mux16|out[1]~2_combout  & (((\_Mux16|out[0]~3_combout )))) # (!\_Mux16|out[1]~2_combout  & ((\_Mux16|out[0]~3_combout  & (\_RAM_small|memory[9][3]~q )) # (!\_Mux16|out[0]~3_combout  & ((\_RAM_small|memory[8][3]~q )))))

	.dataa(\_RAM_small|memory[9][3]~q ),
	.datab(\_Mux16|out[1]~2_combout ),
	.datac(\_RAM_small|memory[8][3]~q ),
	.datad(\_Mux16|out[0]~3_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux12~0 .lut_mask = 16'hEE30;
defparam \_RAM_small|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y14_N14
cycloneive_lcell_comb \_RAM_small|Mux12~1 (
// Equation(s):
// \_RAM_small|Mux12~1_combout  = (\_Mux16|out[1]~2_combout  & ((\_RAM_small|Mux12~0_combout  & (\_RAM_small|memory[11][3]~q )) # (!\_RAM_small|Mux12~0_combout  & ((\_RAM_small|memory[10][3]~q ))))) # (!\_Mux16|out[1]~2_combout  & 
// (((\_RAM_small|Mux12~0_combout ))))

	.dataa(\_RAM_small|memory[11][3]~q ),
	.datab(\_RAM_small|memory[10][3]~q ),
	.datac(\_Mux16|out[1]~2_combout ),
	.datad(\_RAM_small|Mux12~0_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux12~1 .lut_mask = 16'hAFC0;
defparam \_RAM_small|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N26
cycloneive_lcell_comb \_RAM_small|memory[13][3]~feeder (
// Equation(s):
// \_RAM_small|memory[13][3]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[3]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[3]~8_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[13][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[13][3]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[13][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N27
dffeas \_RAM_small|memory[13][3] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[13][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[13][3] .is_wysiwyg = "true";
defparam \_RAM_small|memory[13][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N23
dffeas \_RAM_small|memory[15][3] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[3]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[15][3] .is_wysiwyg = "true";
defparam \_RAM_small|memory[15][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N8
cycloneive_lcell_comb \_RAM_small|memory[14][3]~feeder (
// Equation(s):
// \_RAM_small|memory[14][3]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[3]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[3]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[14][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[14][3]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[14][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N9
dffeas \_RAM_small|memory[14][3] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[14][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[14][3] .is_wysiwyg = "true";
defparam \_RAM_small|memory[14][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N3
dffeas \_RAM_small|memory[12][3] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[3]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[12][3] .is_wysiwyg = "true";
defparam \_RAM_small|memory[12][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N2
cycloneive_lcell_comb \_RAM_small|Mux12~7 (
// Equation(s):
// \_RAM_small|Mux12~7_combout  = (\_Mux16|out[1]~2_combout  & ((\_RAM_small|memory[14][3]~q ) # ((\_Mux16|out[0]~3_combout )))) # (!\_Mux16|out[1]~2_combout  & (((\_RAM_small|memory[12][3]~q  & !\_Mux16|out[0]~3_combout ))))

	.dataa(\_RAM_small|memory[14][3]~q ),
	.datab(\_Mux16|out[1]~2_combout ),
	.datac(\_RAM_small|memory[12][3]~q ),
	.datad(\_Mux16|out[0]~3_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux12~7 .lut_mask = 16'hCCB8;
defparam \_RAM_small|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N22
cycloneive_lcell_comb \_RAM_small|Mux12~8 (
// Equation(s):
// \_RAM_small|Mux12~8_combout  = (\_Mux16|out[0]~3_combout  & ((\_RAM_small|Mux12~7_combout  & ((\_RAM_small|memory[15][3]~q ))) # (!\_RAM_small|Mux12~7_combout  & (\_RAM_small|memory[13][3]~q )))) # (!\_Mux16|out[0]~3_combout  & 
// (((\_RAM_small|Mux12~7_combout ))))

	.dataa(\_Mux16|out[0]~3_combout ),
	.datab(\_RAM_small|memory[13][3]~q ),
	.datac(\_RAM_small|memory[15][3]~q ),
	.datad(\_RAM_small|Mux12~7_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux12~8 .lut_mask = 16'hF588;
defparam \_RAM_small|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N28
cycloneive_lcell_comb \_RAM_small|memory[5][3]~feeder (
// Equation(s):
// \_RAM_small|memory[5][3]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[3]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[3]~8_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[5][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[5][3]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[5][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N29
dffeas \_RAM_small|memory[5][3] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[5][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[5][3] .is_wysiwyg = "true";
defparam \_RAM_small|memory[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y15_N3
dffeas \_RAM_small|memory[7][3] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[3]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[7][3] .is_wysiwyg = "true";
defparam \_RAM_small|memory[7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N16
cycloneive_lcell_comb \_RAM_small|memory[6][3]~feeder (
// Equation(s):
// \_RAM_small|memory[6][3]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[3]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[3]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[6][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[6][3]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[6][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N17
dffeas \_RAM_small|memory[6][3] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[6][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[6][3] .is_wysiwyg = "true";
defparam \_RAM_small|memory[6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N1
dffeas \_RAM_small|memory[4][3] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[3]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[4][3] .is_wysiwyg = "true";
defparam \_RAM_small|memory[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N0
cycloneive_lcell_comb \_RAM_small|Mux12~2 (
// Equation(s):
// \_RAM_small|Mux12~2_combout  = (\_Mux16|out[0]~3_combout  & (((\_Mux16|out[1]~2_combout )))) # (!\_Mux16|out[0]~3_combout  & ((\_Mux16|out[1]~2_combout  & (\_RAM_small|memory[6][3]~q )) # (!\_Mux16|out[1]~2_combout  & ((\_RAM_small|memory[4][3]~q )))))

	.dataa(\_Mux16|out[0]~3_combout ),
	.datab(\_RAM_small|memory[6][3]~q ),
	.datac(\_RAM_small|memory[4][3]~q ),
	.datad(\_Mux16|out[1]~2_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux12~2 .lut_mask = 16'hEE50;
defparam \_RAM_small|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N2
cycloneive_lcell_comb \_RAM_small|Mux12~3 (
// Equation(s):
// \_RAM_small|Mux12~3_combout  = (\_Mux16|out[0]~3_combout  & ((\_RAM_small|Mux12~2_combout  & ((\_RAM_small|memory[7][3]~q ))) # (!\_RAM_small|Mux12~2_combout  & (\_RAM_small|memory[5][3]~q )))) # (!\_Mux16|out[0]~3_combout  & 
// (((\_RAM_small|Mux12~2_combout ))))

	.dataa(\_Mux16|out[0]~3_combout ),
	.datab(\_RAM_small|memory[5][3]~q ),
	.datac(\_RAM_small|memory[7][3]~q ),
	.datad(\_RAM_small|Mux12~2_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux12~3 .lut_mask = 16'hF588;
defparam \_RAM_small|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N20
cycloneive_lcell_comb \_RAM_small|memory[2][3]~feeder (
// Equation(s):
// \_RAM_small|memory[2][3]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[3]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[3]~8_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[2][3]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N21
dffeas \_RAM_small|memory[2][3] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[2][3] .is_wysiwyg = "true";
defparam \_RAM_small|memory[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N17
dffeas \_RAM_small|memory[3][3] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[3]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[3][3] .is_wysiwyg = "true";
defparam \_RAM_small|memory[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N0
cycloneive_lcell_comb \_RAM_small|memory[1][3]~feeder (
// Equation(s):
// \_RAM_small|memory[1][3]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[3]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[3]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[1][3]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N1
dffeas \_RAM_small|memory[1][3] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[1][3] .is_wysiwyg = "true";
defparam \_RAM_small|memory[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N3
dffeas \_RAM_small|memory[0][3] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[3]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[0][3] .is_wysiwyg = "true";
defparam \_RAM_small|memory[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N2
cycloneive_lcell_comb \_RAM_small|Mux12~4 (
// Equation(s):
// \_RAM_small|Mux12~4_combout  = (\_Mux16|out[1]~2_combout  & (((\_Mux16|out[0]~3_combout )))) # (!\_Mux16|out[1]~2_combout  & ((\_Mux16|out[0]~3_combout  & (\_RAM_small|memory[1][3]~q )) # (!\_Mux16|out[0]~3_combout  & ((\_RAM_small|memory[0][3]~q )))))

	.dataa(\_RAM_small|memory[1][3]~q ),
	.datab(\_Mux16|out[1]~2_combout ),
	.datac(\_RAM_small|memory[0][3]~q ),
	.datad(\_Mux16|out[0]~3_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux12~4 .lut_mask = 16'hEE30;
defparam \_RAM_small|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N16
cycloneive_lcell_comb \_RAM_small|Mux12~5 (
// Equation(s):
// \_RAM_small|Mux12~5_combout  = (\_Mux16|out[1]~2_combout  & ((\_RAM_small|Mux12~4_combout  & ((\_RAM_small|memory[3][3]~q ))) # (!\_RAM_small|Mux12~4_combout  & (\_RAM_small|memory[2][3]~q )))) # (!\_Mux16|out[1]~2_combout  & 
// (((\_RAM_small|Mux12~4_combout ))))

	.dataa(\_RAM_small|memory[2][3]~q ),
	.datab(\_Mux16|out[1]~2_combout ),
	.datac(\_RAM_small|memory[3][3]~q ),
	.datad(\_RAM_small|Mux12~4_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux12~5 .lut_mask = 16'hF388;
defparam \_RAM_small|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N14
cycloneive_lcell_comb \_RAM_small|Mux12~6 (
// Equation(s):
// \_RAM_small|Mux12~6_combout  = (\_Mux16|out[3]~1_combout  & (\_Mux16|out[2]~0_combout )) # (!\_Mux16|out[3]~1_combout  & ((\_Mux16|out[2]~0_combout  & (\_RAM_small|Mux12~3_combout )) # (!\_Mux16|out[2]~0_combout  & ((\_RAM_small|Mux12~5_combout )))))

	.dataa(\_Mux16|out[3]~1_combout ),
	.datab(\_Mux16|out[2]~0_combout ),
	.datac(\_RAM_small|Mux12~3_combout ),
	.datad(\_RAM_small|Mux12~5_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux12~6 .lut_mask = 16'hD9C8;
defparam \_RAM_small|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N14
cycloneive_lcell_comb \_RAM_small|Mux12~9 (
// Equation(s):
// \_RAM_small|Mux12~9_combout  = (\_Mux16|out[3]~1_combout  & ((\_RAM_small|Mux12~6_combout  & ((\_RAM_small|Mux12~8_combout ))) # (!\_RAM_small|Mux12~6_combout  & (\_RAM_small|Mux12~1_combout )))) # (!\_Mux16|out[3]~1_combout  & 
// (((\_RAM_small|Mux12~6_combout ))))

	.dataa(\_RAM_small|Mux12~1_combout ),
	.datab(\_Mux16|out[3]~1_combout ),
	.datac(\_RAM_small|Mux12~8_combout ),
	.datad(\_RAM_small|Mux12~6_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux12~9_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux12~9 .lut_mask = 16'hF388;
defparam \_RAM_small|Mux12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N15
dffeas \_RAM_small|data_out[3] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|Mux12~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|data_out[3] .is_wysiwyg = "true";
defparam \_RAM_small|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N8
cycloneive_lcell_comb \_CPU|_ALU|_Mux16_1|out[3]~8 (
// Equation(s):
// \_CPU|_ALU|_Mux16_1|out[3]~8_combout  = (!\_ROM_small|data [9] & ((\_ROM_small|data [12] & (\_RAM_small|data_out [3])) # (!\_ROM_small|data [12] & ((\_CPU|_ARegsiter|out [3])))))

	.dataa(\_RAM_small|data_out [3]),
	.datab(\_ROM_small|data [12]),
	.datac(\_ROM_small|data [9]),
	.datad(\_CPU|_ARegsiter|out [3]),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux16_1|out[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux16_1|out[3]~8 .lut_mask = 16'h0B08;
defparam \_CPU|_ALU|_Mux16_1|out[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N9
dffeas \_CPU|_DRegister|out[2] (
	.clk(\_CPU|loadD~clkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_CPU|_DRegister|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \_CPU|_DRegister|out[2] .is_wysiwyg = "true";
defparam \_CPU|_DRegister|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N8
cycloneive_lcell_comb \_CPU|_ALU|_Mux_16_2|out[2]~2 (
// Equation(s):
// \_CPU|_ALU|_Mux_16_2|out[2]~2_combout  = \_ROM_small|data [10] $ (((!\_ROM_small|data [11] & \_CPU|_DRegister|out [2])))

	.dataa(gnd),
	.datab(\_ROM_small|data [11]),
	.datac(\_CPU|_DRegister|out [2]),
	.datad(\_ROM_small|data [10]),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux_16_2|out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux_16_2|out[2]~2 .lut_mask = 16'hCF30;
defparam \_CPU|_ALU|_Mux_16_2|out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N4
cycloneive_lcell_comb \_RAM_small|memory[10][2]~feeder (
// Equation(s):
// \_RAM_small|memory[10][2]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[2]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[2]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[10][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[10][2]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[10][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N5
dffeas \_RAM_small|memory[10][2] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[10][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[10][2] .is_wysiwyg = "true";
defparam \_RAM_small|memory[10][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N31
dffeas \_RAM_small|memory[2][2] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[2][2] .is_wysiwyg = "true";
defparam \_RAM_small|memory[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N30
cycloneive_lcell_comb \_RAM_small|Mux13~0 (
// Equation(s):
// \_RAM_small|Mux13~0_combout  = (\_Mux16|out[3]~1_combout  & ((\_RAM_small|memory[10][2]~q ) # ((\_Mux16|out[2]~0_combout )))) # (!\_Mux16|out[3]~1_combout  & (((\_RAM_small|memory[2][2]~q  & !\_Mux16|out[2]~0_combout ))))

	.dataa(\_Mux16|out[3]~1_combout ),
	.datab(\_RAM_small|memory[10][2]~q ),
	.datac(\_RAM_small|memory[2][2]~q ),
	.datad(\_Mux16|out[2]~0_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux13~0 .lut_mask = 16'hAAD8;
defparam \_RAM_small|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N30
cycloneive_lcell_comb \_RAM_small|memory[14][2]~feeder (
// Equation(s):
// \_RAM_small|memory[14][2]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[2]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[2]~4_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[14][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[14][2]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[14][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N31
dffeas \_RAM_small|memory[14][2] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[14][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[14][2] .is_wysiwyg = "true";
defparam \_RAM_small|memory[14][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N21
dffeas \_RAM_small|memory[6][2] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[6][2] .is_wysiwyg = "true";
defparam \_RAM_small|memory[6][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N20
cycloneive_lcell_comb \_RAM_small|Mux13~1 (
// Equation(s):
// \_RAM_small|Mux13~1_combout  = (\_RAM_small|Mux13~0_combout  & ((\_RAM_small|memory[14][2]~q ) # ((!\_Mux16|out[2]~0_combout )))) # (!\_RAM_small|Mux13~0_combout  & (((\_RAM_small|memory[6][2]~q  & \_Mux16|out[2]~0_combout ))))

	.dataa(\_RAM_small|Mux13~0_combout ),
	.datab(\_RAM_small|memory[14][2]~q ),
	.datac(\_RAM_small|memory[6][2]~q ),
	.datad(\_Mux16|out[2]~0_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux13~1 .lut_mask = 16'hD8AA;
defparam \_RAM_small|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
cycloneive_lcell_comb \_RAM_small|memory[11][2]~feeder (
// Equation(s):
// \_RAM_small|memory[11][2]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[2]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[2]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[11][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[11][2]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[11][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N15
dffeas \_RAM_small|memory[11][2] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[11][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[11][2] .is_wysiwyg = "true";
defparam \_RAM_small|memory[11][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N9
dffeas \_RAM_small|memory[15][2] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[15][2] .is_wysiwyg = "true";
defparam \_RAM_small|memory[15][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N8
cycloneive_lcell_comb \_RAM_small|memory[7][2]~feeder (
// Equation(s):
// \_RAM_small|memory[7][2]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[2]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[2]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[7][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[7][2]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[7][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N9
dffeas \_RAM_small|memory[7][2] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[7][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[7][2] .is_wysiwyg = "true";
defparam \_RAM_small|memory[7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N19
dffeas \_RAM_small|memory[3][2] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[3][2] .is_wysiwyg = "true";
defparam \_RAM_small|memory[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N18
cycloneive_lcell_comb \_RAM_small|Mux13~7 (
// Equation(s):
// \_RAM_small|Mux13~7_combout  = (\_Mux16|out[2]~0_combout  & ((\_RAM_small|memory[7][2]~q ) # ((\_Mux16|out[3]~1_combout )))) # (!\_Mux16|out[2]~0_combout  & (((\_RAM_small|memory[3][2]~q  & !\_Mux16|out[3]~1_combout ))))

	.dataa(\_RAM_small|memory[7][2]~q ),
	.datab(\_Mux16|out[2]~0_combout ),
	.datac(\_RAM_small|memory[3][2]~q ),
	.datad(\_Mux16|out[3]~1_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux13~7 .lut_mask = 16'hCCB8;
defparam \_RAM_small|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N8
cycloneive_lcell_comb \_RAM_small|Mux13~8 (
// Equation(s):
// \_RAM_small|Mux13~8_combout  = (\_Mux16|out[3]~1_combout  & ((\_RAM_small|Mux13~7_combout  & ((\_RAM_small|memory[15][2]~q ))) # (!\_RAM_small|Mux13~7_combout  & (\_RAM_small|memory[11][2]~q )))) # (!\_Mux16|out[3]~1_combout  & 
// (((\_RAM_small|Mux13~7_combout ))))

	.dataa(\_RAM_small|memory[11][2]~q ),
	.datab(\_Mux16|out[3]~1_combout ),
	.datac(\_RAM_small|memory[15][2]~q ),
	.datad(\_RAM_small|Mux13~7_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux13~8 .lut_mask = 16'hF388;
defparam \_RAM_small|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N2
cycloneive_lcell_comb \_RAM_small|memory[4][2]~feeder (
// Equation(s):
// \_RAM_small|memory[4][2]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[2]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[2]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[4][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[4][2]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[4][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N3
dffeas \_RAM_small|memory[4][2] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[4][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[4][2] .is_wysiwyg = "true";
defparam \_RAM_small|memory[4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N9
dffeas \_RAM_small|memory[12][2] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[12][2] .is_wysiwyg = "true";
defparam \_RAM_small|memory[12][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N4
cycloneive_lcell_comb \_RAM_small|memory[0][2]~feeder (
// Equation(s):
// \_RAM_small|memory[0][2]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[2]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[2]~4_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[0][2]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N5
dffeas \_RAM_small|memory[0][2] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[0][2] .is_wysiwyg = "true";
defparam \_RAM_small|memory[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N29
dffeas \_RAM_small|memory[8][2] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[8][2] .is_wysiwyg = "true";
defparam \_RAM_small|memory[8][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N28
cycloneive_lcell_comb \_RAM_small|Mux13~4 (
// Equation(s):
// \_RAM_small|Mux13~4_combout  = (\_Mux16|out[2]~0_combout  & (((\_Mux16|out[3]~1_combout )))) # (!\_Mux16|out[2]~0_combout  & ((\_Mux16|out[3]~1_combout  & ((\_RAM_small|memory[8][2]~q ))) # (!\_Mux16|out[3]~1_combout  & (\_RAM_small|memory[0][2]~q ))))

	.dataa(\_RAM_small|memory[0][2]~q ),
	.datab(\_Mux16|out[2]~0_combout ),
	.datac(\_RAM_small|memory[8][2]~q ),
	.datad(\_Mux16|out[3]~1_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux13~4 .lut_mask = 16'hFC22;
defparam \_RAM_small|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N8
cycloneive_lcell_comb \_RAM_small|Mux13~5 (
// Equation(s):
// \_RAM_small|Mux13~5_combout  = (\_Mux16|out[2]~0_combout  & ((\_RAM_small|Mux13~4_combout  & ((\_RAM_small|memory[12][2]~q ))) # (!\_RAM_small|Mux13~4_combout  & (\_RAM_small|memory[4][2]~q )))) # (!\_Mux16|out[2]~0_combout  & 
// (((\_RAM_small|Mux13~4_combout ))))

	.dataa(\_RAM_small|memory[4][2]~q ),
	.datab(\_Mux16|out[2]~0_combout ),
	.datac(\_RAM_small|memory[12][2]~q ),
	.datad(\_RAM_small|Mux13~4_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux13~5 .lut_mask = 16'hF388;
defparam \_RAM_small|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N30
cycloneive_lcell_comb \_RAM_small|memory[9][2]~feeder (
// Equation(s):
// \_RAM_small|memory[9][2]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[2]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[2]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[9][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[9][2]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[9][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N31
dffeas \_RAM_small|memory[9][2] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[9][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[9][2] .is_wysiwyg = "true";
defparam \_RAM_small|memory[9][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N15
dffeas \_RAM_small|memory[13][2] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[13][2] .is_wysiwyg = "true";
defparam \_RAM_small|memory[13][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N30
cycloneive_lcell_comb \_RAM_small|memory[5][2]~feeder (
// Equation(s):
// \_RAM_small|memory[5][2]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[2]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[2]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[5][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[5][2]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[5][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N31
dffeas \_RAM_small|memory[5][2] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[5][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[5][2] .is_wysiwyg = "true";
defparam \_RAM_small|memory[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N9
dffeas \_RAM_small|memory[1][2] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[1][2] .is_wysiwyg = "true";
defparam \_RAM_small|memory[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N8
cycloneive_lcell_comb \_RAM_small|Mux13~2 (
// Equation(s):
// \_RAM_small|Mux13~2_combout  = (\_Mux16|out[3]~1_combout  & (((\_Mux16|out[2]~0_combout )))) # (!\_Mux16|out[3]~1_combout  & ((\_Mux16|out[2]~0_combout  & (\_RAM_small|memory[5][2]~q )) # (!\_Mux16|out[2]~0_combout  & ((\_RAM_small|memory[1][2]~q )))))

	.dataa(\_Mux16|out[3]~1_combout ),
	.datab(\_RAM_small|memory[5][2]~q ),
	.datac(\_RAM_small|memory[1][2]~q ),
	.datad(\_Mux16|out[2]~0_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux13~2 .lut_mask = 16'hEE50;
defparam \_RAM_small|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
cycloneive_lcell_comb \_RAM_small|Mux13~3 (
// Equation(s):
// \_RAM_small|Mux13~3_combout  = (\_Mux16|out[3]~1_combout  & ((\_RAM_small|Mux13~2_combout  & ((\_RAM_small|memory[13][2]~q ))) # (!\_RAM_small|Mux13~2_combout  & (\_RAM_small|memory[9][2]~q )))) # (!\_Mux16|out[3]~1_combout  & 
// (((\_RAM_small|Mux13~2_combout ))))

	.dataa(\_RAM_small|memory[9][2]~q ),
	.datab(\_Mux16|out[3]~1_combout ),
	.datac(\_RAM_small|memory[13][2]~q ),
	.datad(\_RAM_small|Mux13~2_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux13~3 .lut_mask = 16'hF388;
defparam \_RAM_small|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N2
cycloneive_lcell_comb \_RAM_small|Mux13~6 (
// Equation(s):
// \_RAM_small|Mux13~6_combout  = (\_Mux16|out[1]~2_combout  & (\_Mux16|out[0]~3_combout )) # (!\_Mux16|out[1]~2_combout  & ((\_Mux16|out[0]~3_combout  & ((\_RAM_small|Mux13~3_combout ))) # (!\_Mux16|out[0]~3_combout  & (\_RAM_small|Mux13~5_combout ))))

	.dataa(\_Mux16|out[1]~2_combout ),
	.datab(\_Mux16|out[0]~3_combout ),
	.datac(\_RAM_small|Mux13~5_combout ),
	.datad(\_RAM_small|Mux13~3_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux13~6 .lut_mask = 16'hDC98;
defparam \_RAM_small|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N4
cycloneive_lcell_comb \_RAM_small|Mux13~9 (
// Equation(s):
// \_RAM_small|Mux13~9_combout  = (\_Mux16|out[1]~2_combout  & ((\_RAM_small|Mux13~6_combout  & ((\_RAM_small|Mux13~8_combout ))) # (!\_RAM_small|Mux13~6_combout  & (\_RAM_small|Mux13~1_combout )))) # (!\_Mux16|out[1]~2_combout  & 
// (((\_RAM_small|Mux13~6_combout ))))

	.dataa(\_Mux16|out[1]~2_combout ),
	.datab(\_RAM_small|Mux13~1_combout ),
	.datac(\_RAM_small|Mux13~8_combout ),
	.datad(\_RAM_small|Mux13~6_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux13~9 .lut_mask = 16'hF588;
defparam \_RAM_small|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N5
dffeas \_RAM_small|data_out[2] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|Mux13~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|data_out[2] .is_wysiwyg = "true";
defparam \_RAM_small|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N26
cycloneive_lcell_comb \_CPU|_ALU|_Mux16_1|out[2]~1 (
// Equation(s):
// \_CPU|_ALU|_Mux16_1|out[2]~1_combout  = (!\_ROM_small|data [9] & ((\_ROM_small|data [12] & (\_RAM_small|data_out [2])) # (!\_ROM_small|data [12] & ((\_CPU|_ARegsiter|out [2])))))

	.dataa(\_RAM_small|data_out [2]),
	.datab(\_ROM_small|data [12]),
	.datac(\_ROM_small|data [9]),
	.datad(\_CPU|_ARegsiter|out [2]),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux16_1|out[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux16_1|out[2]~1 .lut_mask = 16'h0B08;
defparam \_CPU|_ALU|_Mux16_1|out[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N30
cycloneive_lcell_comb \_CPU|_ALU|_Add16|_FullAdder_2|carry~0 (
// Equation(s):
// \_CPU|_ALU|_Add16|_FullAdder_2|carry~0_combout  = (\_CPU|_ALU|_Mux_16_2|out[2]~2_combout  & ((\_CPU|_ALU|_Add16|_FullAdder_1|carry~0_combout ) # (\_ROM_small|data [10] $ (\_CPU|_ALU|_Mux16_1|out[2]~1_combout )))) # (!\_CPU|_ALU|_Mux_16_2|out[2]~2_combout  
// & (\_CPU|_ALU|_Add16|_FullAdder_1|carry~0_combout  & (\_ROM_small|data [10] $ (\_CPU|_ALU|_Mux16_1|out[2]~1_combout ))))

	.dataa(\_ROM_small|data [10]),
	.datab(\_CPU|_ALU|_Mux_16_2|out[2]~2_combout ),
	.datac(\_CPU|_ALU|_Mux16_1|out[2]~1_combout ),
	.datad(\_CPU|_ALU|_Add16|_FullAdder_1|carry~0_combout ),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Add16|_FullAdder_2|carry~0_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Add16|_FullAdder_2|carry~0 .lut_mask = 16'hDE48;
defparam \_CPU|_ALU|_Add16|_FullAdder_2|carry~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N12
cycloneive_lcell_comb \_CPU|_ALU|_Add16|_FullAdder_3|carry~0 (
// Equation(s):
// \_CPU|_ALU|_Add16|_FullAdder_3|carry~0_combout  = (\_CPU|_ALU|_Add16|_FullAdder_2|carry~0_combout  & ((\_CPU|_ALU|_Mux_16_2|out[3]~9_combout ) # (\_ROM_small|data [10] $ (\_CPU|_ALU|_Mux16_1|out[3]~8_combout )))) # 
// (!\_CPU|_ALU|_Add16|_FullAdder_2|carry~0_combout  & (\_CPU|_ALU|_Mux_16_2|out[3]~9_combout  & (\_ROM_small|data [10] $ (\_CPU|_ALU|_Mux16_1|out[3]~8_combout ))))

	.dataa(\_ROM_small|data [10]),
	.datab(\_CPU|_ALU|_Mux16_1|out[3]~8_combout ),
	.datac(\_CPU|_ALU|_Add16|_FullAdder_2|carry~0_combout ),
	.datad(\_CPU|_ALU|_Mux_16_2|out[3]~9_combout ),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Add16|_FullAdder_3|carry~0_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Add16|_FullAdder_3|carry~0 .lut_mask = 16'hF660;
defparam \_CPU|_ALU|_Add16|_FullAdder_3|carry~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N6
cycloneive_lcell_comb \_RAM_small|memory[9][4]~feeder (
// Equation(s):
// \_RAM_small|memory[9][4]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[4]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[4]~20_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[9][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[9][4]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[9][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N7
dffeas \_RAM_small|memory[9][4] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[9][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[9][4] .is_wysiwyg = "true";
defparam \_RAM_small|memory[9][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N7
dffeas \_RAM_small|memory[1][4] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[4]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[1][4] .is_wysiwyg = "true";
defparam \_RAM_small|memory[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N6
cycloneive_lcell_comb \_RAM_small|Mux11~0 (
// Equation(s):
// \_RAM_small|Mux11~0_combout  = (\_Mux16|out[2]~0_combout  & (((\_Mux16|out[3]~1_combout )))) # (!\_Mux16|out[2]~0_combout  & ((\_Mux16|out[3]~1_combout  & (\_RAM_small|memory[9][4]~q )) # (!\_Mux16|out[3]~1_combout  & ((\_RAM_small|memory[1][4]~q )))))

	.dataa(\_RAM_small|memory[9][4]~q ),
	.datab(\_Mux16|out[2]~0_combout ),
	.datac(\_RAM_small|memory[1][4]~q ),
	.datad(\_Mux16|out[3]~1_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux11~0 .lut_mask = 16'hEE30;
defparam \_RAM_small|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
cycloneive_lcell_comb \_RAM_small|memory[13][4]~feeder (
// Equation(s):
// \_RAM_small|memory[13][4]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[4]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[4]~20_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[13][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[13][4]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[13][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N29
dffeas \_RAM_small|memory[13][4] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[13][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[13][4] .is_wysiwyg = "true";
defparam \_RAM_small|memory[13][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N25
dffeas \_RAM_small|memory[5][4] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[4]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[5][4] .is_wysiwyg = "true";
defparam \_RAM_small|memory[5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N24
cycloneive_lcell_comb \_RAM_small|Mux11~1 (
// Equation(s):
// \_RAM_small|Mux11~1_combout  = (\_RAM_small|Mux11~0_combout  & ((\_RAM_small|memory[13][4]~q ) # ((!\_Mux16|out[2]~0_combout )))) # (!\_RAM_small|Mux11~0_combout  & (((\_RAM_small|memory[5][4]~q  & \_Mux16|out[2]~0_combout ))))

	.dataa(\_RAM_small|Mux11~0_combout ),
	.datab(\_RAM_small|memory[13][4]~q ),
	.datac(\_RAM_small|memory[5][4]~q ),
	.datad(\_Mux16|out[2]~0_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux11~1 .lut_mask = 16'hD8AA;
defparam \_RAM_small|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N26
cycloneive_lcell_comb \_RAM_small|memory[7][4]~feeder (
// Equation(s):
// \_RAM_small|memory[7][4]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[4]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[4]~20_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[7][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[7][4]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[7][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N27
dffeas \_RAM_small|memory[7][4] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[7][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[7][4] .is_wysiwyg = "true";
defparam \_RAM_small|memory[7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N27
dffeas \_RAM_small|memory[15][4] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[4]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[15][4] .is_wysiwyg = "true";
defparam \_RAM_small|memory[15][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N20
cycloneive_lcell_comb \_RAM_small|memory[11][4]~feeder (
// Equation(s):
// \_RAM_small|memory[11][4]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[4]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[4]~20_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[11][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[11][4]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[11][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N21
dffeas \_RAM_small|memory[11][4] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[11][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[11][4] .is_wysiwyg = "true";
defparam \_RAM_small|memory[11][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N21
dffeas \_RAM_small|memory[3][4] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[4]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[3][4] .is_wysiwyg = "true";
defparam \_RAM_small|memory[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N20
cycloneive_lcell_comb \_RAM_small|Mux11~7 (
// Equation(s):
// \_RAM_small|Mux11~7_combout  = (\_Mux16|out[2]~0_combout  & (((\_Mux16|out[3]~1_combout )))) # (!\_Mux16|out[2]~0_combout  & ((\_Mux16|out[3]~1_combout  & (\_RAM_small|memory[11][4]~q )) # (!\_Mux16|out[3]~1_combout  & ((\_RAM_small|memory[3][4]~q )))))

	.dataa(\_RAM_small|memory[11][4]~q ),
	.datab(\_Mux16|out[2]~0_combout ),
	.datac(\_RAM_small|memory[3][4]~q ),
	.datad(\_Mux16|out[3]~1_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux11~7 .lut_mask = 16'hEE30;
defparam \_RAM_small|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N22
cycloneive_lcell_comb \_RAM_small|Mux11~8 (
// Equation(s):
// \_RAM_small|Mux11~8_combout  = (\_Mux16|out[2]~0_combout  & ((\_RAM_small|Mux11~7_combout  & ((\_RAM_small|memory[15][4]~q ))) # (!\_RAM_small|Mux11~7_combout  & (\_RAM_small|memory[7][4]~q )))) # (!\_Mux16|out[2]~0_combout  & 
// (((\_RAM_small|Mux11~7_combout ))))

	.dataa(\_RAM_small|memory[7][4]~q ),
	.datab(\_Mux16|out[2]~0_combout ),
	.datac(\_RAM_small|memory[15][4]~q ),
	.datad(\_RAM_small|Mux11~7_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux11~8 .lut_mask = 16'hF388;
defparam \_RAM_small|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N30
cycloneive_lcell_comb \_RAM_small|memory[10][4]~feeder (
// Equation(s):
// \_RAM_small|memory[10][4]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[4]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[4]~20_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[10][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[10][4]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[10][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N31
dffeas \_RAM_small|memory[10][4] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[10][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[10][4] .is_wysiwyg = "true";
defparam \_RAM_small|memory[10][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N21
dffeas \_RAM_small|memory[14][4] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[4]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[14][4] .is_wysiwyg = "true";
defparam \_RAM_small|memory[14][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N4
cycloneive_lcell_comb \_RAM_small|memory[6][4]~feeder (
// Equation(s):
// \_RAM_small|memory[6][4]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[4]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[4]~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[6][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[6][4]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[6][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N5
dffeas \_RAM_small|memory[6][4] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[6][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[6][4] .is_wysiwyg = "true";
defparam \_RAM_small|memory[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N27
dffeas \_RAM_small|memory[2][4] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[4]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[2][4] .is_wysiwyg = "true";
defparam \_RAM_small|memory[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N26
cycloneive_lcell_comb \_RAM_small|Mux11~2 (
// Equation(s):
// \_RAM_small|Mux11~2_combout  = (\_Mux16|out[3]~1_combout  & (((\_Mux16|out[2]~0_combout )))) # (!\_Mux16|out[3]~1_combout  & ((\_Mux16|out[2]~0_combout  & (\_RAM_small|memory[6][4]~q )) # (!\_Mux16|out[2]~0_combout  & ((\_RAM_small|memory[2][4]~q )))))

	.dataa(\_Mux16|out[3]~1_combout ),
	.datab(\_RAM_small|memory[6][4]~q ),
	.datac(\_RAM_small|memory[2][4]~q ),
	.datad(\_Mux16|out[2]~0_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux11~2 .lut_mask = 16'hEE50;
defparam \_RAM_small|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N20
cycloneive_lcell_comb \_RAM_small|Mux11~3 (
// Equation(s):
// \_RAM_small|Mux11~3_combout  = (\_Mux16|out[3]~1_combout  & ((\_RAM_small|Mux11~2_combout  & ((\_RAM_small|memory[14][4]~q ))) # (!\_RAM_small|Mux11~2_combout  & (\_RAM_small|memory[10][4]~q )))) # (!\_Mux16|out[3]~1_combout  & 
// (((\_RAM_small|Mux11~2_combout ))))

	.dataa(\_Mux16|out[3]~1_combout ),
	.datab(\_RAM_small|memory[10][4]~q ),
	.datac(\_RAM_small|memory[14][4]~q ),
	.datad(\_RAM_small|Mux11~2_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux11~3 .lut_mask = 16'hF588;
defparam \_RAM_small|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N24
cycloneive_lcell_comb \_RAM_small|memory[0][4]~feeder (
// Equation(s):
// \_RAM_small|memory[0][4]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[4]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[4]~20_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[0][4]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N25
dffeas \_RAM_small|memory[0][4] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[0][4] .is_wysiwyg = "true";
defparam \_RAM_small|memory[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N26
cycloneive_lcell_comb \_RAM_small|memory[4][4]~feeder (
// Equation(s):
// \_RAM_small|memory[4][4]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[4]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[4]~20_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[4][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[4][4]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[4][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N27
dffeas \_RAM_small|memory[4][4] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[4][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[4][4] .is_wysiwyg = "true";
defparam \_RAM_small|memory[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N14
cycloneive_lcell_comb \_RAM_small|Mux11~4 (
// Equation(s):
// \_RAM_small|Mux11~4_combout  = (\_Mux16|out[2]~0_combout  & (((\_RAM_small|memory[4][4]~q ) # (\_Mux16|out[3]~1_combout )))) # (!\_Mux16|out[2]~0_combout  & (\_RAM_small|memory[0][4]~q  & ((!\_Mux16|out[3]~1_combout ))))

	.dataa(\_Mux16|out[2]~0_combout ),
	.datab(\_RAM_small|memory[0][4]~q ),
	.datac(\_RAM_small|memory[4][4]~q ),
	.datad(\_Mux16|out[3]~1_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux11~4 .lut_mask = 16'hAAE4;
defparam \_RAM_small|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N4
cycloneive_lcell_comb \_RAM_small|memory[8][4]~feeder (
// Equation(s):
// \_RAM_small|memory[8][4]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[4]~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[4]~20_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[8][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[8][4]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[8][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N5
dffeas \_RAM_small|memory[8][4] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[8][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[8][4] .is_wysiwyg = "true";
defparam \_RAM_small|memory[8][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y12_N3
dffeas \_RAM_small|memory[12][4] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[4]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[12][4] .is_wysiwyg = "true";
defparam \_RAM_small|memory[12][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N2
cycloneive_lcell_comb \_RAM_small|Mux11~5 (
// Equation(s):
// \_RAM_small|Mux11~5_combout  = (\_RAM_small|Mux11~4_combout  & (((\_RAM_small|memory[12][4]~q ) # (!\_Mux16|out[3]~1_combout )))) # (!\_RAM_small|Mux11~4_combout  & (\_RAM_small|memory[8][4]~q  & ((\_Mux16|out[3]~1_combout ))))

	.dataa(\_RAM_small|Mux11~4_combout ),
	.datab(\_RAM_small|memory[8][4]~q ),
	.datac(\_RAM_small|memory[12][4]~q ),
	.datad(\_Mux16|out[3]~1_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux11~5 .lut_mask = 16'hE4AA;
defparam \_RAM_small|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N28
cycloneive_lcell_comb \_RAM_small|Mux11~6 (
// Equation(s):
// \_RAM_small|Mux11~6_combout  = (\_Mux16|out[0]~3_combout  & (\_Mux16|out[1]~2_combout )) # (!\_Mux16|out[0]~3_combout  & ((\_Mux16|out[1]~2_combout  & (\_RAM_small|Mux11~3_combout )) # (!\_Mux16|out[1]~2_combout  & ((\_RAM_small|Mux11~5_combout )))))

	.dataa(\_Mux16|out[0]~3_combout ),
	.datab(\_Mux16|out[1]~2_combout ),
	.datac(\_RAM_small|Mux11~3_combout ),
	.datad(\_RAM_small|Mux11~5_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux11~6 .lut_mask = 16'hD9C8;
defparam \_RAM_small|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N8
cycloneive_lcell_comb \_RAM_small|Mux11~9 (
// Equation(s):
// \_RAM_small|Mux11~9_combout  = (\_Mux16|out[0]~3_combout  & ((\_RAM_small|Mux11~6_combout  & ((\_RAM_small|Mux11~8_combout ))) # (!\_RAM_small|Mux11~6_combout  & (\_RAM_small|Mux11~1_combout )))) # (!\_Mux16|out[0]~3_combout  & 
// (((\_RAM_small|Mux11~6_combout ))))

	.dataa(\_Mux16|out[0]~3_combout ),
	.datab(\_RAM_small|Mux11~1_combout ),
	.datac(\_RAM_small|Mux11~8_combout ),
	.datad(\_RAM_small|Mux11~6_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux11~9_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux11~9 .lut_mask = 16'hF588;
defparam \_RAM_small|Mux11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y12_N9
dffeas \_RAM_small|data_out[4] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|Mux11~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|data_out[4] .is_wysiwyg = "true";
defparam \_RAM_small|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N30
cycloneive_lcell_comb \_CPU|_Mux16_ARegInput|out[4]~4 (
// Equation(s):
// \_CPU|_Mux16_ARegInput|out[4]~4_combout  = (\_ROM_small|data [15] & ((\_ROM_small|data [5] & ((\_CPU|_ALU|_Mux16_5|out[4]~20_combout ))) # (!\_ROM_small|data [5] & (\_ROM_small|data [4])))) # (!\_ROM_small|data [15] & (\_ROM_small|data [4]))

	.dataa(\_ROM_small|data [15]),
	.datab(\_ROM_small|data [4]),
	.datac(\_ROM_small|data [5]),
	.datad(\_CPU|_ALU|_Mux16_5|out[4]~20_combout ),
	.cin(gnd),
	.combout(\_CPU|_Mux16_ARegInput|out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_Mux16_ARegInput|out[4]~4 .lut_mask = 16'hEC4C;
defparam \_CPU|_Mux16_ARegInput|out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N31
dffeas \_CPU|_ARegsiter|out[4] (
	.clk(\_CPU|loadA~clkctrl_outclk ),
	.d(\_CPU|_Mux16_ARegInput|out[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_CPU|_ARegsiter|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \_CPU|_ARegsiter|out[4] .is_wysiwyg = "true";
defparam \_CPU|_ARegsiter|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N0
cycloneive_lcell_comb \_CPU|_ALU|_Mux16_1|out[4]~7 (
// Equation(s):
// \_CPU|_ALU|_Mux16_1|out[4]~7_combout  = (!\_ROM_small|data [9] & ((\_ROM_small|data [12] & (\_RAM_small|data_out [4])) # (!\_ROM_small|data [12] & ((\_CPU|_ARegsiter|out [4])))))

	.dataa(\_RAM_small|data_out [4]),
	.datab(\_ROM_small|data [9]),
	.datac(\_ROM_small|data [12]),
	.datad(\_CPU|_ARegsiter|out [4]),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux16_1|out[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux16_1|out[4]~7 .lut_mask = 16'h2320;
defparam \_CPU|_ALU|_Mux16_1|out[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N10
cycloneive_lcell_comb \_CPU|_ALU|_Mux16_5|out[4]~19 (
// Equation(s):
// \_CPU|_ALU|_Mux16_5|out[4]~19_combout  = (\_CPU|_ALU|_Mux_16_2|out[4]~8_combout  & (\_ROM_small|data [10] $ (\_ROM_small|data [7] $ (\_CPU|_ALU|_Mux16_1|out[4]~7_combout )))) # (!\_CPU|_ALU|_Mux_16_2|out[4]~8_combout  & (\_ROM_small|data [7] & 
// (\_ROM_small|data [10] $ (\_CPU|_ALU|_Mux16_1|out[4]~7_combout ))))

	.dataa(\_CPU|_ALU|_Mux_16_2|out[4]~8_combout ),
	.datab(\_ROM_small|data [10]),
	.datac(\_ROM_small|data [7]),
	.datad(\_CPU|_ALU|_Mux16_1|out[4]~7_combout ),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux16_5|out[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux16_5|out[4]~19 .lut_mask = 16'h9268;
defparam \_CPU|_ALU|_Mux16_5|out[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N0
cycloneive_lcell_comb \_CPU|_ALU|_Mux16_5|out[4]~20 (
// Equation(s):
// \_CPU|_ALU|_Mux16_5|out[4]~20_combout  = \_ROM_small|data [6] $ (\_CPU|_ALU|_Mux16_5|out[4]~19_combout  $ (((\_CPU|_ALU|_Add16|_FullAdder_3|carry~0_combout  & \_ROM_small|data [7]))))

	.dataa(\_CPU|_ALU|_Add16|_FullAdder_3|carry~0_combout ),
	.datab(\_ROM_small|data [6]),
	.datac(\_ROM_small|data [7]),
	.datad(\_CPU|_ALU|_Mux16_5|out[4]~19_combout ),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux16_5|out[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux16_5|out[4]~20 .lut_mask = 16'h936C;
defparam \_CPU|_ALU|_Mux16_5|out[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N17
dffeas \_CPU|_DRegister|out[4] (
	.clk(\_CPU|loadD~clkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[4]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_CPU|_DRegister|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \_CPU|_DRegister|out[4] .is_wysiwyg = "true";
defparam \_CPU|_DRegister|out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N16
cycloneive_lcell_comb \_CPU|_ALU|_Mux_16_2|out[4]~8 (
// Equation(s):
// \_CPU|_ALU|_Mux_16_2|out[4]~8_combout  = \_ROM_small|data [10] $ (((!\_ROM_small|data [11] & \_CPU|_DRegister|out [4])))

	.dataa(gnd),
	.datab(\_ROM_small|data [11]),
	.datac(\_CPU|_DRegister|out [4]),
	.datad(\_ROM_small|data [10]),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux_16_2|out[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux_16_2|out[4]~8 .lut_mask = 16'hCF30;
defparam \_CPU|_ALU|_Mux_16_2|out[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N2
cycloneive_lcell_comb \_CPU|_ALU|_Add16|_FullAdder_4|carry~0 (
// Equation(s):
// \_CPU|_ALU|_Add16|_FullAdder_4|carry~0_combout  = (\_CPU|_ALU|_Mux_16_2|out[4]~8_combout  & ((\_CPU|_ALU|_Add16|_FullAdder_3|carry~0_combout ) # (\_ROM_small|data [10] $ (\_CPU|_ALU|_Mux16_1|out[4]~7_combout )))) # (!\_CPU|_ALU|_Mux_16_2|out[4]~8_combout  
// & (\_CPU|_ALU|_Add16|_FullAdder_3|carry~0_combout  & (\_ROM_small|data [10] $ (\_CPU|_ALU|_Mux16_1|out[4]~7_combout ))))

	.dataa(\_CPU|_ALU|_Mux_16_2|out[4]~8_combout ),
	.datab(\_ROM_small|data [10]),
	.datac(\_CPU|_ALU|_Mux16_1|out[4]~7_combout ),
	.datad(\_CPU|_ALU|_Add16|_FullAdder_3|carry~0_combout ),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Add16|_FullAdder_4|carry~0_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Add16|_FullAdder_4|carry~0 .lut_mask = 16'hBE28;
defparam \_CPU|_ALU|_Add16|_FullAdder_4|carry~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N15
dffeas \_CPU|_DRegister|out[5] (
	.clk(\_CPU|loadD~clkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[5]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_CPU|_DRegister|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \_CPU|_DRegister|out[5] .is_wysiwyg = "true";
defparam \_CPU|_DRegister|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N14
cycloneive_lcell_comb \_CPU|_ALU|_Mux_16_2|out[5]~7 (
// Equation(s):
// \_CPU|_ALU|_Mux_16_2|out[5]~7_combout  = \_ROM_small|data [10] $ (((!\_ROM_small|data [11] & \_CPU|_DRegister|out [5])))

	.dataa(gnd),
	.datab(\_ROM_small|data [11]),
	.datac(\_CPU|_DRegister|out [5]),
	.datad(\_ROM_small|data [10]),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux_16_2|out[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux_16_2|out[5]~7 .lut_mask = 16'hCF30;
defparam \_CPU|_ALU|_Mux_16_2|out[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N26
cycloneive_lcell_comb \_CPU|_ALU|_Mux16_5|out[5]~15 (
// Equation(s):
// \_CPU|_ALU|_Mux16_5|out[5]~15_combout  = (\_CPU|_ALU|_Mux_16_2|out[5]~7_combout  & (\_ROM_small|data [10] $ (\_CPU|_ALU|_Mux16_1|out[5]~6_combout  $ (\_ROM_small|data [7])))) # (!\_CPU|_ALU|_Mux_16_2|out[5]~7_combout  & (\_ROM_small|data [7] & 
// (\_ROM_small|data [10] $ (\_CPU|_ALU|_Mux16_1|out[5]~6_combout ))))

	.dataa(\_CPU|_ALU|_Mux_16_2|out[5]~7_combout ),
	.datab(\_ROM_small|data [10]),
	.datac(\_CPU|_ALU|_Mux16_1|out[5]~6_combout ),
	.datad(\_ROM_small|data [7]),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux16_5|out[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux16_5|out[5]~15 .lut_mask = 16'h9628;
defparam \_CPU|_ALU|_Mux16_5|out[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N20
cycloneive_lcell_comb \_CPU|_ALU|_Mux16_5|out[5]~16 (
// Equation(s):
// \_CPU|_ALU|_Mux16_5|out[5]~16_combout  = \_CPU|_ALU|_Mux16_5|out[5]~15_combout  $ (\_ROM_small|data [6] $ (((\_CPU|_ALU|_Add16|_FullAdder_4|carry~0_combout  & \_ROM_small|data [7]))))

	.dataa(\_CPU|_ALU|_Add16|_FullAdder_4|carry~0_combout ),
	.datab(\_CPU|_ALU|_Mux16_5|out[5]~15_combout ),
	.datac(\_ROM_small|data [6]),
	.datad(\_ROM_small|data [7]),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux16_5|out[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux16_5|out[5]~16 .lut_mask = 16'h963C;
defparam \_CPU|_ALU|_Mux16_5|out[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N18
cycloneive_lcell_comb \_RAM_small|memory[7][5]~feeder (
// Equation(s):
// \_RAM_small|memory[7][5]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[5]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[5]~16_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[7][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[7][5]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[7][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N19
dffeas \_RAM_small|memory[7][5] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[7][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[7][5] .is_wysiwyg = "true";
defparam \_RAM_small|memory[7][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N9
dffeas \_RAM_small|memory[6][5] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[5]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[6][5] .is_wysiwyg = "true";
defparam \_RAM_small|memory[6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N22
cycloneive_lcell_comb \_RAM_small|memory[5][5]~feeder (
// Equation(s):
// \_RAM_small|memory[5][5]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[5]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[5]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[5][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[5][5]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[5][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N23
dffeas \_RAM_small|memory[5][5] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[5][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[5][5] .is_wysiwyg = "true";
defparam \_RAM_small|memory[5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N12
cycloneive_lcell_comb \_RAM_small|memory[4][5]~feeder (
// Equation(s):
// \_RAM_small|memory[4][5]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[5]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[5]~16_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[4][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[4][5]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[4][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N13
dffeas \_RAM_small|memory[4][5] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[4][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[4][5] .is_wysiwyg = "true";
defparam \_RAM_small|memory[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N24
cycloneive_lcell_comb \_RAM_small|Mux10~0 (
// Equation(s):
// \_RAM_small|Mux10~0_combout  = (\_Mux16|out[1]~2_combout  & (((\_Mux16|out[0]~3_combout )))) # (!\_Mux16|out[1]~2_combout  & ((\_Mux16|out[0]~3_combout  & (\_RAM_small|memory[5][5]~q )) # (!\_Mux16|out[0]~3_combout  & ((\_RAM_small|memory[4][5]~q )))))

	.dataa(\_RAM_small|memory[5][5]~q ),
	.datab(\_RAM_small|memory[4][5]~q ),
	.datac(\_Mux16|out[1]~2_combout ),
	.datad(\_Mux16|out[0]~3_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux10~0 .lut_mask = 16'hFA0C;
defparam \_RAM_small|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N8
cycloneive_lcell_comb \_RAM_small|Mux10~1 (
// Equation(s):
// \_RAM_small|Mux10~1_combout  = (\_Mux16|out[1]~2_combout  & ((\_RAM_small|Mux10~0_combout  & (\_RAM_small|memory[7][5]~q )) # (!\_RAM_small|Mux10~0_combout  & ((\_RAM_small|memory[6][5]~q ))))) # (!\_Mux16|out[1]~2_combout  & 
// (((\_RAM_small|Mux10~0_combout ))))

	.dataa(\_Mux16|out[1]~2_combout ),
	.datab(\_RAM_small|memory[7][5]~q ),
	.datac(\_RAM_small|memory[6][5]~q ),
	.datad(\_RAM_small|Mux10~0_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux10~1 .lut_mask = 16'hDDA0;
defparam \_RAM_small|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N4
cycloneive_lcell_comb \_RAM_small|memory[14][5]~feeder (
// Equation(s):
// \_RAM_small|memory[14][5]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[5]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[5]~16_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[14][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[14][5]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[14][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N5
dffeas \_RAM_small|memory[14][5] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[14][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[14][5] .is_wysiwyg = "true";
defparam \_RAM_small|memory[14][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N9
dffeas \_RAM_small|memory[15][5] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[5]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[15][5] .is_wysiwyg = "true";
defparam \_RAM_small|memory[15][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N30
cycloneive_lcell_comb \_RAM_small|memory[13][5]~feeder (
// Equation(s):
// \_RAM_small|memory[13][5]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[5]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[5]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[13][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[13][5]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[13][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N31
dffeas \_RAM_small|memory[13][5] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[13][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[13][5] .is_wysiwyg = "true";
defparam \_RAM_small|memory[13][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N3
dffeas \_RAM_small|memory[12][5] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[5]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[12][5] .is_wysiwyg = "true";
defparam \_RAM_small|memory[12][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N2
cycloneive_lcell_comb \_RAM_small|Mux10~7 (
// Equation(s):
// \_RAM_small|Mux10~7_combout  = (\_Mux16|out[0]~3_combout  & ((\_RAM_small|memory[13][5]~q ) # ((\_Mux16|out[1]~2_combout )))) # (!\_Mux16|out[0]~3_combout  & (((\_RAM_small|memory[12][5]~q  & !\_Mux16|out[1]~2_combout ))))

	.dataa(\_RAM_small|memory[13][5]~q ),
	.datab(\_Mux16|out[0]~3_combout ),
	.datac(\_RAM_small|memory[12][5]~q ),
	.datad(\_Mux16|out[1]~2_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux10~7 .lut_mask = 16'hCCB8;
defparam \_RAM_small|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N8
cycloneive_lcell_comb \_RAM_small|Mux10~8 (
// Equation(s):
// \_RAM_small|Mux10~8_combout  = (\_Mux16|out[1]~2_combout  & ((\_RAM_small|Mux10~7_combout  & ((\_RAM_small|memory[15][5]~q ))) # (!\_RAM_small|Mux10~7_combout  & (\_RAM_small|memory[14][5]~q )))) # (!\_Mux16|out[1]~2_combout  & 
// (((\_RAM_small|Mux10~7_combout ))))

	.dataa(\_Mux16|out[1]~2_combout ),
	.datab(\_RAM_small|memory[14][5]~q ),
	.datac(\_RAM_small|memory[15][5]~q ),
	.datad(\_RAM_small|Mux10~7_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux10~8 .lut_mask = 16'hF588;
defparam \_RAM_small|Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N28
cycloneive_lcell_comb \_RAM_small|memory[3][5]~feeder (
// Equation(s):
// \_RAM_small|memory[3][5]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[5]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[5]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[3][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[3][5]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[3][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N29
dffeas \_RAM_small|memory[3][5] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[3][5] .is_wysiwyg = "true";
defparam \_RAM_small|memory[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N16
cycloneive_lcell_comb \_RAM_small|memory[1][5]~feeder (
// Equation(s):
// \_RAM_small|memory[1][5]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[5]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[5]~16_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[1][5]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N17
dffeas \_RAM_small|memory[1][5] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[1][5] .is_wysiwyg = "true";
defparam \_RAM_small|memory[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N16
cycloneive_lcell_comb \_RAM_small|memory[0][5]~feeder (
// Equation(s):
// \_RAM_small|memory[0][5]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[5]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[5]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[0][5]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y12_N17
dffeas \_RAM_small|memory[0][5] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[0][5] .is_wysiwyg = "true";
defparam \_RAM_small|memory[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N6
cycloneive_lcell_comb \_RAM_small|memory[2][5]~feeder (
// Equation(s):
// \_RAM_small|memory[2][5]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[5]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[5]~16_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[2][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[2][5]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[2][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N7
dffeas \_RAM_small|memory[2][5] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[2][5] .is_wysiwyg = "true";
defparam \_RAM_small|memory[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N22
cycloneive_lcell_comb \_RAM_small|Mux10~4 (
// Equation(s):
// \_RAM_small|Mux10~4_combout  = (\_Mux16|out[0]~3_combout  & (((\_Mux16|out[1]~2_combout )))) # (!\_Mux16|out[0]~3_combout  & ((\_Mux16|out[1]~2_combout  & ((\_RAM_small|memory[2][5]~q ))) # (!\_Mux16|out[1]~2_combout  & (\_RAM_small|memory[0][5]~q ))))

	.dataa(\_Mux16|out[0]~3_combout ),
	.datab(\_RAM_small|memory[0][5]~q ),
	.datac(\_RAM_small|memory[2][5]~q ),
	.datad(\_Mux16|out[1]~2_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux10~4 .lut_mask = 16'hFA44;
defparam \_RAM_small|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N28
cycloneive_lcell_comb \_RAM_small|Mux10~5 (
// Equation(s):
// \_RAM_small|Mux10~5_combout  = (\_RAM_small|Mux10~4_combout  & ((\_RAM_small|memory[3][5]~q ) # ((!\_Mux16|out[0]~3_combout )))) # (!\_RAM_small|Mux10~4_combout  & (((\_RAM_small|memory[1][5]~q  & \_Mux16|out[0]~3_combout ))))

	.dataa(\_RAM_small|memory[3][5]~q ),
	.datab(\_RAM_small|memory[1][5]~q ),
	.datac(\_RAM_small|Mux10~4_combout ),
	.datad(\_Mux16|out[0]~3_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux10~5 .lut_mask = 16'hACF0;
defparam \_RAM_small|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N24
cycloneive_lcell_comb \_RAM_small|memory[9][5]~feeder (
// Equation(s):
// \_RAM_small|memory[9][5]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[5]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[5]~16_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[9][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[9][5]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[9][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N25
dffeas \_RAM_small|memory[9][5] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[9][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[9][5] .is_wysiwyg = "true";
defparam \_RAM_small|memory[9][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N5
dffeas \_RAM_small|memory[11][5] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[5]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[11][5] .is_wysiwyg = "true";
defparam \_RAM_small|memory[11][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N10
cycloneive_lcell_comb \_RAM_small|memory[10][5]~feeder (
// Equation(s):
// \_RAM_small|memory[10][5]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[5]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[5]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[10][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[10][5]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[10][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N11
dffeas \_RAM_small|memory[10][5] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[10][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[10][5] .is_wysiwyg = "true";
defparam \_RAM_small|memory[10][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N21
dffeas \_RAM_small|memory[8][5] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[5]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[8][5] .is_wysiwyg = "true";
defparam \_RAM_small|memory[8][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N20
cycloneive_lcell_comb \_RAM_small|Mux10~2 (
// Equation(s):
// \_RAM_small|Mux10~2_combout  = (\_Mux16|out[0]~3_combout  & (((\_Mux16|out[1]~2_combout )))) # (!\_Mux16|out[0]~3_combout  & ((\_Mux16|out[1]~2_combout  & (\_RAM_small|memory[10][5]~q )) # (!\_Mux16|out[1]~2_combout  & ((\_RAM_small|memory[8][5]~q )))))

	.dataa(\_Mux16|out[0]~3_combout ),
	.datab(\_RAM_small|memory[10][5]~q ),
	.datac(\_RAM_small|memory[8][5]~q ),
	.datad(\_Mux16|out[1]~2_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux10~2 .lut_mask = 16'hEE50;
defparam \_RAM_small|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cycloneive_lcell_comb \_RAM_small|Mux10~3 (
// Equation(s):
// \_RAM_small|Mux10~3_combout  = (\_Mux16|out[0]~3_combout  & ((\_RAM_small|Mux10~2_combout  & ((\_RAM_small|memory[11][5]~q ))) # (!\_RAM_small|Mux10~2_combout  & (\_RAM_small|memory[9][5]~q )))) # (!\_Mux16|out[0]~3_combout  & 
// (((\_RAM_small|Mux10~2_combout ))))

	.dataa(\_Mux16|out[0]~3_combout ),
	.datab(\_RAM_small|memory[9][5]~q ),
	.datac(\_RAM_small|memory[11][5]~q ),
	.datad(\_RAM_small|Mux10~2_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux10~3 .lut_mask = 16'hF588;
defparam \_RAM_small|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N12
cycloneive_lcell_comb \_RAM_small|Mux10~6 (
// Equation(s):
// \_RAM_small|Mux10~6_combout  = (\_Mux16|out[3]~1_combout  & ((\_Mux16|out[2]~0_combout ) # ((\_RAM_small|Mux10~3_combout )))) # (!\_Mux16|out[3]~1_combout  & (!\_Mux16|out[2]~0_combout  & (\_RAM_small|Mux10~5_combout )))

	.dataa(\_Mux16|out[3]~1_combout ),
	.datab(\_Mux16|out[2]~0_combout ),
	.datac(\_RAM_small|Mux10~5_combout ),
	.datad(\_RAM_small|Mux10~3_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux10~6 .lut_mask = 16'hBA98;
defparam \_RAM_small|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N24
cycloneive_lcell_comb \_RAM_small|Mux10~9 (
// Equation(s):
// \_RAM_small|Mux10~9_combout  = (\_Mux16|out[2]~0_combout  & ((\_RAM_small|Mux10~6_combout  & ((\_RAM_small|Mux10~8_combout ))) # (!\_RAM_small|Mux10~6_combout  & (\_RAM_small|Mux10~1_combout )))) # (!\_Mux16|out[2]~0_combout  & 
// (((\_RAM_small|Mux10~6_combout ))))

	.dataa(\_RAM_small|Mux10~1_combout ),
	.datab(\_Mux16|out[2]~0_combout ),
	.datac(\_RAM_small|Mux10~8_combout ),
	.datad(\_RAM_small|Mux10~6_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux10~9_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux10~9 .lut_mask = 16'hF388;
defparam \_RAM_small|Mux10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N25
dffeas \_RAM_small|data_out[5] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|Mux10~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|data_out[5] .is_wysiwyg = "true";
defparam \_RAM_small|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N16
cycloneive_lcell_comb \_CPU|_Mux16_ARegInput|out[5]~5 (
// Equation(s):
// \_CPU|_Mux16_ARegInput|out[5]~5_combout  = (\_ROM_small|data [5] & ((\_CPU|_ALU|_Mux16_5|out[5]~16_combout ) # (!\_ROM_small|data [15])))

	.dataa(gnd),
	.datab(\_ROM_small|data [5]),
	.datac(\_CPU|_ALU|_Mux16_5|out[5]~16_combout ),
	.datad(\_ROM_small|data [15]),
	.cin(gnd),
	.combout(\_CPU|_Mux16_ARegInput|out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_Mux16_ARegInput|out[5]~5 .lut_mask = 16'hC0CC;
defparam \_CPU|_Mux16_ARegInput|out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N17
dffeas \_CPU|_ARegsiter|out[5] (
	.clk(\_CPU|loadA~clkctrl_outclk ),
	.d(\_CPU|_Mux16_ARegInput|out[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_CPU|_ARegsiter|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \_CPU|_ARegsiter|out[5] .is_wysiwyg = "true";
defparam \_CPU|_ARegsiter|out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N14
cycloneive_lcell_comb \_CPU|_ALU|_Mux16_1|out[5]~6 (
// Equation(s):
// \_CPU|_ALU|_Mux16_1|out[5]~6_combout  = (!\_ROM_small|data [9] & ((\_ROM_small|data [12] & (\_RAM_small|data_out [5])) # (!\_ROM_small|data [12] & ((\_CPU|_ARegsiter|out [5])))))

	.dataa(\_RAM_small|data_out [5]),
	.datab(\_ROM_small|data [9]),
	.datac(\_ROM_small|data [12]),
	.datad(\_CPU|_ARegsiter|out [5]),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux16_1|out[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux16_1|out[5]~6 .lut_mask = 16'h2320;
defparam \_CPU|_ALU|_Mux16_1|out[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N28
cycloneive_lcell_comb \_CPU|_ALU|_Add16|_FullAdder_5|carry~0 (
// Equation(s):
// \_CPU|_ALU|_Add16|_FullAdder_5|carry~0_combout  = (\_CPU|_ALU|_Mux_16_2|out[5]~7_combout  & ((\_CPU|_ALU|_Add16|_FullAdder_4|carry~0_combout ) # (\_ROM_small|data [10] $ (\_CPU|_ALU|_Mux16_1|out[5]~6_combout )))) # (!\_CPU|_ALU|_Mux_16_2|out[5]~7_combout  
// & (\_CPU|_ALU|_Add16|_FullAdder_4|carry~0_combout  & (\_ROM_small|data [10] $ (\_CPU|_ALU|_Mux16_1|out[5]~6_combout ))))

	.dataa(\_ROM_small|data [10]),
	.datab(\_CPU|_ALU|_Mux16_1|out[5]~6_combout ),
	.datac(\_CPU|_ALU|_Mux_16_2|out[5]~7_combout ),
	.datad(\_CPU|_ALU|_Add16|_FullAdder_4|carry~0_combout ),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Add16|_FullAdder_5|carry~0_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Add16|_FullAdder_5|carry~0 .lut_mask = 16'hF660;
defparam \_CPU|_ALU|_Add16|_FullAdder_5|carry~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N6
cycloneive_lcell_comb \_CPU|_ALU|_Mux16_5|out[6]~18 (
// Equation(s):
// \_CPU|_ALU|_Mux16_5|out[6]~18_combout  = \_ROM_small|data [6] $ (\_CPU|_ALU|_Mux16_5|out[6]~17_combout  $ (((\_ROM_small|data [7] & \_CPU|_ALU|_Add16|_FullAdder_5|carry~0_combout ))))

	.dataa(\_ROM_small|data [7]),
	.datab(\_ROM_small|data [6]),
	.datac(\_CPU|_ALU|_Mux16_5|out[6]~17_combout ),
	.datad(\_CPU|_ALU|_Add16|_FullAdder_5|carry~0_combout ),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux16_5|out[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux16_5|out[6]~18 .lut_mask = 16'h963C;
defparam \_CPU|_ALU|_Mux16_5|out[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N20
cycloneive_lcell_comb \_CPU|_Mux16_ARegInput|out[6]~6 (
// Equation(s):
// \_CPU|_Mux16_ARegInput|out[6]~6_combout  = (\_ROM_small|data [15] & ((\_ROM_small|data [5] & ((\_CPU|_ALU|_Mux16_5|out[6]~18_combout ))) # (!\_ROM_small|data [5] & (\_ROM_small|data [6])))) # (!\_ROM_small|data [15] & (((\_ROM_small|data [6]))))

	.dataa(\_ROM_small|data [15]),
	.datab(\_ROM_small|data [5]),
	.datac(\_ROM_small|data [6]),
	.datad(\_CPU|_ALU|_Mux16_5|out[6]~18_combout ),
	.cin(gnd),
	.combout(\_CPU|_Mux16_ARegInput|out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_Mux16_ARegInput|out[6]~6 .lut_mask = 16'hF870;
defparam \_CPU|_Mux16_ARegInput|out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N21
dffeas \_CPU|_ARegsiter|out[6] (
	.clk(\_CPU|loadA~clkctrl_outclk ),
	.d(\_CPU|_Mux16_ARegInput|out[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_CPU|_ARegsiter|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \_CPU|_ARegsiter|out[6] .is_wysiwyg = "true";
defparam \_CPU|_ARegsiter|out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cycloneive_lcell_comb \_RAM_small|memory[11][6]~feeder (
// Equation(s):
// \_RAM_small|memory[11][6]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[6]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[6]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[11][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[11][6]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[11][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N11
dffeas \_RAM_small|memory[11][6] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[11][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[11][6] .is_wysiwyg = "true";
defparam \_RAM_small|memory[11][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N5
dffeas \_RAM_small|memory[15][6] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[6]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[15][6] .is_wysiwyg = "true";
defparam \_RAM_small|memory[15][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N24
cycloneive_lcell_comb \_RAM_small|memory[7][6]~feeder (
// Equation(s):
// \_RAM_small|memory[7][6]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[6]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[6]~18_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[7][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[7][6]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[7][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N25
dffeas \_RAM_small|memory[7][6] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[7][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[7][6] .is_wysiwyg = "true";
defparam \_RAM_small|memory[7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N28
cycloneive_lcell_comb \_RAM_small|memory[3][6]~feeder (
// Equation(s):
// \_RAM_small|memory[3][6]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[6]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[6]~18_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[3][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[3][6]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[3][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y11_N29
dffeas \_RAM_small|memory[3][6] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[3][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[3][6] .is_wysiwyg = "true";
defparam \_RAM_small|memory[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N14
cycloneive_lcell_comb \_RAM_small|Mux9~7 (
// Equation(s):
// \_RAM_small|Mux9~7_combout  = (\_Mux16|out[3]~1_combout  & (((\_Mux16|out[2]~0_combout )))) # (!\_Mux16|out[3]~1_combout  & ((\_Mux16|out[2]~0_combout  & (\_RAM_small|memory[7][6]~q )) # (!\_Mux16|out[2]~0_combout  & ((\_RAM_small|memory[3][6]~q )))))

	.dataa(\_RAM_small|memory[7][6]~q ),
	.datab(\_RAM_small|memory[3][6]~q ),
	.datac(\_Mux16|out[3]~1_combout ),
	.datad(\_Mux16|out[2]~0_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux9~7 .lut_mask = 16'hFA0C;
defparam \_RAM_small|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N4
cycloneive_lcell_comb \_RAM_small|Mux9~8 (
// Equation(s):
// \_RAM_small|Mux9~8_combout  = (\_Mux16|out[3]~1_combout  & ((\_RAM_small|Mux9~7_combout  & ((\_RAM_small|memory[15][6]~q ))) # (!\_RAM_small|Mux9~7_combout  & (\_RAM_small|memory[11][6]~q )))) # (!\_Mux16|out[3]~1_combout  & (((\_RAM_small|Mux9~7_combout 
// ))))

	.dataa(\_RAM_small|memory[11][6]~q ),
	.datab(\_Mux16|out[3]~1_combout ),
	.datac(\_RAM_small|memory[15][6]~q ),
	.datad(\_RAM_small|Mux9~7_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux9~8 .lut_mask = 16'hF388;
defparam \_RAM_small|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N26
cycloneive_lcell_comb \_RAM_small|memory[4][6]~feeder (
// Equation(s):
// \_RAM_small|memory[4][6]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[6]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[6]~18_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[4][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[4][6]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[4][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N27
dffeas \_RAM_small|memory[4][6] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[4][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[4][6] .is_wysiwyg = "true";
defparam \_RAM_small|memory[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N9
dffeas \_RAM_small|memory[12][6] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[6]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[12][6] .is_wysiwyg = "true";
defparam \_RAM_small|memory[12][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N8
cycloneive_lcell_comb \_RAM_small|memory[8][6]~feeder (
// Equation(s):
// \_RAM_small|memory[8][6]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[6]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[6]~18_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[8][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[8][6]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[8][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N9
dffeas \_RAM_small|memory[8][6] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[8][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[8][6] .is_wysiwyg = "true";
defparam \_RAM_small|memory[8][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N30
cycloneive_lcell_comb \_RAM_small|memory[0][6]~feeder (
// Equation(s):
// \_RAM_small|memory[0][6]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[6]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[6]~18_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[0][6]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N31
dffeas \_RAM_small|memory[0][6] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[0][6] .is_wysiwyg = "true";
defparam \_RAM_small|memory[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N2
cycloneive_lcell_comb \_RAM_small|Mux9~4 (
// Equation(s):
// \_RAM_small|Mux9~4_combout  = (\_Mux16|out[3]~1_combout  & ((\_RAM_small|memory[8][6]~q ) # ((\_Mux16|out[2]~0_combout )))) # (!\_Mux16|out[3]~1_combout  & (((\_RAM_small|memory[0][6]~q  & !\_Mux16|out[2]~0_combout ))))

	.dataa(\_RAM_small|memory[8][6]~q ),
	.datab(\_RAM_small|memory[0][6]~q ),
	.datac(\_Mux16|out[3]~1_combout ),
	.datad(\_Mux16|out[2]~0_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux9~4 .lut_mask = 16'hF0AC;
defparam \_RAM_small|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N8
cycloneive_lcell_comb \_RAM_small|Mux9~5 (
// Equation(s):
// \_RAM_small|Mux9~5_combout  = (\_Mux16|out[2]~0_combout  & ((\_RAM_small|Mux9~4_combout  & ((\_RAM_small|memory[12][6]~q ))) # (!\_RAM_small|Mux9~4_combout  & (\_RAM_small|memory[4][6]~q )))) # (!\_Mux16|out[2]~0_combout  & (((\_RAM_small|Mux9~4_combout 
// ))))

	.dataa(\_Mux16|out[2]~0_combout ),
	.datab(\_RAM_small|memory[4][6]~q ),
	.datac(\_RAM_small|memory[12][6]~q ),
	.datad(\_RAM_small|Mux9~4_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux9~5 .lut_mask = 16'hF588;
defparam \_RAM_small|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N24
cycloneive_lcell_comb \_RAM_small|memory[9][6]~feeder (
// Equation(s):
// \_RAM_small|memory[9][6]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[6]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[6]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[9][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[9][6]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[9][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N25
dffeas \_RAM_small|memory[9][6] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[9][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[9][6] .is_wysiwyg = "true";
defparam \_RAM_small|memory[9][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N3
dffeas \_RAM_small|memory[13][6] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[6]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[13][6] .is_wysiwyg = "true";
defparam \_RAM_small|memory[13][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N3
dffeas \_RAM_small|memory[1][6] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[6]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[1][6] .is_wysiwyg = "true";
defparam \_RAM_small|memory[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N6
cycloneive_lcell_comb \_RAM_small|memory[5][6]~feeder (
// Equation(s):
// \_RAM_small|memory[5][6]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[6]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[6]~18_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[5][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[5][6]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[5][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N7
dffeas \_RAM_small|memory[5][6] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[5][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[5][6] .is_wysiwyg = "true";
defparam \_RAM_small|memory[5][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N14
cycloneive_lcell_comb \_RAM_small|Mux9~2 (
// Equation(s):
// \_RAM_small|Mux9~2_combout  = (\_Mux16|out[3]~1_combout  & (((\_Mux16|out[2]~0_combout )))) # (!\_Mux16|out[3]~1_combout  & ((\_Mux16|out[2]~0_combout  & ((\_RAM_small|memory[5][6]~q ))) # (!\_Mux16|out[2]~0_combout  & (\_RAM_small|memory[1][6]~q ))))

	.dataa(\_RAM_small|memory[1][6]~q ),
	.datab(\_RAM_small|memory[5][6]~q ),
	.datac(\_Mux16|out[3]~1_combout ),
	.datad(\_Mux16|out[2]~0_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux9~2 .lut_mask = 16'hFC0A;
defparam \_RAM_small|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N2
cycloneive_lcell_comb \_RAM_small|Mux9~3 (
// Equation(s):
// \_RAM_small|Mux9~3_combout  = (\_Mux16|out[3]~1_combout  & ((\_RAM_small|Mux9~2_combout  & ((\_RAM_small|memory[13][6]~q ))) # (!\_RAM_small|Mux9~2_combout  & (\_RAM_small|memory[9][6]~q )))) # (!\_Mux16|out[3]~1_combout  & (((\_RAM_small|Mux9~2_combout 
// ))))

	.dataa(\_RAM_small|memory[9][6]~q ),
	.datab(\_Mux16|out[3]~1_combout ),
	.datac(\_RAM_small|memory[13][6]~q ),
	.datad(\_RAM_small|Mux9~2_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux9~3 .lut_mask = 16'hF388;
defparam \_RAM_small|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N26
cycloneive_lcell_comb \_RAM_small|Mux9~6 (
// Equation(s):
// \_RAM_small|Mux9~6_combout  = (\_Mux16|out[1]~2_combout  & (\_Mux16|out[0]~3_combout )) # (!\_Mux16|out[1]~2_combout  & ((\_Mux16|out[0]~3_combout  & ((\_RAM_small|Mux9~3_combout ))) # (!\_Mux16|out[0]~3_combout  & (\_RAM_small|Mux9~5_combout ))))

	.dataa(\_Mux16|out[1]~2_combout ),
	.datab(\_Mux16|out[0]~3_combout ),
	.datac(\_RAM_small|Mux9~5_combout ),
	.datad(\_RAM_small|Mux9~3_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux9~6 .lut_mask = 16'hDC98;
defparam \_RAM_small|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N20
cycloneive_lcell_comb \_RAM_small|memory[14][6]~feeder (
// Equation(s):
// \_RAM_small|memory[14][6]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[6]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[6]~18_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[14][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[14][6]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[14][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N21
dffeas \_RAM_small|memory[14][6] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[14][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[14][6] .is_wysiwyg = "true";
defparam \_RAM_small|memory[14][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N24
cycloneive_lcell_comb \_RAM_small|memory[10][6]~feeder (
// Equation(s):
// \_RAM_small|memory[10][6]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[6]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[6]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[10][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[10][6]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[10][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N25
dffeas \_RAM_small|memory[10][6] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[10][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[10][6] .is_wysiwyg = "true";
defparam \_RAM_small|memory[10][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N15
dffeas \_RAM_small|memory[2][6] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[6]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[2][6] .is_wysiwyg = "true";
defparam \_RAM_small|memory[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N14
cycloneive_lcell_comb \_RAM_small|Mux9~0 (
// Equation(s):
// \_RAM_small|Mux9~0_combout  = (\_Mux16|out[3]~1_combout  & ((\_RAM_small|memory[10][6]~q ) # ((\_Mux16|out[2]~0_combout )))) # (!\_Mux16|out[3]~1_combout  & (((\_RAM_small|memory[2][6]~q  & !\_Mux16|out[2]~0_combout ))))

	.dataa(\_Mux16|out[3]~1_combout ),
	.datab(\_RAM_small|memory[10][6]~q ),
	.datac(\_RAM_small|memory[2][6]~q ),
	.datad(\_Mux16|out[2]~0_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux9~0 .lut_mask = 16'hAAD8;
defparam \_RAM_small|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N1
dffeas \_RAM_small|memory[6][6] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[6]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[6][6] .is_wysiwyg = "true";
defparam \_RAM_small|memory[6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N0
cycloneive_lcell_comb \_RAM_small|Mux9~1 (
// Equation(s):
// \_RAM_small|Mux9~1_combout  = (\_RAM_small|Mux9~0_combout  & ((\_RAM_small|memory[14][6]~q ) # ((!\_Mux16|out[2]~0_combout )))) # (!\_RAM_small|Mux9~0_combout  & (((\_RAM_small|memory[6][6]~q  & \_Mux16|out[2]~0_combout ))))

	.dataa(\_RAM_small|memory[14][6]~q ),
	.datab(\_RAM_small|Mux9~0_combout ),
	.datac(\_RAM_small|memory[6][6]~q ),
	.datad(\_Mux16|out[2]~0_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux9~1 .lut_mask = 16'hB8CC;
defparam \_RAM_small|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N6
cycloneive_lcell_comb \_RAM_small|Mux9~9 (
// Equation(s):
// \_RAM_small|Mux9~9_combout  = (\_Mux16|out[1]~2_combout  & ((\_RAM_small|Mux9~6_combout  & (\_RAM_small|Mux9~8_combout )) # (!\_RAM_small|Mux9~6_combout  & ((\_RAM_small|Mux9~1_combout ))))) # (!\_Mux16|out[1]~2_combout  & (((\_RAM_small|Mux9~6_combout 
// ))))

	.dataa(\_Mux16|out[1]~2_combout ),
	.datab(\_RAM_small|Mux9~8_combout ),
	.datac(\_RAM_small|Mux9~6_combout ),
	.datad(\_RAM_small|Mux9~1_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux9~9 .lut_mask = 16'hDAD0;
defparam \_RAM_small|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N7
dffeas \_RAM_small|data_out[6] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|Mux9~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|data_out[6] .is_wysiwyg = "true";
defparam \_RAM_small|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N16
cycloneive_lcell_comb \_CPU|_ALU|_Mux16_1|out[6]~5 (
// Equation(s):
// \_CPU|_ALU|_Mux16_1|out[6]~5_combout  = (!\_ROM_small|data [9] & ((\_ROM_small|data [12] & ((\_RAM_small|data_out [6]))) # (!\_ROM_small|data [12] & (\_CPU|_ARegsiter|out [6]))))

	.dataa(\_CPU|_ARegsiter|out [6]),
	.datab(\_ROM_small|data [12]),
	.datac(\_ROM_small|data [9]),
	.datad(\_RAM_small|data_out [6]),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux16_1|out[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux16_1|out[6]~5 .lut_mask = 16'h0E02;
defparam \_CPU|_ALU|_Mux16_1|out[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N18
cycloneive_lcell_comb \_CPU|_ALU|_Add16|_FullAdder_6|carry~0 (
// Equation(s):
// \_CPU|_ALU|_Add16|_FullAdder_6|carry~0_combout  = (\_CPU|_ALU|_Mux_16_2|out[6]~6_combout  & ((\_CPU|_ALU|_Add16|_FullAdder_5|carry~0_combout ) # (\_ROM_small|data [10] $ (\_CPU|_ALU|_Mux16_1|out[6]~5_combout )))) # (!\_CPU|_ALU|_Mux_16_2|out[6]~6_combout  
// & (\_CPU|_ALU|_Add16|_FullAdder_5|carry~0_combout  & (\_ROM_small|data [10] $ (\_CPU|_ALU|_Mux16_1|out[6]~5_combout ))))

	.dataa(\_ROM_small|data [10]),
	.datab(\_CPU|_ALU|_Mux16_1|out[6]~5_combout ),
	.datac(\_CPU|_ALU|_Mux_16_2|out[6]~6_combout ),
	.datad(\_CPU|_ALU|_Add16|_FullAdder_5|carry~0_combout ),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Add16|_FullAdder_6|carry~0_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Add16|_FullAdder_6|carry~0 .lut_mask = 16'hF660;
defparam \_CPU|_ALU|_Add16|_FullAdder_6|carry~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N4
cycloneive_lcell_comb \_CPU|_ALU|_Mux16_5|out[7]~22 (
// Equation(s):
// \_CPU|_ALU|_Mux16_5|out[7]~22_combout  = \_CPU|_ALU|_Mux16_5|out[7]~21_combout  $ (\_ROM_small|data [6] $ (((\_ROM_small|data [7] & \_CPU|_ALU|_Add16|_FullAdder_6|carry~0_combout ))))

	.dataa(\_ROM_small|data [7]),
	.datab(\_CPU|_ALU|_Mux16_5|out[7]~21_combout ),
	.datac(\_CPU|_ALU|_Add16|_FullAdder_6|carry~0_combout ),
	.datad(\_ROM_small|data [6]),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux16_5|out[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux16_5|out[7]~22 .lut_mask = 16'h936C;
defparam \_CPU|_ALU|_Mux16_5|out[7]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N27
dffeas \_CPU|_DRegister|out[7] (
	.clk(\_CPU|loadD~clkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[7]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_CPU|_DRegister|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \_CPU|_DRegister|out[7] .is_wysiwyg = "true";
defparam \_CPU|_DRegister|out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N26
cycloneive_lcell_comb \_CPU|_ALU|_Mux_16_2|out[7]~5 (
// Equation(s):
// \_CPU|_ALU|_Mux_16_2|out[7]~5_combout  = \_ROM_small|data [10] $ (((!\_ROM_small|data [11] & \_CPU|_DRegister|out [7])))

	.dataa(gnd),
	.datab(\_ROM_small|data [11]),
	.datac(\_CPU|_DRegister|out [7]),
	.datad(\_ROM_small|data [10]),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux_16_2|out[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux_16_2|out[7]~5 .lut_mask = 16'hCF30;
defparam \_CPU|_ALU|_Mux_16_2|out[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N0
cycloneive_lcell_comb \_CPU|_ALU|_Add16|_FullAdder_7|carry~0 (
// Equation(s):
// \_CPU|_ALU|_Add16|_FullAdder_7|carry~0_combout  = (\_CPU|_ALU|_Mux_16_2|out[7]~5_combout  & ((\_CPU|_ALU|_Add16|_FullAdder_6|carry~0_combout ) # (\_ROM_small|data [10] $ (\_CPU|_ALU|_Mux16_1|out[7]~4_combout )))) # (!\_CPU|_ALU|_Mux_16_2|out[7]~5_combout  
// & (\_CPU|_ALU|_Add16|_FullAdder_6|carry~0_combout  & (\_ROM_small|data [10] $ (\_CPU|_ALU|_Mux16_1|out[7]~4_combout ))))

	.dataa(\_ROM_small|data [10]),
	.datab(\_CPU|_ALU|_Mux_16_2|out[7]~5_combout ),
	.datac(\_CPU|_ALU|_Mux16_1|out[7]~4_combout ),
	.datad(\_CPU|_ALU|_Add16|_FullAdder_6|carry~0_combout ),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Add16|_FullAdder_7|carry~0_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Add16|_FullAdder_7|carry~0 .lut_mask = 16'hDE48;
defparam \_CPU|_ALU|_Add16|_FullAdder_7|carry~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N30
cycloneive_lcell_comb \_CPU|_ALU|_Mux16_5|out[8]~12 (
// Equation(s):
// \_CPU|_ALU|_Mux16_5|out[8]~12_combout  = \_CPU|_ALU|_Mux16_5|out[8]~11_combout  $ (\_ROM_small|data [6] $ (((\_ROM_small|data [7] & \_CPU|_ALU|_Add16|_FullAdder_7|carry~0_combout ))))

	.dataa(\_CPU|_ALU|_Mux16_5|out[8]~11_combout ),
	.datab(\_ROM_small|data [6]),
	.datac(\_ROM_small|data [7]),
	.datad(\_CPU|_ALU|_Add16|_FullAdder_7|carry~0_combout ),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux16_5|out[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux16_5|out[8]~12 .lut_mask = 16'h9666;
defparam \_CPU|_ALU|_Mux16_5|out[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N14
cycloneive_lcell_comb \_RAM_small|memory[7][8]~feeder (
// Equation(s):
// \_RAM_small|memory[7][8]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[8]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[8]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[7][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[7][8]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[7][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N15
dffeas \_RAM_small|memory[7][8] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[7][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[7][8] .is_wysiwyg = "true";
defparam \_RAM_small|memory[7][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N21
dffeas \_RAM_small|memory[15][8] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[8]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[15][8] .is_wysiwyg = "true";
defparam \_RAM_small|memory[15][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
cycloneive_lcell_comb \_RAM_small|memory[11][8]~feeder (
// Equation(s):
// \_RAM_small|memory[11][8]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[8]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[8]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[11][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[11][8]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[11][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N9
dffeas \_RAM_small|memory[11][8] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[11][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[11][8] .is_wysiwyg = "true";
defparam \_RAM_small|memory[11][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N29
dffeas \_RAM_small|memory[3][8] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[8]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[3][8] .is_wysiwyg = "true";
defparam \_RAM_small|memory[3][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N28
cycloneive_lcell_comb \_RAM_small|Mux7~7 (
// Equation(s):
// \_RAM_small|Mux7~7_combout  = (\_Mux16|out[3]~1_combout  & ((\_RAM_small|memory[11][8]~q ) # ((\_Mux16|out[2]~0_combout )))) # (!\_Mux16|out[3]~1_combout  & (((\_RAM_small|memory[3][8]~q  & !\_Mux16|out[2]~0_combout ))))

	.dataa(\_Mux16|out[3]~1_combout ),
	.datab(\_RAM_small|memory[11][8]~q ),
	.datac(\_RAM_small|memory[3][8]~q ),
	.datad(\_Mux16|out[2]~0_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux7~7 .lut_mask = 16'hAAD8;
defparam \_RAM_small|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N20
cycloneive_lcell_comb \_RAM_small|Mux7~8 (
// Equation(s):
// \_RAM_small|Mux7~8_combout  = (\_Mux16|out[2]~0_combout  & ((\_RAM_small|Mux7~7_combout  & ((\_RAM_small|memory[15][8]~q ))) # (!\_RAM_small|Mux7~7_combout  & (\_RAM_small|memory[7][8]~q )))) # (!\_Mux16|out[2]~0_combout  & (((\_RAM_small|Mux7~7_combout 
// ))))

	.dataa(\_RAM_small|memory[7][8]~q ),
	.datab(\_Mux16|out[2]~0_combout ),
	.datac(\_RAM_small|memory[15][8]~q ),
	.datad(\_RAM_small|Mux7~7_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux7~8 .lut_mask = 16'hF388;
defparam \_RAM_small|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N0
cycloneive_lcell_comb \_RAM_small|memory[13][8]~feeder (
// Equation(s):
// \_RAM_small|memory[13][8]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[8]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[8]~12_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[13][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[13][8]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[13][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N1
dffeas \_RAM_small|memory[13][8] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[13][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[13][8] .is_wysiwyg = "true";
defparam \_RAM_small|memory[13][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N5
dffeas \_RAM_small|memory[5][8] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[8]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[5][8] .is_wysiwyg = "true";
defparam \_RAM_small|memory[5][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N4
cycloneive_lcell_comb \_RAM_small|memory[9][8]~feeder (
// Equation(s):
// \_RAM_small|memory[9][8]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[8]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[8]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[9][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[9][8]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[9][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N5
dffeas \_RAM_small|memory[9][8] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[9][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[9][8] .is_wysiwyg = "true";
defparam \_RAM_small|memory[9][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N19
dffeas \_RAM_small|memory[1][8] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[8]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[1][8] .is_wysiwyg = "true";
defparam \_RAM_small|memory[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N18
cycloneive_lcell_comb \_RAM_small|Mux7~0 (
// Equation(s):
// \_RAM_small|Mux7~0_combout  = (\_Mux16|out[2]~0_combout  & (((\_Mux16|out[3]~1_combout )))) # (!\_Mux16|out[2]~0_combout  & ((\_Mux16|out[3]~1_combout  & (\_RAM_small|memory[9][8]~q )) # (!\_Mux16|out[3]~1_combout  & ((\_RAM_small|memory[1][8]~q )))))

	.dataa(\_RAM_small|memory[9][8]~q ),
	.datab(\_Mux16|out[2]~0_combout ),
	.datac(\_RAM_small|memory[1][8]~q ),
	.datad(\_Mux16|out[3]~1_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux7~0 .lut_mask = 16'hEE30;
defparam \_RAM_small|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N4
cycloneive_lcell_comb \_RAM_small|Mux7~1 (
// Equation(s):
// \_RAM_small|Mux7~1_combout  = (\_Mux16|out[2]~0_combout  & ((\_RAM_small|Mux7~0_combout  & (\_RAM_small|memory[13][8]~q )) # (!\_RAM_small|Mux7~0_combout  & ((\_RAM_small|memory[5][8]~q ))))) # (!\_Mux16|out[2]~0_combout  & (((\_RAM_small|Mux7~0_combout 
// ))))

	.dataa(\_RAM_small|memory[13][8]~q ),
	.datab(\_Mux16|out[2]~0_combout ),
	.datac(\_RAM_small|memory[5][8]~q ),
	.datad(\_RAM_small|Mux7~0_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux7~1 .lut_mask = 16'hBBC0;
defparam \_RAM_small|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N28
cycloneive_lcell_comb \_RAM_small|memory[8][8]~feeder (
// Equation(s):
// \_RAM_small|memory[8][8]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[8]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[8]~12_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[8][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[8][8]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[8][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N29
dffeas \_RAM_small|memory[8][8] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[8][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[8][8] .is_wysiwyg = "true";
defparam \_RAM_small|memory[8][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N11
dffeas \_RAM_small|memory[12][8] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[8]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[12][8] .is_wysiwyg = "true";
defparam \_RAM_small|memory[12][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N20
cycloneive_lcell_comb \_RAM_small|memory[4][8]~feeder (
// Equation(s):
// \_RAM_small|memory[4][8]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[8]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[8]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[4][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[4][8]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[4][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N21
dffeas \_RAM_small|memory[4][8] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[4][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[4][8] .is_wysiwyg = "true";
defparam \_RAM_small|memory[4][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N7
dffeas \_RAM_small|memory[0][8] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[8]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[0][8] .is_wysiwyg = "true";
defparam \_RAM_small|memory[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N6
cycloneive_lcell_comb \_RAM_small|Mux7~4 (
// Equation(s):
// \_RAM_small|Mux7~4_combout  = (\_Mux16|out[3]~1_combout  & (((\_Mux16|out[2]~0_combout )))) # (!\_Mux16|out[3]~1_combout  & ((\_Mux16|out[2]~0_combout  & (\_RAM_small|memory[4][8]~q )) # (!\_Mux16|out[2]~0_combout  & ((\_RAM_small|memory[0][8]~q )))))

	.dataa(\_Mux16|out[3]~1_combout ),
	.datab(\_RAM_small|memory[4][8]~q ),
	.datac(\_RAM_small|memory[0][8]~q ),
	.datad(\_Mux16|out[2]~0_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux7~4 .lut_mask = 16'hEE50;
defparam \_RAM_small|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N10
cycloneive_lcell_comb \_RAM_small|Mux7~5 (
// Equation(s):
// \_RAM_small|Mux7~5_combout  = (\_Mux16|out[3]~1_combout  & ((\_RAM_small|Mux7~4_combout  & ((\_RAM_small|memory[12][8]~q ))) # (!\_RAM_small|Mux7~4_combout  & (\_RAM_small|memory[8][8]~q )))) # (!\_Mux16|out[3]~1_combout  & (((\_RAM_small|Mux7~4_combout 
// ))))

	.dataa(\_RAM_small|memory[8][8]~q ),
	.datab(\_Mux16|out[3]~1_combout ),
	.datac(\_RAM_small|memory[12][8]~q ),
	.datad(\_RAM_small|Mux7~4_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux7~5 .lut_mask = 16'hF388;
defparam \_RAM_small|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N18
cycloneive_lcell_comb \_RAM_small|memory[10][8]~feeder (
// Equation(s):
// \_RAM_small|memory[10][8]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[8]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[8]~12_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[10][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[10][8]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[10][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N19
dffeas \_RAM_small|memory[10][8] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[10][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[10][8] .is_wysiwyg = "true";
defparam \_RAM_small|memory[10][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N2
cycloneive_lcell_comb \_RAM_small|memory[6][8]~feeder (
// Equation(s):
// \_RAM_small|memory[6][8]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[8]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[8]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[6][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[6][8]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[6][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N3
dffeas \_RAM_small|memory[6][8] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[6][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[6][8] .is_wysiwyg = "true";
defparam \_RAM_small|memory[6][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N13
dffeas \_RAM_small|memory[2][8] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[8]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[2][8] .is_wysiwyg = "true";
defparam \_RAM_small|memory[2][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N12
cycloneive_lcell_comb \_RAM_small|Mux7~2 (
// Equation(s):
// \_RAM_small|Mux7~2_combout  = (\_Mux16|out[3]~1_combout  & (((\_Mux16|out[2]~0_combout )))) # (!\_Mux16|out[3]~1_combout  & ((\_Mux16|out[2]~0_combout  & (\_RAM_small|memory[6][8]~q )) # (!\_Mux16|out[2]~0_combout  & ((\_RAM_small|memory[2][8]~q )))))

	.dataa(\_Mux16|out[3]~1_combout ),
	.datab(\_RAM_small|memory[6][8]~q ),
	.datac(\_RAM_small|memory[2][8]~q ),
	.datad(\_Mux16|out[2]~0_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux7~2 .lut_mask = 16'hEE50;
defparam \_RAM_small|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y9_N14
cycloneive_lcell_comb \_RAM_small|memory[14][8]~feeder (
// Equation(s):
// \_RAM_small|memory[14][8]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[8]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[8]~12_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[14][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[14][8]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[14][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y9_N15
dffeas \_RAM_small|memory[14][8] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[14][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[14][8] .is_wysiwyg = "true";
defparam \_RAM_small|memory[14][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N10
cycloneive_lcell_comb \_RAM_small|Mux7~3 (
// Equation(s):
// \_RAM_small|Mux7~3_combout  = (\_Mux16|out[3]~1_combout  & ((\_RAM_small|Mux7~2_combout  & ((\_RAM_small|memory[14][8]~q ))) # (!\_RAM_small|Mux7~2_combout  & (\_RAM_small|memory[10][8]~q )))) # (!\_Mux16|out[3]~1_combout  & (((\_RAM_small|Mux7~2_combout 
// ))))

	.dataa(\_Mux16|out[3]~1_combout ),
	.datab(\_RAM_small|memory[10][8]~q ),
	.datac(\_RAM_small|Mux7~2_combout ),
	.datad(\_RAM_small|memory[14][8]~q ),
	.cin(gnd),
	.combout(\_RAM_small|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux7~3 .lut_mask = 16'hF858;
defparam \_RAM_small|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N24
cycloneive_lcell_comb \_RAM_small|Mux7~6 (
// Equation(s):
// \_RAM_small|Mux7~6_combout  = (\_Mux16|out[1]~2_combout  & ((\_Mux16|out[0]~3_combout ) # ((\_RAM_small|Mux7~3_combout )))) # (!\_Mux16|out[1]~2_combout  & (!\_Mux16|out[0]~3_combout  & (\_RAM_small|Mux7~5_combout )))

	.dataa(\_Mux16|out[1]~2_combout ),
	.datab(\_Mux16|out[0]~3_combout ),
	.datac(\_RAM_small|Mux7~5_combout ),
	.datad(\_RAM_small|Mux7~3_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux7~6 .lut_mask = 16'hBA98;
defparam \_RAM_small|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N8
cycloneive_lcell_comb \_RAM_small|Mux7~9 (
// Equation(s):
// \_RAM_small|Mux7~9_combout  = (\_Mux16|out[0]~3_combout  & ((\_RAM_small|Mux7~6_combout  & (\_RAM_small|Mux7~8_combout )) # (!\_RAM_small|Mux7~6_combout  & ((\_RAM_small|Mux7~1_combout ))))) # (!\_Mux16|out[0]~3_combout  & (((\_RAM_small|Mux7~6_combout 
// ))))

	.dataa(\_RAM_small|Mux7~8_combout ),
	.datab(\_Mux16|out[0]~3_combout ),
	.datac(\_RAM_small|Mux7~1_combout ),
	.datad(\_RAM_small|Mux7~6_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux7~9 .lut_mask = 16'hBBC0;
defparam \_RAM_small|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N9
dffeas \_RAM_small|data_out[8] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|Mux7~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|data_out[8] .is_wysiwyg = "true";
defparam \_RAM_small|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N24
cycloneive_lcell_comb \_CPU|_Mux16_ARegInput|out[8]~8 (
// Equation(s):
// \_CPU|_Mux16_ARegInput|out[8]~8_combout  = (\_ROM_small|data [5] & ((\_ROM_small|data [15] & ((\_CPU|_ALU|_Mux16_5|out[8]~12_combout ))) # (!\_ROM_small|data [15] & (\_ROM_small|data [10])))) # (!\_ROM_small|data [5] & (\_ROM_small|data [10]))

	.dataa(\_ROM_small|data [10]),
	.datab(\_ROM_small|data [5]),
	.datac(\_CPU|_ALU|_Mux16_5|out[8]~12_combout ),
	.datad(\_ROM_small|data [15]),
	.cin(gnd),
	.combout(\_CPU|_Mux16_ARegInput|out[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_Mux16_ARegInput|out[8]~8 .lut_mask = 16'hE2AA;
defparam \_CPU|_Mux16_ARegInput|out[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N25
dffeas \_CPU|_ARegsiter|out[8] (
	.clk(\_CPU|loadA~clkctrl_outclk ),
	.d(\_CPU|_Mux16_ARegInput|out[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_CPU|_ARegsiter|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \_CPU|_ARegsiter|out[8] .is_wysiwyg = "true";
defparam \_CPU|_ARegsiter|out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N30
cycloneive_lcell_comb \_CPU|_ALU|_Mux16_1|out[8]~3 (
// Equation(s):
// \_CPU|_ALU|_Mux16_1|out[8]~3_combout  = (!\_ROM_small|data [9] & ((\_ROM_small|data [12] & (\_RAM_small|data_out [8])) # (!\_ROM_small|data [12] & ((\_CPU|_ARegsiter|out [8])))))

	.dataa(\_RAM_small|data_out [8]),
	.datab(\_ROM_small|data [12]),
	.datac(\_ROM_small|data [9]),
	.datad(\_CPU|_ARegsiter|out [8]),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux16_1|out[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux16_1|out[8]~3 .lut_mask = 16'h0B08;
defparam \_CPU|_ALU|_Mux16_1|out[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N6
cycloneive_lcell_comb \_CPU|_ALU|_Add16|_FullAdder_8|carry~0 (
// Equation(s):
// \_CPU|_ALU|_Add16|_FullAdder_8|carry~0_combout  = (\_CPU|_ALU|_Mux_16_2|out[8]~4_combout  & ((\_CPU|_ALU|_Add16|_FullAdder_7|carry~0_combout ) # (\_CPU|_ALU|_Mux16_1|out[8]~3_combout  $ (\_ROM_small|data [10])))) # (!\_CPU|_ALU|_Mux_16_2|out[8]~4_combout  
// & (\_CPU|_ALU|_Add16|_FullAdder_7|carry~0_combout  & (\_CPU|_ALU|_Mux16_1|out[8]~3_combout  $ (\_ROM_small|data [10]))))

	.dataa(\_CPU|_ALU|_Mux16_1|out[8]~3_combout ),
	.datab(\_CPU|_ALU|_Mux_16_2|out[8]~4_combout ),
	.datac(\_ROM_small|data [10]),
	.datad(\_CPU|_ALU|_Add16|_FullAdder_7|carry~0_combout ),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Add16|_FullAdder_8|carry~0_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Add16|_FullAdder_8|carry~0 .lut_mask = 16'hDE48;
defparam \_CPU|_ALU|_Add16|_FullAdder_8|carry~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N14
cycloneive_lcell_comb \_CPU|_ALU|_Mux16_5|out[9]~10 (
// Equation(s):
// \_CPU|_ALU|_Mux16_5|out[9]~10_combout  = \_CPU|_ALU|_Mux16_5|out[9]~9_combout  $ (\_ROM_small|data [6] $ (((\_ROM_small|data [7] & \_CPU|_ALU|_Add16|_FullAdder_8|carry~0_combout ))))

	.dataa(\_CPU|_ALU|_Mux16_5|out[9]~9_combout ),
	.datab(\_ROM_small|data [6]),
	.datac(\_ROM_small|data [7]),
	.datad(\_CPU|_ALU|_Add16|_FullAdder_8|carry~0_combout ),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux16_5|out[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux16_5|out[9]~10 .lut_mask = 16'h9666;
defparam \_CPU|_ALU|_Mux16_5|out[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N14
cycloneive_lcell_comb \_RAM_small|memory[14][9]~feeder (
// Equation(s):
// \_RAM_small|memory[14][9]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[9]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[9]~10_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[14][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[14][9]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[14][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N15
dffeas \_RAM_small|memory[14][9] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[14][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[14][9] .is_wysiwyg = "true";
defparam \_RAM_small|memory[14][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N31
dffeas \_RAM_small|memory[15][9] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[9]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[15][9] .is_wysiwyg = "true";
defparam \_RAM_small|memory[15][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N26
cycloneive_lcell_comb \_RAM_small|memory[13][9]~feeder (
// Equation(s):
// \_RAM_small|memory[13][9]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[9]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[9]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[13][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[13][9]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[13][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N27
dffeas \_RAM_small|memory[13][9] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[13][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[13][9] .is_wysiwyg = "true";
defparam \_RAM_small|memory[13][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N19
dffeas \_RAM_small|memory[12][9] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[9]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[12][9] .is_wysiwyg = "true";
defparam \_RAM_small|memory[12][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N18
cycloneive_lcell_comb \_RAM_small|Mux6~7 (
// Equation(s):
// \_RAM_small|Mux6~7_combout  = (\_Mux16|out[1]~2_combout  & (((\_Mux16|out[0]~3_combout )))) # (!\_Mux16|out[1]~2_combout  & ((\_Mux16|out[0]~3_combout  & (\_RAM_small|memory[13][9]~q )) # (!\_Mux16|out[0]~3_combout  & ((\_RAM_small|memory[12][9]~q )))))

	.dataa(\_Mux16|out[1]~2_combout ),
	.datab(\_RAM_small|memory[13][9]~q ),
	.datac(\_RAM_small|memory[12][9]~q ),
	.datad(\_Mux16|out[0]~3_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux6~7 .lut_mask = 16'hEE50;
defparam \_RAM_small|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N30
cycloneive_lcell_comb \_RAM_small|Mux6~8 (
// Equation(s):
// \_RAM_small|Mux6~8_combout  = (\_Mux16|out[1]~2_combout  & ((\_RAM_small|Mux6~7_combout  & ((\_RAM_small|memory[15][9]~q ))) # (!\_RAM_small|Mux6~7_combout  & (\_RAM_small|memory[14][9]~q )))) # (!\_Mux16|out[1]~2_combout  & (((\_RAM_small|Mux6~7_combout 
// ))))

	.dataa(\_Mux16|out[1]~2_combout ),
	.datab(\_RAM_small|memory[14][9]~q ),
	.datac(\_RAM_small|memory[15][9]~q ),
	.datad(\_RAM_small|Mux6~7_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux6~8 .lut_mask = 16'hF588;
defparam \_RAM_small|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y15_N16
cycloneive_lcell_comb \_RAM_small|memory[7][9]~feeder (
// Equation(s):
// \_RAM_small|memory[7][9]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[9]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[9]~10_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[7][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[7][9]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[7][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y15_N17
dffeas \_RAM_small|memory[7][9] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[7][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[7][9] .is_wysiwyg = "true";
defparam \_RAM_small|memory[7][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N5
dffeas \_RAM_small|memory[6][9] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[9]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[6][9] .is_wysiwyg = "true";
defparam \_RAM_small|memory[6][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N20
cycloneive_lcell_comb \_RAM_small|memory[5][9]~feeder (
// Equation(s):
// \_RAM_small|memory[5][9]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[9]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[9]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[5][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[5][9]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[5][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N21
dffeas \_RAM_small|memory[5][9] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[5][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[5][9] .is_wysiwyg = "true";
defparam \_RAM_small|memory[5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N11
dffeas \_RAM_small|memory[4][9] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[9]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[4][9] .is_wysiwyg = "true";
defparam \_RAM_small|memory[4][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N10
cycloneive_lcell_comb \_RAM_small|Mux6~0 (
// Equation(s):
// \_RAM_small|Mux6~0_combout  = (\_Mux16|out[1]~2_combout  & (((\_Mux16|out[0]~3_combout )))) # (!\_Mux16|out[1]~2_combout  & ((\_Mux16|out[0]~3_combout  & (\_RAM_small|memory[5][9]~q )) # (!\_Mux16|out[0]~3_combout  & ((\_RAM_small|memory[4][9]~q )))))

	.dataa(\_RAM_small|memory[5][9]~q ),
	.datab(\_Mux16|out[1]~2_combout ),
	.datac(\_RAM_small|memory[4][9]~q ),
	.datad(\_Mux16|out[0]~3_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux6~0 .lut_mask = 16'hEE30;
defparam \_RAM_small|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N4
cycloneive_lcell_comb \_RAM_small|Mux6~1 (
// Equation(s):
// \_RAM_small|Mux6~1_combout  = (\_Mux16|out[1]~2_combout  & ((\_RAM_small|Mux6~0_combout  & (\_RAM_small|memory[7][9]~q )) # (!\_RAM_small|Mux6~0_combout  & ((\_RAM_small|memory[6][9]~q ))))) # (!\_Mux16|out[1]~2_combout  & (((\_RAM_small|Mux6~0_combout 
// ))))

	.dataa(\_Mux16|out[1]~2_combout ),
	.datab(\_RAM_small|memory[7][9]~q ),
	.datac(\_RAM_small|memory[6][9]~q ),
	.datad(\_RAM_small|Mux6~0_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux6~1 .lut_mask = 16'hDDA0;
defparam \_RAM_small|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N0
cycloneive_lcell_comb \_RAM_small|memory[9][9]~feeder (
// Equation(s):
// \_RAM_small|memory[9][9]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[9]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[9]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[9][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[9][9]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[9][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N1
dffeas \_RAM_small|memory[9][9] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[9][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[9][9] .is_wysiwyg = "true";
defparam \_RAM_small|memory[9][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N27
dffeas \_RAM_small|memory[11][9] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[9]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[11][9] .is_wysiwyg = "true";
defparam \_RAM_small|memory[11][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N22
cycloneive_lcell_comb \_RAM_small|memory[10][9]~feeder (
// Equation(s):
// \_RAM_small|memory[10][9]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[9]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[9]~10_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[10][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[10][9]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[10][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N23
dffeas \_RAM_small|memory[10][9] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[10][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[10][9] .is_wysiwyg = "true";
defparam \_RAM_small|memory[10][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N1
dffeas \_RAM_small|memory[8][9] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[9]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[8][9] .is_wysiwyg = "true";
defparam \_RAM_small|memory[8][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N0
cycloneive_lcell_comb \_RAM_small|Mux6~2 (
// Equation(s):
// \_RAM_small|Mux6~2_combout  = (\_Mux16|out[0]~3_combout  & (((\_Mux16|out[1]~2_combout )))) # (!\_Mux16|out[0]~3_combout  & ((\_Mux16|out[1]~2_combout  & (\_RAM_small|memory[10][9]~q )) # (!\_Mux16|out[1]~2_combout  & ((\_RAM_small|memory[8][9]~q )))))

	.dataa(\_Mux16|out[0]~3_combout ),
	.datab(\_RAM_small|memory[10][9]~q ),
	.datac(\_RAM_small|memory[8][9]~q ),
	.datad(\_Mux16|out[1]~2_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux6~2 .lut_mask = 16'hEE50;
defparam \_RAM_small|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N26
cycloneive_lcell_comb \_RAM_small|Mux6~3 (
// Equation(s):
// \_RAM_small|Mux6~3_combout  = (\_Mux16|out[0]~3_combout  & ((\_RAM_small|Mux6~2_combout  & ((\_RAM_small|memory[11][9]~q ))) # (!\_RAM_small|Mux6~2_combout  & (\_RAM_small|memory[9][9]~q )))) # (!\_Mux16|out[0]~3_combout  & (((\_RAM_small|Mux6~2_combout 
// ))))

	.dataa(\_Mux16|out[0]~3_combout ),
	.datab(\_RAM_small|memory[9][9]~q ),
	.datac(\_RAM_small|memory[11][9]~q ),
	.datad(\_RAM_small|Mux6~2_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux6~3 .lut_mask = 16'hF588;
defparam \_RAM_small|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N22
cycloneive_lcell_comb \_RAM_small|memory[1][9]~feeder (
// Equation(s):
// \_RAM_small|memory[1][9]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[9]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[9]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[1][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[1][9]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[1][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N23
dffeas \_RAM_small|memory[1][9] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[1][9] .is_wysiwyg = "true";
defparam \_RAM_small|memory[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N27
dffeas \_RAM_small|memory[3][9] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[9]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[3][9] .is_wysiwyg = "true";
defparam \_RAM_small|memory[3][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N10
cycloneive_lcell_comb \_RAM_small|memory[2][9]~feeder (
// Equation(s):
// \_RAM_small|memory[2][9]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[9]~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[9]~10_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[2][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[2][9]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[2][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N11
dffeas \_RAM_small|memory[2][9] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[2][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[2][9] .is_wysiwyg = "true";
defparam \_RAM_small|memory[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N25
dffeas \_RAM_small|memory[0][9] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[9]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[0][9] .is_wysiwyg = "true";
defparam \_RAM_small|memory[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N24
cycloneive_lcell_comb \_RAM_small|Mux6~4 (
// Equation(s):
// \_RAM_small|Mux6~4_combout  = (\_Mux16|out[0]~3_combout  & (((\_Mux16|out[1]~2_combout )))) # (!\_Mux16|out[0]~3_combout  & ((\_Mux16|out[1]~2_combout  & (\_RAM_small|memory[2][9]~q )) # (!\_Mux16|out[1]~2_combout  & ((\_RAM_small|memory[0][9]~q )))))

	.dataa(\_Mux16|out[0]~3_combout ),
	.datab(\_RAM_small|memory[2][9]~q ),
	.datac(\_RAM_small|memory[0][9]~q ),
	.datad(\_Mux16|out[1]~2_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux6~4 .lut_mask = 16'hEE50;
defparam \_RAM_small|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N26
cycloneive_lcell_comb \_RAM_small|Mux6~5 (
// Equation(s):
// \_RAM_small|Mux6~5_combout  = (\_Mux16|out[0]~3_combout  & ((\_RAM_small|Mux6~4_combout  & ((\_RAM_small|memory[3][9]~q ))) # (!\_RAM_small|Mux6~4_combout  & (\_RAM_small|memory[1][9]~q )))) # (!\_Mux16|out[0]~3_combout  & (((\_RAM_small|Mux6~4_combout 
// ))))

	.dataa(\_Mux16|out[0]~3_combout ),
	.datab(\_RAM_small|memory[1][9]~q ),
	.datac(\_RAM_small|memory[3][9]~q ),
	.datad(\_RAM_small|Mux6~4_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux6~5 .lut_mask = 16'hF588;
defparam \_RAM_small|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N10
cycloneive_lcell_comb \_RAM_small|Mux6~6 (
// Equation(s):
// \_RAM_small|Mux6~6_combout  = (\_Mux16|out[2]~0_combout  & (\_Mux16|out[3]~1_combout )) # (!\_Mux16|out[2]~0_combout  & ((\_Mux16|out[3]~1_combout  & (\_RAM_small|Mux6~3_combout )) # (!\_Mux16|out[3]~1_combout  & ((\_RAM_small|Mux6~5_combout )))))

	.dataa(\_Mux16|out[2]~0_combout ),
	.datab(\_Mux16|out[3]~1_combout ),
	.datac(\_RAM_small|Mux6~3_combout ),
	.datad(\_RAM_small|Mux6~5_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux6~6 .lut_mask = 16'hD9C8;
defparam \_RAM_small|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N12
cycloneive_lcell_comb \_RAM_small|Mux6~9 (
// Equation(s):
// \_RAM_small|Mux6~9_combout  = (\_Mux16|out[2]~0_combout  & ((\_RAM_small|Mux6~6_combout  & (\_RAM_small|Mux6~8_combout )) # (!\_RAM_small|Mux6~6_combout  & ((\_RAM_small|Mux6~1_combout ))))) # (!\_Mux16|out[2]~0_combout  & (((\_RAM_small|Mux6~6_combout 
// ))))

	.dataa(\_RAM_small|Mux6~8_combout ),
	.datab(\_Mux16|out[2]~0_combout ),
	.datac(\_RAM_small|Mux6~1_combout ),
	.datad(\_RAM_small|Mux6~6_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux6~9 .lut_mask = 16'hBBC0;
defparam \_RAM_small|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N13
dffeas \_RAM_small|data_out[9] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|Mux6~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|data_out[9] .is_wysiwyg = "true";
defparam \_RAM_small|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N18
cycloneive_lcell_comb \_CPU|_Mux16_ARegInput|out[9]~9 (
// Equation(s):
// \_CPU|_Mux16_ARegInput|out[9]~9_combout  = (\_ROM_small|data [15] & ((\_ROM_small|data [5] & (\_CPU|_ALU|_Mux16_5|out[9]~10_combout )) # (!\_ROM_small|data [5] & ((\_ROM_small|data [9]))))) # (!\_ROM_small|data [15] & (((\_ROM_small|data [9]))))

	.dataa(\_ROM_small|data [15]),
	.datab(\_ROM_small|data [5]),
	.datac(\_CPU|_ALU|_Mux16_5|out[9]~10_combout ),
	.datad(\_ROM_small|data [9]),
	.cin(gnd),
	.combout(\_CPU|_Mux16_ARegInput|out[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_Mux16_ARegInput|out[9]~9 .lut_mask = 16'hF780;
defparam \_CPU|_Mux16_ARegInput|out[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N19
dffeas \_CPU|_ARegsiter|out[9] (
	.clk(\_CPU|loadA~clkctrl_outclk ),
	.d(\_CPU|_Mux16_ARegInput|out[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_CPU|_ARegsiter|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \_CPU|_ARegsiter|out[9] .is_wysiwyg = "true";
defparam \_CPU|_ARegsiter|out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N4
cycloneive_lcell_comb \_CPU|_ALU|_Mux16_1|out[9]~2 (
// Equation(s):
// \_CPU|_ALU|_Mux16_1|out[9]~2_combout  = (!\_ROM_small|data [9] & ((\_ROM_small|data [12] & (\_RAM_small|data_out [9])) # (!\_ROM_small|data [12] & ((\_CPU|_ARegsiter|out [9])))))

	.dataa(\_RAM_small|data_out [9]),
	.datab(\_ROM_small|data [12]),
	.datac(\_ROM_small|data [9]),
	.datad(\_CPU|_ARegsiter|out [9]),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux16_1|out[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux16_1|out[9]~2 .lut_mask = 16'h0B08;
defparam \_CPU|_ALU|_Mux16_1|out[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N16
cycloneive_lcell_comb \_CPU|_ALU|_Add16|_FullAdder_9|carry~0 (
// Equation(s):
// \_CPU|_ALU|_Add16|_FullAdder_9|carry~0_combout  = (\_CPU|_ALU|_Mux_16_2|out[9]~3_combout  & ((\_CPU|_ALU|_Add16|_FullAdder_8|carry~0_combout ) # (\_ROM_small|data [10] $ (\_CPU|_ALU|_Mux16_1|out[9]~2_combout )))) # (!\_CPU|_ALU|_Mux_16_2|out[9]~3_combout  
// & (\_CPU|_ALU|_Add16|_FullAdder_8|carry~0_combout  & (\_ROM_small|data [10] $ (\_CPU|_ALU|_Mux16_1|out[9]~2_combout ))))

	.dataa(\_ROM_small|data [10]),
	.datab(\_CPU|_ALU|_Mux16_1|out[9]~2_combout ),
	.datac(\_CPU|_ALU|_Mux_16_2|out[9]~3_combout ),
	.datad(\_CPU|_ALU|_Add16|_FullAdder_8|carry~0_combout ),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Add16|_FullAdder_9|carry~0_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Add16|_FullAdder_9|carry~0 .lut_mask = 16'hF660;
defparam \_CPU|_ALU|_Add16|_FullAdder_9|carry~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N8
cycloneive_lcell_comb \_CPU|_ALU|_Mux16_5|out[10]~6 (
// Equation(s):
// \_CPU|_ALU|_Mux16_5|out[10]~6_combout  = \_CPU|_ALU|_Mux16_5|out[10]~5_combout  $ (\_ROM_small|data [6] $ (((\_ROM_small|data [7] & \_CPU|_ALU|_Add16|_FullAdder_9|carry~0_combout ))))

	.dataa(\_CPU|_ALU|_Mux16_5|out[10]~5_combout ),
	.datab(\_ROM_small|data [6]),
	.datac(\_ROM_small|data [7]),
	.datad(\_CPU|_ALU|_Add16|_FullAdder_9|carry~0_combout ),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux16_5|out[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux16_5|out[10]~6 .lut_mask = 16'h9666;
defparam \_CPU|_ALU|_Mux16_5|out[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N6
cycloneive_lcell_comb \_CPU|_Mux16_ARegInput|out[10]~10 (
// Equation(s):
// \_CPU|_Mux16_ARegInput|out[10]~10_combout  = (\_ROM_small|data [15] & ((\_ROM_small|data [5] & ((\_CPU|_ALU|_Mux16_5|out[10]~6_combout ))) # (!\_ROM_small|data [5] & (\_ROM_small|data [10])))) # (!\_ROM_small|data [15] & (((\_ROM_small|data [10]))))

	.dataa(\_ROM_small|data [15]),
	.datab(\_ROM_small|data [5]),
	.datac(\_ROM_small|data [10]),
	.datad(\_CPU|_ALU|_Mux16_5|out[10]~6_combout ),
	.cin(gnd),
	.combout(\_CPU|_Mux16_ARegInput|out[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_Mux16_ARegInput|out[10]~10 .lut_mask = 16'hF870;
defparam \_CPU|_Mux16_ARegInput|out[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N7
dffeas \_CPU|_ARegsiter|out[10] (
	.clk(\_CPU|loadA~clkctrl_outclk ),
	.d(\_CPU|_Mux16_ARegInput|out[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_CPU|_ARegsiter|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \_CPU|_ARegsiter|out[10] .is_wysiwyg = "true";
defparam \_CPU|_ARegsiter|out[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N16
cycloneive_lcell_comb \_RAM_small|memory[13][11]~feeder (
// Equation(s):
// \_RAM_small|memory[13][11]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[11]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[11]~14_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[13][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[13][11]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[13][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N17
dffeas \_RAM_small|memory[13][11] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[13][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[13][11] .is_wysiwyg = "true";
defparam \_RAM_small|memory[13][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y14_N7
dffeas \_RAM_small|memory[15][11] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[11]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[15][11] .is_wysiwyg = "true";
defparam \_RAM_small|memory[15][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N2
cycloneive_lcell_comb \_RAM_small|memory[14][11]~feeder (
// Equation(s):
// \_RAM_small|memory[14][11]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[11]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[11]~14_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[14][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[14][11]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[14][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N3
dffeas \_RAM_small|memory[14][11] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[14][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[14][11] .is_wysiwyg = "true";
defparam \_RAM_small|memory[14][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N29
dffeas \_RAM_small|memory[12][11] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[11]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[12][11] .is_wysiwyg = "true";
defparam \_RAM_small|memory[12][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N28
cycloneive_lcell_comb \_RAM_small|Mux4~7 (
// Equation(s):
// \_RAM_small|Mux4~7_combout  = (\_Mux16|out[0]~3_combout  & (((\_Mux16|out[1]~2_combout )))) # (!\_Mux16|out[0]~3_combout  & ((\_Mux16|out[1]~2_combout  & (\_RAM_small|memory[14][11]~q )) # (!\_Mux16|out[1]~2_combout  & ((\_RAM_small|memory[12][11]~q )))))

	.dataa(\_Mux16|out[0]~3_combout ),
	.datab(\_RAM_small|memory[14][11]~q ),
	.datac(\_RAM_small|memory[12][11]~q ),
	.datad(\_Mux16|out[1]~2_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux4~7 .lut_mask = 16'hEE50;
defparam \_RAM_small|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N6
cycloneive_lcell_comb \_RAM_small|Mux4~8 (
// Equation(s):
// \_RAM_small|Mux4~8_combout  = (\_Mux16|out[0]~3_combout  & ((\_RAM_small|Mux4~7_combout  & ((\_RAM_small|memory[15][11]~q ))) # (!\_RAM_small|Mux4~7_combout  & (\_RAM_small|memory[13][11]~q )))) # (!\_Mux16|out[0]~3_combout  & 
// (((\_RAM_small|Mux4~7_combout ))))

	.dataa(\_Mux16|out[0]~3_combout ),
	.datab(\_RAM_small|memory[13][11]~q ),
	.datac(\_RAM_small|memory[15][11]~q ),
	.datad(\_RAM_small|Mux4~7_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux4~8 .lut_mask = 16'hF588;
defparam \_RAM_small|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N30
cycloneive_lcell_comb \_RAM_small|memory[11][11]~feeder (
// Equation(s):
// \_RAM_small|memory[11][11]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[11]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[11]~14_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[11][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[11][11]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[11][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N31
dffeas \_RAM_small|memory[11][11] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[11][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[11][11] .is_wysiwyg = "true";
defparam \_RAM_small|memory[11][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N27
dffeas \_RAM_small|memory[10][11] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[11]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[10][11] .is_wysiwyg = "true";
defparam \_RAM_small|memory[10][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y14_N2
cycloneive_lcell_comb \_RAM_small|memory[9][11]~feeder (
// Equation(s):
// \_RAM_small|memory[9][11]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[11]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[11]~14_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[9][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[9][11]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[9][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y14_N3
dffeas \_RAM_small|memory[9][11] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[9][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[9][11] .is_wysiwyg = "true";
defparam \_RAM_small|memory[9][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N17
dffeas \_RAM_small|memory[8][11] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[11]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[8][11] .is_wysiwyg = "true";
defparam \_RAM_small|memory[8][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N16
cycloneive_lcell_comb \_RAM_small|Mux4~0 (
// Equation(s):
// \_RAM_small|Mux4~0_combout  = (\_Mux16|out[1]~2_combout  & (((\_Mux16|out[0]~3_combout )))) # (!\_Mux16|out[1]~2_combout  & ((\_Mux16|out[0]~3_combout  & (\_RAM_small|memory[9][11]~q )) # (!\_Mux16|out[0]~3_combout  & ((\_RAM_small|memory[8][11]~q )))))

	.dataa(\_RAM_small|memory[9][11]~q ),
	.datab(\_Mux16|out[1]~2_combout ),
	.datac(\_RAM_small|memory[8][11]~q ),
	.datad(\_Mux16|out[0]~3_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux4~0 .lut_mask = 16'hEE30;
defparam \_RAM_small|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N26
cycloneive_lcell_comb \_RAM_small|Mux4~1 (
// Equation(s):
// \_RAM_small|Mux4~1_combout  = (\_Mux16|out[1]~2_combout  & ((\_RAM_small|Mux4~0_combout  & (\_RAM_small|memory[11][11]~q )) # (!\_RAM_small|Mux4~0_combout  & ((\_RAM_small|memory[10][11]~q ))))) # (!\_Mux16|out[1]~2_combout  & 
// (((\_RAM_small|Mux4~0_combout ))))

	.dataa(\_RAM_small|memory[11][11]~q ),
	.datab(\_Mux16|out[1]~2_combout ),
	.datac(\_RAM_small|memory[10][11]~q ),
	.datad(\_RAM_small|Mux4~0_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux4~1 .lut_mask = 16'hBBC0;
defparam \_RAM_small|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N10
cycloneive_lcell_comb \_RAM_small|memory[1][11]~feeder (
// Equation(s):
// \_RAM_small|memory[1][11]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[11]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[11]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[1][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[1][11]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[1][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N11
dffeas \_RAM_small|memory[1][11] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[1][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[1][11] .is_wysiwyg = "true";
defparam \_RAM_small|memory[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N7
dffeas \_RAM_small|memory[0][11] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[11]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[0][11] .is_wysiwyg = "true";
defparam \_RAM_small|memory[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N6
cycloneive_lcell_comb \_RAM_small|Mux4~4 (
// Equation(s):
// \_RAM_small|Mux4~4_combout  = (\_Mux16|out[0]~3_combout  & ((\_RAM_small|memory[1][11]~q ) # ((\_Mux16|out[1]~2_combout )))) # (!\_Mux16|out[0]~3_combout  & (((\_RAM_small|memory[0][11]~q  & !\_Mux16|out[1]~2_combout ))))

	.dataa(\_Mux16|out[0]~3_combout ),
	.datab(\_RAM_small|memory[1][11]~q ),
	.datac(\_RAM_small|memory[0][11]~q ),
	.datad(\_Mux16|out[1]~2_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux4~4 .lut_mask = 16'hAAD8;
defparam \_RAM_small|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N16
cycloneive_lcell_comb \_RAM_small|memory[2][11]~feeder (
// Equation(s):
// \_RAM_small|memory[2][11]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[11]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[11]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[2][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[2][11]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[2][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N17
dffeas \_RAM_small|memory[2][11] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[2][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[2][11] .is_wysiwyg = "true";
defparam \_RAM_small|memory[2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N5
dffeas \_RAM_small|memory[3][11] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[11]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[3][11] .is_wysiwyg = "true";
defparam \_RAM_small|memory[3][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N4
cycloneive_lcell_comb \_RAM_small|Mux4~5 (
// Equation(s):
// \_RAM_small|Mux4~5_combout  = (\_RAM_small|Mux4~4_combout  & (((\_RAM_small|memory[3][11]~q ) # (!\_Mux16|out[1]~2_combout )))) # (!\_RAM_small|Mux4~4_combout  & (\_RAM_small|memory[2][11]~q  & ((\_Mux16|out[1]~2_combout ))))

	.dataa(\_RAM_small|Mux4~4_combout ),
	.datab(\_RAM_small|memory[2][11]~q ),
	.datac(\_RAM_small|memory[3][11]~q ),
	.datad(\_Mux16|out[1]~2_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux4~5 .lut_mask = 16'hE4AA;
defparam \_RAM_small|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N4
cycloneive_lcell_comb \_RAM_small|memory[7][11]~feeder (
// Equation(s):
// \_RAM_small|memory[7][11]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[11]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[11]~14_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[7][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[7][11]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[7][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N5
dffeas \_RAM_small|memory[7][11] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[7][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[7][11] .is_wysiwyg = "true";
defparam \_RAM_small|memory[7][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N12
cycloneive_lcell_comb \_RAM_small|memory[5][11]~feeder (
// Equation(s):
// \_RAM_small|memory[5][11]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[11]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[11]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[5][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[5][11]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[5][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N13
dffeas \_RAM_small|memory[5][11] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[5][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[5][11] .is_wysiwyg = "true";
defparam \_RAM_small|memory[5][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N10
cycloneive_lcell_comb \_RAM_small|memory[6][11]~feeder (
// Equation(s):
// \_RAM_small|memory[6][11]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[11]~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[11]~14_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[6][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[6][11]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[6][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N11
dffeas \_RAM_small|memory[6][11] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[6][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[6][11] .is_wysiwyg = "true";
defparam \_RAM_small|memory[6][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N17
dffeas \_RAM_small|memory[4][11] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[11]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[4][11] .is_wysiwyg = "true";
defparam \_RAM_small|memory[4][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N16
cycloneive_lcell_comb \_RAM_small|Mux4~2 (
// Equation(s):
// \_RAM_small|Mux4~2_combout  = (\_Mux16|out[1]~2_combout  & ((\_RAM_small|memory[6][11]~q ) # ((\_Mux16|out[0]~3_combout )))) # (!\_Mux16|out[1]~2_combout  & (((\_RAM_small|memory[4][11]~q  & !\_Mux16|out[0]~3_combout ))))

	.dataa(\_RAM_small|memory[6][11]~q ),
	.datab(\_Mux16|out[1]~2_combout ),
	.datac(\_RAM_small|memory[4][11]~q ),
	.datad(\_Mux16|out[0]~3_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux4~2 .lut_mask = 16'hCCB8;
defparam \_RAM_small|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N0
cycloneive_lcell_comb \_RAM_small|Mux4~3 (
// Equation(s):
// \_RAM_small|Mux4~3_combout  = (\_Mux16|out[0]~3_combout  & ((\_RAM_small|Mux4~2_combout  & (\_RAM_small|memory[7][11]~q )) # (!\_RAM_small|Mux4~2_combout  & ((\_RAM_small|memory[5][11]~q ))))) # (!\_Mux16|out[0]~3_combout  & (((\_RAM_small|Mux4~2_combout 
// ))))

	.dataa(\_Mux16|out[0]~3_combout ),
	.datab(\_RAM_small|memory[7][11]~q ),
	.datac(\_RAM_small|memory[5][11]~q ),
	.datad(\_RAM_small|Mux4~2_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux4~3 .lut_mask = 16'hDDA0;
defparam \_RAM_small|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N18
cycloneive_lcell_comb \_RAM_small|Mux4~6 (
// Equation(s):
// \_RAM_small|Mux4~6_combout  = (\_Mux16|out[2]~0_combout  & ((\_Mux16|out[3]~1_combout ) # ((\_RAM_small|Mux4~3_combout )))) # (!\_Mux16|out[2]~0_combout  & (!\_Mux16|out[3]~1_combout  & (\_RAM_small|Mux4~5_combout )))

	.dataa(\_Mux16|out[2]~0_combout ),
	.datab(\_Mux16|out[3]~1_combout ),
	.datac(\_RAM_small|Mux4~5_combout ),
	.datad(\_RAM_small|Mux4~3_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux4~6 .lut_mask = 16'hBA98;
defparam \_RAM_small|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N24
cycloneive_lcell_comb \_RAM_small|Mux4~9 (
// Equation(s):
// \_RAM_small|Mux4~9_combout  = (\_Mux16|out[3]~1_combout  & ((\_RAM_small|Mux4~6_combout  & (\_RAM_small|Mux4~8_combout )) # (!\_RAM_small|Mux4~6_combout  & ((\_RAM_small|Mux4~1_combout ))))) # (!\_Mux16|out[3]~1_combout  & (((\_RAM_small|Mux4~6_combout 
// ))))

	.dataa(\_RAM_small|Mux4~8_combout ),
	.datab(\_Mux16|out[3]~1_combout ),
	.datac(\_RAM_small|Mux4~1_combout ),
	.datad(\_RAM_small|Mux4~6_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux4~9 .lut_mask = 16'hBBC0;
defparam \_RAM_small|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y14_N25
dffeas \_RAM_small|data_out[11] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|Mux4~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|data_out[11] .is_wysiwyg = "true";
defparam \_RAM_small|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N10
cycloneive_lcell_comb \_CPU|_ALU|_Mux16_1|out[11]~10 (
// Equation(s):
// \_CPU|_ALU|_Mux16_1|out[11]~10_combout  = (!\_ROM_small|data [9] & ((\_ROM_small|data [12] & ((\_RAM_small|data_out [11]))) # (!\_ROM_small|data [12] & (\_CPU|_ARegsiter|out [11]))))

	.dataa(\_ROM_small|data [9]),
	.datab(\_ROM_small|data [12]),
	.datac(\_CPU|_ARegsiter|out [11]),
	.datad(\_RAM_small|data_out [11]),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux16_1|out[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux16_1|out[11]~10 .lut_mask = 16'h5410;
defparam \_CPU|_ALU|_Mux16_1|out[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N19
dffeas \_CPU|_DRegister|out[11] (
	.clk(\_CPU|loadD~clkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[11]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_CPU|_DRegister|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \_CPU|_DRegister|out[11] .is_wysiwyg = "true";
defparam \_CPU|_DRegister|out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N18
cycloneive_lcell_comb \_CPU|_ALU|_Mux_16_2|out[11]~11 (
// Equation(s):
// \_CPU|_ALU|_Mux_16_2|out[11]~11_combout  = \_ROM_small|data [10] $ (((!\_ROM_small|data [11] & \_CPU|_DRegister|out [11])))

	.dataa(gnd),
	.datab(\_ROM_small|data [11]),
	.datac(\_CPU|_DRegister|out [11]),
	.datad(\_ROM_small|data [10]),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux_16_2|out[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux_16_2|out[11]~11 .lut_mask = 16'hCF30;
defparam \_CPU|_ALU|_Mux_16_2|out[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N20
cycloneive_lcell_comb \_CPU|_ALU|_Mux16_5|out[11]~13 (
// Equation(s):
// \_CPU|_ALU|_Mux16_5|out[11]~13_combout  = (\_CPU|_ALU|_Mux_16_2|out[11]~11_combout  & (\_CPU|_ALU|_Mux16_1|out[11]~10_combout  $ (\_ROM_small|data [10] $ (\_ROM_small|data [7])))) # (!\_CPU|_ALU|_Mux_16_2|out[11]~11_combout  & (\_ROM_small|data [7] & 
// (\_CPU|_ALU|_Mux16_1|out[11]~10_combout  $ (\_ROM_small|data [10]))))

	.dataa(\_CPU|_ALU|_Mux16_1|out[11]~10_combout ),
	.datab(\_ROM_small|data [10]),
	.datac(\_CPU|_ALU|_Mux_16_2|out[11]~11_combout ),
	.datad(\_ROM_small|data [7]),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux16_5|out[11]~13_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux16_5|out[11]~13 .lut_mask = 16'h9660;
defparam \_CPU|_ALU|_Mux16_5|out[11]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N10
cycloneive_lcell_comb \_CPU|_ALU|_Add16|_FullAdder_10|carry~0 (
// Equation(s):
// \_CPU|_ALU|_Add16|_FullAdder_10|carry~0_combout  = (\_CPU|_ALU|_Mux_16_2|out[10]~10_combout  & ((\_CPU|_ALU|_Add16|_FullAdder_9|carry~0_combout ) # (\_CPU|_ALU|_Mux16_1|out[10]~9_combout  $ (\_ROM_small|data [10])))) # 
// (!\_CPU|_ALU|_Mux_16_2|out[10]~10_combout  & (\_CPU|_ALU|_Add16|_FullAdder_9|carry~0_combout  & (\_CPU|_ALU|_Mux16_1|out[10]~9_combout  $ (\_ROM_small|data [10]))))

	.dataa(\_CPU|_ALU|_Mux_16_2|out[10]~10_combout ),
	.datab(\_CPU|_ALU|_Mux16_1|out[10]~9_combout ),
	.datac(\_ROM_small|data [10]),
	.datad(\_CPU|_ALU|_Add16|_FullAdder_9|carry~0_combout ),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Add16|_FullAdder_10|carry~0_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Add16|_FullAdder_10|carry~0 .lut_mask = 16'hBE28;
defparam \_CPU|_ALU|_Add16|_FullAdder_10|carry~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N4
cycloneive_lcell_comb \_CPU|_ALU|_Mux16_5|out[11]~14 (
// Equation(s):
// \_CPU|_ALU|_Mux16_5|out[11]~14_combout  = \_ROM_small|data [6] $ (\_CPU|_ALU|_Mux16_5|out[11]~13_combout  $ (((\_ROM_small|data [7] & \_CPU|_ALU|_Add16|_FullAdder_10|carry~0_combout ))))

	.dataa(\_ROM_small|data [6]),
	.datab(\_ROM_small|data [7]),
	.datac(\_CPU|_ALU|_Mux16_5|out[11]~13_combout ),
	.datad(\_CPU|_ALU|_Add16|_FullAdder_10|carry~0_combout ),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux16_5|out[11]~14_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux16_5|out[11]~14 .lut_mask = 16'h965A;
defparam \_CPU|_ALU|_Mux16_5|out[11]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N18
cycloneive_lcell_comb \_CPU|_Mux16_ARegInput|out[11]~11 (
// Equation(s):
// \_CPU|_Mux16_ARegInput|out[11]~11_combout  = (\_ROM_small|data [15] & ((\_ROM_small|data [5] & (\_CPU|_ALU|_Mux16_5|out[11]~14_combout )) # (!\_ROM_small|data [5] & ((\_ROM_small|data [11]))))) # (!\_ROM_small|data [15] & (((\_ROM_small|data [11]))))

	.dataa(\_CPU|_ALU|_Mux16_5|out[11]~14_combout ),
	.datab(\_ROM_small|data [11]),
	.datac(\_ROM_small|data [15]),
	.datad(\_ROM_small|data [5]),
	.cin(gnd),
	.combout(\_CPU|_Mux16_ARegInput|out[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_Mux16_ARegInput|out[11]~11 .lut_mask = 16'hACCC;
defparam \_CPU|_Mux16_ARegInput|out[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N19
dffeas \_CPU|_ARegsiter|out[11] (
	.clk(\_CPU|loadA~clkctrl_outclk ),
	.d(\_CPU|_Mux16_ARegInput|out[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_CPU|_ARegsiter|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \_CPU|_ARegsiter|out[11] .is_wysiwyg = "true";
defparam \_CPU|_ARegsiter|out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N6
cycloneive_lcell_comb \_RAM_small|LessThan0~1 (
// Equation(s):
// \_RAM_small|LessThan0~1_combout  = (\_CPU|_ARegsiter|out [10]) # ((\_CPU|_ARegsiter|out [9]) # ((\_CPU|_ARegsiter|out [11]) # (\_CPU|_ARegsiter|out [8])))

	.dataa(\_CPU|_ARegsiter|out [10]),
	.datab(\_CPU|_ARegsiter|out [9]),
	.datac(\_CPU|_ARegsiter|out [11]),
	.datad(\_CPU|_ARegsiter|out [8]),
	.cin(gnd),
	.combout(\_RAM_small|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \_RAM_small|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N22
cycloneive_lcell_comb \_ROM_small|memory~6 (
// Equation(s):
// \_ROM_small|memory~6_combout  = (\_CPU|_PC|pc_reg [0] & (!\_CPU|_PC|pc_reg [2] & (!\_CPU|_PC|pc_reg [1]))) # (!\_CPU|_PC|pc_reg [0] & (\_CPU|_PC|pc_reg [3] & ((\_CPU|_PC|pc_reg [2]) # (\_CPU|_PC|pc_reg [1]))))

	.dataa(\_CPU|_PC|pc_reg [2]),
	.datab(\_CPU|_PC|pc_reg [1]),
	.datac(\_CPU|_PC|pc_reg [3]),
	.datad(\_CPU|_PC|pc_reg [0]),
	.cin(gnd),
	.combout(\_ROM_small|memory~6_combout ),
	.cout());
// synopsys translate_off
defparam \_ROM_small|memory~6 .lut_mask = 16'h11E0;
defparam \_ROM_small|memory~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N23
dffeas \_ROM_small|data[3] (
	.clk(\cpu_clk~clkctrl_outclk ),
	.d(\_ROM_small|memory~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_ROM_small|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \_ROM_small|data[3] .is_wysiwyg = "true";
defparam \_ROM_small|data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y12_N12
cycloneive_lcell_comb \_RAM_small|LessThan0~0 (
// Equation(s):
// \_RAM_small|LessThan0~0_combout  = (\_CPU|_ARegsiter|out [4]) # ((\_CPU|_ARegsiter|out [7]) # ((\_CPU|_ARegsiter|out [6]) # (\_CPU|_ARegsiter|out [5])))

	.dataa(\_CPU|_ARegsiter|out [4]),
	.datab(\_CPU|_ARegsiter|out [7]),
	.datac(\_CPU|_ARegsiter|out [6]),
	.datad(\_CPU|_ARegsiter|out [5]),
	.cin(gnd),
	.combout(\_RAM_small|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \_RAM_small|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N12
cycloneive_lcell_comb \_RAM_small|Decoder0~0 (
// Equation(s):
// \_RAM_small|Decoder0~0_combout  = (\_ROM_small|data [15] & (!\_RAM_small|LessThan0~1_combout  & (\_ROM_small|data [3] & !\_RAM_small|LessThan0~0_combout )))

	.dataa(\_ROM_small|data [15]),
	.datab(\_RAM_small|LessThan0~1_combout ),
	.datac(\_ROM_small|data [3]),
	.datad(\_RAM_small|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Decoder0~0 .lut_mask = 16'h0020;
defparam \_RAM_small|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N28
cycloneive_lcell_comb \_RAM_small|Decoder0~1 (
// Equation(s):
// \_RAM_small|Decoder0~1_combout  = (\_ROM_small|data [15] & (\_ROM_small|data [3] & ((\_hvsync_generator|CounterY [9]) # (\_hvsync_generator|CounterY [8]))))

	.dataa(\_ROM_small|data [15]),
	.datab(\_ROM_small|data [3]),
	.datac(\_hvsync_generator|CounterY [9]),
	.datad(\_hvsync_generator|CounterY [8]),
	.cin(gnd),
	.combout(\_RAM_small|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Decoder0~1 .lut_mask = 16'h8880;
defparam \_RAM_small|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N30
cycloneive_lcell_comb \_RAM_small|Decoder0~2 (
// Equation(s):
// \_RAM_small|Decoder0~2_combout  = (!\_hvsync_generator|CounterY [7] & (!\_hvsync_generator|CounterY [0] & (!\_hvsync_generator|CounterY [2] & !\_hvsync_generator|CounterY [3])))

	.dataa(\_hvsync_generator|CounterY [7]),
	.datab(\_hvsync_generator|CounterY [0]),
	.datac(\_hvsync_generator|CounterY [2]),
	.datad(\_hvsync_generator|CounterY [3]),
	.cin(gnd),
	.combout(\_RAM_small|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Decoder0~2 .lut_mask = 16'h0001;
defparam \_RAM_small|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N18
cycloneive_lcell_comb \_RAM_small|Decoder0~3 (
// Equation(s):
// \_RAM_small|Decoder0~3_combout  = (\_hvsync_generator|CounterX [9] & (\_RAM_small|Decoder0~0_combout )) # (!\_hvsync_generator|CounterX [9] & (((\_RAM_small|Decoder0~2_combout  & \_hvsync_generator|Equal2~0_combout ))))

	.dataa(\_RAM_small|Decoder0~0_combout ),
	.datab(\_hvsync_generator|CounterX [9]),
	.datac(\_RAM_small|Decoder0~2_combout ),
	.datad(\_hvsync_generator|Equal2~0_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Decoder0~3 .lut_mask = 16'hB888;
defparam \_RAM_small|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N4
cycloneive_lcell_comb \_RAM_small|Decoder0~4 (
// Equation(s):
// \_RAM_small|Decoder0~4_combout  = (\_RAM_small|Decoder0~1_combout  & ((\inActiveDisplay~0_combout  & ((\_RAM_small|Decoder0~3_combout ))) # (!\inActiveDisplay~0_combout  & (\_RAM_small|Decoder0~0_combout ))))

	.dataa(\_RAM_small|Decoder0~0_combout ),
	.datab(\_RAM_small|Decoder0~1_combout ),
	.datac(\inActiveDisplay~0_combout ),
	.datad(\_RAM_small|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Decoder0~4 .lut_mask = 16'hC808;
defparam \_RAM_small|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N22
cycloneive_lcell_comb \_RAM_small|Decoder0~7 (
// Equation(s):
// \_RAM_small|Decoder0~7_combout  = (!\_Mux16|out[0]~3_combout  & (\_RAM_small|Decoder0~4_combout  & \_Mux16|out[2]~0_combout ))

	.dataa(gnd),
	.datab(\_Mux16|out[0]~3_combout ),
	.datac(\_RAM_small|Decoder0~4_combout ),
	.datad(\_Mux16|out[2]~0_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Decoder0~7 .lut_mask = 16'h3000;
defparam \_RAM_small|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N30
cycloneive_lcell_comb \_RAM_small|Decoder0~11 (
// Equation(s):
// \_RAM_small|Decoder0~11_combout  = (\_Mux16|out[1]~2_combout  & (\_RAM_small|Decoder0~7_combout  & \_Mux16|out[3]~1_combout ))

	.dataa(gnd),
	.datab(\_Mux16|out[1]~2_combout ),
	.datac(\_RAM_small|Decoder0~7_combout ),
	.datad(\_Mux16|out[3]~1_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Decoder0~11 .lut_mask = 16'hC000;
defparam \_RAM_small|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N27
dffeas \_RAM_small|memory[14][1] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[14][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[14][1] .is_wysiwyg = "true";
defparam \_RAM_small|memory[14][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N7
dffeas \_RAM_small|memory[12][1] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[12][1] .is_wysiwyg = "true";
defparam \_RAM_small|memory[12][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
cycloneive_lcell_comb \_RAM_small|memory[13][1]~feeder (
// Equation(s):
// \_RAM_small|memory[13][1]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[1]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[13][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[13][1]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[13][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N11
dffeas \_RAM_small|memory[13][1] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[13][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[13][1] .is_wysiwyg = "true";
defparam \_RAM_small|memory[13][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N6
cycloneive_lcell_comb \_RAM_small|Mux14~7 (
// Equation(s):
// \_RAM_small|Mux14~7_combout  = (\_Mux16|out[1]~2_combout  & (\_Mux16|out[0]~3_combout )) # (!\_Mux16|out[1]~2_combout  & ((\_Mux16|out[0]~3_combout  & ((\_RAM_small|memory[13][1]~q ))) # (!\_Mux16|out[0]~3_combout  & (\_RAM_small|memory[12][1]~q ))))

	.dataa(\_Mux16|out[1]~2_combout ),
	.datab(\_Mux16|out[0]~3_combout ),
	.datac(\_RAM_small|memory[12][1]~q ),
	.datad(\_RAM_small|memory[13][1]~q ),
	.cin(gnd),
	.combout(\_RAM_small|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux14~7 .lut_mask = 16'hDC98;
defparam \_RAM_small|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N12
cycloneive_lcell_comb \_RAM_small|Mux14~8 (
// Equation(s):
// \_RAM_small|Mux14~8_combout  = (\_Mux16|out[1]~2_combout  & ((\_RAM_small|Mux14~7_combout  & (\_RAM_small|memory[15][1]~q )) # (!\_RAM_small|Mux14~7_combout  & ((\_RAM_small|memory[14][1]~q ))))) # (!\_Mux16|out[1]~2_combout  & 
// (((\_RAM_small|Mux14~7_combout ))))

	.dataa(\_Mux16|out[1]~2_combout ),
	.datab(\_RAM_small|memory[15][1]~q ),
	.datac(\_RAM_small|memory[14][1]~q ),
	.datad(\_RAM_small|Mux14~7_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux14~8 .lut_mask = 16'hDDA0;
defparam \_RAM_small|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N10
cycloneive_lcell_comb \_RAM_small|memory[7][1]~feeder (
// Equation(s):
// \_RAM_small|memory[7][1]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[1]~2_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[7][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[7][1]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[7][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N11
dffeas \_RAM_small|memory[7][1] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[7][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[7][1] .is_wysiwyg = "true";
defparam \_RAM_small|memory[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N2
cycloneive_lcell_comb \_RAM_small|memory[6][1]~feeder (
// Equation(s):
// \_RAM_small|memory[6][1]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[1]~2_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[6][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[6][1]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[6][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N3
dffeas \_RAM_small|memory[6][1] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[6][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[6][1] .is_wysiwyg = "true";
defparam \_RAM_small|memory[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N20
cycloneive_lcell_comb \_RAM_small|memory[5][1]~feeder (
// Equation(s):
// \_RAM_small|memory[5][1]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[1]~2_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[5][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[5][1]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[5][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N21
dffeas \_RAM_small|memory[5][1] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[5][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[5][1] .is_wysiwyg = "true";
defparam \_RAM_small|memory[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N29
dffeas \_RAM_small|memory[4][1] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[4][1] .is_wysiwyg = "true";
defparam \_RAM_small|memory[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N28
cycloneive_lcell_comb \_RAM_small|Mux14~0 (
// Equation(s):
// \_RAM_small|Mux14~0_combout  = (\_Mux16|out[0]~3_combout  & ((\_RAM_small|memory[5][1]~q ) # ((\_Mux16|out[1]~2_combout )))) # (!\_Mux16|out[0]~3_combout  & (((\_RAM_small|memory[4][1]~q  & !\_Mux16|out[1]~2_combout ))))

	.dataa(\_Mux16|out[0]~3_combout ),
	.datab(\_RAM_small|memory[5][1]~q ),
	.datac(\_RAM_small|memory[4][1]~q ),
	.datad(\_Mux16|out[1]~2_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux14~0 .lut_mask = 16'hAAD8;
defparam \_RAM_small|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N18
cycloneive_lcell_comb \_RAM_small|Mux14~1 (
// Equation(s):
// \_RAM_small|Mux14~1_combout  = (\_Mux16|out[1]~2_combout  & ((\_RAM_small|Mux14~0_combout  & (\_RAM_small|memory[7][1]~q )) # (!\_RAM_small|Mux14~0_combout  & ((\_RAM_small|memory[6][1]~q ))))) # (!\_Mux16|out[1]~2_combout  & 
// (((\_RAM_small|Mux14~0_combout ))))

	.dataa(\_RAM_small|memory[7][1]~q ),
	.datab(\_Mux16|out[1]~2_combout ),
	.datac(\_RAM_small|memory[6][1]~q ),
	.datad(\_RAM_small|Mux14~0_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux14~1 .lut_mask = 16'hBBC0;
defparam \_RAM_small|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N16
cycloneive_lcell_comb \_RAM_small|memory[9][1]~feeder (
// Equation(s):
// \_RAM_small|memory[9][1]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[1]~2_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[9][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[9][1]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[9][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N17
dffeas \_RAM_small|memory[9][1] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[9][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[9][1] .is_wysiwyg = "true";
defparam \_RAM_small|memory[9][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N7
dffeas \_RAM_small|memory[11][1] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[11][1] .is_wysiwyg = "true";
defparam \_RAM_small|memory[11][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N26
cycloneive_lcell_comb \_RAM_small|memory[10][1]~feeder (
// Equation(s):
// \_RAM_small|memory[10][1]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[1]~2_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[10][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[10][1]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[10][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N27
dffeas \_RAM_small|memory[10][1] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[10][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[10][1] .is_wysiwyg = "true";
defparam \_RAM_small|memory[10][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N21
dffeas \_RAM_small|memory[8][1] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[8][1] .is_wysiwyg = "true";
defparam \_RAM_small|memory[8][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N20
cycloneive_lcell_comb \_RAM_small|Mux14~2 (
// Equation(s):
// \_RAM_small|Mux14~2_combout  = (\_Mux16|out[1]~2_combout  & ((\_RAM_small|memory[10][1]~q ) # ((\_Mux16|out[0]~3_combout )))) # (!\_Mux16|out[1]~2_combout  & (((\_RAM_small|memory[8][1]~q  & !\_Mux16|out[0]~3_combout ))))

	.dataa(\_RAM_small|memory[10][1]~q ),
	.datab(\_Mux16|out[1]~2_combout ),
	.datac(\_RAM_small|memory[8][1]~q ),
	.datad(\_Mux16|out[0]~3_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux14~2 .lut_mask = 16'hCCB8;
defparam \_RAM_small|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N6
cycloneive_lcell_comb \_RAM_small|Mux14~3 (
// Equation(s):
// \_RAM_small|Mux14~3_combout  = (\_Mux16|out[0]~3_combout  & ((\_RAM_small|Mux14~2_combout  & ((\_RAM_small|memory[11][1]~q ))) # (!\_RAM_small|Mux14~2_combout  & (\_RAM_small|memory[9][1]~q )))) # (!\_Mux16|out[0]~3_combout  & 
// (((\_RAM_small|Mux14~2_combout ))))

	.dataa(\_Mux16|out[0]~3_combout ),
	.datab(\_RAM_small|memory[9][1]~q ),
	.datac(\_RAM_small|memory[11][1]~q ),
	.datad(\_RAM_small|Mux14~2_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux14~3 .lut_mask = 16'hF588;
defparam \_RAM_small|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
cycloneive_lcell_comb \_RAM_small|memory[1][1]~feeder (
// Equation(s):
// \_RAM_small|memory[1][1]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[1]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[1][1]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N5
dffeas \_RAM_small|memory[1][1] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[1][1] .is_wysiwyg = "true";
defparam \_RAM_small|memory[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N11
dffeas \_RAM_small|memory[3][1] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[3][1] .is_wysiwyg = "true";
defparam \_RAM_small|memory[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N26
cycloneive_lcell_comb \_RAM_small|memory[0][1]~feeder (
// Equation(s):
// \_RAM_small|memory[0][1]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[1]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[1]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[0][1]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N27
dffeas \_RAM_small|memory[0][1] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[0][1] .is_wysiwyg = "true";
defparam \_RAM_small|memory[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N27
dffeas \_RAM_small|memory[2][1] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[2][1] .is_wysiwyg = "true";
defparam \_RAM_small|memory[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N26
cycloneive_lcell_comb \_RAM_small|Mux14~4 (
// Equation(s):
// \_RAM_small|Mux14~4_combout  = (\_Mux16|out[1]~2_combout  & (((\_RAM_small|memory[2][1]~q ) # (\_Mux16|out[0]~3_combout )))) # (!\_Mux16|out[1]~2_combout  & (\_RAM_small|memory[0][1]~q  & ((!\_Mux16|out[0]~3_combout ))))

	.dataa(\_Mux16|out[1]~2_combout ),
	.datab(\_RAM_small|memory[0][1]~q ),
	.datac(\_RAM_small|memory[2][1]~q ),
	.datad(\_Mux16|out[0]~3_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux14~4 .lut_mask = 16'hAAE4;
defparam \_RAM_small|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N10
cycloneive_lcell_comb \_RAM_small|Mux14~5 (
// Equation(s):
// \_RAM_small|Mux14~5_combout  = (\_Mux16|out[0]~3_combout  & ((\_RAM_small|Mux14~4_combout  & ((\_RAM_small|memory[3][1]~q ))) # (!\_RAM_small|Mux14~4_combout  & (\_RAM_small|memory[1][1]~q )))) # (!\_Mux16|out[0]~3_combout  & 
// (((\_RAM_small|Mux14~4_combout ))))

	.dataa(\_RAM_small|memory[1][1]~q ),
	.datab(\_Mux16|out[0]~3_combout ),
	.datac(\_RAM_small|memory[3][1]~q ),
	.datad(\_RAM_small|Mux14~4_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux14~5 .lut_mask = 16'hF388;
defparam \_RAM_small|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N16
cycloneive_lcell_comb \_RAM_small|Mux14~6 (
// Equation(s):
// \_RAM_small|Mux14~6_combout  = (\_Mux16|out[3]~1_combout  & ((\_Mux16|out[2]~0_combout ) # ((\_RAM_small|Mux14~3_combout )))) # (!\_Mux16|out[3]~1_combout  & (!\_Mux16|out[2]~0_combout  & ((\_RAM_small|Mux14~5_combout ))))

	.dataa(\_Mux16|out[3]~1_combout ),
	.datab(\_Mux16|out[2]~0_combout ),
	.datac(\_RAM_small|Mux14~3_combout ),
	.datad(\_RAM_small|Mux14~5_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux14~6 .lut_mask = 16'hB9A8;
defparam \_RAM_small|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N18
cycloneive_lcell_comb \_RAM_small|Mux14~9 (
// Equation(s):
// \_RAM_small|Mux14~9_combout  = (\_Mux16|out[2]~0_combout  & ((\_RAM_small|Mux14~6_combout  & (\_RAM_small|Mux14~8_combout )) # (!\_RAM_small|Mux14~6_combout  & ((\_RAM_small|Mux14~1_combout ))))) # (!\_Mux16|out[2]~0_combout  & 
// (((\_RAM_small|Mux14~6_combout ))))

	.dataa(\_RAM_small|Mux14~8_combout ),
	.datab(\_Mux16|out[2]~0_combout ),
	.datac(\_RAM_small|Mux14~1_combout ),
	.datad(\_RAM_small|Mux14~6_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux14~9 .lut_mask = 16'hBBC0;
defparam \_RAM_small|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y13_N19
dffeas \_RAM_small|data_out[1] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|Mux14~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|data_out[1] .is_wysiwyg = "true";
defparam \_RAM_small|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N14
cycloneive_lcell_comb \_CPU|_ALU|_Mux16_1|out[1]~0 (
// Equation(s):
// \_CPU|_ALU|_Mux16_1|out[1]~0_combout  = (!\_ROM_small|data [9] & ((\_ROM_small|data [12] & (\_RAM_small|data_out [1])) # (!\_ROM_small|data [12] & ((\_CPU|_ARegsiter|out [1])))))

	.dataa(\_ROM_small|data [12]),
	.datab(\_RAM_small|data_out [1]),
	.datac(\_CPU|_ARegsiter|out [1]),
	.datad(\_ROM_small|data [9]),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux16_1|out[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux16_1|out[1]~0 .lut_mask = 16'h00D8;
defparam \_CPU|_ALU|_Mux16_1|out[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N24
cycloneive_lcell_comb \_CPU|_ALU|_Add16|_FullAdder_1|carry~0 (
// Equation(s):
// \_CPU|_ALU|_Add16|_FullAdder_1|carry~0_combout  = (\_CPU|_ALU|_Mux_16_2|out[1]~1_combout  & ((\_CPU|_ALU|_And16|out [0]) # (\_ROM_small|data [10] $ (\_CPU|_ALU|_Mux16_1|out[1]~0_combout )))) # (!\_CPU|_ALU|_Mux_16_2|out[1]~1_combout  & 
// (\_CPU|_ALU|_And16|out [0] & (\_ROM_small|data [10] $ (\_CPU|_ALU|_Mux16_1|out[1]~0_combout ))))

	.dataa(\_CPU|_ALU|_Mux_16_2|out[1]~1_combout ),
	.datab(\_ROM_small|data [10]),
	.datac(\_CPU|_ALU|_And16|out [0]),
	.datad(\_CPU|_ALU|_Mux16_1|out[1]~0_combout ),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Add16|_FullAdder_1|carry~0_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Add16|_FullAdder_1|carry~0 .lut_mask = 16'hB2E8;
defparam \_CPU|_ALU|_Add16|_FullAdder_1|carry~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N28
cycloneive_lcell_comb \_CPU|_ALU|_Mux16_5|out[2]~3 (
// Equation(s):
// \_CPU|_ALU|_Mux16_5|out[2]~3_combout  = (\_CPU|_ALU|_Mux_16_2|out[2]~2_combout  & (\_ROM_small|data [7] $ (\_ROM_small|data [10] $ (\_CPU|_ALU|_Mux16_1|out[2]~1_combout )))) # (!\_CPU|_ALU|_Mux_16_2|out[2]~2_combout  & (\_ROM_small|data [7] & 
// (\_ROM_small|data [10] $ (\_CPU|_ALU|_Mux16_1|out[2]~1_combout ))))

	.dataa(\_CPU|_ALU|_Mux_16_2|out[2]~2_combout ),
	.datab(\_ROM_small|data [7]),
	.datac(\_ROM_small|data [10]),
	.datad(\_CPU|_ALU|_Mux16_1|out[2]~1_combout ),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux16_5|out[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux16_5|out[2]~3 .lut_mask = 16'h8668;
defparam \_CPU|_ALU|_Mux16_5|out[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N26
cycloneive_lcell_comb \_CPU|_ALU|_Mux16_5|out[2]~4 (
// Equation(s):
// \_CPU|_ALU|_Mux16_5|out[2]~4_combout  = \_ROM_small|data [6] $ (\_CPU|_ALU|_Mux16_5|out[2]~3_combout  $ (((\_ROM_small|data [7] & \_CPU|_ALU|_Add16|_FullAdder_1|carry~0_combout ))))

	.dataa(\_ROM_small|data [7]),
	.datab(\_CPU|_ALU|_Add16|_FullAdder_1|carry~0_combout ),
	.datac(\_ROM_small|data [6]),
	.datad(\_CPU|_ALU|_Mux16_5|out[2]~3_combout ),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux16_5|out[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux16_5|out[2]~4 .lut_mask = 16'h8778;
defparam \_CPU|_ALU|_Mux16_5|out[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N24
cycloneive_lcell_comb \_CPU|_Mux16_ARegInput|out[2]~0 (
// Equation(s):
// \_CPU|_Mux16_ARegInput|out[2]~0_combout  = (\_ROM_small|data [5] & ((\_ROM_small|data [15] & ((\_CPU|_ALU|_Mux16_5|out[2]~4_combout ))) # (!\_ROM_small|data [15] & (\_ROM_small|data [2])))) # (!\_ROM_small|data [5] & (\_ROM_small|data [2]))

	.dataa(\_ROM_small|data [5]),
	.datab(\_ROM_small|data [2]),
	.datac(\_CPU|_ALU|_Mux16_5|out[2]~4_combout ),
	.datad(\_ROM_small|data [15]),
	.cin(gnd),
	.combout(\_CPU|_Mux16_ARegInput|out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_Mux16_ARegInput|out[2]~0 .lut_mask = 16'hE4CC;
defparam \_CPU|_Mux16_ARegInput|out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N25
dffeas \_CPU|_ARegsiter|out[2] (
	.clk(\_CPU|loadA~clkctrl_outclk ),
	.d(\_CPU|_Mux16_ARegInput|out[2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_CPU|_ARegsiter|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \_CPU|_ARegsiter|out[2] .is_wysiwyg = "true";
defparam \_CPU|_ARegsiter|out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y10_N24
cycloneive_lcell_comb \_Mux16|out[2]~0 (
// Equation(s):
// \_Mux16|out[2]~0_combout  = (\_hvsync_generator|CounterX [9] & (((\_CPU|_ARegsiter|out [2])))) # (!\_hvsync_generator|CounterX [9] & ((\inActiveDisplay~0_combout  & (\_hvsync_generator|CounterX [6])) # (!\inActiveDisplay~0_combout  & 
// ((\_CPU|_ARegsiter|out [2])))))

	.dataa(\_hvsync_generator|CounterX [6]),
	.datab(\_CPU|_ARegsiter|out [2]),
	.datac(\_hvsync_generator|CounterX [9]),
	.datad(\inActiveDisplay~0_combout ),
	.cin(gnd),
	.combout(\_Mux16|out[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \_Mux16|out[2]~0 .lut_mask = 16'hCACC;
defparam \_Mux16|out[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N12
cycloneive_lcell_comb \_RAM_small|Decoder0~14 (
// Equation(s):
// \_RAM_small|Decoder0~14_combout  = (\_Mux16|out[0]~3_combout  & (\_Mux16|out[2]~0_combout  & \_RAM_small|Decoder0~4_combout ))

	.dataa(gnd),
	.datab(\_Mux16|out[0]~3_combout ),
	.datac(\_Mux16|out[2]~0_combout ),
	.datad(\_RAM_small|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Decoder0~14_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Decoder0~14 .lut_mask = 16'hC000;
defparam \_RAM_small|Decoder0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N12
cycloneive_lcell_comb \_RAM_small|Decoder0~22 (
// Equation(s):
// \_RAM_small|Decoder0~22_combout  = (\_Mux16|out[1]~2_combout  & (\_RAM_small|Decoder0~14_combout  & !\_Mux16|out[3]~1_combout ))

	.dataa(\_Mux16|out[1]~2_combout ),
	.datab(\_RAM_small|Decoder0~14_combout ),
	.datac(gnd),
	.datad(\_Mux16|out[3]~1_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Decoder0~22_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Decoder0~22 .lut_mask = 16'h0088;
defparam \_RAM_small|Decoder0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N1
dffeas \_RAM_small|memory[7][0] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[7][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[7][0] .is_wysiwyg = "true";
defparam \_RAM_small|memory[7][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N15
dffeas \_RAM_small|memory[15][0] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[15][0] .is_wysiwyg = "true";
defparam \_RAM_small|memory[15][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
cycloneive_lcell_comb \_RAM_small|memory[11][0]~feeder (
// Equation(s):
// \_RAM_small|memory[11][0]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[11][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[11][0]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[11][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N25
dffeas \_RAM_small|memory[11][0] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[11][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[11][0] .is_wysiwyg = "true";
defparam \_RAM_small|memory[11][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N25
dffeas \_RAM_small|memory[3][0] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[3][0] .is_wysiwyg = "true";
defparam \_RAM_small|memory[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N24
cycloneive_lcell_comb \_RAM_small|Mux15~7 (
// Equation(s):
// \_RAM_small|Mux15~7_combout  = (\_Mux16|out[2]~0_combout  & (((\_Mux16|out[3]~1_combout )))) # (!\_Mux16|out[2]~0_combout  & ((\_Mux16|out[3]~1_combout  & (\_RAM_small|memory[11][0]~q )) # (!\_Mux16|out[3]~1_combout  & ((\_RAM_small|memory[3][0]~q )))))

	.dataa(\_RAM_small|memory[11][0]~q ),
	.datab(\_Mux16|out[2]~0_combout ),
	.datac(\_RAM_small|memory[3][0]~q ),
	.datad(\_Mux16|out[3]~1_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux15~7 .lut_mask = 16'hEE30;
defparam \_RAM_small|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N14
cycloneive_lcell_comb \_RAM_small|Mux15~8 (
// Equation(s):
// \_RAM_small|Mux15~8_combout  = (\_Mux16|out[2]~0_combout  & ((\_RAM_small|Mux15~7_combout  & ((\_RAM_small|memory[15][0]~q ))) # (!\_RAM_small|Mux15~7_combout  & (\_RAM_small|memory[7][0]~q )))) # (!\_Mux16|out[2]~0_combout  & 
// (((\_RAM_small|Mux15~7_combout ))))

	.dataa(\_RAM_small|memory[7][0]~q ),
	.datab(\_Mux16|out[2]~0_combout ),
	.datac(\_RAM_small|memory[15][0]~q ),
	.datad(\_RAM_small|Mux15~7_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux15~8 .lut_mask = 16'hF388;
defparam \_RAM_small|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N30
cycloneive_lcell_comb \_RAM_small|memory[13][0]~feeder (
// Equation(s):
// \_RAM_small|memory[13][0]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[13][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[13][0]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[13][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N31
dffeas \_RAM_small|memory[13][0] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[13][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[13][0] .is_wysiwyg = "true";
defparam \_RAM_small|memory[13][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N31
dffeas \_RAM_small|memory[5][0] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[5][0] .is_wysiwyg = "true";
defparam \_RAM_small|memory[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N18
cycloneive_lcell_comb \_RAM_small|memory[9][0]~feeder (
// Equation(s):
// \_RAM_small|memory[9][0]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[9][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[9][0]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[9][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N19
dffeas \_RAM_small|memory[9][0] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[9][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[9][0] .is_wysiwyg = "true";
defparam \_RAM_small|memory[9][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N25
dffeas \_RAM_small|memory[1][0] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[1][0] .is_wysiwyg = "true";
defparam \_RAM_small|memory[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
cycloneive_lcell_comb \_RAM_small|Mux15~0 (
// Equation(s):
// \_RAM_small|Mux15~0_combout  = (\_Mux16|out[3]~1_combout  & ((\_RAM_small|memory[9][0]~q ) # ((\_Mux16|out[2]~0_combout )))) # (!\_Mux16|out[3]~1_combout  & (((\_RAM_small|memory[1][0]~q  & !\_Mux16|out[2]~0_combout ))))

	.dataa(\_RAM_small|memory[9][0]~q ),
	.datab(\_Mux16|out[3]~1_combout ),
	.datac(\_RAM_small|memory[1][0]~q ),
	.datad(\_Mux16|out[2]~0_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux15~0 .lut_mask = 16'hCCB8;
defparam \_RAM_small|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N30
cycloneive_lcell_comb \_RAM_small|Mux15~1 (
// Equation(s):
// \_RAM_small|Mux15~1_combout  = (\_Mux16|out[2]~0_combout  & ((\_RAM_small|Mux15~0_combout  & (\_RAM_small|memory[13][0]~q )) # (!\_RAM_small|Mux15~0_combout  & ((\_RAM_small|memory[5][0]~q ))))) # (!\_Mux16|out[2]~0_combout  & 
// (((\_RAM_small|Mux15~0_combout ))))

	.dataa(\_RAM_small|memory[13][0]~q ),
	.datab(\_Mux16|out[2]~0_combout ),
	.datac(\_RAM_small|memory[5][0]~q ),
	.datad(\_RAM_small|Mux15~0_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux15~1 .lut_mask = 16'hBBC0;
defparam \_RAM_small|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N28
cycloneive_lcell_comb \_RAM_small|memory[8][0]~feeder (
// Equation(s):
// \_RAM_small|memory[8][0]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[8][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[8][0]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[8][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N29
dffeas \_RAM_small|memory[8][0] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[8][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[8][0] .is_wysiwyg = "true";
defparam \_RAM_small|memory[8][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N15
dffeas \_RAM_small|memory[12][0] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[12][0] .is_wysiwyg = "true";
defparam \_RAM_small|memory[12][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N6
cycloneive_lcell_comb \_RAM_small|memory[4][0]~feeder (
// Equation(s):
// \_RAM_small|memory[4][0]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[4][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[4][0]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[4][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N7
dffeas \_RAM_small|memory[4][0] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[4][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[4][0] .is_wysiwyg = "true";
defparam \_RAM_small|memory[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N22
cycloneive_lcell_comb \_RAM_small|Mux15~4 (
// Equation(s):
// \_RAM_small|Mux15~4_combout  = (\_Mux16|out[2]~0_combout  & (((\_RAM_small|memory[4][0]~q ) # (\_Mux16|out[3]~1_combout )))) # (!\_Mux16|out[2]~0_combout  & (\_RAM_small|memory[0][0]~q  & ((!\_Mux16|out[3]~1_combout ))))

	.dataa(\_RAM_small|memory[0][0]~q ),
	.datab(\_RAM_small|memory[4][0]~q ),
	.datac(\_Mux16|out[2]~0_combout ),
	.datad(\_Mux16|out[3]~1_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux15~4 .lut_mask = 16'hF0CA;
defparam \_RAM_small|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N14
cycloneive_lcell_comb \_RAM_small|Mux15~5 (
// Equation(s):
// \_RAM_small|Mux15~5_combout  = (\_Mux16|out[3]~1_combout  & ((\_RAM_small|Mux15~4_combout  & ((\_RAM_small|memory[12][0]~q ))) # (!\_RAM_small|Mux15~4_combout  & (\_RAM_small|memory[8][0]~q )))) # (!\_Mux16|out[3]~1_combout  & 
// (((\_RAM_small|Mux15~4_combout ))))

	.dataa(\_Mux16|out[3]~1_combout ),
	.datab(\_RAM_small|memory[8][0]~q ),
	.datac(\_RAM_small|memory[12][0]~q ),
	.datad(\_RAM_small|Mux15~4_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux15~5 .lut_mask = 16'hF588;
defparam \_RAM_small|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N16
cycloneive_lcell_comb \_RAM_small|memory[10][0]~feeder (
// Equation(s):
// \_RAM_small|memory[10][0]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[0]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[10][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[10][0]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[10][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N17
dffeas \_RAM_small|memory[10][0] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[10][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[10][0] .is_wysiwyg = "true";
defparam \_RAM_small|memory[10][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N11
dffeas \_RAM_small|memory[14][0] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[14][0] .is_wysiwyg = "true";
defparam \_RAM_small|memory[14][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N25
dffeas \_RAM_small|memory[6][0] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[6][0] .is_wysiwyg = "true";
defparam \_RAM_small|memory[6][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N17
dffeas \_RAM_small|memory[2][0] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[2][0] .is_wysiwyg = "true";
defparam \_RAM_small|memory[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N16
cycloneive_lcell_comb \_RAM_small|Mux15~2 (
// Equation(s):
// \_RAM_small|Mux15~2_combout  = (\_Mux16|out[2]~0_combout  & ((\_RAM_small|memory[6][0]~q ) # ((\_Mux16|out[3]~1_combout )))) # (!\_Mux16|out[2]~0_combout  & (((\_RAM_small|memory[2][0]~q  & !\_Mux16|out[3]~1_combout ))))

	.dataa(\_Mux16|out[2]~0_combout ),
	.datab(\_RAM_small|memory[6][0]~q ),
	.datac(\_RAM_small|memory[2][0]~q ),
	.datad(\_Mux16|out[3]~1_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux15~2 .lut_mask = 16'hAAD8;
defparam \_RAM_small|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N10
cycloneive_lcell_comb \_RAM_small|Mux15~3 (
// Equation(s):
// \_RAM_small|Mux15~3_combout  = (\_Mux16|out[3]~1_combout  & ((\_RAM_small|Mux15~2_combout  & ((\_RAM_small|memory[14][0]~q ))) # (!\_RAM_small|Mux15~2_combout  & (\_RAM_small|memory[10][0]~q )))) # (!\_Mux16|out[3]~1_combout  & 
// (((\_RAM_small|Mux15~2_combout ))))

	.dataa(\_RAM_small|memory[10][0]~q ),
	.datab(\_Mux16|out[3]~1_combout ),
	.datac(\_RAM_small|memory[14][0]~q ),
	.datad(\_RAM_small|Mux15~2_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux15~3 .lut_mask = 16'hF388;
defparam \_RAM_small|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N16
cycloneive_lcell_comb \_RAM_small|Mux15~6 (
// Equation(s):
// \_RAM_small|Mux15~6_combout  = (\_Mux16|out[1]~2_combout  & ((\_Mux16|out[0]~3_combout ) # ((\_RAM_small|Mux15~3_combout )))) # (!\_Mux16|out[1]~2_combout  & (!\_Mux16|out[0]~3_combout  & (\_RAM_small|Mux15~5_combout )))

	.dataa(\_Mux16|out[1]~2_combout ),
	.datab(\_Mux16|out[0]~3_combout ),
	.datac(\_RAM_small|Mux15~5_combout ),
	.datad(\_RAM_small|Mux15~3_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux15~6 .lut_mask = 16'hBA98;
defparam \_RAM_small|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N12
cycloneive_lcell_comb \_RAM_small|Mux15~9 (
// Equation(s):
// \_RAM_small|Mux15~9_combout  = (\_Mux16|out[0]~3_combout  & ((\_RAM_small|Mux15~6_combout  & (\_RAM_small|Mux15~8_combout )) # (!\_RAM_small|Mux15~6_combout  & ((\_RAM_small|Mux15~1_combout ))))) # (!\_Mux16|out[0]~3_combout  & 
// (((\_RAM_small|Mux15~6_combout ))))

	.dataa(\_RAM_small|Mux15~8_combout ),
	.datab(\_Mux16|out[0]~3_combout ),
	.datac(\_RAM_small|Mux15~1_combout ),
	.datad(\_RAM_small|Mux15~6_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux15~9 .lut_mask = 16'hBBC0;
defparam \_RAM_small|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N13
dffeas \_RAM_small|data_out[0] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|Mux15~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|data_out[0] .is_wysiwyg = "true";
defparam \_RAM_small|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N16
cycloneive_lcell_comb \_CPU|_ALU|_Mux_16_3|out[0]~0 (
// Equation(s):
// \_CPU|_ALU|_Mux_16_3|out[0]~0_combout  = (\_ROM_small|data [12] & (\_RAM_small|data_out [0])) # (!\_ROM_small|data [12] & ((\_CPU|_ARegsiter|out [0])))

	.dataa(\_ROM_small|data [12]),
	.datab(gnd),
	.datac(\_RAM_small|data_out [0]),
	.datad(\_CPU|_ARegsiter|out [0]),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux_16_3|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux_16_3|out[0]~0 .lut_mask = 16'hF5A0;
defparam \_CPU|_ALU|_Mux_16_3|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N20
cycloneive_lcell_comb \_CPU|_ALU|_Mux_16_3|out[0]~1 (
// Equation(s):
// \_CPU|_ALU|_Mux_16_3|out[0]~1_combout  = \_ROM_small|data [10] $ (((!\_ROM_small|data [9] & \_CPU|_ALU|_Mux_16_3|out[0]~0_combout )))

	.dataa(\_ROM_small|data [10]),
	.datab(\_ROM_small|data [9]),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux_16_3|out[0]~0_combout ),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux_16_3|out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux_16_3|out[0]~1 .lut_mask = 16'h99AA;
defparam \_CPU|_ALU|_Mux_16_3|out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N14
cycloneive_lcell_comb \_CPU|_ALU|_And16|out[0] (
// Equation(s):
// \_CPU|_ALU|_And16|out [0] = (\_CPU|_ALU|_Mux_16_3|out[0]~1_combout  & (\_ROM_small|data [10] $ (((!\_ROM_small|data [11] & \_CPU|_DRegister|out [0])))))

	.dataa(\_ROM_small|data [10]),
	.datab(\_ROM_small|data [11]),
	.datac(\_CPU|_DRegister|out [0]),
	.datad(\_CPU|_ALU|_Mux_16_3|out[0]~1_combout ),
	.cin(gnd),
	.combout(\_CPU|_ALU|_And16|out [0]),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_And16|out[0] .lut_mask = 16'h9A00;
defparam \_CPU|_ALU|_And16|out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N20
cycloneive_lcell_comb \_CPU|_ALU|_Mux16_5|out[1]~1 (
// Equation(s):
// \_CPU|_ALU|_Mux16_5|out[1]~1_combout  = (\_ROM_small|data [7] & (\_CPU|_ALU|_Mux_16_2|out[1]~1_combout  $ (\_ROM_small|data [10] $ (\_CPU|_ALU|_Mux16_1|out[1]~0_combout )))) # (!\_ROM_small|data [7] & (\_CPU|_ALU|_Mux_16_2|out[1]~1_combout  & 
// (\_ROM_small|data [10] $ (\_CPU|_ALU|_Mux16_1|out[1]~0_combout ))))

	.dataa(\_ROM_small|data [7]),
	.datab(\_CPU|_ALU|_Mux_16_2|out[1]~1_combout ),
	.datac(\_ROM_small|data [10]),
	.datad(\_CPU|_ALU|_Mux16_1|out[1]~0_combout ),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux16_5|out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux16_5|out[1]~1 .lut_mask = 16'h8668;
defparam \_CPU|_ALU|_Mux16_5|out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N26
cycloneive_lcell_comb \_CPU|_ALU|_Mux16_5|out[1]~2 (
// Equation(s):
// \_CPU|_ALU|_Mux16_5|out[1]~2_combout  = \_ROM_small|data [6] $ (\_CPU|_ALU|_Mux16_5|out[1]~1_combout  $ (((\_ROM_small|data [7] & \_CPU|_ALU|_And16|out [0]))))

	.dataa(\_ROM_small|data [7]),
	.datab(\_ROM_small|data [6]),
	.datac(\_CPU|_ALU|_And16|out [0]),
	.datad(\_CPU|_ALU|_Mux16_5|out[1]~1_combout ),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux16_5|out[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux16_5|out[1]~2 .lut_mask = 16'h936C;
defparam \_CPU|_ALU|_Mux16_5|out[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N2
cycloneive_lcell_comb \_CPU|_Mux16_ARegInput|out[1]~2 (
// Equation(s):
// \_CPU|_Mux16_ARegInput|out[1]~2_combout  = (\_ROM_small|data [5] & ((\_ROM_small|data [15] & ((\_CPU|_ALU|_Mux16_5|out[1]~2_combout ))) # (!\_ROM_small|data [15] & (\_ROM_small|data [1])))) # (!\_ROM_small|data [5] & (\_ROM_small|data [1]))

	.dataa(\_ROM_small|data [1]),
	.datab(\_CPU|_ALU|_Mux16_5|out[1]~2_combout ),
	.datac(\_ROM_small|data [5]),
	.datad(\_ROM_small|data [15]),
	.cin(gnd),
	.combout(\_CPU|_Mux16_ARegInput|out[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_Mux16_ARegInput|out[1]~2 .lut_mask = 16'hCAAA;
defparam \_CPU|_Mux16_ARegInput|out[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N3
dffeas \_CPU|_ARegsiter|out[1] (
	.clk(\_CPU|loadA~clkctrl_outclk ),
	.d(\_CPU|_Mux16_ARegInput|out[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_CPU|_ARegsiter|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \_CPU|_ARegsiter|out[1] .is_wysiwyg = "true";
defparam \_CPU|_ARegsiter|out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N18
cycloneive_lcell_comb \_CPU|_PC|pc_reg~1 (
// Equation(s):
// \_CPU|_PC|pc_reg~1_combout  = (\rst~input_o  & (\_CPU|_ARegsiter|out [1] & \_CPU|PCload~6_combout ))

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\_CPU|_ARegsiter|out [1]),
	.datad(\_CPU|PCload~6_combout ),
	.cin(gnd),
	.combout(\_CPU|_PC|pc_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_PC|pc_reg~1 .lut_mask = 16'hC000;
defparam \_CPU|_PC|pc_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N19
dffeas \_CPU|_PC|pc_reg[1] (
	.clk(\cpu_clk~clkctrl_outclk ),
	.d(\_CPU|_PC|pc_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_CPU|_PC|pc_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \_CPU|_PC|pc_reg[1] .is_wysiwyg = "true";
defparam \_CPU|_PC|pc_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N6
cycloneive_lcell_comb \_ROM_small|memory~8 (
// Equation(s):
// \_ROM_small|memory~8_combout  = (\_CPU|_PC|pc_reg [3] & (\_CPU|_PC|pc_reg [0] $ (((!\_CPU|_PC|pc_reg [1]) # (!\_CPU|_PC|pc_reg [2]))))) # (!\_CPU|_PC|pc_reg [3] & ((\_CPU|_PC|pc_reg [0] & (\_CPU|_PC|pc_reg [2])) # (!\_CPU|_PC|pc_reg [0] & 
// ((\_CPU|_PC|pc_reg [1])))))

	.dataa(\_CPU|_PC|pc_reg [2]),
	.datab(\_CPU|_PC|pc_reg [1]),
	.datac(\_CPU|_PC|pc_reg [3]),
	.datad(\_CPU|_PC|pc_reg [0]),
	.cin(gnd),
	.combout(\_ROM_small|memory~8_combout ),
	.cout());
// synopsys translate_off
defparam \_ROM_small|memory~8 .lut_mask = 16'h8A7C;
defparam \_ROM_small|memory~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N7
dffeas \_ROM_small|data[2] (
	.clk(\cpu_clk~clkctrl_outclk ),
	.d(\_ROM_small|memory~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_ROM_small|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \_ROM_small|data[2] .is_wysiwyg = "true";
defparam \_ROM_small|data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N7
dffeas \_CPU|_DRegister|out[15] (
	.clk(\_CPU|loadD~clkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[15]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_CPU|_DRegister|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \_CPU|_DRegister|out[15] .is_wysiwyg = "true";
defparam \_CPU|_DRegister|out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N6
cycloneive_lcell_comb \_CPU|_ALU|_Mux16_5|out[15]~31 (
// Equation(s):
// \_CPU|_ALU|_Mux16_5|out[15]~31_combout  = (\_CPU|_DRegister|out [15] & !\_ROM_small|data [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_DRegister|out [15]),
	.datad(\_ROM_small|data [11]),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux16_5|out[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux16_5|out[15]~31 .lut_mask = 16'h00F0;
defparam \_CPU|_ALU|_Mux16_5|out[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N18
cycloneive_lcell_comb \_CPU|_Mux16_ARegInput|out[15]~15 (
// Equation(s):
// \_CPU|_Mux16_ARegInput|out[15]~15_combout  = (\_ROM_small|data [15] & ((\_CPU|_ALU|_Mux16_5|out[15]~33_combout ) # (!\_ROM_small|data [5])))

	.dataa(\_ROM_small|data [15]),
	.datab(\_ROM_small|data [5]),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[15]~33_combout ),
	.cin(gnd),
	.combout(\_CPU|_Mux16_ARegInput|out[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_Mux16_ARegInput|out[15]~15 .lut_mask = 16'hAA22;
defparam \_CPU|_Mux16_ARegInput|out[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N19
dffeas \_CPU|_ARegsiter|out[15] (
	.clk(\_CPU|loadA~clkctrl_outclk ),
	.d(\_CPU|_Mux16_ARegInput|out[15]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_CPU|_ARegsiter|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \_CPU|_ARegsiter|out[15] .is_wysiwyg = "true";
defparam \_CPU|_ARegsiter|out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N18
cycloneive_lcell_comb \_RAM_small|memory[2][15]~feeder (
// Equation(s):
// \_RAM_small|memory[2][15]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[15]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[15]~33_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[2][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[2][15]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[2][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N19
dffeas \_RAM_small|memory[2][15] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[2][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[2][15] .is_wysiwyg = "true";
defparam \_RAM_small|memory[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N13
dffeas \_RAM_small|memory[3][15] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[15]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[3][15] .is_wysiwyg = "true";
defparam \_RAM_small|memory[3][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y12_N14
cycloneive_lcell_comb \_RAM_small|memory[1][15]~feeder (
// Equation(s):
// \_RAM_small|memory[1][15]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[15]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[15]~33_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[1][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[1][15]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[1][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y12_N15
dffeas \_RAM_small|memory[1][15] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[1][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[1][15] .is_wysiwyg = "true";
defparam \_RAM_small|memory[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N7
dffeas \_RAM_small|memory[0][15] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[15]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[0][15] .is_wysiwyg = "true";
defparam \_RAM_small|memory[0][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N6
cycloneive_lcell_comb \_RAM_small|Mux0~4 (
// Equation(s):
// \_RAM_small|Mux0~4_combout  = (\_Mux16|out[1]~2_combout  & (((\_Mux16|out[0]~3_combout )))) # (!\_Mux16|out[1]~2_combout  & ((\_Mux16|out[0]~3_combout  & (\_RAM_small|memory[1][15]~q )) # (!\_Mux16|out[0]~3_combout  & ((\_RAM_small|memory[0][15]~q )))))

	.dataa(\_RAM_small|memory[1][15]~q ),
	.datab(\_Mux16|out[1]~2_combout ),
	.datac(\_RAM_small|memory[0][15]~q ),
	.datad(\_Mux16|out[0]~3_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux0~4 .lut_mask = 16'hEE30;
defparam \_RAM_small|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N12
cycloneive_lcell_comb \_RAM_small|Mux0~5 (
// Equation(s):
// \_RAM_small|Mux0~5_combout  = (\_Mux16|out[1]~2_combout  & ((\_RAM_small|Mux0~4_combout  & ((\_RAM_small|memory[3][15]~q ))) # (!\_RAM_small|Mux0~4_combout  & (\_RAM_small|memory[2][15]~q )))) # (!\_Mux16|out[1]~2_combout  & (((\_RAM_small|Mux0~4_combout 
// ))))

	.dataa(\_RAM_small|memory[2][15]~q ),
	.datab(\_Mux16|out[1]~2_combout ),
	.datac(\_RAM_small|memory[3][15]~q ),
	.datad(\_RAM_small|Mux0~4_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux0~5 .lut_mask = 16'hF388;
defparam \_RAM_small|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N22
cycloneive_lcell_comb \_RAM_small|memory[7][15]~feeder (
// Equation(s):
// \_RAM_small|memory[7][15]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[15]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[15]~33_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[7][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[7][15]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[7][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N23
dffeas \_RAM_small|memory[7][15] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[7][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[7][15] .is_wysiwyg = "true";
defparam \_RAM_small|memory[7][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N24
cycloneive_lcell_comb \_RAM_small|memory[6][15]~feeder (
// Equation(s):
// \_RAM_small|memory[6][15]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[15]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[15]~33_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[6][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[6][15]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[6][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N25
dffeas \_RAM_small|memory[6][15] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[6][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[6][15] .is_wysiwyg = "true";
defparam \_RAM_small|memory[6][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N25
dffeas \_RAM_small|memory[4][15] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[15]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[4][15] .is_wysiwyg = "true";
defparam \_RAM_small|memory[4][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N24
cycloneive_lcell_comb \_RAM_small|Mux0~2 (
// Equation(s):
// \_RAM_small|Mux0~2_combout  = (\_Mux16|out[0]~3_combout  & (((\_Mux16|out[1]~2_combout )))) # (!\_Mux16|out[0]~3_combout  & ((\_Mux16|out[1]~2_combout  & (\_RAM_small|memory[6][15]~q )) # (!\_Mux16|out[1]~2_combout  & ((\_RAM_small|memory[4][15]~q )))))

	.dataa(\_Mux16|out[0]~3_combout ),
	.datab(\_RAM_small|memory[6][15]~q ),
	.datac(\_RAM_small|memory[4][15]~q ),
	.datad(\_Mux16|out[1]~2_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux0~2 .lut_mask = 16'hEE50;
defparam \_RAM_small|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N4
cycloneive_lcell_comb \_RAM_small|memory[5][15]~feeder (
// Equation(s):
// \_RAM_small|memory[5][15]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[15]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[15]~33_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[5][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[5][15]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[5][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N5
dffeas \_RAM_small|memory[5][15] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[5][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[5][15] .is_wysiwyg = "true";
defparam \_RAM_small|memory[5][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N28
cycloneive_lcell_comb \_RAM_small|Mux0~3 (
// Equation(s):
// \_RAM_small|Mux0~3_combout  = (\_Mux16|out[0]~3_combout  & ((\_RAM_small|Mux0~2_combout  & (\_RAM_small|memory[7][15]~q )) # (!\_RAM_small|Mux0~2_combout  & ((\_RAM_small|memory[5][15]~q ))))) # (!\_Mux16|out[0]~3_combout  & (((\_RAM_small|Mux0~2_combout 
// ))))

	.dataa(\_RAM_small|memory[7][15]~q ),
	.datab(\_Mux16|out[0]~3_combout ),
	.datac(\_RAM_small|Mux0~2_combout ),
	.datad(\_RAM_small|memory[5][15]~q ),
	.cin(gnd),
	.combout(\_RAM_small|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux0~3 .lut_mask = 16'hBCB0;
defparam \_RAM_small|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N18
cycloneive_lcell_comb \_RAM_small|Mux0~6 (
// Equation(s):
// \_RAM_small|Mux0~6_combout  = (\_Mux16|out[3]~1_combout  & (\_Mux16|out[2]~0_combout )) # (!\_Mux16|out[3]~1_combout  & ((\_Mux16|out[2]~0_combout  & ((\_RAM_small|Mux0~3_combout ))) # (!\_Mux16|out[2]~0_combout  & (\_RAM_small|Mux0~5_combout ))))

	.dataa(\_Mux16|out[3]~1_combout ),
	.datab(\_Mux16|out[2]~0_combout ),
	.datac(\_RAM_small|Mux0~5_combout ),
	.datad(\_RAM_small|Mux0~3_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux0~6 .lut_mask = 16'hDC98;
defparam \_RAM_small|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N22
cycloneive_lcell_comb \_RAM_small|memory[11][15]~feeder (
// Equation(s):
// \_RAM_small|memory[11][15]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[15]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[15]~33_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[11][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[11][15]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[11][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N23
dffeas \_RAM_small|memory[11][15] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[11][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[11][15] .is_wysiwyg = "true";
defparam \_RAM_small|memory[11][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N25
dffeas \_RAM_small|memory[10][15] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[15]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[10][15] .is_wysiwyg = "true";
defparam \_RAM_small|memory[10][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N10
cycloneive_lcell_comb \_RAM_small|memory[9][15]~feeder (
// Equation(s):
// \_RAM_small|memory[9][15]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[15]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[15]~33_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[9][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[9][15]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[9][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N11
dffeas \_RAM_small|memory[9][15] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[9][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[9][15] .is_wysiwyg = "true";
defparam \_RAM_small|memory[9][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N3
dffeas \_RAM_small|memory[8][15] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[15]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[8][15] .is_wysiwyg = "true";
defparam \_RAM_small|memory[8][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N2
cycloneive_lcell_comb \_RAM_small|Mux0~0 (
// Equation(s):
// \_RAM_small|Mux0~0_combout  = (\_Mux16|out[0]~3_combout  & ((\_RAM_small|memory[9][15]~q ) # ((\_Mux16|out[1]~2_combout )))) # (!\_Mux16|out[0]~3_combout  & (((\_RAM_small|memory[8][15]~q  & !\_Mux16|out[1]~2_combout ))))

	.dataa(\_Mux16|out[0]~3_combout ),
	.datab(\_RAM_small|memory[9][15]~q ),
	.datac(\_RAM_small|memory[8][15]~q ),
	.datad(\_Mux16|out[1]~2_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux0~0 .lut_mask = 16'hAAD8;
defparam \_RAM_small|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N24
cycloneive_lcell_comb \_RAM_small|Mux0~1 (
// Equation(s):
// \_RAM_small|Mux0~1_combout  = (\_Mux16|out[1]~2_combout  & ((\_RAM_small|Mux0~0_combout  & (\_RAM_small|memory[11][15]~q )) # (!\_RAM_small|Mux0~0_combout  & ((\_RAM_small|memory[10][15]~q ))))) # (!\_Mux16|out[1]~2_combout  & 
// (((\_RAM_small|Mux0~0_combout ))))

	.dataa(\_RAM_small|memory[11][15]~q ),
	.datab(\_Mux16|out[1]~2_combout ),
	.datac(\_RAM_small|memory[10][15]~q ),
	.datad(\_RAM_small|Mux0~0_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux0~1 .lut_mask = 16'hBBC0;
defparam \_RAM_small|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N16
cycloneive_lcell_comb \_RAM_small|memory[13][15]~feeder (
// Equation(s):
// \_RAM_small|memory[13][15]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[15]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[15]~33_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[13][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[13][15]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[13][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N17
dffeas \_RAM_small|memory[13][15] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[13][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[13][15] .is_wysiwyg = "true";
defparam \_RAM_small|memory[13][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N31
dffeas \_RAM_small|memory[15][15] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[15]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[15][15] .is_wysiwyg = "true";
defparam \_RAM_small|memory[15][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y9_N18
cycloneive_lcell_comb \_RAM_small|memory[14][15]~feeder (
// Equation(s):
// \_RAM_small|memory[14][15]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[15]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[15]~33_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[14][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[14][15]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[14][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y9_N19
dffeas \_RAM_small|memory[14][15] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[14][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[14][15] .is_wysiwyg = "true";
defparam \_RAM_small|memory[14][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N31
dffeas \_RAM_small|memory[12][15] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[15]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[12][15] .is_wysiwyg = "true";
defparam \_RAM_small|memory[12][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N30
cycloneive_lcell_comb \_RAM_small|Mux0~7 (
// Equation(s):
// \_RAM_small|Mux0~7_combout  = (\_Mux16|out[0]~3_combout  & (((\_Mux16|out[1]~2_combout )))) # (!\_Mux16|out[0]~3_combout  & ((\_Mux16|out[1]~2_combout  & (\_RAM_small|memory[14][15]~q )) # (!\_Mux16|out[1]~2_combout  & ((\_RAM_small|memory[12][15]~q )))))

	.dataa(\_Mux16|out[0]~3_combout ),
	.datab(\_RAM_small|memory[14][15]~q ),
	.datac(\_RAM_small|memory[12][15]~q ),
	.datad(\_Mux16|out[1]~2_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux0~7 .lut_mask = 16'hEE50;
defparam \_RAM_small|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N30
cycloneive_lcell_comb \_RAM_small|Mux0~8 (
// Equation(s):
// \_RAM_small|Mux0~8_combout  = (\_Mux16|out[0]~3_combout  & ((\_RAM_small|Mux0~7_combout  & ((\_RAM_small|memory[15][15]~q ))) # (!\_RAM_small|Mux0~7_combout  & (\_RAM_small|memory[13][15]~q )))) # (!\_Mux16|out[0]~3_combout  & 
// (((\_RAM_small|Mux0~7_combout ))))

	.dataa(\_RAM_small|memory[13][15]~q ),
	.datab(\_Mux16|out[0]~3_combout ),
	.datac(\_RAM_small|memory[15][15]~q ),
	.datad(\_RAM_small|Mux0~7_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux0~8 .lut_mask = 16'hF388;
defparam \_RAM_small|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N22
cycloneive_lcell_comb \_RAM_small|Mux0~9 (
// Equation(s):
// \_RAM_small|Mux0~9_combout  = (\_Mux16|out[3]~1_combout  & ((\_RAM_small|Mux0~6_combout  & ((\_RAM_small|Mux0~8_combout ))) # (!\_RAM_small|Mux0~6_combout  & (\_RAM_small|Mux0~1_combout )))) # (!\_Mux16|out[3]~1_combout  & (\_RAM_small|Mux0~6_combout ))

	.dataa(\_Mux16|out[3]~1_combout ),
	.datab(\_RAM_small|Mux0~6_combout ),
	.datac(\_RAM_small|Mux0~1_combout ),
	.datad(\_RAM_small|Mux0~8_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux0~9 .lut_mask = 16'hEC64;
defparam \_RAM_small|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N23
dffeas \_RAM_small|data_out[15] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|Mux0~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|data_out[15] .is_wysiwyg = "true";
defparam \_RAM_small|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N20
cycloneive_lcell_comb \_CPU|_ALU|_Mux16_5|out[15]~30 (
// Equation(s):
// \_CPU|_ALU|_Mux16_5|out[15]~30_combout  = (!\_ROM_small|data [9] & ((\_ROM_small|data [12] & ((\_RAM_small|data_out [15]))) # (!\_ROM_small|data [12] & (\_CPU|_ARegsiter|out [15]))))

	.dataa(\_ROM_small|data [12]),
	.datab(\_CPU|_ARegsiter|out [15]),
	.datac(\_RAM_small|data_out [15]),
	.datad(\_ROM_small|data [9]),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux16_5|out[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux16_5|out[15]~30 .lut_mask = 16'h00E4;
defparam \_CPU|_ALU|_Mux16_5|out[15]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N10
cycloneive_lcell_comb \_CPU|_ALU|_Mux16_5|out[15]~32 (
// Equation(s):
// \_CPU|_ALU|_Mux16_5|out[15]~32_combout  = (\_ROM_small|data [7] & (\_CPU|_ALU|_Mux16_5|out[15]~31_combout  $ ((\_CPU|_ALU|_Mux16_5|out[15]~30_combout )))) # (!\_ROM_small|data [7] & ((\_CPU|_ALU|_Mux16_5|out[15]~31_combout  & 
// (\_CPU|_ALU|_Mux16_5|out[15]~30_combout  & !\_ROM_small|data [10])) # (!\_CPU|_ALU|_Mux16_5|out[15]~31_combout  & (!\_CPU|_ALU|_Mux16_5|out[15]~30_combout  & \_ROM_small|data [10]))))

	.dataa(\_CPU|_ALU|_Mux16_5|out[15]~31_combout ),
	.datab(\_CPU|_ALU|_Mux16_5|out[15]~30_combout ),
	.datac(\_ROM_small|data [10]),
	.datad(\_ROM_small|data [7]),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux16_5|out[15]~32_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux16_5|out[15]~32 .lut_mask = 16'h6618;
defparam \_CPU|_ALU|_Mux16_5|out[15]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N2
cycloneive_lcell_comb \_RAM_small|memory[11][14]~feeder (
// Equation(s):
// \_RAM_small|memory[11][14]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[14]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[14]~26_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[11][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[11][14]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[11][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N3
dffeas \_RAM_small|memory[11][14] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[11][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[11][14] .is_wysiwyg = "true";
defparam \_RAM_small|memory[11][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y12_N5
dffeas \_RAM_small|memory[15][14] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[14]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[15][14] .is_wysiwyg = "true";
defparam \_RAM_small|memory[15][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N6
cycloneive_lcell_comb \_RAM_small|memory[7][14]~feeder (
// Equation(s):
// \_RAM_small|memory[7][14]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[14]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[14]~26_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[7][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[7][14]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[7][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N7
dffeas \_RAM_small|memory[7][14] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[7][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[7][14] .is_wysiwyg = "true";
defparam \_RAM_small|memory[7][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N13
dffeas \_RAM_small|memory[3][14] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[14]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[3][14] .is_wysiwyg = "true";
defparam \_RAM_small|memory[3][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N12
cycloneive_lcell_comb \_RAM_small|Mux1~7 (
// Equation(s):
// \_RAM_small|Mux1~7_combout  = (\_Mux16|out[2]~0_combout  & ((\_RAM_small|memory[7][14]~q ) # ((\_Mux16|out[3]~1_combout )))) # (!\_Mux16|out[2]~0_combout  & (((\_RAM_small|memory[3][14]~q  & !\_Mux16|out[3]~1_combout ))))

	.dataa(\_RAM_small|memory[7][14]~q ),
	.datab(\_Mux16|out[2]~0_combout ),
	.datac(\_RAM_small|memory[3][14]~q ),
	.datad(\_Mux16|out[3]~1_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux1~7 .lut_mask = 16'hCCB8;
defparam \_RAM_small|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N4
cycloneive_lcell_comb \_RAM_small|Mux1~8 (
// Equation(s):
// \_RAM_small|Mux1~8_combout  = (\_Mux16|out[3]~1_combout  & ((\_RAM_small|Mux1~7_combout  & ((\_RAM_small|memory[15][14]~q ))) # (!\_RAM_small|Mux1~7_combout  & (\_RAM_small|memory[11][14]~q )))) # (!\_Mux16|out[3]~1_combout  & 
// (((\_RAM_small|Mux1~7_combout ))))

	.dataa(\_Mux16|out[3]~1_combout ),
	.datab(\_RAM_small|memory[11][14]~q ),
	.datac(\_RAM_small|memory[15][14]~q ),
	.datad(\_RAM_small|Mux1~7_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux1~8 .lut_mask = 16'hF588;
defparam \_RAM_small|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N25
dffeas \_RAM_small|memory[9][14] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[14]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[9][14] .is_wysiwyg = "true";
defparam \_RAM_small|memory[9][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N9
dffeas \_RAM_small|memory[13][14] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[14]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[13][14] .is_wysiwyg = "true";
defparam \_RAM_small|memory[13][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N0
cycloneive_lcell_comb \_RAM_small|memory[5][14]~feeder (
// Equation(s):
// \_RAM_small|memory[5][14]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[14]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[14]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[5][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[5][14]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[5][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N1
dffeas \_RAM_small|memory[5][14] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[5][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[5][14] .is_wysiwyg = "true";
defparam \_RAM_small|memory[5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N19
dffeas \_RAM_small|memory[1][14] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[14]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[1][14] .is_wysiwyg = "true";
defparam \_RAM_small|memory[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
cycloneive_lcell_comb \_RAM_small|Mux1~2 (
// Equation(s):
// \_RAM_small|Mux1~2_combout  = (\_Mux16|out[3]~1_combout  & (((\_Mux16|out[2]~0_combout )))) # (!\_Mux16|out[3]~1_combout  & ((\_Mux16|out[2]~0_combout  & (\_RAM_small|memory[5][14]~q )) # (!\_Mux16|out[2]~0_combout  & ((\_RAM_small|memory[1][14]~q )))))

	.dataa(\_RAM_small|memory[5][14]~q ),
	.datab(\_Mux16|out[3]~1_combout ),
	.datac(\_RAM_small|memory[1][14]~q ),
	.datad(\_Mux16|out[2]~0_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux1~2 .lut_mask = 16'hEE30;
defparam \_RAM_small|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N8
cycloneive_lcell_comb \_RAM_small|Mux1~3 (
// Equation(s):
// \_RAM_small|Mux1~3_combout  = (\_Mux16|out[3]~1_combout  & ((\_RAM_small|Mux1~2_combout  & ((\_RAM_small|memory[13][14]~q ))) # (!\_RAM_small|Mux1~2_combout  & (\_RAM_small|memory[9][14]~q )))) # (!\_Mux16|out[3]~1_combout  & (((\_RAM_small|Mux1~2_combout 
// ))))

	.dataa(\_RAM_small|memory[9][14]~q ),
	.datab(\_Mux16|out[3]~1_combout ),
	.datac(\_RAM_small|memory[13][14]~q ),
	.datad(\_RAM_small|Mux1~2_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux1~3 .lut_mask = 16'hF388;
defparam \_RAM_small|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N16
cycloneive_lcell_comb \_RAM_small|memory[4][14]~feeder (
// Equation(s):
// \_RAM_small|memory[4][14]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[14]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[14]~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[4][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[4][14]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[4][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N17
dffeas \_RAM_small|memory[4][14] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[4][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[4][14] .is_wysiwyg = "true";
defparam \_RAM_small|memory[4][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N7
dffeas \_RAM_small|memory[12][14] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[14]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[12][14] .is_wysiwyg = "true";
defparam \_RAM_small|memory[12][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N18
cycloneive_lcell_comb \_RAM_small|memory[8][14]~feeder (
// Equation(s):
// \_RAM_small|memory[8][14]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[14]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[14]~26_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[8][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[8][14]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[8][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N19
dffeas \_RAM_small|memory[8][14] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[8][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[8][14] .is_wysiwyg = "true";
defparam \_RAM_small|memory[8][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N9
dffeas \_RAM_small|memory[0][14] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[14]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[0][14] .is_wysiwyg = "true";
defparam \_RAM_small|memory[0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N8
cycloneive_lcell_comb \_RAM_small|Mux1~4 (
// Equation(s):
// \_RAM_small|Mux1~4_combout  = (\_Mux16|out[3]~1_combout  & ((\_RAM_small|memory[8][14]~q ) # ((\_Mux16|out[2]~0_combout )))) # (!\_Mux16|out[3]~1_combout  & (((\_RAM_small|memory[0][14]~q  & !\_Mux16|out[2]~0_combout ))))

	.dataa(\_Mux16|out[3]~1_combout ),
	.datab(\_RAM_small|memory[8][14]~q ),
	.datac(\_RAM_small|memory[0][14]~q ),
	.datad(\_Mux16|out[2]~0_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux1~4 .lut_mask = 16'hAAD8;
defparam \_RAM_small|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N6
cycloneive_lcell_comb \_RAM_small|Mux1~5 (
// Equation(s):
// \_RAM_small|Mux1~5_combout  = (\_Mux16|out[2]~0_combout  & ((\_RAM_small|Mux1~4_combout  & ((\_RAM_small|memory[12][14]~q ))) # (!\_RAM_small|Mux1~4_combout  & (\_RAM_small|memory[4][14]~q )))) # (!\_Mux16|out[2]~0_combout  & (((\_RAM_small|Mux1~4_combout 
// ))))

	.dataa(\_Mux16|out[2]~0_combout ),
	.datab(\_RAM_small|memory[4][14]~q ),
	.datac(\_RAM_small|memory[12][14]~q ),
	.datad(\_RAM_small|Mux1~4_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux1~5 .lut_mask = 16'hF588;
defparam \_RAM_small|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N26
cycloneive_lcell_comb \_RAM_small|Mux1~6 (
// Equation(s):
// \_RAM_small|Mux1~6_combout  = (\_Mux16|out[1]~2_combout  & (\_Mux16|out[0]~3_combout )) # (!\_Mux16|out[1]~2_combout  & ((\_Mux16|out[0]~3_combout  & (\_RAM_small|Mux1~3_combout )) # (!\_Mux16|out[0]~3_combout  & ((\_RAM_small|Mux1~5_combout )))))

	.dataa(\_Mux16|out[1]~2_combout ),
	.datab(\_Mux16|out[0]~3_combout ),
	.datac(\_RAM_small|Mux1~3_combout ),
	.datad(\_RAM_small|Mux1~5_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux1~6 .lut_mask = 16'hD9C8;
defparam \_RAM_small|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N28
cycloneive_lcell_comb \_RAM_small|memory[14][14]~feeder (
// Equation(s):
// \_RAM_small|memory[14][14]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[14]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[14]~26_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[14][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[14][14]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[14][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N29
dffeas \_RAM_small|memory[14][14] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[14][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[14][14] .is_wysiwyg = "true";
defparam \_RAM_small|memory[14][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N23
dffeas \_RAM_small|memory[6][14] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[14]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[6][14] .is_wysiwyg = "true";
defparam \_RAM_small|memory[6][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N14
cycloneive_lcell_comb \_RAM_small|memory[10][14]~feeder (
// Equation(s):
// \_RAM_small|memory[10][14]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[14]~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[14]~26_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[10][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[10][14]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[10][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N15
dffeas \_RAM_small|memory[10][14] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[10][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[10][14] .is_wysiwyg = "true";
defparam \_RAM_small|memory[10][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y9_N29
dffeas \_RAM_small|memory[2][14] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[14]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[2][14] .is_wysiwyg = "true";
defparam \_RAM_small|memory[2][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N28
cycloneive_lcell_comb \_RAM_small|Mux1~0 (
// Equation(s):
// \_RAM_small|Mux1~0_combout  = (\_Mux16|out[3]~1_combout  & ((\_RAM_small|memory[10][14]~q ) # ((\_Mux16|out[2]~0_combout )))) # (!\_Mux16|out[3]~1_combout  & (((\_RAM_small|memory[2][14]~q  & !\_Mux16|out[2]~0_combout ))))

	.dataa(\_Mux16|out[3]~1_combout ),
	.datab(\_RAM_small|memory[10][14]~q ),
	.datac(\_RAM_small|memory[2][14]~q ),
	.datad(\_Mux16|out[2]~0_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux1~0 .lut_mask = 16'hAAD8;
defparam \_RAM_small|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N22
cycloneive_lcell_comb \_RAM_small|Mux1~1 (
// Equation(s):
// \_RAM_small|Mux1~1_combout  = (\_Mux16|out[2]~0_combout  & ((\_RAM_small|Mux1~0_combout  & (\_RAM_small|memory[14][14]~q )) # (!\_RAM_small|Mux1~0_combout  & ((\_RAM_small|memory[6][14]~q ))))) # (!\_Mux16|out[2]~0_combout  & (((\_RAM_small|Mux1~0_combout 
// ))))

	.dataa(\_Mux16|out[2]~0_combout ),
	.datab(\_RAM_small|memory[14][14]~q ),
	.datac(\_RAM_small|memory[6][14]~q ),
	.datad(\_RAM_small|Mux1~0_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux1~1 .lut_mask = 16'hDDA0;
defparam \_RAM_small|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N0
cycloneive_lcell_comb \_RAM_small|Mux1~9 (
// Equation(s):
// \_RAM_small|Mux1~9_combout  = (\_Mux16|out[1]~2_combout  & ((\_RAM_small|Mux1~6_combout  & (\_RAM_small|Mux1~8_combout )) # (!\_RAM_small|Mux1~6_combout  & ((\_RAM_small|Mux1~1_combout ))))) # (!\_Mux16|out[1]~2_combout  & (((\_RAM_small|Mux1~6_combout 
// ))))

	.dataa(\_Mux16|out[1]~2_combout ),
	.datab(\_RAM_small|Mux1~8_combout ),
	.datac(\_RAM_small|Mux1~6_combout ),
	.datad(\_RAM_small|Mux1~1_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux1~9 .lut_mask = 16'hDAD0;
defparam \_RAM_small|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N1
dffeas \_RAM_small|data_out[14] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|Mux1~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|data_out[14] .is_wysiwyg = "true";
defparam \_RAM_small|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N28
cycloneive_lcell_comb \_ROM_small|memory~13 (
// Equation(s):
// \_ROM_small|memory~13_combout  = (\_CPU|_PC|pc_reg [0] & ((!\_CPU|_PC|pc_reg [1]) # (!\_CPU|_PC|pc_reg [3]))) # (!\_CPU|_PC|pc_reg [0] & ((\_CPU|_PC|pc_reg [1])))

	.dataa(\_CPU|_PC|pc_reg [0]),
	.datab(gnd),
	.datac(\_CPU|_PC|pc_reg [3]),
	.datad(\_CPU|_PC|pc_reg [1]),
	.cin(gnd),
	.combout(\_ROM_small|memory~13_combout ),
	.cout());
// synopsys translate_off
defparam \_ROM_small|memory~13 .lut_mask = 16'h5FAA;
defparam \_ROM_small|memory~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N29
dffeas \_ROM_small|data[14] (
	.clk(\cpu_clk~clkctrl_outclk ),
	.d(\_ROM_small|memory~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_ROM_small|data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \_ROM_small|data[14] .is_wysiwyg = "true";
defparam \_ROM_small|data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N4
cycloneive_lcell_comb \_CPU|_Mux16_ARegInput|out[14]~14 (
// Equation(s):
// \_CPU|_Mux16_ARegInput|out[14]~14_combout  = (\_ROM_small|data [15] & ((\_ROM_small|data [5] & (\_CPU|_ALU|_Mux16_5|out[14]~26_combout )) # (!\_ROM_small|data [5] & ((\_ROM_small|data [14]))))) # (!\_ROM_small|data [15] & (((\_ROM_small|data [14]))))

	.dataa(\_ROM_small|data [15]),
	.datab(\_ROM_small|data [5]),
	.datac(\_CPU|_ALU|_Mux16_5|out[14]~26_combout ),
	.datad(\_ROM_small|data [14]),
	.cin(gnd),
	.combout(\_CPU|_Mux16_ARegInput|out[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_Mux16_ARegInput|out[14]~14 .lut_mask = 16'hF780;
defparam \_CPU|_Mux16_ARegInput|out[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N5
dffeas \_CPU|_ARegsiter|out[14] (
	.clk(\_CPU|loadA~clkctrl_outclk ),
	.d(\_CPU|_Mux16_ARegInput|out[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_CPU|_ARegsiter|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \_CPU|_ARegsiter|out[14] .is_wysiwyg = "true";
defparam \_CPU|_ARegsiter|out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y13_N30
cycloneive_lcell_comb \_CPU|_ALU|_Mux16_1|out[14]~13 (
// Equation(s):
// \_CPU|_ALU|_Mux16_1|out[14]~13_combout  = (!\_ROM_small|data [9] & ((\_ROM_small|data [12] & (\_RAM_small|data_out [14])) # (!\_ROM_small|data [12] & ((\_CPU|_ARegsiter|out [14])))))

	.dataa(\_ROM_small|data [12]),
	.datab(\_RAM_small|data_out [14]),
	.datac(\_CPU|_ARegsiter|out [14]),
	.datad(\_ROM_small|data [9]),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux16_1|out[14]~13_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux16_1|out[14]~13 .lut_mask = 16'h00D8;
defparam \_CPU|_ALU|_Mux16_1|out[14]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N14
cycloneive_lcell_comb \_CPU|_ALU|_Mux16_5|out[14]~25 (
// Equation(s):
// \_CPU|_ALU|_Mux16_5|out[14]~25_combout  = (\_CPU|_ALU|_Mux_16_2|out[14]~14_combout  & (\_CPU|_ALU|_Mux16_1|out[14]~13_combout  $ (((!\_ROM_small|data [10]))))) # (!\_CPU|_ALU|_Mux_16_2|out[14]~14_combout  & ((\_CPU|_ALU|_Mux16_1|out[14]~13_combout  $ 
// (\_ROM_small|data [10])) # (!\_ROM_small|data [7])))

	.dataa(\_CPU|_ALU|_Mux16_1|out[14]~13_combout ),
	.datab(\_ROM_small|data [7]),
	.datac(\_ROM_small|data [10]),
	.datad(\_CPU|_ALU|_Mux_16_2|out[14]~14_combout ),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux16_5|out[14]~25_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux16_5|out[14]~25 .lut_mask = 16'hA57B;
defparam \_CPU|_ALU|_Mux16_5|out[14]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y13_N21
dffeas \_CPU|_DRegister|out[13] (
	.clk(\_CPU|loadD~clkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[13]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_CPU|_DRegister|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \_CPU|_DRegister|out[13] .is_wysiwyg = "true";
defparam \_CPU|_DRegister|out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N24
cycloneive_lcell_comb \_CPU|_ALU|_Mux_16_2|out[13]~13 (
// Equation(s):
// \_CPU|_ALU|_Mux_16_2|out[13]~13_combout  = \_ROM_small|data [10] $ (((\_CPU|_DRegister|out [13] & !\_ROM_small|data [11])))

	.dataa(\_CPU|_DRegister|out [13]),
	.datab(\_ROM_small|data [10]),
	.datac(gnd),
	.datad(\_ROM_small|data [11]),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux_16_2|out[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux_16_2|out[13]~13 .lut_mask = 16'hCC66;
defparam \_CPU|_ALU|_Mux_16_2|out[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N16
cycloneive_lcell_comb \_CPU|_ALU|_Mux16_5|out[13]~23 (
// Equation(s):
// \_CPU|_ALU|_Mux16_5|out[13]~23_combout  = (\_CPU|_ALU|_Mux_16_2|out[13]~13_combout  & (\_ROM_small|data [10] $ (\_CPU|_ALU|_Mux16_1|out[13]~12_combout  $ (\_ROM_small|data [7])))) # (!\_CPU|_ALU|_Mux_16_2|out[13]~13_combout  & (\_ROM_small|data [7] & 
// (\_ROM_small|data [10] $ (\_CPU|_ALU|_Mux16_1|out[13]~12_combout ))))

	.dataa(\_ROM_small|data [10]),
	.datab(\_CPU|_ALU|_Mux16_1|out[13]~12_combout ),
	.datac(\_CPU|_ALU|_Mux_16_2|out[13]~13_combout ),
	.datad(\_ROM_small|data [7]),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux16_5|out[13]~23_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux16_5|out[13]~23 .lut_mask = 16'h9660;
defparam \_CPU|_ALU|_Mux16_5|out[13]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N23
dffeas \_CPU|_DRegister|out[12] (
	.clk(\_CPU|loadD~clkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[12]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_CPU|_DRegister|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \_CPU|_DRegister|out[12] .is_wysiwyg = "true";
defparam \_CPU|_DRegister|out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N22
cycloneive_lcell_comb \_CPU|_ALU|_Mux_16_2|out[12]~12 (
// Equation(s):
// \_CPU|_ALU|_Mux_16_2|out[12]~12_combout  = \_ROM_small|data [10] $ (((!\_ROM_small|data [11] & \_CPU|_DRegister|out [12])))

	.dataa(gnd),
	.datab(\_ROM_small|data [11]),
	.datac(\_CPU|_DRegister|out [12]),
	.datad(\_ROM_small|data [10]),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux_16_2|out[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux_16_2|out[12]~12 .lut_mask = 16'hCF30;
defparam \_CPU|_ALU|_Mux_16_2|out[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N0
cycloneive_lcell_comb \_CPU|_ALU|_Mux16_5|out[12]~27 (
// Equation(s):
// \_CPU|_ALU|_Mux16_5|out[12]~27_combout  = (\_CPU|_ALU|_Mux_16_2|out[12]~12_combout  & (\_ROM_small|data [10] $ (\_CPU|_ALU|_Mux16_1|out[12]~11_combout  $ (\_ROM_small|data [7])))) # (!\_CPU|_ALU|_Mux_16_2|out[12]~12_combout  & (\_ROM_small|data [7] & 
// (\_ROM_small|data [10] $ (\_CPU|_ALU|_Mux16_1|out[12]~11_combout ))))

	.dataa(\_ROM_small|data [10]),
	.datab(\_CPU|_ALU|_Mux16_1|out[12]~11_combout ),
	.datac(\_CPU|_ALU|_Mux_16_2|out[12]~12_combout ),
	.datad(\_ROM_small|data [7]),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux16_5|out[12]~27_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux16_5|out[12]~27 .lut_mask = 16'h9660;
defparam \_CPU|_ALU|_Mux16_5|out[12]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y13_N22
cycloneive_lcell_comb \_CPU|_ALU|_Add16|_FullAdder_11|carry~0 (
// Equation(s):
// \_CPU|_ALU|_Add16|_FullAdder_11|carry~0_combout  = (\_CPU|_ALU|_Mux_16_2|out[11]~11_combout  & ((\_CPU|_ALU|_Add16|_FullAdder_10|carry~0_combout ) # (\_CPU|_ALU|_Mux16_1|out[11]~10_combout  $ (\_ROM_small|data [10])))) # 
// (!\_CPU|_ALU|_Mux_16_2|out[11]~11_combout  & (\_CPU|_ALU|_Add16|_FullAdder_10|carry~0_combout  & (\_CPU|_ALU|_Mux16_1|out[11]~10_combout  $ (\_ROM_small|data [10]))))

	.dataa(\_CPU|_ALU|_Mux16_1|out[11]~10_combout ),
	.datab(\_CPU|_ALU|_Mux_16_2|out[11]~11_combout ),
	.datac(\_ROM_small|data [10]),
	.datad(\_CPU|_ALU|_Add16|_FullAdder_10|carry~0_combout ),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Add16|_FullAdder_11|carry~0_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Add16|_FullAdder_11|carry~0 .lut_mask = 16'hDE48;
defparam \_CPU|_ALU|_Add16|_FullAdder_11|carry~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N22
cycloneive_lcell_comb \_CPU|_ALU|_Mux16_5|out[12]~28 (
// Equation(s):
// \_CPU|_ALU|_Mux16_5|out[12]~28_combout  = \_CPU|_ALU|_Mux16_5|out[12]~27_combout  $ (\_ROM_small|data [6] $ (((\_ROM_small|data [7] & \_CPU|_ALU|_Add16|_FullAdder_11|carry~0_combout ))))

	.dataa(\_ROM_small|data [7]),
	.datab(\_CPU|_ALU|_Mux16_5|out[12]~27_combout ),
	.datac(\_ROM_small|data [6]),
	.datad(\_CPU|_ALU|_Add16|_FullAdder_11|carry~0_combout ),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux16_5|out[12]~28_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux16_5|out[12]~28 .lut_mask = 16'h963C;
defparam \_CPU|_ALU|_Mux16_5|out[12]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N6
cycloneive_lcell_comb \_CPU|_Mux16_ARegInput|out[12]~12 (
// Equation(s):
// \_CPU|_Mux16_ARegInput|out[12]~12_combout  = (\_ROM_small|data [15] & ((\_ROM_small|data [5] & ((\_CPU|_ALU|_Mux16_5|out[12]~28_combout ))) # (!\_ROM_small|data [5] & (\_ROM_small|data [12])))) # (!\_ROM_small|data [15] & (((\_ROM_small|data [12]))))

	.dataa(\_ROM_small|data [15]),
	.datab(\_ROM_small|data [5]),
	.datac(\_ROM_small|data [12]),
	.datad(\_CPU|_ALU|_Mux16_5|out[12]~28_combout ),
	.cin(gnd),
	.combout(\_CPU|_Mux16_ARegInput|out[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_Mux16_ARegInput|out[12]~12 .lut_mask = 16'hF870;
defparam \_CPU|_Mux16_ARegInput|out[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N7
dffeas \_CPU|_ARegsiter|out[12] (
	.clk(\_CPU|loadA~clkctrl_outclk ),
	.d(\_CPU|_Mux16_ARegInput|out[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_CPU|_ARegsiter|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \_CPU|_ARegsiter|out[12] .is_wysiwyg = "true";
defparam \_CPU|_ARegsiter|out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N16
cycloneive_lcell_comb \_RAM_small|memory[7][12]~feeder (
// Equation(s):
// \_RAM_small|memory[7][12]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[12]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[12]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[7][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[7][12]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[7][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N17
dffeas \_RAM_small|memory[7][12] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[7][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[7][12] .is_wysiwyg = "true";
defparam \_RAM_small|memory[7][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
cycloneive_lcell_comb \_RAM_small|memory[11][12]~feeder (
// Equation(s):
// \_RAM_small|memory[11][12]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[12]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[12]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[11][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[11][12]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[11][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y15_N13
dffeas \_RAM_small|memory[11][12] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[11][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[11][12] .is_wysiwyg = "true";
defparam \_RAM_small|memory[11][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N31
dffeas \_RAM_small|memory[3][12] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[12]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[3][12] .is_wysiwyg = "true";
defparam \_RAM_small|memory[3][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N30
cycloneive_lcell_comb \_RAM_small|Mux3~7 (
// Equation(s):
// \_RAM_small|Mux3~7_combout  = (\_Mux16|out[2]~0_combout  & (((\_Mux16|out[3]~1_combout )))) # (!\_Mux16|out[2]~0_combout  & ((\_Mux16|out[3]~1_combout  & (\_RAM_small|memory[11][12]~q )) # (!\_Mux16|out[3]~1_combout  & ((\_RAM_small|memory[3][12]~q )))))

	.dataa(\_RAM_small|memory[11][12]~q ),
	.datab(\_Mux16|out[2]~0_combout ),
	.datac(\_RAM_small|memory[3][12]~q ),
	.datad(\_Mux16|out[3]~1_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux3~7 .lut_mask = 16'hEE30;
defparam \_RAM_small|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N15
dffeas \_RAM_small|memory[15][12] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[12]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[15][12] .is_wysiwyg = "true";
defparam \_RAM_small|memory[15][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N14
cycloneive_lcell_comb \_RAM_small|Mux3~8 (
// Equation(s):
// \_RAM_small|Mux3~8_combout  = (\_RAM_small|Mux3~7_combout  & (((\_RAM_small|memory[15][12]~q ) # (!\_Mux16|out[2]~0_combout )))) # (!\_RAM_small|Mux3~7_combout  & (\_RAM_small|memory[7][12]~q  & ((\_Mux16|out[2]~0_combout ))))

	.dataa(\_RAM_small|memory[7][12]~q ),
	.datab(\_RAM_small|Mux3~7_combout ),
	.datac(\_RAM_small|memory[15][12]~q ),
	.datad(\_Mux16|out[2]~0_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux3~8 .lut_mask = 16'hE2CC;
defparam \_RAM_small|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N12
cycloneive_lcell_comb \_RAM_small|memory[13][12]~feeder (
// Equation(s):
// \_RAM_small|memory[13][12]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[12]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[12]~28_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[13][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[13][12]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[13][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N13
dffeas \_RAM_small|memory[13][12] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[13][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[13][12] .is_wysiwyg = "true";
defparam \_RAM_small|memory[13][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y15_N15
dffeas \_RAM_small|memory[5][12] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[12]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[5][12] .is_wysiwyg = "true";
defparam \_RAM_small|memory[5][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N12
cycloneive_lcell_comb \_RAM_small|memory[9][12]~feeder (
// Equation(s):
// \_RAM_small|memory[9][12]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[12]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[12]~28_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[9][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[9][12]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[9][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N13
dffeas \_RAM_small|memory[9][12] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[9][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[9][12] .is_wysiwyg = "true";
defparam \_RAM_small|memory[9][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N27
dffeas \_RAM_small|memory[1][12] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[12]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[1][12] .is_wysiwyg = "true";
defparam \_RAM_small|memory[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cycloneive_lcell_comb \_RAM_small|Mux3~0 (
// Equation(s):
// \_RAM_small|Mux3~0_combout  = (\_Mux16|out[3]~1_combout  & ((\_RAM_small|memory[9][12]~q ) # ((\_Mux16|out[2]~0_combout )))) # (!\_Mux16|out[3]~1_combout  & (((\_RAM_small|memory[1][12]~q  & !\_Mux16|out[2]~0_combout ))))

	.dataa(\_RAM_small|memory[9][12]~q ),
	.datab(\_Mux16|out[3]~1_combout ),
	.datac(\_RAM_small|memory[1][12]~q ),
	.datad(\_Mux16|out[2]~0_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux3~0 .lut_mask = 16'hCCB8;
defparam \_RAM_small|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N14
cycloneive_lcell_comb \_RAM_small|Mux3~1 (
// Equation(s):
// \_RAM_small|Mux3~1_combout  = (\_Mux16|out[2]~0_combout  & ((\_RAM_small|Mux3~0_combout  & (\_RAM_small|memory[13][12]~q )) # (!\_RAM_small|Mux3~0_combout  & ((\_RAM_small|memory[5][12]~q ))))) # (!\_Mux16|out[2]~0_combout  & (((\_RAM_small|Mux3~0_combout 
// ))))

	.dataa(\_RAM_small|memory[13][12]~q ),
	.datab(\_Mux16|out[2]~0_combout ),
	.datac(\_RAM_small|memory[5][12]~q ),
	.datad(\_RAM_small|Mux3~0_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux3~1 .lut_mask = 16'hBBC0;
defparam \_RAM_small|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N4
cycloneive_lcell_comb \_RAM_small|memory[14][12]~feeder (
// Equation(s):
// \_RAM_small|memory[14][12]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[12]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[12]~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[14][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[14][12]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[14][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y10_N5
dffeas \_RAM_small|memory[14][12] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[14][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[14][12] .is_wysiwyg = "true";
defparam \_RAM_small|memory[14][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N8
cycloneive_lcell_comb \_RAM_small|memory[10][12]~feeder (
// Equation(s):
// \_RAM_small|memory[10][12]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[12]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[12]~28_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[10][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[10][12]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[10][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N9
dffeas \_RAM_small|memory[10][12] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[10][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[10][12] .is_wysiwyg = "true";
defparam \_RAM_small|memory[10][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N8
cycloneive_lcell_comb \_RAM_small|memory[2][12]~feeder (
// Equation(s):
// \_RAM_small|memory[2][12]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[12]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[12]~28_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[2][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[2][12]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[2][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N9
dffeas \_RAM_small|memory[2][12] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[2][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[2][12] .is_wysiwyg = "true";
defparam \_RAM_small|memory[2][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y9_N6
cycloneive_lcell_comb \_RAM_small|memory[6][12]~feeder (
// Equation(s):
// \_RAM_small|memory[6][12]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[12]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[12]~28_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[6][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[6][12]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[6][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y9_N7
dffeas \_RAM_small|memory[6][12] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[6][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[6][12] .is_wysiwyg = "true";
defparam \_RAM_small|memory[6][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N2
cycloneive_lcell_comb \_RAM_small|Mux3~2 (
// Equation(s):
// \_RAM_small|Mux3~2_combout  = (\_Mux16|out[2]~0_combout  & (((\_RAM_small|memory[6][12]~q ) # (\_Mux16|out[3]~1_combout )))) # (!\_Mux16|out[2]~0_combout  & (\_RAM_small|memory[2][12]~q  & ((!\_Mux16|out[3]~1_combout ))))

	.dataa(\_RAM_small|memory[2][12]~q ),
	.datab(\_Mux16|out[2]~0_combout ),
	.datac(\_RAM_small|memory[6][12]~q ),
	.datad(\_Mux16|out[3]~1_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux3~2 .lut_mask = 16'hCCE2;
defparam \_RAM_small|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N6
cycloneive_lcell_comb \_RAM_small|Mux3~3 (
// Equation(s):
// \_RAM_small|Mux3~3_combout  = (\_Mux16|out[3]~1_combout  & ((\_RAM_small|Mux3~2_combout  & (\_RAM_small|memory[14][12]~q )) # (!\_RAM_small|Mux3~2_combout  & ((\_RAM_small|memory[10][12]~q ))))) # (!\_Mux16|out[3]~1_combout  & 
// (((\_RAM_small|Mux3~2_combout ))))

	.dataa(\_RAM_small|memory[14][12]~q ),
	.datab(\_RAM_small|memory[10][12]~q ),
	.datac(\_Mux16|out[3]~1_combout ),
	.datad(\_RAM_small|Mux3~2_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux3~3 .lut_mask = 16'hAFC0;
defparam \_RAM_small|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N20
cycloneive_lcell_comb \_RAM_small|memory[8][12]~feeder (
// Equation(s):
// \_RAM_small|memory[8][12]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[12]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[12]~28_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[8][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[8][12]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[8][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y11_N21
dffeas \_RAM_small|memory[8][12] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[8][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[8][12] .is_wysiwyg = "true";
defparam \_RAM_small|memory[8][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N22
cycloneive_lcell_comb \_RAM_small|memory[12][12]~feeder (
// Equation(s):
// \_RAM_small|memory[12][12]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[12]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[12]~28_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[12][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[12][12]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[12][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N23
dffeas \_RAM_small|memory[12][12] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[12][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[12][12] .is_wysiwyg = "true";
defparam \_RAM_small|memory[12][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N4
cycloneive_lcell_comb \_RAM_small|memory[4][12]~feeder (
// Equation(s):
// \_RAM_small|memory[4][12]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[12]~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[12]~28_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[4][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[4][12]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[4][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N5
dffeas \_RAM_small|memory[4][12] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[4][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[4][12] .is_wysiwyg = "true";
defparam \_RAM_small|memory[4][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y14_N19
dffeas \_RAM_small|memory[0][12] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[12]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[0][12] .is_wysiwyg = "true";
defparam \_RAM_small|memory[0][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y14_N18
cycloneive_lcell_comb \_RAM_small|Mux3~4 (
// Equation(s):
// \_RAM_small|Mux3~4_combout  = (\_Mux16|out[3]~1_combout  & (((\_Mux16|out[2]~0_combout )))) # (!\_Mux16|out[3]~1_combout  & ((\_Mux16|out[2]~0_combout  & (\_RAM_small|memory[4][12]~q )) # (!\_Mux16|out[2]~0_combout  & ((\_RAM_small|memory[0][12]~q )))))

	.dataa(\_Mux16|out[3]~1_combout ),
	.datab(\_RAM_small|memory[4][12]~q ),
	.datac(\_RAM_small|memory[0][12]~q ),
	.datad(\_Mux16|out[2]~0_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux3~4 .lut_mask = 16'hEE50;
defparam \_RAM_small|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N2
cycloneive_lcell_comb \_RAM_small|Mux3~5 (
// Equation(s):
// \_RAM_small|Mux3~5_combout  = (\_Mux16|out[3]~1_combout  & ((\_RAM_small|Mux3~4_combout  & ((\_RAM_small|memory[12][12]~q ))) # (!\_RAM_small|Mux3~4_combout  & (\_RAM_small|memory[8][12]~q )))) # (!\_Mux16|out[3]~1_combout  & (((\_RAM_small|Mux3~4_combout 
// ))))

	.dataa(\_RAM_small|memory[8][12]~q ),
	.datab(\_RAM_small|memory[12][12]~q ),
	.datac(\_Mux16|out[3]~1_combout ),
	.datad(\_RAM_small|Mux3~4_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux3~5 .lut_mask = 16'hCFA0;
defparam \_RAM_small|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N12
cycloneive_lcell_comb \_RAM_small|Mux3~6 (
// Equation(s):
// \_RAM_small|Mux3~6_combout  = (\_Mux16|out[1]~2_combout  & ((\_Mux16|out[0]~3_combout ) # ((\_RAM_small|Mux3~3_combout )))) # (!\_Mux16|out[1]~2_combout  & (!\_Mux16|out[0]~3_combout  & ((\_RAM_small|Mux3~5_combout ))))

	.dataa(\_Mux16|out[1]~2_combout ),
	.datab(\_Mux16|out[0]~3_combout ),
	.datac(\_RAM_small|Mux3~3_combout ),
	.datad(\_RAM_small|Mux3~5_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux3~6 .lut_mask = 16'hB9A8;
defparam \_RAM_small|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N30
cycloneive_lcell_comb \_RAM_small|Mux3~9 (
// Equation(s):
// \_RAM_small|Mux3~9_combout  = (\_Mux16|out[0]~3_combout  & ((\_RAM_small|Mux3~6_combout  & (\_RAM_small|Mux3~8_combout )) # (!\_RAM_small|Mux3~6_combout  & ((\_RAM_small|Mux3~1_combout ))))) # (!\_Mux16|out[0]~3_combout  & (((\_RAM_small|Mux3~6_combout 
// ))))

	.dataa(\_Mux16|out[0]~3_combout ),
	.datab(\_RAM_small|Mux3~8_combout ),
	.datac(\_RAM_small|Mux3~1_combout ),
	.datad(\_RAM_small|Mux3~6_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux3~9 .lut_mask = 16'hDDA0;
defparam \_RAM_small|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y12_N31
dffeas \_RAM_small|data_out[12] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|Mux3~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|data_out[12] .is_wysiwyg = "true";
defparam \_RAM_small|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N18
cycloneive_lcell_comb \_CPU|_ALU|_Mux16_1|out[12]~11 (
// Equation(s):
// \_CPU|_ALU|_Mux16_1|out[12]~11_combout  = (!\_ROM_small|data [9] & ((\_ROM_small|data [12] & ((\_RAM_small|data_out [12]))) # (!\_ROM_small|data [12] & (\_CPU|_ARegsiter|out [12]))))

	.dataa(\_ROM_small|data [9]),
	.datab(\_ROM_small|data [12]),
	.datac(\_CPU|_ARegsiter|out [12]),
	.datad(\_RAM_small|data_out [12]),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux16_1|out[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux16_1|out[12]~11 .lut_mask = 16'h5410;
defparam \_CPU|_ALU|_Mux16_1|out[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N28
cycloneive_lcell_comb \_CPU|_ALU|_Add16|_FullAdder_12|carry~0 (
// Equation(s):
// \_CPU|_ALU|_Add16|_FullAdder_12|carry~0_combout  = (\_CPU|_ALU|_Mux_16_2|out[12]~12_combout  & ((\_CPU|_ALU|_Add16|_FullAdder_11|carry~0_combout ) # (\_ROM_small|data [10] $ (\_CPU|_ALU|_Mux16_1|out[12]~11_combout )))) # 
// (!\_CPU|_ALU|_Mux_16_2|out[12]~12_combout  & (\_CPU|_ALU|_Add16|_FullAdder_11|carry~0_combout  & (\_ROM_small|data [10] $ (\_CPU|_ALU|_Mux16_1|out[12]~11_combout ))))

	.dataa(\_ROM_small|data [10]),
	.datab(\_CPU|_ALU|_Mux16_1|out[12]~11_combout ),
	.datac(\_CPU|_ALU|_Mux_16_2|out[12]~12_combout ),
	.datad(\_CPU|_ALU|_Add16|_FullAdder_11|carry~0_combout ),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Add16|_FullAdder_12|carry~0_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Add16|_FullAdder_12|carry~0 .lut_mask = 16'hF660;
defparam \_CPU|_ALU|_Add16|_FullAdder_12|carry~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N30
cycloneive_lcell_comb \_CPU|_ALU|_Mux16_5|out[13]~24 (
// Equation(s):
// \_CPU|_ALU|_Mux16_5|out[13]~24_combout  = \_CPU|_ALU|_Mux16_5|out[13]~23_combout  $ (\_ROM_small|data [6] $ (((\_ROM_small|data [7] & \_CPU|_ALU|_Add16|_FullAdder_12|carry~0_combout ))))

	.dataa(\_ROM_small|data [7]),
	.datab(\_CPU|_ALU|_Mux16_5|out[13]~23_combout ),
	.datac(\_ROM_small|data [6]),
	.datad(\_CPU|_ALU|_Add16|_FullAdder_12|carry~0_combout ),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux16_5|out[13]~24_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux16_5|out[13]~24 .lut_mask = 16'h963C;
defparam \_CPU|_ALU|_Mux16_5|out[13]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y15_N28
cycloneive_lcell_comb \_RAM_small|memory[7][13]~feeder (
// Equation(s):
// \_RAM_small|memory[7][13]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[13]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[13]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[7][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[7][13]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[7][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y15_N29
dffeas \_RAM_small|memory[7][13] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[7][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[7][13] .is_wysiwyg = "true";
defparam \_RAM_small|memory[7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y13_N7
dffeas \_RAM_small|memory[6][13] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[13]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[6][13] .is_wysiwyg = "true";
defparam \_RAM_small|memory[6][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N18
cycloneive_lcell_comb \_RAM_small|memory[5][13]~feeder (
// Equation(s):
// \_RAM_small|memory[5][13]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[13]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[13]~24_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[5][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[5][13]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[5][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y15_N19
dffeas \_RAM_small|memory[5][13] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[5][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[5][13] .is_wysiwyg = "true";
defparam \_RAM_small|memory[5][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N9
dffeas \_RAM_small|memory[4][13] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[13]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[4][13] .is_wysiwyg = "true";
defparam \_RAM_small|memory[4][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N8
cycloneive_lcell_comb \_RAM_small|Mux2~0 (
// Equation(s):
// \_RAM_small|Mux2~0_combout  = (\_Mux16|out[0]~3_combout  & ((\_RAM_small|memory[5][13]~q ) # ((\_Mux16|out[1]~2_combout )))) # (!\_Mux16|out[0]~3_combout  & (((\_RAM_small|memory[4][13]~q  & !\_Mux16|out[1]~2_combout ))))

	.dataa(\_Mux16|out[0]~3_combout ),
	.datab(\_RAM_small|memory[5][13]~q ),
	.datac(\_RAM_small|memory[4][13]~q ),
	.datad(\_Mux16|out[1]~2_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux2~0 .lut_mask = 16'hAAD8;
defparam \_RAM_small|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N6
cycloneive_lcell_comb \_RAM_small|Mux2~1 (
// Equation(s):
// \_RAM_small|Mux2~1_combout  = (\_Mux16|out[1]~2_combout  & ((\_RAM_small|Mux2~0_combout  & (\_RAM_small|memory[7][13]~q )) # (!\_RAM_small|Mux2~0_combout  & ((\_RAM_small|memory[6][13]~q ))))) # (!\_Mux16|out[1]~2_combout  & (((\_RAM_small|Mux2~0_combout 
// ))))

	.dataa(\_Mux16|out[1]~2_combout ),
	.datab(\_RAM_small|memory[7][13]~q ),
	.datac(\_RAM_small|memory[6][13]~q ),
	.datad(\_RAM_small|Mux2~0_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux2~1 .lut_mask = 16'hDDA0;
defparam \_RAM_small|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y11_N14
cycloneive_lcell_comb \_RAM_small|memory[14][13]~feeder (
// Equation(s):
// \_RAM_small|memory[14][13]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[13]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[13]~24_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[14][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[14][13]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[14][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y11_N15
dffeas \_RAM_small|memory[14][13] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[14][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[14][13] .is_wysiwyg = "true";
defparam \_RAM_small|memory[14][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N13
dffeas \_RAM_small|memory[15][13] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[13]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[15][13] .is_wysiwyg = "true";
defparam \_RAM_small|memory[15][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
cycloneive_lcell_comb \_RAM_small|memory[13][13]~feeder (
// Equation(s):
// \_RAM_small|memory[13][13]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[13]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[13]~24_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[13][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[13][13]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[13][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N21
dffeas \_RAM_small|memory[13][13] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[13][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[13][13] .is_wysiwyg = "true";
defparam \_RAM_small|memory[13][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N15
dffeas \_RAM_small|memory[12][13] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[13]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[12][13] .is_wysiwyg = "true";
defparam \_RAM_small|memory[12][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N14
cycloneive_lcell_comb \_RAM_small|Mux2~7 (
// Equation(s):
// \_RAM_small|Mux2~7_combout  = (\_Mux16|out[0]~3_combout  & ((\_RAM_small|memory[13][13]~q ) # ((\_Mux16|out[1]~2_combout )))) # (!\_Mux16|out[0]~3_combout  & (((\_RAM_small|memory[12][13]~q  & !\_Mux16|out[1]~2_combout ))))

	.dataa(\_Mux16|out[0]~3_combout ),
	.datab(\_RAM_small|memory[13][13]~q ),
	.datac(\_RAM_small|memory[12][13]~q ),
	.datad(\_Mux16|out[1]~2_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux2~7 .lut_mask = 16'hAAD8;
defparam \_RAM_small|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y11_N12
cycloneive_lcell_comb \_RAM_small|Mux2~8 (
// Equation(s):
// \_RAM_small|Mux2~8_combout  = (\_Mux16|out[1]~2_combout  & ((\_RAM_small|Mux2~7_combout  & ((\_RAM_small|memory[15][13]~q ))) # (!\_RAM_small|Mux2~7_combout  & (\_RAM_small|memory[14][13]~q )))) # (!\_Mux16|out[1]~2_combout  & 
// (((\_RAM_small|Mux2~7_combout ))))

	.dataa(\_Mux16|out[1]~2_combout ),
	.datab(\_RAM_small|memory[14][13]~q ),
	.datac(\_RAM_small|memory[15][13]~q ),
	.datad(\_RAM_small|Mux2~7_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux2~8 .lut_mask = 16'hF588;
defparam \_RAM_small|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N22
cycloneive_lcell_comb \_RAM_small|memory[1][13]~feeder (
// Equation(s):
// \_RAM_small|memory[1][13]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[13]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[13]~24_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[1][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[1][13]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[1][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N23
dffeas \_RAM_small|memory[1][13] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[1][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[1][13] .is_wysiwyg = "true";
defparam \_RAM_small|memory[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N16
cycloneive_lcell_comb \_RAM_small|memory[3][13]~feeder (
// Equation(s):
// \_RAM_small|memory[3][13]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[13]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[13]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[3][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[3][13]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[3][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N17
dffeas \_RAM_small|memory[3][13] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[3][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[3][13] .is_wysiwyg = "true";
defparam \_RAM_small|memory[3][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N2
cycloneive_lcell_comb \_RAM_small|memory[2][13]~feeder (
// Equation(s):
// \_RAM_small|memory[2][13]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[13]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[13]~24_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[2][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[2][13]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[2][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y11_N3
dffeas \_RAM_small|memory[2][13] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[2][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[2][13] .is_wysiwyg = "true";
defparam \_RAM_small|memory[2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N31
dffeas \_RAM_small|memory[0][13] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[13]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[0][13] .is_wysiwyg = "true";
defparam \_RAM_small|memory[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N10
cycloneive_lcell_comb \_RAM_small|Mux2~4 (
// Equation(s):
// \_RAM_small|Mux2~4_combout  = (\_Mux16|out[1]~2_combout  & ((\_RAM_small|memory[2][13]~q ) # ((\_Mux16|out[0]~3_combout )))) # (!\_Mux16|out[1]~2_combout  & (((\_RAM_small|memory[0][13]~q  & !\_Mux16|out[0]~3_combout ))))

	.dataa(\_RAM_small|memory[2][13]~q ),
	.datab(\_Mux16|out[1]~2_combout ),
	.datac(\_RAM_small|memory[0][13]~q ),
	.datad(\_Mux16|out[0]~3_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux2~4 .lut_mask = 16'hCCB8;
defparam \_RAM_small|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N8
cycloneive_lcell_comb \_RAM_small|Mux2~5 (
// Equation(s):
// \_RAM_small|Mux2~5_combout  = (\_Mux16|out[0]~3_combout  & ((\_RAM_small|Mux2~4_combout  & ((\_RAM_small|memory[3][13]~q ))) # (!\_RAM_small|Mux2~4_combout  & (\_RAM_small|memory[1][13]~q )))) # (!\_Mux16|out[0]~3_combout  & (((\_RAM_small|Mux2~4_combout 
// ))))

	.dataa(\_Mux16|out[0]~3_combout ),
	.datab(\_RAM_small|memory[1][13]~q ),
	.datac(\_RAM_small|memory[3][13]~q ),
	.datad(\_RAM_small|Mux2~4_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux2~5 .lut_mask = 16'hF588;
defparam \_RAM_small|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N2
cycloneive_lcell_comb \_RAM_small|memory[9][13]~feeder (
// Equation(s):
// \_RAM_small|memory[9][13]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[13]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[13]~24_combout ),
	.cin(gnd),
	.combout(\_RAM_small|memory[9][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[9][13]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|memory[9][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y15_N3
dffeas \_RAM_small|memory[9][13] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[9][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[9][13] .is_wysiwyg = "true";
defparam \_RAM_small|memory[9][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y15_N17
dffeas \_RAM_small|memory[11][13] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[13]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[11][13] .is_wysiwyg = "true";
defparam \_RAM_small|memory[11][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y11_N22
cycloneive_lcell_comb \_RAM_small|memory[10][13]~feeder (
// Equation(s):
// \_RAM_small|memory[10][13]~feeder_combout  = \_CPU|_ALU|_Mux16_5|out[13]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_CPU|_ALU|_Mux16_5|out[13]~24_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|memory[10][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|memory[10][13]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|memory[10][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y11_N23
dffeas \_RAM_small|memory[10][13] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|memory[10][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\_RAM_small|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[10][13] .is_wysiwyg = "true";
defparam \_RAM_small|memory[10][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y11_N25
dffeas \_RAM_small|memory[8][13] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[13]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[8][13] .is_wysiwyg = "true";
defparam \_RAM_small|memory[8][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y11_N24
cycloneive_lcell_comb \_RAM_small|Mux2~2 (
// Equation(s):
// \_RAM_small|Mux2~2_combout  = (\_Mux16|out[1]~2_combout  & ((\_RAM_small|memory[10][13]~q ) # ((\_Mux16|out[0]~3_combout )))) # (!\_Mux16|out[1]~2_combout  & (((\_RAM_small|memory[8][13]~q  & !\_Mux16|out[0]~3_combout ))))

	.dataa(\_Mux16|out[1]~2_combout ),
	.datab(\_RAM_small|memory[10][13]~q ),
	.datac(\_RAM_small|memory[8][13]~q ),
	.datad(\_Mux16|out[0]~3_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux2~2 .lut_mask = 16'hAAD8;
defparam \_RAM_small|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
cycloneive_lcell_comb \_RAM_small|Mux2~3 (
// Equation(s):
// \_RAM_small|Mux2~3_combout  = (\_Mux16|out[0]~3_combout  & ((\_RAM_small|Mux2~2_combout  & ((\_RAM_small|memory[11][13]~q ))) # (!\_RAM_small|Mux2~2_combout  & (\_RAM_small|memory[9][13]~q )))) # (!\_Mux16|out[0]~3_combout  & (((\_RAM_small|Mux2~2_combout 
// ))))

	.dataa(\_Mux16|out[0]~3_combout ),
	.datab(\_RAM_small|memory[9][13]~q ),
	.datac(\_RAM_small|memory[11][13]~q ),
	.datad(\_RAM_small|Mux2~2_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux2~3 .lut_mask = 16'hF588;
defparam \_RAM_small|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y12_N2
cycloneive_lcell_comb \_RAM_small|Mux2~6 (
// Equation(s):
// \_RAM_small|Mux2~6_combout  = (\_Mux16|out[2]~0_combout  & (\_Mux16|out[3]~1_combout )) # (!\_Mux16|out[2]~0_combout  & ((\_Mux16|out[3]~1_combout  & ((\_RAM_small|Mux2~3_combout ))) # (!\_Mux16|out[3]~1_combout  & (\_RAM_small|Mux2~5_combout ))))

	.dataa(\_Mux16|out[2]~0_combout ),
	.datab(\_Mux16|out[3]~1_combout ),
	.datac(\_RAM_small|Mux2~5_combout ),
	.datad(\_RAM_small|Mux2~3_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux2~6 .lut_mask = 16'hDC98;
defparam \_RAM_small|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N26
cycloneive_lcell_comb \_RAM_small|Mux2~9 (
// Equation(s):
// \_RAM_small|Mux2~9_combout  = (\_Mux16|out[2]~0_combout  & ((\_RAM_small|Mux2~6_combout  & ((\_RAM_small|Mux2~8_combout ))) # (!\_RAM_small|Mux2~6_combout  & (\_RAM_small|Mux2~1_combout )))) # (!\_Mux16|out[2]~0_combout  & (((\_RAM_small|Mux2~6_combout 
// ))))

	.dataa(\_RAM_small|Mux2~1_combout ),
	.datab(\_Mux16|out[2]~0_combout ),
	.datac(\_RAM_small|Mux2~8_combout ),
	.datad(\_RAM_small|Mux2~6_combout ),
	.cin(gnd),
	.combout(\_RAM_small|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|Mux2~9 .lut_mask = 16'hF388;
defparam \_RAM_small|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y13_N27
dffeas \_RAM_small|data_out[13] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|Mux2~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|data_out[13] .is_wysiwyg = "true";
defparam \_RAM_small|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y13_N1
dffeas \_ROM_small|data[13] (
	.clk(\cpu_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\_ROM_small|memory~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_ROM_small|data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \_ROM_small|data[13] .is_wysiwyg = "true";
defparam \_ROM_small|data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N0
cycloneive_lcell_comb \_CPU|_Mux16_ARegInput|out[13]~13 (
// Equation(s):
// \_CPU|_Mux16_ARegInput|out[13]~13_combout  = (\_ROM_small|data [15] & ((\_ROM_small|data [5] & ((\_CPU|_ALU|_Mux16_5|out[13]~24_combout ))) # (!\_ROM_small|data [5] & (\_ROM_small|data [13])))) # (!\_ROM_small|data [15] & (((\_ROM_small|data [13]))))

	.dataa(\_ROM_small|data [15]),
	.datab(\_ROM_small|data [5]),
	.datac(\_ROM_small|data [13]),
	.datad(\_CPU|_ALU|_Mux16_5|out[13]~24_combout ),
	.cin(gnd),
	.combout(\_CPU|_Mux16_ARegInput|out[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_Mux16_ARegInput|out[13]~13 .lut_mask = 16'hF870;
defparam \_CPU|_Mux16_ARegInput|out[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N1
dffeas \_CPU|_ARegsiter|out[13] (
	.clk(\_CPU|loadA~clkctrl_outclk ),
	.d(\_CPU|_Mux16_ARegInput|out[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_CPU|_ARegsiter|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \_CPU|_ARegsiter|out[13] .is_wysiwyg = "true";
defparam \_CPU|_ARegsiter|out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y13_N14
cycloneive_lcell_comb \_CPU|_ALU|_Mux16_1|out[13]~12 (
// Equation(s):
// \_CPU|_ALU|_Mux16_1|out[13]~12_combout  = (!\_ROM_small|data [9] & ((\_ROM_small|data [12] & (\_RAM_small|data_out [13])) # (!\_ROM_small|data [12] & ((\_CPU|_ARegsiter|out [13])))))

	.dataa(\_ROM_small|data [9]),
	.datab(\_ROM_small|data [12]),
	.datac(\_RAM_small|data_out [13]),
	.datad(\_CPU|_ARegsiter|out [13]),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux16_1|out[13]~12_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux16_1|out[13]~12 .lut_mask = 16'h5140;
defparam \_CPU|_ALU|_Mux16_1|out[13]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N24
cycloneive_lcell_comb \_CPU|_ALU|_Add16|_FullAdder_13|carry~0 (
// Equation(s):
// \_CPU|_ALU|_Add16|_FullAdder_13|carry~0_combout  = (\_CPU|_ALU|_Mux_16_2|out[13]~13_combout  & ((\_CPU|_ALU|_Add16|_FullAdder_12|carry~0_combout ) # (\_ROM_small|data [10] $ (\_CPU|_ALU|_Mux16_1|out[13]~12_combout )))) # 
// (!\_CPU|_ALU|_Mux_16_2|out[13]~13_combout  & (\_CPU|_ALU|_Add16|_FullAdder_12|carry~0_combout  & (\_ROM_small|data [10] $ (\_CPU|_ALU|_Mux16_1|out[13]~12_combout ))))

	.dataa(\_ROM_small|data [10]),
	.datab(\_CPU|_ALU|_Mux16_1|out[13]~12_combout ),
	.datac(\_CPU|_ALU|_Mux_16_2|out[13]~13_combout ),
	.datad(\_CPU|_ALU|_Add16|_FullAdder_12|carry~0_combout ),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Add16|_FullAdder_13|carry~0_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Add16|_FullAdder_13|carry~0 .lut_mask = 16'hF660;
defparam \_CPU|_ALU|_Add16|_FullAdder_13|carry~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N20
cycloneive_lcell_comb \_CPU|_ALU|_Mux16_5|out[14]~26 (
// Equation(s):
// \_CPU|_ALU|_Mux16_5|out[14]~26_combout  = \_CPU|_ALU|_Mux16_5|out[14]~25_combout  $ (\_ROM_small|data [6] $ (((\_CPU|_ALU|_Add16|_FullAdder_13|carry~0_combout ) # (!\_ROM_small|data [7]))))

	.dataa(\_ROM_small|data [7]),
	.datab(\_CPU|_ALU|_Mux16_5|out[14]~25_combout ),
	.datac(\_ROM_small|data [6]),
	.datad(\_CPU|_ALU|_Add16|_FullAdder_13|carry~0_combout ),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux16_5|out[14]~26_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux16_5|out[14]~26 .lut_mask = 16'hC369;
defparam \_CPU|_ALU|_Mux16_5|out[14]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y13_N13
dffeas \_CPU|_DRegister|out[14] (
	.clk(\_CPU|loadD~clkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[14]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_CPU|_DRegister|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \_CPU|_DRegister|out[14] .is_wysiwyg = "true";
defparam \_CPU|_DRegister|out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N12
cycloneive_lcell_comb \_CPU|_ALU|_Mux_16_2|out[14]~14 (
// Equation(s):
// \_CPU|_ALU|_Mux_16_2|out[14]~14_combout  = \_ROM_small|data [10] $ (((!\_ROM_small|data [11] & \_CPU|_DRegister|out [14])))

	.dataa(gnd),
	.datab(\_ROM_small|data [11]),
	.datac(\_CPU|_DRegister|out [14]),
	.datad(\_ROM_small|data [10]),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux_16_2|out[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux_16_2|out[14]~14 .lut_mask = 16'hCF30;
defparam \_CPU|_ALU|_Mux_16_2|out[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N2
cycloneive_lcell_comb \_CPU|_ALU|_Mux16_5|out[15]~29 (
// Equation(s):
// \_CPU|_ALU|_Mux16_5|out[15]~29_combout  = (\_CPU|_ALU|_Mux_16_2|out[14]~14_combout  & ((\_CPU|_ALU|_Add16|_FullAdder_13|carry~0_combout ) # (\_ROM_small|data [10] $ (\_CPU|_ALU|_Mux16_1|out[14]~13_combout )))) # (!\_CPU|_ALU|_Mux_16_2|out[14]~14_combout  
// & (\_CPU|_ALU|_Add16|_FullAdder_13|carry~0_combout  & (\_ROM_small|data [10] $ (\_CPU|_ALU|_Mux16_1|out[14]~13_combout ))))

	.dataa(\_ROM_small|data [10]),
	.datab(\_CPU|_ALU|_Mux_16_2|out[14]~14_combout ),
	.datac(\_CPU|_ALU|_Mux16_1|out[14]~13_combout ),
	.datad(\_CPU|_ALU|_Add16|_FullAdder_13|carry~0_combout ),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux16_5|out[15]~29_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux16_5|out[15]~29 .lut_mask = 16'hDE48;
defparam \_CPU|_ALU|_Mux16_5|out[15]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N4
cycloneive_lcell_comb \_CPU|_ALU|_Mux16_5|out[15]~33 (
// Equation(s):
// \_CPU|_ALU|_Mux16_5|out[15]~33_combout  = \_CPU|_ALU|_Mux16_5|out[15]~32_combout  $ (\_ROM_small|data [6] $ (((\_ROM_small|data [7] & \_CPU|_ALU|_Mux16_5|out[15]~29_combout ))))

	.dataa(\_CPU|_ALU|_Mux16_5|out[15]~32_combout ),
	.datab(\_ROM_small|data [7]),
	.datac(\_ROM_small|data [6]),
	.datad(\_CPU|_ALU|_Mux16_5|out[15]~29_combout ),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux16_5|out[15]~33_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux16_5|out[15]~33 .lut_mask = 16'h965A;
defparam \_CPU|_ALU|_Mux16_5|out[15]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N12
cycloneive_lcell_comb \_ROM_small|memory~11 (
// Equation(s):
// \_ROM_small|memory~11_combout  = (\_CPU|_PC|pc_reg [2] & (((\_CPU|_PC|pc_reg [0]) # (!\_CPU|_PC|pc_reg [3])))) # (!\_CPU|_PC|pc_reg [2] & (!\_CPU|_PC|pc_reg [0] & ((\_CPU|_PC|pc_reg [1]) # (\_CPU|_PC|pc_reg [3]))))

	.dataa(\_CPU|_PC|pc_reg [2]),
	.datab(\_CPU|_PC|pc_reg [1]),
	.datac(\_CPU|_PC|pc_reg [3]),
	.datad(\_CPU|_PC|pc_reg [0]),
	.cin(gnd),
	.combout(\_ROM_small|memory~11_combout ),
	.cout());
// synopsys translate_off
defparam \_ROM_small|memory~11 .lut_mask = 16'hAA5E;
defparam \_ROM_small|memory~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N13
dffeas \_ROM_small|data[0] (
	.clk(\cpu_clk~clkctrl_outclk ),
	.d(\_ROM_small|memory~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_ROM_small|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \_ROM_small|data[0] .is_wysiwyg = "true";
defparam \_ROM_small|data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N30
cycloneive_lcell_comb \_CPU|PCload~0 (
// Equation(s):
// \_CPU|PCload~0_combout  = (!\_CPU|_ALU|_Mux16_5|out[0]~0_combout  & !\_CPU|_ALU|_Mux16_5|out[1]~2_combout )

	.dataa(gnd),
	.datab(\_CPU|_ALU|_Mux16_5|out[0]~0_combout ),
	.datac(gnd),
	.datad(\_CPU|_ALU|_Mux16_5|out[1]~2_combout ),
	.cin(gnd),
	.combout(\_CPU|PCload~0_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|PCload~0 .lut_mask = 16'h0033;
defparam \_CPU|PCload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N0
cycloneive_lcell_comb \_CPU|PCload~3 (
// Equation(s):
// \_CPU|PCload~3_combout  = (!\_CPU|_ALU|_Mux16_5|out[4]~20_combout  & (!\_CPU|_ALU|_Mux16_5|out[5]~16_combout  & (!\_CPU|_ALU|_Mux16_5|out[11]~14_combout  & !\_CPU|_ALU|_Mux16_5|out[6]~18_combout )))

	.dataa(\_CPU|_ALU|_Mux16_5|out[4]~20_combout ),
	.datab(\_CPU|_ALU|_Mux16_5|out[5]~16_combout ),
	.datac(\_CPU|_ALU|_Mux16_5|out[11]~14_combout ),
	.datad(\_CPU|_ALU|_Mux16_5|out[6]~18_combout ),
	.cin(gnd),
	.combout(\_CPU|PCload~3_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|PCload~3 .lut_mask = 16'h0001;
defparam \_CPU|PCload~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y14_N12
cycloneive_lcell_comb \_CPU|PCload~2 (
// Equation(s):
// \_CPU|PCload~2_combout  = (!\_CPU|_ALU|_Mux16_5|out[3]~8_combout  & (!\_CPU|_ALU|_Mux16_5|out[9]~10_combout  & (!\_CPU|_ALU|_Mux16_5|out[10]~6_combout  & !\_CPU|_ALU|_Mux16_5|out[8]~12_combout )))

	.dataa(\_CPU|_ALU|_Mux16_5|out[3]~8_combout ),
	.datab(\_CPU|_ALU|_Mux16_5|out[9]~10_combout ),
	.datac(\_CPU|_ALU|_Mux16_5|out[10]~6_combout ),
	.datad(\_CPU|_ALU|_Mux16_5|out[8]~12_combout ),
	.cin(gnd),
	.combout(\_CPU|PCload~2_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|PCload~2 .lut_mask = 16'h0001;
defparam \_CPU|PCload~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N10
cycloneive_lcell_comb \_CPU|PCload~1 (
// Equation(s):
// \_CPU|PCload~1_combout  = (!\_CPU|_ALU|_Mux16_5|out[2]~4_combout  & (!\_CPU|_ALU|_Mux16_5|out[12]~28_combout  & (!\_CPU|_ALU|_Mux16_5|out[13]~24_combout  & !\_CPU|_ALU|_Mux16_5|out[14]~26_combout )))

	.dataa(\_CPU|_ALU|_Mux16_5|out[2]~4_combout ),
	.datab(\_CPU|_ALU|_Mux16_5|out[12]~28_combout ),
	.datac(\_CPU|_ALU|_Mux16_5|out[13]~24_combout ),
	.datad(\_CPU|_ALU|_Mux16_5|out[14]~26_combout ),
	.cin(gnd),
	.combout(\_CPU|PCload~1_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|PCload~1 .lut_mask = 16'h0001;
defparam \_CPU|PCload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N22
cycloneive_lcell_comb \_CPU|PCload~4 (
// Equation(s):
// \_CPU|PCload~4_combout  = (\_CPU|PCload~0_combout  & (\_CPU|PCload~3_combout  & (\_CPU|PCload~2_combout  & \_CPU|PCload~1_combout )))

	.dataa(\_CPU|PCload~0_combout ),
	.datab(\_CPU|PCload~3_combout ),
	.datac(\_CPU|PCload~2_combout ),
	.datad(\_CPU|PCload~1_combout ),
	.cin(gnd),
	.combout(\_CPU|PCload~4_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|PCload~4 .lut_mask = 16'h8000;
defparam \_CPU|PCload~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N28
cycloneive_lcell_comb \_CPU|PCload~5 (
// Equation(s):
// \_CPU|PCload~5_combout  = (\_CPU|_ALU|_Mux16_5|out[7]~22_combout  & (\_ROM_small|data [0])) # (!\_CPU|_ALU|_Mux16_5|out[7]~22_combout  & ((\_CPU|PCload~4_combout  & ((\_ROM_small|data [1]))) # (!\_CPU|PCload~4_combout  & (\_ROM_small|data [0]))))

	.dataa(\_CPU|_ALU|_Mux16_5|out[7]~22_combout ),
	.datab(\_ROM_small|data [0]),
	.datac(\_ROM_small|data [1]),
	.datad(\_CPU|PCload~4_combout ),
	.cin(gnd),
	.combout(\_CPU|PCload~5_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|PCload~5 .lut_mask = 16'hD8CC;
defparam \_CPU|PCload~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N26
cycloneive_lcell_comb \_CPU|PCload~6 (
// Equation(s):
// \_CPU|PCload~6_combout  = (\_ROM_small|data [15] & ((\_CPU|_ALU|_Mux16_5|out[15]~33_combout  & (\_ROM_small|data [2])) # (!\_CPU|_ALU|_Mux16_5|out[15]~33_combout  & ((\_CPU|PCload~5_combout )))))

	.dataa(\_ROM_small|data [15]),
	.datab(\_ROM_small|data [2]),
	.datac(\_CPU|_ALU|_Mux16_5|out[15]~33_combout ),
	.datad(\_CPU|PCload~5_combout ),
	.cin(gnd),
	.combout(\_CPU|PCload~6_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|PCload~6 .lut_mask = 16'h8A80;
defparam \_CPU|PCload~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N12
cycloneive_lcell_comb \_CPU|_PC|pc_reg~2 (
// Equation(s):
// \_CPU|_PC|pc_reg~2_combout  = (\rst~input_o  & (\_CPU|PCload~6_combout  & \_CPU|_ARegsiter|out [2]))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\_CPU|PCload~6_combout ),
	.datad(\_CPU|_ARegsiter|out [2]),
	.cin(gnd),
	.combout(\_CPU|_PC|pc_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_PC|pc_reg~2 .lut_mask = 16'hA000;
defparam \_CPU|_PC|pc_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N13
dffeas \_CPU|_PC|pc_reg[2] (
	.clk(\cpu_clk~clkctrl_outclk ),
	.d(\_CPU|_PC|pc_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_CPU|_PC|pc_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \_CPU|_PC|pc_reg[2] .is_wysiwyg = "true";
defparam \_CPU|_PC|pc_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N24
cycloneive_lcell_comb \_ROM_small|memory~4 (
// Equation(s):
// \_ROM_small|memory~4_combout  = (\_CPU|_PC|pc_reg [1] & ((\_CPU|_PC|pc_reg [3] & ((\_CPU|_PC|pc_reg [0]))) # (!\_CPU|_PC|pc_reg [3] & ((\_CPU|_PC|pc_reg [2]) # (!\_CPU|_PC|pc_reg [0]))))) # (!\_CPU|_PC|pc_reg [1] & ((\_CPU|_PC|pc_reg [3] $ 
// (\_CPU|_PC|pc_reg [0]))))

	.dataa(\_CPU|_PC|pc_reg [2]),
	.datab(\_CPU|_PC|pc_reg [1]),
	.datac(\_CPU|_PC|pc_reg [3]),
	.datad(\_CPU|_PC|pc_reg [0]),
	.cin(gnd),
	.combout(\_ROM_small|memory~4_combout ),
	.cout());
// synopsys translate_off
defparam \_ROM_small|memory~4 .lut_mask = 16'hCB3C;
defparam \_ROM_small|memory~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N25
dffeas \_ROM_small|data[11] (
	.clk(\cpu_clk~clkctrl_outclk ),
	.d(\_ROM_small|memory~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_ROM_small|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \_ROM_small|data[11] .is_wysiwyg = "true";
defparam \_ROM_small|data[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y13_N11
dffeas \_CPU|_DRegister|out[3] (
	.clk(\_CPU|loadD~clkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[3]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_CPU|_DRegister|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \_CPU|_DRegister|out[3] .is_wysiwyg = "true";
defparam \_CPU|_DRegister|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N10
cycloneive_lcell_comb \_CPU|_ALU|_Mux_16_2|out[3]~9 (
// Equation(s):
// \_CPU|_ALU|_Mux_16_2|out[3]~9_combout  = \_ROM_small|data [10] $ (((!\_ROM_small|data [11] & \_CPU|_DRegister|out [3])))

	.dataa(gnd),
	.datab(\_ROM_small|data [11]),
	.datac(\_CPU|_DRegister|out [3]),
	.datad(\_ROM_small|data [10]),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux_16_2|out[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux_16_2|out[3]~9 .lut_mask = 16'hCF30;
defparam \_CPU|_ALU|_Mux_16_2|out[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N22
cycloneive_lcell_comb \_CPU|_ALU|_Mux16_5|out[3]~7 (
// Equation(s):
// \_CPU|_ALU|_Mux16_5|out[3]~7_combout  = (\_CPU|_ALU|_Mux_16_2|out[3]~9_combout  & (\_ROM_small|data [10] $ (\_ROM_small|data [7] $ (\_CPU|_ALU|_Mux16_1|out[3]~8_combout )))) # (!\_CPU|_ALU|_Mux_16_2|out[3]~9_combout  & (\_ROM_small|data [7] & 
// (\_ROM_small|data [10] $ (\_CPU|_ALU|_Mux16_1|out[3]~8_combout ))))

	.dataa(\_CPU|_ALU|_Mux_16_2|out[3]~9_combout ),
	.datab(\_ROM_small|data [10]),
	.datac(\_ROM_small|data [7]),
	.datad(\_CPU|_ALU|_Mux16_1|out[3]~8_combout ),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux16_5|out[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux16_5|out[3]~7 .lut_mask = 16'h9268;
defparam \_CPU|_ALU|_Mux16_5|out[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N20
cycloneive_lcell_comb \_CPU|_ALU|_Mux16_5|out[3]~8 (
// Equation(s):
// \_CPU|_ALU|_Mux16_5|out[3]~8_combout  = \_CPU|_ALU|_Mux16_5|out[3]~7_combout  $ (\_ROM_small|data [6] $ (((\_ROM_small|data [7] & \_CPU|_ALU|_Add16|_FullAdder_2|carry~0_combout ))))

	.dataa(\_CPU|_ALU|_Mux16_5|out[3]~7_combout ),
	.datab(\_ROM_small|data [6]),
	.datac(\_ROM_small|data [7]),
	.datad(\_CPU|_ALU|_Add16|_FullAdder_2|carry~0_combout ),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux16_5|out[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux16_5|out[3]~8 .lut_mask = 16'h9666;
defparam \_CPU|_ALU|_Mux16_5|out[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N0
cycloneive_lcell_comb \_CPU|_Mux16_ARegInput|out[3]~1 (
// Equation(s):
// \_CPU|_Mux16_ARegInput|out[3]~1_combout  = (\_ROM_small|data [5] & ((\_ROM_small|data [15] & (\_CPU|_ALU|_Mux16_5|out[3]~8_combout )) # (!\_ROM_small|data [15] & ((\_ROM_small|data [3]))))) # (!\_ROM_small|data [5] & (((\_ROM_small|data [3]))))

	.dataa(\_CPU|_ALU|_Mux16_5|out[3]~8_combout ),
	.datab(\_ROM_small|data [5]),
	.datac(\_ROM_small|data [15]),
	.datad(\_ROM_small|data [3]),
	.cin(gnd),
	.combout(\_CPU|_Mux16_ARegInput|out[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_Mux16_ARegInput|out[3]~1 .lut_mask = 16'hBF80;
defparam \_CPU|_Mux16_ARegInput|out[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y10_N1
dffeas \_CPU|_ARegsiter|out[3] (
	.clk(\_CPU|loadA~clkctrl_outclk ),
	.d(\_CPU|_Mux16_ARegInput|out[3]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_CPU|_ARegsiter|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \_CPU|_ARegsiter|out[3] .is_wysiwyg = "true";
defparam \_CPU|_ARegsiter|out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N14
cycloneive_lcell_comb \_CPU|_PC|pc_reg~3 (
// Equation(s):
// \_CPU|_PC|pc_reg~3_combout  = (\rst~input_o  & (\_CPU|_ARegsiter|out [3] & \_CPU|PCload~6_combout ))

	.dataa(\rst~input_o ),
	.datab(\_CPU|_ARegsiter|out [3]),
	.datac(\_CPU|PCload~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_CPU|_PC|pc_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_PC|pc_reg~3 .lut_mask = 16'h8080;
defparam \_CPU|_PC|pc_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N15
dffeas \_CPU|_PC|pc_reg[3] (
	.clk(\cpu_clk~clkctrl_outclk ),
	.d(\_CPU|_PC|pc_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_CPU|_PC|pc_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \_CPU|_PC|pc_reg[3] .is_wysiwyg = "true";
defparam \_CPU|_PC|pc_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N30
cycloneive_lcell_comb \_ROM_small|memory~7 (
// Equation(s):
// \_ROM_small|memory~7_combout  = (\_CPU|_PC|pc_reg [0] & (!\_CPU|_PC|pc_reg [3])) # (!\_CPU|_PC|pc_reg [0] & ((\_CPU|_PC|pc_reg [3]) # (\_CPU|_PC|pc_reg [1])))

	.dataa(\_CPU|_PC|pc_reg [0]),
	.datab(gnd),
	.datac(\_CPU|_PC|pc_reg [3]),
	.datad(\_CPU|_PC|pc_reg [1]),
	.cin(gnd),
	.combout(\_ROM_small|memory~7_combout ),
	.cout());
// synopsys translate_off
defparam \_ROM_small|memory~7 .lut_mask = 16'h5F5A;
defparam \_ROM_small|memory~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N31
dffeas \_ROM_small|data[15] (
	.clk(\cpu_clk~clkctrl_outclk ),
	.d(\_ROM_small|memory~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_ROM_small|data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \_ROM_small|data[15] .is_wysiwyg = "true";
defparam \_ROM_small|data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N10
cycloneive_lcell_comb \_CPU|loadA (
// Equation(s):
// \_CPU|loadA~combout  = LCELL((\_ROM_small|data [5]) # (!\_ROM_small|data [15]))

	.dataa(gnd),
	.datab(gnd),
	.datac(\_ROM_small|data [15]),
	.datad(\_ROM_small|data [5]),
	.cin(gnd),
	.combout(\_CPU|loadA~combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|loadA .lut_mask = 16'hFF0F;
defparam \_CPU|loadA .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneive_clkctrl \_CPU|loadA~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\_CPU|loadA~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\_CPU|loadA~clkctrl_outclk ));
// synopsys translate_off
defparam \_CPU|loadA~clkctrl .clock_type = "global clock";
defparam \_CPU|loadA~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y13_N20
cycloneive_lcell_comb \_CPU|_Mux16_ARegInput|out[0]~3 (
// Equation(s):
// \_CPU|_Mux16_ARegInput|out[0]~3_combout  = (\_ROM_small|data [15] & ((\_ROM_small|data [5] & ((\_CPU|_ALU|_Mux16_5|out[0]~0_combout ))) # (!\_ROM_small|data [5] & (\_ROM_small|data [0])))) # (!\_ROM_small|data [15] & (\_ROM_small|data [0]))

	.dataa(\_ROM_small|data [15]),
	.datab(\_ROM_small|data [0]),
	.datac(\_ROM_small|data [5]),
	.datad(\_CPU|_ALU|_Mux16_5|out[0]~0_combout ),
	.cin(gnd),
	.combout(\_CPU|_Mux16_ARegInput|out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_Mux16_ARegInput|out[0]~3 .lut_mask = 16'hEC4C;
defparam \_CPU|_Mux16_ARegInput|out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y13_N21
dffeas \_CPU|_ARegsiter|out[0] (
	.clk(\_CPU|loadA~clkctrl_outclk ),
	.d(\_CPU|_Mux16_ARegInput|out[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_CPU|_ARegsiter|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \_CPU|_ARegsiter|out[0] .is_wysiwyg = "true";
defparam \_CPU|_ARegsiter|out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N16
cycloneive_lcell_comb \_CPU|_PC|pc_reg~0 (
// Equation(s):
// \_CPU|_PC|pc_reg~0_combout  = (\rst~input_o  & ((\_CPU|PCload~6_combout  & (\_CPU|_ARegsiter|out [0])) # (!\_CPU|PCload~6_combout  & ((!\_CPU|_PC|pc_reg [0])))))

	.dataa(\_CPU|_ARegsiter|out [0]),
	.datab(\rst~input_o ),
	.datac(\_CPU|_PC|pc_reg [0]),
	.datad(\_CPU|PCload~6_combout ),
	.cin(gnd),
	.combout(\_CPU|_PC|pc_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_PC|pc_reg~0 .lut_mask = 16'h880C;
defparam \_CPU|_PC|pc_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N17
dffeas \_CPU|_PC|pc_reg[0] (
	.clk(\cpu_clk~clkctrl_outclk ),
	.d(\_CPU|_PC|pc_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_CPU|_PC|pc_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \_CPU|_PC|pc_reg[0] .is_wysiwyg = "true";
defparam \_CPU|_PC|pc_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y13_N8
cycloneive_lcell_comb \_ROM_small|memory~5 (
// Equation(s):
// \_ROM_small|memory~5_combout  = (\_CPU|_PC|pc_reg [0]) # ((!\_CPU|_PC|pc_reg [3] & \_CPU|_PC|pc_reg [1]))

	.dataa(\_CPU|_PC|pc_reg [0]),
	.datab(gnd),
	.datac(\_CPU|_PC|pc_reg [3]),
	.datad(\_CPU|_PC|pc_reg [1]),
	.cin(gnd),
	.combout(\_ROM_small|memory~5_combout ),
	.cout());
// synopsys translate_off
defparam \_ROM_small|memory~5 .lut_mask = 16'hAFAA;
defparam \_ROM_small|memory~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y13_N9
dffeas \_ROM_small|data[7] (
	.clk(\cpu_clk~clkctrl_outclk ),
	.d(\_ROM_small|memory~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_ROM_small|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \_ROM_small|data[7] .is_wysiwyg = "true";
defparam \_ROM_small|data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N30
cycloneive_lcell_comb \_CPU|_ALU|_Mux_16_2|out[0]~0 (
// Equation(s):
// \_CPU|_ALU|_Mux_16_2|out[0]~0_combout  = \_ROM_small|data [10] $ (((!\_ROM_small|data [11] & \_CPU|_DRegister|out [0])))

	.dataa(\_ROM_small|data [11]),
	.datab(\_CPU|_DRegister|out [0]),
	.datac(\_ROM_small|data [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux_16_2|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux_16_2|out[0]~0 .lut_mask = 16'hB4B4;
defparam \_CPU|_ALU|_Mux_16_2|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y11_N0
cycloneive_lcell_comb \_CPU|_ALU|_Mux16_5|out[0]~0 (
// Equation(s):
// \_CPU|_ALU|_Mux16_5|out[0]~0_combout  = \_ROM_small|data [6] $ (((\_ROM_small|data [7] & (\_CPU|_ALU|_Mux_16_2|out[0]~0_combout  $ (\_CPU|_ALU|_Mux_16_3|out[0]~1_combout ))) # (!\_ROM_small|data [7] & (\_CPU|_ALU|_Mux_16_2|out[0]~0_combout  & 
// \_CPU|_ALU|_Mux_16_3|out[0]~1_combout ))))

	.dataa(\_ROM_small|data [7]),
	.datab(\_ROM_small|data [6]),
	.datac(\_CPU|_ALU|_Mux_16_2|out[0]~0_combout ),
	.datad(\_CPU|_ALU|_Mux_16_3|out[0]~1_combout ),
	.cin(gnd),
	.combout(\_CPU|_ALU|_Mux16_5|out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \_CPU|_ALU|_Mux16_5|out[0]~0 .lut_mask = 16'h966C;
defparam \_CPU|_ALU|_Mux16_5|out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y14_N1
dffeas \_RAM_small|memory[0][0] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\_CPU|_ALU|_Mux16_5|out[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\_RAM_small|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|memory[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|memory[0][0] .is_wysiwyg = "true";
defparam \_RAM_small|memory[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N18
cycloneive_lcell_comb \_RAM_small|rgb[0]~feeder (
// Equation(s):
// \_RAM_small|rgb[0]~feeder_combout  = \_RAM_small|memory[0][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\_RAM_small|memory[0][0]~q ),
	.cin(gnd),
	.combout(\_RAM_small|rgb[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|rgb[0]~feeder .lut_mask = 16'hFF00;
defparam \_RAM_small|rgb[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N19
dffeas \_RAM_small|rgb[0] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|rgb[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|rgb [0]),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|rgb[0] .is_wysiwyg = "true";
defparam \_RAM_small|rgb[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y10_N24
cycloneive_lcell_comb \led[0]~0 (
// Equation(s):
// \led[0]~0_combout  = !\_RAM_small|rgb [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\_RAM_small|rgb [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\led[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \led[0]~0 .lut_mask = 16'h0F0F;
defparam \led[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y10_N25
dffeas \led[0]~reg0 (
	.clk(\cpu_clk~clkctrl_outclk ),
	.d(\led[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led[0]~reg0 .is_wysiwyg = "true";
defparam \led[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N18
cycloneive_lcell_comb \_RAM_small|rgb[1]~feeder (
// Equation(s):
// \_RAM_small|rgb[1]~feeder_combout  = \_RAM_small|memory[0][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_RAM_small|memory[0][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|rgb[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|rgb[1]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|rgb[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N19
dffeas \_RAM_small|rgb[1] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|rgb[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|rgb [1]),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|rgb[1] .is_wysiwyg = "true";
defparam \_RAM_small|rgb[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y13_N0
cycloneive_lcell_comb \led[1]~1 (
// Equation(s):
// \led[1]~1_combout  = !\_RAM_small|rgb [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\_RAM_small|rgb [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\led[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \led[1]~1 .lut_mask = 16'h0F0F;
defparam \led[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y13_N1
dffeas \led[1]~reg0 (
	.clk(\cpu_clk~clkctrl_outclk ),
	.d(\led[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led[1]~reg0 .is_wysiwyg = "true";
defparam \led[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N18
cycloneive_lcell_comb \_RAM_small|rgb[2]~feeder (
// Equation(s):
// \_RAM_small|rgb[2]~feeder_combout  = \_RAM_small|memory[0][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\_RAM_small|memory[0][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\_RAM_small|rgb[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \_RAM_small|rgb[2]~feeder .lut_mask = 16'hF0F0;
defparam \_RAM_small|rgb[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N19
dffeas \_RAM_small|rgb[2] (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\_RAM_small|rgb[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_RAM_small|rgb [2]),
	.prn(vcc));
// synopsys translate_off
defparam \_RAM_small|rgb[2] .is_wysiwyg = "true";
defparam \_RAM_small|rgb[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y12_N16
cycloneive_lcell_comb \led[2]~2 (
// Equation(s):
// \led[2]~2_combout  = !\_RAM_small|rgb [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\_RAM_small|rgb [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\led[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \led[2]~2 .lut_mask = 16'h0F0F;
defparam \led[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y12_N17
dffeas \led[2]~reg0 (
	.clk(\cpu_clk~clkctrl_outclk ),
	.d(\led[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led[2]~reg0 .is_wysiwyg = "true";
defparam \led[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N10
cycloneive_lcell_comb \_hvsync_generator|vga_HS~0 (
// Equation(s):
// \_hvsync_generator|vga_HS~0_combout  = (\_hvsync_generator|CounterX [6] & (((!\_hvsync_generator|CounterX [5])) # (!\_hvsync_generator|CounterX [4]))) # (!\_hvsync_generator|CounterX [6] & ((\_hvsync_generator|CounterX [5]) # ((\_hvsync_generator|CounterX 
// [4] & !\_hvsync_generator|Equal1~0_combout ))))

	.dataa(\_hvsync_generator|CounterX [6]),
	.datab(\_hvsync_generator|CounterX [4]),
	.datac(\_hvsync_generator|Equal1~0_combout ),
	.datad(\_hvsync_generator|CounterX [5]),
	.cin(gnd),
	.combout(\_hvsync_generator|vga_HS~0_combout ),
	.cout());
// synopsys translate_off
defparam \_hvsync_generator|vga_HS~0 .lut_mask = 16'h77AE;
defparam \_hvsync_generator|vga_HS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N28
cycloneive_lcell_comb \_hvsync_generator|vga_HS~1 (
// Equation(s):
// \_hvsync_generator|vga_HS~1_combout  = (\_hvsync_generator|CounterX [7] & (\_hvsync_generator|CounterX [9] & (!\_hvsync_generator|CounterX [8] & \_hvsync_generator|vga_HS~0_combout )))

	.dataa(\_hvsync_generator|CounterX [7]),
	.datab(\_hvsync_generator|CounterX [9]),
	.datac(\_hvsync_generator|CounterX [8]),
	.datad(\_hvsync_generator|vga_HS~0_combout ),
	.cin(gnd),
	.combout(\_hvsync_generator|vga_HS~1_combout ),
	.cout());
// synopsys translate_off
defparam \_hvsync_generator|vga_HS~1 .lut_mask = 16'h0800;
defparam \_hvsync_generator|vga_HS~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N29
dffeas \_hvsync_generator|vga_HS (
	.clk(\_hvsync_generator|pixel_clk~clkctrl_outclk ),
	.d(\_hvsync_generator|vga_HS~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|vga_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|vga_HS .is_wysiwyg = "true";
defparam \_hvsync_generator|vga_HS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y10_N28
cycloneive_lcell_comb \_hvsync_generator|vga_VS~0 (
// Equation(s):
// \_hvsync_generator|vga_VS~0_combout  = (((\_hvsync_generator|CounterY [2]) # (!\_hvsync_generator|CounterY [1])) # (!\_hvsync_generator|CounterY [3])) # (!\_hvsync_generator|CounterY [0])

	.dataa(\_hvsync_generator|CounterY [0]),
	.datab(\_hvsync_generator|CounterY [3]),
	.datac(\_hvsync_generator|CounterY [2]),
	.datad(\_hvsync_generator|CounterY [1]),
	.cin(gnd),
	.combout(\_hvsync_generator|vga_VS~0_combout ),
	.cout());
// synopsys translate_off
defparam \_hvsync_generator|vga_VS~0 .lut_mask = 16'hF7FF;
defparam \_hvsync_generator|vga_VS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y10_N0
cycloneive_lcell_comb \_hvsync_generator|vga_VS~2 (
// Equation(s):
// \_hvsync_generator|vga_VS~2_combout  = (!\_hvsync_generator|CounterY [4] & (!\_hvsync_generator|vga_VS~0_combout  & (!\_hvsync_generator|CounterY [9] & \_hvsync_generator|vga_VS~1_combout )))

	.dataa(\_hvsync_generator|CounterY [4]),
	.datab(\_hvsync_generator|vga_VS~0_combout ),
	.datac(\_hvsync_generator|CounterY [9]),
	.datad(\_hvsync_generator|vga_VS~1_combout ),
	.cin(gnd),
	.combout(\_hvsync_generator|vga_VS~2_combout ),
	.cout());
// synopsys translate_off
defparam \_hvsync_generator|vga_VS~2 .lut_mask = 16'h0100;
defparam \_hvsync_generator|vga_VS~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y10_N1
dffeas \_hvsync_generator|vga_VS (
	.clk(\_hvsync_generator|pixel_clk~clkctrl_outclk ),
	.d(\_hvsync_generator|vga_VS~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\_hvsync_generator|vga_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \_hvsync_generator|vga_VS .is_wysiwyg = "true";
defparam \_hvsync_generator|vga_VS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y10_N22
cycloneive_lcell_comb \inActiveDisplay~1 (
// Equation(s):
// \inActiveDisplay~1_combout  = (!\_hvsync_generator|CounterX [9] & \inActiveDisplay~0_combout )

	.dataa(gnd),
	.datab(\_hvsync_generator|CounterX [9]),
	.datac(\inActiveDisplay~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\inActiveDisplay~1_combout ),
	.cout());
// synopsys translate_off
defparam \inActiveDisplay~1 .lut_mask = 16'h3030;
defparam \inActiveDisplay~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y10_N23
dffeas \vga_c[0]~reg0 (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\inActiveDisplay~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_c[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_c[0]~reg0 .is_wysiwyg = "true";
defparam \vga_c[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N2
cycloneive_lcell_comb \_Mux16Way|Mux0~2 (
// Equation(s):
// \_Mux16Way|Mux0~2_combout  = (\_hvsync_generator|CounterX [0] & (((\_hvsync_generator|CounterX [1])))) # (!\_hvsync_generator|CounterX [0] & ((\_hvsync_generator|CounterX [1] & ((\_RAM_small|data_out [6]))) # (!\_hvsync_generator|CounterX [1] & 
// (\_RAM_small|data_out [4]))))

	.dataa(\_RAM_small|data_out [4]),
	.datab(\_RAM_small|data_out [6]),
	.datac(\_hvsync_generator|CounterX [0]),
	.datad(\_hvsync_generator|CounterX [1]),
	.cin(gnd),
	.combout(\_Mux16Way|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \_Mux16Way|Mux0~2 .lut_mask = 16'hFC0A;
defparam \_Mux16Way|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N14
cycloneive_lcell_comb \_Mux16Way|Mux0~3 (
// Equation(s):
// \_Mux16Way|Mux0~3_combout  = (\_hvsync_generator|CounterX [0] & ((\_Mux16Way|Mux0~2_combout  & ((\_RAM_small|data_out [7]))) # (!\_Mux16Way|Mux0~2_combout  & (\_RAM_small|data_out [5])))) # (!\_hvsync_generator|CounterX [0] & (((\_Mux16Way|Mux0~2_combout 
// ))))

	.dataa(\_RAM_small|data_out [5]),
	.datab(\_RAM_small|data_out [7]),
	.datac(\_hvsync_generator|CounterX [0]),
	.datad(\_Mux16Way|Mux0~2_combout ),
	.cin(gnd),
	.combout(\_Mux16Way|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \_Mux16Way|Mux0~3 .lut_mask = 16'hCFA0;
defparam \_Mux16Way|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N28
cycloneive_lcell_comb \_Mux16Way|Mux0~4 (
// Equation(s):
// \_Mux16Way|Mux0~4_combout  = (\_hvsync_generator|CounterX [1] & (((\_hvsync_generator|CounterX [0])))) # (!\_hvsync_generator|CounterX [1] & ((\_hvsync_generator|CounterX [0] & ((\_RAM_small|data_out [1]))) # (!\_hvsync_generator|CounterX [0] & 
// (\_RAM_small|data_out [0]))))

	.dataa(\_RAM_small|data_out [0]),
	.datab(\_hvsync_generator|CounterX [1]),
	.datac(\_hvsync_generator|CounterX [0]),
	.datad(\_RAM_small|data_out [1]),
	.cin(gnd),
	.combout(\_Mux16Way|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \_Mux16Way|Mux0~4 .lut_mask = 16'hF2C2;
defparam \_Mux16Way|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N30
cycloneive_lcell_comb \_Mux16Way|Mux0~5 (
// Equation(s):
// \_Mux16Way|Mux0~5_combout  = (\_hvsync_generator|CounterX [1] & ((\_Mux16Way|Mux0~4_combout  & ((\_RAM_small|data_out [3]))) # (!\_Mux16Way|Mux0~4_combout  & (\_RAM_small|data_out [2])))) # (!\_hvsync_generator|CounterX [1] & (((\_Mux16Way|Mux0~4_combout 
// ))))

	.dataa(\_hvsync_generator|CounterX [1]),
	.datab(\_RAM_small|data_out [2]),
	.datac(\_RAM_small|data_out [3]),
	.datad(\_Mux16Way|Mux0~4_combout ),
	.cin(gnd),
	.combout(\_Mux16Way|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \_Mux16Way|Mux0~5 .lut_mask = 16'hF588;
defparam \_Mux16Way|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N24
cycloneive_lcell_comb \_Mux16Way|Mux0~6 (
// Equation(s):
// \_Mux16Way|Mux0~6_combout  = (\_hvsync_generator|CounterX [2] & ((\_Mux16Way|Mux0~3_combout ) # ((\_hvsync_generator|CounterX [3])))) # (!\_hvsync_generator|CounterX [2] & (((\_Mux16Way|Mux0~5_combout  & !\_hvsync_generator|CounterX [3]))))

	.dataa(\_hvsync_generator|CounterX [2]),
	.datab(\_Mux16Way|Mux0~3_combout ),
	.datac(\_Mux16Way|Mux0~5_combout ),
	.datad(\_hvsync_generator|CounterX [3]),
	.cin(gnd),
	.combout(\_Mux16Way|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \_Mux16Way|Mux0~6 .lut_mask = 16'hAAD8;
defparam \_Mux16Way|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N6
cycloneive_lcell_comb \_Mux16Way|Mux0~0 (
// Equation(s):
// \_Mux16Way|Mux0~0_combout  = (\_hvsync_generator|CounterX [0] & ((\_RAM_small|data_out [9]) # ((\_hvsync_generator|CounterX [1])))) # (!\_hvsync_generator|CounterX [0] & (((\_RAM_small|data_out [8] & !\_hvsync_generator|CounterX [1]))))

	.dataa(\_RAM_small|data_out [9]),
	.datab(\_RAM_small|data_out [8]),
	.datac(\_hvsync_generator|CounterX [0]),
	.datad(\_hvsync_generator|CounterX [1]),
	.cin(gnd),
	.combout(\_Mux16Way|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \_Mux16Way|Mux0~0 .lut_mask = 16'hF0AC;
defparam \_Mux16Way|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N20
cycloneive_lcell_comb \_Mux16Way|Mux0~1 (
// Equation(s):
// \_Mux16Way|Mux0~1_combout  = (\_hvsync_generator|CounterX [1] & ((\_Mux16Way|Mux0~0_combout  & ((\_RAM_small|data_out [11]))) # (!\_Mux16Way|Mux0~0_combout  & (\_RAM_small|data_out [10])))) # (!\_hvsync_generator|CounterX [1] & 
// (((\_Mux16Way|Mux0~0_combout ))))

	.dataa(\_hvsync_generator|CounterX [1]),
	.datab(\_RAM_small|data_out [10]),
	.datac(\_RAM_small|data_out [11]),
	.datad(\_Mux16Way|Mux0~0_combout ),
	.cin(gnd),
	.combout(\_Mux16Way|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \_Mux16Way|Mux0~1 .lut_mask = 16'hF588;
defparam \_Mux16Way|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N16
cycloneive_lcell_comb \_Mux16Way|Mux0~7 (
// Equation(s):
// \_Mux16Way|Mux0~7_combout  = (\_hvsync_generator|CounterX [0] & (((\_hvsync_generator|CounterX [1])))) # (!\_hvsync_generator|CounterX [0] & ((\_hvsync_generator|CounterX [1] & ((\_RAM_small|data_out [14]))) # (!\_hvsync_generator|CounterX [1] & 
// (\_RAM_small|data_out [12]))))

	.dataa(\_RAM_small|data_out [12]),
	.datab(\_RAM_small|data_out [14]),
	.datac(\_hvsync_generator|CounterX [0]),
	.datad(\_hvsync_generator|CounterX [1]),
	.cin(gnd),
	.combout(\_Mux16Way|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \_Mux16Way|Mux0~7 .lut_mask = 16'hFC0A;
defparam \_Mux16Way|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y12_N20
cycloneive_lcell_comb \_Mux16Way|Mux0~8 (
// Equation(s):
// \_Mux16Way|Mux0~8_combout  = (\_hvsync_generator|CounterX [0] & ((\_Mux16Way|Mux0~7_combout  & (\_RAM_small|data_out [15])) # (!\_Mux16Way|Mux0~7_combout  & ((\_RAM_small|data_out [13]))))) # (!\_hvsync_generator|CounterX [0] & 
// (((\_Mux16Way|Mux0~7_combout ))))

	.dataa(\_RAM_small|data_out [15]),
	.datab(\_RAM_small|data_out [13]),
	.datac(\_hvsync_generator|CounterX [0]),
	.datad(\_Mux16Way|Mux0~7_combout ),
	.cin(gnd),
	.combout(\_Mux16Way|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \_Mux16Way|Mux0~8 .lut_mask = 16'hAFC0;
defparam \_Mux16Way|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N18
cycloneive_lcell_comb \_Mux16Way|Mux0~9 (
// Equation(s):
// \_Mux16Way|Mux0~9_combout  = (\_hvsync_generator|CounterX [3] & ((\_Mux16Way|Mux0~6_combout  & ((\_Mux16Way|Mux0~8_combout ))) # (!\_Mux16Way|Mux0~6_combout  & (\_Mux16Way|Mux0~1_combout )))) # (!\_hvsync_generator|CounterX [3] & 
// (\_Mux16Way|Mux0~6_combout ))

	.dataa(\_hvsync_generator|CounterX [3]),
	.datab(\_Mux16Way|Mux0~6_combout ),
	.datac(\_Mux16Way|Mux0~1_combout ),
	.datad(\_Mux16Way|Mux0~8_combout ),
	.cin(gnd),
	.combout(\_Mux16Way|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \_Mux16Way|Mux0~9 .lut_mask = 16'hEC64;
defparam \_Mux16Way|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N6
cycloneive_lcell_comb \vga_c~2 (
// Equation(s):
// \vga_c~2_combout  = (!\_hvsync_generator|CounterX [9] & (\inActiveDisplay~0_combout  & \_Mux16Way|Mux0~9_combout ))

	.dataa(\_hvsync_generator|CounterX [9]),
	.datab(gnd),
	.datac(\inActiveDisplay~0_combout ),
	.datad(\_Mux16Way|Mux0~9_combout ),
	.cin(gnd),
	.combout(\vga_c~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_c~2 .lut_mask = 16'h5000;
defparam \vga_c~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N16
cycloneive_lcell_comb \vga_c[1]~reg0feeder (
// Equation(s):
// \vga_c[1]~reg0feeder_combout  = \vga_c~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_c~2_combout ),
	.cin(gnd),
	.combout(\vga_c[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_c[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \vga_c[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N17
dffeas \vga_c[1]~reg0 (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\vga_c[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_c[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_c[1]~reg0 .is_wysiwyg = "true";
defparam \vga_c[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y10_N22
cycloneive_lcell_comb \vga_c[2]~reg0feeder (
// Equation(s):
// \vga_c[2]~reg0feeder_combout  = \vga_c~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_c~2_combout ),
	.cin(gnd),
	.combout(\vga_c[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_c[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \vga_c[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y10_N23
dffeas \vga_c[2]~reg0 (
	.clk(\clk_50~inputclkctrl_outclk ),
	.d(\vga_c[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_c[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_c[2]~reg0 .is_wysiwyg = "true";
defparam \vga_c[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N22
cycloneive_io_ibuf \key~input (
	.i(key),
	.ibar(gnd),
	.o(\key~input_o ));
// synopsys translate_off
defparam \key~input .bus_hold = "false";
defparam \key~input .simulate_z_as = "z";
// synopsys translate_on

assign led[0] = \led[0]~output_o ;

assign led[1] = \led[1]~output_o ;

assign led[2] = \led[2]~output_o ;

assign hsync = \hsync~output_o ;

assign vsync = \vsync~output_o ;

assign vga_c[0] = \vga_c[0]~output_o ;

assign vga_c[1] = \vga_c[1]~output_o ;

assign vga_c[2] = \vga_c[2]~output_o ;

assign ps_data = \ps_data~output_o ;

assign ps_clk = \ps_clk~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
