Release 7.1.03i - xst H.41
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 2.17 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 2.17 s | Elapsed : 0.00 / 1.00 s
 
--> Reading design: smpte_259.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
  5) Advanced HDL Synthesis
     5.1) HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "smpte_259.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "smpte_259"
Output Format                      : NGC
Target Device                      : xc4vfx20-11-ff672

---- Source Options
Top Module Name                    : smpte_259
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 32
Number of Regional Clock Buffers   : Default
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : smpte_259.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
safe_implementation                : No
use_dsp48                          : auto
Optimize Instantiated Primitives   : NO
use_clock_enable                   : Auto
use_sync_set                       : Auto
use_sync_reset                     : Auto
enable_auto_floorplanning          : No

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "X:/xw/8612/Xilinx_test/hdsdgen_x5/SCRAMTX.VHD" in Library work.
Architecture archscram of Entity scramtx is up to date.
Compiling vhdl file "X:/xw/8612/Xilinx_test/hdsdgen_x5/smpte_259.vhd" in Library work.
Architecture a of Entity smpte_259 is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <smpte_259> (Architecture <a>).
INFO:Xst:1739 - HDL ADVISOR - "X:/xw/8612/Xilinx_test/hdsdgen_x5/smpte_259.vhd" line 53: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "X:/xw/8612/Xilinx_test/hdsdgen_x5/smpte_259.vhd" line 45: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
Entity <smpte_259> analyzed. Unit <smpte_259> generated.

Analyzing Entity <scramtx> (Architecture <archscram>).
Entity <scramtx> analyzed. Unit <scramtx> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <scramtx>.
    Related source file is "X:/xw/8612/Xilinx_test/hdsdgen_x5/SCRAMTX.VHD".
    Found 10-bit tristate buffer for signal <data_out>.
    Found 1-bit tristate buffer for signal <trs_out>.
    Found 1-bit tristate buffer for signal <ena_out>.
    Found 1-bit xor2 for signal <$n0023> created at line 238.
    Found 1-bit xor2 for signal <$n0024> created at line 239.
    Found 1-bit xor2 for signal <$n0025> created at line 240.
    Found 1-bit xor2 for signal <$n0026> created at line 241.
    Found 1-bit xor2 for signal <$n0027> created at line 242.
    Found 1-bit xor2 for signal <$n0028> created at line 243.
    Found 1-bit xor2 for signal <$n0029> created at line 244.
    Found 1-bit 4-to-1 multiplexer for signal <$n0031>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0032>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0033>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0034>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0036>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0037>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0038>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0039>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0040>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0041>.
    Found 1-bit xor2 for signal <$n0042> created at line 229.
    Found 1-bit xor2 for signal <$n0043> created at line 230.
    Found 1-bit xor2 for signal <$n0044> created at line 231.
    Found 1-bit xor2 for signal <$n0045> created at line 233.
    Found 1-bit xor2 for signal <$n0051> created at line 283.
    Found 1-bit xor2 for signal <$n0052> created at line 285.
    Found 1-bit xor2 for signal <$n0053> created at line 286.
    Found 1-bit xor2 for signal <$n0054> created at line 287.
    Found 1-bit xor2 for signal <$n0055> created at line 288.
    Found 1-bit xor2 for signal <$n0056> created at line 289.
    Found 1-bit xor2 for signal <$n0057> created at line 290.
    Found 1-bit xor2 for signal <$n0058> created at line 291.
    Found 1-bit xor2 for signal <$n0060> created at line 292.
    Found 1-bit xor2 for signal <$n0063> created at line 185.
    Found 1-bit xor2 for signal <$n0064> created at line 182.
    Found 1-bit xor2 for signal <$n0065> created at line 183.
    Found 1-bit xor2 for signal <$n0066> created at line 184.
    Found 1-bit register for signal <bypassl>.
    Found 10-bit register for signal <dout>.
    Found 1-bit register for signal <DVB_enl>.
    Found 1-bit register for signal <ena>.
    Found 1-bit register for signal <ena1>.
    Found 1-bit register for signal <enn1>.
    Found 1-bit register for signal <enn2>.
    Found 1-bit xor2 for signal <ing>.
    Found 1-bit xor2 for signal <inp<0>>.
    Found 1-bit xor3 for signal <inp<1>>.
    Found 4-bit xor3 for signal <inp<2:5>>.
    Found 4-bit xor3 for signal <inp<6>>.
    Found 3-bit xor2 for signal <inp<7:9>>.
    Found 10-bit register for signal <iregA>.
    Found 10-bit register for signal <nrzi1>.
    Found 10-bit register for signal <nrzi2>.
    Found 1-bit register for signal <scden>.
    Found 10-bit register for signal <scrData>.
    Found 1-bit register for signal <svsen>.
    Found 1-bit register for signal <trs>.
    Found 1-bit register for signal <trs_filtl>.
    Summary:
	inferred  60 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
	inferred   6 Xor(s).
	inferred  12 Tristate(s).
Unit <scramtx> synthesized.


Synthesizing Unit <smpte_259>.
    Related source file is "X:/xw/8612/Xilinx_test/hdsdgen_x5/smpte_259.vhd".
Unit <smpte_259> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
MAC inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
DSP optimizations ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 42
 1-bit register                    : 40
 10-bit register                   : 2
# Multiplexers                     : 10
 1-bit 4-to-1 multiplexer          : 10
# Tristates                        : 3
 1-bit tristate buffer             : 2
 10-bit tristate buffer            : 1
# Xors                             : 35
 1-bit xor2                        : 29
 1-bit xor3                        : 2
 1-bit xor4                        : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <smpte_259> ...
Loading device for application Rf_Device from file '4vfx20.nph' in environment C:/Xilinx71.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block smpte_259, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : smpte_259.ngr
Top Level Output File Name         : smpte_259
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 31

Macro Statistics :
# Registers                        : 42
#      1-bit register              : 40
#      10-bit register             : 2
# Multiplexers                     : 10
#      1-bit 4-to-1 multiplexer    : 10
# Tristates                        : 3
#      1-bit tristate buffer       : 2
#      10-bit tristate buffer      : 1
# Xors                             : 6
#      1-bit xor3                  : 2
#      1-bit xor4                  : 4

Cell Usage :
# BELS                             : 64
#      INV                         : 1
#      LUT2                        : 5
#      LUT2_D                      : 3
#      LUT2_L                      : 4
#      LUT3                        : 10
#      LUT3_D                      : 2
#      LUT3_L                      : 4
#      LUT4                        : 13
#      LUT4_L                      : 21
#      MUXF5                       : 1
# FlipFlops/Latches                : 60
#      FD                          : 58
#      FDR                         : 1
#      FDS                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 30
#      IBUF                        : 18
#      OBUFT                       : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 4vfx20ff672-11 

 Number of Slices:                      43  out of   8544     0%  
 Number of Slice Flip Flops:            60  out of  17088     0%  
 Number of 4 input LUTs:                62  out of  17088     0%  
 Number of bonded IOBs:                 31  out of    360     8%  
 Number of GCLKs:                        1  out of     32     3%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
txclk                              | BUFGP                  | 60    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -11

   Minimum period: 3.327ns (Maximum Frequency: 300.571MHz)
   Minimum input arrival time before clock: 1.894ns
   Maximum output required time after clock: 4.160ns
   Maximum combinational path delay: 5.925ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'txclk'
  Clock period: 3.327ns (frequency: 300.571MHz)
  Total number of paths / destination ports: 334 / 45
-------------------------------------------------------------------------
Delay:               3.327ns (Levels of Logic = 4)
  Source:            u2_iregA_5 (FF)
  Destination:       u2_dout_1 (FF)
  Source Clock:      txclk rising
  Destination Clock: txclk rising

  Data Path: u2_iregA_5 to u2_dout_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.307   0.683  u2_iregA_5 (u2_iregA_5)
     LUT4:I0->O            1   0.166   0.616  u2__n006142 (CHOICE536)
     LUT4:I1->O            8   0.166   0.560  u2__n006155 (u2__n0061)
     LUT4_L:I3->LO         1   0.166   0.164  u2__n01701 (u2_iregB<1>)
     LUT3_L:I2->LO         1   0.166   0.000  u2__n0032 (u2__n0032)
     FD:D                      0.333          u2_dout_1
    ----------------------------------------
    Total                      3.327ns (1.304ns logic, 2.023ns route)
                                       (39.2% logic, 60.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'txclk'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              1.894ns (Levels of Logic = 1)
  Source:            data<7> (PAD)
  Destination:       u2_iregA_7 (FF)
  Destination Clock: txclk rising

  Data Path: data<7> to u2_iregA_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.097   0.464  data_7_IBUF (data_7_IBUF)
     FD:D                      0.333          u2_iregA_7
    ----------------------------------------
    Total                      1.894ns (1.430ns logic, 0.464ns route)
                                       (75.5% logic, 24.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'txclk'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              4.160ns (Levels of Logic = 1)
  Source:            u2_dout_9 (FF)
  Destination:       txdata_out<9> (PAD)
  Source Clock:      txclk rising

  Data Path: u2_dout_9 to txdata_out<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.307   0.478  u2_dout_9 (u2_dout_9)
     OBUFT:I->O                3.375          txdata_out_9_OBUFT (txdata_out<9>)
    ----------------------------------------
    Total                      4.160ns (3.682ns logic, 0.478ns route)
                                       (88.5% logic, 11.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Delay:               5.925ns (Levels of Logic = 3)
  Source:            txoe (PAD)
  Destination:       trs_out (PAD)

  Data Path: txoe to trs_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.097   0.464  txoe_IBUF (txoe_IBUF)
     INV:I->O             12   0.363   0.626  u2_trs_out_trs_N01_INV_0 (u2_trs_out_trs_N0)
     OBUFT:T->O                3.375          ena_out_OBUFT (ena_out)
    ----------------------------------------
    Total                      5.925ns (4.835ns logic, 1.090ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================
CPU : 19.25 / 21.56 s | Elapsed : 19.00 / 20.00 s
 
--> 

Total memory usage is 180068 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

