// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _FFT_HH_
#define _FFT_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "FFT0.h"
#include "FFT_xin_M_real_V.h"
#include "FFT_rev_32.h"

namespace ap_rtl {

struct FFT : public sc_module {
    // Port declarations 12
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > data_IN_TDATA;
    sc_in< sc_logic > data_IN_TVALID;
    sc_out< sc_logic > data_IN_TREADY;
    sc_out< sc_lv<32> > data_OUT_TDATA;
    sc_out< sc_logic > data_OUT_TVALID;
    sc_in< sc_logic > data_OUT_TREADY;


    // Module declarations
    FFT(sc_module_name name);
    SC_HAS_PROCESS(FFT);

    ~FFT();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    FFT_xin_M_real_V* xin_M_real_V_U;
    FFT_xin_M_real_V* xin_M_imag_V_U;
    FFT_rev_32* rev_32_U;
    FFT_xin_M_real_V* data_OUT0_M_real_V_U;
    FFT_xin_M_real_V* data_OUT0_M_imag_V_U;
    FFT_xin_M_real_V* data_OUT1_M_real_V_U;
    FFT_xin_M_real_V* data_OUT1_M_imag_V_U;
    FFT_xin_M_real_V* data_OUT2_M_real_V_U;
    FFT_xin_M_real_V* data_OUT2_M_imag_V_U;
    FFT_xin_M_real_V* data_OUT3_M_real_V_U;
    FFT_xin_M_real_V* data_OUT3_M_imag_V_U;
    FFT_xin_M_real_V* data_OUT4_M_real_V_U;
    FFT_xin_M_real_V* data_OUT4_M_imag_V_U;
    FFT_xin_M_real_V* xout_M_real_V_U;
    FFT_xin_M_real_V* xout_M_imag_V_U;
    FFT0* grp_FFT0_fu_262;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<18> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<32> > data_IN_0_data_out;
    sc_signal< sc_logic > data_IN_0_vld_in;
    sc_signal< sc_logic > data_IN_0_vld_out;
    sc_signal< sc_logic > data_IN_0_ack_in;
    sc_signal< sc_logic > data_IN_0_ack_out;
    sc_signal< sc_lv<32> > data_IN_0_payload_A;
    sc_signal< sc_lv<32> > data_IN_0_payload_B;
    sc_signal< sc_logic > data_IN_0_sel_rd;
    sc_signal< sc_logic > data_IN_0_sel_wr;
    sc_signal< sc_logic > data_IN_0_sel;
    sc_signal< sc_logic > data_IN_0_load_A;
    sc_signal< sc_logic > data_IN_0_load_B;
    sc_signal< sc_lv<2> > data_IN_0_state;
    sc_signal< sc_logic > data_IN_0_state_cmp_full;
    sc_signal< sc_lv<32> > data_OUT_1_data_out;
    sc_signal< sc_logic > data_OUT_1_vld_in;
    sc_signal< sc_logic > data_OUT_1_vld_out;
    sc_signal< sc_logic > data_OUT_1_ack_in;
    sc_signal< sc_logic > data_OUT_1_ack_out;
    sc_signal< sc_lv<32> > data_OUT_1_payload_A;
    sc_signal< sc_lv<32> > data_OUT_1_payload_B;
    sc_signal< sc_logic > data_OUT_1_sel_rd;
    sc_signal< sc_logic > data_OUT_1_sel_wr;
    sc_signal< sc_logic > data_OUT_1_sel;
    sc_signal< sc_logic > data_OUT_1_load_A;
    sc_signal< sc_logic > data_OUT_1_load_B;
    sc_signal< sc_lv<2> > data_OUT_1_state;
    sc_signal< sc_logic > data_OUT_1_state_cmp_full;
    sc_signal< sc_lv<5> > xin_M_real_V_address0;
    sc_signal< sc_logic > xin_M_real_V_ce0;
    sc_signal< sc_logic > xin_M_real_V_we0;
    sc_signal< sc_lv<16> > xin_M_real_V_d0;
    sc_signal< sc_lv<16> > xin_M_real_V_q0;
    sc_signal< sc_lv<5> > xin_M_imag_V_address0;
    sc_signal< sc_logic > xin_M_imag_V_ce0;
    sc_signal< sc_logic > xin_M_imag_V_we0;
    sc_signal< sc_lv<16> > xin_M_imag_V_d0;
    sc_signal< sc_lv<16> > xin_M_imag_V_q0;
    sc_signal< sc_lv<5> > rev_32_address0;
    sc_signal< sc_logic > rev_32_ce0;
    sc_signal< sc_lv<5> > rev_32_q0;
    sc_signal< sc_lv<5> > data_OUT0_M_real_V_address0;
    sc_signal< sc_logic > data_OUT0_M_real_V_ce0;
    sc_signal< sc_logic > data_OUT0_M_real_V_we0;
    sc_signal< sc_lv<16> > data_OUT0_M_real_V_q0;
    sc_signal< sc_lv<5> > data_OUT0_M_imag_V_address0;
    sc_signal< sc_logic > data_OUT0_M_imag_V_ce0;
    sc_signal< sc_logic > data_OUT0_M_imag_V_we0;
    sc_signal< sc_lv<16> > data_OUT0_M_imag_V_q0;
    sc_signal< sc_lv<5> > data_OUT1_M_real_V_address0;
    sc_signal< sc_logic > data_OUT1_M_real_V_ce0;
    sc_signal< sc_logic > data_OUT1_M_real_V_we0;
    sc_signal< sc_lv<16> > data_OUT1_M_real_V_q0;
    sc_signal< sc_lv<5> > data_OUT1_M_imag_V_address0;
    sc_signal< sc_logic > data_OUT1_M_imag_V_ce0;
    sc_signal< sc_logic > data_OUT1_M_imag_V_we0;
    sc_signal< sc_lv<16> > data_OUT1_M_imag_V_q0;
    sc_signal< sc_lv<5> > data_OUT2_M_real_V_address0;
    sc_signal< sc_logic > data_OUT2_M_real_V_ce0;
    sc_signal< sc_logic > data_OUT2_M_real_V_we0;
    sc_signal< sc_lv<16> > data_OUT2_M_real_V_q0;
    sc_signal< sc_lv<5> > data_OUT2_M_imag_V_address0;
    sc_signal< sc_logic > data_OUT2_M_imag_V_ce0;
    sc_signal< sc_logic > data_OUT2_M_imag_V_we0;
    sc_signal< sc_lv<16> > data_OUT2_M_imag_V_q0;
    sc_signal< sc_lv<5> > data_OUT3_M_real_V_address0;
    sc_signal< sc_logic > data_OUT3_M_real_V_ce0;
    sc_signal< sc_logic > data_OUT3_M_real_V_we0;
    sc_signal< sc_lv<16> > data_OUT3_M_real_V_q0;
    sc_signal< sc_lv<5> > data_OUT3_M_imag_V_address0;
    sc_signal< sc_logic > data_OUT3_M_imag_V_ce0;
    sc_signal< sc_logic > data_OUT3_M_imag_V_we0;
    sc_signal< sc_lv<16> > data_OUT3_M_imag_V_q0;
    sc_signal< sc_lv<5> > data_OUT4_M_real_V_address0;
    sc_signal< sc_logic > data_OUT4_M_real_V_ce0;
    sc_signal< sc_logic > data_OUT4_M_real_V_we0;
    sc_signal< sc_lv<16> > data_OUT4_M_real_V_q0;
    sc_signal< sc_lv<5> > data_OUT4_M_imag_V_address0;
    sc_signal< sc_logic > data_OUT4_M_imag_V_ce0;
    sc_signal< sc_logic > data_OUT4_M_imag_V_we0;
    sc_signal< sc_lv<16> > data_OUT4_M_imag_V_q0;
    sc_signal< sc_lv<5> > xout_M_real_V_address0;
    sc_signal< sc_logic > xout_M_real_V_ce0;
    sc_signal< sc_logic > xout_M_real_V_we0;
    sc_signal< sc_lv<16> > xout_M_real_V_q0;
    sc_signal< sc_lv<5> > xout_M_imag_V_address0;
    sc_signal< sc_logic > xout_M_imag_V_ce0;
    sc_signal< sc_logic > xout_M_imag_V_we0;
    sc_signal< sc_lv<16> > xout_M_imag_V_q0;
    sc_signal< sc_logic > data_IN_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > data_OUT_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<6> > i_2_fu_324_p2;
    sc_signal< sc_lv<6> > i_2_reg_405;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<6> > i_3_fu_358_p2;
    sc_signal< sc_lv<6> > i_3_reg_413;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<64> > tmp_i_fu_364_p1;
    sc_signal< sc_lv<64> > tmp_i_reg_418;
    sc_signal< sc_lv<1> > exitcond_i_fu_352_p2;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<6> > i_4_fu_381_p2;
    sc_signal< sc_lv<6> > i_4_reg_442;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_lv<1> > exitcond_fu_375_p2;
    sc_signal< sc_lv<32> > data_OUT_M_imag_V_a_fu_393_p3;
    sc_signal< sc_logic > grp_FFT0_fu_262_ap_start;
    sc_signal< sc_logic > grp_FFT0_fu_262_ap_done;
    sc_signal< sc_logic > grp_FFT0_fu_262_ap_idle;
    sc_signal< sc_logic > grp_FFT0_fu_262_ap_ready;
    sc_signal< sc_lv<6> > grp_FFT0_fu_262_FFT_stage;
    sc_signal< sc_lv<6> > grp_FFT0_fu_262_pass_check;
    sc_signal< sc_lv<4> > grp_FFT0_fu_262_index_shift;
    sc_signal< sc_lv<4> > grp_FFT0_fu_262_pass_shift;
    sc_signal< sc_lv<5> > grp_FFT0_fu_262_data_IN_M_real_V_address0;
    sc_signal< sc_logic > grp_FFT0_fu_262_data_IN_M_real_V_ce0;
    sc_signal< sc_lv<16> > grp_FFT0_fu_262_data_IN_M_real_V_q0;
    sc_signal< sc_lv<5> > grp_FFT0_fu_262_data_IN_M_imag_V_address0;
    sc_signal< sc_logic > grp_FFT0_fu_262_data_IN_M_imag_V_ce0;
    sc_signal< sc_lv<16> > grp_FFT0_fu_262_data_IN_M_imag_V_q0;
    sc_signal< sc_lv<5> > grp_FFT0_fu_262_data_OUT_M_real_V_address0;
    sc_signal< sc_logic > grp_FFT0_fu_262_data_OUT_M_real_V_ce0;
    sc_signal< sc_logic > grp_FFT0_fu_262_data_OUT_M_real_V_we0;
    sc_signal< sc_lv<16> > grp_FFT0_fu_262_data_OUT_M_real_V_d0;
    sc_signal< sc_lv<5> > grp_FFT0_fu_262_data_OUT_M_imag_V_address0;
    sc_signal< sc_logic > grp_FFT0_fu_262_data_OUT_M_imag_V_ce0;
    sc_signal< sc_logic > grp_FFT0_fu_262_data_OUT_M_imag_V_we0;
    sc_signal< sc_lv<16> > grp_FFT0_fu_262_data_OUT_M_imag_V_d0;
    sc_signal< sc_lv<6> > i_reg_228;
    sc_signal< sc_lv<6> > i_i_reg_240;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<1> > exitcond1_fu_318_p2;
    sc_signal< sc_lv<6> > i1_reg_251;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_logic > grp_FFT0_fu_262_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<64> > tmp_s_fu_330_p1;
    sc_signal< sc_lv<64> > tmp_i_13_fu_369_p1;
    sc_signal< sc_lv<64> > tmp_8_fu_387_p1;
    sc_signal< sc_lv<18> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<18> ap_ST_fsm_state1;
    static const sc_lv<18> ap_ST_fsm_state2;
    static const sc_lv<18> ap_ST_fsm_state3;
    static const sc_lv<18> ap_ST_fsm_state4;
    static const sc_lv<18> ap_ST_fsm_state5;
    static const sc_lv<18> ap_ST_fsm_state6;
    static const sc_lv<18> ap_ST_fsm_state7;
    static const sc_lv<18> ap_ST_fsm_state8;
    static const sc_lv<18> ap_ST_fsm_state9;
    static const sc_lv<18> ap_ST_fsm_state10;
    static const sc_lv<18> ap_ST_fsm_state11;
    static const sc_lv<18> ap_ST_fsm_state12;
    static const sc_lv<18> ap_ST_fsm_state13;
    static const sc_lv<18> ap_ST_fsm_state14;
    static const sc_lv<18> ap_ST_fsm_state15;
    static const sc_lv<18> ap_ST_fsm_state16;
    static const sc_lv<18> ap_ST_fsm_state17;
    static const sc_lv<18> ap_ST_fsm_state18;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<6> ap_const_lv6_2;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<6> ap_const_lv6_4;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<6> ap_const_lv6_8;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<6> ap_const_lv6_10;
    static const sc_lv<4> ap_const_lv4_4;
    static const sc_lv<4> ap_const_lv4_3;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_5;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<32> ap_const_lv32_1F;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_data_IN_0_ack_in();
    void thread_data_IN_0_ack_out();
    void thread_data_IN_0_data_out();
    void thread_data_IN_0_load_A();
    void thread_data_IN_0_load_B();
    void thread_data_IN_0_sel();
    void thread_data_IN_0_state_cmp_full();
    void thread_data_IN_0_vld_in();
    void thread_data_IN_0_vld_out();
    void thread_data_IN_TDATA_blk_n();
    void thread_data_IN_TREADY();
    void thread_data_OUT0_M_imag_V_address0();
    void thread_data_OUT0_M_imag_V_ce0();
    void thread_data_OUT0_M_imag_V_we0();
    void thread_data_OUT0_M_real_V_address0();
    void thread_data_OUT0_M_real_V_ce0();
    void thread_data_OUT0_M_real_V_we0();
    void thread_data_OUT1_M_imag_V_address0();
    void thread_data_OUT1_M_imag_V_ce0();
    void thread_data_OUT1_M_imag_V_we0();
    void thread_data_OUT1_M_real_V_address0();
    void thread_data_OUT1_M_real_V_ce0();
    void thread_data_OUT1_M_real_V_we0();
    void thread_data_OUT2_M_imag_V_address0();
    void thread_data_OUT2_M_imag_V_ce0();
    void thread_data_OUT2_M_imag_V_we0();
    void thread_data_OUT2_M_real_V_address0();
    void thread_data_OUT2_M_real_V_ce0();
    void thread_data_OUT2_M_real_V_we0();
    void thread_data_OUT3_M_imag_V_address0();
    void thread_data_OUT3_M_imag_V_ce0();
    void thread_data_OUT3_M_imag_V_we0();
    void thread_data_OUT3_M_real_V_address0();
    void thread_data_OUT3_M_real_V_ce0();
    void thread_data_OUT3_M_real_V_we0();
    void thread_data_OUT4_M_imag_V_address0();
    void thread_data_OUT4_M_imag_V_ce0();
    void thread_data_OUT4_M_imag_V_we0();
    void thread_data_OUT4_M_real_V_address0();
    void thread_data_OUT4_M_real_V_ce0();
    void thread_data_OUT4_M_real_V_we0();
    void thread_data_OUT_1_ack_in();
    void thread_data_OUT_1_ack_out();
    void thread_data_OUT_1_data_out();
    void thread_data_OUT_1_load_A();
    void thread_data_OUT_1_load_B();
    void thread_data_OUT_1_sel();
    void thread_data_OUT_1_state_cmp_full();
    void thread_data_OUT_1_vld_in();
    void thread_data_OUT_1_vld_out();
    void thread_data_OUT_M_imag_V_a_fu_393_p3();
    void thread_data_OUT_TDATA();
    void thread_data_OUT_TDATA_blk_n();
    void thread_data_OUT_TVALID();
    void thread_exitcond1_fu_318_p2();
    void thread_exitcond_fu_375_p2();
    void thread_exitcond_i_fu_352_p2();
    void thread_grp_FFT0_fu_262_FFT_stage();
    void thread_grp_FFT0_fu_262_ap_start();
    void thread_grp_FFT0_fu_262_data_IN_M_imag_V_q0();
    void thread_grp_FFT0_fu_262_data_IN_M_real_V_q0();
    void thread_grp_FFT0_fu_262_index_shift();
    void thread_grp_FFT0_fu_262_pass_check();
    void thread_grp_FFT0_fu_262_pass_shift();
    void thread_i_2_fu_324_p2();
    void thread_i_3_fu_358_p2();
    void thread_i_4_fu_381_p2();
    void thread_rev_32_address0();
    void thread_rev_32_ce0();
    void thread_tmp_8_fu_387_p1();
    void thread_tmp_i_13_fu_369_p1();
    void thread_tmp_i_fu_364_p1();
    void thread_tmp_s_fu_330_p1();
    void thread_xin_M_imag_V_address0();
    void thread_xin_M_imag_V_ce0();
    void thread_xin_M_imag_V_d0();
    void thread_xin_M_imag_V_we0();
    void thread_xin_M_real_V_address0();
    void thread_xin_M_real_V_ce0();
    void thread_xin_M_real_V_d0();
    void thread_xin_M_real_V_we0();
    void thread_xout_M_imag_V_address0();
    void thread_xout_M_imag_V_ce0();
    void thread_xout_M_imag_V_we0();
    void thread_xout_M_real_V_address0();
    void thread_xout_M_real_V_ce0();
    void thread_xout_M_real_V_we0();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
