0.6
2019.1
May 24 2019
15:06:07
C:/Users/XPC/Desktop/TallerDigitales/Lab2/Eje5/LFSR/LFSR.sim/sim_1/synth/func/xsim/LFSR_Tb_func_synth.v,1747266104,verilog,,,,Generator;glbl,,,,,,,,
C:/Users/XPC/Desktop/U/Digitales/Lab2/Eje5/lfsr/LFSR_TB.sv,1747265911,systemVerilog,,,,LFSR_Tb,,,,,,,,
