<stg><name>mul_body.1_Pipeline_VITIS_LOOP_92_2</name>


<trans_list>

<trans id="55" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %base = alloca i32 1

]]></Node>
<StgValue><ssdm name="base"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %idx_44 = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx_44"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %agg_result_num2_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="agg_result_num2_2"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %agg_result_num12_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="agg_result_num12_2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %agg_result_num_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="agg_result_num_2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:6 %xor_ln92_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %xor_ln92

]]></Node>
<StgValue><ssdm name="xor_ln92_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:7 %zext_ln92_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %zext_ln92

]]></Node>
<StgValue><ssdm name="zext_ln92_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %agg_result_num2_0_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %agg_result_num2_0_reload

]]></Node>
<StgValue><ssdm name="agg_result_num2_0_reload_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %agg_result_num12_0_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %agg_result_num12_0_reload

]]></Node>
<StgValue><ssdm name="agg_result_num12_0_reload_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %agg_result_num_0_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %agg_result_num_0_reload

]]></Node>
<StgValue><ssdm name="agg_result_num_0_reload_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="2">
<![CDATA[
newFuncRoot:11 %zext_ln92_cast = zext i2 %zext_ln92_read

]]></Node>
<StgValue><ssdm name="zext_ln92_cast"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i32 %agg_result_num_0_reload_read, i32 %agg_result_num_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i32 %agg_result_num12_0_reload_read, i32 %agg_result_num12_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i32 %agg_result_num2_0_reload_read, i32 %agg_result_num2_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %store_ln0 = store i32 %agg_result_num_0_reload_read, i32 %empty

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:16 %store_ln0 = store i3 %zext_ln92_cast, i3 %idx_44

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:17 %store_ln0 = store i2 0, i2 %base

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:18 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0 %base_13 = load i2 %base

]]></Node>
<StgValue><ssdm name="base_13"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2 %icmp_ln92 = icmp_eq  i2 %base_13, i2 %xor_ln92_read

]]></Node>
<StgValue><ssdm name="icmp_ln92"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty_56 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 3, i64 0

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4 %add_ln93_6 = add i2 %base_13, i2 1

]]></Node>
<StgValue><ssdm name="add_ln93_6"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln92 = br i1 %icmp_ln92, void %.split3, void %._crit_edge8.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.split3:0 %idx_44_load = load i3 %idx_44

]]></Node>
<StgValue><ssdm name="idx_44_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split3:1 %p_load = load i32 %empty

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split3:2 %agg_result_num2_2_load_2 = load i32 %agg_result_num2_2

]]></Node>
<StgValue><ssdm name="agg_result_num2_2_load_2"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split3:3 %agg_result_num12_2_load_2 = load i32 %agg_result_num12_2

]]></Node>
<StgValue><ssdm name="agg_result_num12_2_load_2"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split3:4 %specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln81"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split3:5 %add_ln93 = add i3 %idx_44_load, i3 1

]]></Node>
<StgValue><ssdm name="add_ln93"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="3">
<![CDATA[
.split3:6 %trunc_ln93 = trunc i3 %idx_44_load

]]></Node>
<StgValue><ssdm name="trunc_ln93"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
.split3:7 %tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %p_load, i32 %agg_result_num12_2_load_2, i32 %agg_result_num2_2_load_2, i2 %trunc_ln93

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.split3:8 %switch_ln93 = switch i2 %base_13, void %branch5, i2 0, void %.split3..split317_crit_edge, i2 1, void %.split3..split317_crit_edge7

]]></Node>
<StgValue><ssdm name="switch_ln93"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="base_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split3..split317_crit_edge7:0 %store_ln93 = store i32 %tmp_s, i32 %agg_result_num12_2

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="base_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
.split3..split317_crit_edge7:1 %br_ln93 = br void %.split317

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="base_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split3..split317_crit_edge:0 %store_ln93 = store i32 %tmp_s, i32 %agg_result_num_2

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="base_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split3..split317_crit_edge:1 %store_ln93 = store i32 %tmp_s, i32 %empty

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="base_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
.split3..split317_crit_edge:2 %br_ln93 = br void %.split317

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="base_13" val="!0"/>
<literal name="base_13" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch5:0 %store_ln93 = store i32 %tmp_s, i32 %agg_result_num2_2

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="base_13" val="!0"/>
<literal name="base_13" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
branch5:1 %br_ln93 = br void %.split317

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split317:0 %store_ln93 = store i3 %add_ln93, i3 %idx_44

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split317:1 %store_ln93 = store i2 %add_ln93_6, i2 %base

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
.split317:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge8.i.exitStub:0 %agg_result_num2_2_load = load i32 %agg_result_num2_2

]]></Node>
<StgValue><ssdm name="agg_result_num2_2_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge8.i.exitStub:1 %agg_result_num12_2_load = load i32 %agg_result_num12_2

]]></Node>
<StgValue><ssdm name="agg_result_num12_2_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge8.i.exitStub:2 %agg_result_num_2_load = load i32 %agg_result_num_2

]]></Node>
<StgValue><ssdm name="agg_result_num_2_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge8.i.exitStub:3 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %agg_result_num_2_out, i32 %agg_result_num_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge8.i.exitStub:4 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %agg_result_num12_2_out, i32 %agg_result_num12_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge8.i.exitStub:5 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %agg_result_num2_2_out, i32 %agg_result_num2_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0">
<![CDATA[
._crit_edge8.i.exitStub:6 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="62" name="agg_result_num_0_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="agg_result_num_0_reload"/></StgValue>
</port>
<port id="63" name="agg_result_num12_0_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="agg_result_num12_0_reload"/></StgValue>
</port>
<port id="64" name="agg_result_num2_0_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="agg_result_num2_0_reload"/></StgValue>
</port>
<port id="65" name="zext_ln92" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln92"/></StgValue>
</port>
<port id="66" name="xor_ln92" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="xor_ln92"/></StgValue>
</port>
<port id="67" name="agg_result_num_2_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="agg_result_num_2_out"/></StgValue>
</port>
<port id="68" name="agg_result_num12_2_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="agg_result_num12_2_out"/></StgValue>
</port>
<port id="69" name="agg_result_num2_2_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="agg_result_num2_2_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="71" from="StgValue_70" to="base" fromId="70" toId="4">
</dataflow>
<dataflow id="72" from="StgValue_70" to="idx_44" fromId="70" toId="5">
</dataflow>
<dataflow id="73" from="StgValue_70" to="empty" fromId="70" toId="6">
</dataflow>
<dataflow id="74" from="StgValue_70" to="agg_result_num2_2" fromId="70" toId="7">
</dataflow>
<dataflow id="75" from="StgValue_70" to="agg_result_num12_2" fromId="70" toId="8">
</dataflow>
<dataflow id="76" from="StgValue_70" to="agg_result_num_2" fromId="70" toId="9">
</dataflow>
<dataflow id="78" from="_ssdm_op_Read.ap_auto.i2" to="xor_ln92_read" fromId="77" toId="10">
</dataflow>
<dataflow id="79" from="xor_ln92" to="xor_ln92_read" fromId="66" toId="10">
</dataflow>
<dataflow id="80" from="_ssdm_op_Read.ap_auto.i2" to="zext_ln92_read" fromId="77" toId="11">
</dataflow>
<dataflow id="81" from="zext_ln92" to="zext_ln92_read" fromId="65" toId="11">
</dataflow>
<dataflow id="83" from="_ssdm_op_Read.ap_auto.float" to="agg_result_num2_0_reload_read" fromId="82" toId="12">
</dataflow>
<dataflow id="84" from="agg_result_num2_0_reload" to="agg_result_num2_0_reload_read" fromId="64" toId="12">
</dataflow>
<dataflow id="85" from="_ssdm_op_Read.ap_auto.float" to="agg_result_num12_0_reload_read" fromId="82" toId="13">
</dataflow>
<dataflow id="86" from="agg_result_num12_0_reload" to="agg_result_num12_0_reload_read" fromId="63" toId="13">
</dataflow>
<dataflow id="87" from="_ssdm_op_Read.ap_auto.float" to="agg_result_num_0_reload_read" fromId="82" toId="14">
</dataflow>
<dataflow id="88" from="agg_result_num_0_reload" to="agg_result_num_0_reload_read" fromId="62" toId="14">
</dataflow>
<dataflow id="89" from="zext_ln92_read" to="zext_ln92_cast" fromId="11" toId="15">
</dataflow>
<dataflow id="90" from="agg_result_num_0_reload_read" to="store_ln0" fromId="14" toId="16">
</dataflow>
<dataflow id="91" from="agg_result_num_2" to="store_ln0" fromId="9" toId="16">
</dataflow>
<dataflow id="92" from="agg_result_num12_0_reload_read" to="store_ln0" fromId="13" toId="17">
</dataflow>
<dataflow id="93" from="agg_result_num12_2" to="store_ln0" fromId="8" toId="17">
</dataflow>
<dataflow id="94" from="agg_result_num2_0_reload_read" to="store_ln0" fromId="12" toId="18">
</dataflow>
<dataflow id="95" from="agg_result_num2_2" to="store_ln0" fromId="7" toId="18">
</dataflow>
<dataflow id="96" from="agg_result_num_0_reload_read" to="store_ln0" fromId="14" toId="19">
</dataflow>
<dataflow id="97" from="empty" to="store_ln0" fromId="6" toId="19">
</dataflow>
<dataflow id="98" from="zext_ln92_cast" to="store_ln0" fromId="15" toId="20">
</dataflow>
<dataflow id="99" from="idx_44" to="store_ln0" fromId="5" toId="20">
</dataflow>
<dataflow id="101" from="StgValue_100" to="store_ln0" fromId="100" toId="21">
</dataflow>
<dataflow id="102" from="base" to="store_ln0" fromId="4" toId="21">
</dataflow>
<dataflow id="103" from="base" to="base_13" fromId="4" toId="23">
</dataflow>
<dataflow id="105" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="104" toId="24">
</dataflow>
<dataflow id="107" from="StgValue_106" to="specpipeline_ln0" fromId="106" toId="24">
</dataflow>
<dataflow id="109" from="StgValue_108" to="specpipeline_ln0" fromId="108" toId="24">
</dataflow>
<dataflow id="110" from="StgValue_70" to="specpipeline_ln0" fromId="70" toId="24">
</dataflow>
<dataflow id="111" from="StgValue_108" to="specpipeline_ln0" fromId="108" toId="24">
</dataflow>
<dataflow id="113" from="p_str" to="specpipeline_ln0" fromId="112" toId="24">
</dataflow>
<dataflow id="114" from="base_13" to="icmp_ln92" fromId="23" toId="25">
</dataflow>
<dataflow id="115" from="xor_ln92_read" to="icmp_ln92" fromId="10" toId="25">
</dataflow>
<dataflow id="117" from="_ssdm_op_SpecLoopTripCount" to="empty_56" fromId="116" toId="26">
</dataflow>
<dataflow id="119" from="StgValue_118" to="empty_56" fromId="118" toId="26">
</dataflow>
<dataflow id="121" from="StgValue_120" to="empty_56" fromId="120" toId="26">
</dataflow>
<dataflow id="123" from="StgValue_122" to="empty_56" fromId="122" toId="26">
</dataflow>
<dataflow id="124" from="base_13" to="add_ln93_6" fromId="23" toId="27">
</dataflow>
<dataflow id="126" from="StgValue_125" to="add_ln93_6" fromId="125" toId="27">
</dataflow>
<dataflow id="127" from="icmp_ln92" to="br_ln92" fromId="25" toId="28">
</dataflow>
<dataflow id="128" from="idx_44" to="idx_44_load" fromId="5" toId="29">
</dataflow>
<dataflow id="129" from="empty" to="p_load" fromId="6" toId="30">
</dataflow>
<dataflow id="130" from="agg_result_num2_2" to="agg_result_num2_2_load_2" fromId="7" toId="31">
</dataflow>
<dataflow id="131" from="agg_result_num12_2" to="agg_result_num12_2_load_2" fromId="8" toId="32">
</dataflow>
<dataflow id="133" from="_ssdm_op_SpecLoopName" to="specloopname_ln81" fromId="132" toId="33">
</dataflow>
<dataflow id="135" from="empty_12" to="specloopname_ln81" fromId="134" toId="33">
</dataflow>
<dataflow id="136" from="idx_44_load" to="add_ln93" fromId="29" toId="34">
</dataflow>
<dataflow id="138" from="StgValue_137" to="add_ln93" fromId="137" toId="34">
</dataflow>
<dataflow id="139" from="idx_44_load" to="trunc_ln93" fromId="29" toId="35">
</dataflow>
<dataflow id="141" from="_ssdm_op_Mux.ap_auto.3float.i2" to="tmp_s" fromId="140" toId="36">
</dataflow>
<dataflow id="142" from="p_load" to="tmp_s" fromId="30" toId="36">
</dataflow>
<dataflow id="143" from="agg_result_num12_2_load_2" to="tmp_s" fromId="32" toId="36">
</dataflow>
<dataflow id="144" from="agg_result_num2_2_load_2" to="tmp_s" fromId="31" toId="36">
</dataflow>
<dataflow id="145" from="trunc_ln93" to="tmp_s" fromId="35" toId="36">
</dataflow>
<dataflow id="146" from="base_13" to="switch_ln93" fromId="23" toId="37">
</dataflow>
<dataflow id="147" from="StgValue_100" to="switch_ln93" fromId="100" toId="37">
</dataflow>
<dataflow id="148" from="StgValue_125" to="switch_ln93" fromId="125" toId="37">
</dataflow>
<dataflow id="149" from="tmp_s" to="store_ln93" fromId="36" toId="38">
</dataflow>
<dataflow id="150" from="agg_result_num12_2" to="store_ln93" fromId="8" toId="38">
</dataflow>
<dataflow id="151" from="tmp_s" to="store_ln93" fromId="36" toId="40">
</dataflow>
<dataflow id="152" from="agg_result_num_2" to="store_ln93" fromId="9" toId="40">
</dataflow>
<dataflow id="153" from="tmp_s" to="store_ln93" fromId="36" toId="41">
</dataflow>
<dataflow id="154" from="empty" to="store_ln93" fromId="6" toId="41">
</dataflow>
<dataflow id="155" from="tmp_s" to="store_ln93" fromId="36" toId="43">
</dataflow>
<dataflow id="156" from="agg_result_num2_2" to="store_ln93" fromId="7" toId="43">
</dataflow>
<dataflow id="157" from="add_ln93" to="store_ln93" fromId="34" toId="45">
</dataflow>
<dataflow id="158" from="idx_44" to="store_ln93" fromId="5" toId="45">
</dataflow>
<dataflow id="159" from="add_ln93_6" to="store_ln93" fromId="27" toId="46">
</dataflow>
<dataflow id="160" from="base" to="store_ln93" fromId="4" toId="46">
</dataflow>
<dataflow id="161" from="agg_result_num2_2" to="agg_result_num2_2_load" fromId="7" toId="48">
</dataflow>
<dataflow id="162" from="agg_result_num12_2" to="agg_result_num12_2_load" fromId="8" toId="49">
</dataflow>
<dataflow id="163" from="agg_result_num_2" to="agg_result_num_2_load" fromId="9" toId="50">
</dataflow>
<dataflow id="165" from="_ssdm_op_Write.ap_auto.floatP0A" to="write_ln0" fromId="164" toId="51">
</dataflow>
<dataflow id="166" from="agg_result_num_2_out" to="write_ln0" fromId="67" toId="51">
</dataflow>
<dataflow id="167" from="agg_result_num_2_load" to="write_ln0" fromId="50" toId="51">
</dataflow>
<dataflow id="168" from="_ssdm_op_Write.ap_auto.floatP0A" to="write_ln0" fromId="164" toId="52">
</dataflow>
<dataflow id="169" from="agg_result_num12_2_out" to="write_ln0" fromId="68" toId="52">
</dataflow>
<dataflow id="170" from="agg_result_num12_2_load" to="write_ln0" fromId="49" toId="52">
</dataflow>
<dataflow id="171" from="_ssdm_op_Write.ap_auto.floatP0A" to="write_ln0" fromId="164" toId="53">
</dataflow>
<dataflow id="172" from="agg_result_num2_2_out" to="write_ln0" fromId="69" toId="53">
</dataflow>
<dataflow id="173" from="agg_result_num2_2_load" to="write_ln0" fromId="48" toId="53">
</dataflow>
<dataflow id="174" from="icmp_ln92" to="StgValue_2" fromId="25" toId="2">
</dataflow>
<dataflow id="175" from="base_13" to="StgValue_2" fromId="23" toId="2">
</dataflow>
</dataflows>


</stg>
