# 🧠 VLSI Design Projects in Verilog & RTL

Welcome to my VLSI Design Repository!  
This space features a curated collection of RTL-level hardware design projects implemented using **Verilog HDL**, focused on building a strong foundation in **digital design, control logic, and SoC subsystems**.

## 🔧 Tools & Frameworks Used
- **HDL:** Verilog (RTL-level design)
- **Simulation & Verification:** Xilinx Vivado (XSIM), Icarus Verilog, GTKWave
- **Synthesis:** Vivado Synthesis, Yosys (for open-source flow)
- **Physical Design (optional projects):** OpenLane, Magic, KLayout
- **Target Platform:** Conceptual ASICs, RTL Sim, and FPGA prototyping

---

## 📁 Project Categories

### 📦 Router Subsystem Projects
- `1x3 Packet Router`: Complete modular design with FSM, FIFO, synchronizer, and control logic  
- `FIFO Buffer`: Parametrized design with full/empty flag handling  
- `Synchronizer`: Glitch-free signal transfer for async domain crossings  
- `Router FSM`: Multi-state control block managing packet flow and parity handling


## 🧪 Verification Approach
Each project includes:
- ✅ Synthesizable Verilog code  
- ✅ Testbench with edge-case simulation  
- ✅ Waveform snapshots (`.vcd` or `.wcfg`)  
- ✅ Module-level and system-level hierarchy breakdown  

---

## 🎯 Goals & Learning Outcomes
- Hands-on experience in **modular RTL design and verification**  
- Understanding the complete **datapath + control flow architecture**  
- Exploring industry-oriented **synthesis constraints and timing**  
- Preparing for ASIC/FPGA-level **backend integration and DFT concepts**

---

## 🔗 Contact & Portfolio
- 👨‍🎓 [LinkedIn](https://linkedin.com/in/devadathan-r)
- 📫 [Email](mailto:devadathanr03@gmail.com)

---

Feel free to explore, fork, or collaborate. All contributions and suggestions are welcome!  
Happy coding silicon 🧬⚡

