
AVRASM ver. 2.1.2  main.asm Thu Aug 06 11:58:25 2009

main.asm(937): Including file 'main.vec'
main.asm(938): Including file 'main.inc'
main.inc(8): warning: Register r4 already defined by the .DEF directive
main.asm(938): 'main.inc' included form here
main.inc(9): warning: Register r5 already defined by the .DEF directive
main.asm(938): 'main.inc' included form here
main.inc(18): warning: Register r6 already defined by the .DEF directive
main.asm(938): 'main.inc' included form here
main.inc(21): warning: Register r7 already defined by the .DEF directive
main.asm(938): 'main.inc' included form here
                 
                 
                 ;(C) Copyright 1998-2005 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Chip type              : ATmega8
                 ;Program type           : Boot Loader
                 ;Clock frequency        : 4,000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External SRAM size     : 0
                 ;Data Stack size        : 256 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote char to int    : No
                 ;char is unsigned       : Yes
                 ;8 bit enums            : No
                 ;Word align FLASH struct: No
                 ;Enhanced core instructions    : On
                 ;Automatic register allocation : On
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega8
                 	#pragma AVRPART MEMORY PROG_FLASH 8192
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __se_bit=0x80
                 	.EQU __sm_mask=0x70
                 	.EQU __sm_adc_noise_red=0x10
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0x60
                 	.EQU __sm_ext_standby=0x70
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	LDI  R30,0
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+@1)
                 	LDI  R31,HIGH(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+@1)
                 	LDI  R31,HIGH(2*@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+@1)
                 	LDI  R31,HIGH(2*@0+@1)
                 	LDI  R22,BYTE3(2*@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+@1)
                 	LDI  R27,HIGH(@0+@1)
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+@2)
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+@3)
                 	LDI  R@1,HIGH(@2+@3)
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+@3)
                 	LDI  R@1,HIGH(@2*2+@3)
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+@1
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+@1
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+@1
                 	LDS  R31,@0+@1+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+@1
                 	LDS  R31,@0+@1+1
                 	LDS  R22,@0+@1+2
                 	LDS  R23,@0+@1+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+@2
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+@3
                 	LDS  R@1,@2+@3+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+@1
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+@1
                 	LDS  R27,@0+@1+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+@1
                 	LDS  R27,@0+@1+1
                 	LDS  R24,@0+@1+2
                 	LDS  R25,@0+@1+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+@1,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+@1,R30
                 	STS  @0+@1+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+@1,R30
                 	STS  @0+@1+1,R31
                 	STS  @0+@1+2,R22
                 	STS  @0+@1+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+@1,R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+@1,R@2
                 	STS  @0+@1+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+@1
                 	LDS  R31,@0+@1+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+@1)
                 	LDI  R31,HIGH(2*@0+@1)
                 	RCALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	LDI  R26,LOW(@0+@1)
                 	LDI  R27,HIGH(@0+@1)
                 	RCALL __EEPROMRDW
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R26,SPL
                 	IN   R27,SPH
                 	ADIW R26,@0+1
                 	LD   R30,X+
                 	LD   R31,X
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	CLR  R0
                 	ST   Z+,R0
                 	ST   Z,R0
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	CLR  R0
                 	ST   Z+,R0
                 	ST   Z+,R0
                 	ST   Z+,R0
                 	ST   Z,R0
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.CSEG
                 	.ORG 0xC00
                 
                 	.INCLUDE "main.vec"
                 
                 ;INTERRUPT VECTORS
000c00 c031      	RJMP __RESET
000c01 cffe      	RJMP 0xC00
000c02 cffd      	RJMP 0xC00
000c03 cffc      	RJMP 0xC00
000c04 cffb      	RJMP 0xC00
000c05 cffa      	RJMP 0xC00
000c06 cff9      	RJMP 0xC00
000c07 cff8      	RJMP 0xC00
000c08 cff7      	RJMP 0xC00
000c09 cff6      	RJMP 0xC00
000c0a cff5      	RJMP 0xC00
000c0b cff4      	RJMP 0xC00
000c0c cff3      	RJMP 0xC00
000c0d cff2      	RJMP 0xC00
000c0e cff1      	RJMP 0xC00
000c0f cff0      	RJMP 0xC00
000c10 cfef      	RJMP 0xC00
000c11 c179      	RJMP _TWI_ISR
000c12 cfed      	RJMP 0xC00
                 
                 	.INCLUDE "main.inc"
                 
                 _my_version_high:
000c13 0001      	.DB  0x1,0x0
                 _my_version_low:
000c14 0001      	.DB  0x1,0x0
                 _scrambling_seed:
000c15 014d      	.DB  0x4D,0x1
                 	.DEF _rxPack=R4
                 	.DEF _TWI_slaveAddress=R5
                 _3:
main.inc(11): warning: .cseg .db misalignment - padding zero byte
main.asm(938): 'main.inc' included form here
000c16 0001      	.DB  0x1
                 __PT_GETSTATE_:
000c17 0213
000c18 4200
000c19 4f4f
000c1a 2054      	.DB  0x13,0x2,0x0,0x42,0x4F,0x4F,0x54,0x20
000c1b 5250
000c1c 474f
000c1d 4152
000c1e 204d      	.DB  0x50,0x52,0x4F,0x47,0x52,0x41,0x4D,0x20
000c1f 0020
000c20 ff64      	.DB  0x20,0x0,0x64,0xFF
                 _40:
main.inc(17): warning: .cseg .db misalignment - padding zero byte
main.asm(938): 'main.inc' included form here
000c21 00f8      	.DB  0xF8
                 	.DEF _TWI_bufPtr_SF=R6
                 _115:
000c22 0001
000c23 0000      	.DB  0x1,0x0,0x0,0x0
                 	.DEF _rand_cnt=R7
                 _116:
main.inc(23): warning: .cseg .db misalignment - padding zero byte
main.asm(938): 'main.inc' included form here
000c24 001f      	.DB  0x1F
                 
                 __GLOBAL_INI_TBL:
000c25 0001      	.DW  0x01
000c26 0005      	.DW  0x05
000c27 182c      	.DW  _3*2
                 
000c28 0001      	.DW  0x01
000c29 0394      	.DW  _TWI_state_G2
000c2a 1842      	.DW  _40*2
                 
000c2b 0004      	.DW  0x04
000c2c 0395      	.DW  _next_rand
000c2d 1844      	.DW  _115*2
                 
000c2e 0001      	.DW  0x01
000c2f 0007      	.DW  0x07
000c30 1848      	.DW  _116*2
                 
000c31 0000      	.DW  0
                 _0x7E:
                 
                 __RESET:
000c32 94f8      	CLI
000c33 27ee      	CLR  R30
000c34 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF THE BOOT LOADER
000c35 e0f1      	LDI  R31,1
000c36 bffb      	OUT  GICR,R31
000c37 e0f2      	LDI  R31,2
000c38 bffb      	OUT  GICR,R31
000c39 bfe5      	OUT  MCUCR,R30
                 
                 ;DISABLE WATCHDOG
000c3a e1f8      	LDI  R31,0x18
000c3b bdf1      	OUT  WDTCR,R31
000c3c bde1      	OUT  WDTCR,R30
                 
                 ;CLEAR R2-R14
000c3d e08d      	LDI  R24,13
000c3e e0a2      	LDI  R26,2
000c3f 27bb      	CLR  R27
                 __CLEAR_REG:
000c40 93ed      	ST   X+,R30
000c41 958a      	DEC  R24
000c42 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000c43 e080      	LDI  R24,LOW(0x400)
000c44 e094      	LDI  R25,HIGH(0x400)
000c45 e6a0      	LDI  R26,0x60
                 __CLEAR_SRAM:
000c46 93ed      	ST   X+,R30
000c47 9701      	SBIW R24,1
000c48 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000c49 e4ea      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000c4a e1f8      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000c4b 9185      	LPM  R24,Z+
000c4c 9195      	LPM  R25,Z+
000c4d 9700      	SBIW R24,0
000c4e f061      	BREQ __GLOBAL_INI_END
000c4f 91a5      	LPM  R26,Z+
000c50 91b5      	LPM  R27,Z+
000c51 9005      	LPM  R0,Z+
000c52 9015      	LPM  R1,Z+
000c53 01bf      	MOVW R22,R30
000c54 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000c55 9005      	LPM  R0,Z+
000c56 920d      	ST   X+,R0
000c57 9701      	SBIW R24,1
000c58 f7e1      	BRNE __GLOBAL_INI_LOOP
000c59 01fb      	MOVW R30,R22
000c5a cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;STACK POINTER INITIALIZATION
000c5b e5ef      	LDI  R30,LOW(0x45F)
000c5c bfed      	OUT  SPL,R30
000c5d e0e4      	LDI  R30,HIGH(0x45F)
000c5e bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000c5f e6c0      	LDI  R28,LOW(0x160)
000c60 e0d1      	LDI  R29,HIGH(0x160)
                 
000c61 c0b5      	RJMP _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x160
                 ;       1 ////////////////////////////////////////////////////////////////////////////////////////////////////////
                 ;       2 // Монитор - загрузчик FLASH и EEPROM. Работает по TWI
                 ;       3 ////////////////////////////////////////////////////////////////////////////////////////////////////////
                 ;       4 #include "monitor.h" 
                 ;       5 #include "CodingM8.h"      
                 ;       6 #include "stdio.h"  
                 ;       7 #include "string.h"  
                 ;       8 
                 ;       9 
                 ;      10 eeprom unsigned char device_name[32] =					// Имя устройства
                 
                 	.ESEG
                 _device_name:
                 ;      11 		"BOOT PROGRAM. Mega 8L ";
000000 42        	.DB  0x42
000001 4f        	.DB  0x4F
000002 4f        	.DB  0x4F
000003 54        	.DB  0x54
000004 20        	.DB  0x20
000005 50        	.DB  0x50
000006 52        	.DB  0x52
000007 4f        	.DB  0x4F
000008 47        	.DB  0x47
000009 52        	.DB  0x52
00000a 41        	.DB  0x41
00000b 4d        	.DB  0x4D
00000c 2e        	.DB  0x2E
00000d 20        	.DB  0x20
00000e 4d        	.DB  0x4D
00000f 65        	.DB  0x65
000010 67        	.DB  0x67
000011 61        	.DB  0x61
000012 20        	.DB  0x20
000013 38        	.DB  0x38
000014 4c        	.DB  0x4C
000015 20        	.DB  0x20
000016 00        	.DB  0x0
000017 00        	.DB  0x0
000018 00        	.DB  0x0
000019 00        	.DB  0x0
00001a 00        	.DB  0x0
00001b 00        	.DB  0x0
00001c 00        	.DB  0x0
00001d 00        	.DB  0x0
00001e 00        	.DB  0x0
00001f 00        	.DB  0x0
                 ;      12 //eeprom unsigned long my_ser_num = 1;					// Серийный номер устройства
                 ;      13 #define  my_ser_num  1					// Серийный номер устройства
                 ;      14 
                 ;      15 const flash unsigned short my_version_high = 1;				// Версия софта 
                 
                 	.CSEG
                 ;      16 const flash unsigned short my_version_low = 1;				// Версия софта 
                 ;      17 
                 ;      18 eeprom unsigned char my_addr = TO_MON;					// Мой адрес - изначально TO_MON
                 
                 	.ESEG
                 _my_addr:
000020 fe        	.DB  0xFE
                 ;      19     
                 ;      20 
                 ;      21 const   unsigned int scrambling_seed = 333;
                 
                 	.CSEG
                 ;      22 
                 ;      23 //unsigned char pAddr;				// Адрес устройства по шине TWI
                 ;      24 //unsigned char adr;									// адрес в пришедшем пакете
                 ;      25 unsigned char rxPack;							// принят пакет TWI
                 ;      26 
                 ;      27 // Все для работы с TWI
                 ;      28 TWISR TWI_statusReg;   
                 
                 	.DSEG
                 _TWI_statusReg:
000160           	.BYTE 0x1
                 ;      29 unsigned char 	TWI_slaveAddress = MY_TWI_ADDRESS;		// Own TWI slave address
                 ;      30 
                 ;      31 
                 ;      32 bit		TWI_TX_Packet_Present				=		0;					// есть данные на передачу
                 ;      33 bit		toReboot										=		0;					// перезагружаем в рабочую программу
                 ;      34 bit		toProgramming								=		0;					// нас программируют
                 ;      35 	
                 ;      36 unsigned char txBufferTWI 			[TWI_BUFFER_SIZE/4];		// передающий буфер
                 _txBufferTWI:
000161           	.BYTE 0x3E
                 ;      37 unsigned char rxBufferTWI	[TWI_BUFFER_SIZE];	// приемный буфер
                 _rxBufferTWI:
00019f           	.BYTE 0xFA
                 ;      38 
                 ;      39 
                 ;      40 // Вернуть информацию о мониторе и процессоре
                 ;      41 void PrgInfo(void)
                 ;      42 {
                 
                 	.CSEG
                 _PrgInfo:
                 ;      43 	// Отправляю ответ
                 ;      44 //	#asm("wdr");
                 ;      45 	txBufferTWI[Start_Position_for_Reply] = (sizeof(RP_PRGINFO) +1);
000c62 e0e9      	LDI  R30,LOW(9)
000c63 93e0 0163 	__PUTB1MN _txBufferTWI,2
                 ;      46 
                 ;      47 	txBufferTWI[Start_Position_for_Reply+1] = (PAGESIZ);     			//мл.
000c65 e4e0      	LDI  R30,LOW(64)
000c66 93e0 0164 	__PUTB1MN _txBufferTWI,3
                 ;      48 	txBufferTWI[Start_Position_for_Reply+2] = (PAGESIZ>>8);          //ст.
000c68 e0e0      	LDI  R30,LOW(0)
000c69 93e0 0165 	__PUTB1MN _txBufferTWI,4
                 ;      49 
                 ;      50 	txBufferTWI[Start_Position_for_Reply+3] = (PRGPAGES);
000c6b e6e0      	LDI  R30,LOW(96)
000c6c 93e0 0166 	__PUTB1MN _txBufferTWI,5
                 ;      51 	txBufferTWI[Start_Position_for_Reply+4] = (PRGPAGES>>8);
000c6e e0e0      	LDI  R30,LOW(0)
000c6f 93e0 0167 	__PUTB1MN _txBufferTWI,6
                 ;      52 
                 ;      53 	txBufferTWI[Start_Position_for_Reply+5] = (EEPROMSIZ);
000c71 e0e0      	LDI  R30,LOW(512)
000c72 93e0 0168 	__PUTB1MN _txBufferTWI,7
                 ;      54 	txBufferTWI[Start_Position_for_Reply+6] = (EEPROMSIZ>>8);
000c74 e0e2      	LDI  R30,LOW(2)
000c75 93e0 0169 	__PUTB1MN _txBufferTWI,8
                 ;      55 
                 ;      56 	txBufferTWI[Start_Position_for_Reply+7] = (MONITORVERSION);
000c77 e0e0      	LDI  R30,LOW(256)
000c78 93e0 016a 	__PUTB1MN _txBufferTWI,9
                 ;      57 	txBufferTWI[Start_Position_for_Reply+8] = (MONITORVERSION>>8);
000c7a e0e1      	LDI  R30,LOW(1)
000c7b 93e0 016b 	__PUTB1MN _txBufferTWI,10
                 ;      58 	
                 ;      59 	txBufferTWI[Start_Position_for_Reply+9] = calc_CRC( &txBufferTWI[Start_Position_for_Reply] );
000c7d e6e3
000c7e e0f1      	__POINTW1MN _txBufferTWI,2
000c7f d2b4      	RCALL SUBOPT_0x0
000c80 93e0 016c 	__PUTB1MN _txBufferTWI,11
                 ;      60 
                 ;      61 	// Перешел в режим программирования - теперь могу долго ждать очередной пакет
                 ;      62 	prgmode = 1;
000c82 9468      	SET
000c83 f820      	BLD  R2,0
                 ;      63 	
                 ;      64 	// Обнуляю генератор дешифрующей последовательности
                 ;      65 	ResetDescrambling();
000c84 d293      	RCALL _ResetDescrambling
                 ;      66 }
000c85 9508      	RET
                 ;      67 
                 ;      68 
                 ;      69 // Прием слова из буффера
                 ;      70 unsigned short GetWordBuff(unsigned char a)
                 ;      71 {
                 _GetWordBuff:
                 ;      72 	register unsigned short ret;  
                 ;      73 
                 ;      74 	// дискремблируем
                 ;      75 	ret = ( rxBufferTWI	[a++] ^ NextSeqByte() );
000c86 d36d      	RCALL __SAVELOCR2
                 ;	a -> Y+2
                 ;	ret -> R16,R17
000c87 81ea      	LDD  R30,Y+2
000c88 5fef      	SUBI R30,-LOW(1)
000c89 83ea      	STD  Y+2,R30
000c8a 50e1      	SUBI R30,LOW(1)
000c8b d2ab      	RCALL SUBOPT_0x1
000c8c 93ef      	PUSH R30
000c8d d259      	RCALL _NextSeqByte
000c8e 91af      	POP  R26
000c8f 27ea      	EOR  R30,R26
000c90 2f0e      	MOV  R16,R30
000c91 2711      	CLR  R17
                 ;      76 	ret |= ((unsigned short)rxBufferTWI[a] ^ NextSeqByte() ) << 8;
000c92 81ea      	LDD  R30,Y+2
000c93 d2a3      	RCALL SUBOPT_0x1
000c94 e0f0      	LDI  R31,0
000c95 93ff      	PUSH R31
000c96 93ef      	PUSH R30
000c97 d24f      	RCALL _NextSeqByte
000c98 91af      	POP  R26
000c99 91bf      	POP  R27
000c9a e0f0      	LDI  R31,0
000c9b 27ae      	EOR  R26,R30
000c9c 27bf      	EOR  R27,R31
000c9d 01fd      	MOVW R30,R26
000c9e 2ffe      	MOV  R31,R30
000c9f e0e0      	LDI  R30,0
000ca0 2b0e
000ca1 2b1f      	__ORWRR 16,17,30,31
                 ;      77 
                 ;      78 	return ret;
000ca2 01f8      	MOVW R30,R16
000ca3 d357      	RCALL __LOADLOCR2
000ca4 9623      	ADIW R28,3
000ca5 9508      	RET
                 ;      79 } 
                 ;      80 
                 ;      81 
                 ;      82 
                 ;      83 // Запись в EEPROM
                 ;      84 void WriteEeprom(void)
                 ;      85 {
                 _WriteEeprom:
                 ;      86 	register unsigned short addr;
                 ;      87 	register unsigned char  data;
                 ;      88 
                 ;      89 	// Прием адреса и данных	
                 ;      90 	#asm ("wdr");
000ca6 d34c      	RCALL __SAVELOCR3
                 ;	addr -> R16,R17
                 ;	data -> R18
000ca7 95a8      	wdr
                 ;      91 
                 ;      92 	addr = GetWordBuff(5);
000ca8 e0e5      	LDI  R30,LOW(5)
000ca9 93ea      	ST   -Y,R30
000caa dfdb      	RCALL _GetWordBuff
000cab 018f      	MOVW R16,R30
                 ;      93 	data = ( rxBufferTWI	[7] ^ NextSeqByte() );
000cac d23a      	RCALL _NextSeqByte
000cad 91a0 01a6 	__GETB2MN _rxBufferTWI,7
000caf 27ea      	EOR  R30,R26
000cb0 2f2e      	MOV  R18,R30
                 ;      94 
                 ;      95 
                 ;      96 	// Проверяю завершение и корректность пакета
                 ;      97 	if (addr < EEPROMSIZ)
000cb1 3000
000cb2 e0e2
000cb3 071e      	__CPWRN 16,17,512
000cb4 f488      	BRSH _0x4
                 ;      98 	{
                 ;      99 		// Пишу в EEPROM
                 ;     100 		*((char eeprom *)addr) = data;
000cb5 2fe2      	MOV  R30,R18
000cb6 01d8      	MOVW R26,R16
000cb7 d329      	RCALL __EEPROMWRB
                 ;     101 
                 ;     102 		// Проверяю, записалось ли
                 ;     103 		if (*((char eeprom *)addr) == data)
000cb8 01d8      	MOVW R26,R16
000cb9 d31b      	RCALL __EEPROMRDB
000cba 172e      	CP   R18,R30
000cbb f451      	BRNE _0x5
                 ;     104 		{
                 ;     105 			// Сигналю, что все в порядке 
                 ;     106 			txBufferTWI[Start_Position_for_Reply] = 2;        				// длина
000cbc e0e2      	LDI  R30,LOW(2)
000cbd 93e0 0163 	__PUTB1MN _txBufferTWI,2
                 ;     107 			txBufferTWI[Start_Position_for_Reply+1] = RES_OK;				//  OK
000cbf e0e1      	LDI  R30,LOW(1)
000cc0 93e0 0164 	__PUTB1MN _txBufferTWI,3
                 ;     108 			txBufferTWI[Start_Position_for_Reply+2] = 2 + RES_OK;		//  CRC
000cc2 e0e3      	LDI  R30,LOW(3)
000cc3 93e0 0165 	__PUTB1MN _txBufferTWI,4
                 ;     109 
                 ;     110 			return;
000cc5 c009      	RJMP _0x79
                 ;     111 		}
                 ;     112 	}
                 _0x5:
                 ;     113      
                 ;     114 	// Ошибка
                 ;     115 	txBufferTWI[Start_Position_for_Reply] = 2;        				// длина
                 _0x4:
000cc6 e0e2      	LDI  R30,LOW(2)
000cc7 93e0 0163 	__PUTB1MN _txBufferTWI,2
                 ;     116 	txBufferTWI[Start_Position_for_Reply+1] = RES_ERR;			//  ошибка
000cc9 e0e0      	LDI  R30,LOW(0)
000cca 93e0 0164 	__PUTB1MN _txBufferTWI,3
                 ;     117 	txBufferTWI[Start_Position_for_Reply+2] = 2 + RES_ERR;		//  CRC
000ccc e0e2      	LDI  R30,LOW(2)
000ccd 93e0 0165 	__PUTB1MN _txBufferTWI,4
                 ;     118 
                 ;     119 } 
                 _0x79:
000ccf d32a      	RCALL __LOADLOCR3
000cd0 9623      	ADIW R28,3
000cd1 9508      	RET
                 ;     120 
                 ;     121 // Чтение байта из FLASH по адресу
                 ;     122 #ifdef USE_RAMPZ
                 ;     123 	#pragma warn-
                 ;     124 	unsigned char FlashByte(FADDRTYPE addr)
                 ;     125 	{
                 ;     126 	#asm
                 ;     127 		ld		r30, y		; Загружаю Z
                 ;     128 		ldd		r31, y+1
                 ;     129 		
                 ;     130 		in		r23, rampz	; Сохраняю RAMPZ
                 ;     131 		
                 ;     132 		ldd		r22, y+2	; Переношу RAMPZ
                 ;     133 		out		rampz, r22
                 ;     134 		
                 ;     135 		elpm	r24, z		; Читаю FLASH
                 ;     136 		
                 ;     137 		out		rampz, r23	; Восстанавливаю RAMPZ
                 ;     138 
                 ;     139 		mov		r30, r24	; Возвращаемое значение
                 ;     140 	#endasm
                 ;     141 	}	
                 ;     142 	#pragma warn+
                 ;     143 #else
                 ;     144 	#define FlashByte(a) (*((flash unsigned char *)a))
                 ;     145 #endif
                 ;     146 
                 ;     147 // Проверка наличия "рабочей" программы
                 ;     148 unsigned char AppOk(void)
                 ;     149 {
                 _AppOk:
                 ;     150 	FADDRTYPE addr, lastaddr;
                 ;     151 	unsigned short crc, fcrc;
                 ;     152 	
                 ;     153 	//WD пока не включен	
                 ;     154 //	#asm("wdr");
                 ;     155 	
                 ;     156 	lastaddr = ( (FADDRTYPE)FlashByte(PRGPAGES*PAGESIZ - 4) | 
000cd2 9722      	SBIW R28,2
000cd3 d31c      	RCALL __SAVELOCR6
                 ;	addr -> R16,R17
                 ;	lastaddr -> R18,R19
                 ;	crc -> R20,R21
                 ;	fcrc -> Y+6
                 ;     157 	            ((FADDRTYPE)FlashByte(PRGPAGES*PAGESIZ - 3) << 8))
                 ;     158 	            << (ZPAGEMSB + 1);
000cd4 efec      	LDI  R30,LOW(6140)
000cd5 e1f7      	LDI  R31,HIGH(6140)
000cd6 d265      	RCALL SUBOPT_0x2
000cd7 efed      	LDI  R30,LOW(6141)
000cd8 e1f7      	LDI  R31,HIGH(6141)
000cd9 d266      	RCALL SUBOPT_0x3
000cda d2d1      	RCALL __LSLW2
000cdb d2cc      	RCALL __LSLW4
000cdc 019f      	MOVW R18,R30
                 ;     159 	            
                 ;     160 
                 ;     161 	if (lastaddr == (0xFFFF << (ZPAGEMSB + 1)))
000cdd 01d9      	MOVW R26,R18
000cde 2788      	CLR  R24
000cdf 2799      	CLR  R25
000ce0 3ca0
000ce1 efef
000ce2 07be
000ce3 e3ef
000ce4 078e
000ce5 e0e0
000ce6 079e      	__CPD2N 0x3FFFC0
000ce7 f411      	BRNE _0x6
                 ;     162 	{
                 ;     163 	        return 0;
000ce8 e0e0      	LDI  R30,LOW(0)
000ce9 c01f      	RJMP _0x78
                 ;     164 	}
                 ;     165 	
                 ;     166 	for (addr = 0, crc = 0; addr != lastaddr; addr ++)
                 _0x6:
000cea e000
000ceb e010      	__GETWRN 16,17,0
000cec e040
000ced e050      	__GETWRN 20,21,0
                 _0x8:
000cee 1720
000cef 0731      	__CPWRR 18,19,16,17
000cf0 f051      	BREQ _0x9
                 ;     167 	{
                 ;     168 		crc += FlashByte(addr);
000cf1 01f8      	MOVW R30,R16
000cf2 91e4      	LPM  R30,Z
000cf3 01da      	MOVW R26,R20
000cf4 e0f0      	LDI  R31,0
000cf5 0fea      	ADD  R30,R26
000cf6 1ffb      	ADC  R31,R27
000cf7 01af      	MOVW R20,R30
                 ;     169 	}
000cf8 5f0f
000cf9 4f1f      	__ADDWRN 16,17,1
000cfa cff3      	RJMP _0x8
                 _0x9:
                 ;     170 
                 ;     171 	fcrc = 	 (unsigned short)FlashByte(PRGPAGES*PAGESIZ - 2) | 
                 ;     172 			((unsigned short)FlashByte(PRGPAGES*PAGESIZ - 1) << 8);
000cfb efee      	LDI  R30,LOW(6142)
000cfc e1f7      	LDI  R31,HIGH(6142)
000cfd d23e      	RCALL SUBOPT_0x2
000cfe efef      	LDI  R30,LOW(6143)
000cff e1f7      	LDI  R31,HIGH(6143)
000d00 d23f      	RCALL SUBOPT_0x3
000d01 83ee      	STD  Y+6,R30
000d02 83ff      	STD  Y+6+1,R31
                 ;     173 	
                 ;     174 	if (crc != fcrc)
000d03 17e4      	CP   R30,R20
000d04 07f5      	CPC  R31,R21
000d05 f011      	BREQ _0xA
                 ;     175 	{
                 ;     176 		return 0;
000d06 e0e0      	LDI  R30,LOW(0)
000d07 c001      	RJMP _0x78
                 ;     177 	}
                 ;     178 	
                 ;     179 	return 1;
                 _0xA:
000d08 e0e1      	LDI  R30,LOW(1)
                 _0x78:
000d09 d2ed      	RCALL __LOADLOCR6
000d0a 9628      	ADIW R28,8
000d0b 9508      	RET
                 ;     180 }
                 ;     181 
                 ;     182 // Перезагрузка в рабочий режим
                 ;     183 void RebootToWork(void)
                 ;     184 {
                 _RebootToWork:
                 ;     185 	// Проверяю, есть ли куда грузиться
                 ;     186 	if (!AppOk())
000d0c dfc5      	RCALL _AppOk
000d0d 30e0      	CPI  R30,0
000d0e f409      	BRNE _0xB
                 ;     187 	{
                 ;     188 		return;
000d0f 9508      	RET
                 ;     189 	}
                 ;     190 
                 ;     191 	#asm("cli");
                 _0xB:
000d10 94f8      	cli
                 ;     192 	IVCREG = 1 << IVCE;
000d11 e0e1      	LDI  R30,LOW(1)
000d12 bfeb      	OUT  0x3B,R30
                 ;     193 	IVCREG = 0;
000d13 e0e0      	LDI  R30,LOW(0)
000d14 bfeb      	OUT  0x3B,R30
                 ;     194 
                 ;     195 	#asm("rjmp 0");      //Mega128 - JMP, Mega8 - RJMP
000d15 c2ea      	rjmp 0
                 ;     196 }
000d16 9508      	RET
                 ;     197 
                 ;     198 // Реакция на команду перейти в рабочий режим
                 ;     199 void ToWorkMode(void)
                 ;     200 {
                 ;     201 
                 ;     202 	// Отправляю ответ
                 ;     203 	txBufferTWI[0] = 0;        						// подтверждаю прием
                 ;     204 //	dannForTX = 1;								// есть данные
                 ;     205 
                 ;     206 	prgmode = 0;
                 ;     207 	  
                 ;     208 	// На перезагрузку
                 ;     209 	toReboot =1;
                 ;     210 //	RebootToWork();
                 ;     211 }
                 ;     212 
                 ;     213 //-----------------------------------------------------------------------------------------------------------------
                 ;     214 
                 ;     215 // Возвращаю состояние устройства
                 ;     216 const char _PT_GETSTATE_[]={19,2,0,"BOOT PROGRAM  ",100,255};
                 ;     217 
                 ;     218 static void GetState(void)
                 ;     219 {
                 ;     220 	register unsigned char a=Start_Position_for_Reply;
                 ;     221 
                 ;     222 	switch (PT_GETSTATE_page)
                 ;	a -> R16
                 ;     223 	{
                 ;     224 		case 0:
                 ;     225 			memcpyf(&txBufferTWI[2], _PT_GETSTATE_, _PT_GETSTATE_[0]+1); // 0 пакет
                 ;     226 			a+=19;
                 ;     227 			break;
                 ;     228 
                 ;     229 		case 1:			
                 ;     230 			txBufferTWI[a++] = 5;				 			// длина пакета
                 ;     231 
                 ;     232 			txBufferTWI[a++] = 0;							// № микросхемы
                 ;     233 			txBufferTWI[a++] = MY_TWI_ADDRESS;
                 ;     234 			txBufferTWI[a++] = 0;
                 ;     235 
                 ;     236 			txBufferTWI[a++] = 255;
                 ;     237 			break;
                 ;     238 
                 ;     239 		default:
                 ;     240 			txBufferTWI[a++] = 0;				 			// длина пакета
                 ;     241 			break;
                 ;     242 	} 
                 ;     243 
                 ;     244 	txBufferTWI[a] = calc_CRC( &txBufferTWI[Start_Position_for_Reply] );
                 ;     245 } 
                 ;     246 
                 ;     247 // Информация об устройстве:
                 ;     248 
                 ;     249 static void GetInfo(void)
                 ;     250 {
                 ;     251 		register unsigned char i,a=Start_Position_for_Reply;                    
                 ;     252 	
                 ;     253 		// 	заполняю буфер
                 ;     254 		txBufferTWI[a++] = 40+1;
                 ;	i -> R16
                 ;	a -> R17
                 ;     255 	
                 ;     256 		for ( i = 0; i <32; i ++ )	
                 ;     257 				txBufferTWI[a++] = device_name[i];	// Имя устройства
                 ;     258 
                 ;     259 		txBufferTWI[a++] = my_ser_num;        		// Серийный номер
                 ;     260 		txBufferTWI[a++] = my_ser_num>>8;    	  	// Серийный номер
                 ;     261 
                 ;     262 		txBufferTWI[a++] = my_ser_num>>16;		// Серийный номер
                 ;     263 		txBufferTWI[a++] = my_ser_num>>24;		// Серийный номер
                 ;     264 	
                 ;     265 		txBufferTWI[a++] =MY_TWI_ADDRESS ; 	// Адрес устройства
                 ;     266         txBufferTWI[a++] =0;     							// Зарезервированный байт
                 ;     267 	
                 ;     268 		txBufferTWI[a++] = my_version_high;        	// Версия софта
                 ;     269 		txBufferTWI[a++] = my_version_low;			// Версия  софта
                 ;     270 		
                 ;     271 		txBufferTWI[a] = calc_CRC( &txBufferTWI[Start_Position_for_Reply] );
                 ;     272 
                 ;     273 }
                 ;     274 
                 ;     275 
                 ;     276 void main(void)
                 ;     277 {
                 _main:
                 ;     278 	// Настраиваю "железо"
                 ;     279 	 Initialization_Device(); 
000d17 d0c3      	RCALL _Initialization_Device
                 ;     280 
                 ;     281 	// Global enable interrupts
                 ;     282 	#asm("sei")
000d18 9478      	sei
                 ;     283 
                 ;     284 	// Ожидание, прием и исполнение команд
                 ;     285 	while (1)
                 _0x15:
                 ;     286 	{
                 ;     287 
                 ;     288 	// Опрашиваем наличие программы по таймеру (примерно 2с)
                 ;     289 	if ( TIFR & (1 << TOV1) )
000d19 b7e8      	IN   R30,0x38
000d1a ffe2      	SBRS R30,2
000d1b c005      	RJMP _0x18
                 ;     290 	{
                 ;     291 		TIFR |= (1<<TOV1);
000d1c b7e8      	IN   R30,0x38
000d1d 60e4      	ORI  R30,4
000d1e bfe8      	OUT  0x38,R30
                 ;     292 		TCNT1=0xD2F6;		//примерно 2сек
000d1f d226      	RCALL SUBOPT_0x4
                 ;     293 
                 ;     294 		// Пытаюсь перегрузиться в рабочий режим	
                 ;     295 		RebootToWork();
000d20 dfeb      	RCALL _RebootToWork
                 ;     296 	}
                 ;     297 
                 ;     298 //		#asm("wdr");
                 ;     299 		run_TWI_slave();
                 _0x18:
000d21 d120      	RCALL _run_TWI_slave
                 ;     300 		
                 ;     301 		// Обрабатываем принятый пакет TWI
                 ;     302 		if ( rxPack )
000d22 2044      	TST  R4
000d23 f141      	BREQ _0x19
                 ;     303 		{
                 ;     304 			// Обработка внутренних пакетов
                 ;     305 			if ( ( Recived_Address == Internal_Packet ) || ( Recived_Address == Global_Packet ) )		
000d24 91e0 01a2 	__GETB1MN _rxBufferTWI,3
000d26 30e0      	CPI  R30,0
000d27 f021      	BREQ _0x1B
000d28 91e0 01a2 	__GETB1MN _rxBufferTWI,3
000d2a 3fef      	CPI  R30,LOW(0xFF)
000d2b f4f9      	BRNE _0x1A
                 _0x1B:
                 ;     306 			{
                 ;     307 				switch ( Type_RX_Packet_TWI )
000d2c 91e0 01a3 	__GETB1MN _rxBufferTWI,4
                 ;     308 				{
                 ;     309 					// возвращаем о себе информацию
                 ;     310 					case PT_GETINFO:			
000d2e 30e3      	CPI  R30,LOW(0x3)
000d2f f0b9      	BREQ _0x1F
                 ;     311 //							GetInfo();
                 ;     312 							break;                                     
                 ;     313 
                 ;     314 					// возвращаем состояние						
                 ;     315 					case PT_GETSTATE:			
000d30 30e1      	CPI  R30,LOW(0x1)
000d31 f0a9      	BREQ _0x1F
                 ;     316 //							GetState();
                 ;     317 							break;                      
                 ;     318 
                 ;     319 					// Переход в программирование
                 ;     320 					case PT_TOPROG:
000d32 30e7      	CPI  R30,LOW(0x7)
000d33 f441      	BRNE _0x22
                 ;     321 							toProgramming = 1;				// ждем пакеты программирования
000d34 9468      	SET
000d35 f824      	BLD  R2,4
                 ;     322 							// формируем ответ
                 ;     323 							txBufferTWI[0] = 1;				 	// длина пакета
000d36 e0e1      	LDI  R30,LOW(1)
000d37 93e0 0161 	STS  _txBufferTWI,R30
                 ;     324 							txBufferTWI[1] = 1;				 	// КС
000d39 93e0 0162 	__PUTB1MN _txBufferTWI,1
                 ;     325 
                 ;     326 							break;      
000d3b c00b      	RJMP _0x1F
                 ;     327 
                 ;     328 					// Вернуть информацию о мониторе и процессоре
                 ;     329 					case PT_PRGINFO:	
                 _0x22:
000d3c 30e8      	CPI  R30,LOW(0x8)
000d3d f411      	BRNE _0x23
                 ;     330 							PrgInfo();
000d3e df23      	RCALL _PrgInfo
                 ;     331 							break;
000d3f c007      	RJMP _0x1F
                 ;     332 
                 ;     333 					// Записать страницу FLASH							
                 ;     334 					case PT_WRFLASH:	
                 _0x23:
000d40 30e9      	CPI  R30,LOW(0x9)
000d41 f411      	BRNE _0x24
                 ;     335 
                 ;     336 //							TCNT1=0xD2F6;		//примерно 2сек
                 ;     337 
                 ;     338 //							toProgramming = 1;				// ждем пакеты программирования
                 ;     339 							WriteFlash();
000d42 d16b      	RCALL _WriteFlash
                 ;     340 							break;
000d43 c003      	RJMP _0x1F
                 ;     341 
                 ;     342 					// Записать байт в EEPROM
                 ;     343 					case PT_WREEPROM:	
                 _0x24:
000d44 30ea      	CPI  R30,LOW(0xA)
000d45 f409      	BRNE _0x26
                 ;     344 
                 ;     345 //							TCNT1=0xD2F6;		//примерно 2сек
                 ;     346 
                 ;     347 							WriteEeprom();
000d46 df5f      	RCALL _WriteEeprom
                 ;     348 							break;
                 ;     349 			
                 ;     350 
                 ;     351 					default:
                 _0x26:
                 ;     352 //							toProgramming = 0;		// программируют не нас
                 ;     353 				}
                 _0x1F:
                 ;     354 				// отправляем ответ
                 ;     355 				packPacket (External_Packet);	// даем тип ВНЕШНИЙ
000d47 e0e1      	LDI  R30,LOW(1)
000d48 93ea      	ST   -Y,R30
000d49 d0b9      	RCALL _packPacket
                 ;     356 				// переинициализируем таймер
                 ;     357 				TCNT1=0xD2F6;		//примерно 2сек
000d4a d1fb      	RCALL SUBOPT_0x4
                 ;     358 	         }
                 ;     359 		
                 ;     360 		rxPack = 0;							// пакет обработан
                 _0x1A:
000d4b 2444      	CLR  R4
                 ;     361         }          
                 ;     362 	}
                 _0x19:
000d4c cfcc      	RJMP _0x15
                 ;     363 }
                 _0x27:
000d4d cfff      	RJMP _0x27
                 ;     364 
                 ;     365 
                 ;     366 
                 ;     367 
                 ;     368 /*		else if ( Recived_Address == MY_TWI_ADDRESS ) 							////////////// Мой адрес. Обращаются ко мне
                 ;     369 		{
                 ;     370 			switch ( Type_RX_Packet_TWI )
                 ;     371 			{
                 ;     372 		 		case PT_TOPROG:       			// переходим в программирование
                 ;     373 						ToProg();
                 ;     374 						rxPack = 0;					// пакет обработан
                 ;     375 						break;      
                 ;     376 
                 ;     377 		 		case PT_SETADDR:       			// переходим в программирование
                 ;     378 						Setaddr();
                 ;     379 						rxPack = 0;					// пакет обработан
                 ;     380 						break;      
                 ;     381 
                 ;     382 		 		case PT_SETSERIAL:       			// переходим в программирование
                 ;     383 						SetSerial();
                 ;     384 						rxPack = 0;					// пакет обработан
                 ;     385 						break;      
                 ;     386 
                 ;     387 
                 ;     388 				default:
                 ;     389 						rxPack = 0;					// пакет обработан
                 ;     390 			}
                 ;     391        	}
                 ;     392 		    else	if( Recived_Address == TO_MON)					// обрабатываем пакет по адресу MONITOR
                 ;     393 			{
                 ;     394 				switch ( Type_RX_Packet_TWI )
                 ;     395 				{
                 ;     396 		 			case PT_SETADDR:       			// переходим в программирование
                 ;     397 //							Setaddr();
                 ;     398 							rxPack = 0;					// пакет обработан
                 ;     399 							break;      
                 ;     400 
                 ;     401 			 		case PT_SETSERIAL:       			// переходим в программирование
                 ;     402 //							SetSerial();
                 ;     403 							rxPack = 0;					// пакет обработан
                 ;     404 							break; 
                 ;     405 
                 ;     406 			 		case PT_TOWORK:       			// переходим в программирование
                 ;     407 							ToWorkMode();
                 ;     408 							rxPack = 0;					// пакет обработан
                 ;     409 							break; 
                 ;     410 									     
                 ;     411 					default:
                 ;     412 							rxPack = 0;					// пакет обработан
                 ;     413 				}                                                                               
                 ;     414 			}
                 ;     415 	
                 ;     416 
                 ;     417 
                 ;     418 
                 ;     419 /*
                 ;     420 //		Wait4Hdr();						// Ждем пакет
                 ;     421         if ((adr == pAddr)||(adr == TO_MON )) 	            // работа при внешней адресации
                 ;     422         	{
                 ;     423 				switch(typePack)
                 ;     424 					{
                 ;     425 
                 ;     426 						case PT_PRGINFO:	// Вернуть информацию о мониторе и процессоре
                 ;     427 							PrgInfo();
                 ;     428 							txBuff();
                 ;     429 							break;
                 ;     430 
                 ;     431 						case PT_WRFLASH:	// Записать страницу FLASH
                 ;     432 							WriteFlash();
                 ;     433 							txBuff();
                 ;     434 							break;
                 ;     435 
                 ;     436 						case PT_WREEPROM:	// Записать байт в EEPROM
                 ;     437 							WriteEeprom();
                 ;     438 							txBuff();
                 ;     439 						break;
                 ;     440 
                 ;     441 						case PT_TOWORK:		// Вернуться в режим работы
                 ;     442 							ToWorkMode();			
                 ;     443 							txBuff();                         // отвечаем и
                 ;     444 							RebootToWork();			// на перезагрузку
                 ;     445 							break;    
                 ;     446 
                 ;     447 						case PT_TOPROG:
                 ;     448 							txBuffer[0] = 0;        				// мы входим в прораммирование
                 ;     449 							txBuff();
                 ;     450 							break;      
                 ;     451 
                 ;     452 						case PT_GETINFO:
                 ;     453 							GetInfo();
                 ;     454 							txBuff();
                 ;     455 							break;
                 ;     456 
                 ;     457 						case PT_GETSTATE:
                 ;     458 							GetState();
                 ;     459 							txBuff();
                 ;     460 							break;
                 ;     461 						
                 ;     462 						default:
                 ;     463 							break;
                 ;     464 					}
                 ;     465 
                 ;     466         	}
                 ;     467         else         if (adr==0)											//  команды при внутр. адресе 0
                 ;     468         	{
                 ;     469 				switch(typePack)
                 ;     470 					{
                 ;     471 						case GetLogAddr:     						// Отвечаем. Заполняем буффер на передачу
                 ;     472 								txBuffer[0] = 1;				 		// длина пакета
                 ;     473 								txBuffer[1] = 0;				 		// лог. адрес
                 ;     474 								txBuff ();                           		// передаем
                 ;     475 								break;
                 ;     476 
                 ;     477 /*						case pingPack :
                 ;     478 								if (dannForTX) txBuff();
                 ;     479 								else 	twi_byte(0);				  			// длина пакета
                 ;     480 								break;
                 ;     481 						default:
                 ;     482 								break;
                 ;     483 					}
                 ;     484         	
                 ;     485 			}*/
                 ;     486 /*****************************************************************************
                 ;     487 *
                 ;     488 * Atmel Corporation
                 ;     489 *
                 ;     490 * File              : TWI_Slave.c
                 ;     491 * Compiler          : IAR EWAAVR 2.28a/3.10c
                 ;     492 * Revision          : $Revision: 1.7 $
                 ;     493 * Date              : $Date: Thursday, August 05, 2004 09:22:50 UTC $
                 ;     494 * Updated by        : $Author: lholsen $
                 ;     495 *
                 ;     496 * Support mail      : avr@atmel.com
                 ;     497 *
                 ;     498 * Supported devices : All devices with a TWI module can be used.
                 ;     499 *                     The example is written for the ATmega16
                 ;     500 *
                 ;     501 * AppNote           : AVR311 - TWI Slave Implementation
                 ;     502 *
                 ;     503 * Description       : This is sample driver to AVRs TWI module. 
                 ;     504 *                     It is interupt driveren. All functionality is controlled through 
                 ;     505 *                     passing information to and from functions. Se main.c for samples
                 ;     506 *                     of how to use the driver.
                 ;     507 *
                 ;     508 ****************************************************************************/
                 ;     509 #include "TWI_slave.h"
                 ;     510  
                 ;     511 static unsigned char TWI_buf[TWI_BUFFER_SIZE];     // Transceiver buffer. Set the size in the header file
                 
                 	.DSEG
                 _TWI_buf_G2:
000299           	.BYTE 0xFA
                 ;     512 static unsigned char TWI_msgSize  = 0;             // Number of bytes to be transmitted.
                 _TWI_msgSize_G2:
000393           	.BYTE 0x1
                 ;     513 static unsigned char TWI_state    = TWI_NO_STATE;  // State byte. Default set to TWI_NO_STATE.
                 _TWI_state_G2:
000394           	.BYTE 0x1
                 ;     514 
                 ;     515 //union TWISR TWI_statusReg = {0};           // TWI_statusReg is defined in TWI_Slave.h
                 ;     516 
                 ;     517 /****************************************************************************
                 ;     518 Call this function to set up the TWI slave to its initial standby state.
                 ;     519 Remember to enable interrupts from the main application after initializing the TWI.
                 ;     520 Pass both the slave address and the requrements for triggering on a general call in the
                 ;     521 same byte. Use e.g. this notation when calling this function:
                 ;     522 TWI_Slave_Initialise( (TWI_slaveAddress<<TWI_ADR_BITS) | (TRUE<<TWI_GEN_BIT) );
                 ;     523 The TWI module is configured to NACK on any requests. Use a TWI_Start_Transceiver function to 
                 ;     524 start the TWI.
                 ;     525 ****************************************************************************/
                 ;     526 void TWI_Slave_Initialise( unsigned char TWI_ownAddress )
                 ;     527 {
                 
                 	.CSEG
                 _TWI_Slave_Initialise:
                 ;     528   TWAR = TWI_ownAddress;                            // Set own TWI slave address. Accept TWI General Calls.
000d4e 81e8      	LD   R30,Y
000d4f b9e2      	OUT  0x2,R30
                 ;     529 
                 ;     530   TWDR = 0xFF;                                      // Default content = SDA released.
000d50 efef      	LDI  R30,LOW(255)
000d51 b9e3      	OUT  0x3,R30
                 ;     531   TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins.
                 ;     532          (0<<TWIE)|(0<<TWINT)|                      // Disable TWI Interupt.
                 ;     533          (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Do not ACK on any requests, yet.
                 ;     534          (0<<TWWC);                                 //
000d52 e0e4      	LDI  R30,LOW(4)
000d53 bfe6      	OUT  0x36,R30
                 ;     535 }    
000d54 c0eb      	RJMP _0x75
                 ;     536 
                 ;     537 /****************************************************************************
                 ;     538 Call this function to test if the TWI_ISR is busy transmitting.
                 ;     539 ****************************************************************************/
                 ;     540 unsigned char TWI_Transceiver_Busy( void )
                 ;     541 {
                 _TWI_Transceiver_Busy:
                 ;     542   return ( TWCR & (1<<TWIE) );                  // IF TWI interrupt is enabled then the Transceiver is busy
000d55 b7e6      	IN   R30,0x36
000d56 70e1      	ANDI R30,LOW(0x1)
000d57 9508      	RET
                 ;     543 }
                 ;     544 
                 ;     545 /****************************************************************************
                 ;     546 Call this function to fetch the state information of the previous operation. The function will hold execution (loop)
                 ;     547 until the TWI_ISR has completed with the previous operation. If there was an error, then the function 
                 ;     548 will return the TWI State code. 
                 ;     549 ****************************************************************************/
                 ;     550 unsigned char TWI_Get_State_Info( void )
                 ;     551 {
                 _TWI_Get_State_Info:
                 ;     552   while ( TWI_Transceiver_Busy() );             // Wait until TWI has completed the transmission.
                 _0x29:
000d58 d1f2      	RCALL SUBOPT_0x5
000d59 f7f1      	BRNE _0x29
                 ;     553   return ( TWI_state );                         // Return error state. 
000d5a 91e0 0394 	LDS  R30,_TWI_state_G2
000d5c 9508      	RET
                 ;     554 }
                 ;     555 
                 ;     556 /****************************************************************************
                 ;     557 Call this function to send a prepared message, or start the Transceiver for reception. Include
                 ;     558 a pointer to the data to be sent if a SLA+W is received. The data will be copied to the TWI buffer. 
                 ;     559 Also include how many bytes that should be sent. Note that unlike the similar Master function, the
                 ;     560 Address byte is not included in the message buffers.
                 ;     561 The function will hold execution (loop) until the TWI_ISR has completed with the previous operation,
                 ;     562 then initialize the next operation and return.
                 ;     563 ****************************************************************************/
                 ;     564 void TWI_Start_Transceiver_With_Data( unsigned char *msg, unsigned char msgSize )
                 ;     565 {
                 _TWI_Start_Transceiver_With_Data:
                 ;     566   unsigned char temp;
                 ;     567 
                 ;     568   while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
000d5d 930a      	ST   -Y,R16
                 ;	*msg -> Y+2
                 ;	msgSize -> Y+1
                 ;	temp -> R16
                 _0x2C:
000d5e d1ec      	RCALL SUBOPT_0x5
000d5f f7f1      	BRNE _0x2C
                 ;     569 
                 ;     570   TWI_msgSize = msgSize;                        // Number of data to transmit.
000d60 81e9      	LDD  R30,Y+1
000d61 93e0 0393 	STS  _TWI_msgSize_G2,R30
                 ;     571   for ( temp = 0; temp < msgSize; temp++ )      // Copy data that may be transmitted if the TWI Master requests data.
000d63 e000      	LDI  R16,LOW(0)
                 _0x30:
000d64 d1e9      	RCALL SUBOPT_0x6
000d65 f440      	BRSH _0x31
                 ;     572     TWI_buf[ temp ] = msg[ temp ];
000d66 d1ea      	RCALL SUBOPT_0x7
000d67 010f      	MOVW R0,R30
000d68 d1ed      	RCALL SUBOPT_0x8
000d69 91ec      	LD   R30,X
000d6a 01d0      	MOVW R26,R0
000d6b 93ec      	ST   X,R30
                 ;     573 
                 ;     574   TWI_statusReg.all = 0;      
000d6c 5f0f      	SUBI R16,-1
000d6d cff6      	RJMP _0x30
                 _0x31:
000d6e d1ee      	RCALL SUBOPT_0x9
                 ;     575   TWI_state         = TWI_NO_STATE ;
                 ;     576   TWCR = (1<<TWEN)|                             // TWI Interface enabled.
                 ;     577          (1<<TWIE)|(1<<TWINT)|                  // Enable TWI Interupt and clear the flag.
                 ;     578          (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|       // Prepare to ACK next time the Slave is addressed.
                 ;     579          (0<<TWWC);                             //
                 ;     580 }
000d6f c018      	RJMP _0x77
                 ;     581 
                 ;     582 /****************************************************************************
                 ;     583 Call this function to start the Transceiver without specifing new transmission data. Usefull for restarting
                 ;     584 a transmission, or just starting the transceiver for reception. The driver will reuse the data previously put
                 ;     585 in the transceiver buffers. The function will hold execution (loop) until the TWI_ISR has completed with the 
                 ;     586 previous operation, then initialize the next operation and return.
                 ;     587 ****************************************************************************/
                 ;     588 void TWI_Start_Transceiver( void )
                 ;     589 {
                 _TWI_Start_Transceiver:
                 ;     590   while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
                 _0x32:
000d70 d1da      	RCALL SUBOPT_0x5
000d71 f7f1      	BRNE _0x32
                 ;     591   TWI_statusReg.all = 0;      
000d72 d1ea      	RCALL SUBOPT_0x9
                 ;     592   TWI_state         = TWI_NO_STATE ;
                 ;     593   TWCR = (1<<TWEN)|                             // TWI Interface enabled.
                 ;     594          (1<<TWIE)|(1<<TWINT)|                  // Enable TWI Interupt and clear the flag.
                 ;     595          (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|       // Prepare to ACK next time the Slave is addressed.
                 ;     596          (0<<TWWC);                             //
                 ;     597 }
000d73 9508      	RET
                 ;     598 /****************************************************************************
                 ;     599 Call this function to read out the received data from the TWI transceiver buffer. I.e. first call
                 ;     600 TWI_Start_Transceiver to get the TWI Transceiver to fetch data. Then Run this function to collect the
                 ;     601 data when they have arrived. Include a pointer to where to place the data and the number of bytes
                 ;     602 to fetch in the function call. The function will hold execution (loop) until the TWI_ISR has completed 
                 ;     603 with the previous operation, before reading out the data and returning.
                 ;     604 If there was an error in the previous transmission the function will return the TWI State code.
                 ;     605 ****************************************************************************/
                 ;     606 unsigned char TWI_Get_Data_From_Transceiver( unsigned char *msg, unsigned char msgSize )
                 ;     607 {
                 _TWI_Get_Data_From_Transceiver:
                 ;     608   unsigned char i;
                 ;     609 
                 ;     610   while ( TWI_Transceiver_Busy() );             // Wait until TWI is ready for next transmission.
000d74 930a      	ST   -Y,R16
                 ;	*msg -> Y+2
                 ;	msgSize -> Y+1
                 ;	i -> R16
                 _0x35:
000d75 d1d5      	RCALL SUBOPT_0x5
000d76 f7f1      	BRNE _0x35
                 ;     611 
                 ;     612   if( TWI_statusReg.bits.lastTransOK )               // Last transmission competed successfully.              
000d77 d1ee      	RCALL SUBOPT_0xA
000d78 f071      	BREQ _0x38
                 ;     613   {                                             
                 ;     614     for ( i=0; i<msgSize; i++ )                 // Copy data from Transceiver buffer.
000d79 e000      	LDI  R16,LOW(0)
                 _0x3A:
000d7a d1d3      	RCALL SUBOPT_0x6
000d7b f430      	BRSH _0x3B
                 ;     615     {
                 ;     616       msg[ i ] = TWI_buf[ i ];
000d7c d1d9      	RCALL SUBOPT_0x8
000d7d d1d3      	RCALL SUBOPT_0x7
000d7e 81e0      	LD   R30,Z
000d7f 93ec      	ST   X,R30
                 ;     617     }
000d80 5f0f      	SUBI R16,-1
000d81 cff8      	RJMP _0x3A
                 _0x3B:
                 ;     618     TWI_statusReg.bits.RxDataInBuf = FALSE;          // Slave Receive data has been read from buffer.
000d82 91e0 0160 	LDS  R30,_TWI_statusReg
000d84 7fed      	ANDI R30,0xFD
000d85 93e0 0160 	STS  _TWI_statusReg,R30
                 ;     619   }
                 ;     620   return( TWI_statusReg.bits.lastTransOK );                                   
                 _0x38:
000d87 d1de      	RCALL SUBOPT_0xA
                 _0x77:
000d88 8108      	LDD  R16,Y+0
000d89 9624      	ADIW R28,4
000d8a 9508      	RET
                 ;     621 }
                 ;     622 
                 ;     623 // ********** Interrupt Handlers ********** //
                 ;     624 /****************************************************************************
                 ;     625 This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
                 ;     626 that is whenever a TWI event has occurred. This function should not be called directly from the main
                 ;     627 application.
                 ;     628 ****************************************************************************/
                 ;     629 // 2 Wire bus interrupt service routine
                 ;     630 interrupt [TWI] void TWI_ISR(void)
                 ;     631 {
                 _TWI_ISR:
000d8b 93aa      	ST   -Y,R26
000d8c 93ba      	ST   -Y,R27
000d8d 93ea      	ST   -Y,R30
000d8e 93fa      	ST   -Y,R31
000d8f b7ef      	IN   R30,SREG
000d90 93ea      	ST   -Y,R30
                 ;     632   static unsigned char TWI_bufPtr;
                 
                 	.DSEG
                 
                 	.CSEG
                 ;     633 
                 ;     634 switch (TWSR)
000d91 b1e1      	IN   R30,0x1
                 ;     635   {
                 ;     636     case TWI_STX_ADR_ACK:            // Own SLA+R has been received; ACK has been returned
000d92 3ae8      	CPI  R30,LOW(0xA8)
000d93 f411      	BRNE _0x3F
                 ;     637 //    case TWI_STX_ADR_ACK_M_ARB_LOST: // Arbitration lost in SLA+R/W as Master; own SLA+R has been received; ACK has been returned
                 ;     638       TWI_bufPtr   = 0;                                 // Set buffer pointer to first data location
000d94 2466      	CLR  R6
                 ;     639 #ifdef aaa
                 ;     640 	PORTD.3=0; 
                 ;     641 #endif    
                 ;     642 
                 ;     643     case TWI_STX_DATA_ACK:           // Data byte in TWDR has been transmitted; ACK has been received
000d95 c002      	RJMP _0x40
                 _0x3F:
000d96 3be8      	CPI  R30,LOW(0xB8)
000d97 f429      	BRNE _0x41
                 _0x40:
                 ;     644       TWDR = TWI_buf[TWI_bufPtr++];
000d98 d1d1      	RCALL SUBOPT_0xB
000d99 81e0      	LD   R30,Z
000d9a b9e3      	OUT  0x3,R30
                 ;     645       TWCR = (1<<TWEN)|                                 // TWI Interface enabled
                 ;     646              (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
                 ;     647              (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // 
                 ;     648              (0<<TWWC);                                 //  
000d9b ece5      	LDI  R30,LOW(197)
000d9c c036      	RJMP _0x7A
                 ;     649       break;
                 ;     650 
                 ;     651     case TWI_STX_DATA_NACK:          // Data byte in TWDR has been transmitted; NACK has been received. 
                 _0x41:
000d9d 3ce0      	CPI  R30,LOW(0xC0)
000d9e f441      	BRNE _0x42
                 ;     652                                      // I.e. this could be the end of the transmission.
                 ;     653       if (TWI_bufPtr == TWI_msgSize) // Have we transceived all expected data?
000d9f 91e0 0393 	LDS  R30,_TWI_msgSize_G2
000da1 15e6      	CP   R30,R6
000da2 f411      	BRNE _0x43
                 ;     654       {
                 ;     655         TWI_statusReg.bits.lastTransOK = TRUE;               // Set status bits to completed successfully. 
000da3 d1cc      	RCALL SUBOPT_0xC
                 ;     656       }else                          // Master has sent a NACK before all data where sent.
000da4 c001      	RJMP _0x44
                 _0x43:
                 ;     657       {
                 ;     658         TWI_state = TWSR;                               // Store TWI State as errormessage.      
000da5 d1d0      	RCALL SUBOPT_0xD
                 ;     659       }        
                 _0x44:
                 ;     660                                                         // Put TWI Transceiver in passive mode.
                 ;     661       TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
                 ;     662              (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
                 ;     663              (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Do not acknowledge on any new requests.
                 ;     664              (0<<TWWC);                                 //
000da6 c02b      	RJMP _0x7B
                 ;     665       break;     
                 ;     666 
                 ;     667     case TWI_SRX_GEN_ACK:            // General call address has been received; ACK has been returned
                 _0x42:
000da7 37e0      	CPI  R30,LOW(0x70)
000da8 f431      	BRNE _0x45
                 ;     668 //    case TWI_SRX_GEN_ACK_M_ARB_LOST: // Arbitration lost in SLA+R/W as Master; General call address has been received; ACK has been returned
                 ;     669       TWI_statusReg.bits.genAddressCall = TRUE;
000da9 91e0 0160 	LDS  R30,_TWI_statusReg
000dab 60e4      	ORI  R30,4
000dac 93e0 0160 	STS  _TWI_statusReg,R30
                 ;     670 
                 ;     671     case TWI_SRX_ADR_ACK:            // Own SLA+W has been received ACK has been returned
000dae c002      	RJMP _0x46
                 _0x45:
000daf 36e0      	CPI  R30,LOW(0x60)
000db0 f441      	BRNE _0x47
                 _0x46:
                 ;     672 //    case TWI_SRX_ADR_ACK_M_ARB_LOST: // Arbitration lost in SLA+R/W as Master; own SLA+W has been received; ACK has been returned    
                 ;     673                                                         // Dont need to clear TWI_S_statusRegister.generalAddressCall due to that it is the default state.
                 ;     674       TWI_statusReg.bits.RxDataInBuf = TRUE;      
000db1 91e0 0160 	LDS  R30,_TWI_statusReg
000db3 60e2      	ORI  R30,2
000db4 93e0 0160 	STS  _TWI_statusReg,R30
                 ;     675       TWI_bufPtr   = 0;                                 // Set buffer pointer to first data location
000db6 2466      	CLR  R6
                 ;     676                                                         // Reset the TWI Interupt to wait for a new event.
                 ;     677       TWCR = (1<<TWEN)|                                 // TWI Interface enabled
                 ;     678              (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
                 ;     679              (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Expect ACK on this transmission
                 ;     680              (0<<TWWC);                                 //      
000db7 ece5      	LDI  R30,LOW(197)
000db8 c01a      	RJMP _0x7A
                 ;     681       break;
                 ;     682 
                 ;     683     case TWI_SRX_ADR_DATA_ACK:       // Previously addressed with own SLA+W; data has been received; ACK has been returned
                 _0x47:
000db9 38e0      	CPI  R30,LOW(0x80)
000dba f011      	BREQ _0x49
                 ;     684     case TWI_SRX_GEN_DATA_ACK:       // Previously addressed with general call; data has been received; ACK has been returned
000dbb 39e0      	CPI  R30,LOW(0x90)
000dbc f439      	BRNE _0x4A
                 _0x49:
                 ;     685       TWI_buf[TWI_bufPtr++]     = TWDR;
000dbd d1ac      	RCALL SUBOPT_0xB
000dbe 01df      	MOVW R26,R30
000dbf b1e3      	IN   R30,0x3
000dc0 93ec      	ST   X,R30
                 ;     686       TWI_statusReg.bits.lastTransOK = TRUE;                 // Set flag transmission successfull.       
000dc1 d1ae      	RCALL SUBOPT_0xC
                 ;     687                                                         // Reset the TWI Interupt to wait for a new event.
                 ;     688       TWCR = (1<<TWEN)|                                 // TWI Interface enabled
                 ;     689              (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
                 ;     690              (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after next reception
                 ;     691              (0<<TWWC);                                 //  
000dc2 ece5      	LDI  R30,LOW(197)
000dc3 c00f      	RJMP _0x7A
                 ;     692       break;
                 ;     693 
                 ;     694     case TWI_SRX_STOP_RESTART:       // A STOP condition or repeated START condition has been received while still addressed as Slave    
                 _0x4A:
000dc4 3ae0      	CPI  R30,LOW(0xA0)
000dc5 f409      	BRNE _0x4B
                 ;     695 	                                                       // Put TWI Transceiver in passive mode.
                 ;     696       TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
                 ;     697              (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
                 ;     698              (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Do not acknowledge on any new requests.
                 ;     699              (0<<TWWC);                                 //
000dc6 c00b      	RJMP _0x7B
                 ;     700         #ifdef aaa
                 ;     701 	PORTD.3=1; 
                 ;     702 #endif    
                 ;     703       break;           
                 ;     704 
                 ;     705     case TWI_SRX_ADR_DATA_NACK:      // Previously addressed with own SLA+W; data has been received; NOT ACK has been returned
                 _0x4B:
000dc7 38e8      	CPI  R30,LOW(0x88)
000dc8 f011      	BREQ _0x4D
                 ;     706     case TWI_SRX_GEN_DATA_NACK:      // Previously addressed with general call; data has been received; NOT ACK has been returned
000dc9 39e8      	CPI  R30,LOW(0x98)
000dca f409      	BRNE _0x4E
                 _0x4D:
                 ;     707     case TWI_STX_DATA_ACK_LAST_BYTE: // Last data byte in TWDR has been transmitted (TWEA = “0”); ACK has been received
000dcb c002      	RJMP _0x4F
                 _0x4E:
000dcc 3ce8      	CPI  R30,LOW(0xC8)
000dcd f409      	BRNE _0x50
                 _0x4F:
                 ;     708 //    case TWI_NO_STATE              // No relevant state information available; TWINT = “0”
                 ;     709     case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
000dce c002      	RJMP _0x51
                 _0x50:
000dcf 30e0      	CPI  R30,0
000dd0 f401      	BRNE _0x53
                 _0x51:
                 ;     710 
                 ;     711     default:     
                 _0x53:
                 ;     712       TWI_state = TWSR;                                 // Store TWI State as errormessage, operation also clears the Success bit.      
000dd1 d1a4      	RCALL SUBOPT_0xD
                 ;     713       TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
                 ;     714              (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
                 ;     715              (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Do not acknowledge on any new requests.
                 ;     716              (0<<TWWC);                                 //
                 _0x7B:
000dd2 e0e4      	LDI  R30,LOW(4)
                 _0x7A:
000dd3 bfe6      	OUT  0x36,R30
                 ;     717 
                 ;     718   } 
                 ;     719 }
000dd4 91e9      	LD   R30,Y+
000dd5 bfef      	OUT  SREG,R30
000dd6 91f9      	LD   R31,Y+
000dd7 91e9      	LD   R30,Y+
000dd8 91b9      	LD   R27,Y+
000dd9 91a9      	LD   R26,Y+
000dda 9518      	RETI
                 ;     720 #include <twi_slave.h >
                 ;     721 /*****************************************************************************
                 ;     722 *
                 ;     723 * Atmel Corporation
                 ;     724 *
                 ;     725 * File              : TWI_Slave.h
                 ;     726 * Compiler          : IAR EWAAVR 2.28a/3.10c
                 ;     727 * Revision          : $Revision: 1.6 $
                 ;     728 * Date              : $Date: Monday, May 24, 2004 09:32:18 UTC $
                 ;     729 * Updated by        : $Author: ltwa $
                 ;     730 *
                 ;     731 * Support mail      : avr@atmel.com
                 ;     732 *
                 ;     733 * Supported devices : All devices with a TWI module can be used.
                 ;     734 *                     The example is written for the ATmega16
                 ;     735 *
                 ;     736 * AppNote           : AVR311 - TWI Slave Implementation
                 ;     737 *
                 ;     738 * Description       : Header file for TWI_slave.c
                 ;     739 *                     Include this file in the application.
                 ;     740 *
                 ;     741 ****************************************************************************/
                 ;     742 #include <mega8.h> 
                 ;     743 
                 ;     744 /****************************************************************************
                 ;     745   TWI Status/Control register definitions
                 ;     746 ****************************************************************************/
                 ;     747 
                 ;     748 #define TWI_BUFFER_SIZE 250      // Reserves memory for the drivers transceiver buffer. 
                 ;     749                                // Set this to the largest message size that will be sent including address byte.
                 ;     750 
                 ;     751 /****************************************************************************
                 ;     752   Global definitions
                 ;     753 ****************************************************************************/
                 ;     754 /****************************************************************************
                 ;     755   Global definitions
                 ;     756 ****************************************************************************/
                 ;     757 	typedef  struct
                 ;     758     {
                 ;     759         unsigned char lastTransOK:1;      
                 ;     760         unsigned char RxDataInBuf:1;
                 ;     761         unsigned char genAddressCall:1;                       // TRUE = General call, FALSE = TWI Address;
                 ;     762         unsigned char unusedBits:5;
                 ;     763     } SB;
                 ;     764   
                 ;     765   	typedef union 				                       // Status byte holding flags.
                 ;     766 	{
                 ;     767     	unsigned char all;
                 ;     768     	SB bits;
                 ;     769 	}  TWISR;
                 ;     770 
                 ;     771 extern  TWISR  TWI_statusReg;        
                 ;     772 
                 ;     773 
                 ;     774 // Для совместимости
                 ;     775 #define  __no_operation() #asm("nop")
                 ;     776 #define  __enable_interrupt() #asm("sei")
                 ;     777 #define  __disable_interrupt() #asm("cli")
                 ;     778 
                 ;     779 
                 ;     780 /****************************************************************************
                 ;     781   Function definitions
                 ;     782 ****************************************************************************/
                 ;     783 void TWI_Slave_Initialise( unsigned char );
                 ;     784 unsigned char TWI_Transceiver_Busy( void );
                 ;     785 unsigned char TWI_Get_State_Info( void );
                 ;     786 void TWI_Start_Transceiver_With_Data( unsigned char * , unsigned char );
                 ;     787 void TWI_Start_Transceiver( void );
                 ;     788 unsigned char TWI_Get_Data_From_Transceiver( unsigned char *, unsigned char );    
                 ;     789 
                 ;     790 void run_TWI_slave ( void );
                 ;     791 
                 ;     792 
                 ;     793 /****************************************************************************
                 ;     794   Bit and byte definitions
                 ;     795 ****************************************************************************/
                 ;     796 #define TWI_READ_BIT  0   // Bit position for R/W bit in "address byte".
                 ;     797 #define TWI_ADR_BITS  1   // Bit position for LSB of the slave address bits in the init byte.
                 ;     798 #define TWI_GEN_BIT   0   // Bit position for LSB of the general call bit in the init byte.
                 ;     799 
                 ;     800 #define TRUE          1
                 ;     801 #define FALSE         0
                 ;     802 
                 ;     803 /****************************************************************************
                 ;     804   TWI State codes
                 ;     805 ****************************************************************************/
                 ;     806 // General TWI Master staus codes                      
                 ;     807 #define TWI_START                  0x08  // START has been transmitted  
                 ;     808 #define TWI_REP_START              0x10  // Repeated START has been transmitted
                 ;     809 #define TWI_ARB_LOST               0x38  // Arbitration lost
                 ;     810 
                 ;     811 // TWI Master Transmitter staus codes                      
                 ;     812 #define TWI_MTX_ADR_ACK            0x18  // SLA+W has been tramsmitted and ACK received
                 ;     813 #define TWI_MTX_ADR_NACK           0x20  // SLA+W has been tramsmitted and NACK received 
                 ;     814 #define TWI_MTX_DATA_ACK           0x28  // Data byte has been tramsmitted and ACK received
                 ;     815 #define TWI_MTX_DATA_NACK          0x30  // Data byte has been tramsmitted and NACK received 
                 ;     816 
                 ;     817 // TWI Master Receiver staus codes  
                 ;     818 #define TWI_MRX_ADR_ACK            0x40  // SLA+R has been tramsmitted and ACK received
                 ;     819 #define TWI_MRX_ADR_NACK           0x48  // SLA+R has been tramsmitted and NACK received
                 ;     820 #define TWI_MRX_DATA_ACK           0x50  // Data byte has been received and ACK tramsmitted
                 ;     821 #define TWI_MRX_DATA_NACK          0x58  // Data byte has been received and NACK tramsmitted
                 ;     822 
                 ;     823 // TWI Slave Transmitter staus codes
                 ;     824 #define TWI_STX_ADR_ACK            0xA8  // Own SLA+R has been received; ACK has been returned
                 ;     825 #define TWI_STX_ADR_ACK_M_ARB_LOST 0xB0  // Arbitration lost in SLA+R/W as Master; own SLA+R has been received; ACK has been returned
                 ;     826 #define TWI_STX_DATA_ACK           0xB8  // Data byte in TWDR has been transmitted; ACK has been received
                 ;     827 #define TWI_STX_DATA_NACK          0xC0  // Data byte in TWDR has been transmitted; NOT ACK has been received
                 ;     828 #define TWI_STX_DATA_ACK_LAST_BYTE 0xC8  // Last data byte in TWDR has been transmitted (TWEA = “0”); ACK has been received
                 ;     829 
                 ;     830 // TWI Slave Receiver staus codes
                 ;     831 #define TWI_SRX_ADR_ACK            0x60  // Own SLA+W has been received ACK has been returned
                 ;     832 #define TWI_SRX_ADR_ACK_M_ARB_LOST 0x68  // Arbitration lost in SLA+R/W as Master; own SLA+W has been received; ACK has been returned
                 ;     833 #define TWI_SRX_GEN_ACK            0x70  // General call address has been received; ACK has been returned
                 ;     834 #define TWI_SRX_GEN_ACK_M_ARB_LOST 0x78  // Arbitration lost in SLA+R/W as Master; General call address has been received; ACK has been returned
                 ;     835 #define TWI_SRX_ADR_DATA_ACK       0x80  // Previously addressed with own SLA+W; data has been received; ACK has been returned
                 ;     836 #define TWI_SRX_ADR_DATA_NACK      0x88  // Previously addressed with own SLA+W; data has been received; NOT ACK has been returned
                 ;     837 #define TWI_SRX_GEN_DATA_ACK       0x90  // Previously addressed with general call; data has been received; ACK has been returned
                 ;     838 #define TWI_SRX_GEN_DATA_NACK      0x98  // Previously addressed with general call; data has been received; NOT ACK has been returned
                 ;     839 #define TWI_SRX_STOP_RESTART       0xA0  // A STOP condition or repeated START condition has been received while still addressed as Slave
                 ;     840 
                 ;     841 // TWI Miscellaneous status codes
                 ;     842 #define TWI_NO_STATE               0xF8  // No relevant state information available; TWINT = “0”
                 ;     843 #define TWI_BUS_ERROR              0x00  // Bus error due to an illegal START or STOP condition
                 ;     844 
                 ;     845 // Биты TWCR
                 ;     846 #define TWINT 7             //Флаг прерывания выполнения задачи
                 ;     847 #define TWEA  6             //Генерить ли бит ответа на вызов
                 ;     848 #define TWSTA 5             //Генерить СТАРТ
                 ;     849 #define TWSTO 4             //Генерить СТОП
                 ;     850 #define TWWC  3             //
                 ;     851 #define TWEN  2             //Разрешаем работу I2C
                 ;     852 #define TWIE  0             //Прерывание
                 ;     853 
                 ;     854 
                 ;     855 #include <Scrambling.h >
                 ;     856 
                 ;     857 //#define TWI_Buffer_TX				120			// Буфер на прием UART/ передача TWI    
                 ;     858 
                 ;     859 #define from_TWI		0x0						// порт TWI
                 ;     860 #define from_UART	0x1						// порт UART 
                 ;     861 #define START_Timer  1						// таймер 200мс
                 ;     862 #define STOP_Timer    0   
                 ;     863 
                 ;     864  #define Start_Position_for_Reply	2		// стартовая позиция для ответного пакета
                 ;     865 #define Long_TX_Packet_TWI  	txBufferTWI[Start_Position_for_Reply]  // длина передаваемого пакета
                 ;     866 #define Command_TX_Packet_TWI 	txBufferTWI[Start_Position_for_Reply+1]   // тип передаваемого пакета (команда)
                 ;     867 #define CRC_TX_Packet_TWI   			txBufferTWI[Start_Position_for_Reply+Long_TX_Packet_TWI]	// СRC передаваемого пакета 
                 ;     868 
                 ;     869 
                 ;     870 #define TWI_RX_Command 	 	rxBufferTWI[0]  // команда TWI
                 ;     871 #define Heading_RX_Packet  	rxBufferTWI[1]  // заголовок пакета
                 ;     872 #define Long_RX_Packet_TWI  	rxBufferTWI[2]  // длина принятого пакета
                 ;     873 #define Recived_Address 			rxBufferTWI[3]  // адрес в принятом пакете
                 ;     874 #define Type_RX_Packet_TWI 	rxBufferTWI[4]  // тип принятого пакета 
                 ;     875 #define PT_GETSTATE_page		rxBufferTWI[5]	// номер страницы в пакете GETSTATE	
                 ;     876 #define CRC_RX_Packet_TWI   rxBufferTWI[ rxBufferTWI[2]+2]	// CRC принятого пакета
                 ;     877 
                 ;     878 // Типы пакетов, используемых в CD
                 ;     879 
                 ;     880 #define GetLogAddr					1		// дать логический адрес 
                 ;     881 //#define pingPack						2		// нас пингуют на наличие информации на передачу
                 ;     882 #define Responce_GEN_CALL	3		// ответ на GEN CALL   
                 ;     883 #define Responce_GEN_CALL_internal	4	// ответы для внутр. скремблера
                 ;     884 
                 ;     885 #define Internal_Packet		0x00			// пакеты внутреннего пользования
                 ;     886 #define External_Packet 	0x01			// пакеты ретранслируемые
                 ;     887 #define Global_Packet		0xFF			// глобальный пакет
                 ;     888 
                 ;     889 	
                 ;     890 // Команды, передаваемые по TWI
                 ;     891 #define TWI_CMD_MASTER_WRITE 					0x10
                 ;     892 #define TWI_CMD_MASTER_READ  						0x20      
                 ;     893 #define TWI_CMD_MASTER_RECIVE_PACK_OK 	0x21
                 ;     894 #define TWI_CMD_MASTER_REQUEST_CRC 		0x22       
                 ;     895 
                 ;     896 // Функции
                 ;     897 unsigned char TWI_Act_On_Failure_In_Last_Transmission ( unsigned char TWIerrorMsg );
                 ;     898 void run_TWI_slave ( void ); 
                 ;     899 unsigned char calc_CRC (unsigned char *Position_in_Packet); // Считаем CRC передаваемого пакета
                 ;     900 void packPacket (unsigned char type);
                 ;     901 
                 ;     902 
                 ;     903 
                 ;     904 
                 ;     905 
                 ;     906 
                 ;     907 // Инициализация железа. Определение адресов.
                 ;     908 // 
                 ;     909 void Initialization_Device (void)
                 ;     910 {                                      
                 _Initialization_Device:
                 ;     911 		PORTC=0x07;
000ddb e0e7      	LDI  R30,LOW(7)
000ddc bbe5      	OUT  0x15,R30
                 ;     912 
                 ;     913 		#ifndef BOOT_PROGRAM
                 ;     914 
                 ;     915 		DDRD=0x1C;
                 ;     916 
                 ;     917 		// External Interrupt(s) initialization
                 ;     918 		// INT0: Off
                 ;     919 		// INT1: Off
                 ;     920 		MCUCR=0x00;
                 ;     921 
                 ;     922 		// Analog Comparator initialization
                 ;     923 		// Analog Comparator: Off
                 ;     924 		// Analog Comparator Input Capture by Timer/Counter 1: Off
                 ;     925 		ACSR=0x80;
                 ;     926 		SFIOR=0x00;
                 ;     927 
                 ;     928 		// Инициализируем таймера 
                 ;     929 		// Timer/Counter 0 initialization; Clock value: 7,813 kHz; 
                 ;     930 		TCCR0=0x00;
                 ;     931 		TCNT0=0x00;   
                 ;     932 
                 ;     933 
                 ;     934 		//Timer/Counter 2 initialization; Clock value: 7,813 kHz
                 ;     935 		// Mode: Normal top=FFh;
                 ;     936 		// Таймаут ожидания ответного пакета при GEN_CALL (200 ms)
                 ;     937 		ASSR=0x00;
                 ;     938 		TCCR2=0x00;
                 ;     939 		TCNT2=0x00;
                 ;     940 		OCR2=0x00;     
                 ;     941 		
                 ;     942 		// Timer/Counter 1 initialization
                 ;     943 		// Clock source: System Clock; Clock value: 7,813 kHz
                 ;     944 		// Mode: Normal top=FFFFh; Таймаут опроса устройства RS-232
                 ;     945 		TCCR1A=0x00;
                 ;     946 		TCCR1B=0x85;
                 ;     947 		TCNT1H=0x00;
                 ;     948 		TCNT1L=0x00;
                 ;     949 		ICR1H=0x67;
                 ;     950 		ICR1L=0x69;
                 ;     951 		OCR1AH=0x00;
                 ;     952 		OCR1AL=0x00;
                 ;     953 		OCR1BH=0x00;
                 ;     954 		OCR1BL=0x00;
                 ;     955 
                 ;     956 		// Timer(s)/Counter(s) Interrupt(s) initialization
                 ;     957 		TIMSK=0x45;
                 ;     958 
                 ;     959 		#else
                 ;     960 
                 ;     961 		// Timer/Counter 1 initialization
                 ;     962 		// Clock source: System Clock; Clock value: 7,813 kHz
                 ;     963 		// Mode: Normal top=FFFFh; Таймаут опроса устройства RS-232
                 ;     964 		TCCR1B=0x05;
000ddd e0e5      	LDI  R30,LOW(5)
000dde bdee      	OUT  0x2E,R30
                 ;     965 		TCNT1=0xD2F6;		//примерно 2сек
000ddf d166      	RCALL SUBOPT_0x4
                 ;     966 
                 ;     967 		// Вотчдог
                 ;     968 //		WDTCR=0x1F;
                 ;     969 //		WDTCR=0x0F;              
                 ;     970 		#endif
                 ;     971 
                 ;     972 		
                 ;     973 
                 ;     974 		// USART initialization
                 ;     975 		// Communication Parameters: 8 Data, 1 Stop, No Parity
                 ;     976 		// USART Receiver: On
                 ;     977 		// USART Transmitter: On
                 ;     978 		// USART Mode: Asynchronous
                 ;     979 		// USART Baud rate: 38400
                 ;     980 //		UCSRA=0x00;
                 ;     981 		UCSRB=0x98;
000de0 e9e8      	LDI  R30,LOW(152)
000de1 b9ea      	OUT  0xA,R30
                 ;     982 		UCSRC=0x86;
000de2 e8e6      	LDI  R30,LOW(134)
000de3 bde0      	OUT  0x20,R30
                 ;     983 //		UBRRH=0x00;
                 ;     984 		UBRRL=0x0C;
000de4 e0ec      	LDI  R30,LOW(12)
000de5 b9e9      	OUT  0x9,R30
                 ;     985 
                 ;     986 		// Initialise TWI module for slave operation. Include address and/or enable General Call.
                 ;     987 		// Читаем свой адрес
                 ;     988 		TWI_slaveAddress += (PINC & 0b00000111);
000de6 b3e3      	IN   R30,0x13
000de7 70e7      	ANDI R30,LOW(0x7)
000de8 0e5e      	ADD  R5,R30
                 ;     989 		TWI_Slave_Initialise( (TWI_slaveAddress<<TWI_ADR_BITS) | (TRUE<<TWI_GEN_BIT) ); 
000de9 2de5      	MOV  R30,R5
000dea 0fee      	LSL  R30
000deb 60e1      	ORI  R30,1
000dec 93ea      	ST   -Y,R30
000ded df60      	RCALL _TWI_Slave_Initialise
                 ;     990  }                                  
000dee 9508      	RET
                 ;     991 
                 ;     992 
                 ;     993 // Считаем CRC передаваемого пакета
                 ;     994 unsigned char calc_CRC (unsigned char *Position_in_Packet)
                 ;     995 {                    
                 _calc_CRC:
                 ;     996 	unsigned char CRC = 0, a;                                   
                 ;     997 
                 ;     998 	a = *Position_in_Packet ;
000def d204      	RCALL __SAVELOCR2
                 ;	*Position_in_Packet -> Y+2
                 ;	CRC -> R16
                 ;	a -> R17
000df0 e000      	LDI  R16,0
000df1 81aa      	LDD  R26,Y+2
000df2 81bb      	LDD  R27,Y+2+1
000df3 911c      	LD   R17,X
                 ;     999 	
                 ;    1000 	while(a--)
                 _0x54:
000df4 2fe1      	MOV  R30,R17
000df5 5011      	SUBI R17,1
000df6 30e0      	CPI  R30,0
000df7 f039      	BREQ _0x56
                 ;    1001 	{
                 ;    1002 		CRC += *Position_in_Packet++;
000df8 81aa      	LDD  R26,Y+2
000df9 81bb      	LDD  R27,Y+2+1
000dfa 91ed      	LD   R30,X+
000dfb 83aa      	STD  Y+2,R26
000dfc 83bb      	STD  Y+2+1,R27
000dfd 0f0e      	ADD  R16,R30
                 ;    1003 	}
000dfe cff5      	RJMP _0x54
                 _0x56:
                 ;    1004 
                 ;    1005 	return CRC;
000dff 2fe0      	MOV  R30,R16
000e00 d1fa      	RCALL __LOADLOCR2
000e01 9624      	ADIW R28,4
000e02 9508      	RET
                 ;    1006 }
                 ;    1007 
                 ;    1008 // Упаковка пакета во внешний...
                 ;    1009 void packPacket (unsigned char type)
                 ;    1010 {
                 _packPacket:
                 ;    1011 		txBufferTWI[0] = txBufferTWI[Start_Position_for_Reply]+3;				// ДЛИНА
000e03 91e0 0163 	__GETB1MN _txBufferTWI,2
000e05 5fed      	SUBI R30,-LOW(3)
000e06 93e0 0161 	STS  _txBufferTWI,R30
                 ;    1012 		txBufferTWI[1] = type;																	// ТИП
000e08 81e8      	LD   R30,Y
000e09 93e0 0162 	__PUTB1MN _txBufferTWI,1
                 ;    1013 
                 ;    1014 		txBufferTWI[txBufferTWI[0]] = calc_CRC( &txBufferTWI[0] );           //CRC
000e0b 91e0 0161 	LDS  R30,_txBufferTWI
000e0d e0f0      	LDI  R31,0
000e0e 59ef      	SUBI R30,LOW(-_txBufferTWI)
000e0f 4ffe      	SBCI R31,HIGH(-_txBufferTWI)
000e10 93ff      	PUSH R31
000e11 93ef      	PUSH R30
000e12 e6e1      	LDI  R30,LOW(_txBufferTWI)
000e13 e0f1      	LDI  R31,HIGH(_txBufferTWI)
000e14 d11f      	RCALL SUBOPT_0x0
000e15 91af      	POP  R26
000e16 91bf      	POP  R27
000e17 93ec      	ST   X,R30
                 ;    1015 		TWI_TX_Packet_Present = 1;		// есть пакет на передачу
000e18 9468      	SET
000e19 f822      	BLD  R2,2
                 ;    1016 }
000e1a c025      	RJMP _0x75
                 ;    1017 
                 ;    1018 
                 ;    1019 // считаем КС принятого пакета. Указатель - на начало пакета.
                 ;    1020 unsigned char checkCRCrx (unsigned char *Position_in_Packet, unsigned char Incoming_PORT)
                 ;    1021 {                    
                 _checkCRCrx:
                 ;    1022 	unsigned char CRC=0 , a;		
                 ;    1023 	
                 ;    1024 	// Из TWI - начинаем считать с заголовка
                 ;    1025     if ( Incoming_PORT == from_TWI ) CRC = *Position_in_Packet ++;  // заголовок пакета
000e1b d1d8      	RCALL __SAVELOCR2
                 ;	*Position_in_Packet -> Y+3
                 ;	Incoming_PORT -> Y+2
                 ;	CRC -> R16
                 ;	a -> R17
000e1c e000      	LDI  R16,0
000e1d 81ea      	LDD  R30,Y+2
000e1e 30e0      	CPI  R30,0
000e1f f429      	BRNE _0x57
000e20 81ab      	LDD  R26,Y+3
000e21 81bc      	LDD  R27,Y+3+1
000e22 910d      	LD   R16,X+
000e23 83ab      	STD  Y+3,R26
000e24 83bc      	STD  Y+3+1,R27
                 ;    1026     
                 ;    1027 	// Из UART - начинаем считать с длины
                 ;    1028 	a = *Position_in_Packet ;
                 _0x57:
000e25 81ab      	LDD  R26,Y+3
000e26 81bc      	LDD  R27,Y+3+1
000e27 911c      	LD   R17,X
                 ;    1029 	
                 ;    1030 	while(a--)
                 _0x58:
000e28 2fe1      	MOV  R30,R17
000e29 5011      	SUBI R17,1
000e2a 30e0      	CPI  R30,0
000e2b f039      	BREQ _0x5A
                 ;    1031 	{
                 ;    1032 		CRC += *Position_in_Packet++;
000e2c 81ab      	LDD  R26,Y+3
000e2d 81bc      	LDD  R27,Y+3+1
000e2e 91ed      	LD   R30,X+
000e2f 83ab      	STD  Y+3,R26
000e30 83bc      	STD  Y+3+1,R27
000e31 0f0e      	ADD  R16,R30
                 ;    1033 	}
000e32 cff5      	RJMP _0x58
                 _0x5A:
                 ;    1034 
                 ;    1035 	if (CRC == *Position_in_Packet)	
000e33 81ab      	LDD  R26,Y+3
000e34 81bc      	LDD  R27,Y+3+1
000e35 91ec      	LD   R30,X
000e36 17e0      	CP   R30,R16
000e37 f411      	BRNE _0x5B
                 ;    1036 			return TRUE; 										//Ok
000e38 e0e1      	LDI  R30,LOW(1)
000e39 c001      	RJMP _0x76
                 ;    1037 
                 ;    1038 	else	return FALSE;                                      // Error
                 _0x5B:
000e3a e0e0      	LDI  R30,LOW(0)
                 ;    1039 }
                 _0x76:
000e3b d1bf      	RCALL __LOADLOCR2
000e3c 9625      	ADIW R28,5
000e3d 9508      	RET
                 ;    1040 
                 ;    1041 
                 ;    1042 unsigned char TWI_Act_On_Failure_In_Last_Transmission ( unsigned char TWIerrorMsg )
                 ;    1043 {
                 _TWI_Act_On_Failure_In_Last_Transmission:
                 ;    1044                     // A failure has occurred, use TWIerrorMsg to determine the nature of the failure
                 ;    1045                     // and take appropriate actions.
                 ;    1046                     // Se header file for a list of possible failures messages.
                 ;    1047   
                 ;    1048                     // This very simple example puts the error code on PORTB and restarts the transceiver with
                 ;    1049                     // all the same data in the transmission buffers.
                 ;    1050 //  PORTB = TWIerrorMsg;
                 ;    1051   TWI_Start_Transceiver();
000e3e df31      	RCALL _TWI_Start_Transceiver
                 ;    1052                     
                 ;    1053   return TWIerrorMsg; 
000e3f 81e8      	LD   R30,Y
                 _0x75:
000e40 9621      	ADIW R28,1
000e41 9508      	RET
                 ;    1054 }
                 ;    1055 
                 ;    1056 
                 ;    1057 void run_TWI_slave ( void )
                 ;    1058 {
                 _run_TWI_slave:
                 ;    1059   // This example is made to work together with the AVR315 TWI Master application note. In adition to connecting the TWI
                 ;    1060   // pins, also connect PORTB to the LEDS. The code reads a message as a TWI slave and acts according to if it is a 
                 ;    1061   // general call, or an address call. If it is an address call, then the first byte is considered a command byte and
                 ;    1062   // it then responds differently according to the commands.
                 ;    1063 
                 ;    1064     // Check if the TWI Transceiver has completed an operation.
                 ;    1065     if ( ! TWI_Transceiver_Busy() )                              
000e42 d108      	RCALL SUBOPT_0x5
000e43 f009      	BREQ PC+2
000e44 c041      	RJMP _0x5D
                 ;    1066     {
                 ;    1067     // Check if the last operation was successful
                 ;    1068       if ( TWI_statusReg.bits.lastTransOK )
000e45 d120      	RCALL SUBOPT_0xA
000e46 f1e1      	BREQ _0x5E
                 ;    1069       {
                 ;    1070     // Check if the last operation was a reception
                 ;    1071         if ( TWI_statusReg.bits.RxDataInBuf )
000e47 91e0 0160 	LDS  R30,_TWI_statusReg
000e49 70e2      	ANDI R30,LOW(0x2)
000e4a f1a1      	BREQ _0x5F
                 ;    1072         {
                 ;    1073           TWI_Get_Data_From_Transceiver(rxBufferTWI, 3);         
000e4b d12e      	RCALL SUBOPT_0xE
000e4c e0e3      	LDI  R30,LOW(3)
000e4d d131      	RCALL SUBOPT_0xF
                 ;    1074     // Check if the last operation was a reception as General Call 
                 ;    1075 	// Глобальный адрес пока отдельно не анализирую
                 ;    1076           if ( TWI_statusReg.bits.genAddressCall )
000e4e 91e0 0160 	LDS  R30,_TWI_statusReg
000e50 70e4      	ANDI R30,LOW(0x4)
000e51 f001      	BREQ _0x60
                 ;    1077           {
                 ;    1078 /*				#ifndef BOOT_PROGRAM
                 ;    1079 					if ( Device_Connected )
                 ;    1080 							Wait_Responce ( START_Timer );  
                 ;    1081 				#endif	*/
                 ;    1082           }
                 ;    1083 
                 ;    1084 		  // Ends up here if the last operation was a reception as Slave Address Match                  
                 ;    1085 /*          else
                 ;    1086           {*/
                 ;    1087 			switch ( TWI_RX_Command )
                 _0x60:
000e52 91e0 019f 	LDS  R30,_rxBufferTWI
                 ;    1088 			{
                 ;    1089 				case  TWI_CMD_MASTER_WRITE:
000e54 31e0      	CPI  R30,LOW(0x10)
000e55 f489      	BRNE _0x64
                 ;    1090 						// дочитываем принятые данные	
                 ;    1091 						TWI_Get_Data_From_Transceiver(rxBufferTWI, Long_RX_Packet_TWI+3 );
000e56 d123      	RCALL SUBOPT_0xE
000e57 91e0 01a1 	__GETB1MN _rxBufferTWI,2
000e59 5fed      	SUBI R30,-LOW(3)
000e5a d124      	RCALL SUBOPT_0xF
                 ;    1092 						// проверяем КС  
                 ;    1093 						if ( checkCRCrx ( &Heading_RX_Packet , from_TWI ) )
000e5b eae0
000e5c e0f1      	__POINTW1MN _rxBufferTWI,1
000e5d 93fa      	ST   -Y,R31
000e5e 93ea      	ST   -Y,R30
000e5f e0e0      	LDI  R30,LOW(0)
000e60 93ea      	ST   -Y,R30
000e61 dfb9      	RCALL _checkCRCrx
000e62 30e0      	CPI  R30,0
000e63 f011      	BREQ _0x65
                 ;    1094 								rxPack = 1;	 
000e64 e0e1      	LDI  R30,LOW(1)
000e65 2e4e      	MOV  R4,R30
                 ;    1095 #ifdef aaa
                 ;    1096     putchar (0xaa);
                 ;    1097 #endif    
                 ;    1098 						break;
                 _0x65:
000e66 c018      	RJMP _0x63
                 ;    1099 
                 ;    1100 
                 ;    1101 				case  TWI_CMD_MASTER_READ:
                 _0x64:
000e67 32e0      	CPI  R30,LOW(0x20)
000e68 f431      	BRNE _0x66
                 ;    1102                          // новых пакетов нет
                 ;    1103 						if ( ! TWI_TX_Packet_Present)
000e69 fc22      	SBRC R2,2
000e6a c003      	RJMP _0x67
                 ;    1104 						{
                 ;    1105 								txBufferTWI[0] = 0;
000e6b e0e0      	LDI  R30,LOW(0)
000e6c 93e0 0161 	STS  _txBufferTWI,R30
                 ;    1106 
                 ;    1107 						}
                 ;    1108 
                 ;    1109 #ifdef aaa
                 ;    1110     putchar (0xac);
                 ;    1111 	txBufferTWI[0] = 0;
                 ;    1112 #endif    
                 ;    1113 						TWI_Start_Transceiver_With_Data( txBufferTWI, txBufferTWI[0]+1 );           
                 _0x67:
000e6e c007      	RJMP _0x7C
                 ;    1114 						break;
                 ;    1115 
                 ;    1116 				case  TWI_CMD_MASTER_RECIVE_PACK_OK:
                 _0x66:
000e6f 32e1      	CPI  R30,LOW(0x21)
000e70 f411      	BRNE _0x69
                 ;    1117 						TWI_TX_Packet_Present = 0;			// мастер принял пакет без ошибок
000e71 94e8      	CLT
000e72 f822      	BLD  R2,2
                 ;    1118 						txBufferTWI[0] = 0;     					// данных на передачу нет
                 ;    1119                         
                 ;    1120 						TWI_Start_Transceiver_With_Data( txBufferTWI, txBufferTWI[0]+1 );           
                 ;    1121 						break;
                 ;    1122 
                 ;    1123 
                 ;    1124 				default:	
                 _0x69:
                 ;    1125 						txBufferTWI[0] = 0;     	// передаем пустой пакет
                 _0x7D:
000e73 e0e0      	LDI  R30,LOW(0)
000e74 93e0 0161 	STS  _txBufferTWI,R30
                 ;    1126 
                 ;    1127 						TWI_Start_Transceiver_With_Data( txBufferTWI, txBufferTWI[0]+1 );           
                 _0x7C:
000e76 e6e1      	LDI  R30,LOW(_txBufferTWI)
000e77 e0f1      	LDI  R31,HIGH(_txBufferTWI)
000e78 93fa      	ST   -Y,R31
000e79 93ea      	ST   -Y,R30
000e7a 91e0 0161 	LDS  R30,_txBufferTWI
000e7c 5fef      	SUBI R30,-LOW(1)
000e7d 93ea      	ST   -Y,R30
000e7e dede      	RCALL _TWI_Start_Transceiver_With_Data
                 ;    1128 //			}
                 ;    1129           }
                 _0x63:
                 ;    1130         }
                 ;    1131 
                 ;    1132     // Check if the TWI Transceiver has already been started.
                 ;    1133     // If not then restart it to prepare it for new receptions.             
                 ;    1134         if ( ! TWI_Transceiver_Busy() )
                 _0x5F:
000e7f d0cb      	RCALL SUBOPT_0x5
000e80 f409      	BRNE _0x6A
                 ;    1135         {
                 ;    1136           TWI_Start_Transceiver();
000e81 deee      	RCALL _TWI_Start_Transceiver
                 ;    1137         }      
                 ;    1138       }
                 _0x6A:
                 ;    1139     // Ends up here if the last operation completed unsuccessfully
                 ;    1140       else
000e82 c003      	RJMP _0x6B
                 _0x5E:
                 ;    1141       {
                 ;    1142         TWI_Act_On_Failure_In_Last_Transmission( TWI_Get_State_Info() );
000e83 ded4      	RCALL _TWI_Get_State_Info
000e84 93ea      	ST   -Y,R30
000e85 dfb8      	RCALL _TWI_Act_On_Failure_In_Last_Transmission
                 ;    1143       }
                 _0x6B:
                 ;    1144     }
                 ;    1145   }
                 _0x5D:
000e86 9508      	RET
                 ;    1146 //--------------------------------------------------------------------------------------
                 ;    1147 // Функции для работы с FLASH
                 ;    1148 
                 ;    1149 #include "CodingM8.h"      
                 ;    1150 #include "monitor.h"
                 ;    1151 
                 ;    1152 #if (defined _CHIP_ATMEGA128L_) || (defined _CHIP_ATMEGA128_)
                 ;    1153 	#asm
                 ;    1154 		.equ	SPMCSR = 0x68
                 ;    1155 		.equ	SPMREG = SPMCSR
                 ;    1156 	#endasm
                 ;    1157 #elif (defined _CHIP_ATMEGA8_) || (defined _CHIP_ATMEGA8L_) || (defined _CHIP_ATMEGA8515_) || (defined _CHIP_ATMEGA8515L_) || (defined _CHIP_ATMEGA162_) || (defined _CHIP_ATMEGA162L_)
                 ;    1158 	#asm
                 ;    1159 		.equ	SPMCR  = 0x37
                 		.equ	SPMCR  = 0x37
                 ;    1160 		.equ	SPMREG = SPMCR
                 		.equ	SPMREG = SPMCR
                 ;    1161 	#endasm
                 ;    1162 #else
                 ;    1163 	#error Поддержка для этого процессора еще не написана
                 ;    1164 #endif
                 ;    1165 
                 ;    1166 #asm
                 ;    1167 	.equ	SPMEN  = 0	; Биты регистра
                 	.equ	SPMEN  = 0	; Биты регистра
                 ;    1168 	.equ	PGERS  = 1
                 	.equ	PGERS  = 1
                 ;    1169 	.equ	PGWRT  = 2
                 	.equ	PGWRT  = 2
                 ;    1170 	.equ	BLBSET = 3
                 	.equ	BLBSET = 3
                 ;    1171 	.equ	RWWSRE = 4
                 	.equ	RWWSRE = 4
                 ;    1172 	.equ	RWWSB  = 6
                 	.equ	RWWSB  = 6
                 ;    1173 	.equ	SPMIE  = 7
                 	.equ	SPMIE  = 7
                 ;    1174 	;--------------------------------------------------
                 	;--------------------------------------------------
                 ;    1175 	; Ожидание завершения SPM. Портит R23
                 	; Ожидание завершения SPM. Портит R23
                 ;    1176 	spmWait:
                 	spmWait:
                 ;    1177 #endasm
                 ;    1178 #ifdef USE_MEM_SPM
                 ;    1179 	#asm
                 ;    1180 		lds		r23, SPMREG
                 ;    1181 	#endasm
                 ;    1182 #else
                 ;    1183 	#asm
                 ;    1184 		in		r23, SPMREG
000e87 b777      		in		r23, SPMREG
                 ;    1185 	#endasm
                 ;    1186 #endif
                 ;    1187 #asm
                 ;    1188 		andi	r23, (1 << SPMEN)
000e88 7071      		andi	r23, (1 << SPMEN)
                 ;    1189 		brne	spmWait	
000e89 f7e9      		brne	spmWait	
                 ;    1190 		ret
000e8a 9508      		ret
                 ;    1191 	;--------------------------------------------------
                 	;--------------------------------------------------
                 ;    1192 	; Запуск SPM.
                 	; Запуск SPM.
                 ;    1193 	spmSPM:
                 	spmSPM:
                 ;    1194 		in		r24, SREG	; Сохраняю состояние
000e8b b78f      		in		r24, SREG	; Сохраняю состояние
                 ;    1195 		cli					; Запрещаю прерывания
000e8c 94f8      		cli					; Запрещаю прерывания
                 ;    1196 #endasm
                 ;    1197 #ifdef USE_RAMPZ
                 ;    1198 	#asm
                 ;    1199 		in		r25, RAMPZ	; Сохраняю RAMPZ
                 ;    1200 	#endasm
                 ;    1201 #endif
                 ;    1202 #asm
                 ;    1203 		ld		r30, y		; Адрес
000e8d 81e8      		ld		r30, y		; Адрес
                 ;    1204 		ldd		r31, y+1
000e8e 81f9      		ldd		r31, y+1
                 ;    1205 #endasm
                 ;    1206 #ifdef USE_RAMPZ
                 ;    1207 	#asm
                 ;    1208 		ldd		r26, y+2	; 3-й байт адреса - в RAMPZ
                 ;    1209 		out		RAMPZ, r26
                 ;    1210 	#endasm
                 ;    1211 #endif
                 ;    1212 #asm
                 ;    1213 		rcall	spmWait		; Жду завершения предидущей операции (на всякий случай)
000e8f dff7      		rcall	spmWait		; Жду завершения предидущей операции (на всякий случай)
                 ;    1214 #endasm
                 ;    1215 #ifdef USE_MEM_SPM
                 ;    1216 	#asm
                 ;    1217 		sts SPMREG, r22		; Регистр команд, как память
                 ;    1218 	#endasm
                 ;    1219 #else
                 ;    1220 	#asm
                 ;    1221 		out SPMREG, r22		; Регистр команд, как порт
000e90 bf67      		out SPMREG, r22		; Регистр команд, как порт
                 ;    1222 	#endasm
                 ;    1223 #endif
                 ;    1224 #asm
                 ;    1225 		spm					; Запуск на выполнение
000e91 95e8      		spm					; Запуск на выполнение
                 ;    1226 		nop
000e92 0000      		nop
                 ;    1227 		nop
000e93 0000      		nop
                 ;    1228 		nop
000e94 0000      		nop
                 ;    1229 		nop
000e95 0000      		nop
                 ;    1230 		rcall	spmWait		; Жду завершения
000e96 dff0      		rcall	spmWait		; Жду завершения
                 ;    1231 #endasm
                 ;    1232 #ifdef USE_RAMPZ
                 ;    1233 	#asm
                 ;    1234 		out		RAMPZ, r25	; Восстанавливаю состояние
                 ;    1235 	#endasm
                 ;    1236 #endif
                 ;    1237 #asm
                 ;    1238 		out		SREG, r24
000e97 bf8f      		out		SREG, r24
                 ;    1239 		ret
000e98 9508      		ret
                 ;    1240 #endasm
                 ;    1241 
                 ;    1242 #pragma warn-
                 ;    1243 void ResetTempBuffer (FADDRTYPE addr)
                 ;    1244 {
                 _ResetTempBuffer:
                 ;    1245 	#asm
                 ;    1246 		ldi		r22, (1 << RWWSRE) | (1 << SPMEN)
000e99 e161      		ldi		r22, (1 << RWWSRE) | (1 << SPMEN)
                 ;    1247 		rcall	spmSPM
000e9a dff0      		rcall	spmSPM
                 ;    1248 	#endasm
                 ;    1249 }
000e9b 9622      	ADIW R28,2
000e9c 9508      	RET
                 ;    1250 
                 ;    1251 void FillTempBuffer (unsigned short data, FADDRTYPE addr)
                 ;    1252 {
                 _FillTempBuffer:
                 ;    1253 	#ifdef USE_RAMPZ
                 ;    1254 		#asm
                 ;    1255 			ldd		r0, y+4			; Данные
                 ;    1256 			ldd		r1,	y+5
                 ;    1257 		#endasm
                 ;    1258 	#else
                 ;    1259 		#asm
                 ;    1260 			ldd		r0, y+2			; Данные
000e9d 800a      			ldd		r0, y+2			; Данные
                 ;    1261 			ldd		r1,	y+3
000e9e 801b      			ldd		r1,	y+3
                 ;    1262 		#endasm
                 ;    1263 	#endif
                 ;    1264 	#asm
                 ;    1265 		ldi		r22, (1 << SPMEN)	; Команда
000e9f e061      		ldi		r22, (1 << SPMEN)	; Команда
                 ;    1266 		rcall	spmSPM				; На выполнение
000ea0 dfea      		rcall	spmSPM				; На выполнение
                 ;    1267 	#endasm
                 ;    1268 }
000ea1 9624      	ADIW R28,4
000ea2 9508      	RET
                 ;    1269 
                 ;    1270 void PageErase (FADDRTYPE  addr)
                 ;    1271 {
                 _PageErase:
                 ;    1272 	#asm
                 ;    1273 		ldi		r22, (1 << PGERS) | (1 << SPMEN)
000ea3 e063      		ldi		r22, (1 << PGERS) | (1 << SPMEN)
                 ;    1274 		rcall	spmSPM
000ea4 dfe6      		rcall	spmSPM
                 ;    1275 	#endasm
                 ;    1276 }
000ea5 9622      	ADIW R28,2
000ea6 9508      	RET
                 ;    1277 
                 ;    1278 void PageWrite (FADDRTYPE addr)
                 ;    1279 {
                 _PageWrite:
                 ;    1280 	#asm
                 ;    1281 		ldi		r22, (1 << PGWRT) | (1 << SPMEN)
000ea7 e065      		ldi		r22, (1 << PGWRT) | (1 << SPMEN)
                 ;    1282 		rcall	spmSPM
000ea8 dfe2      		rcall	spmSPM
                 ;    1283 	#endasm
                 ;    1284 }
000ea9 9622      	ADIW R28,2
000eaa 9508      	RET
                 ;    1285 #pragma warn+
                 ;    1286 
                 ;    1287 void PageAccess (void)
                 ;    1288 {
                 _PageAccess:
                 ;    1289 	#asm
                 ;    1290 		ldi		r22, (1 << RWWSRE) | (1 << SPMEN)
000eab e161      		ldi		r22, (1 << RWWSRE) | (1 << SPMEN)
                 ;    1291 		rcall	spmSPM
000eac dfde      		rcall	spmSPM
                 ;    1292 	#endasm
                 ;    1293 }
000ead 9508      	RET
                 ;    1294 
                 ;    1295 // Запись страницы FLASH
                 ;    1296 void WriteFlash(void)
                 ;    1297 {
                 _WriteFlash:
                 ;    1298 	unsigned char a = 5;
                 ;    1299 	FADDRTYPE faddr;
                 ;    1300 
                 ;    1301 	// Получаю номер страницы
                 ;    1302 	#asm ("wdr");
000eae d144      	RCALL __SAVELOCR3
                 ;	a -> R16
                 ;	faddr -> R17,R18
000eaf e005      	LDI  R16,5
000eb0 95a8      	wdr
                 ;    1303 	faddr = GetWordBuff(a);
000eb1 d0cf      	RCALL SUBOPT_0x10
000eb2 2f1e
000eb3 2f2f      	__PUTW1R 17,18
                 ;    1304 	a+=2;							// вычитали 2 байта
000eb4 5f0e      	SUBI R16,-LOW(2)
                 ;    1305 	
                 ;    1306 	if (faddr >= PRGPAGES)
000eb5 3610
000eb6 e0e0
000eb7 072e      	__CPWRN 17,18,96
000eb8 f008      	BRLO _0x6C
                 ;    1307 	{
                 ;    1308 		while(1);	// Если неправильный номер страницы - непоправимая ошибка и вылет по вотчдогу
                 _0x6D:
000eb9 cfff      	RJMP _0x6D
                 ;    1309 	}	            
                 ;    1310 	
                 ;    1311 
                 ;    1312 	// Получаю адрес начала страницы
                 ;    1313 	faddr <<= (ZPAGEMSB + 1);
                 _0x6C:
000eba 2fa1
000ebb 2fb2      	__GETW2R 17,18
000ebc e0e6      	LDI  R30,LOW(6)
000ebd d0d5      	RCALL __LSLW12
000ebe 2f1e
000ebf 2f2f      	__PUTW1R 17,18
                 ;    1314 	
                 ;    1315 	// Загрузка данных в промежуточный буфер
                 ;    1316 	#asm ("wdr");
000ec0 95a8      	wdr
                 ;    1317 	ResetTempBuffer(faddr);
000ec1 932a      	ST   -Y,R18
000ec2 931a      	ST   -Y,R17
000ec3 dfd5      	RCALL _ResetTempBuffer
                 ;    1318 	do{
                 _0x71:
                 ;    1319 			FillTempBuffer(GetWordBuff(a), faddr);			// 
000ec4 d0bc      	RCALL SUBOPT_0x10
000ec5 93fa      	ST   -Y,R31
000ec6 93ea      	ST   -Y,R30
000ec7 932a      	ST   -Y,R18
000ec8 931a      	ST   -Y,R17
000ec9 dfd3      	RCALL _FillTempBuffer
                 ;    1320 			a+=2;
000eca 5f0e      	SUBI R16,-LOW(2)
                 ;    1321 			faddr += 2;
000ecb 5f1e
000ecc 4f2f      	__ADDWRN 17,18,2
                 ;    1322     	}while (faddr & (PAGESIZ-1)) ;	
000ecd 2fe1      	MOV  R30,R17
000ece 73ef      	ANDI R30,LOW(0x3F)
000ecf f7a1      	BRNE _0x71
                 ;    1323 
                 ;    1324 		// Сигналю, что все в порядке и можно посылать следующий
                 ;    1325 //		#asm ("wdr");
                 ;    1326 //		txBufferTWI[0] = 2;                   		// длина
                 ;    1327 //		txBufferTWI[1] = RES_OK;
                 ;    1328 //		txBufferTWI[2] = 2 + RES_OK;         // КС*/
                 ;    1329 
                 ;    1330 	// Восстанавливаю адрес начала страницы
                 ;    1331 	faddr -= PAGESIZ;
000ed0 5410
000ed1 4020      	__SUBWRN 17,18,64
                 ;    1332 
                 ;    1333 	// Стираю страницу
                 ;    1334 //	#asm ("wdr");
                 ;    1335 	PageErase(faddr);
000ed2 932a      	ST   -Y,R18
000ed3 931a      	ST   -Y,R17
000ed4 dfce      	RCALL _PageErase
                 ;    1336 	
                 ;    1337 	// Записываю страницу
                 ;    1338 	#asm ("wdr");
000ed5 95a8      	wdr
                 ;    1339 	PageWrite(faddr);
000ed6 932a      	ST   -Y,R18
000ed7 931a      	ST   -Y,R17
000ed8 dfce      	RCALL _PageWrite
                 ;    1340 
                 ;    1341 	// Разрешить адресацию области RWW
                 ;    1342 	#asm ("wdr");
000ed9 95a8      	wdr
                 ;    1343 	PageAccess();
000eda dfd0      	RCALL _PageAccess
                 ;    1344 
                 ;    1345 	// Сигналю, что все в порядке и можно посылать следующий
                 ;    1346 //	#asm ("wdr");
                 ;    1347 		txBufferTWI[Start_Position_for_Reply] = 2;                   		// длина
000edb e0e2      	LDI  R30,LOW(2)
000edc 93e0 0163 	__PUTB1MN _txBufferTWI,2
                 ;    1348 		txBufferTWI[Start_Position_for_Reply+1] = RES_OK;
000ede e0e1      	LDI  R30,LOW(1)
000edf 93e0 0164 	__PUTB1MN _txBufferTWI,3
                 ;    1349 		txBufferTWI[Start_Position_for_Reply+2] = 2 + RES_OK;         // КС*/
000ee1 e0e3      	LDI  R30,LOW(3)
000ee2 93e0 0165 	__PUTB1MN _txBufferTWI,4
                 ;    1350 }
000ee4 d115      	RCALL __LOADLOCR3
000ee5 9623      	ADIW R28,3
000ee6 9508      	RET
                 ;    1351  
                 ;    1352 ///////////////////////////////////////////////////////////////////////////////////////////
                 ;    1353 // Дешифрование программирующих данных
                 ;    1354 
                 ;    1355 unsigned long int next_rand = 1;
                 
                 	.DSEG
                 _next_rand:
000395           	.BYTE 0x4
                 ;    1356 unsigned char rand_cnt = 31;
                 ;    1357 
                 ;    1358 // Генератор псевдослучайной последовательности.
                 ;    1359 // За основу взяты IAR-овские исходники
                 ;    1360 
                 ;    1361 bit descramble = 0;					// Признак необходимости дешифрования
                 ;    1362 
                 ;    1363 unsigned char NextSeqByte(void)	// Очередной байт дешифрующей последовательности
                 ;    1364 {
                 
                 	.CSEG
                 _NextSeqByte:
                 ;    1365 	next_rand = next_rand * 1103515245 + 12345;
000ee7 91a0 0395 	LDS  R26,_next_rand
000ee9 91b0 0396 	LDS  R27,_next_rand+1
000eeb 9180 0397 	LDS  R24,_next_rand+2
000eed 9190 0398 	LDS  R25,_next_rand+3
000eef e6ed
000ef0 e4fe
000ef1 ec66
000ef2 e471      	__GETD1N 0x41C64E6D
000ef3 d0bd      	RCALL __MULD12U
000ef4 5ce7
000ef5 4cff
000ef6 4f6f
000ef7 4f7f      	__ADDD1N 12345
000ef8 93e0 0395 	STS  _next_rand,R30
000efa 93f0 0396 	STS  _next_rand+1,R31
000efc 9360 0397 	STS  _next_rand+2,R22
000efe 9370 0398 	STS  _next_rand+3,R23
                 ;    1366 	next_rand >>= 8;
000f00 91a0 0395 	LDS  R26,_next_rand
000f02 91b0 0396 	LDS  R27,_next_rand+1
000f04 9180 0397 	LDS  R24,_next_rand+2
000f06 9190 0398 	LDS  R25,_next_rand+3
000f08 e0e8      	LDI  R30,LOW(8)
000f09 d092      	RCALL __LSRD12
000f0a 93e0 0395 	STS  _next_rand,R30
000f0c 93f0 0396 	STS  _next_rand+1,R31
000f0e 9360 0397 	STS  _next_rand+2,R22
000f10 9370 0398 	STS  _next_rand+3,R23
                 ;    1367 	
                 ;    1368 	rand_cnt += 101;
000f12 e6e5      	LDI  R30,LOW(101)
000f13 0e7e      	ADD  R7,R30
                 ;    1369 		
                 ;    1370 	return rand_cnt ^ (unsigned char)next_rand;
000f14 91e0 0395 	LDS  R30,_next_rand
000f16 25e7      	EOR  R30,R7
000f17 9508      	RET
                 ;    1371 }
                 ;    1372 
                 ;    1373 void ResetDescrambling(void)		// Перезапуск генератора дешифрующей последовательности
                 ;    1374 {
                 _ResetDescrambling:
                 ;    1375 	next_rand = scrambling_seed;
000f18 e2ea      	LDI  R30,LOW(_scrambling_seed*2)
000f19 e1f8      	LDI  R31,HIGH(_scrambling_seed*2)
000f1a d0b6      	RCALL __GETW1PF
000f1b 2766      	CLR  R22
000f1c 2777      	CLR  R23
000f1d 93e0 0395 	STS  _next_rand,R30
000f1f 93f0 0396 	STS  _next_rand+1,R31
000f21 9360 0397 	STS  _next_rand+2,R22
000f23 9370 0398 	STS  _next_rand+3,R23
                 ;    1376 	rand_cnt = 31;
000f25 e1ef      	LDI  R30,LOW(31)
000f26 2e7e      	MOV  R7,R30
                 ;    1377 	descramble = 0;
000f27 94e8      	CLT
000f28 f821      	BLD  R2,1
                 ;    1378 }
000f29 9508      	RET
                 
                 _getchar:
000f2a 9b5f           sbis usr,rxc
000f2b cffe           rjmp _getchar
000f2c b1ec           in   r30,udr
000f2d 9508      	RET
                 _putchar:
000f2e 9b5d           sbis usr,udre
000f2f cffe           rjmp _putchar
000f30 81e8           ld   r30,y
000f31 b9ec           out  udr,r30
000f32 9621      	ADIW R28,1
000f33 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES
                 SUBOPT_0x0:
000f34 93fa      	ST   -Y,R31
000f35 93ea      	ST   -Y,R30
000f36 ceb8      	RJMP _calc_CRC
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES
                 SUBOPT_0x1:
000f37 e0f0      	LDI  R31,0
000f38 56e1      	SUBI R30,LOW(-_rxBufferTWI)
000f39 4ffe      	SBCI R31,HIGH(-_rxBufferTWI)
000f3a 81e0      	LD   R30,Z
000f3b 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES
                 SUBOPT_0x2:
000f3c 91e4      	LPM  R30,Z
000f3d e0f0      	LDI  R31,0
000f3e 01df      	MOVW R26,R30
000f3f 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES
                 SUBOPT_0x3:
000f40 91e4      	LPM  R30,Z
000f41 2ffe      	MOV  R31,R30
000f42 e0e0      	LDI  R30,0
000f43 2bea      	OR   R30,R26
000f44 2bfb      	OR   R31,R27
000f45 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES
                 SUBOPT_0x4:
000f46 efe6      	LDI  R30,LOW(54006)
000f47 edf2      	LDI  R31,HIGH(54006)
000f48 bdfd      	OUT  0x2C+1,R31
000f49 bdec      	OUT  0x2C,R30
000f4a 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 6 TIMES
                 SUBOPT_0x5:
000f4b de09      	RCALL _TWI_Transceiver_Busy
000f4c 30e0      	CPI  R30,0
000f4d 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES
                 SUBOPT_0x6:
000f4e 81e9      	LDD  R30,Y+1
000f4f 170e      	CP   R16,R30
000f50 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES
                 SUBOPT_0x7:
000f51 2fe0      	MOV  R30,R16
000f52 e0f0      	LDI  R31,0
000f53 56e7      	SUBI R30,LOW(-_TWI_buf_G2)
000f54 4ffd      	SBCI R31,HIGH(-_TWI_buf_G2)
000f55 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES
                 SUBOPT_0x8:
000f56 2fe0      	MOV  R30,R16
000f57 81aa      	LDD  R26,Y+2
000f58 81bb      	LDD  R27,Y+2+1
000f59 e0f0      	LDI  R31,0
000f5a 0fae      	ADD  R26,R30
000f5b 1fbf      	ADC  R27,R31
000f5c 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES
                 SUBOPT_0x9:
000f5d e0e0      	LDI  R30,LOW(0)
000f5e 93e0 0160 	STS  _TWI_statusReg,R30
000f60 efe8      	LDI  R30,LOW(248)
000f61 93e0 0394 	STS  _TWI_state_G2,R30
000f63 ece5      	LDI  R30,LOW(197)
000f64 bfe6      	OUT  0x36,R30
000f65 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES
                 SUBOPT_0xA:
000f66 91e0 0160 	LDS  R30,_TWI_statusReg
000f68 70e1      	ANDI R30,LOW(0x1)
000f69 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES
                 SUBOPT_0xB:
000f6a 2de6      	MOV  R30,R6
000f6b 9463      	INC  R6
000f6c e0f0      	LDI  R31,0
000f6d 56e7      	SUBI R30,LOW(-_TWI_buf_G2)
000f6e 4ffd      	SBCI R31,HIGH(-_TWI_buf_G2)
000f6f 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES
                 SUBOPT_0xC:
000f70 91e0 0160 	LDS  R30,_TWI_statusReg
000f72 60e1      	ORI  R30,1
000f73 93e0 0160 	STS  _TWI_statusReg,R30
000f75 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES
                 SUBOPT_0xD:
000f76 b1e1      	IN   R30,0x1
000f77 93e0 0394 	STS  _TWI_state_G2,R30
000f79 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES
                 SUBOPT_0xE:
000f7a e9ef      	LDI  R30,LOW(_rxBufferTWI)
000f7b e0f1      	LDI  R31,HIGH(_rxBufferTWI)
000f7c 93fa      	ST   -Y,R31
000f7d 93ea      	ST   -Y,R30
000f7e 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES
                 SUBOPT_0xF:
000f7f 93ea      	ST   -Y,R30
000f80 cdf3      	RJMP _TWI_Get_Data_From_Transceiver
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES
                 SUBOPT_0x10:
000f81 930a      	ST   -Y,R16
000f82 cd03      	RJMP _GetWordBuff
                 
                 _memcpyf:
000f83 8199      	ldd  r25,y+1
000f84 8188      	ld   r24,y
000f85 9600      	adiw r24,0
000f86 f041      	breq __memcpyf1
000f87 81bd      	ldd  r27,y+5
000f88 81ac      	ldd  r26,y+4
000f89 81fb      	ldd  r31,y+3
000f8a 81ea      	ldd  r30,y+2
                 __memcpyf0:
000f8b 9005      	lpm  r0,z+
000f8c 920d      	st   x+,r0
000f8d 9701      	sbiw r24,1
000f8e f7e1      	brne __memcpyf0
                 __memcpyf1:
000f8f 81fd      	ldd  r31,y+5
000f90 81ec      	ldd  r30,y+4
000f91 9626      	adiw r28,6
000f92 9508      	ret
                 
                 __LSLW12:
000f93 23ee      	TST  R30
000f94 2e0e      	MOV  R0,R30
000f95 01fd      	MOVW R30,R26
000f96 f021      	BREQ __LSLW12R
                 __LSLW12L:
000f97 0fee      	LSL  R30
000f98 1fff      	ROL  R31
000f99 940a      	DEC  R0
000f9a f7e1      	BRNE __LSLW12L
                 __LSLW12R:
000f9b 9508      	RET
                 
                 __LSRD12:
000f9c 23ee      	TST  R30
000f9d 2e0e      	MOV  R0,R30
000f9e 01fd      	MOVW R30,R26
000f9f 01bc      	MOVW R22,R24
000fa0 f031      	BREQ __LSRD12R
                 __LSRD12L:
000fa1 9576      	LSR  R23
000fa2 9567      	ROR  R22
000fa3 95f7      	ROR  R31
000fa4 95e7      	ROR  R30
000fa5 940a      	DEC  R0
000fa6 f7d1      	BRNE __LSRD12L
                 __LSRD12R:
000fa7 9508      	RET
                 
                 __LSLW4:
000fa8 0fee      	LSL  R30
000fa9 1fff      	ROL  R31
                 __LSLW3:
000faa 0fee      	LSL  R30
000fab 1fff      	ROL  R31
                 __LSLW2:
000fac 0fee      	LSL  R30
000fad 1fff      	ROL  R31
000fae 0fee      	LSL  R30
000faf 1fff      	ROL  R31
000fb0 9508      	RET
                 
                 __MULD12U:
000fb1 9f7a      	MUL  R23,R26
000fb2 2d70      	MOV  R23,R0
000fb3 9f6b      	MUL  R22,R27
000fb4 0d70      	ADD  R23,R0
000fb5 9ff8      	MUL  R31,R24
000fb6 0d70      	ADD  R23,R0
000fb7 9fe9      	MUL  R30,R25
000fb8 0d70      	ADD  R23,R0
000fb9 9f6a      	MUL  R22,R26
000fba 2d60      	MOV  R22,R0
000fbb 0d71      	ADD  R23,R1
000fbc 9ffb      	MUL  R31,R27
000fbd 0d60      	ADD  R22,R0
000fbe 1d71      	ADC  R23,R1
000fbf 9fe8      	MUL  R30,R24
000fc0 0d60      	ADD  R22,R0
000fc1 1d71      	ADC  R23,R1
000fc2 2788      	CLR  R24
000fc3 9ffa      	MUL  R31,R26
000fc4 2df0      	MOV  R31,R0
000fc5 0d61      	ADD  R22,R1
000fc6 1f78      	ADC  R23,R24
000fc7 9feb      	MUL  R30,R27
000fc8 0df0      	ADD  R31,R0
000fc9 1d61      	ADC  R22,R1
000fca 1f78      	ADC  R23,R24
000fcb 9fea      	MUL  R30,R26
000fcc 2de0      	MOV  R30,R0
000fcd 0df1      	ADD  R31,R1
000fce 1f68      	ADC  R22,R24
000fcf 1f78      	ADC  R23,R24
000fd0 9508      	RET
                 
                 __GETW1PF:
000fd1 9005      	LPM  R0,Z+
000fd2 91f4      	LPM  R31,Z
000fd3 2de0      	MOV  R30,R0
000fd4 9508      	RET
                 
                 __EEPROMRDB:
000fd5 99e1      	SBIC EECR,EEWE
000fd6 cffe      	RJMP __EEPROMRDB
000fd7 93ff      	PUSH R31
000fd8 b7ff      	IN   R31,SREG
000fd9 94f8      	CLI
000fda bbae      	OUT  EEARL,R26
000fdb bbbf      	OUT  EEARH,R27
000fdc 9ae0      	SBI  EECR,EERE
000fdd b3ed      	IN   R30,EEDR
000fde bfff      	OUT  SREG,R31
000fdf 91ff      	POP  R31
000fe0 9508      	RET
                 
                 __EEPROMWRB:
000fe1 99e1      	SBIC EECR,EEWE
000fe2 cffe      	RJMP __EEPROMWRB
000fe3 b79f      	IN   R25,SREG
000fe4 94f8      	CLI
000fe5 bbae      	OUT  EEARL,R26
000fe6 bbbf      	OUT  EEARH,R27
000fe7 9ae0      	SBI  EECR,EERE
000fe8 b38d      	IN   R24,EEDR
000fe9 17e8      	CP   R30,R24
000fea f019      	BREQ __EEPROMWRB0
000feb bbed      	OUT  EEDR,R30
000fec 9ae2      	SBI  EECR,EEMWE
000fed 9ae1      	SBI  EECR,EEWE
                 __EEPROMWRB0:
000fee bf9f      	OUT  SREG,R25
000fef 9508      	RET
                 
                 __SAVELOCR6:
000ff0 935a      	ST   -Y,R21
                 __SAVELOCR5:
000ff1 934a      	ST   -Y,R20
                 __SAVELOCR4:
000ff2 933a      	ST   -Y,R19
                 __SAVELOCR3:
000ff3 932a      	ST   -Y,R18
                 __SAVELOCR2:
000ff4 931a      	ST   -Y,R17
000ff5 930a      	ST   -Y,R16
000ff6 9508      	RET
                 
                 __LOADLOCR6:
000ff7 815d      	LDD  R21,Y+5
                 __LOADLOCR5:
000ff8 814c      	LDD  R20,Y+4
                 __LOADLOCR4:
000ff9 813b      	LDD  R19,Y+3
                 __LOADLOCR3:
000ffa 812a      	LDD  R18,Y+2
                 __LOADLOCR2:
000ffb 8119      	LDD  R17,Y+1
000ffc 8108      	LD   R16,Y
000ffd 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega8 register use summary:
r0 :  25 r1 :   8 r2 :   6 r3 :   0 r4 :   3 r5 :   2 r6 :   5 r7 :   3 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16:  34 r17:  25 r18:  18 r19:   3 r20:   6 r21:   4 r22:  24 r23:  20 
r24:  26 r25:  10 r26:  46 r27:  30 r28:  16 r29:   1 r30: 333 r31:  77 
x  :  15 y  :  95 z  :  16 
Registers used: 26 out of 35 (74.3%)

ATmega8 instruction use summary:
adc   :   9 add   :  15 adiw  :  15 and   :   0 andi  :   8 asr   :   0 
bclr  :   0 bld   :   5 brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 
break :   0 breq  :  21 brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 
brie  :   0 brlo  :   1 brlt  :   0 brmi  :   0 brne  :  37 brpl  :   0 
brsh  :   3 brtc  :   0 brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 
bst   :   0 cbi   :   0 cbr   :   0 clc   :   0 clh   :   0 cli   :   5 
cln   :   0 clr   :  11 cls   :   0 clt   :   2 clv   :   0 clz   :   0 
com   :   0 cp    :   7 cpc   :   7 cpi   :  32 cpse  :   0 dec   :   3 
eor   :   5 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :  15 inc   :   1 ld    :  22 ldd   :  35 ldi   : 121 lds   :  27 
lpm   :  13 lsl   :   6 lsr   :   1 mov   :  28 movw  :  20 mul   :  10 
muls  :   0 mulsu :   0 neg   :   0 nop   :   4 or    :   4 ori   :   5 
out   :  35 pop   :   6 push  :   6 rcall :  93 ret   :  51 reti  :   1 
rjmp  :  63 rol   :   5 ror   :   3 sbc   :   0 sbci  :  10 sbi   :   4 
sbic  :   2 sbis  :   2 sbiw  :   5 sbr   :   0 sbrc  :   1 sbrs  :   1 
sec   :   0 seh   :   0 sei   :   1 sen   :   0 ser   :   0 ses   :   0 
set   :   3 sev   :   0 sez   :   0 sleep :   0 spm   :   1 st    :  47 
std   :   9 sts   :  45 sub   :   0 subi  :  19 swap  :   0 tst   :   3 
wdr   :   5 
Instructions used: 57 out of 109 (52.3%)

ATmega8 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x001800 0x001ffc   1982     62   2044    8192  25.0%
[.dseg] 0x000060 0x000399      0    569    569    1024  55.6%
[.eseg] 0x000000 0x000021      0     33     33     512   6.4%

Assembly complete, 0 errors, 7 warnings
