#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Nov  7 13:44:53 2022
# Process ID: 9228
# Current directory: D:/Progetti_VHDL/Esercizio_9_no_tappo/Esercizio_9_no_tappo.runs/synth_1
# Command line: vivado.exe -log UART2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART2.tcl
# Log file: D:/Progetti_VHDL/Esercizio_9_no_tappo/Esercizio_9_no_tappo.runs/synth_1/UART2.vds
# Journal file: D:/Progetti_VHDL/Esercizio_9_no_tappo/Esercizio_9_no_tappo.runs/synth_1\vivado.jou
# Running On: MagicBook-Domenico, OS: Windows, CPU Frequency: 2994 MHz, CPU Physical cores: 12, Host memory: 16505 MB
#-----------------------------------------------------------
source UART2.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1276.211 ; gain = 8.742
Command: read_checkpoint -auto_incremental -incremental D:/Progetti_VHDL/Esercizio_9_no_tappo/Esercizio_9_no_tappo.srcs/utils_1/imports/synth_1/UART2.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Progetti_VHDL/Esercizio_9_no_tappo/Esercizio_9_no_tappo.srcs/utils_1/imports/synth_1/UART2.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top UART2 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17424
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1276.211 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART2' [D:/Progetti_VHDL/Esercizio_9_no_tappo/Esercizio_9_no_tappo.srcs/sources_1/new/2_UART.vhd:44]
INFO: [Synth 8-3491] module 'UARTcomponent' declared at 'D:/Progetti_VHDL/Esercizio_9_no_tappo/Esercizio_9_no_tappo.srcs/sources_1/imports/new/UARTcomponent.vhd:60' bound to instance 'UART_TX' of component 'UARTcomponent' [D:/Progetti_VHDL/Esercizio_9_no_tappo/Esercizio_9_no_tappo.srcs/sources_1/new/2_UART.vhd:74]
INFO: [Synth 8-638] synthesizing module 'UARTcomponent' [D:/Progetti_VHDL/Esercizio_9_no_tappo/Esercizio_9_no_tappo.srcs/sources_1/imports/new/UARTcomponent.vhd:87]
	Parameter BAUD_DIVIDE_G bound to: 14 - type: integer 
	Parameter BAUD_RATE_G bound to: 231 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UARTcomponent' (0#1) [D:/Progetti_VHDL/Esercizio_9_no_tappo/Esercizio_9_no_tappo.srcs/sources_1/imports/new/UARTcomponent.vhd:87]
INFO: [Synth 8-3491] module 'UARTcomponent' declared at 'D:/Progetti_VHDL/Esercizio_9_no_tappo/Esercizio_9_no_tappo.srcs/sources_1/imports/new/UARTcomponent.vhd:60' bound to instance 'UART_RX' of component 'UARTcomponent' [D:/Progetti_VHDL/Esercizio_9_no_tappo/Esercizio_9_no_tappo.srcs/sources_1/new/2_UART.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'UART2' (0#1) [D:/Progetti_VHDL/Esercizio_9_no_tappo/Esercizio_9_no_tappo.srcs/sources_1/new/2_UART.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1276.211 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1276.211 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1276.211 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1276.211 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Progetti_VHDL/Esercizio_9_no_tappo/Esercizio_9_no_tappo.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK'. [D:/Progetti_VHDL/Esercizio_9_no_tappo/Esercizio_9_no_tappo.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Progetti_VHDL/Esercizio_9_no_tappo/Esercizio_9_no_tappo.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATAIN[0]'. [D:/Progetti_VHDL/Esercizio_9_no_tappo/Esercizio_9_no_tappo.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Progetti_VHDL/Esercizio_9_no_tappo/Esercizio_9_no_tappo.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATAIN[1]'. [D:/Progetti_VHDL/Esercizio_9_no_tappo/Esercizio_9_no_tappo.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Progetti_VHDL/Esercizio_9_no_tappo/Esercizio_9_no_tappo.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATAIN[2]'. [D:/Progetti_VHDL/Esercizio_9_no_tappo/Esercizio_9_no_tappo.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Progetti_VHDL/Esercizio_9_no_tappo/Esercizio_9_no_tappo.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATAIN[3]'. [D:/Progetti_VHDL/Esercizio_9_no_tappo/Esercizio_9_no_tappo.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Progetti_VHDL/Esercizio_9_no_tappo/Esercizio_9_no_tappo.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATAIN[4]'. [D:/Progetti_VHDL/Esercizio_9_no_tappo/Esercizio_9_no_tappo.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Progetti_VHDL/Esercizio_9_no_tappo/Esercizio_9_no_tappo.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATAIN[5]'. [D:/Progetti_VHDL/Esercizio_9_no_tappo/Esercizio_9_no_tappo.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Progetti_VHDL/Esercizio_9_no_tappo/Esercizio_9_no_tappo.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATAIN[6]'. [D:/Progetti_VHDL/Esercizio_9_no_tappo/Esercizio_9_no_tappo.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Progetti_VHDL/Esercizio_9_no_tappo/Esercizio_9_no_tappo.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATAIN[7]'. [D:/Progetti_VHDL/Esercizio_9_no_tappo/Esercizio_9_no_tappo.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Progetti_VHDL/Esercizio_9_no_tappo/Esercizio_9_no_tappo.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RST'. [D:/Progetti_VHDL/Esercizio_9_no_tappo/Esercizio_9_no_tappo.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Progetti_VHDL/Esercizio_9_no_tappo/Esercizio_9_no_tappo.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TXD'. [D:/Progetti_VHDL/Esercizio_9_no_tappo/Esercizio_9_no_tappo.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Progetti_VHDL/Esercizio_9_no_tappo/Esercizio_9_no_tappo.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RXD'. [D:/Progetti_VHDL/Esercizio_9_no_tappo/Esercizio_9_no_tappo.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:184]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Progetti_VHDL/Esercizio_9_no_tappo/Esercizio_9_no_tappo.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:184]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Progetti_VHDL/Esercizio_9_no_tappo/Esercizio_9_no_tappo.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Progetti_VHDL/Esercizio_9_no_tappo/Esercizio_9_no_tappo.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/UART2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/UART2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1353.637 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1353.637 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1353.637 ; gain = 77.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1353.637 ; gain = 77.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1353.637 ; gain = 77.426
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'strCur_reg' in module 'UARTcomponent'
INFO: [Synth 8-802] inferred FSM for state register 'sttCur_reg' in module 'UARTcomponent'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sttidle |                            00001 |                              000
             stttransfer |                            00010 |                              001
                sttdelay |                            00100 |                              011
                sttshift |                            01000 |                              010
            sttwaitwrite |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sttCur_reg' using encoding 'one-hot' in module 'UARTcomponent'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 stridle |                           000001 |                              000
           streightdelay |                           000010 |                              001
             strwaitfor0 |                           000100 |                              011
            strcheckstop |                           001000 |                              101
             strwaitfor1 |                           010000 |                              100
              strgetdata |                           100000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'strCur_reg' using encoding 'one-hot' in module 'UARTcomponent'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1353.637 ; gain = 77.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 6     
+---XORs : 
	   8 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   11 Bit        Muxes := 2     
	   6 Input    6 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 10    
	   5 Input    5 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 8     
	   5 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (UART_TX/FSM_onehot_strCur_reg[5]) is unused and will be removed from module UART2.
WARNING: [Synth 8-3332] Sequential element (UART_TX/FSM_onehot_strCur_reg[4]) is unused and will be removed from module UART2.
WARNING: [Synth 8-3332] Sequential element (UART_TX/FSM_onehot_strCur_reg[3]) is unused and will be removed from module UART2.
WARNING: [Synth 8-3332] Sequential element (UART_TX/FSM_onehot_strCur_reg[2]) is unused and will be removed from module UART2.
WARNING: [Synth 8-3332] Sequential element (UART_TX/FSM_onehot_strCur_reg[1]) is unused and will be removed from module UART2.
WARNING: [Synth 8-3332] Sequential element (UART_TX/FSM_onehot_strCur_reg[0]) is unused and will be removed from module UART2.
WARNING: [Synth 8-3332] Sequential element (UART_RX/FSM_onehot_sttCur_reg[4]) is unused and will be removed from module UART2.
WARNING: [Synth 8-3332] Sequential element (UART_RX/FSM_onehot_sttCur_reg[3]) is unused and will be removed from module UART2.
WARNING: [Synth 8-3332] Sequential element (UART_RX/FSM_onehot_sttCur_reg[2]) is unused and will be removed from module UART2.
WARNING: [Synth 8-3332] Sequential element (UART_RX/FSM_onehot_sttCur_reg[1]) is unused and will be removed from module UART2.
WARNING: [Synth 8-3332] Sequential element (UART_RX/FSM_onehot_sttCur_reg[0]) is unused and will be removed from module UART2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1353.637 ; gain = 77.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1353.637 ; gain = 77.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1353.637 ; gain = 77.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1353.637 ; gain = 77.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1353.637 ; gain = 77.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1353.637 ; gain = 77.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1353.637 ; gain = 77.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1353.637 ; gain = 77.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1353.637 ; gain = 77.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1353.637 ; gain = 77.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|UART2       | UART_RX/rdSReg_reg[7] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |     5|
|4     |LUT2   |    10|
|5     |LUT3   |    16|
|6     |LUT4   |    15|
|7     |LUT5   |     7|
|8     |LUT6   |     8|
|9     |SRL16E |     1|
|10    |FDRE   |    70|
|11    |FDSE   |     2|
|12    |IBUF   |    11|
|13    |OBUF   |     8|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1353.637 ; gain = 77.426
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 1353.637 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1353.637 ; gain = 77.426
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1353.637 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1353.637 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: a54d500b
INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 24 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1353.637 ; gain = 77.426
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/Progetti_VHDL/Esercizio_9_no_tappo/Esercizio_9_no_tappo.runs/synth_1/UART2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file UART2_utilization_synth.rpt -pb UART2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov  7 13:45:37 2022...
