verilog xil_defaultlib --include "../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/1313/hdl" --include "../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog" --include "../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog" --include "../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/6851/hdl/verilog" --include "../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/82bb/hdl/verilog" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/e030/hdl/verilog/pseudo_random.v" \
"../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/e030/hdl/verilog/mem_write_hw_CONTROL_BUS_s_axi.v" \
"../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/e030/hdl/verilog/mem_write.v" \
"../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/e030/hdl/verilog/mem_write_hw.v" \
"../../../bd/design_1/ip/design_1_mem_write_hw_0_0/sim/design_1_mem_write_hw_0_0.v" \
"../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/0b9b/hdl/verilog/mem_read_hw.v" \
"../../../../mem_test_rw_seperate.srcs/sources_1/bd/design_1/ipshared/0b9b/hdl/verilog/mem_read_hw_CONTROL_BUS_s_axi.v" \
"../../../bd/design_1/ip/design_1_mem_read_hw_0_0/sim/design_1_mem_read_hw_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_2/sim/design_1_xbar_2.v" \
"../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/sim/bd_f60c.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/sim/bd_f60c_ila_lib_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_2/sim/bd_f60c_slot_1_aw_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_3/sim/bd_f60c_slot_1_w_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_4/sim/bd_f60c_slot_1_b_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_5/sim/bd_f60c_slot_1_ar_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_6/sim/bd_f60c_slot_1_r_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/sim/design_1_system_ila_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_s01_data_fifo_0/sim/design_1_s01_data_fifo_0.v" \
"../../../bd/design_1/ip/design_1_s00_data_fifo_0/sim/design_1_s00_data_fifo_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
