--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Mon Jul 01 11:45:35 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     zimaux
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk2 [get_nets \comm_spi/iclk]
            78 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 494.788ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFNR   C              \comm_spi/bit_cnt_1603__i0  (from \comm_spi/iclk +)
   Destination:    SB_DFFR    D              \comm_spi/data_rx_i1  (to \comm_spi/iclk +)

   Delay:                   5.079ns  (23.3% logic, 76.7% route), 3 logic levels.

 Constraint Details:

      5.079ns data_path \comm_spi/bit_cnt_1603__i0 to \comm_spi/data_rx_i1 meets
    500.000ns delay constraint less
      0.133ns L_S requirement (totaling 499.867ns) by 494.788ns

 Path Details: \comm_spi/bit_cnt_1603__i0 to \comm_spi/data_rx_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \comm_spi/bit_cnt_1603__i0 (from \comm_spi/iclk)
Route         5   e 1.441                                  \comm_spi/bit_cnt[0]
LUT4        ---     0.408             I1 to O              \comm_spi/i2_3_lut
Route         8   e 1.435                                  \comm_spi/n12175
LUT4        ---     0.408             I1 to O              \comm_spi/i1_2_lut_3_lut_adj_15
Route         1   e 1.020                                  \comm_spi/DOUT_7__N_784
                  --------
                    5.079  (23.3% logic, 76.7% route), 3 logic levels.


Passed:  The following path meets requirements by 494.788ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFNR   C              \comm_spi/bit_cnt_1603__i0  (from \comm_spi/iclk +)
   Destination:    SB_DFFR    D              \comm_spi/data_rx_i2  (to \comm_spi/iclk +)

   Delay:                   5.079ns  (23.3% logic, 76.7% route), 3 logic levels.

 Constraint Details:

      5.079ns data_path \comm_spi/bit_cnt_1603__i0 to \comm_spi/data_rx_i2 meets
    500.000ns delay constraint less
      0.133ns L_S requirement (totaling 499.867ns) by 494.788ns

 Path Details: \comm_spi/bit_cnt_1603__i0 to \comm_spi/data_rx_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \comm_spi/bit_cnt_1603__i0 (from \comm_spi/iclk)
Route         5   e 1.441                                  \comm_spi/bit_cnt[0]
LUT4        ---     0.408             I1 to O              \comm_spi/i2_3_lut
Route         8   e 1.435                                  \comm_spi/n12175
LUT4        ---     0.408             I1 to O              \comm_spi/i1_2_lut_3_lut_adj_14
Route         1   e 1.020                                  \comm_spi/DOUT_7__N_783
                  --------
                    5.079  (23.3% logic, 76.7% route), 3 logic levels.


Passed:  The following path meets requirements by 494.788ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SB_DFFNR   C              \comm_spi/bit_cnt_1603__i0  (from \comm_spi/iclk +)
   Destination:    SB_DFFR    D              \comm_spi/data_rx_i3  (to \comm_spi/iclk +)

   Delay:                   5.079ns  (23.3% logic, 76.7% route), 3 logic levels.

 Constraint Details:

      5.079ns data_path \comm_spi/bit_cnt_1603__i0 to \comm_spi/data_rx_i3 meets
    500.000ns delay constraint less
      0.133ns L_S requirement (totaling 499.867ns) by 494.788ns

 Path Details: \comm_spi/bit_cnt_1603__i0 to \comm_spi/data_rx_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.367              C to Q              \comm_spi/bit_cnt_1603__i0 (from \comm_spi/iclk)
Route         5   e 1.441                                  \comm_spi/bit_cnt[0]
LUT4        ---     0.408             I1 to O              \comm_spi/i2_3_lut
Route         8   e 1.435                                  \comm_spi/n12175
LUT4        ---     0.408             I1 to O              \comm_spi/i1_2_lut_3_lut_adj_13
Route         1   e 1.020                                  \comm_spi/DOUT_7__N_782
                  --------
                    5.079  (23.3% logic, 76.7% route), 3 logic levels.

Report: 5.212 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 1000.000000 -name clk1 [get_nets clk_16MHz]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets clk_32MHz]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk2 [get_nets \comm_spi/iclk]          |  1000.000 ns|    10.424 ns|     3  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets clk_16MHz]               |            -|            -|     0  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk_32MHz]               |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  78 paths, 50 nets, and 110 connections (2.1% coverage)


Peak memory: 61648896 bytes, TRCE: 733184 bytes, DLYMAN: 212992 bytes
CPU_TIME_REPORT: 0 secs 
