INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/circle_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circle_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/cm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ireg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/mireg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mireg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/signex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/model_com/model_com.srcs/sim_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
