\hypertarget{struct_a_d_c___mem_map}{}\section{A\+D\+C\+\_\+\+Mem\+Map Struct Reference}
\label{struct_a_d_c___mem_map}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a076d9aea70802056237207e2503e8a52}{S\+C1} \mbox{[}2\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a50355545bc85131128f24459e40f1711}{C\+F\+G1}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a46dbb5345ab79894e02fafa7ba9d8523}{C\+F\+G2}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a4842350fea7d6ad275fccc0396f05feb}{R} \mbox{[}2\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a4951f828bd61ae3b9357b256b68cc980}{C\+V1}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_afd9792b1696c6e49b9e5185e1e3fc256}{C\+V2}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a1399484db9fbc995729c65d45e3b2557}{S\+C2}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a811b861e1df65459f3a67a73255cc96b}{S\+C3}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a917f361e89fd45e7bf2e7733fda76f86}{O\+F\+S}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_aced9d6037d771813e327ae3924bc4f6a}{P\+G}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_ac87ddc65facdf3933d71e874b9275745}{M\+G}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_acac4a93dc04aede7fd824d16b6810a45}{C\+L\+P\+D}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_ab05c59171a0798d67bac0442294ace5c}{C\+L\+P\+S}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_aa37bf517bbdb99a00864e6ecb1122a6c}{C\+L\+P4}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a3f5dd3a4999f81c45c41be08a3849b98}{C\+L\+P3}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a225ce534c9832c8555edd6473b59a41d}{C\+L\+P2}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a64450733d1755c38f9466f948ed168c5}{C\+L\+P1}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a8297494e7932e271cc59eb5aa896a10e}{C\+L\+P0}
\item 
\hypertarget{struct_a_d_c___mem_map_a71277aaa40be4473ac2521981f273bd3}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}4\mbox{]}\label{struct_a_d_c___mem_map_a71277aaa40be4473ac2521981f273bd3}

\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a42f179fbfbc8051ccb50bc11792ef3ee}{C\+L\+M\+D}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_aef7c15535415480c4d2ca4d7cc86deab}{C\+L\+M\+S}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_aead273022ba55e043f5e0a81d9c5b7c8}{C\+L\+M4}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_aadc0a60c45854df3d46a33790759ef5f}{C\+L\+M3}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a4efbf939e8f39accffa83b16f9607587}{C\+L\+M2}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a846cc51f8b255a74920d53c497e690ee}{C\+L\+M1}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___mem_map_a511c5f41f61227c49738a729b856bc26}{C\+L\+M0}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
A\+D\+C -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_a_d_c___mem_map_a50355545bc85131128f24459e40f1711}{}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+F\+G1@{C\+F\+G1}}
\index{C\+F\+G1@{C\+F\+G1}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{C\+F\+G1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+F\+G1}\label{struct_a_d_c___mem_map_a50355545bc85131128f24459e40f1711}
A\+D\+C Configuration Register 1, offset\+: 0x8 \hypertarget{struct_a_d_c___mem_map_a46dbb5345ab79894e02fafa7ba9d8523}{}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+F\+G2@{C\+F\+G2}}
\index{C\+F\+G2@{C\+F\+G2}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{C\+F\+G2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+F\+G2}\label{struct_a_d_c___mem_map_a46dbb5345ab79894e02fafa7ba9d8523}
A\+D\+C Configuration Register 2, offset\+: 0x\+C \hypertarget{struct_a_d_c___mem_map_a511c5f41f61227c49738a729b856bc26}{}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+M0@{C\+L\+M0}}
\index{C\+L\+M0@{C\+L\+M0}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{C\+L\+M0}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+L\+M0}\label{struct_a_d_c___mem_map_a511c5f41f61227c49738a729b856bc26}
A\+D\+C Minus-\/\+Side General Calibration Value Register, offset\+: 0x6\+C \hypertarget{struct_a_d_c___mem_map_a846cc51f8b255a74920d53c497e690ee}{}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+M1@{C\+L\+M1}}
\index{C\+L\+M1@{C\+L\+M1}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{C\+L\+M1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+L\+M1}\label{struct_a_d_c___mem_map_a846cc51f8b255a74920d53c497e690ee}
A\+D\+C Minus-\/\+Side General Calibration Value Register, offset\+: 0x68 \hypertarget{struct_a_d_c___mem_map_a4efbf939e8f39accffa83b16f9607587}{}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+M2@{C\+L\+M2}}
\index{C\+L\+M2@{C\+L\+M2}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{C\+L\+M2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+L\+M2}\label{struct_a_d_c___mem_map_a4efbf939e8f39accffa83b16f9607587}
A\+D\+C Minus-\/\+Side General Calibration Value Register, offset\+: 0x64 \hypertarget{struct_a_d_c___mem_map_aadc0a60c45854df3d46a33790759ef5f}{}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+M3@{C\+L\+M3}}
\index{C\+L\+M3@{C\+L\+M3}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{C\+L\+M3}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+L\+M3}\label{struct_a_d_c___mem_map_aadc0a60c45854df3d46a33790759ef5f}
A\+D\+C Minus-\/\+Side General Calibration Value Register, offset\+: 0x60 \hypertarget{struct_a_d_c___mem_map_aead273022ba55e043f5e0a81d9c5b7c8}{}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+M4@{C\+L\+M4}}
\index{C\+L\+M4@{C\+L\+M4}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{C\+L\+M4}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+L\+M4}\label{struct_a_d_c___mem_map_aead273022ba55e043f5e0a81d9c5b7c8}
A\+D\+C Minus-\/\+Side General Calibration Value Register, offset\+: 0x5\+C \hypertarget{struct_a_d_c___mem_map_a42f179fbfbc8051ccb50bc11792ef3ee}{}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+M\+D@{C\+L\+M\+D}}
\index{C\+L\+M\+D@{C\+L\+M\+D}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{C\+L\+M\+D}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+L\+M\+D}\label{struct_a_d_c___mem_map_a42f179fbfbc8051ccb50bc11792ef3ee}
A\+D\+C Minus-\/\+Side General Calibration Value Register, offset\+: 0x54 \hypertarget{struct_a_d_c___mem_map_aef7c15535415480c4d2ca4d7cc86deab}{}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+M\+S@{C\+L\+M\+S}}
\index{C\+L\+M\+S@{C\+L\+M\+S}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{C\+L\+M\+S}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+L\+M\+S}\label{struct_a_d_c___mem_map_aef7c15535415480c4d2ca4d7cc86deab}
A\+D\+C Minus-\/\+Side General Calibration Value Register, offset\+: 0x58 \hypertarget{struct_a_d_c___mem_map_a8297494e7932e271cc59eb5aa896a10e}{}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+P0@{C\+L\+P0}}
\index{C\+L\+P0@{C\+L\+P0}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{C\+L\+P0}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+L\+P0}\label{struct_a_d_c___mem_map_a8297494e7932e271cc59eb5aa896a10e}
A\+D\+C Plus-\/\+Side General Calibration Value Register, offset\+: 0x4\+C \hypertarget{struct_a_d_c___mem_map_a64450733d1755c38f9466f948ed168c5}{}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+P1@{C\+L\+P1}}
\index{C\+L\+P1@{C\+L\+P1}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{C\+L\+P1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+L\+P1}\label{struct_a_d_c___mem_map_a64450733d1755c38f9466f948ed168c5}
A\+D\+C Plus-\/\+Side General Calibration Value Register, offset\+: 0x48 \hypertarget{struct_a_d_c___mem_map_a225ce534c9832c8555edd6473b59a41d}{}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+P2@{C\+L\+P2}}
\index{C\+L\+P2@{C\+L\+P2}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{C\+L\+P2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+L\+P2}\label{struct_a_d_c___mem_map_a225ce534c9832c8555edd6473b59a41d}
A\+D\+C Plus-\/\+Side General Calibration Value Register, offset\+: 0x44 \hypertarget{struct_a_d_c___mem_map_a3f5dd3a4999f81c45c41be08a3849b98}{}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+P3@{C\+L\+P3}}
\index{C\+L\+P3@{C\+L\+P3}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{C\+L\+P3}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+L\+P3}\label{struct_a_d_c___mem_map_a3f5dd3a4999f81c45c41be08a3849b98}
A\+D\+C Plus-\/\+Side General Calibration Value Register, offset\+: 0x40 \hypertarget{struct_a_d_c___mem_map_aa37bf517bbdb99a00864e6ecb1122a6c}{}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+P4@{C\+L\+P4}}
\index{C\+L\+P4@{C\+L\+P4}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{C\+L\+P4}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+L\+P4}\label{struct_a_d_c___mem_map_aa37bf517bbdb99a00864e6ecb1122a6c}
A\+D\+C Plus-\/\+Side General Calibration Value Register, offset\+: 0x3\+C \hypertarget{struct_a_d_c___mem_map_acac4a93dc04aede7fd824d16b6810a45}{}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+P\+D@{C\+L\+P\+D}}
\index{C\+L\+P\+D@{C\+L\+P\+D}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{C\+L\+P\+D}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+L\+P\+D}\label{struct_a_d_c___mem_map_acac4a93dc04aede7fd824d16b6810a45}
A\+D\+C Plus-\/\+Side General Calibration Value Register, offset\+: 0x34 \hypertarget{struct_a_d_c___mem_map_ab05c59171a0798d67bac0442294ace5c}{}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+L\+P\+S@{C\+L\+P\+S}}
\index{C\+L\+P\+S@{C\+L\+P\+S}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{C\+L\+P\+S}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+L\+P\+S}\label{struct_a_d_c___mem_map_ab05c59171a0798d67bac0442294ace5c}
A\+D\+C Plus-\/\+Side General Calibration Value Register, offset\+: 0x38 \hypertarget{struct_a_d_c___mem_map_a4951f828bd61ae3b9357b256b68cc980}{}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+V1@{C\+V1}}
\index{C\+V1@{C\+V1}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{C\+V1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+V1}\label{struct_a_d_c___mem_map_a4951f828bd61ae3b9357b256b68cc980}
Compare Value Registers, offset\+: 0x18 \hypertarget{struct_a_d_c___mem_map_afd9792b1696c6e49b9e5185e1e3fc256}{}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!C\+V2@{C\+V2}}
\index{C\+V2@{C\+V2}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{C\+V2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t C\+V2}\label{struct_a_d_c___mem_map_afd9792b1696c6e49b9e5185e1e3fc256}
Compare Value Registers, offset\+: 0x1\+C \hypertarget{struct_a_d_c___mem_map_ac87ddc65facdf3933d71e874b9275745}{}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!M\+G@{M\+G}}
\index{M\+G@{M\+G}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{M\+G}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t M\+G}\label{struct_a_d_c___mem_map_ac87ddc65facdf3933d71e874b9275745}
A\+D\+C Minus-\/\+Side Gain Register, offset\+: 0x30 \hypertarget{struct_a_d_c___mem_map_a917f361e89fd45e7bf2e7733fda76f86}{}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!O\+F\+S@{O\+F\+S}}
\index{O\+F\+S@{O\+F\+S}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{O\+F\+S}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t O\+F\+S}\label{struct_a_d_c___mem_map_a917f361e89fd45e7bf2e7733fda76f86}
A\+D\+C Offset Correction Register, offset\+: 0x28 \hypertarget{struct_a_d_c___mem_map_aced9d6037d771813e327ae3924bc4f6a}{}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!P\+G@{P\+G}}
\index{P\+G@{P\+G}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{P\+G}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t P\+G}\label{struct_a_d_c___mem_map_aced9d6037d771813e327ae3924bc4f6a}
A\+D\+C Plus-\/\+Side Gain Register, offset\+: 0x2\+C \hypertarget{struct_a_d_c___mem_map_a4842350fea7d6ad275fccc0396f05feb}{}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!R@{R}}
\index{R@{R}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t R\mbox{[}2\mbox{]}}\label{struct_a_d_c___mem_map_a4842350fea7d6ad275fccc0396f05feb}
A\+D\+C Data Result Register, array offset\+: 0x10, array step\+: 0x4 \hypertarget{struct_a_d_c___mem_map_a076d9aea70802056237207e2503e8a52}{}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!S\+C1@{S\+C1}}
\index{S\+C1@{S\+C1}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{S\+C1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+C1\mbox{[}2\mbox{]}}\label{struct_a_d_c___mem_map_a076d9aea70802056237207e2503e8a52}
A\+D\+C Status and Control Registers 1, array offset\+: 0x0, array step\+: 0x4 \hypertarget{struct_a_d_c___mem_map_a1399484db9fbc995729c65d45e3b2557}{}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!S\+C2@{S\+C2}}
\index{S\+C2@{S\+C2}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{S\+C2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+C2}\label{struct_a_d_c___mem_map_a1399484db9fbc995729c65d45e3b2557}
Status and Control Register 2, offset\+: 0x20 \hypertarget{struct_a_d_c___mem_map_a811b861e1df65459f3a67a73255cc96b}{}\index{A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}!S\+C3@{S\+C3}}
\index{S\+C3@{S\+C3}!A\+D\+C\+\_\+\+Mem\+Map@{A\+D\+C\+\_\+\+Mem\+Map}}
\subsubsection[{S\+C3}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t S\+C3}\label{struct_a_d_c___mem_map_a811b861e1df65459f3a67a73255cc96b}
Status and Control Register 3, offset\+: 0x24 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+L\+U\+I\+S\+A\+L\+F\+O\+N\+S\+O/\+Documents/\+Git\+Hub/\+A\+L\+U\+T\+E\+C\+H/\+Ejecuci√≥n/\+A\+L\+U\+T\+E\+C\+H/\+Project\+\_\+\+Headers/\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}\end{DoxyCompactItemize}
