

================================================================
== Vitis HLS Report for 'needwun'
================================================================
* Date:           Thu Sep  1 13:26:58 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        nw_HLS
* Solution:       nw_HLS (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  10.574 ns|     0.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- init_row  |      129|      129|         1|          1|          1|   129|       yes|
        |- init_col  |      129|      129|         1|          1|          1|   129|       yes|
        |- fill_out  |    49920|    49920|       390|          -|          -|   128|        no|
        | + fill_in  |      386|      386|         6|          3|          1|   128|       yes|
        |- trace     |        ?|        ?|         3|          1|          1|     ?|       yes|
        |- pad_a     |        ?|        ?|         1|          1|          1|     ?|       yes|
        |- pad_b     |        ?|        ?|         1|          1|          1|     ?|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 3, depth = 6
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 1
  * Pipeline-5: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 6
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 1, States = { 4 }
  Pipeline-2 : II = 3, D = 6, States = { 8 9 10 11 12 13 }
  Pipeline-3 : II = 1, D = 3, States = { 15 16 17 }
  Pipeline-4 : II = 1, D = 1, States = { 19 }
  Pipeline-5 : II = 1, D = 1, States = { 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 4 
5 --> 6 
6 --> 7 15 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 14 11 
11 --> 12 
12 --> 13 
13 --> 8 
14 --> 6 
15 --> 16 
16 --> 18 17 
17 --> 15 
18 --> 22 19 
19 --> 20 19 
20 --> 21 
21 --> 22 21 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9"   --->   Operation 23 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %SEQA, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty = specmemcore i32 @_ssdm_op_SpecMemCore, i8 %SEQA, i32 666, i32 17, i32 1"   --->   Operation 25 'specmemcore' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %SEQA, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %SEQA"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %SEQB, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty_24 = specmemcore i32 @_ssdm_op_SpecMemCore, i8 %SEQB, i32 666, i32 17, i32 1"   --->   Operation 29 'specmemcore' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %SEQB, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %SEQB"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %alignedA, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%empty_25 = specmemcore i32 @_ssdm_op_SpecMemCore, i8 %alignedA, i32 666, i32 17, i32 1"   --->   Operation 33 'specmemcore' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %alignedA, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %alignedA"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %alignedB, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_6, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%empty_26 = specmemcore i32 @_ssdm_op_SpecMemCore, i8 %alignedB, i32 666, i32 17, i32 1"   --->   Operation 37 'specmemcore' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %alignedB, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %alignedB"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%empty_27 = specmemcore i32 @_ssdm_op_SpecMemCore, i32 %M, i32 666, i32 17, i32 1"   --->   Operation 41 'specmemcore' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ptr, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%empty_28 = specmemcore i32 @_ssdm_op_SpecMemCore, i8 %ptr, i32 666, i32 17, i32 1"   --->   Operation 45 'specmemcore' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ptr, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ptr"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%br_ln31 = br void" [../CCode/nw.c:31]   --->   Operation 49 'br' 'br_ln31' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.16>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%a_idx = phi i8 %add_ln31, void %.split10, i8 0, void" [../CCode/nw.c:32]   --->   Operation 50 'phi' 'a_idx' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.91ns)   --->   "%add_ln31 = add i8 %a_idx, i8 1" [../CCode/nw.c:31]   --->   Operation 51 'add' 'add_ln31' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 52 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.55ns)   --->   "%icmp_ln31 = icmp_eq  i8 %a_idx, i8 129" [../CCode/nw.c:31]   --->   Operation 53 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%empty_29 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 129, i64 129, i64 129"   --->   Operation 54 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %.split10, void %.preheader2.preheader" [../CCode/nw.c:31]   --->   Operation 55 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln32_cast = zext i8 %a_idx" [../CCode/nw.c:32]   --->   Operation 56 'zext' 'trunc_ln32_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [../CCode/nw.c:28]   --->   Operation 57 'specloopname' 'specloopname_ln28' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.91ns)   --->   "%sub_ln32 = sub i8 0, i8 %a_idx" [../CCode/nw.c:32]   --->   Operation 58 'sub' 'sub_ln32' <Predicate = (!icmp_ln31)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i8 %sub_ln32" [../CCode/nw.c:32]   --->   Operation 59 'sext' 'sext_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%M_addr = getelementptr i32 %M, i64 0, i64 %trunc_ln32_cast" [../CCode/nw.c:32]   --->   Operation 60 'getelementptr' 'M_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (3.25ns)   --->   "%store_ln32 = store i32 %sext_ln32, i15 %M_addr" [../CCode/nw.c:32]   --->   Operation 61 'store' 'store_ln32' <Predicate = (!icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16641> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 62 'br' 'br_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 63 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 63 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.19>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%b_idx = phi i8 %add_ln34, void %.split8, i8 0, void %.preheader2.preheader" [../CCode/nw.c:35]   --->   Operation 64 'phi' 'b_idx' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.91ns)   --->   "%add_ln34 = add i8 %b_idx, i8 1" [../CCode/nw.c:34]   --->   Operation 65 'add' 'add_ln34' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 66 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (1.55ns)   --->   "%icmp_ln34 = icmp_eq  i8 %b_idx, i8 129" [../CCode/nw.c:34]   --->   Operation 67 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%empty_30 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 129, i64 129, i64 129"   --->   Operation 68 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %.split8, void %.preheader1.preheader" [../CCode/nw.c:34]   --->   Operation 69 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln35_cast = zext i8 %b_idx" [../CCode/nw.c:35]   --->   Operation 70 'zext' 'trunc_ln35_cast' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [../CCode/nw.c:28]   --->   Operation 71 'specloopname' 'specloopname_ln28' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %b_idx, i7 0" [../CCode/nw.c:35]   --->   Operation 72 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.94ns)   --->   "%add_ln35 = add i15 %shl_ln, i15 %trunc_ln35_cast" [../CCode/nw.c:35]   --->   Operation 73 'add' 'add_ln35' <Predicate = (!icmp_ln34)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i15 %add_ln35" [../CCode/nw.c:35]   --->   Operation 74 'zext' 'zext_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.91ns)   --->   "%sub_ln35 = sub i8 0, i8 %b_idx" [../CCode/nw.c:35]   --->   Operation 75 'sub' 'sub_ln35' <Predicate = (!icmp_ln34)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i8 %sub_ln35" [../CCode/nw.c:35]   --->   Operation 76 'sext' 'sext_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%M_addr_1 = getelementptr i32 %M, i64 0, i64 %zext_ln35" [../CCode/nw.c:35]   --->   Operation 77 'getelementptr' 'M_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (3.25ns)   --->   "%store_ln35 = store i32 %sext_ln35, i15 %M_addr_1" [../CCode/nw.c:35]   --->   Operation 78 'store' 'store_ln35' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16641> <RAM>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 79 'br' 'br_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.58>
ST_5 : Operation 80 [1/1] (1.58ns)   --->   "%br_ln39 = br void %.preheader1" [../CCode/nw.c:39]   --->   Operation 80 'br' 'br_ln39' <Predicate = true> <Delay = 1.58>

State 6 <SV = 5> <Delay = 6.88>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%indvar = phi i8 %add_ln39_1, void, i8 0, void %.preheader1.preheader" [../CCode/nw.c:39]   --->   Operation 81 'phi' 'indvar' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%b_idx_1 = phi i8 %add_ln39, void, i8 1, void %.preheader1.preheader" [../CCode/nw.c:39]   --->   Operation 82 'phi' 'b_idx_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (1.91ns)   --->   "%add_ln39_1 = add i8 %indvar, i8 1" [../CCode/nw.c:39]   --->   Operation 83 'add' 'add_ln39_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (1.55ns)   --->   "%icmp_ln39 = icmp_eq  i8 %b_idx_1, i8 129" [../CCode/nw.c:39]   --->   Operation 84 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%empty_31 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 85 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %.split6, void %.preheader.preheader" [../CCode/nw.c:39]   --->   Operation 86 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln39_1 = zext i8 %indvar" [../CCode/nw.c:39]   --->   Operation 87 'zext' 'zext_ln39_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%empty_32 = trunc i8 %indvar" [../CCode/nw.c:39]   --->   Operation 88 'trunc' 'empty_32' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %empty_32, i7 0" [../CCode/nw.c:39]   --->   Operation 89 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i14 %p_shl3" [../CCode/nw.c:39]   --->   Operation 90 'zext' 'p_shl3_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (1.82ns)   --->   "%tmp = add i9 %zext_ln39_1, i9 129" [../CCode/nw.c:39]   --->   Operation 91 'add' 'tmp' <Predicate = (!icmp_ln39)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_cast = zext i9 %tmp" [../CCode/nw.c:39]   --->   Operation 92 'zext' 'tmp_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (1.81ns)   --->   "%empty_33 = add i15 %tmp_cast, i15 %p_shl3_cast" [../CCode/nw.c:39]   --->   Operation 93 'add' 'empty_33' <Predicate = (!icmp_ln39)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%p_cast7 = zext i15 %empty_33" [../CCode/nw.c:39]   --->   Operation 94 'zext' 'p_cast7' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (1.91ns)   --->   "%empty_34 = add i8 %b_idx_1, i8 255" [../CCode/nw.c:39]   --->   Operation 95 'add' 'empty_34' <Predicate = (!icmp_ln39)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%p_cast8 = zext i8 %empty_34" [../CCode/nw.c:39]   --->   Operation 96 'zext' 'p_cast8' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%p_cast = zext i8 %empty_34" [../CCode/nw.c:39]   --->   Operation 97 'zext' 'p_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%empty_35 = trunc i8 %empty_34" [../CCode/nw.c:39]   --->   Operation 98 'trunc' 'empty_35' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %empty_35, i7 0" [../CCode/nw.c:39]   --->   Operation 99 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (1.81ns)   --->   "%empty_36 = add i14 %p_shl2, i14 %p_cast" [../CCode/nw.c:39]   --->   Operation 100 'add' 'empty_36' <Predicate = (!icmp_ln39)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%SEQB_addr = getelementptr i8 %SEQB, i64 0, i64 %p_cast8" [../CCode/nw.c:39]   --->   Operation 101 'getelementptr' 'SEQB_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 102 [2/2] (3.25ns)   --->   "%SEQB_load = load i7 %SEQB_addr" [../CCode/nw.c:39]   --->   Operation 102 'load' 'SEQB_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 128> <RAM>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%M_addr_2 = getelementptr i32 %M, i64 0, i64 %p_cast7" [../CCode/nw.c:39]   --->   Operation 103 'getelementptr' 'M_addr_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 104 [2/2] (3.25ns)   --->   "%M_load = load i15 %M_addr_2" [../CCode/nw.c:39]   --->   Operation 104 'load' 'M_load' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16641> <RAM>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%b_idx_2 = alloca i32 1"   --->   Operation 105 'alloca' 'b_idx_2' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%a_idx_1 = alloca i32 1"   --->   Operation 106 'alloca' 'a_idx_1' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (1.70ns)   --->   "%store_ln0 = store i32 128, i32 %a_idx_1"   --->   Operation 107 'store' 'store_ln0' <Predicate = (icmp_ln39)> <Delay = 1.70>
ST_6 : Operation 108 [1/1] (1.70ns)   --->   "%store_ln0 = store i32 128, i32 %b_idx_2"   --->   Operation 108 'store' 'store_ln0' <Predicate = (icmp_ln39)> <Delay = 1.70>
ST_6 : Operation 109 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 109 'br' 'br_ln0' <Predicate = (icmp_ln39)> <Delay = 1.58>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i8 %b_idx_1" [../CCode/nw.c:39]   --->   Operation 110 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [../CCode/nw.c:28]   --->   Operation 111 'specloopname' 'specloopname_ln28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%p_cast4 = zext i14 %empty_36" [../CCode/nw.c:39]   --->   Operation 112 'zext' 'p_cast4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %b_idx_1, i7 0" [../CCode/nw.c:39]   --->   Operation 113 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/2] (3.25ns)   --->   "%SEQB_load = load i7 %SEQB_addr" [../CCode/nw.c:39]   --->   Operation 114 'load' 'SEQB_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 128> <RAM>
ST_7 : Operation 115 [1/2] (3.25ns)   --->   "%M_load = load i15 %M_addr_2" [../CCode/nw.c:39]   --->   Operation 115 'load' 'M_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16641> <RAM>
ST_7 : Operation 116 [1/1] (1.58ns)   --->   "%br_ln40 = br void" [../CCode/nw.c:40]   --->   Operation 116 'br' 'br_ln40' <Predicate = true> <Delay = 1.58>

State 8 <SV = 7> <Delay = 6.98>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%a_idx_2 = phi i8 1, void %.split6, i8 %add_ln40, void" [../CCode/nw.c:40]   --->   Operation 117 'phi' 'a_idx_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (1.55ns)   --->   "%icmp_ln40 = icmp_eq  i8 %a_idx_2, i8 129" [../CCode/nw.c:40]   --->   Operation 118 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %.split4, void" [../CCode/nw.c:40]   --->   Operation 119 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (1.91ns)   --->   "%add_ln41 = add i8 %a_idx_2, i8 255" [../CCode/nw.c:41]   --->   Operation 120 'add' 'add_ln41' <Predicate = (!icmp_ln40)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i8 %add_ln41" [../CCode/nw.c:41]   --->   Operation 121 'zext' 'zext_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i8 %add_ln41" [../CCode/nw.c:41]   --->   Operation 122 'zext' 'zext_ln41_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%SEQA_addr = getelementptr i8 %SEQA, i64 0, i64 %zext_ln41" [../CCode/nw.c:41]   --->   Operation 123 'getelementptr' 'SEQA_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_8 : Operation 124 [2/2] (3.25ns)   --->   "%SEQA_load = load i7 %SEQA_addr" [../CCode/nw.c:41]   --->   Operation 124 'load' 'SEQA_load' <Predicate = (!icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 128> <RAM>
ST_8 : Operation 125 [1/1] (1.81ns)   --->   "%add_ln50 = add i15 %zext_ln41_1, i15 %p_cast4" [../CCode/nw.c:50]   --->   Operation 125 'add' 'add_ln50' <Predicate = (!icmp_ln40)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i15 %add_ln50" [../CCode/nw.c:50]   --->   Operation 126 'zext' 'zext_ln50' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%M_addr_3 = getelementptr i32 %M, i64 0, i64 %zext_ln50" [../CCode/nw.c:50]   --->   Operation 127 'getelementptr' 'M_addr_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_8 : Operation 128 [2/2] (3.25ns)   --->   "%M_load_1 = load i15 %M_addr_3" [../CCode/nw.c:50]   --->   Operation 128 'load' 'M_load_1' <Predicate = (!icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16641> <RAM>

State 9 <SV = 8> <Delay = 5.06>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%a_idx_2_cast = zext i8 %a_idx_2" [../CCode/nw.c:40]   --->   Operation 129 'zext' 'a_idx_2_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_9 : Operation 130 [1/2] (3.25ns)   --->   "%SEQA_load = load i7 %SEQA_addr" [../CCode/nw.c:41]   --->   Operation 130 'load' 'SEQA_load' <Predicate = (!icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 128> <RAM>
ST_9 : Operation 131 [1/1] (1.55ns)   --->   "%icmp_ln41 = icmp_eq  i8 %SEQA_load, i8 %SEQB_load" [../CCode/nw.c:41]   --->   Operation 131 'icmp' 'icmp_ln41' <Predicate = (!icmp_ln40)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [1/2] (3.25ns)   --->   "%M_load_1 = load i15 %M_addr_3" [../CCode/nw.c:50]   --->   Operation 132 'load' 'M_load_1' <Predicate = (!icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16641> <RAM>
ST_9 : Operation 133 [1/1] (1.81ns)   --->   "%add_ln51 = add i15 %a_idx_2_cast, i15 %p_cast4" [../CCode/nw.c:51]   --->   Operation 133 'add' 'add_ln51' <Predicate = (!icmp_ln40)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i15 %add_ln51" [../CCode/nw.c:51]   --->   Operation 134 'zext' 'zext_ln51' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%M_addr_4 = getelementptr i32 %M, i64 0, i64 %zext_ln51" [../CCode/nw.c:51]   --->   Operation 135 'getelementptr' 'M_addr_4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_9 : Operation 136 [2/2] (3.25ns)   --->   "%M_load_2 = load i15 %M_addr_4" [../CCode/nw.c:51]   --->   Operation 136 'load' 'M_load_2' <Predicate = (!icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16641> <RAM>

State 10 <SV = 9> <Delay = 8.27>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%store_forwarded = phi i32 %M_load, void %.split6, i32 %max, void"   --->   Operation 137 'phi' 'store_forwarded' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 138 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%empty_37 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 139 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%a_idx_2_cast6 = zext i8 %a_idx_2" [../CCode/nw.c:40]   --->   Operation 140 'zext' 'a_idx_2_cast6' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node up_left)   --->   "%select_ln50 = select i1 %icmp_ln41, i32 1, i32 4294967295" [../CCode/nw.c:50]   --->   Operation 141 'select' 'select_ln50' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 142 [1/1] (2.55ns) (out node of the LUT)   --->   "%up_left = add i32 %M_load_1, i32 %select_ln50" [../CCode/nw.c:50]   --->   Operation 142 'add' 'up_left' <Predicate = (!icmp_ln40)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 143 [1/2] (3.25ns)   --->   "%M_load_2 = load i15 %M_addr_4" [../CCode/nw.c:51]   --->   Operation 143 'load' 'M_load_2' <Predicate = (!icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16641> <RAM>
ST_10 : Operation 144 [1/1] (2.55ns)   --->   "%up = add i32 %M_load_2, i32 4294967295" [../CCode/nw.c:51]   --->   Operation 144 'add' 'up' <Predicate = (!icmp_ln40)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 145 [1/1] (2.55ns)   --->   "%left = add i32 %store_forwarded, i32 4294967295" [../CCode/nw.c:52]   --->   Operation 145 'add' 'left' <Predicate = (!icmp_ln40)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 146 [1/1] (2.47ns)   --->   "%icmp_ln54 = icmp_sgt  i32 %up, i32 %left" [../CCode/nw.c:54]   --->   Operation 146 'icmp' 'icmp_ln54' <Predicate = (!icmp_ln40)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 147 [1/1] (1.91ns)   --->   "%add_ln56_1 = add i9 %zext_ln39, i9 %a_idx_2_cast6" [../CCode/nw.c:56]   --->   Operation 147 'add' 'add_ln56_1' <Predicate = (!icmp_ln40)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 148 [1/1] (1.91ns)   --->   "%add_ln40 = add i8 %a_idx_2, i8 1" [../CCode/nw.c:40]   --->   Operation 148 'add' 'add_ln40' <Predicate = (!icmp_ln40)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 149 'br' 'br_ln0' <Predicate = (!icmp_ln40)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 10.5>
ST_11 : Operation 150 [1/1] (0.69ns)   --->   "%select_ln54 = select i1 %icmp_ln54, i32 %up, i32 %left" [../CCode/nw.c:54]   --->   Operation 150 'select' 'select_ln54' <Predicate = (!icmp_ln40)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 151 [1/1] (2.47ns)   --->   "%icmp_ln54_1 = icmp_sgt  i32 %up_left, i32 %select_ln54" [../CCode/nw.c:54]   --->   Operation 151 'icmp' 'icmp_ln54_1' <Predicate = (!icmp_ln40)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 152 [1/1] (0.69ns)   --->   "%max = select i1 %icmp_ln54_1, i32 %up_left, i32 %select_ln54" [../CCode/nw.c:54]   --->   Operation 152 'select' 'max' <Predicate = (!icmp_ln40)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i9 %add_ln56_1" [../CCode/nw.c:56]   --->   Operation 153 'zext' 'zext_ln56' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (1.94ns)   --->   "%add_ln56 = add i15 %zext_ln56, i15 %p_shl1" [../CCode/nw.c:56]   --->   Operation 154 'add' 'add_ln56' <Predicate = (!icmp_ln40)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln56_1 = zext i15 %add_ln56" [../CCode/nw.c:56]   --->   Operation 155 'zext' 'zext_ln56_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (2.47ns)   --->   "%icmp_ln57 = icmp_eq  i32 %max, i32 %left" [../CCode/nw.c:57]   --->   Operation 156 'icmp' 'icmp_ln57' <Predicate = (!icmp_ln40)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void, void" [../CCode/nw.c:57]   --->   Operation 157 'br' 'br_ln57' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (2.47ns)   --->   "%icmp_ln59 = icmp_eq  i32 %max, i32 %up" [../CCode/nw.c:59]   --->   Operation 158 'icmp' 'icmp_ln59' <Predicate = (!icmp_ln57)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "%ptr_addr_2 = getelementptr i8 %ptr, i64 0, i64 %zext_ln56_1" [../CCode/nw.c:60]   --->   Operation 159 'getelementptr' 'ptr_addr_2' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void, void" [../CCode/nw.c:59]   --->   Operation 160 'br' 'br_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (3.25ns)   --->   "%store_ln62 = store i8 92, i15 %ptr_addr_2" [../CCode/nw.c:62]   --->   Operation 161 'store' 'store_ln62' <Predicate = (!icmp_ln57 & !icmp_ln59)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16641> <RAM>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 162 'br' 'br_ln0' <Predicate = (!icmp_ln57 & !icmp_ln59)> <Delay = 0.00>
ST_11 : Operation 163 [1/1] (3.25ns)   --->   "%store_ln60 = store i8 94, i15 %ptr_addr_2" [../CCode/nw.c:60]   --->   Operation 163 'store' 'store_ln60' <Predicate = (!icmp_ln57 & icmp_ln59)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16641> <RAM>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln61 = br void" [../CCode/nw.c:61]   --->   Operation 164 'br' 'br_ln61' <Predicate = (!icmp_ln57 & icmp_ln59)> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%ptr_addr_1 = getelementptr i8 %ptr, i64 0, i64 %zext_ln56_1" [../CCode/nw.c:58]   --->   Operation 165 'getelementptr' 'ptr_addr_1' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (3.25ns)   --->   "%store_ln58 = store i8 60, i15 %ptr_addr_1" [../CCode/nw.c:58]   --->   Operation 166 'store' 'store_ln58' <Predicate = (icmp_ln57)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16641> <RAM>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln59 = br void" [../CCode/nw.c:59]   --->   Operation 167 'br' 'br_ln59' <Predicate = (icmp_ln57)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 0.00>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [../CCode/nw.c:28]   --->   Operation 168 'specloopname' 'specloopname_ln28' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 169 [1/1] (0.00ns)   --->   "%M_addr_5 = getelementptr i32 %M, i64 0, i64 %zext_ln56_1" [../CCode/nw.c:56]   --->   Operation 169 'getelementptr' 'M_addr_5' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_13 : Operation 170 [1/1] (3.25ns)   --->   "%store_ln56 = store i32 %max, i15 %M_addr_5" [../CCode/nw.c:56]   --->   Operation 170 'store' 'store_ln56' <Predicate = (!icmp_ln40)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 16641> <RAM>

State 14 <SV = 10> <Delay = 1.91>
ST_14 : Operation 171 [1/1] (1.91ns)   --->   "%add_ln39 = add i8 %b_idx_1, i8 1" [../CCode/nw.c:39]   --->   Operation 171 'add' 'add_ln39' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 172 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 15 <SV = 6> <Delay = 7.12>
ST_15 : Operation 173 [1/1] (0.00ns)   --->   "%b_idx_4 = load i32 %b_idx_2" [../CCode/nw.c:74]   --->   Operation 173 'load' 'b_idx_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 174 [1/1] (0.00ns)   --->   "%a_idx_4 = load i32 %a_idx_1"   --->   Operation 174 'load' 'a_idx_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 175 [1/1] (2.47ns)   --->   "%icmp_ln73 = icmp_sgt  i32 %a_idx_4, i32 0" [../CCode/nw.c:73]   --->   Operation 175 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 176 [1/1] (2.47ns)   --->   "%icmp_ln73_1 = icmp_sgt  i32 %b_idx_4, i32 0" [../CCode/nw.c:73]   --->   Operation 176 'icmp' 'icmp_ln73_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 177 [1/1] (0.97ns)   --->   "%or_ln73 = or i1 %icmp_ln73, i1 %icmp_ln73_1" [../CCode/nw.c:73]   --->   Operation 177 'or' 'or_ln73' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %or_ln73, void, void" [../CCode/nw.c:73]   --->   Operation 178 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 179 [1/1] (0.00ns)   --->   "%empty_38 = trunc i32 %a_idx_4"   --->   Operation 179 'trunc' 'empty_38' <Predicate = (or_ln73)> <Delay = 0.00>
ST_15 : Operation 180 [1/1] (0.00ns)   --->   "%empty_39 = trunc i32 %b_idx_4" [../CCode/nw.c:74]   --->   Operation 180 'trunc' 'empty_39' <Predicate = (or_ln73)> <Delay = 0.00>
ST_15 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln74 = trunc i32 %b_idx_4" [../CCode/nw.c:74]   --->   Operation 181 'trunc' 'trunc_ln74' <Predicate = (or_ln73)> <Delay = 0.00>
ST_15 : Operation 182 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %trunc_ln74, i7 0" [../CCode/nw.c:74]   --->   Operation 182 'bitconcatenate' 'shl_ln1' <Predicate = (or_ln73)> <Delay = 0.00>
ST_15 : Operation 183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln75_1 = add i15 %empty_39, i15 %empty_38" [../CCode/nw.c:75]   --->   Operation 183 'add' 'add_ln75_1' <Predicate = (or_ln73)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_15 : Operation 184 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln75 = add i15 %add_ln75_1, i15 %shl_ln1" [../CCode/nw.c:75]   --->   Operation 184 'add' 'add_ln75' <Predicate = (or_ln73)> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_15 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i15 %add_ln75" [../CCode/nw.c:75]   --->   Operation 185 'zext' 'zext_ln75' <Predicate = (or_ln73)> <Delay = 0.00>
ST_15 : Operation 186 [1/1] (0.00ns)   --->   "%ptr_addr = getelementptr i8 %ptr, i64 0, i64 %zext_ln75" [../CCode/nw.c:75]   --->   Operation 186 'getelementptr' 'ptr_addr' <Predicate = (or_ln73)> <Delay = 0.00>
ST_15 : Operation 187 [2/2] (3.25ns)   --->   "%ptr_load = load i15 %ptr_addr" [../CCode/nw.c:75]   --->   Operation 187 'load' 'ptr_load' <Predicate = (or_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16641> <RAM>
ST_15 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln73 = br void %.preheader" [../CCode/nw.c:73]   --->   Operation 188 'br' 'br_ln73' <Predicate = (or_ln73)> <Delay = 0.00>

State 16 <SV = 7> <Delay = 5.80>
ST_16 : Operation 189 [1/1] (0.00ns)   --->   "%b_str_idx_2 = phi i64 %add_ln77, void, i64 0, void %.preheader.preheader" [../CCode/nw.c:77]   --->   Operation 189 'phi' 'b_str_idx_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 190 [1/1] (3.52ns)   --->   "%add_ln77 = add i64 %b_str_idx_2, i64 1" [../CCode/nw.c:77]   --->   Operation 190 'add' 'add_ln77' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 191 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 191 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 192 [1/1] (0.00ns)   --->   "%specloopname_ln74 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [../CCode/nw.c:74]   --->   Operation 192 'specloopname' 'specloopname_ln74' <Predicate = (or_ln73)> <Delay = 0.00>
ST_16 : Operation 193 [1/2] (3.25ns)   --->   "%ptr_load = load i15 %ptr_addr" [../CCode/nw.c:75]   --->   Operation 193 'load' 'ptr_load' <Predicate = (or_ln73)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16641> <RAM>
ST_16 : Operation 194 [1/1] (1.13ns)   --->   "%switch_ln75 = switch i8 %ptr_load, void, i8 92, void, i8 60, void" [../CCode/nw.c:75]   --->   Operation 194 'switch' 'switch_ln75' <Predicate = (or_ln73)> <Delay = 1.13>
ST_16 : Operation 195 [1/1] (2.55ns)   --->   "%a_idx_7 = add i32 %a_idx_4, i32 4294967295" [../CCode/nw.c:82]   --->   Operation 195 'add' 'a_idx_7' <Predicate = (or_ln73 & ptr_load == 60)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i32 %a_idx_7" [../CCode/nw.c:82]   --->   Operation 196 'zext' 'zext_ln82' <Predicate = (or_ln73 & ptr_load == 60)> <Delay = 0.00>
ST_16 : Operation 197 [1/1] (0.00ns)   --->   "%SEQA_addr_2 = getelementptr i8 %SEQA, i64 0, i64 %zext_ln82" [../CCode/nw.c:82]   --->   Operation 197 'getelementptr' 'SEQA_addr_2' <Predicate = (or_ln73 & ptr_load == 60)> <Delay = 0.00>
ST_16 : Operation 198 [2/2] (3.25ns)   --->   "%SEQA_load_2 = load i7 %SEQA_addr_2" [../CCode/nw.c:82]   --->   Operation 198 'load' 'SEQA_load_2' <Predicate = (or_ln73 & ptr_load == 60)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 128> <RAM>
ST_16 : Operation 199 [1/1] (1.70ns)   --->   "%store_ln85 = store i32 %a_idx_7, i32 %a_idx_1" [../CCode/nw.c:85]   --->   Operation 199 'store' 'store_ln85' <Predicate = (or_ln73 & ptr_load == 60)> <Delay = 1.70>
ST_16 : Operation 200 [1/1] (2.55ns)   --->   "%a_idx_6 = add i32 %a_idx_4, i32 4294967295" [../CCode/nw.c:76]   --->   Operation 200 'add' 'a_idx_6' <Predicate = (or_ln73 & ptr_load == 92)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i32 %a_idx_6" [../CCode/nw.c:76]   --->   Operation 201 'zext' 'zext_ln76' <Predicate = (or_ln73 & ptr_load == 92)> <Delay = 0.00>
ST_16 : Operation 202 [1/1] (0.00ns)   --->   "%SEQA_addr_1 = getelementptr i8 %SEQA, i64 0, i64 %zext_ln76" [../CCode/nw.c:76]   --->   Operation 202 'getelementptr' 'SEQA_addr_1' <Predicate = (or_ln73 & ptr_load == 92)> <Delay = 0.00>
ST_16 : Operation 203 [2/2] (3.25ns)   --->   "%SEQA_load_1 = load i7 %SEQA_addr_1" [../CCode/nw.c:76]   --->   Operation 203 'load' 'SEQA_load_1' <Predicate = (or_ln73 & ptr_load == 92)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 128> <RAM>
ST_16 : Operation 204 [1/1] (2.55ns)   --->   "%b_idx_7 = add i32 %b_idx_4, i32 4294967295" [../CCode/nw.c:77]   --->   Operation 204 'add' 'b_idx_7' <Predicate = (or_ln73 & ptr_load == 92)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i32 %b_idx_7" [../CCode/nw.c:77]   --->   Operation 205 'zext' 'zext_ln77' <Predicate = (or_ln73 & ptr_load == 92)> <Delay = 0.00>
ST_16 : Operation 206 [1/1] (0.00ns)   --->   "%SEQB_addr_2 = getelementptr i8 %SEQB, i64 0, i64 %zext_ln77" [../CCode/nw.c:77]   --->   Operation 206 'getelementptr' 'SEQB_addr_2' <Predicate = (or_ln73 & ptr_load == 92)> <Delay = 0.00>
ST_16 : Operation 207 [2/2] (3.25ns)   --->   "%SEQB_load_2 = load i7 %SEQB_addr_2" [../CCode/nw.c:77]   --->   Operation 207 'load' 'SEQB_load_2' <Predicate = (or_ln73 & ptr_load == 92)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 128> <RAM>
ST_16 : Operation 208 [1/1] (1.70ns)   --->   "%store_ln80 = store i32 %a_idx_6, i32 %a_idx_1" [../CCode/nw.c:80]   --->   Operation 208 'store' 'store_ln80' <Predicate = (or_ln73 & ptr_load == 92)> <Delay = 1.70>
ST_16 : Operation 209 [1/1] (1.70ns)   --->   "%store_ln80 = store i32 %b_idx_7, i32 %b_idx_2" [../CCode/nw.c:80]   --->   Operation 209 'store' 'store_ln80' <Predicate = (or_ln73 & ptr_load == 92)> <Delay = 1.70>
ST_16 : Operation 210 [1/1] (2.55ns)   --->   "%b_idx_6 = add i32 %b_idx_4, i32 4294967295" [../CCode/nw.c:88]   --->   Operation 210 'add' 'b_idx_6' <Predicate = (or_ln73 & ptr_load != 92 & ptr_load != 60)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i32 %b_idx_6" [../CCode/nw.c:88]   --->   Operation 211 'zext' 'zext_ln88' <Predicate = (or_ln73 & ptr_load != 92 & ptr_load != 60)> <Delay = 0.00>
ST_16 : Operation 212 [1/1] (0.00ns)   --->   "%SEQB_addr_1 = getelementptr i8 %SEQB, i64 0, i64 %zext_ln88" [../CCode/nw.c:88]   --->   Operation 212 'getelementptr' 'SEQB_addr_1' <Predicate = (or_ln73 & ptr_load != 92 & ptr_load != 60)> <Delay = 0.00>
ST_16 : Operation 213 [2/2] (3.25ns)   --->   "%SEQB_load_1 = load i7 %SEQB_addr_1" [../CCode/nw.c:88]   --->   Operation 213 'load' 'SEQB_load_1' <Predicate = (or_ln73 & ptr_load != 92 & ptr_load != 60)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 128> <RAM>
ST_16 : Operation 214 [1/1] (1.70ns)   --->   "%store_ln88 = store i32 %b_idx_6, i32 %b_idx_2" [../CCode/nw.c:88]   --->   Operation 214 'store' 'store_ln88' <Predicate = (or_ln73 & ptr_load != 92 & ptr_load != 60)> <Delay = 1.70>

State 17 <SV = 8> <Delay = 6.50>
ST_17 : Operation 215 [1/2] (3.25ns)   --->   "%SEQA_load_2 = load i7 %SEQA_addr_2" [../CCode/nw.c:82]   --->   Operation 215 'load' 'SEQA_load_2' <Predicate = (ptr_load == 60)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 128> <RAM>
ST_17 : Operation 216 [1/1] (0.00ns)   --->   "%alignedA_addr_2 = getelementptr i8 %alignedA, i64 0, i64 %b_str_idx_2" [../CCode/nw.c:82]   --->   Operation 216 'getelementptr' 'alignedA_addr_2' <Predicate = (ptr_load == 60)> <Delay = 0.00>
ST_17 : Operation 217 [1/1] (3.25ns)   --->   "%store_ln82 = store i8 %SEQA_load_2, i8 %alignedA_addr_2" [../CCode/nw.c:82]   --->   Operation 217 'store' 'store_ln82' <Predicate = (ptr_load == 60)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 256> <RAM>
ST_17 : Operation 218 [1/1] (0.00ns)   --->   "%alignedB_addr_2 = getelementptr i8 %alignedB, i64 0, i64 %b_str_idx_2" [../CCode/nw.c:83]   --->   Operation 218 'getelementptr' 'alignedB_addr_2' <Predicate = (ptr_load == 60)> <Delay = 0.00>
ST_17 : Operation 219 [1/1] (3.25ns)   --->   "%store_ln83 = store i8 45, i8 %alignedB_addr_2" [../CCode/nw.c:83]   --->   Operation 219 'store' 'store_ln83' <Predicate = (ptr_load == 60)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 256> <RAM>
ST_17 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln85 = br void" [../CCode/nw.c:85]   --->   Operation 220 'br' 'br_ln85' <Predicate = (ptr_load == 60)> <Delay = 0.00>
ST_17 : Operation 221 [1/2] (3.25ns)   --->   "%SEQA_load_1 = load i7 %SEQA_addr_1" [../CCode/nw.c:76]   --->   Operation 221 'load' 'SEQA_load_1' <Predicate = (ptr_load == 92)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 128> <RAM>
ST_17 : Operation 222 [1/1] (0.00ns)   --->   "%alignedA_addr_1 = getelementptr i8 %alignedA, i64 0, i64 %b_str_idx_2" [../CCode/nw.c:76]   --->   Operation 222 'getelementptr' 'alignedA_addr_1' <Predicate = (ptr_load == 92)> <Delay = 0.00>
ST_17 : Operation 223 [1/1] (3.25ns)   --->   "%store_ln76 = store i8 %SEQA_load_1, i8 %alignedA_addr_1" [../CCode/nw.c:76]   --->   Operation 223 'store' 'store_ln76' <Predicate = (ptr_load == 92)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 256> <RAM>
ST_17 : Operation 224 [1/2] (3.25ns)   --->   "%SEQB_load_2 = load i7 %SEQB_addr_2" [../CCode/nw.c:77]   --->   Operation 224 'load' 'SEQB_load_2' <Predicate = (ptr_load == 92)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 128> <RAM>
ST_17 : Operation 225 [1/1] (0.00ns)   --->   "%alignedB_addr_1 = getelementptr i8 %alignedB, i64 0, i64 %b_str_idx_2" [../CCode/nw.c:77]   --->   Operation 225 'getelementptr' 'alignedB_addr_1' <Predicate = (ptr_load == 92)> <Delay = 0.00>
ST_17 : Operation 226 [1/1] (3.25ns)   --->   "%store_ln77 = store i8 %SEQB_load_2, i8 %alignedB_addr_1" [../CCode/nw.c:77]   --->   Operation 226 'store' 'store_ln77' <Predicate = (ptr_load == 92)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 256> <RAM>
ST_17 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln80 = br void" [../CCode/nw.c:80]   --->   Operation 227 'br' 'br_ln80' <Predicate = (ptr_load == 92)> <Delay = 0.00>
ST_17 : Operation 228 [1/1] (0.00ns)   --->   "%alignedA_addr = getelementptr i8 %alignedA, i64 0, i64 %b_str_idx_2" [../CCode/nw.c:87]   --->   Operation 228 'getelementptr' 'alignedA_addr' <Predicate = (ptr_load != 92 & ptr_load != 60)> <Delay = 0.00>
ST_17 : Operation 229 [1/1] (3.25ns)   --->   "%store_ln87 = store i8 45, i8 %alignedA_addr" [../CCode/nw.c:87]   --->   Operation 229 'store' 'store_ln87' <Predicate = (ptr_load != 92 & ptr_load != 60)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 256> <RAM>
ST_17 : Operation 230 [1/2] (3.25ns)   --->   "%SEQB_load_1 = load i7 %SEQB_addr_1" [../CCode/nw.c:88]   --->   Operation 230 'load' 'SEQB_load_1' <Predicate = (ptr_load != 92 & ptr_load != 60)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 128> <RAM>
ST_17 : Operation 231 [1/1] (0.00ns)   --->   "%alignedB_addr = getelementptr i8 %alignedB, i64 0, i64 %b_str_idx_2" [../CCode/nw.c:88]   --->   Operation 231 'getelementptr' 'alignedB_addr' <Predicate = (ptr_load != 92 & ptr_load != 60)> <Delay = 0.00>
ST_17 : Operation 232 [1/1] (3.25ns)   --->   "%store_ln88 = store i8 %SEQB_load_1, i8 %alignedB_addr" [../CCode/nw.c:88]   --->   Operation 232 'store' 'store_ln88' <Predicate = (ptr_load != 92 & ptr_load != 60)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 256> <RAM>
ST_17 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 233 'br' 'br_ln0' <Predicate = (ptr_load != 92 & ptr_load != 60)> <Delay = 0.00>

State 18 <SV = 8> <Delay = 2.45>
ST_18 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i64 %b_str_idx_2" [../CCode/nw.c:29]   --->   Operation 234 'trunc' 'trunc_ln29' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i24 @_ssdm_op_PartSelect.i24.i64.i32.i32, i64 %b_str_idx_2, i32 8, i32 31" [../CCode/nw.c:94]   --->   Operation 235 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 236 [1/1] (2.45ns)   --->   "%icmp_ln94 = icmp_slt  i24 %tmp_1, i24 1" [../CCode/nw.c:94]   --->   Operation 236 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 2.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %icmp_ln94, void %._crit_edge, void %.lr.ph6.preheader" [../CCode/nw.c:94]   --->   Operation 237 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 238 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.lr.ph6"   --->   Operation 238 'br' 'br_ln0' <Predicate = (icmp_ln94)> <Delay = 1.58>

State 19 <SV = 9> <Delay = 5.72>
ST_19 : Operation 239 [1/1] (0.00ns)   --->   "%a_str_idx_1 = phi i32 %add_ln94, void %.split2, i32 %trunc_ln29, void %.lr.ph6.preheader" [../CCode/nw.c:94]   --->   Operation 239 'phi' 'a_str_idx_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 240 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 240 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 241 [1/1] (2.47ns)   --->   "%icmp_ln94_1 = icmp_eq  i32 %a_str_idx_1, i32 256" [../CCode/nw.c:94]   --->   Operation 241 'icmp' 'icmp_ln94_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %icmp_ln94_1, void %.split2, void %.lr.ph.preheader" [../CCode/nw.c:94]   --->   Operation 242 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 243 [1/1] (0.00ns)   --->   "%a_str_idx_1_cast = zext i32 %a_str_idx_1" [../CCode/nw.c:94]   --->   Operation 243 'zext' 'a_str_idx_1_cast' <Predicate = (!icmp_ln94_1)> <Delay = 0.00>
ST_19 : Operation 244 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [../CCode/nw.c:29]   --->   Operation 244 'specloopname' 'specloopname_ln29' <Predicate = (!icmp_ln94_1)> <Delay = 0.00>
ST_19 : Operation 245 [1/1] (0.00ns)   --->   "%alignedA_addr_3 = getelementptr i8 %alignedA, i64 0, i64 %a_str_idx_1_cast" [../CCode/nw.c:95]   --->   Operation 245 'getelementptr' 'alignedA_addr_3' <Predicate = (!icmp_ln94_1)> <Delay = 0.00>
ST_19 : Operation 246 [1/1] (3.25ns)   --->   "%store_ln95 = store i8 95, i8 %alignedA_addr_3" [../CCode/nw.c:95]   --->   Operation 246 'store' 'store_ln95' <Predicate = (!icmp_ln94_1)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 256> <RAM>
ST_19 : Operation 247 [1/1] (2.55ns)   --->   "%add_ln94 = add i32 %a_str_idx_1, i32 1" [../CCode/nw.c:94]   --->   Operation 247 'add' 'add_ln94' <Predicate = (!icmp_ln94_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph6"   --->   Operation 248 'br' 'br_ln0' <Predicate = (!icmp_ln94_1)> <Delay = 0.00>

State 20 <SV = 10> <Delay = 1.58>
ST_20 : Operation 249 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 249 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 21 <SV = 11> <Delay = 5.72>
ST_21 : Operation 250 [1/1] (0.00ns)   --->   "%b_str_idx = phi i32 %add_ln97, void %.split, i32 %trunc_ln29, void %.lr.ph.preheader" [../CCode/nw.c:97]   --->   Operation 250 'phi' 'b_str_idx' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 251 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 251 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 252 [1/1] (2.47ns)   --->   "%icmp_ln97 = icmp_eq  i32 %b_str_idx, i32 256" [../CCode/nw.c:97]   --->   Operation 252 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %icmp_ln97, void %.split, void %._crit_edge.loopexit" [../CCode/nw.c:97]   --->   Operation 253 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 254 [1/1] (0.00ns)   --->   "%b_str_idx_cast = zext i32 %b_str_idx" [../CCode/nw.c:97]   --->   Operation 254 'zext' 'b_str_idx_cast' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_21 : Operation 255 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../CCode/nw.c:29]   --->   Operation 255 'specloopname' 'specloopname_ln29' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_21 : Operation 256 [1/1] (0.00ns)   --->   "%alignedB_addr_3 = getelementptr i8 %alignedB, i64 0, i64 %b_str_idx_cast" [../CCode/nw.c:98]   --->   Operation 256 'getelementptr' 'alignedB_addr_3' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_21 : Operation 257 [1/1] (3.25ns)   --->   "%store_ln98 = store i8 95, i8 %alignedB_addr_3" [../CCode/nw.c:98]   --->   Operation 257 'store' 'store_ln98' <Predicate = (!icmp_ln97)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 256> <RAM>
ST_21 : Operation 258 [1/1] (2.55ns)   --->   "%add_ln97 = add i32 %b_str_idx, i32 1" [../CCode/nw.c:97]   --->   Operation 258 'add' 'add_ln97' <Predicate = (!icmp_ln97)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 259 'br' 'br_ln0' <Predicate = (!icmp_ln97)> <Delay = 0.00>

State 22 <SV = 12> <Delay = 0.00>
ST_22 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 260 'br' 'br_ln0' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_22 : Operation 261 [1/1] (0.00ns)   --->   "%ret_ln100 = ret" [../CCode/nw.c:100]   --->   Operation 261 'ret' 'ret_ln100' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 0.1ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('a_idx', ../CCode/nw.c:32) with incoming values : ('add_ln31', ../CCode/nw.c:31) [35]  (1.59 ns)

 <State 2>: 5.17ns
The critical path consists of the following:
	'phi' operation ('a_idx', ../CCode/nw.c:32) with incoming values : ('add_ln31', ../CCode/nw.c:31) [35]  (0 ns)
	'sub' operation ('sub_ln32', ../CCode/nw.c:32) [44]  (1.92 ns)
	'store' operation ('store_ln32', ../CCode/nw.c:32) of variable 'sext_ln32', ../CCode/nw.c:32 on array 'M' [47]  (3.25 ns)

 <State 3>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('b_idx', ../CCode/nw.c:35) with incoming values : ('add_ln34', ../CCode/nw.c:34) [52]  (1.59 ns)

 <State 4>: 5.2ns
The critical path consists of the following:
	'phi' operation ('b_idx', ../CCode/nw.c:35) with incoming values : ('add_ln34', ../CCode/nw.c:34) [52]  (0 ns)
	'add' operation ('add_ln35', ../CCode/nw.c:35) [62]  (1.94 ns)
	'getelementptr' operation ('M_addr_1', ../CCode/nw.c:35) [66]  (0 ns)
	'store' operation ('store_ln35', ../CCode/nw.c:35) of variable 'sext_ln35', ../CCode/nw.c:35 on array 'M' [67]  (3.25 ns)

 <State 5>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar', ../CCode/nw.c:39) with incoming values : ('add_ln39_1', ../CCode/nw.c:39) [72]  (1.59 ns)

 <State 6>: 6.89ns
The critical path consists of the following:
	'phi' operation ('indvar', ../CCode/nw.c:39) with incoming values : ('add_ln39_1', ../CCode/nw.c:39) [72]  (0 ns)
	'add' operation ('tmp', ../CCode/nw.c:39) [85]  (1.82 ns)
	'add' operation ('empty_33', ../CCode/nw.c:39) [87]  (1.81 ns)
	'getelementptr' operation ('M_addr_2', ../CCode/nw.c:39) [99]  (0 ns)
	'load' operation ('M_load', ../CCode/nw.c:39) on array 'M' [100]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('SEQB_load', ../CCode/nw.c:39) on array 'SEQB' [98]  (3.25 ns)

 <State 8>: 6.98ns
The critical path consists of the following:
	'phi' operation ('a_idx', ../CCode/nw.c:40) with incoming values : ('add_ln40', ../CCode/nw.c:40) [104]  (0 ns)
	'add' operation ('add_ln41', ../CCode/nw.c:41) [113]  (1.92 ns)
	'add' operation ('add_ln50', ../CCode/nw.c:50) [120]  (1.81 ns)
	'getelementptr' operation ('M_addr_3', ../CCode/nw.c:50) [122]  (0 ns)
	'load' operation ('M_load_1', ../CCode/nw.c:50) on array 'M' [123]  (3.25 ns)

 <State 9>: 5.07ns
The critical path consists of the following:
	'add' operation ('add_ln51', ../CCode/nw.c:51) [125]  (1.81 ns)
	'getelementptr' operation ('M_addr_4', ../CCode/nw.c:51) [127]  (0 ns)
	'load' operation ('M_load_2', ../CCode/nw.c:51) on array 'M' [128]  (3.25 ns)

 <State 10>: 8.28ns
The critical path consists of the following:
	'load' operation ('M_load_2', ../CCode/nw.c:51) on array 'M' [128]  (3.25 ns)
	'add' operation ('up', ../CCode/nw.c:51) [129]  (2.55 ns)
	'icmp' operation ('icmp_ln54', ../CCode/nw.c:54) [131]  (2.47 ns)

 <State 11>: 10.6ns
The critical path consists of the following:
	'select' operation ('select_ln54', ../CCode/nw.c:54) [132]  (0.698 ns)
	'icmp' operation ('icmp_ln54_1', ../CCode/nw.c:54) [133]  (2.47 ns)
	'select' operation ('max', ../CCode/nw.c:54) [134]  (0.698 ns)
	'icmp' operation ('icmp_ln59', ../CCode/nw.c:59) [144]  (2.47 ns)
	blocking operation 4.23 ns on control path)

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('M_addr_5', ../CCode/nw.c:56) [139]  (0 ns)
	'store' operation ('store_ln56', ../CCode/nw.c:56) of variable 'max', ../CCode/nw.c:54 on array 'M' [140]  (3.25 ns)

 <State 14>: 1.92ns
The critical path consists of the following:
	'add' operation ('add_ln39', ../CCode/nw.c:39) [161]  (1.92 ns)

 <State 15>: 7.13ns
The critical path consists of the following:
	'load' operation ('b_idx', ../CCode/nw.c:74) on local variable 'b_idx' [172]  (0 ns)
	'add' operation ('add_ln75', ../CCode/nw.c:75) [186]  (3.87 ns)
	'getelementptr' operation ('ptr_addr', ../CCode/nw.c:75) [188]  (0 ns)
	'load' operation ('ptr_load', ../CCode/nw.c:75) on array 'ptr' [189]  (3.25 ns)

 <State 16>: 5.81ns
The critical path consists of the following:
	'add' operation ('a_idx', ../CCode/nw.c:82) [192]  (2.55 ns)
	'getelementptr' operation ('SEQA_addr_2', ../CCode/nw.c:82) [194]  (0 ns)
	'load' operation ('SEQA_load_2', ../CCode/nw.c:82) on array 'SEQA' [195]  (3.25 ns)

 <State 17>: 6.51ns
The critical path consists of the following:
	'load' operation ('SEQA_load_2', ../CCode/nw.c:82) on array 'SEQA' [195]  (3.25 ns)
	'store' operation ('store_ln82', ../CCode/nw.c:82) of variable 'SEQA_load_2', ../CCode/nw.c:82 on array 'alignedA' [197]  (3.25 ns)

 <State 18>: 2.45ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln94', ../CCode/nw.c:94) [234]  (2.45 ns)

 <State 19>: 5.73ns
The critical path consists of the following:
	'phi' operation ('a_str_idx', ../CCode/nw.c:94) with incoming values : ('trunc_ln29', ../CCode/nw.c:29) ('add_ln94', ../CCode/nw.c:94) [239]  (0 ns)
	'getelementptr' operation ('alignedA_addr_3', ../CCode/nw.c:95) [246]  (0 ns)
	'store' operation ('store_ln95', ../CCode/nw.c:95) of constant 95 on array 'alignedA' [247]  (3.25 ns)
	blocking operation 2.47 ns on control path)

 <State 20>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('b_str_idx', ../CCode/nw.c:97) with incoming values : ('trunc_ln29', ../CCode/nw.c:29) ('add_ln97', ../CCode/nw.c:97) [253]  (1.59 ns)

 <State 21>: 5.73ns
The critical path consists of the following:
	'phi' operation ('b_str_idx', ../CCode/nw.c:97) with incoming values : ('trunc_ln29', ../CCode/nw.c:29) ('add_ln97', ../CCode/nw.c:97) [253]  (0 ns)
	'getelementptr' operation ('alignedB_addr_3', ../CCode/nw.c:98) [260]  (0 ns)
	'store' operation ('store_ln98', ../CCode/nw.c:98) of constant 95 on array 'alignedB' [261]  (3.25 ns)
	blocking operation 2.47 ns on control path)

 <State 22>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
