@W: BN132 :"c:\users\andersonhan\desktop\usbsimboard\fpga\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Removing sequential instance M2sExt_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int,  because it is equivalent to instance M2sExt_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int
@W: MT530 :"c:\users\andersonhan\desktop\usbsimboard\fpga\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":602:10:602:11|Found inferred clock M2sExt_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 1375 sequential elements including M2sExt_sb_0.CoreGPIO_0_0.INTR_reg[31]. This clock has no specified timing constraint which may adversely impact design performance. 
