/*******************************************************************************
INTEL CORPORATION CONFIDENTIAL Copyright(c) 2017-2020 Intel Corporation. All Rights Reserved.

The source code contained or described herein and all documents related to the
source code ("Material") are owned by Intel Corporation or its suppliers or
licensors. Title to the Material remains with Intel Corporation or its suppliers
and licensors. The Material contains trade secrets and proprietary and
confidential information of Intel or its suppliers and licensors. The Material
is protected by worldwide copyright and trade secret laws and treaty provisions.
No part of the Material may be used, copied, reproduced, modified, published,
uploaded, posted, transmitted, distributed, or disclosed in any way without
Intel's prior express written permission.

No license under any patent, copyright, trade secret or other intellectual
property right is granted to or conferred upon you by disclosure or delivery of
the Materials, either expressly, by implication, inducement, estoppel or
otherwise. Any license under such intellectual property rights must be express
and approved by Intel in writing.
*******************************************************************************/

#ifndef _CVG_MMU_1_SYSTEM_MAP_REGS_H_
#define _CVG_MMU_1_SYSTEM_MAP_REGS_H_
#define ICE_MMU_ATU0_BASE 0x1400
#define ICE_MMU_ATU1_BASE 0x1480
#define ICE_MMU_ATU2_BASE 0x1500
#define ICE_MMU_ATU3_BASE 0x1580
#define ICE_MMU_ATU_INVALIDATE_MMOFFSET 0x0
#define ICE_MMU_ATU_PAGE_TABLE_BASE_ADDRESS_MMOFFSET 0x4
#define ICE_MMU_ATU_INFO_MMOFFSET 0x8
#define ICE_MMU_ATU_STREAM_ID_REG_IDX_L1_0_MMOFFSET 0x0C
#define ICE_MMU_ATU_STREAM_ID_REG_IDX_L1_1_MMOFFSET 0x10
#define ICE_MMU_ATU_STREAM_ID_REG_IDX_L1_2_MMOFFSET 0x14
#define ICE_MMU_ATU_STREAM_ID_REG_IDX_L1_3_MMOFFSET 0x18
#define ICE_MMU_ATU_STREAM_ID_REG_IDX_L1_4_MMOFFSET 0x1C
#define ICE_MMU_ATU_STREAM_ID_REG_IDX_L1_5_MMOFFSET 0x20
#define ICE_MMU_ATU_STREAM_ID_REG_IDX_L1_6_MMOFFSET 0x24
#define ICE_MMU_ATU_STREAM_ID_REG_IDX_L1_7_MMOFFSET 0x28
#define ICE_MMU_ATU_STREAM_ID_REG_IDX_L2_0_MMOFFSET 0x2C
#define ICE_MMU_ATU_STREAM_ID_REG_IDX_L2_1_MMOFFSET 0x30
#define ICE_MMU_ATU_STREAM_ID_REG_IDX_L2_2_MMOFFSET 0x34
#define ICE_MMU_ATU_STREAM_ID_REG_IDX_L2_3_MMOFFSET 0x38
#define ICE_MMU_ATU_STREAM_ID_REG_IDX_L2_4_MMOFFSET 0x3C
#define ICE_MMU_ATU_STREAM_ID_REG_IDX_L2_5_MMOFFSET 0x40
#define ICE_MMU_ATU_STREAM_ID_REG_IDX_L2_6_MMOFFSET 0x44
#define ICE_MMU_ATU_STREAM_ID_REG_IDX_L2_7_MMOFFSET 0x48
#ifndef CVG_MMU_1_SYSTEM_MAP_MEM_INVALIDATE_FLAG
#define CVG_MMU_1_SYSTEM_MAP_MEM_INVALIDATE_FLAG

/*  INVALIDATE desc:  Power Domain: CVE Gated[br] Reset Domain: CVE */
/* Reset[br] Function */

/*  Domain: CVE Info[br] [br] INVALIDATE TLB cache, write 1 to bit to */
/* */

/*  clear stream (both L1 and L2),must be used only when stream is not */
/* */
/* active (not being used)[br]*/
union CVG_MMU_1_SYSTEM_MAP_MEM_INVALIDATE_t {
	struct {
uint32_t  MMU_INVALIDATE       :  16;
/*   Invalidates (when value='1') */
/* the MMU's L1 and L2 cache (One*/
/* Stream ID per bit)*/
uint32_t  UNUSED_MMU_INVALIDATE :  16;    /*  Unused*/
	}                                field;
uint32_t                         val;
};
#endif
#define CVG_MMU_1_SYSTEM_MAP_MEM_INVALIDATE_OFFSET 0x00
#define CVG_MMU_1_SYSTEM_MAP_MEM_INVALIDATE_SCOPE 0x01
#define CVG_MMU_1_SYSTEM_MAP_MEM_INVALIDATE_SIZE 32
#define CVG_MMU_1_SYSTEM_MAP_MEM_INVALIDATE_BITFIELD_COUNT 0x02
#define CVG_MMU_1_SYSTEM_MAP_MEM_INVALIDATE_RESET 0x00000000
#define CVG_MMU_1_SYSTEM_MAP_MEM_INVALIDATE_MMU_INVALIDATE_LSB 0x0000
#define CVG_MMU_1_SYSTEM_MAP_MEM_INVALIDATE_MMU_INVALIDATE_MSB 0x000f
#define CVG_MMU_1_SYSTEM_MAP_MEM_INVALIDATE_MMU_INVALIDATE_RANGE 0x0010
#define CVG_MMU_1_SYSTEM_MAP_MEM_INVALIDATE_MMU_INVALIDATE_MASK 0x0000ffff
#define CVG_MMU_1_SYSTEM_MAP_MEM_INVALIDATE_MMU_INVALIDATE_RESET_VALUE 0x00000000
#define CVG_MMU_1_SYSTEM_MAP_MEM_INVALIDATE_UNUSED_MMU_INVALIDATE_LSB 0x0010
#define CVG_MMU_1_SYSTEM_MAP_MEM_INVALIDATE_UNUSED_MMU_INVALIDATE_MSB 0x001f
#define CVG_MMU_1_SYSTEM_MAP_MEM_INVALIDATE_UNUSED_MMU_INVALIDATE_RANGE 0x0010
#define CVG_MMU_1_SYSTEM_MAP_MEM_INVALIDATE_UNUSED_MMU_INVALIDATE_MASK 0xffff0000
#define CVG_MMU_1_SYSTEM_MAP_MEM_INVALIDATE_UNUSED_MMU_INVALIDATE_RESET_VALUE 0x00000000

/*  ------------------------------------------------------------------ */
/* */
#ifndef CVG_MMU_1_SYSTEM_MAP_MEM_PAGE_TABLE_BASE_ADDRESS_FLAG
#define CVG_MMU_1_SYSTEM_MAP_MEM_PAGE_TABLE_BASE_ADDRESS_FLAG

/*  PAGE_TABLE_BASE_ADDRESS desc:  Power Domain: CVE Gated[br] Reset */
/* Domain: CVE Reset[br] Function */

/*  Domain: CVE Initialization[br] [br] Page Table Physical */
/* Address[br] */
union CVG_MMU_1_SYSTEM_MAP_MEM_PAGE_TABLE_BASE_ADDRESS_t {
	struct {
uint32_t  MMU_PAGE_TABLE_BASE_ADDRESS :  27;
/*   Physical base address of the */
/* Level-1 page table.*/
uint32_t  UNUSED_MMU_PAGE_TABLE_BASE_ADDRESS :   5;
/*   Unused */
	}                                field;
uint32_t                         val;
};
#endif
#define CVG_MMU_1_SYSTEM_MAP_MEM_PAGE_TABLE_BASE_ADDRESS_OFFSET 0x04
#define CVG_MMU_1_SYSTEM_MAP_MEM_PAGE_TABLE_BASE_ADDRESS_SCOPE 0x01
#define CVG_MMU_1_SYSTEM_MAP_MEM_PAGE_TABLE_BASE_ADDRESS_SIZE 32
#define CVG_MMU_1_SYSTEM_MAP_MEM_PAGE_TABLE_BASE_ADDRESS_BITFIELD_COUNT 0x02
#define CVG_MMU_1_SYSTEM_MAP_MEM_PAGE_TABLE_BASE_ADDRESS_RESET 0x00000000
#define CVG_MMU_1_SYSTEM_MAP_MEM_PAGE_TABLE_BASE_ADDRESS_MMU_PAGE_TABLE_BASE_ADDRESS_LSB 0x0000
#define CVG_MMU_1_SYSTEM_MAP_MEM_PAGE_TABLE_BASE_ADDRESS_MMU_PAGE_TABLE_BASE_ADDRESS_MSB 0x001a
#define CVG_MMU_1_SYSTEM_MAP_MEM_PAGE_TABLE_BASE_ADDRESS_MMU_PAGE_TABLE_BASE_ADDRESS_RANGE 0x001b
#define CVG_MMU_1_SYSTEM_MAP_MEM_PAGE_TABLE_BASE_ADDRESS_MMU_PAGE_TABLE_BASE_ADDRESS_MASK 0x07ffffff
#define CVG_MMU_1_SYSTEM_MAP_MEM_PAGE_TABLE_BASE_ADDRESS_MMU_PAGE_TABLE_BASE_ADDRESS_RESET_VALUE 0x00000000
#define CVG_MMU_1_SYSTEM_MAP_MEM_PAGE_TABLE_BASE_ADDRESS_UNUSED_MMU_PAGE_TABLE_BASE_ADDRESS_LSB 0x001b
#define CVG_MMU_1_SYSTEM_MAP_MEM_PAGE_TABLE_BASE_ADDRESS_UNUSED_MMU_PAGE_TABLE_BASE_ADDRESS_MSB 0x001f
#define CVG_MMU_1_SYSTEM_MAP_MEM_PAGE_TABLE_BASE_ADDRESS_UNUSED_MMU_PAGE_TABLE_BASE_ADDRESS_RANGE 0x0005
#define CVG_MMU_1_SYSTEM_MAP_MEM_PAGE_TABLE_BASE_ADDRESS_UNUSED_MMU_PAGE_TABLE_BASE_ADDRESS_MASK 0xf8000000
#define CVG_MMU_1_SYSTEM_MAP_MEM_PAGE_TABLE_BASE_ADDRESS_UNUSED_MMU_PAGE_TABLE_BASE_ADDRESS_RESET_VALUE 0x00000000

/*  ------------------------------------------------------------------ */
/* */
#ifndef CVG_MMU_1_SYSTEM_MAP_MEM_INFO_FLAG
#define CVG_MMU_1_SYSTEM_MAP_MEM_INFO_FLAG

/*  INFO desc:  Power Domain: CVE Gated[br] Reset Domain: CVE */
/* Reset[br] Function */

/*  Domain: CVE INFO[br] [br] INFO value set internally in MMU, */
/* unused[br] */
union CVG_MMU_1_SYSTEM_MAP_MEM_INFO_t {
	struct {
uint32_t  MMU_INFO             :  10;
/*   Information that goes with */
/* every page request (CIO*/
/* protocol).*/
uint32_t  UNUSED_MMU_INFO      :  22;    /*  Unused*/
	}                                field;
uint32_t                         val;
};
#endif
#define CVG_MMU_1_SYSTEM_MAP_MEM_INFO_OFFSET 0x08
#define CVG_MMU_1_SYSTEM_MAP_MEM_INFO_SCOPE 0x01
#define CVG_MMU_1_SYSTEM_MAP_MEM_INFO_SIZE 32
#define CVG_MMU_1_SYSTEM_MAP_MEM_INFO_BITFIELD_COUNT 0x02
#define CVG_MMU_1_SYSTEM_MAP_MEM_INFO_RESET 0x00000000
#define CVG_MMU_1_SYSTEM_MAP_MEM_INFO_MMU_INFO_LSB 0x0000
#define CVG_MMU_1_SYSTEM_MAP_MEM_INFO_MMU_INFO_MSB 0x0009
#define CVG_MMU_1_SYSTEM_MAP_MEM_INFO_MMU_INFO_RANGE 0x000a
#define CVG_MMU_1_SYSTEM_MAP_MEM_INFO_MMU_INFO_MASK 0x000003ff
#define CVG_MMU_1_SYSTEM_MAP_MEM_INFO_MMU_INFO_RESET_VALUE 0x00000000
#define CVG_MMU_1_SYSTEM_MAP_MEM_INFO_UNUSED_MMU_INFO_LSB 0x000a
#define CVG_MMU_1_SYSTEM_MAP_MEM_INFO_UNUSED_MMU_INFO_MSB 0x001f
#define CVG_MMU_1_SYSTEM_MAP_MEM_INFO_UNUSED_MMU_INFO_RANGE 0x0016
#define CVG_MMU_1_SYSTEM_MAP_MEM_INFO_UNUSED_MMU_INFO_MASK 0xfffffc00
#define CVG_MMU_1_SYSTEM_MAP_MEM_INFO_UNUSED_MMU_INFO_RESET_VALUE 0x00000000

/*  ------------------------------------------------------------------ */
/* */
#ifndef CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_0_FLAG
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_0_FLAG

/*  STREAM_ID_REG_IDX_L1_0 desc:  Power Domain: CVE Gated[br] Reset */
/* Domain: CVE Reset[br] Function */

/*  Domain: CVE Initialization[br] [br] Starting index value of block */
/* (out */

/*  of 16) used to cache L1 entries for Stream ID 0[br] Must be */
/* increasing */
/* value for each stream[br]*/
union CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_0_t {
	struct {
uint32_t  MMU_STREAM_ID_REG_IDX_L1_0 :   4;
/*   Nr. of first block in L1 */
/* Cache belonging to Stream ID=0*/
uint32_t  UNUSED_MMU_STREAM_ID_REG_IDX_L1_0 :  28;    /*  Unused*/
	}                                field;
uint32_t                         val;
};
#endif
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_0_OFFSET 0x0c
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_0_SCOPE 0x01
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_0_SIZE 32
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_0_BITFIELD_COUNT 0x02
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_0_RESET 0x00000000
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_0_MMU_STREAM_ID_REG_IDX_L1_0_LSB 0x0000
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_0_MMU_STREAM_ID_REG_IDX_L1_0_MSB 0x0003
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_0_MMU_STREAM_ID_REG_IDX_L1_0_RANGE 0x0004
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_0_MMU_STREAM_ID_REG_IDX_L1_0_MASK 0x0000000f
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_0_MMU_STREAM_ID_REG_IDX_L1_0_RESET_VALUE 0x00000000
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_0_UNUSED_MMU_STREAM_ID_REG_IDX_L1_0_LSB 0x0004
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_0_UNUSED_MMU_STREAM_ID_REG_IDX_L1_0_MSB 0x001f
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_0_UNUSED_MMU_STREAM_ID_REG_IDX_L1_0_RANGE 0x001c
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_0_UNUSED_MMU_STREAM_ID_REG_IDX_L1_0_MASK 0xfffffff0
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_0_UNUSED_MMU_STREAM_ID_REG_IDX_L1_0_RESET_VALUE 0x00000000

/*  ------------------------------------------------------------------ */
/* */
#ifndef CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_1_FLAG
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_1_FLAG

/*  STREAM_ID_REG_IDX_L1_1 desc:  Power Domain: CVE Gated[br] Reset */
/* Domain: CVE Reset[br] Function */

/*  Domain: CVE Initialization[br] [br] Starting index value of block */
/* (out */

/*  of 16) used to cache L1 entries for Stream ID 1[br] Must be */
/* increasing */
/* value for each stream[br]*/
union CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_1_t {
	struct {
uint32_t  MMU_STREAM_ID_REG_IDX_L1_1 :   4;
/*   Nr. of first block in L1 */
/* Cache belonging to Stream ID=1*/
uint32_t  UNUSED_MMU_STREAM_ID_REG_IDX_L1_1 :  28;    /*  Unused*/
	}                                field;
uint32_t                         val;
};
#endif
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_1_OFFSET 0x10
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_1_SCOPE 0x01
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_1_SIZE 32
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_1_BITFIELD_COUNT 0x02
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_1_RESET 0x00000004
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_1_MMU_STREAM_ID_REG_IDX_L1_1_LSB 0x0000
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_1_MMU_STREAM_ID_REG_IDX_L1_1_MSB 0x0003
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_1_MMU_STREAM_ID_REG_IDX_L1_1_RANGE 0x0004
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_1_MMU_STREAM_ID_REG_IDX_L1_1_MASK 0x0000000f
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_1_MMU_STREAM_ID_REG_IDX_L1_1_RESET_VALUE 0x00000004
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_1_UNUSED_MMU_STREAM_ID_REG_IDX_L1_1_LSB 0x0004
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_1_UNUSED_MMU_STREAM_ID_REG_IDX_L1_1_MSB 0x001f
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_1_UNUSED_MMU_STREAM_ID_REG_IDX_L1_1_RANGE 0x001c
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_1_UNUSED_MMU_STREAM_ID_REG_IDX_L1_1_MASK 0xfffffff0
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_1_UNUSED_MMU_STREAM_ID_REG_IDX_L1_1_RESET_VALUE 0x00000000

/*  ------------------------------------------------------------------ */
/* */
#ifndef CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_2_FLAG
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_2_FLAG

/*  STREAM_ID_REG_IDX_L1_2 desc:  Power Domain: CVE Gated[br] Reset */
/* Domain: CVE Reset[br] Function */

/*  Domain: CVE Initialization[br] [br] Starting index value of block */
/* (out */

/*  of 16) used to cache L1 entries for Stream ID 2[br] Must be */
/* increasing */
/* value for each stream[br]*/
union CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_2_t {
	struct {
uint32_t  MMU_STREAM_ID_REG_IDX_L1_2 :   4;
/*   Nr. of first block in L1 */
/* Cache belonging to Stream ID=2*/
uint32_t  UNUSED_MMU_STREAM_ID_REG_IDX_L1_2 :  28;    /*  Unused*/
	}                                field;
uint32_t                         val;
};
#endif
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_2_OFFSET 0x14
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_2_SCOPE 0x01
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_2_SIZE 32
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_2_BITFIELD_COUNT 0x02
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_2_RESET 0x00000008
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_2_MMU_STREAM_ID_REG_IDX_L1_2_LSB 0x0000
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_2_MMU_STREAM_ID_REG_IDX_L1_2_MSB 0x0003
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_2_MMU_STREAM_ID_REG_IDX_L1_2_RANGE 0x0004
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_2_MMU_STREAM_ID_REG_IDX_L1_2_MASK 0x0000000f
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_2_MMU_STREAM_ID_REG_IDX_L1_2_RESET_VALUE 0x00000008
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_2_UNUSED_MMU_STREAM_ID_REG_IDX_L1_2_LSB 0x0004
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_2_UNUSED_MMU_STREAM_ID_REG_IDX_L1_2_MSB 0x001f
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_2_UNUSED_MMU_STREAM_ID_REG_IDX_L1_2_RANGE 0x001c
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_2_UNUSED_MMU_STREAM_ID_REG_IDX_L1_2_MASK 0xfffffff0
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_2_UNUSED_MMU_STREAM_ID_REG_IDX_L1_2_RESET_VALUE 0x00000000

/*  ------------------------------------------------------------------ */
/* */
#ifndef CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_3_FLAG
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_3_FLAG

/*  STREAM_ID_REG_IDX_L1_3 desc:  Power Domain: CVE Gated[br] Reset */
/* Domain: CVE Reset[br] Function */

/*  Domain: CVE Initialization[br] [br] Starting index value of block */
/* (out */

/*  of 16) used to cache L1 entries for Stream ID 3[br] Must be */
/* increasing */
/* value for each stream[br]*/
union CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_3_t {
	struct {
uint32_t  MMU_STREAM_ID_REG_IDX_L1_3 :   4;
/*   Nr. of first block in L1 */
/* Cache belonging to Stream ID=3*/
uint32_t  UNUSED_MMU_STREAM_ID_REG_IDX_L1_3 :  28;    /*  Unused*/
	}                                field;
uint32_t                         val;
};
#endif
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_3_OFFSET 0x18
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_3_SCOPE 0x01
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_3_SIZE 32
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_3_BITFIELD_COUNT 0x02
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_3_RESET 0x0000000b
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_3_MMU_STREAM_ID_REG_IDX_L1_3_LSB 0x0000
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_3_MMU_STREAM_ID_REG_IDX_L1_3_MSB 0x0003
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_3_MMU_STREAM_ID_REG_IDX_L1_3_RANGE 0x0004
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_3_MMU_STREAM_ID_REG_IDX_L1_3_MASK 0x0000000f
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_3_MMU_STREAM_ID_REG_IDX_L1_3_RESET_VALUE 0x0000000b
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_3_UNUSED_MMU_STREAM_ID_REG_IDX_L1_3_LSB 0x0004
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_3_UNUSED_MMU_STREAM_ID_REG_IDX_L1_3_MSB 0x001f
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_3_UNUSED_MMU_STREAM_ID_REG_IDX_L1_3_RANGE 0x001c
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_3_UNUSED_MMU_STREAM_ID_REG_IDX_L1_3_MASK 0xfffffff0
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_3_UNUSED_MMU_STREAM_ID_REG_IDX_L1_3_RESET_VALUE 0x00000000

/*  ------------------------------------------------------------------ */
/* */
#ifndef CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_4_FLAG
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_4_FLAG

/*  STREAM_ID_REG_IDX_L1_4 desc:  Power Domain: CVE Gated[br] Reset */
/* Domain: CVE Reset[br] Function */

/*  Domain: CVE Initialization[br] [br] Starting index value of block */
/* (out */

/*  of 16) used to cache L1 entries for Stream ID 4[br] Must be */
/* increasing */
/* value for each stream[br]*/
union CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_4_t {
	struct {
uint32_t  MMU_STREAM_ID_REG_IDX_L1_4 :   4;
/*   Nr. of first block in L1 */
/* Cache belonging to Stream ID=4*/
uint32_t  UNUSED_MMU_STREAM_ID_REG_IDX_L1_4 :  28;    /*  Unused*/
	}                                field;
uint32_t                         val;
};
#endif
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_4_OFFSET 0x1c
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_4_SCOPE 0x01
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_4_SIZE 32
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_4_BITFIELD_COUNT 0x02
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_4_RESET 0x0000000d
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_4_MMU_STREAM_ID_REG_IDX_L1_4_LSB 0x0000
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_4_MMU_STREAM_ID_REG_IDX_L1_4_MSB 0x0003
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_4_MMU_STREAM_ID_REG_IDX_L1_4_RANGE 0x0004
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_4_MMU_STREAM_ID_REG_IDX_L1_4_MASK 0x0000000f
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_4_MMU_STREAM_ID_REG_IDX_L1_4_RESET_VALUE 0x0000000d
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_4_UNUSED_MMU_STREAM_ID_REG_IDX_L1_4_LSB 0x0004
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_4_UNUSED_MMU_STREAM_ID_REG_IDX_L1_4_MSB 0x001f
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_4_UNUSED_MMU_STREAM_ID_REG_IDX_L1_4_RANGE 0x001c
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_4_UNUSED_MMU_STREAM_ID_REG_IDX_L1_4_MASK 0xfffffff0
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_4_UNUSED_MMU_STREAM_ID_REG_IDX_L1_4_RESET_VALUE 0x00000000

/*  ------------------------------------------------------------------ */
/* */
#ifndef CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_5_FLAG
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_5_FLAG

/*  STREAM_ID_REG_IDX_L1_5 desc:  Power Domain: CVE Gated[br] Reset */
/* Domain: CVE Reset[br] Function */

/*  Domain: CVE Initialization[br] [br] Starting index value of block */
/* (out */

/*  of 16) used to cache L1 entries for Stream ID 5[br] Must be */
/* increasing */
/* value for each stream[br]*/
union CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_5_t {
	struct {
uint32_t  MMU_STREAM_ID_REG_IDX_L1_5 :   4;
/*   Nr. of first block in L1 */
/* Cache belonging to Stream ID=5*/
uint32_t  UNUSED_MMU_STREAM_ID_REG_IDX_L1_5 :  28;    /*  Unused*/
	}                                field;
uint32_t                         val;
};
#endif
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_5_OFFSET 0x20
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_5_SCOPE 0x01
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_5_SIZE 32
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_5_BITFIELD_COUNT 0x02
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_5_RESET 0x0000000d
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_5_MMU_STREAM_ID_REG_IDX_L1_5_LSB 0x0000
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_5_MMU_STREAM_ID_REG_IDX_L1_5_MSB 0x0003
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_5_MMU_STREAM_ID_REG_IDX_L1_5_RANGE 0x0004
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_5_MMU_STREAM_ID_REG_IDX_L1_5_MASK 0x0000000f
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_5_MMU_STREAM_ID_REG_IDX_L1_5_RESET_VALUE 0x0000000d
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_5_UNUSED_MMU_STREAM_ID_REG_IDX_L1_5_LSB 0x0004
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_5_UNUSED_MMU_STREAM_ID_REG_IDX_L1_5_MSB 0x001f
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_5_UNUSED_MMU_STREAM_ID_REG_IDX_L1_5_RANGE 0x001c
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_5_UNUSED_MMU_STREAM_ID_REG_IDX_L1_5_MASK 0xfffffff0
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_5_UNUSED_MMU_STREAM_ID_REG_IDX_L1_5_RESET_VALUE 0x00000000

/*  ------------------------------------------------------------------ */
/* */
#ifndef CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_6_FLAG
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_6_FLAG

/*  STREAM_ID_REG_IDX_L1_6 desc:  Power Domain: CVE Gated[br] Reset */
/* Domain: CVE Reset[br] Function */

/*  Domain: CVE Initialization[br] [br] Starting index value of block */
/* (out */

/*  of 16) used to cache L1 entries for Stream ID 6[br] Must be */
/* increasing */
/* value for each stream[br]*/
union CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_6_t {
	struct {
uint32_t  MMU_STREAM_ID_REG_IDX_L1_6 :   4;
/*   Nr. of first block in L1 */
/* Cache belonging to Stream ID=6*/
uint32_t  UNUSED_MMU_STREAM_ID_REG_IDX_L1_6 :  28;    /*  Unused*/
	}                                field;
uint32_t                         val;
};
#endif
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_6_OFFSET 0x24
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_6_SCOPE 0x01
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_6_SIZE 32
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_6_BITFIELD_COUNT 0x02
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_6_RESET 0x0000000d
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_6_MMU_STREAM_ID_REG_IDX_L1_6_LSB 0x0000
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_6_MMU_STREAM_ID_REG_IDX_L1_6_MSB 0x0003
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_6_MMU_STREAM_ID_REG_IDX_L1_6_RANGE 0x0004
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_6_MMU_STREAM_ID_REG_IDX_L1_6_MASK 0x0000000f
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_6_MMU_STREAM_ID_REG_IDX_L1_6_RESET_VALUE 0x0000000d
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_6_UNUSED_MMU_STREAM_ID_REG_IDX_L1_6_LSB 0x0004
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_6_UNUSED_MMU_STREAM_ID_REG_IDX_L1_6_MSB 0x001f
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_6_UNUSED_MMU_STREAM_ID_REG_IDX_L1_6_RANGE 0x001c
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_6_UNUSED_MMU_STREAM_ID_REG_IDX_L1_6_MASK 0xfffffff0
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_6_UNUSED_MMU_STREAM_ID_REG_IDX_L1_6_RESET_VALUE 0x00000000

/*  ------------------------------------------------------------------ */
/* */
#ifndef CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_7_FLAG
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_7_FLAG

/*  STREAM_ID_REG_IDX_L1_7 desc:  Power Domain: CVE Gated[br] Reset */
/* Domain: CVE Reset[br] Function */

/*  Domain: CVE Initialization[br] [br] Starting index value of block */
/* (out */

/*  of 16) used to cache L1 entries for Stream ID 7[br] Must be */
/* increasing */
/* value for each stream[br]*/
union CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_7_t {
	struct {
uint32_t  MMU_STREAM_ID_REG_IDX_L1_7 :   4;
/*   Nr. of first block in L1 */
/* Cache belonging to Stream ID=7*/
uint32_t  UNUSED_MMU_STREAM_ID_REG_IDX_L1_7 :  28;    /*  Unused*/
	}                                field;
uint32_t                         val;
};
#endif
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_7_OFFSET 0x28
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_7_SCOPE 0x01
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_7_SIZE 32
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_7_BITFIELD_COUNT 0x02
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_7_RESET 0x0000000f
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_7_MMU_STREAM_ID_REG_IDX_L1_7_LSB 0x0000
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_7_MMU_STREAM_ID_REG_IDX_L1_7_MSB 0x0003
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_7_MMU_STREAM_ID_REG_IDX_L1_7_RANGE 0x0004
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_7_MMU_STREAM_ID_REG_IDX_L1_7_MASK 0x0000000f
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_7_MMU_STREAM_ID_REG_IDX_L1_7_RESET_VALUE 0x0000000f
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_7_UNUSED_MMU_STREAM_ID_REG_IDX_L1_7_LSB 0x0004
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_7_UNUSED_MMU_STREAM_ID_REG_IDX_L1_7_MSB 0x001f
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_7_UNUSED_MMU_STREAM_ID_REG_IDX_L1_7_RANGE 0x001c
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_7_UNUSED_MMU_STREAM_ID_REG_IDX_L1_7_MASK 0xfffffff0
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_7_UNUSED_MMU_STREAM_ID_REG_IDX_L1_7_RESET_VALUE 0x00000000

/*  ------------------------------------------------------------------ */
/* */
#ifndef CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_0_FLAG
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_0_FLAG

/*  STREAM_ID_REG_IDX_L2_0 desc:  Power Domain: CVE Gated[br] Reset */
/* Domain: CVE Reset[br] Function */

/*  Domain: CVE Initialization[br] [br] Starting index value of block */
/* (out */

/*  of 16) used to cache L2 entries for Stream ID 0[br] Must be */
/* increasing */
/* value for each stream[br]*/
union CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_0_t {
	struct {
uint32_t  MMU_STREAM_ID_REG_IDX_L2_0 :   4;
/*   Nr. of first block in L2 */
/* Cache belonging to Stream ID=0*/
uint32_t  UNUSED_MMU_STREAM_ID_REG_IDX_L2_0 :  28;    /*  Unused*/
	}                                field;
uint32_t                         val;
};
#endif
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_0_OFFSET 0x2c
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_0_SCOPE 0x01
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_0_SIZE 32
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_0_BITFIELD_COUNT 0x02
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_0_RESET 0x00000000
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_0_MMU_STREAM_ID_REG_IDX_L2_0_LSB 0x0000
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_0_MMU_STREAM_ID_REG_IDX_L2_0_MSB 0x0003
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_0_MMU_STREAM_ID_REG_IDX_L2_0_RANGE 0x0004
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_0_MMU_STREAM_ID_REG_IDX_L2_0_MASK 0x0000000f
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_0_MMU_STREAM_ID_REG_IDX_L2_0_RESET_VALUE 0x00000000
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_0_UNUSED_MMU_STREAM_ID_REG_IDX_L2_0_LSB 0x0004
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_0_UNUSED_MMU_STREAM_ID_REG_IDX_L2_0_MSB 0x001f
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_0_UNUSED_MMU_STREAM_ID_REG_IDX_L2_0_RANGE 0x001c
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_0_UNUSED_MMU_STREAM_ID_REG_IDX_L2_0_MASK 0xfffffff0
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_0_UNUSED_MMU_STREAM_ID_REG_IDX_L2_0_RESET_VALUE 0x00000000

/*  ------------------------------------------------------------------ */
/* */
#ifndef CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_1_FLAG
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_1_FLAG

/*  STREAM_ID_REG_IDX_L2_1 desc:  Power Domain: CVE Gated[br] Reset */
/* Domain: CVE Reset[br] Function */

/*  Domain: CVE Initialization[br] [br] Starting index value of block */
/* (out */

/*  of 16) used to cache L2 entries for Stream ID 1[br] Must be */
/* increasing */
/* value for each stream[br]*/
union CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_1_t {
	struct {
uint32_t  MMU_STREAM_ID_REG_IDX_L2_1 :   4;
/*   Nr. of first block in L2 */
/* Cache belonging to Stream ID=1*/
uint32_t  UNUSED_MMU_STREAM_ID_REG_IDX_L2_1 :  28;    /*  Unused*/
	}                                field;
uint32_t                         val;
};
#endif
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_1_OFFSET 0x30
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_1_SCOPE 0x01
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_1_SIZE 32
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_1_BITFIELD_COUNT 0x02
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_1_RESET 0x00000004
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_1_MMU_STREAM_ID_REG_IDX_L2_1_LSB 0x0000
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_1_MMU_STREAM_ID_REG_IDX_L2_1_MSB 0x0003
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_1_MMU_STREAM_ID_REG_IDX_L2_1_RANGE 0x0004
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_1_MMU_STREAM_ID_REG_IDX_L2_1_MASK 0x0000000f
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_1_MMU_STREAM_ID_REG_IDX_L2_1_RESET_VALUE 0x00000004
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_1_UNUSED_MMU_STREAM_ID_REG_IDX_L2_1_LSB 0x0004
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_1_UNUSED_MMU_STREAM_ID_REG_IDX_L2_1_MSB 0x001f
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_1_UNUSED_MMU_STREAM_ID_REG_IDX_L2_1_RANGE 0x001c
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_1_UNUSED_MMU_STREAM_ID_REG_IDX_L2_1_MASK 0xfffffff0
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_1_UNUSED_MMU_STREAM_ID_REG_IDX_L2_1_RESET_VALUE 0x00000000

/*  ------------------------------------------------------------------ */
/* */
#ifndef CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_2_FLAG
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_2_FLAG

/*  STREAM_ID_REG_IDX_L2_2 desc:  Power Domain: CVE Gated[br] Reset */
/* Domain: CVE Reset[br] Function */

/*  Domain: CVE Initialization[br] [br] Starting index value of block */
/* (out */

/*  of 16) used to cache L2 entries for Stream ID 2[br] Must be */
/* increasing */
/* value for each stream[br]*/
union CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_2_t {
	struct {
uint32_t  MMU_STREAM_ID_REG_IDX_L2_2 :   4;
/*   Nr. of first block in L2 */
/* Cache belonging to Stream ID=2*/
uint32_t  UNUSED_MMU_STREAM_ID_REG_IDX_L2_2 :  28;    /*  Unused*/
	}                                field;
uint32_t                         val;
};
#endif
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_2_OFFSET 0x34
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_2_SCOPE 0x01
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_2_SIZE 32
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_2_BITFIELD_COUNT 0x02
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_2_RESET 0x00000008
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_2_MMU_STREAM_ID_REG_IDX_L2_2_LSB 0x0000
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_2_MMU_STREAM_ID_REG_IDX_L2_2_MSB 0x0003
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_2_MMU_STREAM_ID_REG_IDX_L2_2_RANGE 0x0004
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_2_MMU_STREAM_ID_REG_IDX_L2_2_MASK 0x0000000f
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_2_MMU_STREAM_ID_REG_IDX_L2_2_RESET_VALUE 0x00000008
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_2_UNUSED_MMU_STREAM_ID_REG_IDX_L2_2_LSB 0x0004
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_2_UNUSED_MMU_STREAM_ID_REG_IDX_L2_2_MSB 0x001f
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_2_UNUSED_MMU_STREAM_ID_REG_IDX_L2_2_RANGE 0x001c
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_2_UNUSED_MMU_STREAM_ID_REG_IDX_L2_2_MASK 0xfffffff0
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_2_UNUSED_MMU_STREAM_ID_REG_IDX_L2_2_RESET_VALUE 0x00000000

/*  ------------------------------------------------------------------ */
/* */
#ifndef CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_3_FLAG
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_3_FLAG

/*  STREAM_ID_REG_IDX_L2_3 desc:  Power Domain: CVE Gated[br] Reset */
/* Domain: CVE Reset[br] Function */

/*  Domain: CVE Initialization[br] [br] Starting index value of block */
/* (out */

/*  of 16) used to cache L2 entries for Stream ID 3[br] Must be */
/* increasing */
/* value for each stream[br]*/
union CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_3_t {
	struct {
uint32_t  MMU_STREAM_ID_REG_IDX_L2_3 :   4;
/*   Nr. of first block in L2 */
/* Cache belonging to Stream ID=3*/
uint32_t  UNUSED_MMU_STREAM_ID_REG_IDX_L2_3 :  28;    /*  Unused*/
	}                                field;
uint32_t                         val;
};
#endif
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_3_OFFSET 0x38
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_3_SCOPE 0x01
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_3_SIZE 32
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_3_BITFIELD_COUNT 0x02
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_3_RESET 0x0000000b
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_3_MMU_STREAM_ID_REG_IDX_L2_3_LSB 0x0000
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_3_MMU_STREAM_ID_REG_IDX_L2_3_MSB 0x0003
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_3_MMU_STREAM_ID_REG_IDX_L2_3_RANGE 0x0004
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_3_MMU_STREAM_ID_REG_IDX_L2_3_MASK 0x0000000f
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_3_MMU_STREAM_ID_REG_IDX_L2_3_RESET_VALUE 0x0000000b
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_3_UNUSED_MMU_STREAM_ID_REG_IDX_L2_3_LSB 0x0004
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_3_UNUSED_MMU_STREAM_ID_REG_IDX_L2_3_MSB 0x001f
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_3_UNUSED_MMU_STREAM_ID_REG_IDX_L2_3_RANGE 0x001c
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_3_UNUSED_MMU_STREAM_ID_REG_IDX_L2_3_MASK 0xfffffff0
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_3_UNUSED_MMU_STREAM_ID_REG_IDX_L2_3_RESET_VALUE 0x00000000

/*  ------------------------------------------------------------------ */
/* */
#ifndef CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_4_FLAG
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_4_FLAG

/*  STREAM_ID_REG_IDX_L2_4 desc:  Power Domain: CVE Gated[br] Reset */
/* Domain: CVE Reset[br] Function */

/*  Domain: CVE Initialization[br] [br] Starting index value of block */
/* (out */

/*  of 16) used to cache L2 entries for Stream ID 4[br] Must be */
/* increasing */
/* value for each stream[br]*/
union CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_4_t {
	struct {
uint32_t  MMU_STREAM_ID_REG_IDX_L2_4 :   4;
/*   Nr. of first block in L2 */
/* Cache belonging to Stream ID=4*/
uint32_t  UNUSED_MMU_STREAM_ID_REG_IDX_L2_4 :  28;    /*  Unused*/
	}                                field;
uint32_t                         val;
};
#endif
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_4_OFFSET 0x3c
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_4_SCOPE 0x01
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_4_SIZE 32
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_4_BITFIELD_COUNT 0x02
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_4_RESET 0x0000000d
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_4_MMU_STREAM_ID_REG_IDX_L2_4_LSB 0x0000
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_4_MMU_STREAM_ID_REG_IDX_L2_4_MSB 0x0003
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_4_MMU_STREAM_ID_REG_IDX_L2_4_RANGE 0x0004
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_4_MMU_STREAM_ID_REG_IDX_L2_4_MASK 0x0000000f
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_4_MMU_STREAM_ID_REG_IDX_L2_4_RESET_VALUE 0x0000000d
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_4_UNUSED_MMU_STREAM_ID_REG_IDX_L2_4_LSB 0x0004
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_4_UNUSED_MMU_STREAM_ID_REG_IDX_L2_4_MSB 0x001f
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_4_UNUSED_MMU_STREAM_ID_REG_IDX_L2_4_RANGE 0x001c
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_4_UNUSED_MMU_STREAM_ID_REG_IDX_L2_4_MASK 0xfffffff0
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_4_UNUSED_MMU_STREAM_ID_REG_IDX_L2_4_RESET_VALUE 0x00000000

/*  ------------------------------------------------------------------ */
/* */
#ifndef CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_5_FLAG
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_5_FLAG

/*  STREAM_ID_REG_IDX_L2_5 desc:  Power Domain: CVE Gated[br] Reset */
/* Domain: CVE Reset[br] Function */

/*  Domain: CVE Initialization[br] [br] Starting index value of block */
/* (out */

/*  of 16) used to cache L2 entries for Stream ID 5[br] Must be */
/* increasing */
/* value for each stream[br]*/
union CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_5_t {
	struct {
uint32_t  MMU_STREAM_ID_REG_IDX_L2_5 :   4;
/*   Nr. of first block in L2 */
/* Cache belonging to Stream ID=5*/
uint32_t  UNUSED_MMU_STREAM_ID_REG_IDX_L2_5 :  28;    /*  Unused*/
	}                                field;
uint32_t                         val;
};
#endif
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_5_OFFSET 0x40
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_5_SCOPE 0x01
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_5_SIZE 32
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_5_BITFIELD_COUNT 0x02
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_5_RESET 0x0000000d
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_5_MMU_STREAM_ID_REG_IDX_L2_5_LSB 0x0000
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_5_MMU_STREAM_ID_REG_IDX_L2_5_MSB 0x0003
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_5_MMU_STREAM_ID_REG_IDX_L2_5_RANGE 0x0004
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_5_MMU_STREAM_ID_REG_IDX_L2_5_MASK 0x0000000f
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_5_MMU_STREAM_ID_REG_IDX_L2_5_RESET_VALUE 0x0000000d
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_5_UNUSED_MMU_STREAM_ID_REG_IDX_L2_5_LSB 0x0004
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_5_UNUSED_MMU_STREAM_ID_REG_IDX_L2_5_MSB 0x001f
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_5_UNUSED_MMU_STREAM_ID_REG_IDX_L2_5_RANGE 0x001c
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_5_UNUSED_MMU_STREAM_ID_REG_IDX_L2_5_MASK 0xfffffff0
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_5_UNUSED_MMU_STREAM_ID_REG_IDX_L2_5_RESET_VALUE 0x00000000

/*  ------------------------------------------------------------------ */
/* */
#ifndef CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_6_FLAG
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_6_FLAG

/*  STREAM_ID_REG_IDX_L2_6 desc:  Power Domain: CVE Gated[br] Reset */
/* Domain: CVE Reset[br] Function */

/*  Domain: CVE Initialization[br] [br] Starting index value of block */
/* (out */

/*  of 16) used to cache L2 entries for Stream ID 6[br] Must be */
/* increasing */
/* value for each stream[br]*/
union CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_6_t {
	struct {
uint32_t  MMU_STREAM_ID_REG_IDX_L2_6 :   4;
/*   Nr. of first block in L2 */
/* Cache belonging to Stream ID=6*/
uint32_t  UNUSED_MMU_STREAM_ID_REG_IDX_L2_6 :  28;    /*  Unused*/
	}                                field;
uint32_t                         val;
};
#endif
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_6_OFFSET 0x44
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_6_SCOPE 0x01
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_6_SIZE 32
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_6_BITFIELD_COUNT 0x02
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_6_RESET 0x0000000d
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_6_MMU_STREAM_ID_REG_IDX_L2_6_LSB 0x0000
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_6_MMU_STREAM_ID_REG_IDX_L2_6_MSB 0x0003
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_6_MMU_STREAM_ID_REG_IDX_L2_6_RANGE 0x0004
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_6_MMU_STREAM_ID_REG_IDX_L2_6_MASK 0x0000000f
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_6_MMU_STREAM_ID_REG_IDX_L2_6_RESET_VALUE 0x0000000d
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_6_UNUSED_MMU_STREAM_ID_REG_IDX_L2_6_LSB 0x0004
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_6_UNUSED_MMU_STREAM_ID_REG_IDX_L2_6_MSB 0x001f
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_6_UNUSED_MMU_STREAM_ID_REG_IDX_L2_6_RANGE 0x001c
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_6_UNUSED_MMU_STREAM_ID_REG_IDX_L2_6_MASK 0xfffffff0
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_6_UNUSED_MMU_STREAM_ID_REG_IDX_L2_6_RESET_VALUE 0x00000000

/*  ------------------------------------------------------------------ */
/* */
#ifndef CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_7_FLAG
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_7_FLAG

/*  STREAM_ID_REG_IDX_L2_7 desc:  Power Domain: CVE Gated[br] Reset */
/* Domain: CVE Reset[br] Function */

/*  Domain: CVE Initialization[br] [br] Starting index value of block */
/* (out */

/*  of 16) used to cache L2 entries for Stream ID 7[br] Must be */
/* increasing */
/* value for each stream[br]*/
union CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_7_t {
	struct {
uint32_t  MMU_STREAM_ID_REG_IDX_L2_7 :   4;
/*   Nr. of first block in L2 */
/* Cache belonging to Stream ID=7*/
uint32_t  UNUSED_MMU_STREAM_ID_REG_IDX_L2_7 :  28;    /*  Unused*/
	}                                field;
uint32_t                         val;
};
#endif
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_7_OFFSET 0x48
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_7_SCOPE 0x01
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_7_SIZE 32
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_7_BITFIELD_COUNT 0x02
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_7_RESET 0x0000000f
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_7_MMU_STREAM_ID_REG_IDX_L2_7_LSB 0x0000
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_7_MMU_STREAM_ID_REG_IDX_L2_7_MSB 0x0003
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_7_MMU_STREAM_ID_REG_IDX_L2_7_RANGE 0x0004
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_7_MMU_STREAM_ID_REG_IDX_L2_7_MASK 0x0000000f
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_7_MMU_STREAM_ID_REG_IDX_L2_7_RESET_VALUE 0x0000000f
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_7_UNUSED_MMU_STREAM_ID_REG_IDX_L2_7_LSB 0x0004
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_7_UNUSED_MMU_STREAM_ID_REG_IDX_L2_7_MSB 0x001f
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_7_UNUSED_MMU_STREAM_ID_REG_IDX_L2_7_RANGE 0x001c
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_7_UNUSED_MMU_STREAM_ID_REG_IDX_L2_7_MASK 0xfffffff0
#define CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_7_UNUSED_MMU_STREAM_ID_REG_IDX_L2_7_RESET_VALUE 0x00000000

/*  ------------------------------------------------------------------ */
/* */
/* starting the array instantiation section*/
struct CVG_MMU_1_system_map_t {
union CVG_MMU_1_SYSTEM_MAP_MEM_INVALIDATE_t INVALIDATE;
/*  offset 4'h0, width 32 */
union CVG_MMU_1_SYSTEM_MAP_MEM_PAGE_TABLE_BASE_ADDRESS_t PAGE_TABLE_BASE_ADDRESS;
/*  offset 4'h4, width 32 */
union CVG_MMU_1_SYSTEM_MAP_MEM_INFO_t INFO;
/*  offset 4'h8, width 32 */
union CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_0_t STREAM_ID_REG_IDX_L1_0;
/*  offset 8'h0C, width 32 */
union CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_1_t STREAM_ID_REG_IDX_L1_1;
/*  offset 8'h10, width 32 */
union CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_2_t STREAM_ID_REG_IDX_L1_2;
/*  offset 8'h14, width 32 */
union CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_3_t STREAM_ID_REG_IDX_L1_3;
/*  offset 8'h18, width 32 */
union CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_4_t STREAM_ID_REG_IDX_L1_4;
/*  offset 8'h1C, width 32 */
union CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_5_t STREAM_ID_REG_IDX_L1_5;
/*  offset 8'h20, width 32 */
union CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_6_t STREAM_ID_REG_IDX_L1_6;
/*  offset 8'h24, width 32 */
union CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L1_7_t STREAM_ID_REG_IDX_L1_7;
/*  offset 8'h28, width 32 */
union CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_0_t STREAM_ID_REG_IDX_L2_0;
/*  offset 8'h2C, width 32 */
union CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_1_t STREAM_ID_REG_IDX_L2_1;
/*  offset 8'h30, width 32 */
union CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_2_t STREAM_ID_REG_IDX_L2_2;
/*  offset 8'h34, width 32 */
union CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_3_t STREAM_ID_REG_IDX_L2_3;
/*  offset 8'h38, width 32 */
union CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_4_t STREAM_ID_REG_IDX_L2_4;
/*  offset 8'h3C, width 32 */
union CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_5_t STREAM_ID_REG_IDX_L2_5;
/*  offset 8'h40, width 32 */
union CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_6_t STREAM_ID_REG_IDX_L2_6;
/*  offset 8'h44, width 32 */
union CVG_MMU_1_SYSTEM_MAP_MEM_STREAM_ID_REG_IDX_L2_7_t STREAM_ID_REG_IDX_L2_7;
/*  offset 8'h48, width 32 */
};

#define ICE_MMU_ATU_INVALIDATE                                 0
#define ICE_MMU_ATU_PAGE_TABLE_BASE_ADDRESS                    1
#define ICE_MMU_ATU_INFO                                       2
#define ICE_MMU_ATU_STREAM_ID_REG_IDX_L1_0                     3
#define ICE_MMU_ATU_STREAM_ID_REG_IDX_L1_1                     4
#define ICE_MMU_ATU_STREAM_ID_REG_IDX_L1_2                     5
#define ICE_MMU_ATU_STREAM_ID_REG_IDX_L1_3                     6
#define ICE_MMU_ATU_STREAM_ID_REG_IDX_L1_4                     7
#define ICE_MMU_ATU_STREAM_ID_REG_IDX_L1_5                     8
#define ICE_MMU_ATU_STREAM_ID_REG_IDX_L1_6                     9
#define ICE_MMU_ATU_STREAM_ID_REG_IDX_L1_7                    10
#define ICE_MMU_ATU_STREAM_ID_REG_IDX_L2_0                    11
#define ICE_MMU_ATU_STREAM_ID_REG_IDX_L2_1                    12
#define ICE_MMU_ATU_STREAM_ID_REG_IDX_L2_2                    13
#define ICE_MMU_ATU_STREAM_ID_REG_IDX_L2_3                    14
#define ICE_MMU_ATU_STREAM_ID_REG_IDX_L2_4                    15
#define ICE_MMU_ATU_STREAM_ID_REG_IDX_L2_5                    16
#define ICE_MMU_ATU_STREAM_ID_REG_IDX_L2_6                    17
#define ICE_MMU_ATU_STREAM_ID_REG_IDX_L2_7                    18

#endif // _CVG_MMU_1_SYSTEM_MAP_REGS_H_
