begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|// REQUIRES: arm-registered-target
end_comment

begin_comment
comment|// RUN: %clang_cc1 -Wall -Werror -triple thumbv7-eabi -target-cpu cortex-a8 -O3 -emit-llvm -o - %s | FileCheck %s
end_comment

begin_function
name|void
modifier|*
name|f0
parameter_list|()
block|{
return|return
name|__builtin_thread_pointer
argument_list|()
return|;
block|}
end_function

begin_function
name|void
name|f1
parameter_list|(
name|char
modifier|*
name|a
parameter_list|,
name|char
modifier|*
name|b
parameter_list|)
block|{
name|__clear_cache
argument_list|(
name|a
argument_list|,
name|b
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|// CHECK: call {{.*}} @__clear_cache
end_comment

begin_function
name|void
name|test_eh_return_data_regno
parameter_list|()
block|{
specifier|volatile
name|int
name|res
decl_stmt|;
name|res
operator|=
name|__builtin_eh_return_data_regno
argument_list|(
literal|0
argument_list|)
expr_stmt|;
comment|// CHECK: store volatile i32 0
name|res
operator|=
name|__builtin_eh_return_data_regno
argument_list|(
literal|1
argument_list|)
expr_stmt|;
comment|// CHECK: store volatile i32 1
block|}
end_function

begin_function
name|void
name|nop
parameter_list|()
block|{
name|__builtin_arm_nop
argument_list|()
expr_stmt|;
block|}
end_function

begin_comment
comment|// CHECK: call {{.*}} @llvm.arm.hint(i32 0)
end_comment

begin_function
name|void
name|yield
parameter_list|()
block|{
name|__builtin_arm_yield
argument_list|()
expr_stmt|;
block|}
end_function

begin_comment
comment|// CHECK: call {{.*}} @llvm.arm.hint(i32 1)
end_comment

begin_function
name|void
name|wfe
parameter_list|()
block|{
name|__builtin_arm_wfe
argument_list|()
expr_stmt|;
block|}
end_function

begin_comment
comment|// CHECK: call {{.*}} @llvm.arm.hint(i32 2)
end_comment

begin_function
name|void
name|wfi
parameter_list|()
block|{
name|__builtin_arm_wfi
argument_list|()
expr_stmt|;
block|}
end_function

begin_comment
comment|// CHECK: call {{.*}} @llvm.arm.hint(i32 3)
end_comment

begin_function
name|void
name|sev
parameter_list|()
block|{
name|__builtin_arm_sev
argument_list|()
expr_stmt|;
block|}
end_function

begin_comment
comment|// CHECK: call {{.*}} @llvm.arm.hint(i32 4)
end_comment

begin_function
name|void
name|sevl
parameter_list|()
block|{
name|__builtin_arm_sevl
argument_list|()
expr_stmt|;
block|}
end_function

begin_comment
comment|// CHECK: call {{.*}} @llvm.arm.hint(i32 5)
end_comment

begin_function
name|void
name|dbg
parameter_list|()
block|{
name|__builtin_arm_dbg
argument_list|(
literal|0
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|// CHECK: call {{.*}} @llvm.arm.dbg(i32 0)
end_comment

begin_function
name|void
name|test_barrier
parameter_list|()
block|{
name|__builtin_arm_dmb
argument_list|(
literal|1
argument_list|)
expr_stmt|;
comment|//CHECK: call {{.*}} @llvm.arm.dmb(i32 1)
name|__builtin_arm_dsb
argument_list|(
literal|2
argument_list|)
expr_stmt|;
comment|//CHECK: call {{.*}} @llvm.arm.dsb(i32 2)
name|__builtin_arm_isb
argument_list|(
literal|3
argument_list|)
expr_stmt|;
comment|//CHECK: call {{.*}} @llvm.arm.isb(i32 3)
block|}
end_function

begin_comment
comment|// CHECK: call {{.*}} @llvm.arm.rbit(i32 %a)
end_comment

begin_function
name|unsigned
name|rbit
parameter_list|(
name|unsigned
name|a
parameter_list|)
block|{
return|return
name|__builtin_arm_rbit
argument_list|(
name|a
argument_list|)
return|;
block|}
end_function

begin_function
name|void
name|prefetch
parameter_list|(
name|int
name|i
parameter_list|)
block|{
name|__builtin_arm_prefetch
argument_list|(
operator|&
name|i
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
expr_stmt|;
comment|// CHECK: call {{.*}} @llvm.prefetch(i8* %{{.*}}, i32 0, i32 3, i32 1)
name|__builtin_arm_prefetch
argument_list|(
operator|&
name|i
argument_list|,
literal|1
argument_list|,
literal|1
argument_list|)
expr_stmt|;
comment|// CHECK: call {{.*}} @llvm.prefetch(i8* %{{.*}}, i32 1, i32 3, i32 1)
name|__builtin_arm_prefetch
argument_list|(
operator|&
name|i
argument_list|,
literal|1
argument_list|,
literal|0
argument_list|)
expr_stmt|;
comment|// CHECK: call {{.*}} @llvm.prefetch(i8* %{{.*}}, i32 1, i32 3, i32 0)
block|}
end_function

begin_function
name|unsigned
name|rsr
parameter_list|()
block|{
comment|// CHECK: [[V0:[%A-Za-z0-9.]+]] = {{.*}} call i32 @llvm.read_register.i32(metadata !7)
comment|// CHECK-NEXT: ret i32 [[V0]]
return|return
name|__builtin_arm_rsr
argument_list|(
literal|"cp1:2:c3:c4:5"
argument_list|)
return|;
block|}
end_function

begin_function
name|unsigned
name|long
name|long
name|rsr64
parameter_list|()
block|{
comment|// CHECK: [[V0:[%A-Za-z0-9.]+]] = {{.*}} call i64 @llvm.read_register.i64(metadata !8)
comment|// CHECK-NEXT: ret i64 [[V0]]
return|return
name|__builtin_arm_rsr64
argument_list|(
literal|"cp1:2:c3"
argument_list|)
return|;
block|}
end_function

begin_function
name|void
modifier|*
name|rsrp
parameter_list|()
block|{
comment|// CHECK: [[V0:[%A-Za-z0-9.]+]] = {{.*}} call i32 @llvm.read_register.i32(metadata !9)
comment|// CHECK-NEXT: [[V1:[%A-Za-z0-9.]+]] = inttoptr i32 [[V0]] to i8*
comment|// CHECK-NEXT: ret i8* [[V1]]
return|return
name|__builtin_arm_rsrp
argument_list|(
literal|"sysreg"
argument_list|)
return|;
block|}
end_function

begin_function
name|void
name|wsr
parameter_list|(
name|unsigned
name|v
parameter_list|)
block|{
comment|// CHECK: call void @llvm.write_register.i32(metadata !7, i32 %v)
name|__builtin_arm_wsr
argument_list|(
literal|"cp1:2:c3:c4:5"
argument_list|,
name|v
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
name|void
name|wsr64
parameter_list|(
name|unsigned
name|long
name|long
name|v
parameter_list|)
block|{
comment|// CHECK: call void @llvm.write_register.i64(metadata !8, i64 %v)
name|__builtin_arm_wsr64
argument_list|(
literal|"cp1:2:c3"
argument_list|,
name|v
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
name|void
name|wsrp
parameter_list|(
name|void
modifier|*
name|v
parameter_list|)
block|{
comment|// CHECK: [[V0:[%A-Za-z0-9.]+]] = ptrtoint i8* %v to i32
comment|// CHECK-NEXT: call void @llvm.write_register.i32(metadata !9, i32 [[V0]])
name|__builtin_arm_wsrp
argument_list|(
literal|"sysreg"
argument_list|,
name|v
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|// CHECK: !7 = !{!"cp1:2:c3:c4:5"}
end_comment

begin_comment
comment|// CHECK: !8 = !{!"cp1:2:c3"}
end_comment

begin_comment
comment|// CHECK: !9 = !{!"sysreg"}
end_comment

end_unit

