
---------- Begin Simulation Statistics ----------
final_tick                                36859315000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 232604                       # Simulator instruction rate (inst/s)
host_mem_usage                                 727884                       # Number of bytes of host memory used
host_op_rate                                   236851                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   429.92                       # Real time elapsed on the host
host_tick_rate                               85736251                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000003                       # Number of instructions simulated
sim_ops                                     101825782                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.036859                       # Number of seconds simulated
sim_ticks                                 36859315000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.948469                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                14085093                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             14092355                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           1470289                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          22433398                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                116                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             369                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              253                       # Number of indirect misses.
system.cpu.branchPred.lookups                28813976                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1234249                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           55                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  42774573                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 43468023                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts           1470025                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   17149435                       # Number of branches committed
system.cpu.commit.bw_lim_events               5520842                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              60                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        41101227                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            100045641                       # Number of instructions committed
system.cpu.commit.committedOps              101871420                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     67674806                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.505308                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.482182                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     37807457     55.87%     55.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     11855448     17.52%     73.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      4657711      6.88%     80.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2370384      3.50%     83.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1639022      2.42%     86.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1134896      1.68%     87.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1631228      2.41%     90.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1057818      1.56%     91.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      5520842      8.16%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     67674806                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               590401                       # Number of function calls committed.
system.cpu.commit.int_insts                  88952480                       # Number of committed integer instructions.
system.cpu.commit.loads                      26925371                       # Number of loads committed
system.cpu.commit.membars                          36                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            9      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         64674654     63.49%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             133      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              29      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              34      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              36      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     63.49% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        26925371     26.43%     89.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       10271125     10.08%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         101871420                       # Class of committed instruction
system.cpu.commit.refs                       37196496                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       224                       # Number of committed Vector instructions.
system.cpu.committedInsts                   100000003                       # Number of Instructions Simulated
system.cpu.committedOps                     101825782                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.737186                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.737186                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              25080543                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   270                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved             13552167                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts              155798943                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 18470850                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  25423851                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                1476397                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   925                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles               3218660                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                    28813976                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  22263677                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      49195555                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                579937                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           77                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      159580337                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                 2953322                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.390864                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           22998003                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           15319458                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.164722                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           73670301                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.198901                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.070809                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 40749203     55.31%     55.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  5478496      7.44%     62.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3524104      4.78%     67.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  3802579      5.16%     72.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  3258406      4.42%     77.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1833097      2.49%     79.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1307222      1.77%     81.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1720748      2.34%     83.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 11996446     16.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             73670301                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           48330                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1945405                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 21536486                       # Number of branches executed
system.cpu.iew.exec_nop                         69315                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.819270                       # Inst execution rate
system.cpu.iew.exec_refs                     50190268                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   11417301                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 8507990                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              36582239                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 89                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            254613                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             12700431                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           142986421                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              38772967                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2604424                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             134114107                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  96638                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                811411                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1476397                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                971531                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked        538361                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          3546760                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses        19661                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         5468                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads      1569169                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      9656866                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      2429304                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           5468                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1041868                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         903537                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 125539061                       # num instructions consuming a value
system.cpu.iew.wb_count                     126276354                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.613568                       # average fanout of values written-back
system.cpu.iew.wb_producers                  77026781                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.712950                       # insts written-back per cycle
system.cpu.iew.wb_sent                      126952639                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                182596817                       # number of integer regfile reads
system.cpu.int_regfile_writes                96299842                       # number of integer regfile writes
system.cpu.ipc                               1.356509                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.356509                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 9      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              85412294     62.47%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  156      0.00%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     9      0.00%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   33      0.00%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   38      0.00%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   36      0.00%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  30      0.00%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     62.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             39655480     29.01%     91.48% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            11650449      8.52%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              136718534                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     1651859                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012082                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  308432     18.67%     18.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     18.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     18.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     18.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     18.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     18.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     18.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     18.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     18.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     18.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     18.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     18.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     18.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%     18.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     18.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     18.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     18.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     18.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     18.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     18.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     18.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     18.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     18.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     18.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     18.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     18.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     18.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     18.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     18.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     18.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     18.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     18.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     18.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     18.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     18.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     18.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     18.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     18.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     18.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     18.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     18.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     18.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     18.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     18.67% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1299400     78.66%     97.33% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 44023      2.67%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              138365958                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          348835098                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    126276044                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         184005242                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  142917017                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 136718534                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  89                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        41091308                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             84553                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             29                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     29982405                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      73670301                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.855816                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.024116                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            28212830     38.30%     38.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            10813289     14.68%     52.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            10799415     14.66%     67.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             7890635     10.71%     78.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             7126856      9.67%     88.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             3924964      5.33%     93.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2684958      3.64%     96.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1346314      1.83%     98.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              871040      1.18%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        73670301                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.854599                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   4426                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               8680                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          310                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              8446                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads           7047695                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          4390305                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             36582239                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            12700431                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                92631252                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    145                       # number of misc regfile writes
system.cpu.numCycles                         73718631                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                11061117                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             110692464                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                2877550                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 20150628                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                2811279                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 57938                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             260348063                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              151315257                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           168317231                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  26732461                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                8427725                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                1476397                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              14240248                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 57624733                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups        206104755                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           9450                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                229                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  12851563                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             96                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             5695                       # Number of vector rename lookups
system.cpu.rob.rob_reads                    205104264                       # The number of ROB reads
system.cpu.rob.rob_writes                   291955224                       # The number of ROB writes
system.cpu.timesIdled                             505                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     3320                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     158                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    23                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        98678                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        230377                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1283856                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          329                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2568991                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            329                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              44177                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        84986                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13692                       # Transaction distribution
system.membus.trans_dist::ReadExReq             87515                       # Transaction distribution
system.membus.trans_dist::ReadExResp            87515                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         44177                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             7                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       362069                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 362069                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     13867392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13867392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            131699                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  131699    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              131699                       # Request fanout histogram
system.membus.reqLayer0.occupancy           599531500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          708867000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  36859315000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            877640                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       845830                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          911                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          536122                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           407487                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          407487                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1166                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       876474                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            8                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            8                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3243                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3850883                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3854126                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       132928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    130867520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              131000448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           99007                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5439104                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1384142                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000238                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015439                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1383812     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    330      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1384142                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2046250500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1925945500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1752493                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  36859315000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  553                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1152882                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1153435                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 553                       # number of overall hits
system.l2.overall_hits::.cpu.data             1152882                       # number of overall hits
system.l2.overall_hits::total                 1153435                       # number of overall hits
system.l2.demand_misses::.cpu.inst                613                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             131079                       # number of demand (read+write) misses
system.l2.demand_misses::total                 131692                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               613                       # number of overall misses
system.l2.overall_misses::.cpu.data            131079                       # number of overall misses
system.l2.overall_misses::total                131692                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     50378000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11875488000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11925866000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     50378000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11875488000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11925866000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1166                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1283961                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1285127                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1166                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1283961                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1285127                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.525729                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.102090                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.102474                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.525729                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.102090                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.102474                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 82182.707993                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 90597.944751                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90558.773502                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 82182.707993                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 90597.944751                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90558.773502                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               84986                       # number of writebacks
system.l2.writebacks::total                     84986                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           613                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        131079                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            131692                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          613                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       131079                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           131692                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     44248000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10564698000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10608946000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     44248000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10564698000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10608946000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.525729                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.102090                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.102474                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.525729                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.102090                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.102474                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72182.707993                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 80597.944751                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80558.773502                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72182.707993                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 80597.944751                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80558.773502                       # average overall mshr miss latency
system.l2.replacements                          99007                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       760844                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           760844                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       760844                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       760844                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          911                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              911                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          911                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          911                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            319972                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                319972                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           87515                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               87515                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   8061015000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8061015000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        407487                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            407487                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.214768                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.214768                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 92110.095412                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92110.095412                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        87515                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          87515                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7185865000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7185865000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.214768                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.214768                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 82110.095412                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82110.095412                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            553                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                553                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          613                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              613                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     50378000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     50378000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1166                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1166                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.525729                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.525729                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 82182.707993                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82182.707993                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          613                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          613                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     44248000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     44248000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.525729                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.525729                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72182.707993                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72182.707993                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        832910                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            832910                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        43564                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           43564                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3814473000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3814473000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       876474                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        876474                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.049704                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.049704                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87560.210265                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87560.210265                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        43564                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        43564                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3378833000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3378833000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.049704                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.049704                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77560.210265                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77560.210265                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               7                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.875000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.875000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       132500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       132500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.875000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 18928.571429                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 18928.571429                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  36859315000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 29069.808952                       # Cycle average of tags in use
system.l2.tags.total_refs                     2568983                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    131776                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     19.495075                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      12.155032                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       110.398465                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     28947.255455                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000371                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003369                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.883400                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.887140                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1632                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8616                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        22519                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  20683696                       # Number of tag accesses
system.l2.tags.data_accesses                 20683696                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36859315000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          39232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        8389056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            8428288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        39232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         39232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5439104                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5439104                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             613                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          131079                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              131692                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        84986                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              84986                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1064371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         227596633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             228661005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1064371                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1064371                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      147563893                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            147563893                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      147563893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1064371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        227596633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            376224897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     84986.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       613.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    130989.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001362266250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5045                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5045                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              340981                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              80092                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      131692                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      84986                       # Number of write requests accepted
system.mem_ctrls.readBursts                    131692                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    84986                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     90                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              8839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              7922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5300                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2710370750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  658010000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5177908250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20595.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39345.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    69792                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   31752                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 53.03                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                37.36                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                131692                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                84986                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   88315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   28002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3964                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       115027                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    120.498179                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    87.532955                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   159.243972                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        85839     74.63%     74.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        18561     16.14%     90.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3818      3.32%     94.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1701      1.48%     95.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1782      1.55%     97.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          661      0.57%     97.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          698      0.61%     98.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          279      0.24%     98.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1688      1.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       115027                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5045                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.084836                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.568251                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     69.481089                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          4918     97.48%     97.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           31      0.61%     98.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           92      1.82%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            2      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5045                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5045                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.842220                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.800624                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.212413                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3221     63.85%     63.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              145      2.87%     66.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1103     21.86%     88.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              435      8.62%     97.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              114      2.26%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               25      0.50%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5045                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8422528                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5760                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5438016                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 8428288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5439104                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       228.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       147.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    228.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    147.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.15                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   36786340500                       # Total gap between requests
system.mem_ctrls.avgGap                     169774.23                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        39232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      8383296                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5438016                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1064371.380748665659                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 227440363.446797668934                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 147534374.960576474667                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          613                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       131079                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        84986                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18994250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   5158914000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 873906856500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     30985.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39357.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10282950.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    46.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            409122000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            217453500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           468098400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          219375720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2909091120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       8440551450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       7046144160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        19709836350                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        534.731488                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  18229576500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1230580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  17399158500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            412170780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            219073965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           471539880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          224162460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2909091120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       8447792730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       7040046240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        19723877175                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        535.112418                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  18213693000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1230580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  17415042000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  36859315000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     22262063                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         22262063                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     22262063                       # number of overall hits
system.cpu.icache.overall_hits::total        22262063                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1614                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1614                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1614                       # number of overall misses
system.cpu.icache.overall_misses::total          1614                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     82894999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     82894999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     82894999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     82894999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     22263677                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     22263677                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     22263677                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     22263677                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000072                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000072                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000072                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000072                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 51359.974597                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51359.974597                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 51359.974597                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51359.974597                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          462                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    57.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          911                       # number of writebacks
system.cpu.icache.writebacks::total               911                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          448                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          448                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          448                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          448                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1166                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1166                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1166                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1166                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     58074999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     58074999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     58074999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     58074999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000052                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000052                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49807.031732                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49807.031732                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49807.031732                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49807.031732                       # average overall mshr miss latency
system.cpu.icache.replacements                    911                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     22262063                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        22262063                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1614                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1614                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     82894999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     82894999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     22263677                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     22263677                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 51359.974597                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51359.974597                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          448                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          448                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1166                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1166                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     58074999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     58074999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000052                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000052                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49807.031732                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49807.031732                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36859315000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.499262                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            22263229                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1166                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          19093.678388                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.499262                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.994138                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.994138                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          253                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          44528520                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         44528520                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36859315000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36859315000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36859315000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36859315000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36859315000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     37517545                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         37517545                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     37517664                       # number of overall hits
system.cpu.dcache.overall_hits::total        37517664                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2332834                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2332834                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2332837                       # number of overall misses
system.cpu.dcache.overall_misses::total       2332837                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  66141449211                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  66141449211                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  66141449211                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  66141449211                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     39850379                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     39850379                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     39850501                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     39850501                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.058540                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.058540                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.058540                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.058540                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 28352.402790                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28352.402790                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 28352.366329                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28352.366329                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      5061556                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         5560                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            565930                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              84                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.943785                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    66.190476                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       760844                       # number of writebacks
system.cpu.dcache.writebacks::total            760844                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1048868                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1048868                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1048868                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1048868                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1283966                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1283966                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1283969                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1283969                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  26485689712                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  26485689712                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  26486011712                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  26486011712                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.032220                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.032220                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.032220                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.032220                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 20628.030424                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 20628.030424                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 20628.233012                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20628.233012                       # average overall mshr miss latency
system.cpu.dcache.replacements                1282945                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     28092698                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28092698                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1486592                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1486592                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  30416580000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  30416580000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     29579290                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     29579290                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.050258                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.050258                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20460.610578                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20460.610578                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       610120                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       610120                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       876472                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       876472                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14141539500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14141539500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.029631                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.029631                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16134.616394                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16134.616394                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      9424847                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        9424847                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       846235                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       846235                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  35724647714                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  35724647714                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10271082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10271082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.082390                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.082390                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42215.989310                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42215.989310                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       438748                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       438748                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       407487                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       407487                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12343935715                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12343935715                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.039673                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.039673                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 30292.833182                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 30292.833182                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          119                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           119                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          122                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          122                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.024590                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.024590                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       322000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       322000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.024590                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.024590                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 107333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 107333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       221497                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       221497                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31642.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31642.428571                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       214497                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       214497                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30642.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30642.428571                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           43                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           43                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        85000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        85000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           45                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           45                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.044444                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.044444                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        42500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        42500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36859315000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.959537                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            38801712                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1283969                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.220131                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.959537                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997031                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997031                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          704                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          222                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          80985133                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         80985133                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36859315000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  36859315000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
