--
-- Generated by VASY
--
ENTITY or21nand_x1 IS
PORT(
  nq	: OUT BIT;
  i0	: IN BIT;
  i1	: IN BIT;
  i2	: IN BIT
);
END or21nand_x1;

ARCHITECTURE VBE OF or21nand_x1 IS

BEGIN

  nq <= (NOT(i2) OR (NOT(i1) AND NOT(i0)));
END VBE;
