$date
	Sun Nov 23 21:23:42 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module raiz_TB $end
$var wire 1 ! terminado $end
$var wire 16 " raiz_res [15:0] $end
$var reg 1 # clk $end
$var reg 1 $ iniciar $end
$var reg 16 % radicando [15:0] $end
$var reg 1 & rst_n $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 $ iniciar $end
$var wire 16 ' radicando [15:0] $end
$var wire 1 & rst_n $end
$var reg 1 ( ocupado $end
$var reg 32 ) op_actual [31:0] $end
$var reg 16 * raiz_res [15:0] $end
$var reg 16 + raiz_temp [15:0] $end
$var reg 1 ! terminado $end
$var reg 16 , uno [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx ,
bx +
bx *
bx )
x(
bx '
0&
bx %
0$
0#
bx "
x!
$end
#20000
b0 "
b0 *
0(
0!
1#
#40000
0#
#60000
1#
#80000
0#
#100000
1#
1&
#120000
0#
#140000
1(
b100000000000000 ,
b0 +
b10010000 )
1#
1$
b10010000 %
b10010000 '
#160000
0#
#180000
b1000000000000 ,
1#
0$
#200000
0#
#220000
b10000000000 ,
1#
#240000
0#
#260000
b100000000 ,
1#
#280000
0#
#300000
b1000000 ,
1#
#320000
0#
#340000
b10000 ,
b1000000 +
b1010000 )
1#
#360000
0#
#380000
b100 ,
b110000 +
b0 )
1#
#400000
0#
#420000
b1 ,
b11000 +
1#
#440000
0#
#460000
b0 ,
b1100 +
1#
#480000
0#
#500000
0(
1!
b1100 "
b1100 *
1#
#520000
0#
#540000
1#
#560000
0#
#580000
1#
#600000
0#
#620000
0!
1(
b100000000000000 ,
b0 +
b10 )
1#
1$
b10 %
b10 '
#640000
0#
#660000
b1000000000000 ,
1#
0$
#680000
0#
#700000
b10000000000 ,
1#
#720000
0#
#740000
b100000000 ,
1#
#760000
0#
#780000
b1000000 ,
1#
#800000
0#
#820000
b10000 ,
1#
#840000
0#
#860000
b100 ,
1#
#880000
0#
#900000
b1 ,
1#
#920000
0#
#940000
b0 ,
b1 +
b1 )
1#
#960000
0#
#980000
0(
1!
b1 "
b1 *
1#
#1000000
0#
