# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../spi_master_WICSC.srcs/sources_1/new/spi_master.vhd" \
"../../../../spi_master_WICSC.srcs/sim_2/new/spi3_WICSC_top_tb2.vhd" \

# Do not sort compile order
nosort
