Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Justin/Downloads/GBRAINS_CPU/FinalProjectMod13 nowrap/FinalProjectMod13/CPU_Test_isim_beh.exe -prj C:/Users/Justin/Downloads/GBRAINS_CPU/FinalProjectMod13 nowrap/FinalProjectMod13/CPU_Test_beh.prj work.CPU_Test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Justin/Downloads/GBRAINS_CPU/FinalProjectMod13 nowrap/FinalProjectMod13/MPY_32.v" into library work
Analyzing Verilog file "C:/Users/Justin/Downloads/GBRAINS_CPU/FinalProjectMod13 nowrap/FinalProjectMod13/MIPS_32.v" into library work
Analyzing Verilog file "C:/Users/Justin/Downloads/GBRAINS_CPU/FinalProjectMod13 nowrap/FinalProjectMod13/DIV_32.v" into library work
Analyzing Verilog file "C:/Users/Justin/Downloads/GBRAINS_CPU/FinalProjectMod13 nowrap/FinalProjectMod13/Barrel_Shifter.v" into library work
Analyzing Verilog file "C:/Users/Justin/Downloads/GBRAINS_CPU/FinalProjectMod13 nowrap/FinalProjectMod13/REGFILE32.v" into library work
Analyzing Verilog file "C:/Users/Justin/Downloads/GBRAINS_CPU/FinalProjectMod13 nowrap/FinalProjectMod13/REG32.v" into library work
Analyzing Verilog file "C:/Users/Justin/Downloads/GBRAINS_CPU/FinalProjectMod13 nowrap/FinalProjectMod13/PROGRAM_COUNTER.v" into library work
Analyzing Verilog file "C:/Users/Justin/Downloads/GBRAINS_CPU/FinalProjectMod13 nowrap/FinalProjectMod13/DATA_MEMORY.v" into library work
Analyzing Verilog file "C:/Users/Justin/Downloads/GBRAINS_CPU/FinalProjectMod13 nowrap/FinalProjectMod13/ALU_32.v" into library work
Analyzing Verilog file "C:/Users/Justin/Downloads/GBRAINS_CPU/FinalProjectMod13 nowrap/FinalProjectMod13/MCU.v" into library work
Analyzing Verilog file "C:/Users/Justin/Downloads/GBRAINS_CPU/FinalProjectMod13 nowrap/FinalProjectMod13/INTEGER_DATAPATH.v" into library work
Analyzing Verilog file "C:/Users/Justin/Downloads/GBRAINS_CPU/FinalProjectMod13 nowrap/FinalProjectMod13/Instruction_Unit.v" into library work
Analyzing Verilog file "C:/Users/Justin/Downloads/GBRAINS_CPU/FinalProjectMod13 nowrap/FinalProjectMod13/IO_Module.v" into library work
Analyzing Verilog file "C:/Users/Justin/Downloads/GBRAINS_CPU/FinalProjectMod13 nowrap/FinalProjectMod13/CPU.v" into library work
Analyzing Verilog file "C:/Users/Justin/Downloads/GBRAINS_CPU/FinalProjectMod13 nowrap/FinalProjectMod13/CPU_Test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module MCU
Compiling module PROGRAM_COUNTER
Compiling module DATA_MEMORY
Compiling module REG32
Compiling module INSTRUCTION_UNIT
Compiling module REGFILE32
Compiling module MIPS_32
Compiling module MPY_32
Compiling module DIV_32
Compiling module Barrel_Shifter
Compiling module ALU_32
Compiling module INTEGER_DATAPATH
Compiling module CPU
Compiling module IO_Module
Compiling module CPU_Test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 9 sub-compilation(s) to finish...
Compiled 16 Verilog Units
Built simulation executable C:/Users/Justin/Downloads/GBRAINS_CPU/FinalProjectMod13 nowrap/FinalProjectMod13/CPU_Test_isim_beh.exe
Fuse Memory Usage: 31536 KB
Fuse CPU Usage: 717 ms
