// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Cipher_Loop_1_proc (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        plain_V_address0,
        plain_V_ce0,
        plain_V_q0,
        state_0_V_address0,
        state_0_V_ce0,
        state_0_V_we0,
        state_0_V_d0
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [3:0] plain_V_address0;
output   plain_V_ce0;
input  [7:0] plain_V_q0;
output  [3:0] state_0_V_address0;
output   state_0_V_ce0;
output   state_0_V_we0;
output  [7:0] state_0_V_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg plain_V_ce0;
reg state_0_V_ce0;
reg state_0_V_we0;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [4:0] i_V_fu_60_p2;
reg   [4:0] i_V_reg_74;
wire    ap_CS_fsm_state2;
wire   [63:0] tmp_i_9_fu_66_p1;
reg   [63:0] tmp_i_9_reg_79;
wire   [0:0] tmp_i_fu_54_p2;
reg   [4:0] t_V_reg_43;
wire    ap_CS_fsm_state3;
reg    ap_block_state1;
reg   [2:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((tmp_i_fu_54_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        t_V_reg_43 <= 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        t_V_reg_43 <= i_V_reg_74;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_V_reg_74 <= i_V_fu_60_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_fu_54_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_i_9_reg_79[4 : 0] <= tmp_i_9_fu_66_p1[4 : 0];
    end
end

always @ (*) begin
    if (((tmp_i_fu_54_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_i_fu_54_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        plain_V_ce0 = 1'b1;
    end else begin
        plain_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        state_0_V_ce0 = 1'b1;
    end else begin
        state_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        state_0_V_we0 = 1'b1;
    end else begin
        state_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((tmp_i_fu_54_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign i_V_fu_60_p2 = (t_V_reg_43 + 5'd1);

assign plain_V_address0 = tmp_i_9_fu_66_p1;

assign state_0_V_address0 = tmp_i_9_reg_79;

assign state_0_V_d0 = plain_V_q0;

assign tmp_i_9_fu_66_p1 = t_V_reg_43;

assign tmp_i_fu_54_p2 = ((t_V_reg_43 == 5'd16) ? 1'b1 : 1'b0);

always @ (posedge ap_clk) begin
    tmp_i_9_reg_79[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
end

endmodule //Cipher_Loop_1_proc
