
---------- Begin Simulation Statistics ----------
final_tick                               1755979734000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 220905                       # Simulator instruction rate (inst/s)
host_mem_usage                                4521848                       # Number of bytes of host memory used
host_op_rate                                   441438                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6790.24                       # Real time elapsed on the host
host_tick_rate                               87136404                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1500000001                       # Number of instructions simulated
sim_ops                                    2997465459                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.591677                       # Number of seconds simulated
sim_ticks                                591676725500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    68                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       474451                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        948762                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    220538811                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect        85364                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect     31433698                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    196820397                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     56131056                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups    220538811                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses    164407755                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       267074630                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        27165955                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted     29874762                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         613272724                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        364994778                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts     31436772                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          107249826                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events      45598739                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls        22523                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts    894855667                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    500000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1001239997                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    901519322                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.110614                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.149131                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    621413037     68.93%     68.93% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     69486498      7.71%     76.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     52466871      5.82%     82.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     52487325      5.82%     88.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     22152885      2.46%     90.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     18173426      2.02%     92.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     13094589      1.45%     94.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      6645952      0.74%     94.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     45598739      5.06%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    901519322                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            9673634                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     11467274                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         995994036                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             163190013                       # Number of loads committed
system.switch_cpus.commit.membars                8800                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       936448      0.09%      0.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    742566471     74.16%     74.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        19542      0.00%     74.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv        25867      0.00%     74.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       961262      0.10%     74.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     74.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     74.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     74.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     74.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     74.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     74.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     74.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     74.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     74.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       264674      0.03%     74.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     74.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     74.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc      1248466      0.12%     74.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     74.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     74.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     74.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     74.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     74.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     74.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     74.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     74.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     74.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      1096035      0.11%     74.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     74.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     74.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult       132370      0.01%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     74.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    160218681     16.00%     90.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     88221854      8.81%     99.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      2971332      0.30%     99.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2576994      0.26%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1001239996                       # Class of committed instruction
system.switch_cpus.commit.refs              253988861                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           500000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1001239996                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.366707                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.366707                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     144395100                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts     2206695578                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        536489821                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         307203890                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles       31771324                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles      18805284                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses           241472452                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               4666170                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses           136837822                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                302000                       # TLB misses on write requests
system.switch_cpus.fetch.Branches           267074630                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         165338105                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             416295065                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes      14531386                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles    120284415                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             1151008413                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles     22435174                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles       257772                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles        63542648                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.225693                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    447621677                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches     83297011                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.972667                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   1038665427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.256854                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.363159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        676010581     65.08%     65.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         22069390      2.12%     67.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         12123794      1.17%     68.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         25439274      2.45%     70.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         16451723      1.58%     72.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         22000918      2.12%     74.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         28297221      2.72%     77.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         14293941      1.38%     78.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        221978585     21.37%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1038665427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          12432320                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          9232599                       # number of floating regfile writes
system.switch_cpus.idleCycles               144688024                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts     42188819                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        150805908                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.356545                       # Inst execution rate
system.switch_cpus.iew.exec_refs            402043627                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          136767861                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       117781509                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     297983372                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts        17921                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts      1372837                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    174195940                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   1899893936                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     265275766                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     66256589                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    1605272515                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         627487                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       2048985                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles       31771324                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2724452                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      4913845                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     19657714                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses       339884                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation       253108                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        15839                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads    134793352                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     83397090                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents       253108                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect     37981193                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      4207626                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        1629379737                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            1542483962                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.677830                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1104442050                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.303485                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             1558545618                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       2107925793                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1242715077                       # number of integer regfile writes
system.switch_cpus.ipc                       0.422528                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.422528                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass     11770922      0.70%      0.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1231556761     73.68%     74.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        21022      0.00%     74.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv         28220      0.00%     74.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      1549240      0.09%     74.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     74.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     74.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     74.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     74.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     74.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     74.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     74.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     74.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     74.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       434617      0.03%     74.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     74.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         3936      0.00%     74.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc      1333559      0.08%     74.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     74.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     74.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     74.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     74.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     74.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd        41295      0.00%     74.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      1476116      0.09%     74.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult       132375      0.01%     74.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     74.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     74.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     74.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    270751817     16.20%     90.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    139517756      8.35%     99.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      7789063      0.47%     99.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      5122408      0.31%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1671529107                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        20302232                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     39134137                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     15271474                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     29164142                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            27457293                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.016426                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        16964882     61.79%     61.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     61.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     61.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     61.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     61.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     61.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     61.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     61.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     61.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     61.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     61.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     61.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     61.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              8      0.00%     61.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     61.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     61.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     61.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     61.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     61.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     61.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     61.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     61.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     61.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     61.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     61.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     61.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     61.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     61.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     61.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     61.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     61.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     61.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     61.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     61.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     61.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     61.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     61.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     61.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     61.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     61.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     61.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     61.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     61.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     61.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     61.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     61.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        6166936     22.46%     84.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       2371603      8.64%     92.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1307497      4.76%     97.65% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       646367      2.35%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     1666913246                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   4380467770                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1527212488                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2769616451                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         1899744867                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        1671529107                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded       149069                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    898653886                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued     10420976                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       126546                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined   1098105225                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   1038665427                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.609305                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.326597                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    608635678     58.60%     58.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     65506633      6.31%     64.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     69199453      6.66%     71.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     61097229      5.88%     77.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     66459585      6.40%     83.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     60735545      5.85%     89.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     54972629      5.29%     94.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     31489358      3.03%     98.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     20569317      1.98%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1038665427                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.412536                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses           165413990                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                340601                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads     17018454                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     18339448                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    297983372                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    174195940                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       837849840                       # number of misc regfile reads
system.switch_cpus.numCycles               1183353451                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       123922618                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    1062350926                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        9332505                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        552711331                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        2858560                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        317459                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    5006305179                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     2106786558                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   2203229628                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         307538393                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        9449953                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles       31771324                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      22720263                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps       1140878635                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     17219354                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups   2942972329                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         1491                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           74                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          38038491                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           74                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads           2750201343                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          3931395295                       # The number of ROB writes
system.switch_cpus.timesIdled                13935498                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests        13733                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           14                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     26881171                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1148                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     53724515                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1162                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1755979734000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             336710                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       210451                       # Transaction distribution
system.membus.trans_dist::CleanEvict           263948                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                9                       # Transaction distribution
system.membus.trans_dist::ReadExReq            137644                       # Transaction distribution
system.membus.trans_dist::ReadExResp           137644                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        336710                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1423116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1423116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1423116                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     43827520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     43827520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                43827520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            474363                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  474363    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              474363                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1911327870                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2559170459                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 1755979734000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1755979734000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1755979734000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1755979734000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          26139106                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1848148                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     21324221                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3995610                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              13                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             13                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           553526                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          553526                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      21324233                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4814873                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     63972674                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     16105223                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              80077897                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side   2729500224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    448390144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3177890368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          475372                       # Total snoops (count)
system.tol2bus.snoopTraffic                  13469696                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         27318705                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000546                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.023377                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               27303809     99.95%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  14882      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     14      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           27318705                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        49993451769                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8052629451                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       31986406885                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1755979734000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst     21318391                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data      4899874                       # number of demand (read+write) hits
system.l2.demand_hits::total                 26218265                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst     21318391                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data      4899874                       # number of overall hits
system.l2.overall_hits::total                26218265                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         5829                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       468525                       # number of demand (read+write) misses
system.l2.demand_misses::total                 474354                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         5829                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       468525                       # number of overall misses
system.l2.overall_misses::total                474354                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    498733536                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  38731265094                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      39229998630                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    498733536                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  38731265094                       # number of overall miss cycles
system.l2.overall_miss_latency::total     39229998630                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst     21324220                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      5368399                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             26692619                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst     21324220                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      5368399                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            26692619                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.000273                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.087275                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.017771                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.000273                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.087275                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.017771                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 85560.737005                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 82666.378729                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82701.945446                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 85560.737005                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 82666.378729                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82701.945446                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           68972408                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    474363                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     145.400059                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              210451                       # number of writebacks
system.l2.writebacks::total                    210451                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         5829                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       468525                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            474354                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         5829                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       468525                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           474354                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    440443536                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  34046015094                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  34486458630                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    440443536                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  34046015094                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  34486458630                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.000273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.087275                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.017771                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.000273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.087275                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.017771                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 75560.737005                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 72666.378729                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72701.945446                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 75560.737005                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 72666.378729                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72701.945446                       # average overall mshr miss latency
system.l2.replacements                         475359                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1637697                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1637697                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1637697                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1637697                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     21311397                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         21311397                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     21311397                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     21311397                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          202                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           202                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    4                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  9                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.692308                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.692308                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data       179500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       179500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.692308                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.692308                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 19944.444444                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19944.444444                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data       415882                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                415882                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       137644                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              137644                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  10905256867                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10905256867                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       553526                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            553526                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.248668                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.248668                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 79227.985724                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79227.985724                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       137644                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         137644                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   9528816867                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9528816867                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.248668                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.248668                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 69227.985724                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69227.985724                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst     21318391                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           21318391                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         5829                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5829                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    498733536                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    498733536                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst     21324220                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       21324220                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.000273                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000273                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 85560.737005                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85560.737005                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         5829                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         5829                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    440443536                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    440443536                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.000273                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000273                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 75560.737005                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75560.737005                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      4483992                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4483992                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       330881                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          330881                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  27826008227                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  27826008227                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      4814873                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       4814873                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.068721                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.068721                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84096.724282                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84096.724282                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       330881                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       330881                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  24517198227                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  24517198227                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.068721                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.068721                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74096.724282                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74096.724282                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1755979734000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                     1969603                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    475359                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.143401                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     356.609585                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       568.958424                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1053.860964                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst   471.894146                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  5740.676881                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.043531                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.069453                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.128645                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.057604                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.700766                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          774                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4560                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2771                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 854426831                       # Number of tag accesses
system.l2.tags.data_accesses                854426831                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1755979734000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       373056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     29985600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           30358656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       373056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        373056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     13468864                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13468864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         5829                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       468525                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              474354                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       210451                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             210451                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst       630506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data     50679026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              51309532                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       630506                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           630506                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       22763890                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             22763890                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       22763890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       630506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data     50679026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             74073422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    210451.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      5829.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    468331.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001091086500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        12246                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        12246                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1305194                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             198324                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      474354                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     210451                       # Number of write requests accepted
system.mem_ctrls.readBursts                    474354                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   210451                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    194                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             29987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             30149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             31436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             27865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             27592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             28965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             29409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            30436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            30049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            30284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            30666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             12778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             13200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             13405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             13229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12990                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            13409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            12729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13443                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6077757541                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2370800000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14968257541                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12817.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31567.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   219074                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   77291                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 46.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                36.73                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                474354                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               210451                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  474160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  12259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  12248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  12248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  12247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  12248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  12247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  12250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  12246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  12246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       388211                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    112.857884                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    93.965344                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    99.807555                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       230009     59.25%     59.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       134262     34.58%     93.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        14306      3.69%     97.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4421      1.14%     98.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1973      0.51%     99.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          977      0.25%     99.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          554      0.14%     99.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          314      0.08%     99.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1395      0.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       388211                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        12246                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.716397                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     38.032105                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.330266                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19             3      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23            76      0.62%      0.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           506      4.13%      4.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31          1417     11.57%     16.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35          2310     18.86%     35.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39          2676     21.85%     57.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43          2334     19.06%     76.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47          1470     12.00%     88.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51           823      6.72%     94.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55           396      3.23%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59           151      1.23%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63            45      0.37%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67            32      0.26%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             3      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             3      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         12246                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        12246                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.182754                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.154171                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.983946                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4980     40.67%     40.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               81      0.66%     41.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7152     58.40%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               33      0.27%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         12246                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               30346240                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12416                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                13466880                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                30358656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13468864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        51.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        22.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     51.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     22.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  591671857000                       # Total gap between requests
system.mem_ctrls.avgGap                     864000.49                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       373056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     29973184                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     13466880                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 630506.463955882005                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 50658041.305699460208                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 22760536.995298795402                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         5829                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       468525                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       210451                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst    199611018                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  14768646523                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 14113276367000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     34244.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     31521.58                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  67062054.19                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    43.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1392664140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            740210955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1701112140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          548371440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     46705878960.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     140768239110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     108662180640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       300518657385                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        507.910223                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 281029979673                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19757140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 290889605827                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1379190960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            733049790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1684390260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          550020960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     46705878960.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     140079675120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     109241986560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       300374192610                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        507.666061                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 282542779230                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19757140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 289376806270                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    1164303008500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   591676725500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1755979734000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1317285551                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    143078903                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1460364454                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1317285551                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    143078903                       # number of overall hits
system.cpu.icache.overall_hits::total      1460364454                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst     15128342                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst     21324233                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       36452575                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst     15128342                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst     21324233                       # number of overall misses
system.cpu.icache.overall_misses::total      36452575                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst 304538034736                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 304538034736                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst 304538034736                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 304538034736                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1332413893                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    164403136                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1496817029                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1332413893                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    164403136                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1496817029                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.011354                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.129707                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.024353                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.011354                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.129707                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.024353                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 14281.312474                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  8354.362750                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 14281.312474                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  8354.362750                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs    564381939                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs          21324233                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    26.466694                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks     36452051                       # number of writebacks
system.cpu.icache.writebacks::total          36452051                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst     21324233                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     21324233                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst     21324233                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     21324233                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst 283213801736                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 283213801736                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst 283213801736                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 283213801736                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.129707                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.014246                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.129707                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.014246                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 13281.312474                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13281.312474                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 13281.312474                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13281.312474                       # average overall mshr miss latency
system.cpu.icache.replacements               36452051                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1317285551                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    143078903                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1460364454                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst     15128342                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst     21324233                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      36452575                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst 304538034736                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 304538034736                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1332413893                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    164403136                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1496817029                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.011354                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.129707                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.024353                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 14281.312474                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  8354.362750                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst     21324233                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     21324233                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst 283213801736                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 283213801736                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.129707                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.014246                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 13281.312474                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13281.312474                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1755979734000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.995392                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1449518086                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          36452063                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             39.765049                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   342.662724                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   169.332668                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.669263                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.330728                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          213                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          101                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          165                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6023720691                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6023720691                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1755979734000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1755979734000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1755979734000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1755979734000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1755979734000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1755979734000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1755979734000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    415096264                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    300989548                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        716085812                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    415269094                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    301493184                       # number of overall hits
system.cpu.dcache.overall_hits::total       716762278                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6564117                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      5350796                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       11914913                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6600867                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      5368412                       # number of overall misses
system.cpu.dcache.overall_misses::total      11969279                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 103271117729                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 103271117729                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 103271117729                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 103271117729                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    421660381                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    306340344                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    728000725                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    421869961                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    306861596                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    728731557                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015567                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017467                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016367                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015647                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017495                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016425                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 19300.141087                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  8667.383281                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 19236.809270                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8628.014915                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    196881120                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           5368412                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.673996                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      4700609                       # number of writebacks
system.cpu.dcache.writebacks::total           4700609                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      5350796                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5350796                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      5368412                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5368412                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  97920321729                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  97920321729                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  98445934729                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  98445934729                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.017467                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007350                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.017495                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007367                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 18300.141087                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18300.141087                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 18337.999157                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18337.999157                       # average overall mshr miss latency
system.cpu.dcache.replacements               11968754                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    263550647                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    210674791                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       474225438                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5360230                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      4797257                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      10157487                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  86587924000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  86587924000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    268910877                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    215472048                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    484382925                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.019933                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.022264                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020970                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 18049.465351                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  8524.541946                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      4797257                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4797257                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  81790667000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  81790667000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.022264                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009904                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 17049.465351                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17049.465351                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    151545617                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     90314757                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      241860374                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1203887                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       553539                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1757426                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  16683193729                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16683193729                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    152749504                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     90868296                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    243617800                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007881                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.006092                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007214                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 30139.147791                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  9492.970816                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       553539                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       553539                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  16129654729                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  16129654729                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.006092                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002272                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 29139.147791                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29139.147791                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       172830                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data       503636                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        676466                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        36750                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        17616                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        54366                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       209580                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data       521252                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       730832                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.175351                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.033796                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.074389                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        17616                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        17616                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    525613000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    525613000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.033796                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.024104                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 29837.250227                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 29837.250227                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1755979734000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.997903                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           551935894                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          11968754                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             46.114733                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   343.793426                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   168.204477                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.671472                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.328524                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          328                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           28                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2926895494                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2926895494                       # Number of data accesses

---------- End Simulation Statistics   ----------
