stat,raw_value,agg_value
POWER_LLC_LINEFILL_BUF_R,1542,1542
POWER_LLC_LINEFILL_BUF_W,1539,1539
POWER_LLC_LINEFILL_BUF_R_TAG,1542,1542
POWER_LLC_WB_BUF_R,0,0
POWER_LLC_WB_BUF_W,0,0
POWER_LLC_WB_BUF_R_TAG,0,0
POWER_LLC_R,78,78
POWER_LLC_W,1539,1539
POWER_LLC_R_TAG,1617,1617
POWER_MC_R,7362,7362
POWER_MC_W,1539,1539
POWER_BLOCK_STATES_R_CORE_0,25255,25255
POWER_BLOCK_STATES_W_CORE_0,25255,25255
POWER_FETCH_QUEUE_R_CORE_0,15842,15842
POWER_FETCH_QUEUE_W_CORE_0,15842,15842
POWER_INST_QUEUE_R_CORE_0,27029,27029
POWER_INST_QUEUE_W_CORE_0,15842,15842
POWER_BR_PRED_R_CORE_0,130,130
POWER_BR_PRED_W_CORE_0,130,130
POWER_RAS_R_CORE_0,32,32
POWER_RAS_W_CORE_0,0,0
POWER_ICACHE_R_CORE_0,15842,15842
POWER_ICACHE_W_CORE_0,3,3
POWER_ICACHE_R_TAG_CORE_0,15938,15938
POWER_ICACHE_MISS_BUF_R_CORE_0,0,0
POWER_ICACHE_MISS_BUF_W_CORE_0,192,192
POWER_ICACHE_MISS_BUF_R_TAG_CORE_0,96,96
POWER_ICACHE_MISS_BUF_W_TAG_CORE_0,0,0
POWER_ICACHE_TOT_ACC_CORE_0,0,0
POWER_ICACHE_CONF_CORE_0,0,0
POWER_INST_DECODER_R_CORE_0,15842,15842
POWER_INST_DECODER_W_CORE_0,0,0
POWER_MICRO_OP_SEQ_R_CORE_0,0,0
POWER_MICRO_OP_SEQ_W_CORE_0,0,0
POWER_OPERAND_DECODER_R_CORE_0,15842,15842
POWER_OPERAND_DECODER_W_CORE_0,0,0
POWER_UOP_QUEUE_R_CORE_0,27029,27029
POWER_UOP_QUEUE_W_CORE_0,15842,15842
POWER_REG_RENAMING_TABLE_R_CORE_0,0,0
POWER_REG_RENAMING_TABLE_W_CORE_0,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_0,15842,15842
POWER_FREELIST_R_CORE_0,0,0
POWER_FREELIST_W_CORE_0,0,0
POWER_RESERVATION_STATION_R_CORE_0,52858,52858
POWER_RESERVATION_STATION_W_CORE_0,15842,15842
POWER_RESERVATION_STATION_R_TAG_CORE_0,15842,15842
POWER_RESERVATION_STATION_W_TAG_CORE_0,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_0,15842,15842
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_0,15842,15842
POWER_PAYLOAD_RAM_R_CORE_0,15842,15842
POWER_PAYLOAD_RAM_W_CORE_0,15842,15842
POWER_EX_ALU_R_CORE_0,6850,6850
POWER_EX_FPU_R_CORE_0,0,0
POWER_EX_MUL_R_CORE_0,0,0
POWER_EX_SFU_R_CORE_0,0,0
POWER_REORDER_BUF_R_CORE_0,0,0
POWER_REORDER_BUF_W_CORE_0,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_0,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_0,15842,15842
POWER_FP_RENAME_R_CORE_0,0,0
POWER_FP_RENAME_W_CORE_0,0,0
POWER_LOAD_QUEUE_R_CORE_0,0,0
POWER_LOAD_QUEUE_W_CORE_0,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_0,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_0,0,0
POWER_STORE_QUEUE_R_CORE_0,0,0
POWER_STORE_QUEUE_W_CORE_0,0,0
POWER_STORE_QUEUE_R_TAG_CORE_0,0,0
POWER_STORE_QUEUE_W_TAG_CORE_0,0,0
POWER_DATA_TLB_R_CORE_0,0,0
POWER_DATA_TLB_W_CORE_0,0,0
POWER_DATA_TLB_R_TAG_CORE_0,0,0
POWER_DATA_TLB_W_TAG_CORE_0,0,0
POWER_INT_REGFILE_R_CORE_0,22692,22692
POWER_INT_REGFILE_W_CORE_0,15842,15842
POWER_FP_REGFILE_R_CORE_0,0,0
POWER_FP_REGFILE_W_CORE_0,0,0
POWER_GP_REGISTER_R_CORE_0,22692,22692
POWER_GP_REGISTER_W_CORE_0,15842,15842
POWER_FP_REGISTER_R_CORE_0,0,0
POWER_FP_REGISTER_W_CORE_0,0,0
POWER_SEGMENT_REGISTER_R_CORE_0,8992,8992
POWER_SEGMENT_REGISTER_W_CORE_0,8992,8992
POWER_CONTROL_REGISTER_R_CORE_0,0,0
POWER_CONTROL_REGISTER_W_CORE_0,0,0
POWER_FLAG_REGISTER_R_CORE_0,0,0
POWER_FLAG_REGISTER_W_CORE_0,0,0
POWER_EXEC_BYPASS_CORE_0,15842,15842
POWER_LOAD_BYPASS_CORE_0,339,339
POWER_PIPELINE_CORE_0,15842,15842
POWER_DCACHE_MISS_BUF_R_CORE_0,339,339
POWER_DCACHE_MISS_BUF_R_TAG_CORE_0,288,288
POWER_DCACHE_MISS_BUF_W_CORE_0,288,288
POWER_DCACHE_MISS_BUF_W_TAG_CORE_0,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_0,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_0,113,113
POWER_DCACHE_LINEFILL_BUF_W_CORE_0,113,113
POWER_L2CACHE_LINEFILL_BUF_W_CORE_0,113,113
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_0,113,113
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_0,113,113
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_0,113,113
POWER_DCACHE_WB_BUF_R_CORE_0,0,0
POWER_L2CACHE_WB_BUF_R_CORE_0,0,0
POWER_DCACHE_WB_BUF_W_CORE_0,0,0
POWER_L2CACHE_WB_BUF_W_CORE_0,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_0,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_0,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_0,0,0
POWER_DCACHE_R_CORE_0,0,0
POWER_L2CACHE_R_CORE_0,0,0
POWER_DCACHE_W_CORE_0,256,256
POWER_L2CACHE_W_CORE_0,0,0
POWER_DCACHE_R_TAG_CORE_0,288,288
POWER_L2CACHE_R_TAG_CORE_0,0,0
POWER_CONST_CACHE_R_CORE_0,0,0
POWER_CONST_CACHE_W_CORE_0,0,0
POWER_CONST_CACHE_R_TAG_CORE_0,0,0
POWER_CONST_CACHE_W_TAG_CORE_0,0,0
POWER_TEXTURE_CACHE_R_CORE_0,0,0
POWER_TEXTURE_CACHE_W_CORE_0,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_0,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_0,0,0
POWER_SHARED_MEM_R_CORE_0,8704,8704
POWER_SHARED_MEM_W_CORE_0,0,0
POWER_SHARED_MEM_R_TAG_CORE_0,8704,8704
POWER_SHARED_MEM_W_TAG_CORE_0,0,0
POWER_BLOCK_STATES_R_CORE_1,25253,25253
POWER_BLOCK_STATES_W_CORE_1,25253,25253
POWER_FETCH_QUEUE_R_CORE_1,15842,15842
POWER_FETCH_QUEUE_W_CORE_1,15842,15842
POWER_INST_QUEUE_R_CORE_1,27175,27175
POWER_INST_QUEUE_W_CORE_1,15842,15842
POWER_BR_PRED_R_CORE_1,130,130
POWER_BR_PRED_W_CORE_1,130,130
POWER_RAS_R_CORE_1,32,32
POWER_RAS_W_CORE_1,0,0
POWER_ICACHE_R_CORE_1,15842,15842
POWER_ICACHE_W_CORE_1,3,3
POWER_ICACHE_R_TAG_CORE_1,15927,15927
POWER_ICACHE_MISS_BUF_R_CORE_1,3,3
POWER_ICACHE_MISS_BUF_W_CORE_1,170,170
POWER_ICACHE_MISS_BUF_R_TAG_CORE_1,85,85
POWER_ICACHE_MISS_BUF_W_TAG_CORE_1,0,0
POWER_ICACHE_TOT_ACC_CORE_1,0,0
POWER_ICACHE_CONF_CORE_1,0,0
POWER_INST_DECODER_R_CORE_1,15842,15842
POWER_INST_DECODER_W_CORE_1,0,0
POWER_MICRO_OP_SEQ_R_CORE_1,0,0
POWER_MICRO_OP_SEQ_W_CORE_1,0,0
POWER_OPERAND_DECODER_R_CORE_1,15842,15842
POWER_OPERAND_DECODER_W_CORE_1,0,0
POWER_UOP_QUEUE_R_CORE_1,27175,27175
POWER_UOP_QUEUE_W_CORE_1,15842,15842
POWER_REG_RENAMING_TABLE_R_CORE_1,0,0
POWER_REG_RENAMING_TABLE_W_CORE_1,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_1,15842,15842
POWER_FREELIST_R_CORE_1,0,0
POWER_FREELIST_W_CORE_1,0,0
POWER_RESERVATION_STATION_R_CORE_1,52332,52332
POWER_RESERVATION_STATION_W_CORE_1,15842,15842
POWER_RESERVATION_STATION_R_TAG_CORE_1,15842,15842
POWER_RESERVATION_STATION_W_TAG_CORE_1,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_1,15842,15842
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_1,15842,15842
POWER_PAYLOAD_RAM_R_CORE_1,15842,15842
POWER_PAYLOAD_RAM_W_CORE_1,15842,15842
POWER_EX_ALU_R_CORE_1,6850,6850
POWER_EX_FPU_R_CORE_1,0,0
POWER_EX_MUL_R_CORE_1,0,0
POWER_EX_SFU_R_CORE_1,0,0
POWER_REORDER_BUF_R_CORE_1,0,0
POWER_REORDER_BUF_W_CORE_1,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_1,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_1,15842,15842
POWER_FP_RENAME_R_CORE_1,0,0
POWER_FP_RENAME_W_CORE_1,0,0
POWER_LOAD_QUEUE_R_CORE_1,0,0
POWER_LOAD_QUEUE_W_CORE_1,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_1,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_1,0,0
POWER_STORE_QUEUE_R_CORE_1,0,0
POWER_STORE_QUEUE_W_CORE_1,0,0
POWER_STORE_QUEUE_R_TAG_CORE_1,0,0
POWER_STORE_QUEUE_W_TAG_CORE_1,0,0
POWER_DATA_TLB_R_CORE_1,0,0
POWER_DATA_TLB_W_CORE_1,0,0
POWER_DATA_TLB_R_TAG_CORE_1,0,0
POWER_DATA_TLB_W_TAG_CORE_1,0,0
POWER_INT_REGFILE_R_CORE_1,22692,22692
POWER_INT_REGFILE_W_CORE_1,15842,15842
POWER_FP_REGFILE_R_CORE_1,0,0
POWER_FP_REGFILE_W_CORE_1,0,0
POWER_GP_REGISTER_R_CORE_1,22692,22692
POWER_GP_REGISTER_W_CORE_1,15842,15842
POWER_FP_REGISTER_R_CORE_1,0,0
POWER_FP_REGISTER_W_CORE_1,0,0
POWER_SEGMENT_REGISTER_R_CORE_1,8992,8992
POWER_SEGMENT_REGISTER_W_CORE_1,8992,8992
POWER_CONTROL_REGISTER_R_CORE_1,0,0
POWER_CONTROL_REGISTER_W_CORE_1,0,0
POWER_FLAG_REGISTER_R_CORE_1,0,0
POWER_FLAG_REGISTER_W_CORE_1,0,0
POWER_EXEC_BYPASS_CORE_1,15842,15842
POWER_LOAD_BYPASS_CORE_1,315,315
POWER_PIPELINE_CORE_1,15842,15842
POWER_DCACHE_MISS_BUF_R_CORE_1,312,312
POWER_DCACHE_MISS_BUF_R_TAG_CORE_1,288,288
POWER_DCACHE_MISS_BUF_W_CORE_1,288,288
POWER_DCACHE_MISS_BUF_W_TAG_CORE_1,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_1,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_1,105,105
POWER_DCACHE_LINEFILL_BUF_W_CORE_1,105,105
POWER_L2CACHE_LINEFILL_BUF_W_CORE_1,105,105
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_1,105,105
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_1,105,105
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_1,105,105
POWER_DCACHE_WB_BUF_R_CORE_1,0,0
POWER_L2CACHE_WB_BUF_R_CORE_1,0,0
POWER_DCACHE_WB_BUF_W_CORE_1,0,0
POWER_L2CACHE_WB_BUF_W_CORE_1,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_1,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_1,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_1,0,0
POWER_DCACHE_R_CORE_1,0,0
POWER_L2CACHE_R_CORE_1,0,0
POWER_DCACHE_W_CORE_1,256,256
POWER_L2CACHE_W_CORE_1,0,0
POWER_DCACHE_R_TAG_CORE_1,288,288
POWER_L2CACHE_R_TAG_CORE_1,0,0
POWER_CONST_CACHE_R_CORE_1,0,0
POWER_CONST_CACHE_W_CORE_1,0,0
POWER_CONST_CACHE_R_TAG_CORE_1,0,0
POWER_CONST_CACHE_W_TAG_CORE_1,0,0
POWER_TEXTURE_CACHE_R_CORE_1,0,0
POWER_TEXTURE_CACHE_W_CORE_1,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_1,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_1,0,0
POWER_SHARED_MEM_R_CORE_1,8704,8704
POWER_SHARED_MEM_W_CORE_1,0,0
POWER_SHARED_MEM_R_TAG_CORE_1,8704,8704
POWER_SHARED_MEM_W_TAG_CORE_1,0,0
POWER_BLOCK_STATES_R_CORE_2,25241,25241
POWER_BLOCK_STATES_W_CORE_2,25241,25241
POWER_FETCH_QUEUE_R_CORE_2,15842,15842
POWER_FETCH_QUEUE_W_CORE_2,15842,15842
POWER_INST_QUEUE_R_CORE_2,27091,27091
POWER_INST_QUEUE_W_CORE_2,15842,15842
POWER_BR_PRED_R_CORE_2,130,130
POWER_BR_PRED_W_CORE_2,130,130
POWER_RAS_R_CORE_2,32,32
POWER_RAS_W_CORE_2,0,0
POWER_ICACHE_R_CORE_2,15842,15842
POWER_ICACHE_W_CORE_2,3,3
POWER_ICACHE_R_TAG_CORE_2,15912,15912
POWER_ICACHE_MISS_BUF_R_CORE_2,3,3
POWER_ICACHE_MISS_BUF_W_CORE_2,140,140
POWER_ICACHE_MISS_BUF_R_TAG_CORE_2,70,70
POWER_ICACHE_MISS_BUF_W_TAG_CORE_2,0,0
POWER_ICACHE_TOT_ACC_CORE_2,0,0
POWER_ICACHE_CONF_CORE_2,0,0
POWER_INST_DECODER_R_CORE_2,15842,15842
POWER_INST_DECODER_W_CORE_2,0,0
POWER_MICRO_OP_SEQ_R_CORE_2,0,0
POWER_MICRO_OP_SEQ_W_CORE_2,0,0
POWER_OPERAND_DECODER_R_CORE_2,15842,15842
POWER_OPERAND_DECODER_W_CORE_2,0,0
POWER_UOP_QUEUE_R_CORE_2,27091,27091
POWER_UOP_QUEUE_W_CORE_2,15842,15842
POWER_REG_RENAMING_TABLE_R_CORE_2,0,0
POWER_REG_RENAMING_TABLE_W_CORE_2,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_2,15842,15842
POWER_FREELIST_R_CORE_2,0,0
POWER_FREELIST_W_CORE_2,0,0
POWER_RESERVATION_STATION_R_CORE_2,52648,52648
POWER_RESERVATION_STATION_W_CORE_2,15842,15842
POWER_RESERVATION_STATION_R_TAG_CORE_2,15842,15842
POWER_RESERVATION_STATION_W_TAG_CORE_2,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_2,15842,15842
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_2,15842,15842
POWER_PAYLOAD_RAM_R_CORE_2,15842,15842
POWER_PAYLOAD_RAM_W_CORE_2,15842,15842
POWER_EX_ALU_R_CORE_2,6850,6850
POWER_EX_FPU_R_CORE_2,0,0
POWER_EX_MUL_R_CORE_2,0,0
POWER_EX_SFU_R_CORE_2,0,0
POWER_REORDER_BUF_R_CORE_2,0,0
POWER_REORDER_BUF_W_CORE_2,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_2,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_2,15842,15842
POWER_FP_RENAME_R_CORE_2,0,0
POWER_FP_RENAME_W_CORE_2,0,0
POWER_LOAD_QUEUE_R_CORE_2,0,0
POWER_LOAD_QUEUE_W_CORE_2,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_2,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_2,0,0
POWER_STORE_QUEUE_R_CORE_2,0,0
POWER_STORE_QUEUE_W_CORE_2,0,0
POWER_STORE_QUEUE_R_TAG_CORE_2,0,0
POWER_STORE_QUEUE_W_TAG_CORE_2,0,0
POWER_DATA_TLB_R_CORE_2,0,0
POWER_DATA_TLB_W_CORE_2,0,0
POWER_DATA_TLB_R_TAG_CORE_2,0,0
POWER_DATA_TLB_W_TAG_CORE_2,0,0
POWER_INT_REGFILE_R_CORE_2,22692,22692
POWER_INT_REGFILE_W_CORE_2,15842,15842
POWER_FP_REGFILE_R_CORE_2,0,0
POWER_FP_REGFILE_W_CORE_2,0,0
POWER_GP_REGISTER_R_CORE_2,22692,22692
POWER_GP_REGISTER_W_CORE_2,15842,15842
POWER_FP_REGISTER_R_CORE_2,0,0
POWER_FP_REGISTER_W_CORE_2,0,0
POWER_SEGMENT_REGISTER_R_CORE_2,8992,8992
POWER_SEGMENT_REGISTER_W_CORE_2,8992,8992
POWER_CONTROL_REGISTER_R_CORE_2,0,0
POWER_CONTROL_REGISTER_W_CORE_2,0,0
POWER_FLAG_REGISTER_R_CORE_2,0,0
POWER_FLAG_REGISTER_W_CORE_2,0,0
POWER_EXEC_BYPASS_CORE_2,15842,15842
POWER_LOAD_BYPASS_CORE_2,279,279
POWER_PIPELINE_CORE_2,15842,15842
POWER_DCACHE_MISS_BUF_R_CORE_2,276,276
POWER_DCACHE_MISS_BUF_R_TAG_CORE_2,288,288
POWER_DCACHE_MISS_BUF_W_CORE_2,288,288
POWER_DCACHE_MISS_BUF_W_TAG_CORE_2,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_2,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_2,93,93
POWER_DCACHE_LINEFILL_BUF_W_CORE_2,93,93
POWER_L2CACHE_LINEFILL_BUF_W_CORE_2,93,93
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_2,93,93
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_2,93,93
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_2,93,93
POWER_DCACHE_WB_BUF_R_CORE_2,0,0
POWER_L2CACHE_WB_BUF_R_CORE_2,0,0
POWER_DCACHE_WB_BUF_W_CORE_2,0,0
POWER_L2CACHE_WB_BUF_W_CORE_2,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_2,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_2,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_2,0,0
POWER_DCACHE_R_CORE_2,0,0
POWER_L2CACHE_R_CORE_2,0,0
POWER_DCACHE_W_CORE_2,256,256
POWER_L2CACHE_W_CORE_2,0,0
POWER_DCACHE_R_TAG_CORE_2,288,288
POWER_L2CACHE_R_TAG_CORE_2,0,0
POWER_CONST_CACHE_R_CORE_2,0,0
POWER_CONST_CACHE_W_CORE_2,0,0
POWER_CONST_CACHE_R_TAG_CORE_2,0,0
POWER_CONST_CACHE_W_TAG_CORE_2,0,0
POWER_TEXTURE_CACHE_R_CORE_2,0,0
POWER_TEXTURE_CACHE_W_CORE_2,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_2,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_2,0,0
POWER_SHARED_MEM_R_CORE_2,8704,8704
POWER_SHARED_MEM_W_CORE_2,0,0
POWER_SHARED_MEM_R_TAG_CORE_2,8704,8704
POWER_SHARED_MEM_W_TAG_CORE_2,0,0
POWER_BLOCK_STATES_R_CORE_3,25227,25227
POWER_BLOCK_STATES_W_CORE_3,25227,25227
POWER_FETCH_QUEUE_R_CORE_3,15842,15842
POWER_FETCH_QUEUE_W_CORE_3,15842,15842
POWER_INST_QUEUE_R_CORE_3,27310,27310
POWER_INST_QUEUE_W_CORE_3,15842,15842
POWER_BR_PRED_R_CORE_3,130,130
POWER_BR_PRED_W_CORE_3,130,130
POWER_RAS_R_CORE_3,32,32
POWER_RAS_W_CORE_3,0,0
POWER_ICACHE_R_CORE_3,15842,15842
POWER_ICACHE_W_CORE_3,3,3
POWER_ICACHE_R_TAG_CORE_3,15898,15898
POWER_ICACHE_MISS_BUF_R_CORE_3,3,3
POWER_ICACHE_MISS_BUF_W_CORE_3,112,112
POWER_ICACHE_MISS_BUF_R_TAG_CORE_3,56,56
POWER_ICACHE_MISS_BUF_W_TAG_CORE_3,0,0
POWER_ICACHE_TOT_ACC_CORE_3,0,0
POWER_ICACHE_CONF_CORE_3,0,0
POWER_INST_DECODER_R_CORE_3,15842,15842
POWER_INST_DECODER_W_CORE_3,0,0
POWER_MICRO_OP_SEQ_R_CORE_3,0,0
POWER_MICRO_OP_SEQ_W_CORE_3,0,0
POWER_OPERAND_DECODER_R_CORE_3,15842,15842
POWER_OPERAND_DECODER_W_CORE_3,0,0
POWER_UOP_QUEUE_R_CORE_3,27310,27310
POWER_UOP_QUEUE_W_CORE_3,15842,15842
POWER_REG_RENAMING_TABLE_R_CORE_3,0,0
POWER_REG_RENAMING_TABLE_W_CORE_3,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_3,15842,15842
POWER_FREELIST_R_CORE_3,0,0
POWER_FREELIST_W_CORE_3,0,0
POWER_RESERVATION_STATION_R_CORE_3,53215,53215
POWER_RESERVATION_STATION_W_CORE_3,15842,15842
POWER_RESERVATION_STATION_R_TAG_CORE_3,15842,15842
POWER_RESERVATION_STATION_W_TAG_CORE_3,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_3,15842,15842
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_3,15842,15842
POWER_PAYLOAD_RAM_R_CORE_3,15842,15842
POWER_PAYLOAD_RAM_W_CORE_3,15842,15842
POWER_EX_ALU_R_CORE_3,6850,6850
POWER_EX_FPU_R_CORE_3,0,0
POWER_EX_MUL_R_CORE_3,0,0
POWER_EX_SFU_R_CORE_3,0,0
POWER_REORDER_BUF_R_CORE_3,0,0
POWER_REORDER_BUF_W_CORE_3,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_3,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_3,15842,15842
POWER_FP_RENAME_R_CORE_3,0,0
POWER_FP_RENAME_W_CORE_3,0,0
POWER_LOAD_QUEUE_R_CORE_3,0,0
POWER_LOAD_QUEUE_W_CORE_3,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_3,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_3,0,0
POWER_STORE_QUEUE_R_CORE_3,0,0
POWER_STORE_QUEUE_W_CORE_3,0,0
POWER_STORE_QUEUE_R_TAG_CORE_3,0,0
POWER_STORE_QUEUE_W_TAG_CORE_3,0,0
POWER_DATA_TLB_R_CORE_3,0,0
POWER_DATA_TLB_W_CORE_3,0,0
POWER_DATA_TLB_R_TAG_CORE_3,0,0
POWER_DATA_TLB_W_TAG_CORE_3,0,0
POWER_INT_REGFILE_R_CORE_3,22692,22692
POWER_INT_REGFILE_W_CORE_3,15842,15842
POWER_FP_REGFILE_R_CORE_3,0,0
POWER_FP_REGFILE_W_CORE_3,0,0
POWER_GP_REGISTER_R_CORE_3,22692,22692
POWER_GP_REGISTER_W_CORE_3,15842,15842
POWER_FP_REGISTER_R_CORE_3,0,0
POWER_FP_REGISTER_W_CORE_3,0,0
POWER_SEGMENT_REGISTER_R_CORE_3,8992,8992
POWER_SEGMENT_REGISTER_W_CORE_3,8992,8992
POWER_CONTROL_REGISTER_R_CORE_3,0,0
POWER_CONTROL_REGISTER_W_CORE_3,0,0
POWER_FLAG_REGISTER_R_CORE_3,0,0
POWER_FLAG_REGISTER_W_CORE_3,0,0
POWER_EXEC_BYPASS_CORE_3,15842,15842
POWER_LOAD_BYPASS_CORE_3,231,231
POWER_PIPELINE_CORE_3,15842,15842
POWER_DCACHE_MISS_BUF_R_CORE_3,228,228
POWER_DCACHE_MISS_BUF_R_TAG_CORE_3,288,288
POWER_DCACHE_MISS_BUF_W_CORE_3,288,288
POWER_DCACHE_MISS_BUF_W_TAG_CORE_3,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_3,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_3,77,77
POWER_DCACHE_LINEFILL_BUF_W_CORE_3,77,77
POWER_L2CACHE_LINEFILL_BUF_W_CORE_3,77,77
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_3,77,77
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_3,77,77
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_3,77,77
POWER_DCACHE_WB_BUF_R_CORE_3,0,0
POWER_L2CACHE_WB_BUF_R_CORE_3,0,0
POWER_DCACHE_WB_BUF_W_CORE_3,0,0
POWER_L2CACHE_WB_BUF_W_CORE_3,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_3,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_3,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_3,0,0
POWER_DCACHE_R_CORE_3,0,0
POWER_L2CACHE_R_CORE_3,0,0
POWER_DCACHE_W_CORE_3,256,256
POWER_L2CACHE_W_CORE_3,0,0
POWER_DCACHE_R_TAG_CORE_3,288,288
POWER_L2CACHE_R_TAG_CORE_3,0,0
POWER_CONST_CACHE_R_CORE_3,0,0
POWER_CONST_CACHE_W_CORE_3,0,0
POWER_CONST_CACHE_R_TAG_CORE_3,0,0
POWER_CONST_CACHE_W_TAG_CORE_3,0,0
POWER_TEXTURE_CACHE_R_CORE_3,0,0
POWER_TEXTURE_CACHE_W_CORE_3,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_3,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_3,0,0
POWER_SHARED_MEM_R_CORE_3,8704,8704
POWER_SHARED_MEM_W_CORE_3,0,0
POWER_SHARED_MEM_R_TAG_CORE_3,8704,8704
POWER_SHARED_MEM_W_TAG_CORE_3,0,0
POWER_BLOCK_STATES_R_CORE_4,25255,25255
POWER_BLOCK_STATES_W_CORE_4,25255,25255
POWER_FETCH_QUEUE_R_CORE_4,15842,15842
POWER_FETCH_QUEUE_W_CORE_4,15842,15842
POWER_INST_QUEUE_R_CORE_4,27029,27029
POWER_INST_QUEUE_W_CORE_4,15842,15842
POWER_BR_PRED_R_CORE_4,130,130
POWER_BR_PRED_W_CORE_4,130,130
POWER_RAS_R_CORE_4,32,32
POWER_RAS_W_CORE_4,0,0
POWER_ICACHE_R_CORE_4,15842,15842
POWER_ICACHE_W_CORE_4,3,3
POWER_ICACHE_R_TAG_CORE_4,15938,15938
POWER_ICACHE_MISS_BUF_R_CORE_4,0,0
POWER_ICACHE_MISS_BUF_W_CORE_4,192,192
POWER_ICACHE_MISS_BUF_R_TAG_CORE_4,96,96
POWER_ICACHE_MISS_BUF_W_TAG_CORE_4,0,0
POWER_ICACHE_TOT_ACC_CORE_4,0,0
POWER_ICACHE_CONF_CORE_4,0,0
POWER_INST_DECODER_R_CORE_4,15842,15842
POWER_INST_DECODER_W_CORE_4,0,0
POWER_MICRO_OP_SEQ_R_CORE_4,0,0
POWER_MICRO_OP_SEQ_W_CORE_4,0,0
POWER_OPERAND_DECODER_R_CORE_4,15842,15842
POWER_OPERAND_DECODER_W_CORE_4,0,0
POWER_UOP_QUEUE_R_CORE_4,27029,27029
POWER_UOP_QUEUE_W_CORE_4,15842,15842
POWER_REG_RENAMING_TABLE_R_CORE_4,0,0
POWER_REG_RENAMING_TABLE_W_CORE_4,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_4,15842,15842
POWER_FREELIST_R_CORE_4,0,0
POWER_FREELIST_W_CORE_4,0,0
POWER_RESERVATION_STATION_R_CORE_4,52848,52848
POWER_RESERVATION_STATION_W_CORE_4,15842,15842
POWER_RESERVATION_STATION_R_TAG_CORE_4,15842,15842
POWER_RESERVATION_STATION_W_TAG_CORE_4,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_4,15842,15842
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_4,15842,15842
POWER_PAYLOAD_RAM_R_CORE_4,15842,15842
POWER_PAYLOAD_RAM_W_CORE_4,15842,15842
POWER_EX_ALU_R_CORE_4,6850,6850
POWER_EX_FPU_R_CORE_4,0,0
POWER_EX_MUL_R_CORE_4,0,0
POWER_EX_SFU_R_CORE_4,0,0
POWER_REORDER_BUF_R_CORE_4,0,0
POWER_REORDER_BUF_W_CORE_4,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_4,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_4,15842,15842
POWER_FP_RENAME_R_CORE_4,0,0
POWER_FP_RENAME_W_CORE_4,0,0
POWER_LOAD_QUEUE_R_CORE_4,0,0
POWER_LOAD_QUEUE_W_CORE_4,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_4,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_4,0,0
POWER_STORE_QUEUE_R_CORE_4,0,0
POWER_STORE_QUEUE_W_CORE_4,0,0
POWER_STORE_QUEUE_R_TAG_CORE_4,0,0
POWER_STORE_QUEUE_W_TAG_CORE_4,0,0
POWER_DATA_TLB_R_CORE_4,0,0
POWER_DATA_TLB_W_CORE_4,0,0
POWER_DATA_TLB_R_TAG_CORE_4,0,0
POWER_DATA_TLB_W_TAG_CORE_4,0,0
POWER_INT_REGFILE_R_CORE_4,22692,22692
POWER_INT_REGFILE_W_CORE_4,15842,15842
POWER_FP_REGFILE_R_CORE_4,0,0
POWER_FP_REGFILE_W_CORE_4,0,0
POWER_GP_REGISTER_R_CORE_4,22692,22692
POWER_GP_REGISTER_W_CORE_4,15842,15842
POWER_FP_REGISTER_R_CORE_4,0,0
POWER_FP_REGISTER_W_CORE_4,0,0
POWER_SEGMENT_REGISTER_R_CORE_4,8992,8992
POWER_SEGMENT_REGISTER_W_CORE_4,8992,8992
POWER_CONTROL_REGISTER_R_CORE_4,0,0
POWER_CONTROL_REGISTER_W_CORE_4,0,0
POWER_FLAG_REGISTER_R_CORE_4,0,0
POWER_FLAG_REGISTER_W_CORE_4,0,0
POWER_EXEC_BYPASS_CORE_4,15842,15842
POWER_LOAD_BYPASS_CORE_4,348,348
POWER_PIPELINE_CORE_4,15842,15842
POWER_DCACHE_MISS_BUF_R_CORE_4,348,348
POWER_DCACHE_MISS_BUF_R_TAG_CORE_4,288,288
POWER_DCACHE_MISS_BUF_W_CORE_4,288,288
POWER_DCACHE_MISS_BUF_W_TAG_CORE_4,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_4,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_4,116,116
POWER_DCACHE_LINEFILL_BUF_W_CORE_4,116,116
POWER_L2CACHE_LINEFILL_BUF_W_CORE_4,116,116
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_4,116,116
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_4,116,116
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_4,116,116
POWER_DCACHE_WB_BUF_R_CORE_4,0,0
POWER_L2CACHE_WB_BUF_R_CORE_4,0,0
POWER_DCACHE_WB_BUF_W_CORE_4,0,0
POWER_L2CACHE_WB_BUF_W_CORE_4,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_4,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_4,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_4,0,0
POWER_DCACHE_R_CORE_4,0,0
POWER_L2CACHE_R_CORE_4,0,0
POWER_DCACHE_W_CORE_4,256,256
POWER_L2CACHE_W_CORE_4,0,0
POWER_DCACHE_R_TAG_CORE_4,288,288
POWER_L2CACHE_R_TAG_CORE_4,0,0
POWER_CONST_CACHE_R_CORE_4,0,0
POWER_CONST_CACHE_W_CORE_4,0,0
POWER_CONST_CACHE_R_TAG_CORE_4,0,0
POWER_CONST_CACHE_W_TAG_CORE_4,0,0
POWER_TEXTURE_CACHE_R_CORE_4,0,0
POWER_TEXTURE_CACHE_W_CORE_4,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_4,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_4,0,0
POWER_SHARED_MEM_R_CORE_4,8704,8704
POWER_SHARED_MEM_W_CORE_4,0,0
POWER_SHARED_MEM_R_TAG_CORE_4,8704,8704
POWER_SHARED_MEM_W_TAG_CORE_4,0,0
POWER_BLOCK_STATES_R_CORE_5,25253,25253
POWER_BLOCK_STATES_W_CORE_5,25253,25253
POWER_FETCH_QUEUE_R_CORE_5,15842,15842
POWER_FETCH_QUEUE_W_CORE_5,15842,15842
POWER_INST_QUEUE_R_CORE_5,27166,27166
POWER_INST_QUEUE_W_CORE_5,15842,15842
POWER_BR_PRED_R_CORE_5,130,130
POWER_BR_PRED_W_CORE_5,130,130
POWER_RAS_R_CORE_5,32,32
POWER_RAS_W_CORE_5,0,0
POWER_ICACHE_R_CORE_5,15842,15842
POWER_ICACHE_W_CORE_5,3,3
POWER_ICACHE_R_TAG_CORE_5,15925,15925
POWER_ICACHE_MISS_BUF_R_CORE_5,3,3
POWER_ICACHE_MISS_BUF_W_CORE_5,166,166
POWER_ICACHE_MISS_BUF_R_TAG_CORE_5,83,83
POWER_ICACHE_MISS_BUF_W_TAG_CORE_5,0,0
POWER_ICACHE_TOT_ACC_CORE_5,0,0
POWER_ICACHE_CONF_CORE_5,0,0
POWER_INST_DECODER_R_CORE_5,15842,15842
POWER_INST_DECODER_W_CORE_5,0,0
POWER_MICRO_OP_SEQ_R_CORE_5,0,0
POWER_MICRO_OP_SEQ_W_CORE_5,0,0
POWER_OPERAND_DECODER_R_CORE_5,15842,15842
POWER_OPERAND_DECODER_W_CORE_5,0,0
POWER_UOP_QUEUE_R_CORE_5,27166,27166
POWER_UOP_QUEUE_W_CORE_5,15842,15842
POWER_REG_RENAMING_TABLE_R_CORE_5,0,0
POWER_REG_RENAMING_TABLE_W_CORE_5,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_5,15842,15842
POWER_FREELIST_R_CORE_5,0,0
POWER_FREELIST_W_CORE_5,0,0
POWER_RESERVATION_STATION_R_CORE_5,52332,52332
POWER_RESERVATION_STATION_W_CORE_5,15842,15842
POWER_RESERVATION_STATION_R_TAG_CORE_5,15842,15842
POWER_RESERVATION_STATION_W_TAG_CORE_5,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_5,15842,15842
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_5,15842,15842
POWER_PAYLOAD_RAM_R_CORE_5,15842,15842
POWER_PAYLOAD_RAM_W_CORE_5,15842,15842
POWER_EX_ALU_R_CORE_5,6850,6850
POWER_EX_FPU_R_CORE_5,0,0
POWER_EX_MUL_R_CORE_5,0,0
POWER_EX_SFU_R_CORE_5,0,0
POWER_REORDER_BUF_R_CORE_5,0,0
POWER_REORDER_BUF_W_CORE_5,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_5,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_5,15842,15842
POWER_FP_RENAME_R_CORE_5,0,0
POWER_FP_RENAME_W_CORE_5,0,0
POWER_LOAD_QUEUE_R_CORE_5,0,0
POWER_LOAD_QUEUE_W_CORE_5,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_5,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_5,0,0
POWER_STORE_QUEUE_R_CORE_5,0,0
POWER_STORE_QUEUE_W_CORE_5,0,0
POWER_STORE_QUEUE_R_TAG_CORE_5,0,0
POWER_STORE_QUEUE_W_TAG_CORE_5,0,0
POWER_DATA_TLB_R_CORE_5,0,0
POWER_DATA_TLB_W_CORE_5,0,0
POWER_DATA_TLB_R_TAG_CORE_5,0,0
POWER_DATA_TLB_W_TAG_CORE_5,0,0
POWER_INT_REGFILE_R_CORE_5,22692,22692
POWER_INT_REGFILE_W_CORE_5,15842,15842
POWER_FP_REGFILE_R_CORE_5,0,0
POWER_FP_REGFILE_W_CORE_5,0,0
POWER_GP_REGISTER_R_CORE_5,22692,22692
POWER_GP_REGISTER_W_CORE_5,15842,15842
POWER_FP_REGISTER_R_CORE_5,0,0
POWER_FP_REGISTER_W_CORE_5,0,0
POWER_SEGMENT_REGISTER_R_CORE_5,8992,8992
POWER_SEGMENT_REGISTER_W_CORE_5,8992,8992
POWER_CONTROL_REGISTER_R_CORE_5,0,0
POWER_CONTROL_REGISTER_W_CORE_5,0,0
POWER_FLAG_REGISTER_R_CORE_5,0,0
POWER_FLAG_REGISTER_W_CORE_5,0,0
POWER_EXEC_BYPASS_CORE_5,15842,15842
POWER_LOAD_BYPASS_CORE_5,330,330
POWER_PIPELINE_CORE_5,15842,15842
POWER_DCACHE_MISS_BUF_R_CORE_5,327,327
POWER_DCACHE_MISS_BUF_R_TAG_CORE_5,288,288
POWER_DCACHE_MISS_BUF_W_CORE_5,288,288
POWER_DCACHE_MISS_BUF_W_TAG_CORE_5,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_5,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_5,110,110
POWER_DCACHE_LINEFILL_BUF_W_CORE_5,110,110
POWER_L2CACHE_LINEFILL_BUF_W_CORE_5,110,110
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_5,110,110
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_5,110,110
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_5,110,110
POWER_DCACHE_WB_BUF_R_CORE_5,0,0
POWER_L2CACHE_WB_BUF_R_CORE_5,0,0
POWER_DCACHE_WB_BUF_W_CORE_5,0,0
POWER_L2CACHE_WB_BUF_W_CORE_5,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_5,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_5,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_5,0,0
POWER_DCACHE_R_CORE_5,0,0
POWER_L2CACHE_R_CORE_5,0,0
POWER_DCACHE_W_CORE_5,256,256
POWER_L2CACHE_W_CORE_5,0,0
POWER_DCACHE_R_TAG_CORE_5,288,288
POWER_L2CACHE_R_TAG_CORE_5,0,0
POWER_CONST_CACHE_R_CORE_5,0,0
POWER_CONST_CACHE_W_CORE_5,0,0
POWER_CONST_CACHE_R_TAG_CORE_5,0,0
POWER_CONST_CACHE_W_TAG_CORE_5,0,0
POWER_TEXTURE_CACHE_R_CORE_5,0,0
POWER_TEXTURE_CACHE_W_CORE_5,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_5,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_5,0,0
POWER_SHARED_MEM_R_CORE_5,8704,8704
POWER_SHARED_MEM_W_CORE_5,0,0
POWER_SHARED_MEM_R_TAG_CORE_5,8704,8704
POWER_SHARED_MEM_W_TAG_CORE_5,0,0
POWER_BLOCK_STATES_R_CORE_6,25239,25239
POWER_BLOCK_STATES_W_CORE_6,25239,25239
POWER_FETCH_QUEUE_R_CORE_6,15842,15842
POWER_FETCH_QUEUE_W_CORE_6,15842,15842
POWER_INST_QUEUE_R_CORE_6,27107,27107
POWER_INST_QUEUE_W_CORE_6,15842,15842
POWER_BR_PRED_R_CORE_6,130,130
POWER_BR_PRED_W_CORE_6,130,130
POWER_RAS_R_CORE_6,32,32
POWER_RAS_W_CORE_6,0,0
POWER_ICACHE_R_CORE_6,15842,15842
POWER_ICACHE_W_CORE_6,3,3
POWER_ICACHE_R_TAG_CORE_6,15913,15913
POWER_ICACHE_MISS_BUF_R_CORE_6,0,0
POWER_ICACHE_MISS_BUF_W_CORE_6,142,142
POWER_ICACHE_MISS_BUF_R_TAG_CORE_6,71,71
POWER_ICACHE_MISS_BUF_W_TAG_CORE_6,0,0
POWER_ICACHE_TOT_ACC_CORE_6,0,0
POWER_ICACHE_CONF_CORE_6,0,0
POWER_INST_DECODER_R_CORE_6,15842,15842
POWER_INST_DECODER_W_CORE_6,0,0
POWER_MICRO_OP_SEQ_R_CORE_6,0,0
POWER_MICRO_OP_SEQ_W_CORE_6,0,0
POWER_OPERAND_DECODER_R_CORE_6,15842,15842
POWER_OPERAND_DECODER_W_CORE_6,0,0
POWER_UOP_QUEUE_R_CORE_6,27107,27107
POWER_UOP_QUEUE_W_CORE_6,15842,15842
POWER_REG_RENAMING_TABLE_R_CORE_6,0,0
POWER_REG_RENAMING_TABLE_W_CORE_6,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_6,15842,15842
POWER_FREELIST_R_CORE_6,0,0
POWER_FREELIST_W_CORE_6,0,0
POWER_RESERVATION_STATION_R_CORE_6,52208,52208
POWER_RESERVATION_STATION_W_CORE_6,15842,15842
POWER_RESERVATION_STATION_R_TAG_CORE_6,15842,15842
POWER_RESERVATION_STATION_W_TAG_CORE_6,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_6,15842,15842
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_6,15842,15842
POWER_PAYLOAD_RAM_R_CORE_6,15842,15842
POWER_PAYLOAD_RAM_W_CORE_6,15842,15842
POWER_EX_ALU_R_CORE_6,6850,6850
POWER_EX_FPU_R_CORE_6,0,0
POWER_EX_MUL_R_CORE_6,0,0
POWER_EX_SFU_R_CORE_6,0,0
POWER_REORDER_BUF_R_CORE_6,0,0
POWER_REORDER_BUF_W_CORE_6,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_6,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_6,15842,15842
POWER_FP_RENAME_R_CORE_6,0,0
POWER_FP_RENAME_W_CORE_6,0,0
POWER_LOAD_QUEUE_R_CORE_6,0,0
POWER_LOAD_QUEUE_W_CORE_6,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_6,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_6,0,0
POWER_STORE_QUEUE_R_CORE_6,0,0
POWER_STORE_QUEUE_W_CORE_6,0,0
POWER_STORE_QUEUE_R_TAG_CORE_6,0,0
POWER_STORE_QUEUE_W_TAG_CORE_6,0,0
POWER_DATA_TLB_R_CORE_6,0,0
POWER_DATA_TLB_W_CORE_6,0,0
POWER_DATA_TLB_R_TAG_CORE_6,0,0
POWER_DATA_TLB_W_TAG_CORE_6,0,0
POWER_INT_REGFILE_R_CORE_6,22692,22692
POWER_INT_REGFILE_W_CORE_6,15842,15842
POWER_FP_REGFILE_R_CORE_6,0,0
POWER_FP_REGFILE_W_CORE_6,0,0
POWER_GP_REGISTER_R_CORE_6,22692,22692
POWER_GP_REGISTER_W_CORE_6,15842,15842
POWER_FP_REGISTER_R_CORE_6,0,0
POWER_FP_REGISTER_W_CORE_6,0,0
POWER_SEGMENT_REGISTER_R_CORE_6,8992,8992
POWER_SEGMENT_REGISTER_W_CORE_6,8992,8992
POWER_CONTROL_REGISTER_R_CORE_6,0,0
POWER_CONTROL_REGISTER_W_CORE_6,0,0
POWER_FLAG_REGISTER_R_CORE_6,0,0
POWER_FLAG_REGISTER_W_CORE_6,0,0
POWER_EXEC_BYPASS_CORE_6,15842,15842
POWER_LOAD_BYPASS_CORE_6,300,300
POWER_PIPELINE_CORE_6,15842,15842
POWER_DCACHE_MISS_BUF_R_CORE_6,300,300
POWER_DCACHE_MISS_BUF_R_TAG_CORE_6,288,288
POWER_DCACHE_MISS_BUF_W_CORE_6,288,288
POWER_DCACHE_MISS_BUF_W_TAG_CORE_6,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_6,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_6,100,100
POWER_DCACHE_LINEFILL_BUF_W_CORE_6,100,100
POWER_L2CACHE_LINEFILL_BUF_W_CORE_6,100,100
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_6,100,100
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_6,100,100
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_6,100,100
POWER_DCACHE_WB_BUF_R_CORE_6,0,0
POWER_L2CACHE_WB_BUF_R_CORE_6,0,0
POWER_DCACHE_WB_BUF_W_CORE_6,0,0
POWER_L2CACHE_WB_BUF_W_CORE_6,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_6,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_6,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_6,0,0
POWER_DCACHE_R_CORE_6,0,0
POWER_L2CACHE_R_CORE_6,0,0
POWER_DCACHE_W_CORE_6,256,256
POWER_L2CACHE_W_CORE_6,0,0
POWER_DCACHE_R_TAG_CORE_6,288,288
POWER_L2CACHE_R_TAG_CORE_6,0,0
POWER_CONST_CACHE_R_CORE_6,0,0
POWER_CONST_CACHE_W_CORE_6,0,0
POWER_CONST_CACHE_R_TAG_CORE_6,0,0
POWER_CONST_CACHE_W_TAG_CORE_6,0,0
POWER_TEXTURE_CACHE_R_CORE_6,0,0
POWER_TEXTURE_CACHE_W_CORE_6,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_6,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_6,0,0
POWER_SHARED_MEM_R_CORE_6,8704,8704
POWER_SHARED_MEM_W_CORE_6,0,0
POWER_SHARED_MEM_R_TAG_CORE_6,8704,8704
POWER_SHARED_MEM_W_TAG_CORE_6,0,0
POWER_BLOCK_STATES_R_CORE_7,25227,25227
POWER_BLOCK_STATES_W_CORE_7,25227,25227
POWER_FETCH_QUEUE_R_CORE_7,15842,15842
POWER_FETCH_QUEUE_W_CORE_7,15842,15842
POWER_INST_QUEUE_R_CORE_7,27318,27318
POWER_INST_QUEUE_W_CORE_7,15842,15842
POWER_BR_PRED_R_CORE_7,130,130
POWER_BR_PRED_W_CORE_7,130,130
POWER_RAS_R_CORE_7,32,32
POWER_RAS_W_CORE_7,0,0
POWER_ICACHE_R_CORE_7,15842,15842
POWER_ICACHE_W_CORE_7,3,3
POWER_ICACHE_R_TAG_CORE_7,15900,15900
POWER_ICACHE_MISS_BUF_R_CORE_7,0,0
POWER_ICACHE_MISS_BUF_W_CORE_7,116,116
POWER_ICACHE_MISS_BUF_R_TAG_CORE_7,58,58
POWER_ICACHE_MISS_BUF_W_TAG_CORE_7,0,0
POWER_ICACHE_TOT_ACC_CORE_7,0,0
POWER_ICACHE_CONF_CORE_7,0,0
POWER_INST_DECODER_R_CORE_7,15842,15842
POWER_INST_DECODER_W_CORE_7,0,0
POWER_MICRO_OP_SEQ_R_CORE_7,0,0
POWER_MICRO_OP_SEQ_W_CORE_7,0,0
POWER_OPERAND_DECODER_R_CORE_7,15842,15842
POWER_OPERAND_DECODER_W_CORE_7,0,0
POWER_UOP_QUEUE_R_CORE_7,27318,27318
POWER_UOP_QUEUE_W_CORE_7,15842,15842
POWER_REG_RENAMING_TABLE_R_CORE_7,0,0
POWER_REG_RENAMING_TABLE_W_CORE_7,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_7,15842,15842
POWER_FREELIST_R_CORE_7,0,0
POWER_FREELIST_W_CORE_7,0,0
POWER_RESERVATION_STATION_R_CORE_7,53202,53202
POWER_RESERVATION_STATION_W_CORE_7,15842,15842
POWER_RESERVATION_STATION_R_TAG_CORE_7,15842,15842
POWER_RESERVATION_STATION_W_TAG_CORE_7,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_7,15842,15842
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_7,15842,15842
POWER_PAYLOAD_RAM_R_CORE_7,15842,15842
POWER_PAYLOAD_RAM_W_CORE_7,15842,15842
POWER_EX_ALU_R_CORE_7,6850,6850
POWER_EX_FPU_R_CORE_7,0,0
POWER_EX_MUL_R_CORE_7,0,0
POWER_EX_SFU_R_CORE_7,0,0
POWER_REORDER_BUF_R_CORE_7,0,0
POWER_REORDER_BUF_W_CORE_7,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_7,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_7,15842,15842
POWER_FP_RENAME_R_CORE_7,0,0
POWER_FP_RENAME_W_CORE_7,0,0
POWER_LOAD_QUEUE_R_CORE_7,0,0
POWER_LOAD_QUEUE_W_CORE_7,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_7,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_7,0,0
POWER_STORE_QUEUE_R_CORE_7,0,0
POWER_STORE_QUEUE_W_CORE_7,0,0
POWER_STORE_QUEUE_R_TAG_CORE_7,0,0
POWER_STORE_QUEUE_W_TAG_CORE_7,0,0
POWER_DATA_TLB_R_CORE_7,0,0
POWER_DATA_TLB_W_CORE_7,0,0
POWER_DATA_TLB_R_TAG_CORE_7,0,0
POWER_DATA_TLB_W_TAG_CORE_7,0,0
POWER_INT_REGFILE_R_CORE_7,22692,22692
POWER_INT_REGFILE_W_CORE_7,15842,15842
POWER_FP_REGFILE_R_CORE_7,0,0
POWER_FP_REGFILE_W_CORE_7,0,0
POWER_GP_REGISTER_R_CORE_7,22692,22692
POWER_GP_REGISTER_W_CORE_7,15842,15842
POWER_FP_REGISTER_R_CORE_7,0,0
POWER_FP_REGISTER_W_CORE_7,0,0
POWER_SEGMENT_REGISTER_R_CORE_7,8992,8992
POWER_SEGMENT_REGISTER_W_CORE_7,8992,8992
POWER_CONTROL_REGISTER_R_CORE_7,0,0
POWER_CONTROL_REGISTER_W_CORE_7,0,0
POWER_FLAG_REGISTER_R_CORE_7,0,0
POWER_FLAG_REGISTER_W_CORE_7,0,0
POWER_EXEC_BYPASS_CORE_7,15842,15842
POWER_LOAD_BYPASS_CORE_7,222,222
POWER_PIPELINE_CORE_7,15842,15842
POWER_DCACHE_MISS_BUF_R_CORE_7,222,222
POWER_DCACHE_MISS_BUF_R_TAG_CORE_7,288,288
POWER_DCACHE_MISS_BUF_W_CORE_7,288,288
POWER_DCACHE_MISS_BUF_W_TAG_CORE_7,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_7,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_7,74,74
POWER_DCACHE_LINEFILL_BUF_W_CORE_7,74,74
POWER_L2CACHE_LINEFILL_BUF_W_CORE_7,74,74
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_7,74,74
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_7,74,74
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_7,74,74
POWER_DCACHE_WB_BUF_R_CORE_7,0,0
POWER_L2CACHE_WB_BUF_R_CORE_7,0,0
POWER_DCACHE_WB_BUF_W_CORE_7,0,0
POWER_L2CACHE_WB_BUF_W_CORE_7,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_7,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_7,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_7,0,0
POWER_DCACHE_R_CORE_7,0,0
POWER_L2CACHE_R_CORE_7,0,0
POWER_DCACHE_W_CORE_7,256,256
POWER_L2CACHE_W_CORE_7,0,0
POWER_DCACHE_R_TAG_CORE_7,288,288
POWER_L2CACHE_R_TAG_CORE_7,0,0
POWER_CONST_CACHE_R_CORE_7,0,0
POWER_CONST_CACHE_W_CORE_7,0,0
POWER_CONST_CACHE_R_TAG_CORE_7,0,0
POWER_CONST_CACHE_W_TAG_CORE_7,0,0
POWER_TEXTURE_CACHE_R_CORE_7,0,0
POWER_TEXTURE_CACHE_W_CORE_7,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_7,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_7,0,0
POWER_SHARED_MEM_R_CORE_7,8704,8704
POWER_SHARED_MEM_W_CORE_7,0,0
POWER_SHARED_MEM_R_TAG_CORE_7,8704,8704
POWER_SHARED_MEM_W_TAG_CORE_7,0,0
POWER_BLOCK_STATES_R_CORE_8,25255,25255
POWER_BLOCK_STATES_W_CORE_8,25255,25255
POWER_FETCH_QUEUE_R_CORE_8,15842,15842
POWER_FETCH_QUEUE_W_CORE_8,15842,15842
POWER_INST_QUEUE_R_CORE_8,27029,27029
POWER_INST_QUEUE_W_CORE_8,15842,15842
POWER_BR_PRED_R_CORE_8,130,130
POWER_BR_PRED_W_CORE_8,130,130
POWER_RAS_R_CORE_8,32,32
POWER_RAS_W_CORE_8,0,0
POWER_ICACHE_R_CORE_8,15842,15842
POWER_ICACHE_W_CORE_8,3,3
POWER_ICACHE_R_TAG_CORE_8,15938,15938
POWER_ICACHE_MISS_BUF_R_CORE_8,0,0
POWER_ICACHE_MISS_BUF_W_CORE_8,192,192
POWER_ICACHE_MISS_BUF_R_TAG_CORE_8,96,96
POWER_ICACHE_MISS_BUF_W_TAG_CORE_8,0,0
POWER_ICACHE_TOT_ACC_CORE_8,0,0
POWER_ICACHE_CONF_CORE_8,0,0
POWER_INST_DECODER_R_CORE_8,15842,15842
POWER_INST_DECODER_W_CORE_8,0,0
POWER_MICRO_OP_SEQ_R_CORE_8,0,0
POWER_MICRO_OP_SEQ_W_CORE_8,0,0
POWER_OPERAND_DECODER_R_CORE_8,15842,15842
POWER_OPERAND_DECODER_W_CORE_8,0,0
POWER_UOP_QUEUE_R_CORE_8,27029,27029
POWER_UOP_QUEUE_W_CORE_8,15842,15842
POWER_REG_RENAMING_TABLE_R_CORE_8,0,0
POWER_REG_RENAMING_TABLE_W_CORE_8,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_8,15842,15842
POWER_FREELIST_R_CORE_8,0,0
POWER_FREELIST_W_CORE_8,0,0
POWER_RESERVATION_STATION_R_CORE_8,52850,52850
POWER_RESERVATION_STATION_W_CORE_8,15842,15842
POWER_RESERVATION_STATION_R_TAG_CORE_8,15842,15842
POWER_RESERVATION_STATION_W_TAG_CORE_8,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_8,15842,15842
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_8,15842,15842
POWER_PAYLOAD_RAM_R_CORE_8,15842,15842
POWER_PAYLOAD_RAM_W_CORE_8,15842,15842
POWER_EX_ALU_R_CORE_8,6850,6850
POWER_EX_FPU_R_CORE_8,0,0
POWER_EX_MUL_R_CORE_8,0,0
POWER_EX_SFU_R_CORE_8,0,0
POWER_REORDER_BUF_R_CORE_8,0,0
POWER_REORDER_BUF_W_CORE_8,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_8,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_8,15842,15842
POWER_FP_RENAME_R_CORE_8,0,0
POWER_FP_RENAME_W_CORE_8,0,0
POWER_LOAD_QUEUE_R_CORE_8,0,0
POWER_LOAD_QUEUE_W_CORE_8,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_8,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_8,0,0
POWER_STORE_QUEUE_R_CORE_8,0,0
POWER_STORE_QUEUE_W_CORE_8,0,0
POWER_STORE_QUEUE_R_TAG_CORE_8,0,0
POWER_STORE_QUEUE_W_TAG_CORE_8,0,0
POWER_DATA_TLB_R_CORE_8,0,0
POWER_DATA_TLB_W_CORE_8,0,0
POWER_DATA_TLB_R_TAG_CORE_8,0,0
POWER_DATA_TLB_W_TAG_CORE_8,0,0
POWER_INT_REGFILE_R_CORE_8,22692,22692
POWER_INT_REGFILE_W_CORE_8,15842,15842
POWER_FP_REGFILE_R_CORE_8,0,0
POWER_FP_REGFILE_W_CORE_8,0,0
POWER_GP_REGISTER_R_CORE_8,22692,22692
POWER_GP_REGISTER_W_CORE_8,15842,15842
POWER_FP_REGISTER_R_CORE_8,0,0
POWER_FP_REGISTER_W_CORE_8,0,0
POWER_SEGMENT_REGISTER_R_CORE_8,8992,8992
POWER_SEGMENT_REGISTER_W_CORE_8,8992,8992
POWER_CONTROL_REGISTER_R_CORE_8,0,0
POWER_CONTROL_REGISTER_W_CORE_8,0,0
POWER_FLAG_REGISTER_R_CORE_8,0,0
POWER_FLAG_REGISTER_W_CORE_8,0,0
POWER_EXEC_BYPASS_CORE_8,15842,15842
POWER_LOAD_BYPASS_CORE_8,417,417
POWER_PIPELINE_CORE_8,15842,15842
POWER_DCACHE_MISS_BUF_R_CORE_8,417,417
POWER_DCACHE_MISS_BUF_R_TAG_CORE_8,288,288
POWER_DCACHE_MISS_BUF_W_CORE_8,288,288
POWER_DCACHE_MISS_BUF_W_TAG_CORE_8,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_8,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_8,139,139
POWER_DCACHE_LINEFILL_BUF_W_CORE_8,139,139
POWER_L2CACHE_LINEFILL_BUF_W_CORE_8,139,139
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_8,139,139
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_8,139,139
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_8,139,139
POWER_DCACHE_WB_BUF_R_CORE_8,0,0
POWER_L2CACHE_WB_BUF_R_CORE_8,0,0
POWER_DCACHE_WB_BUF_W_CORE_8,0,0
POWER_L2CACHE_WB_BUF_W_CORE_8,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_8,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_8,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_8,0,0
POWER_DCACHE_R_CORE_8,0,0
POWER_L2CACHE_R_CORE_8,0,0
POWER_DCACHE_W_CORE_8,256,256
POWER_L2CACHE_W_CORE_8,0,0
POWER_DCACHE_R_TAG_CORE_8,288,288
POWER_L2CACHE_R_TAG_CORE_8,0,0
POWER_CONST_CACHE_R_CORE_8,0,0
POWER_CONST_CACHE_W_CORE_8,0,0
POWER_CONST_CACHE_R_TAG_CORE_8,0,0
POWER_CONST_CACHE_W_TAG_CORE_8,0,0
POWER_TEXTURE_CACHE_R_CORE_8,0,0
POWER_TEXTURE_CACHE_W_CORE_8,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_8,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_8,0,0
POWER_SHARED_MEM_R_CORE_8,8704,8704
POWER_SHARED_MEM_W_CORE_8,0,0
POWER_SHARED_MEM_R_TAG_CORE_8,8704,8704
POWER_SHARED_MEM_W_TAG_CORE_8,0,0
POWER_BLOCK_STATES_R_CORE_9,25253,25253
POWER_BLOCK_STATES_W_CORE_9,25253,25253
POWER_FETCH_QUEUE_R_CORE_9,15842,15842
POWER_FETCH_QUEUE_W_CORE_9,15842,15842
POWER_INST_QUEUE_R_CORE_9,27179,27179
POWER_INST_QUEUE_W_CORE_9,15842,15842
POWER_BR_PRED_R_CORE_9,130,130
POWER_BR_PRED_W_CORE_9,130,130
POWER_RAS_R_CORE_9,32,32
POWER_RAS_W_CORE_9,0,0
POWER_ICACHE_R_CORE_9,15842,15842
POWER_ICACHE_W_CORE_9,3,3
POWER_ICACHE_R_TAG_CORE_9,15905,15905
POWER_ICACHE_MISS_BUF_R_CORE_9,0,0
POWER_ICACHE_MISS_BUF_W_CORE_9,126,126
POWER_ICACHE_MISS_BUF_R_TAG_CORE_9,63,63
POWER_ICACHE_MISS_BUF_W_TAG_CORE_9,0,0
POWER_ICACHE_TOT_ACC_CORE_9,0,0
POWER_ICACHE_CONF_CORE_9,0,0
POWER_INST_DECODER_R_CORE_9,15842,15842
POWER_INST_DECODER_W_CORE_9,0,0
POWER_MICRO_OP_SEQ_R_CORE_9,0,0
POWER_MICRO_OP_SEQ_W_CORE_9,0,0
POWER_OPERAND_DECODER_R_CORE_9,15842,15842
POWER_OPERAND_DECODER_W_CORE_9,0,0
POWER_UOP_QUEUE_R_CORE_9,27179,27179
POWER_UOP_QUEUE_W_CORE_9,15842,15842
POWER_REG_RENAMING_TABLE_R_CORE_9,0,0
POWER_REG_RENAMING_TABLE_W_CORE_9,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_9,15842,15842
POWER_FREELIST_R_CORE_9,0,0
POWER_FREELIST_W_CORE_9,0,0
POWER_RESERVATION_STATION_R_CORE_9,53212,53212
POWER_RESERVATION_STATION_W_CORE_9,15842,15842
POWER_RESERVATION_STATION_R_TAG_CORE_9,15842,15842
POWER_RESERVATION_STATION_W_TAG_CORE_9,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_9,15842,15842
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_9,15842,15842
POWER_PAYLOAD_RAM_R_CORE_9,15842,15842
POWER_PAYLOAD_RAM_W_CORE_9,15842,15842
POWER_EX_ALU_R_CORE_9,6850,6850
POWER_EX_FPU_R_CORE_9,0,0
POWER_EX_MUL_R_CORE_9,0,0
POWER_EX_SFU_R_CORE_9,0,0
POWER_REORDER_BUF_R_CORE_9,0,0
POWER_REORDER_BUF_W_CORE_9,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_9,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_9,15842,15842
POWER_FP_RENAME_R_CORE_9,0,0
POWER_FP_RENAME_W_CORE_9,0,0
POWER_LOAD_QUEUE_R_CORE_9,0,0
POWER_LOAD_QUEUE_W_CORE_9,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_9,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_9,0,0
POWER_STORE_QUEUE_R_CORE_9,0,0
POWER_STORE_QUEUE_W_CORE_9,0,0
POWER_STORE_QUEUE_R_TAG_CORE_9,0,0
POWER_STORE_QUEUE_W_TAG_CORE_9,0,0
POWER_DATA_TLB_R_CORE_9,0,0
POWER_DATA_TLB_W_CORE_9,0,0
POWER_DATA_TLB_R_TAG_CORE_9,0,0
POWER_DATA_TLB_W_TAG_CORE_9,0,0
POWER_INT_REGFILE_R_CORE_9,22692,22692
POWER_INT_REGFILE_W_CORE_9,15842,15842
POWER_FP_REGFILE_R_CORE_9,0,0
POWER_FP_REGFILE_W_CORE_9,0,0
POWER_GP_REGISTER_R_CORE_9,22692,22692
POWER_GP_REGISTER_W_CORE_9,15842,15842
POWER_FP_REGISTER_R_CORE_9,0,0
POWER_FP_REGISTER_W_CORE_9,0,0
POWER_SEGMENT_REGISTER_R_CORE_9,8992,8992
POWER_SEGMENT_REGISTER_W_CORE_9,8992,8992
POWER_CONTROL_REGISTER_R_CORE_9,0,0
POWER_CONTROL_REGISTER_W_CORE_9,0,0
POWER_FLAG_REGISTER_R_CORE_9,0,0
POWER_FLAG_REGISTER_W_CORE_9,0,0
POWER_EXEC_BYPASS_CORE_9,15842,15842
POWER_LOAD_BYPASS_CORE_9,366,366
POWER_PIPELINE_CORE_9,15842,15842
POWER_DCACHE_MISS_BUF_R_CORE_9,366,366
POWER_DCACHE_MISS_BUF_R_TAG_CORE_9,288,288
POWER_DCACHE_MISS_BUF_W_CORE_9,288,288
POWER_DCACHE_MISS_BUF_W_TAG_CORE_9,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_9,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_9,122,122
POWER_DCACHE_LINEFILL_BUF_W_CORE_9,122,122
POWER_L2CACHE_LINEFILL_BUF_W_CORE_9,122,122
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_9,122,122
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_9,122,122
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_9,122,122
POWER_DCACHE_WB_BUF_R_CORE_9,0,0
POWER_L2CACHE_WB_BUF_R_CORE_9,0,0
POWER_DCACHE_WB_BUF_W_CORE_9,0,0
POWER_L2CACHE_WB_BUF_W_CORE_9,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_9,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_9,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_9,0,0
POWER_DCACHE_R_CORE_9,0,0
POWER_L2CACHE_R_CORE_9,0,0
POWER_DCACHE_W_CORE_9,256,256
POWER_L2CACHE_W_CORE_9,0,0
POWER_DCACHE_R_TAG_CORE_9,288,288
POWER_L2CACHE_R_TAG_CORE_9,0,0
POWER_CONST_CACHE_R_CORE_9,0,0
POWER_CONST_CACHE_W_CORE_9,0,0
POWER_CONST_CACHE_R_TAG_CORE_9,0,0
POWER_CONST_CACHE_W_TAG_CORE_9,0,0
POWER_TEXTURE_CACHE_R_CORE_9,0,0
POWER_TEXTURE_CACHE_W_CORE_9,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_9,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_9,0,0
POWER_SHARED_MEM_R_CORE_9,8704,8704
POWER_SHARED_MEM_W_CORE_9,0,0
POWER_SHARED_MEM_R_TAG_CORE_9,8704,8704
POWER_SHARED_MEM_W_TAG_CORE_9,0,0
POWER_BLOCK_STATES_R_CORE_10,25241,25241
POWER_BLOCK_STATES_W_CORE_10,25241,25241
POWER_FETCH_QUEUE_R_CORE_10,15842,15842
POWER_FETCH_QUEUE_W_CORE_10,15842,15842
POWER_INST_QUEUE_R_CORE_10,27081,27081
POWER_INST_QUEUE_W_CORE_10,15842,15842
POWER_BR_PRED_R_CORE_10,130,130
POWER_BR_PRED_W_CORE_10,130,130
POWER_RAS_R_CORE_10,32,32
POWER_RAS_W_CORE_10,0,0
POWER_ICACHE_R_CORE_10,15842,15842
POWER_ICACHE_W_CORE_10,3,3
POWER_ICACHE_R_TAG_CORE_10,15914,15914
POWER_ICACHE_MISS_BUF_R_CORE_10,0,0
POWER_ICACHE_MISS_BUF_W_CORE_10,144,144
POWER_ICACHE_MISS_BUF_R_TAG_CORE_10,72,72
POWER_ICACHE_MISS_BUF_W_TAG_CORE_10,0,0
POWER_ICACHE_TOT_ACC_CORE_10,0,0
POWER_ICACHE_CONF_CORE_10,0,0
POWER_INST_DECODER_R_CORE_10,15842,15842
POWER_INST_DECODER_W_CORE_10,0,0
POWER_MICRO_OP_SEQ_R_CORE_10,0,0
POWER_MICRO_OP_SEQ_W_CORE_10,0,0
POWER_OPERAND_DECODER_R_CORE_10,15842,15842
POWER_OPERAND_DECODER_W_CORE_10,0,0
POWER_UOP_QUEUE_R_CORE_10,27081,27081
POWER_UOP_QUEUE_W_CORE_10,15842,15842
POWER_REG_RENAMING_TABLE_R_CORE_10,0,0
POWER_REG_RENAMING_TABLE_W_CORE_10,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_10,15842,15842
POWER_FREELIST_R_CORE_10,0,0
POWER_FREELIST_W_CORE_10,0,0
POWER_RESERVATION_STATION_R_CORE_10,52637,52637
POWER_RESERVATION_STATION_W_CORE_10,15842,15842
POWER_RESERVATION_STATION_R_TAG_CORE_10,15842,15842
POWER_RESERVATION_STATION_W_TAG_CORE_10,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_10,15842,15842
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_10,15842,15842
POWER_PAYLOAD_RAM_R_CORE_10,15842,15842
POWER_PAYLOAD_RAM_W_CORE_10,15842,15842
POWER_EX_ALU_R_CORE_10,6850,6850
POWER_EX_FPU_R_CORE_10,0,0
POWER_EX_MUL_R_CORE_10,0,0
POWER_EX_SFU_R_CORE_10,0,0
POWER_REORDER_BUF_R_CORE_10,0,0
POWER_REORDER_BUF_W_CORE_10,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_10,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_10,15842,15842
POWER_FP_RENAME_R_CORE_10,0,0
POWER_FP_RENAME_W_CORE_10,0,0
POWER_LOAD_QUEUE_R_CORE_10,0,0
POWER_LOAD_QUEUE_W_CORE_10,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_10,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_10,0,0
POWER_STORE_QUEUE_R_CORE_10,0,0
POWER_STORE_QUEUE_W_CORE_10,0,0
POWER_STORE_QUEUE_R_TAG_CORE_10,0,0
POWER_STORE_QUEUE_W_TAG_CORE_10,0,0
POWER_DATA_TLB_R_CORE_10,0,0
POWER_DATA_TLB_W_CORE_10,0,0
POWER_DATA_TLB_R_TAG_CORE_10,0,0
POWER_DATA_TLB_W_TAG_CORE_10,0,0
POWER_INT_REGFILE_R_CORE_10,22692,22692
POWER_INT_REGFILE_W_CORE_10,15842,15842
POWER_FP_REGFILE_R_CORE_10,0,0
POWER_FP_REGFILE_W_CORE_10,0,0
POWER_GP_REGISTER_R_CORE_10,22692,22692
POWER_GP_REGISTER_W_CORE_10,15842,15842
POWER_FP_REGISTER_R_CORE_10,0,0
POWER_FP_REGISTER_W_CORE_10,0,0
POWER_SEGMENT_REGISTER_R_CORE_10,8992,8992
POWER_SEGMENT_REGISTER_W_CORE_10,8992,8992
POWER_CONTROL_REGISTER_R_CORE_10,0,0
POWER_CONTROL_REGISTER_W_CORE_10,0,0
POWER_FLAG_REGISTER_R_CORE_10,0,0
POWER_FLAG_REGISTER_W_CORE_10,0,0
POWER_EXEC_BYPASS_CORE_10,15842,15842
POWER_LOAD_BYPASS_CORE_10,324,324
POWER_PIPELINE_CORE_10,15842,15842
POWER_DCACHE_MISS_BUF_R_CORE_10,324,324
POWER_DCACHE_MISS_BUF_R_TAG_CORE_10,288,288
POWER_DCACHE_MISS_BUF_W_CORE_10,288,288
POWER_DCACHE_MISS_BUF_W_TAG_CORE_10,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_10,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_10,108,108
POWER_DCACHE_LINEFILL_BUF_W_CORE_10,108,108
POWER_L2CACHE_LINEFILL_BUF_W_CORE_10,108,108
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_10,108,108
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_10,108,108
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_10,108,108
POWER_DCACHE_WB_BUF_R_CORE_10,0,0
POWER_L2CACHE_WB_BUF_R_CORE_10,0,0
POWER_DCACHE_WB_BUF_W_CORE_10,0,0
POWER_L2CACHE_WB_BUF_W_CORE_10,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_10,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_10,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_10,0,0
POWER_DCACHE_R_CORE_10,0,0
POWER_L2CACHE_R_CORE_10,0,0
POWER_DCACHE_W_CORE_10,256,256
POWER_L2CACHE_W_CORE_10,0,0
POWER_DCACHE_R_TAG_CORE_10,288,288
POWER_L2CACHE_R_TAG_CORE_10,0,0
POWER_CONST_CACHE_R_CORE_10,0,0
POWER_CONST_CACHE_W_CORE_10,0,0
POWER_CONST_CACHE_R_TAG_CORE_10,0,0
POWER_CONST_CACHE_W_TAG_CORE_10,0,0
POWER_TEXTURE_CACHE_R_CORE_10,0,0
POWER_TEXTURE_CACHE_W_CORE_10,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_10,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_10,0,0
POWER_SHARED_MEM_R_CORE_10,8704,8704
POWER_SHARED_MEM_W_CORE_10,0,0
POWER_SHARED_MEM_R_TAG_CORE_10,8704,8704
POWER_SHARED_MEM_W_TAG_CORE_10,0,0
POWER_BLOCK_STATES_R_CORE_11,25227,25227
POWER_BLOCK_STATES_W_CORE_11,25227,25227
POWER_FETCH_QUEUE_R_CORE_11,15842,15842
POWER_FETCH_QUEUE_W_CORE_11,15842,15842
POWER_INST_QUEUE_R_CORE_11,27318,27318
POWER_INST_QUEUE_W_CORE_11,15842,15842
POWER_BR_PRED_R_CORE_11,130,130
POWER_BR_PRED_W_CORE_11,130,130
POWER_RAS_R_CORE_11,32,32
POWER_RAS_W_CORE_11,0,0
POWER_ICACHE_R_CORE_11,15842,15842
POWER_ICACHE_W_CORE_11,3,3
POWER_ICACHE_R_TAG_CORE_11,15900,15900
POWER_ICACHE_MISS_BUF_R_CORE_11,0,0
POWER_ICACHE_MISS_BUF_W_CORE_11,116,116
POWER_ICACHE_MISS_BUF_R_TAG_CORE_11,58,58
POWER_ICACHE_MISS_BUF_W_TAG_CORE_11,0,0
POWER_ICACHE_TOT_ACC_CORE_11,0,0
POWER_ICACHE_CONF_CORE_11,0,0
POWER_INST_DECODER_R_CORE_11,15842,15842
POWER_INST_DECODER_W_CORE_11,0,0
POWER_MICRO_OP_SEQ_R_CORE_11,0,0
POWER_MICRO_OP_SEQ_W_CORE_11,0,0
POWER_OPERAND_DECODER_R_CORE_11,15842,15842
POWER_OPERAND_DECODER_W_CORE_11,0,0
POWER_UOP_QUEUE_R_CORE_11,27318,27318
POWER_UOP_QUEUE_W_CORE_11,15842,15842
POWER_REG_RENAMING_TABLE_R_CORE_11,0,0
POWER_REG_RENAMING_TABLE_W_CORE_11,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_11,15842,15842
POWER_FREELIST_R_CORE_11,0,0
POWER_FREELIST_W_CORE_11,0,0
POWER_RESERVATION_STATION_R_CORE_11,52781,52781
POWER_RESERVATION_STATION_W_CORE_11,15842,15842
POWER_RESERVATION_STATION_R_TAG_CORE_11,15842,15842
POWER_RESERVATION_STATION_W_TAG_CORE_11,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_11,15842,15842
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_11,15842,15842
POWER_PAYLOAD_RAM_R_CORE_11,15842,15842
POWER_PAYLOAD_RAM_W_CORE_11,15842,15842
POWER_EX_ALU_R_CORE_11,6850,6850
POWER_EX_FPU_R_CORE_11,0,0
POWER_EX_MUL_R_CORE_11,0,0
POWER_EX_SFU_R_CORE_11,0,0
POWER_REORDER_BUF_R_CORE_11,0,0
POWER_REORDER_BUF_W_CORE_11,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_11,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_11,15842,15842
POWER_FP_RENAME_R_CORE_11,0,0
POWER_FP_RENAME_W_CORE_11,0,0
POWER_LOAD_QUEUE_R_CORE_11,0,0
POWER_LOAD_QUEUE_W_CORE_11,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_11,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_11,0,0
POWER_STORE_QUEUE_R_CORE_11,0,0
POWER_STORE_QUEUE_W_CORE_11,0,0
POWER_STORE_QUEUE_R_TAG_CORE_11,0,0
POWER_STORE_QUEUE_W_TAG_CORE_11,0,0
POWER_DATA_TLB_R_CORE_11,0,0
POWER_DATA_TLB_W_CORE_11,0,0
POWER_DATA_TLB_R_TAG_CORE_11,0,0
POWER_DATA_TLB_W_TAG_CORE_11,0,0
POWER_INT_REGFILE_R_CORE_11,22692,22692
POWER_INT_REGFILE_W_CORE_11,15842,15842
POWER_FP_REGFILE_R_CORE_11,0,0
POWER_FP_REGFILE_W_CORE_11,0,0
POWER_GP_REGISTER_R_CORE_11,22692,22692
POWER_GP_REGISTER_W_CORE_11,15842,15842
POWER_FP_REGISTER_R_CORE_11,0,0
POWER_FP_REGISTER_W_CORE_11,0,0
POWER_SEGMENT_REGISTER_R_CORE_11,8992,8992
POWER_SEGMENT_REGISTER_W_CORE_11,8992,8992
POWER_CONTROL_REGISTER_R_CORE_11,0,0
POWER_CONTROL_REGISTER_W_CORE_11,0,0
POWER_FLAG_REGISTER_R_CORE_11,0,0
POWER_FLAG_REGISTER_W_CORE_11,0,0
POWER_EXEC_BYPASS_CORE_11,15842,15842
POWER_LOAD_BYPASS_CORE_11,354,354
POWER_PIPELINE_CORE_11,15842,15842
POWER_DCACHE_MISS_BUF_R_CORE_11,354,354
POWER_DCACHE_MISS_BUF_R_TAG_CORE_11,288,288
POWER_DCACHE_MISS_BUF_W_CORE_11,288,288
POWER_DCACHE_MISS_BUF_W_TAG_CORE_11,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_11,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_11,118,118
POWER_DCACHE_LINEFILL_BUF_W_CORE_11,118,118
POWER_L2CACHE_LINEFILL_BUF_W_CORE_11,118,118
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_11,118,118
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_11,118,118
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_11,118,118
POWER_DCACHE_WB_BUF_R_CORE_11,0,0
POWER_L2CACHE_WB_BUF_R_CORE_11,0,0
POWER_DCACHE_WB_BUF_W_CORE_11,0,0
POWER_L2CACHE_WB_BUF_W_CORE_11,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_11,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_11,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_11,0,0
POWER_DCACHE_R_CORE_11,0,0
POWER_L2CACHE_R_CORE_11,0,0
POWER_DCACHE_W_CORE_11,256,256
POWER_L2CACHE_W_CORE_11,0,0
POWER_DCACHE_R_TAG_CORE_11,288,288
POWER_L2CACHE_R_TAG_CORE_11,0,0
POWER_CONST_CACHE_R_CORE_11,0,0
POWER_CONST_CACHE_W_CORE_11,0,0
POWER_CONST_CACHE_R_TAG_CORE_11,0,0
POWER_CONST_CACHE_W_TAG_CORE_11,0,0
POWER_TEXTURE_CACHE_R_CORE_11,0,0
POWER_TEXTURE_CACHE_W_CORE_11,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_11,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_11,0,0
POWER_SHARED_MEM_R_CORE_11,8704,8704
POWER_SHARED_MEM_W_CORE_11,0,0
POWER_SHARED_MEM_R_TAG_CORE_11,8704,8704
POWER_SHARED_MEM_W_TAG_CORE_11,0,0
POWER_BLOCK_STATES_R_CORE_12,25255,25255
POWER_BLOCK_STATES_W_CORE_12,25255,25255
POWER_FETCH_QUEUE_R_CORE_12,15842,15842
POWER_FETCH_QUEUE_W_CORE_12,15842,15842
POWER_INST_QUEUE_R_CORE_12,27051,27051
POWER_INST_QUEUE_W_CORE_12,15842,15842
POWER_BR_PRED_R_CORE_12,130,130
POWER_BR_PRED_W_CORE_12,130,130
POWER_RAS_R_CORE_12,32,32
POWER_RAS_W_CORE_12,0,0
POWER_ICACHE_R_CORE_12,15842,15842
POWER_ICACHE_W_CORE_12,3,3
POWER_ICACHE_R_TAG_CORE_12,15938,15938
POWER_ICACHE_MISS_BUF_R_CORE_12,6,6
POWER_ICACHE_MISS_BUF_W_CORE_12,192,192
POWER_ICACHE_MISS_BUF_R_TAG_CORE_12,96,96
POWER_ICACHE_MISS_BUF_W_TAG_CORE_12,0,0
POWER_ICACHE_TOT_ACC_CORE_12,0,0
POWER_ICACHE_CONF_CORE_12,0,0
POWER_INST_DECODER_R_CORE_12,15842,15842
POWER_INST_DECODER_W_CORE_12,0,0
POWER_MICRO_OP_SEQ_R_CORE_12,0,0
POWER_MICRO_OP_SEQ_W_CORE_12,0,0
POWER_OPERAND_DECODER_R_CORE_12,15842,15842
POWER_OPERAND_DECODER_W_CORE_12,0,0
POWER_UOP_QUEUE_R_CORE_12,27051,27051
POWER_UOP_QUEUE_W_CORE_12,15842,15842
POWER_REG_RENAMING_TABLE_R_CORE_12,0,0
POWER_REG_RENAMING_TABLE_W_CORE_12,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_12,15842,15842
POWER_FREELIST_R_CORE_12,0,0
POWER_FREELIST_W_CORE_12,0,0
POWER_RESERVATION_STATION_R_CORE_12,52419,52419
POWER_RESERVATION_STATION_W_CORE_12,15842,15842
POWER_RESERVATION_STATION_R_TAG_CORE_12,15842,15842
POWER_RESERVATION_STATION_W_TAG_CORE_12,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_12,15842,15842
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_12,15842,15842
POWER_PAYLOAD_RAM_R_CORE_12,15842,15842
POWER_PAYLOAD_RAM_W_CORE_12,15842,15842
POWER_EX_ALU_R_CORE_12,6850,6850
POWER_EX_FPU_R_CORE_12,0,0
POWER_EX_MUL_R_CORE_12,0,0
POWER_EX_SFU_R_CORE_12,0,0
POWER_REORDER_BUF_R_CORE_12,0,0
POWER_REORDER_BUF_W_CORE_12,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_12,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_12,15842,15842
POWER_FP_RENAME_R_CORE_12,0,0
POWER_FP_RENAME_W_CORE_12,0,0
POWER_LOAD_QUEUE_R_CORE_12,0,0
POWER_LOAD_QUEUE_W_CORE_12,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_12,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_12,0,0
POWER_STORE_QUEUE_R_CORE_12,0,0
POWER_STORE_QUEUE_W_CORE_12,0,0
POWER_STORE_QUEUE_R_TAG_CORE_12,0,0
POWER_STORE_QUEUE_W_TAG_CORE_12,0,0
POWER_DATA_TLB_R_CORE_12,0,0
POWER_DATA_TLB_W_CORE_12,0,0
POWER_DATA_TLB_R_TAG_CORE_12,0,0
POWER_DATA_TLB_W_TAG_CORE_12,0,0
POWER_INT_REGFILE_R_CORE_12,22692,22692
POWER_INT_REGFILE_W_CORE_12,15842,15842
POWER_FP_REGFILE_R_CORE_12,0,0
POWER_FP_REGFILE_W_CORE_12,0,0
POWER_GP_REGISTER_R_CORE_12,22692,22692
POWER_GP_REGISTER_W_CORE_12,15842,15842
POWER_FP_REGISTER_R_CORE_12,0,0
POWER_FP_REGISTER_W_CORE_12,0,0
POWER_SEGMENT_REGISTER_R_CORE_12,8992,8992
POWER_SEGMENT_REGISTER_W_CORE_12,8992,8992
POWER_CONTROL_REGISTER_R_CORE_12,0,0
POWER_CONTROL_REGISTER_W_CORE_12,0,0
POWER_FLAG_REGISTER_R_CORE_12,0,0
POWER_FLAG_REGISTER_W_CORE_12,0,0
POWER_EXEC_BYPASS_CORE_12,15842,15842
POWER_LOAD_BYPASS_CORE_12,342,342
POWER_PIPELINE_CORE_12,15842,15842
POWER_DCACHE_MISS_BUF_R_CORE_12,336,336
POWER_DCACHE_MISS_BUF_R_TAG_CORE_12,288,288
POWER_DCACHE_MISS_BUF_W_CORE_12,288,288
POWER_DCACHE_MISS_BUF_W_TAG_CORE_12,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_12,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_12,114,114
POWER_DCACHE_LINEFILL_BUF_W_CORE_12,114,114
POWER_L2CACHE_LINEFILL_BUF_W_CORE_12,114,114
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_12,114,114
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_12,114,114
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_12,114,114
POWER_DCACHE_WB_BUF_R_CORE_12,0,0
POWER_L2CACHE_WB_BUF_R_CORE_12,0,0
POWER_DCACHE_WB_BUF_W_CORE_12,0,0
POWER_L2CACHE_WB_BUF_W_CORE_12,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_12,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_12,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_12,0,0
POWER_DCACHE_R_CORE_12,0,0
POWER_L2CACHE_R_CORE_12,0,0
POWER_DCACHE_W_CORE_12,256,256
POWER_L2CACHE_W_CORE_12,0,0
POWER_DCACHE_R_TAG_CORE_12,288,288
POWER_L2CACHE_R_TAG_CORE_12,0,0
POWER_CONST_CACHE_R_CORE_12,0,0
POWER_CONST_CACHE_W_CORE_12,0,0
POWER_CONST_CACHE_R_TAG_CORE_12,0,0
POWER_CONST_CACHE_W_TAG_CORE_12,0,0
POWER_TEXTURE_CACHE_R_CORE_12,0,0
POWER_TEXTURE_CACHE_W_CORE_12,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_12,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_12,0,0
POWER_SHARED_MEM_R_CORE_12,8704,8704
POWER_SHARED_MEM_W_CORE_12,0,0
POWER_SHARED_MEM_R_TAG_CORE_12,8704,8704
POWER_SHARED_MEM_W_TAG_CORE_12,0,0
POWER_BLOCK_STATES_R_CORE_13,25253,25253
POWER_BLOCK_STATES_W_CORE_13,25253,25253
POWER_FETCH_QUEUE_R_CORE_13,15842,15842
POWER_FETCH_QUEUE_W_CORE_13,15842,15842
POWER_INST_QUEUE_R_CORE_13,27181,27181
POWER_INST_QUEUE_W_CORE_13,15842,15842
POWER_BR_PRED_R_CORE_13,130,130
POWER_BR_PRED_W_CORE_13,130,130
POWER_RAS_R_CORE_13,32,32
POWER_RAS_W_CORE_13,0,0
POWER_ICACHE_R_CORE_13,15842,15842
POWER_ICACHE_W_CORE_13,3,3
POWER_ICACHE_R_TAG_CORE_13,15927,15927
POWER_ICACHE_MISS_BUF_R_CORE_13,0,0
POWER_ICACHE_MISS_BUF_W_CORE_13,170,170
POWER_ICACHE_MISS_BUF_R_TAG_CORE_13,85,85
POWER_ICACHE_MISS_BUF_W_TAG_CORE_13,0,0
POWER_ICACHE_TOT_ACC_CORE_13,0,0
POWER_ICACHE_CONF_CORE_13,0,0
POWER_INST_DECODER_R_CORE_13,15842,15842
POWER_INST_DECODER_W_CORE_13,0,0
POWER_MICRO_OP_SEQ_R_CORE_13,0,0
POWER_MICRO_OP_SEQ_W_CORE_13,0,0
POWER_OPERAND_DECODER_R_CORE_13,15842,15842
POWER_OPERAND_DECODER_W_CORE_13,0,0
POWER_UOP_QUEUE_R_CORE_13,27181,27181
POWER_UOP_QUEUE_W_CORE_13,15842,15842
POWER_REG_RENAMING_TABLE_R_CORE_13,0,0
POWER_REG_RENAMING_TABLE_W_CORE_13,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_13,15842,15842
POWER_FREELIST_R_CORE_13,0,0
POWER_FREELIST_W_CORE_13,0,0
POWER_RESERVATION_STATION_R_CORE_13,52791,52791
POWER_RESERVATION_STATION_W_CORE_13,15842,15842
POWER_RESERVATION_STATION_R_TAG_CORE_13,15842,15842
POWER_RESERVATION_STATION_W_TAG_CORE_13,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_13,15842,15842
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_13,15842,15842
POWER_PAYLOAD_RAM_R_CORE_13,15842,15842
POWER_PAYLOAD_RAM_W_CORE_13,15842,15842
POWER_EX_ALU_R_CORE_13,6850,6850
POWER_EX_FPU_R_CORE_13,0,0
POWER_EX_MUL_R_CORE_13,0,0
POWER_EX_SFU_R_CORE_13,0,0
POWER_REORDER_BUF_R_CORE_13,0,0
POWER_REORDER_BUF_W_CORE_13,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_13,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_13,15842,15842
POWER_FP_RENAME_R_CORE_13,0,0
POWER_FP_RENAME_W_CORE_13,0,0
POWER_LOAD_QUEUE_R_CORE_13,0,0
POWER_LOAD_QUEUE_W_CORE_13,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_13,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_13,0,0
POWER_STORE_QUEUE_R_CORE_13,0,0
POWER_STORE_QUEUE_W_CORE_13,0,0
POWER_STORE_QUEUE_R_TAG_CORE_13,0,0
POWER_STORE_QUEUE_W_TAG_CORE_13,0,0
POWER_DATA_TLB_R_CORE_13,0,0
POWER_DATA_TLB_W_CORE_13,0,0
POWER_DATA_TLB_R_TAG_CORE_13,0,0
POWER_DATA_TLB_W_TAG_CORE_13,0,0
POWER_INT_REGFILE_R_CORE_13,22692,22692
POWER_INT_REGFILE_W_CORE_13,15842,15842
POWER_FP_REGFILE_R_CORE_13,0,0
POWER_FP_REGFILE_W_CORE_13,0,0
POWER_GP_REGISTER_R_CORE_13,22692,22692
POWER_GP_REGISTER_W_CORE_13,15842,15842
POWER_FP_REGISTER_R_CORE_13,0,0
POWER_FP_REGISTER_W_CORE_13,0,0
POWER_SEGMENT_REGISTER_R_CORE_13,8992,8992
POWER_SEGMENT_REGISTER_W_CORE_13,8992,8992
POWER_CONTROL_REGISTER_R_CORE_13,0,0
POWER_CONTROL_REGISTER_W_CORE_13,0,0
POWER_FLAG_REGISTER_R_CORE_13,0,0
POWER_FLAG_REGISTER_W_CORE_13,0,0
POWER_EXEC_BYPASS_CORE_13,15842,15842
POWER_LOAD_BYPASS_CORE_13,243,243
POWER_PIPELINE_CORE_13,15842,15842
POWER_DCACHE_MISS_BUF_R_CORE_13,243,243
POWER_DCACHE_MISS_BUF_R_TAG_CORE_13,288,288
POWER_DCACHE_MISS_BUF_W_CORE_13,288,288
POWER_DCACHE_MISS_BUF_W_TAG_CORE_13,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_13,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_13,81,81
POWER_DCACHE_LINEFILL_BUF_W_CORE_13,81,81
POWER_L2CACHE_LINEFILL_BUF_W_CORE_13,81,81
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_13,81,81
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_13,81,81
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_13,81,81
POWER_DCACHE_WB_BUF_R_CORE_13,0,0
POWER_L2CACHE_WB_BUF_R_CORE_13,0,0
POWER_DCACHE_WB_BUF_W_CORE_13,0,0
POWER_L2CACHE_WB_BUF_W_CORE_13,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_13,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_13,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_13,0,0
POWER_DCACHE_R_CORE_13,0,0
POWER_L2CACHE_R_CORE_13,0,0
POWER_DCACHE_W_CORE_13,256,256
POWER_L2CACHE_W_CORE_13,0,0
POWER_DCACHE_R_TAG_CORE_13,288,288
POWER_L2CACHE_R_TAG_CORE_13,0,0
POWER_CONST_CACHE_R_CORE_13,0,0
POWER_CONST_CACHE_W_CORE_13,0,0
POWER_CONST_CACHE_R_TAG_CORE_13,0,0
POWER_CONST_CACHE_W_TAG_CORE_13,0,0
POWER_TEXTURE_CACHE_R_CORE_13,0,0
POWER_TEXTURE_CACHE_W_CORE_13,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_13,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_13,0,0
POWER_SHARED_MEM_R_CORE_13,8704,8704
POWER_SHARED_MEM_W_CORE_13,0,0
POWER_SHARED_MEM_R_TAG_CORE_13,8704,8704
POWER_SHARED_MEM_W_TAG_CORE_13,0,0
POWER_BLOCK_STATES_R_CORE_14,25241,25241
POWER_BLOCK_STATES_W_CORE_14,25241,25241
POWER_FETCH_QUEUE_R_CORE_14,15842,15842
POWER_FETCH_QUEUE_W_CORE_14,15842,15842
POWER_INST_QUEUE_R_CORE_14,27080,27080
POWER_INST_QUEUE_W_CORE_14,15842,15842
POWER_BR_PRED_R_CORE_14,130,130
POWER_BR_PRED_W_CORE_14,130,130
POWER_RAS_R_CORE_14,32,32
POWER_RAS_W_CORE_14,0,0
POWER_ICACHE_R_CORE_14,15842,15842
POWER_ICACHE_W_CORE_14,3,3
POWER_ICACHE_R_TAG_CORE_14,15914,15914
POWER_ICACHE_MISS_BUF_R_CORE_14,0,0
POWER_ICACHE_MISS_BUF_W_CORE_14,144,144
POWER_ICACHE_MISS_BUF_R_TAG_CORE_14,72,72
POWER_ICACHE_MISS_BUF_W_TAG_CORE_14,0,0
POWER_ICACHE_TOT_ACC_CORE_14,0,0
POWER_ICACHE_CONF_CORE_14,0,0
POWER_INST_DECODER_R_CORE_14,15842,15842
POWER_INST_DECODER_W_CORE_14,0,0
POWER_MICRO_OP_SEQ_R_CORE_14,0,0
POWER_MICRO_OP_SEQ_W_CORE_14,0,0
POWER_OPERAND_DECODER_R_CORE_14,15842,15842
POWER_OPERAND_DECODER_W_CORE_14,0,0
POWER_UOP_QUEUE_R_CORE_14,27080,27080
POWER_UOP_QUEUE_W_CORE_14,15842,15842
POWER_REG_RENAMING_TABLE_R_CORE_14,0,0
POWER_REG_RENAMING_TABLE_W_CORE_14,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_14,15842,15842
POWER_FREELIST_R_CORE_14,0,0
POWER_FREELIST_W_CORE_14,0,0
POWER_RESERVATION_STATION_R_CORE_14,52634,52634
POWER_RESERVATION_STATION_W_CORE_14,15842,15842
POWER_RESERVATION_STATION_R_TAG_CORE_14,15842,15842
POWER_RESERVATION_STATION_W_TAG_CORE_14,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_14,15842,15842
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_14,15842,15842
POWER_PAYLOAD_RAM_R_CORE_14,15842,15842
POWER_PAYLOAD_RAM_W_CORE_14,15842,15842
POWER_EX_ALU_R_CORE_14,6850,6850
POWER_EX_FPU_R_CORE_14,0,0
POWER_EX_MUL_R_CORE_14,0,0
POWER_EX_SFU_R_CORE_14,0,0
POWER_REORDER_BUF_R_CORE_14,0,0
POWER_REORDER_BUF_W_CORE_14,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_14,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_14,15842,15842
POWER_FP_RENAME_R_CORE_14,0,0
POWER_FP_RENAME_W_CORE_14,0,0
POWER_LOAD_QUEUE_R_CORE_14,0,0
POWER_LOAD_QUEUE_W_CORE_14,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_14,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_14,0,0
POWER_STORE_QUEUE_R_CORE_14,0,0
POWER_STORE_QUEUE_W_CORE_14,0,0
POWER_STORE_QUEUE_R_TAG_CORE_14,0,0
POWER_STORE_QUEUE_W_TAG_CORE_14,0,0
POWER_DATA_TLB_R_CORE_14,0,0
POWER_DATA_TLB_W_CORE_14,0,0
POWER_DATA_TLB_R_TAG_CORE_14,0,0
POWER_DATA_TLB_W_TAG_CORE_14,0,0
POWER_INT_REGFILE_R_CORE_14,22692,22692
POWER_INT_REGFILE_W_CORE_14,15842,15842
POWER_FP_REGFILE_R_CORE_14,0,0
POWER_FP_REGFILE_W_CORE_14,0,0
POWER_GP_REGISTER_R_CORE_14,22692,22692
POWER_GP_REGISTER_W_CORE_14,15842,15842
POWER_FP_REGISTER_R_CORE_14,0,0
POWER_FP_REGISTER_W_CORE_14,0,0
POWER_SEGMENT_REGISTER_R_CORE_14,8992,8992
POWER_SEGMENT_REGISTER_W_CORE_14,8992,8992
POWER_CONTROL_REGISTER_R_CORE_14,0,0
POWER_CONTROL_REGISTER_W_CORE_14,0,0
POWER_FLAG_REGISTER_R_CORE_14,0,0
POWER_FLAG_REGISTER_W_CORE_14,0,0
POWER_EXEC_BYPASS_CORE_14,15842,15842
POWER_LOAD_BYPASS_CORE_14,276,276
POWER_PIPELINE_CORE_14,15842,15842
POWER_DCACHE_MISS_BUF_R_CORE_14,276,276
POWER_DCACHE_MISS_BUF_R_TAG_CORE_14,288,288
POWER_DCACHE_MISS_BUF_W_CORE_14,288,288
POWER_DCACHE_MISS_BUF_W_TAG_CORE_14,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_14,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_14,92,92
POWER_DCACHE_LINEFILL_BUF_W_CORE_14,92,92
POWER_L2CACHE_LINEFILL_BUF_W_CORE_14,92,92
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_14,92,92
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_14,92,92
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_14,92,92
POWER_DCACHE_WB_BUF_R_CORE_14,0,0
POWER_L2CACHE_WB_BUF_R_CORE_14,0,0
POWER_DCACHE_WB_BUF_W_CORE_14,0,0
POWER_L2CACHE_WB_BUF_W_CORE_14,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_14,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_14,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_14,0,0
POWER_DCACHE_R_CORE_14,0,0
POWER_L2CACHE_R_CORE_14,0,0
POWER_DCACHE_W_CORE_14,256,256
POWER_L2CACHE_W_CORE_14,0,0
POWER_DCACHE_R_TAG_CORE_14,288,288
POWER_L2CACHE_R_TAG_CORE_14,0,0
POWER_CONST_CACHE_R_CORE_14,0,0
POWER_CONST_CACHE_W_CORE_14,0,0
POWER_CONST_CACHE_R_TAG_CORE_14,0,0
POWER_CONST_CACHE_W_TAG_CORE_14,0,0
POWER_TEXTURE_CACHE_R_CORE_14,0,0
POWER_TEXTURE_CACHE_W_CORE_14,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_14,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_14,0,0
POWER_SHARED_MEM_R_CORE_14,8704,8704
POWER_SHARED_MEM_W_CORE_14,0,0
POWER_SHARED_MEM_R_TAG_CORE_14,8704,8704
POWER_SHARED_MEM_W_TAG_CORE_14,0,0
POWER_BLOCK_STATES_R_CORE_15,25227,25227
POWER_BLOCK_STATES_W_CORE_15,25227,25227
POWER_FETCH_QUEUE_R_CORE_15,15842,15842
POWER_FETCH_QUEUE_W_CORE_15,15842,15842
POWER_INST_QUEUE_R_CORE_15,27318,27318
POWER_INST_QUEUE_W_CORE_15,15842,15842
POWER_BR_PRED_R_CORE_15,130,130
POWER_BR_PRED_W_CORE_15,130,130
POWER_RAS_R_CORE_15,32,32
POWER_RAS_W_CORE_15,0,0
POWER_ICACHE_R_CORE_15,15842,15842
POWER_ICACHE_W_CORE_15,3,3
POWER_ICACHE_R_TAG_CORE_15,15900,15900
POWER_ICACHE_MISS_BUF_R_CORE_15,0,0
POWER_ICACHE_MISS_BUF_W_CORE_15,116,116
POWER_ICACHE_MISS_BUF_R_TAG_CORE_15,58,58
POWER_ICACHE_MISS_BUF_W_TAG_CORE_15,0,0
POWER_ICACHE_TOT_ACC_CORE_15,0,0
POWER_ICACHE_CONF_CORE_15,0,0
POWER_INST_DECODER_R_CORE_15,15842,15842
POWER_INST_DECODER_W_CORE_15,0,0
POWER_MICRO_OP_SEQ_R_CORE_15,0,0
POWER_MICRO_OP_SEQ_W_CORE_15,0,0
POWER_OPERAND_DECODER_R_CORE_15,15842,15842
POWER_OPERAND_DECODER_W_CORE_15,0,0
POWER_UOP_QUEUE_R_CORE_15,27318,27318
POWER_UOP_QUEUE_W_CORE_15,15842,15842
POWER_REG_RENAMING_TABLE_R_CORE_15,0,0
POWER_REG_RENAMING_TABLE_W_CORE_15,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_15,15842,15842
POWER_FREELIST_R_CORE_15,0,0
POWER_FREELIST_W_CORE_15,0,0
POWER_RESERVATION_STATION_R_CORE_15,53202,53202
POWER_RESERVATION_STATION_W_CORE_15,15842,15842
POWER_RESERVATION_STATION_R_TAG_CORE_15,15842,15842
POWER_RESERVATION_STATION_W_TAG_CORE_15,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_15,15842,15842
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_15,15842,15842
POWER_PAYLOAD_RAM_R_CORE_15,15842,15842
POWER_PAYLOAD_RAM_W_CORE_15,15842,15842
POWER_EX_ALU_R_CORE_15,6850,6850
POWER_EX_FPU_R_CORE_15,0,0
POWER_EX_MUL_R_CORE_15,0,0
POWER_EX_SFU_R_CORE_15,0,0
POWER_REORDER_BUF_R_CORE_15,0,0
POWER_REORDER_BUF_W_CORE_15,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_15,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_15,15842,15842
POWER_FP_RENAME_R_CORE_15,0,0
POWER_FP_RENAME_W_CORE_15,0,0
POWER_LOAD_QUEUE_R_CORE_15,0,0
POWER_LOAD_QUEUE_W_CORE_15,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_15,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_15,0,0
POWER_STORE_QUEUE_R_CORE_15,0,0
POWER_STORE_QUEUE_W_CORE_15,0,0
POWER_STORE_QUEUE_R_TAG_CORE_15,0,0
POWER_STORE_QUEUE_W_TAG_CORE_15,0,0
POWER_DATA_TLB_R_CORE_15,0,0
POWER_DATA_TLB_W_CORE_15,0,0
POWER_DATA_TLB_R_TAG_CORE_15,0,0
POWER_DATA_TLB_W_TAG_CORE_15,0,0
POWER_INT_REGFILE_R_CORE_15,22692,22692
POWER_INT_REGFILE_W_CORE_15,15842,15842
POWER_FP_REGFILE_R_CORE_15,0,0
POWER_FP_REGFILE_W_CORE_15,0,0
POWER_GP_REGISTER_R_CORE_15,22692,22692
POWER_GP_REGISTER_W_CORE_15,15842,15842
POWER_FP_REGISTER_R_CORE_15,0,0
POWER_FP_REGISTER_W_CORE_15,0,0
POWER_SEGMENT_REGISTER_R_CORE_15,8992,8992
POWER_SEGMENT_REGISTER_W_CORE_15,8992,8992
POWER_CONTROL_REGISTER_R_CORE_15,0,0
POWER_CONTROL_REGISTER_W_CORE_15,0,0
POWER_FLAG_REGISTER_R_CORE_15,0,0
POWER_FLAG_REGISTER_W_CORE_15,0,0
POWER_EXEC_BYPASS_CORE_15,15842,15842
POWER_LOAD_BYPASS_CORE_15,165,165
POWER_PIPELINE_CORE_15,15842,15842
POWER_DCACHE_MISS_BUF_R_CORE_15,165,165
POWER_DCACHE_MISS_BUF_R_TAG_CORE_15,288,288
POWER_DCACHE_MISS_BUF_W_CORE_15,288,288
POWER_DCACHE_MISS_BUF_W_TAG_CORE_15,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_15,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_15,55,55
POWER_DCACHE_LINEFILL_BUF_W_CORE_15,55,55
POWER_L2CACHE_LINEFILL_BUF_W_CORE_15,55,55
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_15,55,55
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_15,55,55
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_15,55,55
POWER_DCACHE_WB_BUF_R_CORE_15,0,0
POWER_L2CACHE_WB_BUF_R_CORE_15,0,0
POWER_DCACHE_WB_BUF_W_CORE_15,0,0
POWER_L2CACHE_WB_BUF_W_CORE_15,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_15,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_15,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_15,0,0
POWER_DCACHE_R_CORE_15,0,0
POWER_L2CACHE_R_CORE_15,0,0
POWER_DCACHE_W_CORE_15,256,256
POWER_L2CACHE_W_CORE_15,0,0
POWER_DCACHE_R_TAG_CORE_15,288,288
POWER_L2CACHE_R_TAG_CORE_15,0,0
POWER_CONST_CACHE_R_CORE_15,0,0
POWER_CONST_CACHE_W_CORE_15,0,0
POWER_CONST_CACHE_R_TAG_CORE_15,0,0
POWER_CONST_CACHE_W_TAG_CORE_15,0,0
POWER_TEXTURE_CACHE_R_CORE_15,0,0
POWER_TEXTURE_CACHE_W_CORE_15,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_15,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_15,0,0
POWER_SHARED_MEM_R_CORE_15,8704,8704
POWER_SHARED_MEM_W_CORE_15,0,0
POWER_SHARED_MEM_R_TAG_CORE_15,8704,8704
POWER_SHARED_MEM_W_TAG_CORE_15,0,0
POWER_BLOCK_STATES_R_CORE_16,0,0
POWER_BLOCK_STATES_W_CORE_16,0,0
POWER_FETCH_QUEUE_R_CORE_16,0,0
POWER_FETCH_QUEUE_W_CORE_16,0,0
POWER_INST_QUEUE_R_CORE_16,0,0
POWER_INST_QUEUE_W_CORE_16,0,0
POWER_BR_PRED_R_CORE_16,0,0
POWER_BR_PRED_W_CORE_16,0,0
POWER_RAS_R_CORE_16,0,0
POWER_RAS_W_CORE_16,0,0
POWER_ICACHE_R_CORE_16,0,0
POWER_ICACHE_W_CORE_16,0,0
POWER_ICACHE_R_TAG_CORE_16,0,0
POWER_ICACHE_MISS_BUF_R_CORE_16,0,0
POWER_ICACHE_MISS_BUF_W_CORE_16,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_16,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_16,0,0
POWER_ICACHE_TOT_ACC_CORE_16,0,0
POWER_ICACHE_CONF_CORE_16,0,0
POWER_INST_DECODER_R_CORE_16,0,0
POWER_INST_DECODER_W_CORE_16,0,0
POWER_MICRO_OP_SEQ_R_CORE_16,0,0
POWER_MICRO_OP_SEQ_W_CORE_16,0,0
POWER_OPERAND_DECODER_R_CORE_16,0,0
POWER_OPERAND_DECODER_W_CORE_16,0,0
POWER_UOP_QUEUE_R_CORE_16,0,0
POWER_UOP_QUEUE_W_CORE_16,0,0
POWER_REG_RENAMING_TABLE_R_CORE_16,0,0
POWER_REG_RENAMING_TABLE_W_CORE_16,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_16,0,0
POWER_FREELIST_R_CORE_16,0,0
POWER_FREELIST_W_CORE_16,0,0
POWER_RESERVATION_STATION_R_CORE_16,0,0
POWER_RESERVATION_STATION_W_CORE_16,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_16,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_16,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_16,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_16,0,0
POWER_PAYLOAD_RAM_R_CORE_16,0,0
POWER_PAYLOAD_RAM_W_CORE_16,0,0
POWER_EX_ALU_R_CORE_16,0,0
POWER_EX_FPU_R_CORE_16,0,0
POWER_EX_MUL_R_CORE_16,0,0
POWER_EX_SFU_R_CORE_16,0,0
POWER_REORDER_BUF_R_CORE_16,0,0
POWER_REORDER_BUF_W_CORE_16,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_16,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_16,0,0
POWER_FP_RENAME_R_CORE_16,0,0
POWER_FP_RENAME_W_CORE_16,0,0
POWER_LOAD_QUEUE_R_CORE_16,0,0
POWER_LOAD_QUEUE_W_CORE_16,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_16,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_16,0,0
POWER_STORE_QUEUE_R_CORE_16,0,0
POWER_STORE_QUEUE_W_CORE_16,0,0
POWER_STORE_QUEUE_R_TAG_CORE_16,0,0
POWER_STORE_QUEUE_W_TAG_CORE_16,0,0
POWER_DATA_TLB_R_CORE_16,0,0
POWER_DATA_TLB_W_CORE_16,0,0
POWER_DATA_TLB_R_TAG_CORE_16,0,0
POWER_DATA_TLB_W_TAG_CORE_16,0,0
POWER_INT_REGFILE_R_CORE_16,0,0
POWER_INT_REGFILE_W_CORE_16,0,0
POWER_FP_REGFILE_R_CORE_16,0,0
POWER_FP_REGFILE_W_CORE_16,0,0
POWER_GP_REGISTER_R_CORE_16,0,0
POWER_GP_REGISTER_W_CORE_16,0,0
POWER_FP_REGISTER_R_CORE_16,0,0
POWER_FP_REGISTER_W_CORE_16,0,0
POWER_SEGMENT_REGISTER_R_CORE_16,0,0
POWER_SEGMENT_REGISTER_W_CORE_16,0,0
POWER_CONTROL_REGISTER_R_CORE_16,0,0
POWER_CONTROL_REGISTER_W_CORE_16,0,0
POWER_FLAG_REGISTER_R_CORE_16,0,0
POWER_FLAG_REGISTER_W_CORE_16,0,0
POWER_EXEC_BYPASS_CORE_16,0,0
POWER_LOAD_BYPASS_CORE_16,0,0
POWER_PIPELINE_CORE_16,0,0
POWER_DCACHE_MISS_BUF_R_CORE_16,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_16,0,0
POWER_DCACHE_MISS_BUF_W_CORE_16,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_16,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_16,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_16,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_16,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_16,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_16,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_16,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_16,0,0
POWER_DCACHE_WB_BUF_R_CORE_16,0,0
POWER_L2CACHE_WB_BUF_R_CORE_16,0,0
POWER_DCACHE_WB_BUF_W_CORE_16,0,0
POWER_L2CACHE_WB_BUF_W_CORE_16,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_16,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_16,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_16,0,0
POWER_DCACHE_R_CORE_16,0,0
POWER_L2CACHE_R_CORE_16,0,0
POWER_DCACHE_W_CORE_16,0,0
POWER_L2CACHE_W_CORE_16,0,0
POWER_DCACHE_R_TAG_CORE_16,0,0
POWER_L2CACHE_R_TAG_CORE_16,0,0
POWER_CONST_CACHE_R_CORE_16,0,0
POWER_CONST_CACHE_W_CORE_16,0,0
POWER_CONST_CACHE_R_TAG_CORE_16,0,0
POWER_CONST_CACHE_W_TAG_CORE_16,0,0
POWER_TEXTURE_CACHE_R_CORE_16,0,0
POWER_TEXTURE_CACHE_W_CORE_16,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_16,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_16,0,0
POWER_SHARED_MEM_R_CORE_16,0,0
POWER_SHARED_MEM_W_CORE_16,0,0
POWER_SHARED_MEM_R_TAG_CORE_16,0,0
POWER_SHARED_MEM_W_TAG_CORE_16,0,0
POWER_BLOCK_STATES_R_CORE_17,0,0
POWER_BLOCK_STATES_W_CORE_17,0,0
POWER_FETCH_QUEUE_R_CORE_17,0,0
POWER_FETCH_QUEUE_W_CORE_17,0,0
POWER_INST_QUEUE_R_CORE_17,0,0
POWER_INST_QUEUE_W_CORE_17,0,0
POWER_BR_PRED_R_CORE_17,0,0
POWER_BR_PRED_W_CORE_17,0,0
POWER_RAS_R_CORE_17,0,0
POWER_RAS_W_CORE_17,0,0
POWER_ICACHE_R_CORE_17,0,0
POWER_ICACHE_W_CORE_17,0,0
POWER_ICACHE_R_TAG_CORE_17,0,0
POWER_ICACHE_MISS_BUF_R_CORE_17,0,0
POWER_ICACHE_MISS_BUF_W_CORE_17,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_17,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_17,0,0
POWER_ICACHE_TOT_ACC_CORE_17,0,0
POWER_ICACHE_CONF_CORE_17,0,0
POWER_INST_DECODER_R_CORE_17,0,0
POWER_INST_DECODER_W_CORE_17,0,0
POWER_MICRO_OP_SEQ_R_CORE_17,0,0
POWER_MICRO_OP_SEQ_W_CORE_17,0,0
POWER_OPERAND_DECODER_R_CORE_17,0,0
POWER_OPERAND_DECODER_W_CORE_17,0,0
POWER_UOP_QUEUE_R_CORE_17,0,0
POWER_UOP_QUEUE_W_CORE_17,0,0
POWER_REG_RENAMING_TABLE_R_CORE_17,0,0
POWER_REG_RENAMING_TABLE_W_CORE_17,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_17,0,0
POWER_FREELIST_R_CORE_17,0,0
POWER_FREELIST_W_CORE_17,0,0
POWER_RESERVATION_STATION_R_CORE_17,0,0
POWER_RESERVATION_STATION_W_CORE_17,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_17,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_17,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_17,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_17,0,0
POWER_PAYLOAD_RAM_R_CORE_17,0,0
POWER_PAYLOAD_RAM_W_CORE_17,0,0
POWER_EX_ALU_R_CORE_17,0,0
POWER_EX_FPU_R_CORE_17,0,0
POWER_EX_MUL_R_CORE_17,0,0
POWER_EX_SFU_R_CORE_17,0,0
POWER_REORDER_BUF_R_CORE_17,0,0
POWER_REORDER_BUF_W_CORE_17,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_17,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_17,0,0
POWER_FP_RENAME_R_CORE_17,0,0
POWER_FP_RENAME_W_CORE_17,0,0
POWER_LOAD_QUEUE_R_CORE_17,0,0
POWER_LOAD_QUEUE_W_CORE_17,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_17,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_17,0,0
POWER_STORE_QUEUE_R_CORE_17,0,0
POWER_STORE_QUEUE_W_CORE_17,0,0
POWER_STORE_QUEUE_R_TAG_CORE_17,0,0
POWER_STORE_QUEUE_W_TAG_CORE_17,0,0
POWER_DATA_TLB_R_CORE_17,0,0
POWER_DATA_TLB_W_CORE_17,0,0
POWER_DATA_TLB_R_TAG_CORE_17,0,0
POWER_DATA_TLB_W_TAG_CORE_17,0,0
POWER_INT_REGFILE_R_CORE_17,0,0
POWER_INT_REGFILE_W_CORE_17,0,0
POWER_FP_REGFILE_R_CORE_17,0,0
POWER_FP_REGFILE_W_CORE_17,0,0
POWER_GP_REGISTER_R_CORE_17,0,0
POWER_GP_REGISTER_W_CORE_17,0,0
POWER_FP_REGISTER_R_CORE_17,0,0
POWER_FP_REGISTER_W_CORE_17,0,0
POWER_SEGMENT_REGISTER_R_CORE_17,0,0
POWER_SEGMENT_REGISTER_W_CORE_17,0,0
POWER_CONTROL_REGISTER_R_CORE_17,0,0
POWER_CONTROL_REGISTER_W_CORE_17,0,0
POWER_FLAG_REGISTER_R_CORE_17,0,0
POWER_FLAG_REGISTER_W_CORE_17,0,0
POWER_EXEC_BYPASS_CORE_17,0,0
POWER_LOAD_BYPASS_CORE_17,0,0
POWER_PIPELINE_CORE_17,0,0
POWER_DCACHE_MISS_BUF_R_CORE_17,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_17,0,0
POWER_DCACHE_MISS_BUF_W_CORE_17,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_17,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_17,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_17,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_17,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_17,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_17,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_17,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_17,0,0
POWER_DCACHE_WB_BUF_R_CORE_17,0,0
POWER_L2CACHE_WB_BUF_R_CORE_17,0,0
POWER_DCACHE_WB_BUF_W_CORE_17,0,0
POWER_L2CACHE_WB_BUF_W_CORE_17,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_17,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_17,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_17,0,0
POWER_DCACHE_R_CORE_17,0,0
POWER_L2CACHE_R_CORE_17,0,0
POWER_DCACHE_W_CORE_17,0,0
POWER_L2CACHE_W_CORE_17,0,0
POWER_DCACHE_R_TAG_CORE_17,0,0
POWER_L2CACHE_R_TAG_CORE_17,0,0
POWER_CONST_CACHE_R_CORE_17,0,0
POWER_CONST_CACHE_W_CORE_17,0,0
POWER_CONST_CACHE_R_TAG_CORE_17,0,0
POWER_CONST_CACHE_W_TAG_CORE_17,0,0
POWER_TEXTURE_CACHE_R_CORE_17,0,0
POWER_TEXTURE_CACHE_W_CORE_17,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_17,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_17,0,0
POWER_SHARED_MEM_R_CORE_17,0,0
POWER_SHARED_MEM_W_CORE_17,0,0
POWER_SHARED_MEM_R_TAG_CORE_17,0,0
POWER_SHARED_MEM_W_TAG_CORE_17,0,0
POWER_BLOCK_STATES_R_CORE_18,0,0
POWER_BLOCK_STATES_W_CORE_18,0,0
POWER_FETCH_QUEUE_R_CORE_18,0,0
POWER_FETCH_QUEUE_W_CORE_18,0,0
POWER_INST_QUEUE_R_CORE_18,0,0
POWER_INST_QUEUE_W_CORE_18,0,0
POWER_BR_PRED_R_CORE_18,0,0
POWER_BR_PRED_W_CORE_18,0,0
POWER_RAS_R_CORE_18,0,0
POWER_RAS_W_CORE_18,0,0
POWER_ICACHE_R_CORE_18,0,0
POWER_ICACHE_W_CORE_18,0,0
POWER_ICACHE_R_TAG_CORE_18,0,0
POWER_ICACHE_MISS_BUF_R_CORE_18,0,0
POWER_ICACHE_MISS_BUF_W_CORE_18,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_18,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_18,0,0
POWER_ICACHE_TOT_ACC_CORE_18,0,0
POWER_ICACHE_CONF_CORE_18,0,0
POWER_INST_DECODER_R_CORE_18,0,0
POWER_INST_DECODER_W_CORE_18,0,0
POWER_MICRO_OP_SEQ_R_CORE_18,0,0
POWER_MICRO_OP_SEQ_W_CORE_18,0,0
POWER_OPERAND_DECODER_R_CORE_18,0,0
POWER_OPERAND_DECODER_W_CORE_18,0,0
POWER_UOP_QUEUE_R_CORE_18,0,0
POWER_UOP_QUEUE_W_CORE_18,0,0
POWER_REG_RENAMING_TABLE_R_CORE_18,0,0
POWER_REG_RENAMING_TABLE_W_CORE_18,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_18,0,0
POWER_FREELIST_R_CORE_18,0,0
POWER_FREELIST_W_CORE_18,0,0
POWER_RESERVATION_STATION_R_CORE_18,0,0
POWER_RESERVATION_STATION_W_CORE_18,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_18,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_18,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_18,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_18,0,0
POWER_PAYLOAD_RAM_R_CORE_18,0,0
POWER_PAYLOAD_RAM_W_CORE_18,0,0
POWER_EX_ALU_R_CORE_18,0,0
POWER_EX_FPU_R_CORE_18,0,0
POWER_EX_MUL_R_CORE_18,0,0
POWER_EX_SFU_R_CORE_18,0,0
POWER_REORDER_BUF_R_CORE_18,0,0
POWER_REORDER_BUF_W_CORE_18,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_18,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_18,0,0
POWER_FP_RENAME_R_CORE_18,0,0
POWER_FP_RENAME_W_CORE_18,0,0
POWER_LOAD_QUEUE_R_CORE_18,0,0
POWER_LOAD_QUEUE_W_CORE_18,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_18,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_18,0,0
POWER_STORE_QUEUE_R_CORE_18,0,0
POWER_STORE_QUEUE_W_CORE_18,0,0
POWER_STORE_QUEUE_R_TAG_CORE_18,0,0
POWER_STORE_QUEUE_W_TAG_CORE_18,0,0
POWER_DATA_TLB_R_CORE_18,0,0
POWER_DATA_TLB_W_CORE_18,0,0
POWER_DATA_TLB_R_TAG_CORE_18,0,0
POWER_DATA_TLB_W_TAG_CORE_18,0,0
POWER_INT_REGFILE_R_CORE_18,0,0
POWER_INT_REGFILE_W_CORE_18,0,0
POWER_FP_REGFILE_R_CORE_18,0,0
POWER_FP_REGFILE_W_CORE_18,0,0
POWER_GP_REGISTER_R_CORE_18,0,0
POWER_GP_REGISTER_W_CORE_18,0,0
POWER_FP_REGISTER_R_CORE_18,0,0
POWER_FP_REGISTER_W_CORE_18,0,0
POWER_SEGMENT_REGISTER_R_CORE_18,0,0
POWER_SEGMENT_REGISTER_W_CORE_18,0,0
POWER_CONTROL_REGISTER_R_CORE_18,0,0
POWER_CONTROL_REGISTER_W_CORE_18,0,0
POWER_FLAG_REGISTER_R_CORE_18,0,0
POWER_FLAG_REGISTER_W_CORE_18,0,0
POWER_EXEC_BYPASS_CORE_18,0,0
POWER_LOAD_BYPASS_CORE_18,0,0
POWER_PIPELINE_CORE_18,0,0
POWER_DCACHE_MISS_BUF_R_CORE_18,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_18,0,0
POWER_DCACHE_MISS_BUF_W_CORE_18,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_18,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_18,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_18,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_18,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_18,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_18,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_18,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_18,0,0
POWER_DCACHE_WB_BUF_R_CORE_18,0,0
POWER_L2CACHE_WB_BUF_R_CORE_18,0,0
POWER_DCACHE_WB_BUF_W_CORE_18,0,0
POWER_L2CACHE_WB_BUF_W_CORE_18,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_18,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_18,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_18,0,0
POWER_DCACHE_R_CORE_18,0,0
POWER_L2CACHE_R_CORE_18,0,0
POWER_DCACHE_W_CORE_18,0,0
POWER_L2CACHE_W_CORE_18,0,0
POWER_DCACHE_R_TAG_CORE_18,0,0
POWER_L2CACHE_R_TAG_CORE_18,0,0
POWER_CONST_CACHE_R_CORE_18,0,0
POWER_CONST_CACHE_W_CORE_18,0,0
POWER_CONST_CACHE_R_TAG_CORE_18,0,0
POWER_CONST_CACHE_W_TAG_CORE_18,0,0
POWER_TEXTURE_CACHE_R_CORE_18,0,0
POWER_TEXTURE_CACHE_W_CORE_18,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_18,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_18,0,0
POWER_SHARED_MEM_R_CORE_18,0,0
POWER_SHARED_MEM_W_CORE_18,0,0
POWER_SHARED_MEM_R_TAG_CORE_18,0,0
POWER_SHARED_MEM_W_TAG_CORE_18,0,0
POWER_BLOCK_STATES_R_CORE_19,0,0
POWER_BLOCK_STATES_W_CORE_19,0,0
POWER_FETCH_QUEUE_R_CORE_19,0,0
POWER_FETCH_QUEUE_W_CORE_19,0,0
POWER_INST_QUEUE_R_CORE_19,0,0
POWER_INST_QUEUE_W_CORE_19,0,0
POWER_BR_PRED_R_CORE_19,0,0
POWER_BR_PRED_W_CORE_19,0,0
POWER_RAS_R_CORE_19,0,0
POWER_RAS_W_CORE_19,0,0
POWER_ICACHE_R_CORE_19,0,0
POWER_ICACHE_W_CORE_19,0,0
POWER_ICACHE_R_TAG_CORE_19,0,0
POWER_ICACHE_MISS_BUF_R_CORE_19,0,0
POWER_ICACHE_MISS_BUF_W_CORE_19,0,0
POWER_ICACHE_MISS_BUF_R_TAG_CORE_19,0,0
POWER_ICACHE_MISS_BUF_W_TAG_CORE_19,0,0
POWER_ICACHE_TOT_ACC_CORE_19,0,0
POWER_ICACHE_CONF_CORE_19,0,0
POWER_INST_DECODER_R_CORE_19,0,0
POWER_INST_DECODER_W_CORE_19,0,0
POWER_MICRO_OP_SEQ_R_CORE_19,0,0
POWER_MICRO_OP_SEQ_W_CORE_19,0,0
POWER_OPERAND_DECODER_R_CORE_19,0,0
POWER_OPERAND_DECODER_W_CORE_19,0,0
POWER_UOP_QUEUE_R_CORE_19,0,0
POWER_UOP_QUEUE_W_CORE_19,0,0
POWER_REG_RENAMING_TABLE_R_CORE_19,0,0
POWER_REG_RENAMING_TABLE_W_CORE_19,0,0
POWER_DEP_CHECK_LOGIC_R_CORE_19,0,0
POWER_FREELIST_R_CORE_19,0,0
POWER_FREELIST_W_CORE_19,0,0
POWER_RESERVATION_STATION_R_CORE_19,0,0
POWER_RESERVATION_STATION_W_CORE_19,0,0
POWER_RESERVATION_STATION_R_TAG_CORE_19,0,0
POWER_RESERVATION_STATION_W_TAG_CORE_19,0,0
POWER_INST_ISSUE_SEL_LOGIC_R_CORE_19,0,0
POWER_INST_ISSUE_SEL_LOGIC_W_CORE_19,0,0
POWER_PAYLOAD_RAM_R_CORE_19,0,0
POWER_PAYLOAD_RAM_W_CORE_19,0,0
POWER_EX_ALU_R_CORE_19,0,0
POWER_EX_FPU_R_CORE_19,0,0
POWER_EX_MUL_R_CORE_19,0,0
POWER_EX_SFU_R_CORE_19,0,0
POWER_REORDER_BUF_R_CORE_19,0,0
POWER_REORDER_BUF_W_CORE_19,0,0
POWER_INST_COMMIT_SEL_LOGIC_R_CORE_19,0,0
POWER_INST_COMMIT_SEL_LOGIC_W_CORE_19,0,0
POWER_FP_RENAME_R_CORE_19,0,0
POWER_FP_RENAME_W_CORE_19,0,0
POWER_LOAD_QUEUE_R_CORE_19,0,0
POWER_LOAD_QUEUE_W_CORE_19,0,0
POWER_LOAD_QUEUE_R_TAG_CORE_19,0,0
POWER_LOAD_QUEUE_W_TAG_CORE_19,0,0
POWER_STORE_QUEUE_R_CORE_19,0,0
POWER_STORE_QUEUE_W_CORE_19,0,0
POWER_STORE_QUEUE_R_TAG_CORE_19,0,0
POWER_STORE_QUEUE_W_TAG_CORE_19,0,0
POWER_DATA_TLB_R_CORE_19,0,0
POWER_DATA_TLB_W_CORE_19,0,0
POWER_DATA_TLB_R_TAG_CORE_19,0,0
POWER_DATA_TLB_W_TAG_CORE_19,0,0
POWER_INT_REGFILE_R_CORE_19,0,0
POWER_INT_REGFILE_W_CORE_19,0,0
POWER_FP_REGFILE_R_CORE_19,0,0
POWER_FP_REGFILE_W_CORE_19,0,0
POWER_GP_REGISTER_R_CORE_19,0,0
POWER_GP_REGISTER_W_CORE_19,0,0
POWER_FP_REGISTER_R_CORE_19,0,0
POWER_FP_REGISTER_W_CORE_19,0,0
POWER_SEGMENT_REGISTER_R_CORE_19,0,0
POWER_SEGMENT_REGISTER_W_CORE_19,0,0
POWER_CONTROL_REGISTER_R_CORE_19,0,0
POWER_CONTROL_REGISTER_W_CORE_19,0,0
POWER_FLAG_REGISTER_R_CORE_19,0,0
POWER_FLAG_REGISTER_W_CORE_19,0,0
POWER_EXEC_BYPASS_CORE_19,0,0
POWER_LOAD_BYPASS_CORE_19,0,0
POWER_PIPELINE_CORE_19,0,0
POWER_DCACHE_MISS_BUF_R_CORE_19,0,0
POWER_DCACHE_MISS_BUF_R_TAG_CORE_19,0,0
POWER_DCACHE_MISS_BUF_W_CORE_19,0,0
POWER_DCACHE_MISS_BUF_W_TAG_CORE_19,0,0
POWER_DCACHE_LINEFILL_BUF_R_CORE_19,0,0
POWER_L2CACHE_LINEFILL_BUF_R_CORE_19,0,0
POWER_DCACHE_LINEFILL_BUF_W_CORE_19,0,0
POWER_L2CACHE_LINEFILL_BUF_W_CORE_19,0,0
POWER_DCACHE_LINEFILL_BUF_R_TAG_CORE_19,0,0
POWER_L2CACHE_LINEFILL_BUF_R_TAG_CORE_19,0,0
POWER_DCACHE_LINEFILL_BUF_W_TAG_CORE_19,0,0
POWER_DCACHE_WB_BUF_R_CORE_19,0,0
POWER_L2CACHE_WB_BUF_R_CORE_19,0,0
POWER_DCACHE_WB_BUF_W_CORE_19,0,0
POWER_L2CACHE_WB_BUF_W_CORE_19,0,0
POWER_DCACHE_WB_BUF_R_TAG_CORE_19,0,0
POWER_L2CACHE_WB_BUF_R_TAG_CORE_19,0,0
POWER_DCACHE_WB_BUF_W_TAG_CORE_19,0,0
POWER_DCACHE_R_CORE_19,0,0
POWER_L2CACHE_R_CORE_19,0,0
POWER_DCACHE_W_CORE_19,0,0
POWER_L2CACHE_W_CORE_19,0,0
POWER_DCACHE_R_TAG_CORE_19,0,0
POWER_L2CACHE_R_TAG_CORE_19,0,0
POWER_CONST_CACHE_R_CORE_19,0,0
POWER_CONST_CACHE_W_CORE_19,0,0
POWER_CONST_CACHE_R_TAG_CORE_19,0,0
POWER_CONST_CACHE_W_TAG_CORE_19,0,0
POWER_TEXTURE_CACHE_R_CORE_19,0,0
POWER_TEXTURE_CACHE_W_CORE_19,0,0
POWER_TEXTURE_CACHE_R_TAG_CORE_19,0,0
POWER_TEXTURE_CACHE_W_TAG_CORE_19,0,0
POWER_SHARED_MEM_R_CORE_19,0,0
POWER_SHARED_MEM_W_CORE_19,0,0
POWER_SHARED_MEM_R_TAG_CORE_19,0,0
POWER_SHARED_MEM_W_TAG_CORE_19,0,0
