 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: frequency_                          Date: 12-24-2021,  2:22AM
Device Used: XC9536XL-10-PC44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
9  /36  ( 25%) 26  /180  ( 14%) 23 /108 ( 21%)   8  /36  ( 22%) 6  /34  ( 18%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1           1/18       11/54       14/90       1/17
FB2           8/18       12/54       12/90       5/17
             -----       -----       -----      -----    
              9/36       23/108      26/180      6/34 

* - Resource is exhausted

** Global Control Resources **

Signal 'clk' mapped onto global clock net GCK1.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    4           4    |  I/O              :     5      28
Output        :    1           1    |  GCK/IO           :     1       3
Bidirectional :    0           0    |  GTS/IO           :     0       2
GCK           :    1           1    |  GSR/IO           :     0       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total      6           6

** Power Data **

There are 9 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'frequency_.ise'.
*************************  Summary of Mapped Logic  ************************

** 1 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
led                 2     3     FB2_4   43~  I/O     O       STD  FAST 

** 8 Buried Nodes **

Signal              Total Total Loc     Pwr  Reg Init
Name                Pts   Inps          Mode State
newclk              14    11    FB1_17  STD  RESET
count<2>            1     2     FB2_12  STD  RESET
count<1>            1     1     FB2_13  STD  RESET
count<0>            0     0     FB2_14  STD  RESET
def                 2     5     FB2_15  STD  SET
bool4               2     5     FB2_16  STD  RESET
bool3               2     5     FB2_17  STD  RESET
bool2               2     5     FB2_18  STD  RESET

** 5 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
clk                 FB1_3   5~   GCK/I/O GCK/I
swbtn_1             FB2_11  34~  I/O     I
swbtn_2             FB2_12  33~  I/O     I
swbtn_3             FB2_15  27~  I/O     I
swbtn_4             FB2_16  26~  I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               11/43
Number of signals used by logic mapping into function block:  11
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1   2     I/O     
(unused)              0       0     0   5     FB1_2   3     I/O     
(unused)              0       0     0   5     FB1_3   5     GCK/I/O GCK/I
(unused)              0       0     0   5     FB1_4   4     I/O     
(unused)              0       0     0   5     FB1_5   6     GCK/I/O 
(unused)              0       0     0   5     FB1_6   8     I/O     
(unused)              0       0     0   5     FB1_7   7     GCK/I/O 
(unused)              0       0     0   5     FB1_8   9     I/O     
(unused)              0       0     0   5     FB1_9   11    I/O     
(unused)              0       0     0   5     FB1_10  12    I/O     
(unused)              0       0     0   5     FB1_11  13    I/O     
(unused)              0       0     0   5     FB1_12  14    I/O     
(unused)              0       0     0   5     FB1_13  18    I/O     
(unused)              0       0     0   5     FB1_14  19    I/O     
(unused)              0       0     0   5     FB1_15  20    I/O     
(unused)              0       0   \/4   1     FB1_16  22    I/O     (b)
newclk               14       9<-   0   0     FB1_17  24    I/O     (b)
(unused)              0       0   /\5   0     FB1_18        (b)     (b)

Signals Used by Logic in Function Block
  1: bool2              5: count<1>           9: swbtn_2 
  2: bool3              6: count<2>          10: swbtn_3 
  3: bool4              7: newclk            11: swbtn_4 
  4: count<0>           8: swbtn_1          

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
newclk               XXXXXXXXXXX............................. 11
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               12/42
Number of signals used by logic mapping into function block:  12
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB2_1   1     I/O     
(unused)              0       0     0   5     FB2_2   44    I/O     
(unused)              0       0     0   5     FB2_3   42    GTS/I/O 
led                   2       0     0   3     FB2_4   43~   I/O     O
(unused)              0       0     0   5     FB2_5   40    GTS/I/O 
(unused)              0       0     0   5     FB2_6   39    GSR/I/O 
(unused)              0       0     0   5     FB2_7   38    I/O     
(unused)              0       0     0   5     FB2_8   37    I/O     
(unused)              0       0     0   5     FB2_9   36    I/O     
(unused)              0       0     0   5     FB2_10  35    I/O     
(unused)              0       0     0   5     FB2_11  34    I/O     I
count<2>              1       0     0   4     FB2_12  33    I/O     I
count<1>              1       0     0   4     FB2_13  29    I/O     (b)
count<0>              0       0     0   5     FB2_14  28    I/O     (b)
def                   2       0     0   3     FB2_15  27    I/O     I
bool4                 2       0     0   3     FB2_16  26    I/O     I
bool3                 2       0     0   3     FB2_17  25    I/O     (b)
bool2                 2       0     0   3     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: bool2              5: count<0>           9: swbtn_1 
  2: bool3              6: count<1>          10: swbtn_2 
  3: bool4              7: def               11: swbtn_3 
  4: clk                8: newclk            12: swbtn_4 

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
led                  ...X..XX................................ 3
count<2>             ....XX.................................. 2
count<1>             ....X................................... 1
count<0>             ........................................ 0
def                  ......X.XXXX............................ 5
bool4                ..X.....XXXX............................ 5
bool3                .X......XXXX............................ 5
bool2                X.......XXXX............................ 5
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********





FDCPE_bool2: FDCPE port map (bool2,bool2_D,clk,'0','0');
bool2_D <= ((NOT swbtn_3 AND swbtn_2 AND NOT swbtn_4)
	OR (NOT swbtn_3 AND NOT swbtn_1 AND NOT swbtn_4 AND bool2));

FDCPE_bool3: FDCPE port map (bool3,bool3_D,clk,'0','0');
bool3_D <= ((swbtn_3 AND NOT swbtn_4)
	OR (NOT swbtn_2 AND NOT swbtn_1 AND NOT swbtn_4 AND bool3));

FDCPE_bool4: FDCPE port map (bool4,bool4_D,clk,'0','0');
bool4_D <= ((swbtn_4)
	OR (NOT swbtn_3 AND NOT swbtn_2 AND NOT swbtn_1 AND bool4));

FTCPE_count0: FTCPE port map (count(0),'1',clk,'0','0');

FTCPE_count1: FTCPE port map (count(1),count(0),clk,'0','0');

FTCPE_count2: FTCPE port map (count(2),count_T(2),clk,'0','0');
count_T(2) <= (count(0) AND count(1));

FDCPE_def: FDCPE port map (def,def_D,clk,'0','0');
def_D <= ((NOT swbtn_3 AND NOT swbtn_2 AND swbtn_1 AND NOT swbtn_4)
	OR (NOT swbtn_3 AND NOT swbtn_2 AND def AND NOT swbtn_4));


led <= ((clk AND def)
	OR (NOT def AND newclk));

FDCPE_newclk: FDCPE port map (newclk,newclk_D,clk,'0','0');
newclk_D <= ((swbtn_3 AND NOT swbtn_4 AND count(0) AND NOT count(1))
	OR (swbtn_3 AND NOT swbtn_4 AND NOT count(0) AND count(1))
	OR (swbtn_4 AND count(0) AND count(1) AND NOT count(2))
	OR (NOT swbtn_3 AND NOT swbtn_2 AND swbtn_1 AND NOT swbtn_4 AND newclk)
	OR (NOT swbtn_1 AND NOT swbtn_4 AND NOT count(0) AND count(1) AND 
	bool3 AND NOT bool4)
	OR (NOT swbtn_3 AND NOT swbtn_2 AND NOT swbtn_1 AND count(0) AND 
	count(1) AND bool4 AND NOT count(2))
	OR (NOT swbtn_3 AND NOT swbtn_2 AND NOT swbtn_4 AND newclk AND NOT bool2 AND 
	NOT bool3 AND NOT bool4)
	OR (NOT swbtn_3 AND NOT swbtn_1 AND NOT swbtn_4 AND NOT count(0) AND bool2 AND 
	NOT bool3 AND NOT bool4)
	OR (NOT swbtn_2 AND NOT swbtn_1 AND NOT swbtn_4 AND count(0) AND 
	NOT count(1) AND bool3 AND NOT bool4)
	OR (swbtn_4 AND NOT count(0) AND count(2))
	OR (swbtn_4 AND NOT count(1) AND count(2))
	OR (NOT swbtn_3 AND swbtn_2 AND NOT swbtn_4 AND NOT count(0))
	OR (NOT swbtn_1 AND NOT count(0) AND count(1) AND bool4 AND 
	count(2))
	OR (NOT swbtn_3 AND NOT swbtn_2 AND NOT swbtn_1 AND NOT count(1) AND bool4 AND 
	count(2)));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9536XL-10-PC44


   --------------------------------  
  /6  5  4  3  2  1  44 43 42 41 40 \
 | 7                             39 | 
 | 8                             38 | 
 | 9                             37 | 
 | 10                            36 | 
 | 11       XC9536XL-10-PC44     35 | 
 | 12                            34 | 
 | 13                            33 | 
 | 14                            32 | 
 | 15                            31 | 
 | 16                            30 | 
 | 17                            29 | 
 \ 18 19 20 21 22 23 24 25 26 27 28 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 KPR                              23 GND                           
  2 KPR                              24 KPR                           
  3 KPR                              25 KPR                           
  4 KPR                              26 swbtn_4                       
  5 clk                              27 swbtn_3                       
  6 KPR                              28 KPR                           
  7 KPR                              29 KPR                           
  8 KPR                              30 TDO                           
  9 KPR                              31 GND                           
 10 GND                              32 VCC                           
 11 KPR                              33 swbtn_2                       
 12 KPR                              34 swbtn_1                       
 13 KPR                              35 KPR                           
 14 KPR                              36 KPR                           
 15 TDI                              37 KPR                           
 16 TMS                              38 KPR                           
 17 TCK                              39 KPR                           
 18 KPR                              40 KPR                           
 19 KPR                              41 VCC                           
 20 KPR                              42 KPR                           
 21 VCC                              43 led                           
 22 KPR                              44 KPR                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9536xl-10-PC44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
