
SRAP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007184  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000444  08007358  08007358  00017358  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800779c  0800779c  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800779c  0800779c  0001779c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080077a4  080077a4  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080077a4  080077a4  000177a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080077a8  080077a8  000177a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  080077ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000370  200001dc  08007988  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000054c  08007988  0002054c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c0ef  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f69  00000000  00000000  0002c2fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009c0  00000000  00000000  0002e268  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000008f8  00000000  00000000  0002ec28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022509  00000000  00000000  0002f520  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cddd  00000000  00000000  00051a29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d6907  00000000  00000000  0005e806  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0013510d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000038fc  00000000  00000000  00135160  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001dc 	.word	0x200001dc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800733c 	.word	0x0800733c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e0 	.word	0x200001e0
 800020c:	0800733c 	.word	0x0800733c

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b974 	b.w	8000ee8 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	4604      	mov	r4, r0
 8000c20:	468e      	mov	lr, r1
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d14d      	bne.n	8000cc2 <__udivmoddi4+0xaa>
 8000c26:	428a      	cmp	r2, r1
 8000c28:	4694      	mov	ip, r2
 8000c2a:	d969      	bls.n	8000d00 <__udivmoddi4+0xe8>
 8000c2c:	fab2 f282 	clz	r2, r2
 8000c30:	b152      	cbz	r2, 8000c48 <__udivmoddi4+0x30>
 8000c32:	fa01 f302 	lsl.w	r3, r1, r2
 8000c36:	f1c2 0120 	rsb	r1, r2, #32
 8000c3a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c3e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c42:	ea41 0e03 	orr.w	lr, r1, r3
 8000c46:	4094      	lsls	r4, r2
 8000c48:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c4c:	0c21      	lsrs	r1, r4, #16
 8000c4e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c52:	fa1f f78c 	uxth.w	r7, ip
 8000c56:	fb08 e316 	mls	r3, r8, r6, lr
 8000c5a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c5e:	fb06 f107 	mul.w	r1, r6, r7
 8000c62:	4299      	cmp	r1, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x64>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c6e:	f080 811f 	bcs.w	8000eb0 <__udivmoddi4+0x298>
 8000c72:	4299      	cmp	r1, r3
 8000c74:	f240 811c 	bls.w	8000eb0 <__udivmoddi4+0x298>
 8000c78:	3e02      	subs	r6, #2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	1a5b      	subs	r3, r3, r1
 8000c7e:	b2a4      	uxth	r4, r4
 8000c80:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c84:	fb08 3310 	mls	r3, r8, r0, r3
 8000c88:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c8c:	fb00 f707 	mul.w	r7, r0, r7
 8000c90:	42a7      	cmp	r7, r4
 8000c92:	d90a      	bls.n	8000caa <__udivmoddi4+0x92>
 8000c94:	eb1c 0404 	adds.w	r4, ip, r4
 8000c98:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c9c:	f080 810a 	bcs.w	8000eb4 <__udivmoddi4+0x29c>
 8000ca0:	42a7      	cmp	r7, r4
 8000ca2:	f240 8107 	bls.w	8000eb4 <__udivmoddi4+0x29c>
 8000ca6:	4464      	add	r4, ip
 8000ca8:	3802      	subs	r0, #2
 8000caa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cae:	1be4      	subs	r4, r4, r7
 8000cb0:	2600      	movs	r6, #0
 8000cb2:	b11d      	cbz	r5, 8000cbc <__udivmoddi4+0xa4>
 8000cb4:	40d4      	lsrs	r4, r2
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	e9c5 4300 	strd	r4, r3, [r5]
 8000cbc:	4631      	mov	r1, r6
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0xc2>
 8000cc6:	2d00      	cmp	r5, #0
 8000cc8:	f000 80ef 	beq.w	8000eaa <__udivmoddi4+0x292>
 8000ccc:	2600      	movs	r6, #0
 8000cce:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd2:	4630      	mov	r0, r6
 8000cd4:	4631      	mov	r1, r6
 8000cd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cda:	fab3 f683 	clz	r6, r3
 8000cde:	2e00      	cmp	r6, #0
 8000ce0:	d14a      	bne.n	8000d78 <__udivmoddi4+0x160>
 8000ce2:	428b      	cmp	r3, r1
 8000ce4:	d302      	bcc.n	8000cec <__udivmoddi4+0xd4>
 8000ce6:	4282      	cmp	r2, r0
 8000ce8:	f200 80f9 	bhi.w	8000ede <__udivmoddi4+0x2c6>
 8000cec:	1a84      	subs	r4, r0, r2
 8000cee:	eb61 0303 	sbc.w	r3, r1, r3
 8000cf2:	2001      	movs	r0, #1
 8000cf4:	469e      	mov	lr, r3
 8000cf6:	2d00      	cmp	r5, #0
 8000cf8:	d0e0      	beq.n	8000cbc <__udivmoddi4+0xa4>
 8000cfa:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cfe:	e7dd      	b.n	8000cbc <__udivmoddi4+0xa4>
 8000d00:	b902      	cbnz	r2, 8000d04 <__udivmoddi4+0xec>
 8000d02:	deff      	udf	#255	; 0xff
 8000d04:	fab2 f282 	clz	r2, r2
 8000d08:	2a00      	cmp	r2, #0
 8000d0a:	f040 8092 	bne.w	8000e32 <__udivmoddi4+0x21a>
 8000d0e:	eba1 010c 	sub.w	r1, r1, ip
 8000d12:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d16:	fa1f fe8c 	uxth.w	lr, ip
 8000d1a:	2601      	movs	r6, #1
 8000d1c:	0c20      	lsrs	r0, r4, #16
 8000d1e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d22:	fb07 1113 	mls	r1, r7, r3, r1
 8000d26:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d2a:	fb0e f003 	mul.w	r0, lr, r3
 8000d2e:	4288      	cmp	r0, r1
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0x12c>
 8000d32:	eb1c 0101 	adds.w	r1, ip, r1
 8000d36:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d3a:	d202      	bcs.n	8000d42 <__udivmoddi4+0x12a>
 8000d3c:	4288      	cmp	r0, r1
 8000d3e:	f200 80cb 	bhi.w	8000ed8 <__udivmoddi4+0x2c0>
 8000d42:	4643      	mov	r3, r8
 8000d44:	1a09      	subs	r1, r1, r0
 8000d46:	b2a4      	uxth	r4, r4
 8000d48:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d4c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d50:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d54:	fb0e fe00 	mul.w	lr, lr, r0
 8000d58:	45a6      	cmp	lr, r4
 8000d5a:	d908      	bls.n	8000d6e <__udivmoddi4+0x156>
 8000d5c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d60:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d64:	d202      	bcs.n	8000d6c <__udivmoddi4+0x154>
 8000d66:	45a6      	cmp	lr, r4
 8000d68:	f200 80bb 	bhi.w	8000ee2 <__udivmoddi4+0x2ca>
 8000d6c:	4608      	mov	r0, r1
 8000d6e:	eba4 040e 	sub.w	r4, r4, lr
 8000d72:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d76:	e79c      	b.n	8000cb2 <__udivmoddi4+0x9a>
 8000d78:	f1c6 0720 	rsb	r7, r6, #32
 8000d7c:	40b3      	lsls	r3, r6
 8000d7e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d82:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d86:	fa20 f407 	lsr.w	r4, r0, r7
 8000d8a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d8e:	431c      	orrs	r4, r3
 8000d90:	40f9      	lsrs	r1, r7
 8000d92:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d96:	fa00 f306 	lsl.w	r3, r0, r6
 8000d9a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d9e:	0c20      	lsrs	r0, r4, #16
 8000da0:	fa1f fe8c 	uxth.w	lr, ip
 8000da4:	fb09 1118 	mls	r1, r9, r8, r1
 8000da8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dac:	fb08 f00e 	mul.w	r0, r8, lr
 8000db0:	4288      	cmp	r0, r1
 8000db2:	fa02 f206 	lsl.w	r2, r2, r6
 8000db6:	d90b      	bls.n	8000dd0 <__udivmoddi4+0x1b8>
 8000db8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dbc:	f108 3aff 	add.w	sl, r8, #4294967295
 8000dc0:	f080 8088 	bcs.w	8000ed4 <__udivmoddi4+0x2bc>
 8000dc4:	4288      	cmp	r0, r1
 8000dc6:	f240 8085 	bls.w	8000ed4 <__udivmoddi4+0x2bc>
 8000dca:	f1a8 0802 	sub.w	r8, r8, #2
 8000dce:	4461      	add	r1, ip
 8000dd0:	1a09      	subs	r1, r1, r0
 8000dd2:	b2a4      	uxth	r4, r4
 8000dd4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000dd8:	fb09 1110 	mls	r1, r9, r0, r1
 8000ddc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000de0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000de4:	458e      	cmp	lr, r1
 8000de6:	d908      	bls.n	8000dfa <__udivmoddi4+0x1e2>
 8000de8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dec:	f100 34ff 	add.w	r4, r0, #4294967295
 8000df0:	d26c      	bcs.n	8000ecc <__udivmoddi4+0x2b4>
 8000df2:	458e      	cmp	lr, r1
 8000df4:	d96a      	bls.n	8000ecc <__udivmoddi4+0x2b4>
 8000df6:	3802      	subs	r0, #2
 8000df8:	4461      	add	r1, ip
 8000dfa:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dfe:	fba0 9402 	umull	r9, r4, r0, r2
 8000e02:	eba1 010e 	sub.w	r1, r1, lr
 8000e06:	42a1      	cmp	r1, r4
 8000e08:	46c8      	mov	r8, r9
 8000e0a:	46a6      	mov	lr, r4
 8000e0c:	d356      	bcc.n	8000ebc <__udivmoddi4+0x2a4>
 8000e0e:	d053      	beq.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e10:	b15d      	cbz	r5, 8000e2a <__udivmoddi4+0x212>
 8000e12:	ebb3 0208 	subs.w	r2, r3, r8
 8000e16:	eb61 010e 	sbc.w	r1, r1, lr
 8000e1a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e1e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e22:	40f1      	lsrs	r1, r6
 8000e24:	431f      	orrs	r7, r3
 8000e26:	e9c5 7100 	strd	r7, r1, [r5]
 8000e2a:	2600      	movs	r6, #0
 8000e2c:	4631      	mov	r1, r6
 8000e2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e32:	f1c2 0320 	rsb	r3, r2, #32
 8000e36:	40d8      	lsrs	r0, r3
 8000e38:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e3c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e40:	4091      	lsls	r1, r2
 8000e42:	4301      	orrs	r1, r0
 8000e44:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e48:	fa1f fe8c 	uxth.w	lr, ip
 8000e4c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e50:	fb07 3610 	mls	r6, r7, r0, r3
 8000e54:	0c0b      	lsrs	r3, r1, #16
 8000e56:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e5a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e5e:	429e      	cmp	r6, r3
 8000e60:	fa04 f402 	lsl.w	r4, r4, r2
 8000e64:	d908      	bls.n	8000e78 <__udivmoddi4+0x260>
 8000e66:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e6e:	d22f      	bcs.n	8000ed0 <__udivmoddi4+0x2b8>
 8000e70:	429e      	cmp	r6, r3
 8000e72:	d92d      	bls.n	8000ed0 <__udivmoddi4+0x2b8>
 8000e74:	3802      	subs	r0, #2
 8000e76:	4463      	add	r3, ip
 8000e78:	1b9b      	subs	r3, r3, r6
 8000e7a:	b289      	uxth	r1, r1
 8000e7c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e80:	fb07 3316 	mls	r3, r7, r6, r3
 8000e84:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e88:	fb06 f30e 	mul.w	r3, r6, lr
 8000e8c:	428b      	cmp	r3, r1
 8000e8e:	d908      	bls.n	8000ea2 <__udivmoddi4+0x28a>
 8000e90:	eb1c 0101 	adds.w	r1, ip, r1
 8000e94:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e98:	d216      	bcs.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e9a:	428b      	cmp	r3, r1
 8000e9c:	d914      	bls.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e9e:	3e02      	subs	r6, #2
 8000ea0:	4461      	add	r1, ip
 8000ea2:	1ac9      	subs	r1, r1, r3
 8000ea4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ea8:	e738      	b.n	8000d1c <__udivmoddi4+0x104>
 8000eaa:	462e      	mov	r6, r5
 8000eac:	4628      	mov	r0, r5
 8000eae:	e705      	b.n	8000cbc <__udivmoddi4+0xa4>
 8000eb0:	4606      	mov	r6, r0
 8000eb2:	e6e3      	b.n	8000c7c <__udivmoddi4+0x64>
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	e6f8      	b.n	8000caa <__udivmoddi4+0x92>
 8000eb8:	454b      	cmp	r3, r9
 8000eba:	d2a9      	bcs.n	8000e10 <__udivmoddi4+0x1f8>
 8000ebc:	ebb9 0802 	subs.w	r8, r9, r2
 8000ec0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ec4:	3801      	subs	r0, #1
 8000ec6:	e7a3      	b.n	8000e10 <__udivmoddi4+0x1f8>
 8000ec8:	4646      	mov	r6, r8
 8000eca:	e7ea      	b.n	8000ea2 <__udivmoddi4+0x28a>
 8000ecc:	4620      	mov	r0, r4
 8000ece:	e794      	b.n	8000dfa <__udivmoddi4+0x1e2>
 8000ed0:	4640      	mov	r0, r8
 8000ed2:	e7d1      	b.n	8000e78 <__udivmoddi4+0x260>
 8000ed4:	46d0      	mov	r8, sl
 8000ed6:	e77b      	b.n	8000dd0 <__udivmoddi4+0x1b8>
 8000ed8:	3b02      	subs	r3, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	e732      	b.n	8000d44 <__udivmoddi4+0x12c>
 8000ede:	4630      	mov	r0, r6
 8000ee0:	e709      	b.n	8000cf6 <__udivmoddi4+0xde>
 8000ee2:	4464      	add	r4, ip
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	e742      	b.n	8000d6e <__udivmoddi4+0x156>

08000ee8 <__aeabi_idiv0>:
 8000ee8:	4770      	bx	lr
 8000eea:	bf00      	nop

08000eec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ef0:	f000 febc 	bl	8001c6c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ef4:	f000 f830 	bl	8000f58 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ef8:	f000 f96a 	bl	80011d0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000efc:	f000 f93e 	bl	800117c <MX_USART2_UART_Init>
  MX_ADC2_Init();
 8000f00:	f000 f8ea 	bl	80010d8 <MX_ADC2_Init>
  MX_ADC1_Init();
 8000f04:	f000 f896 	bl	8001034 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  HAL_ADC_Start_IT(&hadc2);
 8000f08:	480d      	ldr	r0, [pc, #52]	; (8000f40 <main+0x54>)
 8000f0a:	f001 f837 	bl	8001f7c <HAL_ADC_Start_IT>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adc_buf, ADC_BUF_LEN);
 8000f0e:	22ff      	movs	r2, #255	; 0xff
 8000f10:	490c      	ldr	r1, [pc, #48]	; (8000f44 <main+0x58>)
 8000f12:	480d      	ldr	r0, [pc, #52]	; (8000f48 <main+0x5c>)
 8000f14:	f001 fa20 	bl	8002358 <HAL_ADC_Start_DMA>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	sprintf(msg, "%d\r\n", analog_value);
 8000f18:	4b0c      	ldr	r3, [pc, #48]	; (8000f4c <main+0x60>)
 8000f1a:	881b      	ldrh	r3, [r3, #0]
 8000f1c:	461a      	mov	r2, r3
 8000f1e:	490c      	ldr	r1, [pc, #48]	; (8000f50 <main+0x64>)
 8000f20:	480c      	ldr	r0, [pc, #48]	; (8000f54 <main+0x68>)
 8000f22:	f003 ff9f 	bl	8004e64 <siprintf>
	console_log(msg);
 8000f26:	480b      	ldr	r0, [pc, #44]	; (8000f54 <main+0x68>)
 8000f28:	f000 fb46 	bl	80015b8 <console_log>

	light_pin(analog_value, TRESHOLD);
 8000f2c:	4b07      	ldr	r3, [pc, #28]	; (8000f4c <main+0x60>)
 8000f2e:	881b      	ldrh	r3, [r3, #0]
 8000f30:	216e      	movs	r1, #110	; 0x6e
 8000f32:	4618      	mov	r0, r3
 8000f34:	f000 fb56 	bl	80015e4 <light_pin>

	HAL_ADC_Start(&hadc2);
 8000f38:	4801      	ldr	r0, [pc, #4]	; (8000f40 <main+0x54>)
 8000f3a:	f000 ff4d 	bl	8001dd8 <HAL_ADC_Start>
	sprintf(msg, "%d\r\n", analog_value);
 8000f3e:	e7eb      	b.n	8000f18 <main+0x2c>
 8000f40:	20000240 	.word	0x20000240
 8000f44:	20000334 	.word	0x20000334
 8000f48:	200001f8 	.word	0x200001f8
 8000f4c:	20000330 	.word	0x20000330
 8000f50:	08007358 	.word	0x08007358
 8000f54:	200002cc 	.word	0x200002cc

08000f58 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b094      	sub	sp, #80	; 0x50
 8000f5c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f5e:	f107 031c 	add.w	r3, r7, #28
 8000f62:	2234      	movs	r2, #52	; 0x34
 8000f64:	2100      	movs	r1, #0
 8000f66:	4618      	mov	r0, r3
 8000f68:	f003 fb0a 	bl	8004580 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f6c:	f107 0308 	add.w	r3, r7, #8
 8000f70:	2200      	movs	r2, #0
 8000f72:	601a      	str	r2, [r3, #0]
 8000f74:	605a      	str	r2, [r3, #4]
 8000f76:	609a      	str	r2, [r3, #8]
 8000f78:	60da      	str	r2, [r3, #12]
 8000f7a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	607b      	str	r3, [r7, #4]
 8000f80:	4b2a      	ldr	r3, [pc, #168]	; (800102c <SystemClock_Config+0xd4>)
 8000f82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f84:	4a29      	ldr	r2, [pc, #164]	; (800102c <SystemClock_Config+0xd4>)
 8000f86:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f8a:	6413      	str	r3, [r2, #64]	; 0x40
 8000f8c:	4b27      	ldr	r3, [pc, #156]	; (800102c <SystemClock_Config+0xd4>)
 8000f8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f94:	607b      	str	r3, [r7, #4]
 8000f96:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000f98:	2300      	movs	r3, #0
 8000f9a:	603b      	str	r3, [r7, #0]
 8000f9c:	4b24      	ldr	r3, [pc, #144]	; (8001030 <SystemClock_Config+0xd8>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000fa4:	4a22      	ldr	r2, [pc, #136]	; (8001030 <SystemClock_Config+0xd8>)
 8000fa6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000faa:	6013      	str	r3, [r2, #0]
 8000fac:	4b20      	ldr	r3, [pc, #128]	; (8001030 <SystemClock_Config+0xd8>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000fb4:	603b      	str	r3, [r7, #0]
 8000fb6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fb8:	2302      	movs	r3, #2
 8000fba:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000fbc:	2301      	movs	r3, #1
 8000fbe:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000fc0:	2310      	movs	r3, #16
 8000fc2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fc4:	2302      	movs	r3, #2
 8000fc6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000fcc:	2310      	movs	r3, #16
 8000fce:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000fd0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000fd4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000fd6:	2304      	movs	r3, #4
 8000fd8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000fda:	2302      	movs	r3, #2
 8000fdc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000fde:	2302      	movs	r3, #2
 8000fe0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fe2:	f107 031c 	add.w	r3, r7, #28
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	f002 fc32 	bl	8003850 <HAL_RCC_OscConfig>
 8000fec:	4603      	mov	r3, r0
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d001      	beq.n	8000ff6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000ff2:	f000 fbeb 	bl	80017cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ff6:	230f      	movs	r3, #15
 8000ff8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ffa:	2302      	movs	r3, #2
 8000ffc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ffe:	2300      	movs	r3, #0
 8001000:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001002:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001006:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001008:	2300      	movs	r3, #0
 800100a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800100c:	f107 0308 	add.w	r3, r7, #8
 8001010:	2102      	movs	r1, #2
 8001012:	4618      	mov	r0, r3
 8001014:	f002 f8d2 	bl	80031bc <HAL_RCC_ClockConfig>
 8001018:	4603      	mov	r3, r0
 800101a:	2b00      	cmp	r3, #0
 800101c:	d001      	beq.n	8001022 <SystemClock_Config+0xca>
  {
    Error_Handler();
 800101e:	f000 fbd5 	bl	80017cc <Error_Handler>
  }
}
 8001022:	bf00      	nop
 8001024:	3750      	adds	r7, #80	; 0x50
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	40023800 	.word	0x40023800
 8001030:	40007000 	.word	0x40007000

08001034 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b084      	sub	sp, #16
 8001038:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800103a:	463b      	mov	r3, r7
 800103c:	2200      	movs	r2, #0
 800103e:	601a      	str	r2, [r3, #0]
 8001040:	605a      	str	r2, [r3, #4]
 8001042:	609a      	str	r2, [r3, #8]
 8001044:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001046:	4b21      	ldr	r3, [pc, #132]	; (80010cc <MX_ADC1_Init+0x98>)
 8001048:	4a21      	ldr	r2, [pc, #132]	; (80010d0 <MX_ADC1_Init+0x9c>)
 800104a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800104c:	4b1f      	ldr	r3, [pc, #124]	; (80010cc <MX_ADC1_Init+0x98>)
 800104e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001052:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001054:	4b1d      	ldr	r3, [pc, #116]	; (80010cc <MX_ADC1_Init+0x98>)
 8001056:	2200      	movs	r2, #0
 8001058:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800105a:	4b1c      	ldr	r3, [pc, #112]	; (80010cc <MX_ADC1_Init+0x98>)
 800105c:	2200      	movs	r2, #0
 800105e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001060:	4b1a      	ldr	r3, [pc, #104]	; (80010cc <MX_ADC1_Init+0x98>)
 8001062:	2201      	movs	r2, #1
 8001064:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001066:	4b19      	ldr	r3, [pc, #100]	; (80010cc <MX_ADC1_Init+0x98>)
 8001068:	2200      	movs	r2, #0
 800106a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800106e:	4b17      	ldr	r3, [pc, #92]	; (80010cc <MX_ADC1_Init+0x98>)
 8001070:	2200      	movs	r2, #0
 8001072:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001074:	4b15      	ldr	r3, [pc, #84]	; (80010cc <MX_ADC1_Init+0x98>)
 8001076:	4a17      	ldr	r2, [pc, #92]	; (80010d4 <MX_ADC1_Init+0xa0>)
 8001078:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800107a:	4b14      	ldr	r3, [pc, #80]	; (80010cc <MX_ADC1_Init+0x98>)
 800107c:	2200      	movs	r2, #0
 800107e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001080:	4b12      	ldr	r3, [pc, #72]	; (80010cc <MX_ADC1_Init+0x98>)
 8001082:	2201      	movs	r2, #1
 8001084:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001086:	4b11      	ldr	r3, [pc, #68]	; (80010cc <MX_ADC1_Init+0x98>)
 8001088:	2200      	movs	r2, #0
 800108a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800108e:	4b0f      	ldr	r3, [pc, #60]	; (80010cc <MX_ADC1_Init+0x98>)
 8001090:	2201      	movs	r2, #1
 8001092:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001094:	480d      	ldr	r0, [pc, #52]	; (80010cc <MX_ADC1_Init+0x98>)
 8001096:	f000 fe5b 	bl	8001d50 <HAL_ADC_Init>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d001      	beq.n	80010a4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80010a0:	f000 fb94 	bl	80017cc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80010a4:	230b      	movs	r3, #11
 80010a6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80010a8:	2301      	movs	r3, #1
 80010aa:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80010ac:	2300      	movs	r3, #0
 80010ae:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010b0:	463b      	mov	r3, r7
 80010b2:	4619      	mov	r1, r3
 80010b4:	4805      	ldr	r0, [pc, #20]	; (80010cc <MX_ADC1_Init+0x98>)
 80010b6:	f001 fa81 	bl	80025bc <HAL_ADC_ConfigChannel>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d001      	beq.n	80010c4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80010c0:	f000 fb84 	bl	80017cc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010c4:	bf00      	nop
 80010c6:	3710      	adds	r7, #16
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	200001f8 	.word	0x200001f8
 80010d0:	40012000 	.word	0x40012000
 80010d4:	0f000001 	.word	0x0f000001

080010d8 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b084      	sub	sp, #16
 80010dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80010de:	463b      	mov	r3, r7
 80010e0:	2200      	movs	r2, #0
 80010e2:	601a      	str	r2, [r3, #0]
 80010e4:	605a      	str	r2, [r3, #4]
 80010e6:	609a      	str	r2, [r3, #8]
 80010e8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 80010ea:	4b21      	ldr	r3, [pc, #132]	; (8001170 <MX_ADC2_Init+0x98>)
 80010ec:	4a21      	ldr	r2, [pc, #132]	; (8001174 <MX_ADC2_Init+0x9c>)
 80010ee:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80010f0:	4b1f      	ldr	r3, [pc, #124]	; (8001170 <MX_ADC2_Init+0x98>)
 80010f2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80010f6:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80010f8:	4b1d      	ldr	r3, [pc, #116]	; (8001170 <MX_ADC2_Init+0x98>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 80010fe:	4b1c      	ldr	r3, [pc, #112]	; (8001170 <MX_ADC2_Init+0x98>)
 8001100:	2200      	movs	r2, #0
 8001102:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8001104:	4b1a      	ldr	r3, [pc, #104]	; (8001170 <MX_ADC2_Init+0x98>)
 8001106:	2201      	movs	r2, #1
 8001108:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800110a:	4b19      	ldr	r3, [pc, #100]	; (8001170 <MX_ADC2_Init+0x98>)
 800110c:	2200      	movs	r2, #0
 800110e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001112:	4b17      	ldr	r3, [pc, #92]	; (8001170 <MX_ADC2_Init+0x98>)
 8001114:	2200      	movs	r2, #0
 8001116:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001118:	4b15      	ldr	r3, [pc, #84]	; (8001170 <MX_ADC2_Init+0x98>)
 800111a:	4a17      	ldr	r2, [pc, #92]	; (8001178 <MX_ADC2_Init+0xa0>)
 800111c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800111e:	4b14      	ldr	r3, [pc, #80]	; (8001170 <MX_ADC2_Init+0x98>)
 8001120:	2200      	movs	r2, #0
 8001122:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8001124:	4b12      	ldr	r3, [pc, #72]	; (8001170 <MX_ADC2_Init+0x98>)
 8001126:	2201      	movs	r2, #1
 8001128:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800112a:	4b11      	ldr	r3, [pc, #68]	; (8001170 <MX_ADC2_Init+0x98>)
 800112c:	2200      	movs	r2, #0
 800112e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001132:	4b0f      	ldr	r3, [pc, #60]	; (8001170 <MX_ADC2_Init+0x98>)
 8001134:	2201      	movs	r2, #1
 8001136:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001138:	480d      	ldr	r0, [pc, #52]	; (8001170 <MX_ADC2_Init+0x98>)
 800113a:	f000 fe09 	bl	8001d50 <HAL_ADC_Init>
 800113e:	4603      	mov	r3, r0
 8001140:	2b00      	cmp	r3, #0
 8001142:	d001      	beq.n	8001148 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8001144:	f000 fb42 	bl	80017cc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001148:	230a      	movs	r3, #10
 800114a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800114c:	2301      	movs	r3, #1
 800114e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001150:	2300      	movs	r3, #0
 8001152:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001154:	463b      	mov	r3, r7
 8001156:	4619      	mov	r1, r3
 8001158:	4805      	ldr	r0, [pc, #20]	; (8001170 <MX_ADC2_Init+0x98>)
 800115a:	f001 fa2f 	bl	80025bc <HAL_ADC_ConfigChannel>
 800115e:	4603      	mov	r3, r0
 8001160:	2b00      	cmp	r3, #0
 8001162:	d001      	beq.n	8001168 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8001164:	f000 fb32 	bl	80017cc <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001168:	bf00      	nop
 800116a:	3710      	adds	r7, #16
 800116c:	46bd      	mov	sp, r7
 800116e:	bd80      	pop	{r7, pc}
 8001170:	20000240 	.word	0x20000240
 8001174:	40012100 	.word	0x40012100
 8001178:	0f000001 	.word	0x0f000001

0800117c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001180:	4b11      	ldr	r3, [pc, #68]	; (80011c8 <MX_USART2_UART_Init+0x4c>)
 8001182:	4a12      	ldr	r2, [pc, #72]	; (80011cc <MX_USART2_UART_Init+0x50>)
 8001184:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001186:	4b10      	ldr	r3, [pc, #64]	; (80011c8 <MX_USART2_UART_Init+0x4c>)
 8001188:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800118c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800118e:	4b0e      	ldr	r3, [pc, #56]	; (80011c8 <MX_USART2_UART_Init+0x4c>)
 8001190:	2200      	movs	r2, #0
 8001192:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001194:	4b0c      	ldr	r3, [pc, #48]	; (80011c8 <MX_USART2_UART_Init+0x4c>)
 8001196:	2200      	movs	r2, #0
 8001198:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800119a:	4b0b      	ldr	r3, [pc, #44]	; (80011c8 <MX_USART2_UART_Init+0x4c>)
 800119c:	2200      	movs	r2, #0
 800119e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80011a0:	4b09      	ldr	r3, [pc, #36]	; (80011c8 <MX_USART2_UART_Init+0x4c>)
 80011a2:	220c      	movs	r2, #12
 80011a4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011a6:	4b08      	ldr	r3, [pc, #32]	; (80011c8 <MX_USART2_UART_Init+0x4c>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80011ac:	4b06      	ldr	r3, [pc, #24]	; (80011c8 <MX_USART2_UART_Init+0x4c>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80011b2:	4805      	ldr	r0, [pc, #20]	; (80011c8 <MX_USART2_UART_Init+0x4c>)
 80011b4:	f002 fdea 	bl	8003d8c <HAL_UART_Init>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d001      	beq.n	80011c2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80011be:	f000 fb05 	bl	80017cc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80011c2:	bf00      	nop
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	20000288 	.word	0x20000288
 80011cc:	40004400 	.word	0x40004400

080011d0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b08a      	sub	sp, #40	; 0x28
 80011d4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011d6:	f107 0314 	add.w	r3, r7, #20
 80011da:	2200      	movs	r2, #0
 80011dc:	601a      	str	r2, [r3, #0]
 80011de:	605a      	str	r2, [r3, #4]
 80011e0:	609a      	str	r2, [r3, #8]
 80011e2:	60da      	str	r2, [r3, #12]
 80011e4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011e6:	2300      	movs	r3, #0
 80011e8:	613b      	str	r3, [r7, #16]
 80011ea:	4b2d      	ldr	r3, [pc, #180]	; (80012a0 <MX_GPIO_Init+0xd0>)
 80011ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ee:	4a2c      	ldr	r2, [pc, #176]	; (80012a0 <MX_GPIO_Init+0xd0>)
 80011f0:	f043 0304 	orr.w	r3, r3, #4
 80011f4:	6313      	str	r3, [r2, #48]	; 0x30
 80011f6:	4b2a      	ldr	r3, [pc, #168]	; (80012a0 <MX_GPIO_Init+0xd0>)
 80011f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011fa:	f003 0304 	and.w	r3, r3, #4
 80011fe:	613b      	str	r3, [r7, #16]
 8001200:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001202:	2300      	movs	r3, #0
 8001204:	60fb      	str	r3, [r7, #12]
 8001206:	4b26      	ldr	r3, [pc, #152]	; (80012a0 <MX_GPIO_Init+0xd0>)
 8001208:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800120a:	4a25      	ldr	r2, [pc, #148]	; (80012a0 <MX_GPIO_Init+0xd0>)
 800120c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001210:	6313      	str	r3, [r2, #48]	; 0x30
 8001212:	4b23      	ldr	r3, [pc, #140]	; (80012a0 <MX_GPIO_Init+0xd0>)
 8001214:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001216:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800121a:	60fb      	str	r3, [r7, #12]
 800121c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800121e:	2300      	movs	r3, #0
 8001220:	60bb      	str	r3, [r7, #8]
 8001222:	4b1f      	ldr	r3, [pc, #124]	; (80012a0 <MX_GPIO_Init+0xd0>)
 8001224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001226:	4a1e      	ldr	r2, [pc, #120]	; (80012a0 <MX_GPIO_Init+0xd0>)
 8001228:	f043 0301 	orr.w	r3, r3, #1
 800122c:	6313      	str	r3, [r2, #48]	; 0x30
 800122e:	4b1c      	ldr	r3, [pc, #112]	; (80012a0 <MX_GPIO_Init+0xd0>)
 8001230:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001232:	f003 0301 	and.w	r3, r3, #1
 8001236:	60bb      	str	r3, [r7, #8]
 8001238:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800123a:	2300      	movs	r3, #0
 800123c:	607b      	str	r3, [r7, #4]
 800123e:	4b18      	ldr	r3, [pc, #96]	; (80012a0 <MX_GPIO_Init+0xd0>)
 8001240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001242:	4a17      	ldr	r2, [pc, #92]	; (80012a0 <MX_GPIO_Init+0xd0>)
 8001244:	f043 0302 	orr.w	r3, r3, #2
 8001248:	6313      	str	r3, [r2, #48]	; 0x30
 800124a:	4b15      	ldr	r3, [pc, #84]	; (80012a0 <MX_GPIO_Init+0xd0>)
 800124c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800124e:	f003 0302 	and.w	r3, r3, #2
 8001252:	607b      	str	r3, [r7, #4]
 8001254:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_6, GPIO_PIN_RESET);
 8001256:	2200      	movs	r2, #0
 8001258:	2160      	movs	r1, #96	; 0x60
 800125a:	4812      	ldr	r0, [pc, #72]	; (80012a4 <MX_GPIO_Init+0xd4>)
 800125c:	f001 ff94 	bl	8003188 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001260:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001264:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001266:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800126a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800126c:	2300      	movs	r3, #0
 800126e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001270:	f107 0314 	add.w	r3, r7, #20
 8001274:	4619      	mov	r1, r3
 8001276:	480c      	ldr	r0, [pc, #48]	; (80012a8 <MX_GPIO_Init+0xd8>)
 8001278:	f001 fdf2 	bl	8002e60 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA6 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_6;
 800127c:	2360      	movs	r3, #96	; 0x60
 800127e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001280:	2301      	movs	r3, #1
 8001282:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001284:	2300      	movs	r3, #0
 8001286:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001288:	2300      	movs	r3, #0
 800128a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800128c:	f107 0314 	add.w	r3, r7, #20
 8001290:	4619      	mov	r1, r3
 8001292:	4804      	ldr	r0, [pc, #16]	; (80012a4 <MX_GPIO_Init+0xd4>)
 8001294:	f001 fde4 	bl	8002e60 <HAL_GPIO_Init>

}
 8001298:	bf00      	nop
 800129a:	3728      	adds	r7, #40	; 0x28
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	40023800 	.word	0x40023800
 80012a4:	40020000 	.word	0x40020000
 80012a8:	40020800 	.word	0x40020800

080012ac <average>:
	for (uint16_t i = 0; i < length; i++) {
		output[i] = (float) samples[i] / normalization;
	}
}

float average(const uint16_t* samples, size_t length) {
 80012ac:	b480      	push	{r7}
 80012ae:	b085      	sub	sp, #20
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
 80012b4:	6039      	str	r1, [r7, #0]
	float sum = 0.0f;
 80012b6:	f04f 0300 	mov.w	r3, #0
 80012ba:	60fb      	str	r3, [r7, #12]
	for (uint16_t i = 0; i < length; ++i) {
 80012bc:	2300      	movs	r3, #0
 80012be:	817b      	strh	r3, [r7, #10]
 80012c0:	e011      	b.n	80012e6 <average+0x3a>
		sum += samples[i];
 80012c2:	897b      	ldrh	r3, [r7, #10]
 80012c4:	005b      	lsls	r3, r3, #1
 80012c6:	687a      	ldr	r2, [r7, #4]
 80012c8:	4413      	add	r3, r2
 80012ca:	881b      	ldrh	r3, [r3, #0]
 80012cc:	ee07 3a90 	vmov	s15, r3
 80012d0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012d4:	ed97 7a03 	vldr	s14, [r7, #12]
 80012d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012dc:	edc7 7a03 	vstr	s15, [r7, #12]
	for (uint16_t i = 0; i < length; ++i) {
 80012e0:	897b      	ldrh	r3, [r7, #10]
 80012e2:	3301      	adds	r3, #1
 80012e4:	817b      	strh	r3, [r7, #10]
 80012e6:	897b      	ldrh	r3, [r7, #10]
 80012e8:	683a      	ldr	r2, [r7, #0]
 80012ea:	429a      	cmp	r2, r3
 80012ec:	d8e9      	bhi.n	80012c2 <average+0x16>
	}
	return ( sum / length );
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	ee07 3a90 	vmov	s15, r3
 80012f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80012f8:	ed97 7a03 	vldr	s14, [r7, #12]
 80012fc:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001300:	eef0 7a66 	vmov.f32	s15, s13
}
 8001304:	eeb0 0a67 	vmov.f32	s0, s15
 8001308:	3714      	adds	r7, #20
 800130a:	46bd      	mov	sp, r7
 800130c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001310:	4770      	bx	lr

08001312 <relative_average>:

float relative_average(const float* samples, size_t length, uint8_t moving_point) {
 8001312:	b480      	push	{r7}
 8001314:	b087      	sub	sp, #28
 8001316:	af00      	add	r7, sp, #0
 8001318:	60f8      	str	r0, [r7, #12]
 800131a:	60b9      	str	r1, [r7, #8]
 800131c:	4613      	mov	r3, r2
 800131e:	71fb      	strb	r3, [r7, #7]
	float sum = 0.0f;
 8001320:	f04f 0300 	mov.w	r3, #0
 8001324:	617b      	str	r3, [r7, #20]
	uint16_t half_interval = (moving_point - 1) / 2;
 8001326:	79fb      	ldrb	r3, [r7, #7]
 8001328:	3b01      	subs	r3, #1
 800132a:	0fda      	lsrs	r2, r3, #31
 800132c:	4413      	add	r3, r2
 800132e:	105b      	asrs	r3, r3, #1
 8001330:	823b      	strh	r3, [r7, #16]

	for (uint16_t i = half_interval; i < length - half_interval; ++i) {
 8001332:	8a3b      	ldrh	r3, [r7, #16]
 8001334:	827b      	strh	r3, [r7, #18]
 8001336:	e00e      	b.n	8001356 <relative_average+0x44>
		sum += samples[i];
 8001338:	8a7b      	ldrh	r3, [r7, #18]
 800133a:	009b      	lsls	r3, r3, #2
 800133c:	68fa      	ldr	r2, [r7, #12]
 800133e:	4413      	add	r3, r2
 8001340:	edd3 7a00 	vldr	s15, [r3]
 8001344:	ed97 7a05 	vldr	s14, [r7, #20]
 8001348:	ee77 7a27 	vadd.f32	s15, s14, s15
 800134c:	edc7 7a05 	vstr	s15, [r7, #20]
	for (uint16_t i = half_interval; i < length - half_interval; ++i) {
 8001350:	8a7b      	ldrh	r3, [r7, #18]
 8001352:	3301      	adds	r3, #1
 8001354:	827b      	strh	r3, [r7, #18]
 8001356:	8a7a      	ldrh	r2, [r7, #18]
 8001358:	8a3b      	ldrh	r3, [r7, #16]
 800135a:	68b9      	ldr	r1, [r7, #8]
 800135c:	1acb      	subs	r3, r1, r3
 800135e:	429a      	cmp	r2, r3
 8001360:	d3ea      	bcc.n	8001338 <relative_average+0x26>
	}
	return sum / (length - moving_point - 1) ;
 8001362:	79fb      	ldrb	r3, [r7, #7]
 8001364:	68ba      	ldr	r2, [r7, #8]
 8001366:	1ad3      	subs	r3, r2, r3
 8001368:	3b01      	subs	r3, #1
 800136a:	ee07 3a90 	vmov	s15, r3
 800136e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001372:	ed97 7a05 	vldr	s14, [r7, #20]
 8001376:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800137a:	eef0 7a66 	vmov.f32	s15, s13
}
 800137e:	eeb0 0a67 	vmov.f32	s0, s15
 8001382:	371c      	adds	r7, #28
 8001384:	46bd      	mov	sp, r7
 8001386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138a:	4770      	bx	lr

0800138c <moving_average_filter>:

void moving_average_filter(const uint16_t* samples, float* filtered, size_t length, uint8_t moving_point) {
 800138c:	b480      	push	{r7}
 800138e:	b087      	sub	sp, #28
 8001390:	af00      	add	r7, sp, #0
 8001392:	60f8      	str	r0, [r7, #12]
 8001394:	60b9      	str	r1, [r7, #8]
 8001396:	607a      	str	r2, [r7, #4]
 8001398:	70fb      	strb	r3, [r7, #3]
	uint16_t half_interval = (moving_point - 1) / 2;
 800139a:	78fb      	ldrb	r3, [r7, #3]
 800139c:	3b01      	subs	r3, #1
 800139e:	0fda      	lsrs	r2, r3, #31
 80013a0:	4413      	add	r3, r2
 80013a2:	105b      	asrs	r3, r3, #1
 80013a4:	827b      	strh	r3, [r7, #18]

	for (uint16_t i = half_interval; i < length - half_interval; i++) {
 80013a6:	8a7b      	ldrh	r3, [r7, #18]
 80013a8:	82fb      	strh	r3, [r7, #22]
 80013aa:	e046      	b.n	800143a <moving_average_filter+0xae>
		filtered[i] = 0.0f;
 80013ac:	8afb      	ldrh	r3, [r7, #22]
 80013ae:	009b      	lsls	r3, r3, #2
 80013b0:	68ba      	ldr	r2, [r7, #8]
 80013b2:	4413      	add	r3, r2
 80013b4:	f04f 0200 	mov.w	r2, #0
 80013b8:	601a      	str	r2, [r3, #0]
		for (int16_t j = -half_interval; j < half_interval; j++) {
 80013ba:	8a7b      	ldrh	r3, [r7, #18]
 80013bc:	425b      	negs	r3, r3
 80013be:	b29b      	uxth	r3, r3
 80013c0:	82bb      	strh	r3, [r7, #20]
 80013c2:	e01f      	b.n	8001404 <moving_average_filter+0x78>
			filtered[i] = filtered[i] + samples[i + j];
 80013c4:	8afb      	ldrh	r3, [r7, #22]
 80013c6:	009b      	lsls	r3, r3, #2
 80013c8:	68ba      	ldr	r2, [r7, #8]
 80013ca:	4413      	add	r3, r2
 80013cc:	ed93 7a00 	vldr	s14, [r3]
 80013d0:	8afa      	ldrh	r2, [r7, #22]
 80013d2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80013d6:	4413      	add	r3, r2
 80013d8:	005b      	lsls	r3, r3, #1
 80013da:	68fa      	ldr	r2, [r7, #12]
 80013dc:	4413      	add	r3, r2
 80013de:	881b      	ldrh	r3, [r3, #0]
 80013e0:	ee07 3a90 	vmov	s15, r3
 80013e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013e8:	8afb      	ldrh	r3, [r7, #22]
 80013ea:	009b      	lsls	r3, r3, #2
 80013ec:	68ba      	ldr	r2, [r7, #8]
 80013ee:	4413      	add	r3, r2
 80013f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013f4:	edc3 7a00 	vstr	s15, [r3]
		for (int16_t j = -half_interval; j < half_interval; j++) {
 80013f8:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80013fc:	b29b      	uxth	r3, r3
 80013fe:	3301      	adds	r3, #1
 8001400:	b29b      	uxth	r3, r3
 8001402:	82bb      	strh	r3, [r7, #20]
 8001404:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001408:	8a7b      	ldrh	r3, [r7, #18]
 800140a:	429a      	cmp	r2, r3
 800140c:	dbda      	blt.n	80013c4 <moving_average_filter+0x38>
		}
		filtered[i] = filtered[i] / moving_point;
 800140e:	8afb      	ldrh	r3, [r7, #22]
 8001410:	009b      	lsls	r3, r3, #2
 8001412:	68ba      	ldr	r2, [r7, #8]
 8001414:	4413      	add	r3, r2
 8001416:	edd3 6a00 	vldr	s13, [r3]
 800141a:	78fb      	ldrb	r3, [r7, #3]
 800141c:	ee07 3a90 	vmov	s15, r3
 8001420:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001424:	8afb      	ldrh	r3, [r7, #22]
 8001426:	009b      	lsls	r3, r3, #2
 8001428:	68ba      	ldr	r2, [r7, #8]
 800142a:	4413      	add	r3, r2
 800142c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001430:	edc3 7a00 	vstr	s15, [r3]
	for (uint16_t i = half_interval; i < length - half_interval; i++) {
 8001434:	8afb      	ldrh	r3, [r7, #22]
 8001436:	3301      	adds	r3, #1
 8001438:	82fb      	strh	r3, [r7, #22]
 800143a:	8afa      	ldrh	r2, [r7, #22]
 800143c:	8a7b      	ldrh	r3, [r7, #18]
 800143e:	6879      	ldr	r1, [r7, #4]
 8001440:	1acb      	subs	r3, r1, r3
 8001442:	429a      	cmp	r2, r3
 8001444:	d3b2      	bcc.n	80013ac <moving_average_filter+0x20>
	}

}
 8001446:	bf00      	nop
 8001448:	bf00      	nop
 800144a:	371c      	adds	r7, #28
 800144c:	46bd      	mov	sp, r7
 800144e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001452:	4770      	bx	lr

08001454 <moving_average_filterR>:

void moving_average_filterR(const uint16_t* samples, float* filtered, size_t length, uint8_t moving_point) {
 8001454:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001458:	b08b      	sub	sp, #44	; 0x2c
 800145a:	af00      	add	r7, sp, #0
 800145c:	60f8      	str	r0, [r7, #12]
 800145e:	60b9      	str	r1, [r7, #8]
 8001460:	607a      	str	r2, [r7, #4]
 8001462:	70fb      	strb	r3, [r7, #3]
 8001464:	466b      	mov	r3, sp
 8001466:	461e      	mov	r6, r3

	float t_filtered[length];
 8001468:	6879      	ldr	r1, [r7, #4]
 800146a:	460b      	mov	r3, r1
 800146c:	3b01      	subs	r3, #1
 800146e:	61fb      	str	r3, [r7, #28]
 8001470:	2300      	movs	r3, #0
 8001472:	4688      	mov	r8, r1
 8001474:	4699      	mov	r9, r3
 8001476:	f04f 0200 	mov.w	r2, #0
 800147a:	f04f 0300 	mov.w	r3, #0
 800147e:	ea4f 1349 	mov.w	r3, r9, lsl #5
 8001482:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 8001486:	ea4f 1248 	mov.w	r2, r8, lsl #5
 800148a:	2300      	movs	r3, #0
 800148c:	460c      	mov	r4, r1
 800148e:	461d      	mov	r5, r3
 8001490:	f04f 0200 	mov.w	r2, #0
 8001494:	f04f 0300 	mov.w	r3, #0
 8001498:	016b      	lsls	r3, r5, #5
 800149a:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 800149e:	0162      	lsls	r2, r4, #5
 80014a0:	008b      	lsls	r3, r1, #2
 80014a2:	3307      	adds	r3, #7
 80014a4:	08db      	lsrs	r3, r3, #3
 80014a6:	00db      	lsls	r3, r3, #3
 80014a8:	ebad 0d03 	sub.w	sp, sp, r3
 80014ac:	466b      	mov	r3, sp
 80014ae:	3303      	adds	r3, #3
 80014b0:	089b      	lsrs	r3, r3, #2
 80014b2:	009b      	lsls	r3, r3, #2
 80014b4:	61bb      	str	r3, [r7, #24]
	memset(t_filtered, 0, length);
 80014b6:	687a      	ldr	r2, [r7, #4]
 80014b8:	2100      	movs	r1, #0
 80014ba:	69b8      	ldr	r0, [r7, #24]
 80014bc:	f003 f860 	bl	8004580 <memset>

	uint16_t p = (moving_point - 1) / 2;
 80014c0:	78fb      	ldrb	r3, [r7, #3]
 80014c2:	3b01      	subs	r3, #1
 80014c4:	0fda      	lsrs	r2, r3, #31
 80014c6:	4413      	add	r3, r2
 80014c8:	105b      	asrs	r3, r3, #1
 80014ca:	82fb      	strh	r3, [r7, #22]

	// Find accumulation value
	float acc = 0.0f;
 80014cc:	f04f 0300 	mov.w	r3, #0
 80014d0:	623b      	str	r3, [r7, #32]
	for (int16_t i = 0; i < (moving_point - 1); i++) {
 80014d2:	2300      	movs	r3, #0
 80014d4:	84bb      	strh	r3, [r7, #36]	; 0x24
 80014d6:	e015      	b.n	8001504 <moving_average_filterR+0xb0>
		acc += samples[i];
 80014d8:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 80014dc:	005b      	lsls	r3, r3, #1
 80014de:	68fa      	ldr	r2, [r7, #12]
 80014e0:	4413      	add	r3, r2
 80014e2:	881b      	ldrh	r3, [r3, #0]
 80014e4:	ee07 3a90 	vmov	s15, r3
 80014e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014ec:	ed97 7a08 	vldr	s14, [r7, #32]
 80014f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014f4:	edc7 7a08 	vstr	s15, [r7, #32]
	for (int16_t i = 0; i < (moving_point - 1); i++) {
 80014f8:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 80014fc:	b29b      	uxth	r3, r3
 80014fe:	3301      	adds	r3, #1
 8001500:	b29b      	uxth	r3, r3
 8001502:	84bb      	strh	r3, [r7, #36]	; 0x24
 8001504:	f9b7 2024 	ldrsh.w	r2, [r7, #36]	; 0x24
 8001508:	78fb      	ldrb	r3, [r7, #3]
 800150a:	3b01      	subs	r3, #1
 800150c:	429a      	cmp	r2, r3
 800150e:	dbe3      	blt.n	80014d8 <moving_average_filterR+0x84>
	}
	t_filtered[p] = acc / moving_point;
 8001510:	78fb      	ldrb	r3, [r7, #3]
 8001512:	ee07 3a90 	vmov	s15, r3
 8001516:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800151a:	8afb      	ldrh	r3, [r7, #22]
 800151c:	edd7 6a08 	vldr	s13, [r7, #32]
 8001520:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001524:	69ba      	ldr	r2, [r7, #24]
 8001526:	009b      	lsls	r3, r3, #2
 8001528:	4413      	add	r3, r2
 800152a:	edc3 7a00 	vstr	s15, [r3]

	// y[i] = y[i-1] + x[i+p]  x[iq]
	// p = (M-1)/2
	// q = p+1
	for (int16_t i = (p + 1); i < length - p; i++) {
 800152e:	8afb      	ldrh	r3, [r7, #22]
 8001530:	3301      	adds	r3, #1
 8001532:	b29b      	uxth	r3, r3
 8001534:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001536:	e02d      	b.n	8001594 <moving_average_filterR+0x140>
		acc = acc + samples[i + p] - samples[i - (p+1)];
 8001538:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	; 0x26
 800153c:	8afb      	ldrh	r3, [r7, #22]
 800153e:	4413      	add	r3, r2
 8001540:	005b      	lsls	r3, r3, #1
 8001542:	68fa      	ldr	r2, [r7, #12]
 8001544:	4413      	add	r3, r2
 8001546:	881b      	ldrh	r3, [r3, #0]
 8001548:	ee07 3a90 	vmov	s15, r3
 800154c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001550:	edd7 7a08 	vldr	s15, [r7, #32]
 8001554:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001558:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	; 0x26
 800155c:	8afb      	ldrh	r3, [r7, #22]
 800155e:	3301      	adds	r3, #1
 8001560:	1ad3      	subs	r3, r2, r3
 8001562:	005b      	lsls	r3, r3, #1
 8001564:	68fa      	ldr	r2, [r7, #12]
 8001566:	4413      	add	r3, r2
 8001568:	881b      	ldrh	r3, [r3, #0]
 800156a:	ee07 3a90 	vmov	s15, r3
 800156e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001572:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001576:	edc7 7a08 	vstr	s15, [r7, #32]
		t_filtered[i] = acc;
 800157a:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 800157e:	69ba      	ldr	r2, [r7, #24]
 8001580:	009b      	lsls	r3, r3, #2
 8001582:	4413      	add	r3, r2
 8001584:	6a3a      	ldr	r2, [r7, #32]
 8001586:	601a      	str	r2, [r3, #0]
	for (int16_t i = (p + 1); i < length - p; i++) {
 8001588:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 800158c:	b29b      	uxth	r3, r3
 800158e:	3301      	adds	r3, #1
 8001590:	b29b      	uxth	r3, r3
 8001592:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001594:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	; 0x26
 8001598:	8afb      	ldrh	r3, [r7, #22]
 800159a:	6879      	ldr	r1, [r7, #4]
 800159c:	1acb      	subs	r3, r1, r3
 800159e:	429a      	cmp	r2, r3
 80015a0:	d3ca      	bcc.n	8001538 <moving_average_filterR+0xe4>
	}

	memcpy(filtered, t_filtered, length);
 80015a2:	687a      	ldr	r2, [r7, #4]
 80015a4:	69b9      	ldr	r1, [r7, #24]
 80015a6:	68b8      	ldr	r0, [r7, #8]
 80015a8:	f002 ffdc 	bl	8004564 <memcpy>
 80015ac:	46b5      	mov	sp, r6

}
 80015ae:	bf00      	nop
 80015b0:	372c      	adds	r7, #44	; 0x2c
 80015b2:	46bd      	mov	sp, r7
 80015b4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080015b8 <console_log>:

void console_log(const char* message) {
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b082      	sub	sp, #8
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*) message, strlen(message), HAL_MAX_DELAY);
 80015c0:	6878      	ldr	r0, [r7, #4]
 80015c2:	f7fe fe25 	bl	8000210 <strlen>
 80015c6:	4603      	mov	r3, r0
 80015c8:	b29a      	uxth	r2, r3
 80015ca:	f04f 33ff 	mov.w	r3, #4294967295
 80015ce:	6879      	ldr	r1, [r7, #4]
 80015d0:	4803      	ldr	r0, [pc, #12]	; (80015e0 <console_log+0x28>)
 80015d2:	f002 fc28 	bl	8003e26 <HAL_UART_Transmit>
}
 80015d6:	bf00      	nop
 80015d8:	3708      	adds	r7, #8
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	bf00      	nop
 80015e0:	20000288 	.word	0x20000288

080015e4 <light_pin>:


void light_pin(const uint16_t value, const uint16_t threshold) {
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b082      	sub	sp, #8
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	4603      	mov	r3, r0
 80015ec:	460a      	mov	r2, r1
 80015ee:	80fb      	strh	r3, [r7, #6]
 80015f0:	4613      	mov	r3, r2
 80015f2:	80bb      	strh	r3, [r7, #4]
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, value > threshold);
 80015f4:	88fa      	ldrh	r2, [r7, #6]
 80015f6:	88bb      	ldrh	r3, [r7, #4]
 80015f8:	429a      	cmp	r2, r3
 80015fa:	bf8c      	ite	hi
 80015fc:	2301      	movhi	r3, #1
 80015fe:	2300      	movls	r3, #0
 8001600:	b2db      	uxtb	r3, r3
 8001602:	461a      	mov	r2, r3
 8001604:	2120      	movs	r1, #32
 8001606:	4809      	ldr	r0, [pc, #36]	; (800162c <light_pin+0x48>)
 8001608:	f001 fdbe 	bl	8003188 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, value > threshold);
 800160c:	88fa      	ldrh	r2, [r7, #6]
 800160e:	88bb      	ldrh	r3, [r7, #4]
 8001610:	429a      	cmp	r2, r3
 8001612:	bf8c      	ite	hi
 8001614:	2301      	movhi	r3, #1
 8001616:	2300      	movls	r3, #0
 8001618:	b2db      	uxtb	r3, r3
 800161a:	461a      	mov	r2, r3
 800161c:	2140      	movs	r1, #64	; 0x40
 800161e:	4803      	ldr	r0, [pc, #12]	; (800162c <light_pin+0x48>)
 8001620:	f001 fdb2 	bl	8003188 <HAL_GPIO_WritePin>
}
 8001624:	bf00      	nop
 8001626:	3708      	adds	r7, #8
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}
 800162c:	40020000 	.word	0x40020000

08001630 <HAL_ADC_ConvHalfCpltCallback>:


void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc) {
 8001630:	b480      	push	{r7}
 8001632:	b083      	sub	sp, #12
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
}
 8001638:	bf00      	nop
 800163a:	370c      	adds	r7, #12
 800163c:	46bd      	mov	sp, r7
 800163e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001642:	4770      	bx	lr

08001644 <HAL_ADC_ConvCpltCallback>:



void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8001644:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001648:	f6ad 2d28 	subw	sp, sp, #2600	; 0xa28
 800164c:	af06      	add	r7, sp, #24
 800164e:	f507 6321 	add.w	r3, r7, #2576	; 0xa10
 8001652:	f6a3 230c 	subw	r3, r3, #2572	; 0xa0c
 8001656:	6018      	str	r0, [r3, #0]

	if (hadc == &hadc2) {
 8001658:	f507 6321 	add.w	r3, r7, #2576	; 0xa10
 800165c:	f6a3 230c 	subw	r3, r3, #2572	; 0xa0c
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	4a53      	ldr	r2, [pc, #332]	; (80017b0 <HAL_ADC_ConvCpltCallback+0x16c>)
 8001664:	4293      	cmp	r3, r2
 8001666:	d106      	bne.n	8001676 <HAL_ADC_ConvCpltCallback+0x32>
		analog_value = HAL_ADC_GetValue(&hadc2);
 8001668:	4851      	ldr	r0, [pc, #324]	; (80017b0 <HAL_ADC_ConvCpltCallback+0x16c>)
 800166a:	f000 ff85 	bl	8002578 <HAL_ADC_GetValue>
 800166e:	4603      	mov	r3, r0
 8001670:	b29a      	uxth	r2, r3
 8001672:	4b50      	ldr	r3, [pc, #320]	; (80017b4 <HAL_ADC_ConvCpltCallback+0x170>)
 8001674:	801a      	strh	r2, [r3, #0]
	}

	if (hadc == &hadc1) {
 8001676:	f507 6321 	add.w	r3, r7, #2576	; 0xa10
 800167a:	f6a3 230c 	subw	r3, r3, #2572	; 0xa0c
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4a4d      	ldr	r2, [pc, #308]	; (80017b8 <HAL_ADC_ConvCpltCallback+0x174>)
 8001682:	4293      	cmp	r3, r2
 8001684:	f040 808e 	bne.w	80017a4 <HAL_ADC_ConvCpltCallback+0x160>
		uint16_t buffer[ADC_BUF_LEN] = { 0 };
 8001688:	f507 6321 	add.w	r3, r7, #2576	; 0xa10
 800168c:	f6a3 2304 	subw	r3, r3, #2564	; 0xa04
 8001690:	4618      	mov	r0, r3
 8001692:	f44f 73ff 	mov.w	r3, #510	; 0x1fe
 8001696:	461a      	mov	r2, r3
 8001698:	2100      	movs	r1, #0
 800169a:	f002 ff71 	bl	8004580 <memset>
		//normalize(adc_buf, ADC_BUF_LEN, buffer, 1);

		memcpy(buffer, adc_buf, ADC_BUF_LEN);
 800169e:	f107 030c 	add.w	r3, r7, #12
 80016a2:	22ff      	movs	r2, #255	; 0xff
 80016a4:	4945      	ldr	r1, [pc, #276]	; (80017bc <HAL_ADC_ConvCpltCallback+0x178>)
 80016a6:	4618      	mov	r0, r3
 80016a8:	f002 ff5c 	bl	8004564 <memcpy>

		float v1 = average(buffer, ADC_BUF_LEN) / 100;
 80016ac:	f107 030c 	add.w	r3, r7, #12
 80016b0:	21ff      	movs	r1, #255	; 0xff
 80016b2:	4618      	mov	r0, r3
 80016b4:	f7ff fdfa 	bl	80012ac <average>
 80016b8:	eeb0 7a40 	vmov.f32	s14, s0
 80016bc:	eddf 6a40 	vldr	s13, [pc, #256]	; 80017c0 <HAL_ADC_ConvCpltCallback+0x17c>
 80016c0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016c4:	f607 230c 	addw	r3, r7, #2572	; 0xa0c
 80016c8:	edc3 7a00 	vstr	s15, [r3]

		// Moving average filter
		float y1[ADC_BUF_LEN] = { 0.0f };
 80016cc:	f507 6321 	add.w	r3, r7, #2576	; 0xa10
 80016d0:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 80016d4:	4618      	mov	r0, r3
 80016d6:	f44f 737f 	mov.w	r3, #1020	; 0x3fc
 80016da:	461a      	mov	r2, r3
 80016dc:	2100      	movs	r1, #0
 80016de:	f002 ff4f 	bl	8004580 <memset>
		moving_average_filter(buffer, y1, ADC_BUF_LEN, MOVING_POINT);
 80016e2:	f507 7103 	add.w	r1, r7, #524	; 0x20c
 80016e6:	f107 000c 	add.w	r0, r7, #12
 80016ea:	2319      	movs	r3, #25
 80016ec:	22ff      	movs	r2, #255	; 0xff
 80016ee:	f7ff fe4d 	bl	800138c <moving_average_filter>
		float v2 = relative_average(y1, ADC_BUF_LEN, MOVING_POINT) / 100;
 80016f2:	f507 7303 	add.w	r3, r7, #524	; 0x20c
 80016f6:	2219      	movs	r2, #25
 80016f8:	21ff      	movs	r1, #255	; 0xff
 80016fa:	4618      	mov	r0, r3
 80016fc:	f7ff fe09 	bl	8001312 <relative_average>
 8001700:	eeb0 7a40 	vmov.f32	s14, s0
 8001704:	eddf 6a2e 	vldr	s13, [pc, #184]	; 80017c0 <HAL_ADC_ConvCpltCallback+0x17c>
 8001708:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800170c:	f607 2308 	addw	r3, r7, #2568	; 0xa08
 8001710:	edc3 7a00 	vstr	s15, [r3]

		float y2[ADC_BUF_LEN] = { 0.0f };
 8001714:	f507 6321 	add.w	r3, r7, #2576	; 0xa10
 8001718:	f5a3 6381 	sub.w	r3, r3, #1032	; 0x408
 800171c:	4618      	mov	r0, r3
 800171e:	f44f 737f 	mov.w	r3, #1020	; 0x3fc
 8001722:	461a      	mov	r2, r3
 8001724:	2100      	movs	r1, #0
 8001726:	f002 ff2b 	bl	8004580 <memset>
		moving_average_filterR(buffer, y2, ADC_BUF_LEN, MOVING_POINT);
 800172a:	f507 61c1 	add.w	r1, r7, #1544	; 0x608
 800172e:	f107 000c 	add.w	r0, r7, #12
 8001732:	2319      	movs	r3, #25
 8001734:	22ff      	movs	r2, #255	; 0xff
 8001736:	f7ff fe8d 	bl	8001454 <moving_average_filterR>
		float v3 = relative_average(y2, ADC_BUF_LEN, MOVING_POINT) / 100;
 800173a:	f507 63c1 	add.w	r3, r7, #1544	; 0x608
 800173e:	2219      	movs	r2, #25
 8001740:	21ff      	movs	r1, #255	; 0xff
 8001742:	4618      	mov	r0, r3
 8001744:	f7ff fde5 	bl	8001312 <relative_average>
 8001748:	eeb0 7a40 	vmov.f32	s14, s0
 800174c:	eddf 6a1c 	vldr	s13, [pc, #112]	; 80017c0 <HAL_ADC_ConvCpltCallback+0x17c>
 8001750:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001754:	f607 2304 	addw	r3, r7, #2564	; 0xa04
 8001758:	edc3 7a00 	vstr	s15, [r3]

		sprintf(
 800175c:	f607 230c 	addw	r3, r7, #2572	; 0xa0c
 8001760:	6818      	ldr	r0, [r3, #0]
 8001762:	f7fe ff11 	bl	8000588 <__aeabi_f2d>
 8001766:	4604      	mov	r4, r0
 8001768:	460d      	mov	r5, r1
 800176a:	f607 2308 	addw	r3, r7, #2568	; 0xa08
 800176e:	6818      	ldr	r0, [r3, #0]
 8001770:	f7fe ff0a 	bl	8000588 <__aeabi_f2d>
 8001774:	4680      	mov	r8, r0
 8001776:	4689      	mov	r9, r1
 8001778:	f607 2304 	addw	r3, r7, #2564	; 0xa04
 800177c:	6818      	ldr	r0, [r3, #0]
 800177e:	f7fe ff03 	bl	8000588 <__aeabi_f2d>
 8001782:	4602      	mov	r2, r0
 8001784:	460b      	mov	r3, r1
 8001786:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800178a:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800178e:	e9cd 4500 	strd	r4, r5, [sp]
 8001792:	2364      	movs	r3, #100	; 0x64
 8001794:	22ff      	movs	r2, #255	; 0xff
 8001796:	490b      	ldr	r1, [pc, #44]	; (80017c4 <HAL_ADC_ConvCpltCallback+0x180>)
 8001798:	480b      	ldr	r0, [pc, #44]	; (80017c8 <HAL_ADC_ConvCpltCallback+0x184>)
 800179a:	f003 fb63 	bl	8004e64 <siprintf>
				msg,
				"Average value over %d samples normalized by %d: v1: %f, v2: %f, v3: %f\r\n",
				ADC_BUF_LEN, 100, v1, v2, v3
		);
		console_log(msg);
 800179e:	480a      	ldr	r0, [pc, #40]	; (80017c8 <HAL_ADC_ConvCpltCallback+0x184>)
 80017a0:	f7ff ff0a 	bl	80015b8 <console_log>
	}




}
 80017a4:	bf00      	nop
 80017a6:	f507 6721 	add.w	r7, r7, #2576	; 0xa10
 80017aa:	46bd      	mov	sp, r7
 80017ac:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80017b0:	20000240 	.word	0x20000240
 80017b4:	20000330 	.word	0x20000330
 80017b8:	200001f8 	.word	0x200001f8
 80017bc:	20000334 	.word	0x20000334
 80017c0:	42c80000 	.word	0x42c80000
 80017c4:	08007360 	.word	0x08007360
 80017c8:	200002cc 	.word	0x200002cc

080017cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017d0:	b672      	cpsid	i
}
 80017d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017d4:	e7fe      	b.n	80017d4 <Error_Handler+0x8>
	...

080017d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b082      	sub	sp, #8
 80017dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017de:	2300      	movs	r3, #0
 80017e0:	607b      	str	r3, [r7, #4]
 80017e2:	4b10      	ldr	r3, [pc, #64]	; (8001824 <HAL_MspInit+0x4c>)
 80017e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017e6:	4a0f      	ldr	r2, [pc, #60]	; (8001824 <HAL_MspInit+0x4c>)
 80017e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017ec:	6453      	str	r3, [r2, #68]	; 0x44
 80017ee:	4b0d      	ldr	r3, [pc, #52]	; (8001824 <HAL_MspInit+0x4c>)
 80017f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017f6:	607b      	str	r3, [r7, #4]
 80017f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017fa:	2300      	movs	r3, #0
 80017fc:	603b      	str	r3, [r7, #0]
 80017fe:	4b09      	ldr	r3, [pc, #36]	; (8001824 <HAL_MspInit+0x4c>)
 8001800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001802:	4a08      	ldr	r2, [pc, #32]	; (8001824 <HAL_MspInit+0x4c>)
 8001804:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001808:	6413      	str	r3, [r2, #64]	; 0x40
 800180a:	4b06      	ldr	r3, [pc, #24]	; (8001824 <HAL_MspInit+0x4c>)
 800180c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800180e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001812:	603b      	str	r3, [r7, #0]
 8001814:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001816:	2007      	movs	r0, #7
 8001818:	f001 fa5a 	bl	8002cd0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800181c:	bf00      	nop
 800181e:	3708      	adds	r7, #8
 8001820:	46bd      	mov	sp, r7
 8001822:	bd80      	pop	{r7, pc}
 8001824:	40023800 	.word	0x40023800

08001828 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b08c      	sub	sp, #48	; 0x30
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001830:	f107 031c 	add.w	r3, r7, #28
 8001834:	2200      	movs	r2, #0
 8001836:	601a      	str	r2, [r3, #0]
 8001838:	605a      	str	r2, [r3, #4]
 800183a:	609a      	str	r2, [r3, #8]
 800183c:	60da      	str	r2, [r3, #12]
 800183e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4a43      	ldr	r2, [pc, #268]	; (8001954 <HAL_ADC_MspInit+0x12c>)
 8001846:	4293      	cmp	r3, r2
 8001848:	d14a      	bne.n	80018e0 <HAL_ADC_MspInit+0xb8>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800184a:	2300      	movs	r3, #0
 800184c:	61bb      	str	r3, [r7, #24]
 800184e:	4b42      	ldr	r3, [pc, #264]	; (8001958 <HAL_ADC_MspInit+0x130>)
 8001850:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001852:	4a41      	ldr	r2, [pc, #260]	; (8001958 <HAL_ADC_MspInit+0x130>)
 8001854:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001858:	6453      	str	r3, [r2, #68]	; 0x44
 800185a:	4b3f      	ldr	r3, [pc, #252]	; (8001958 <HAL_ADC_MspInit+0x130>)
 800185c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800185e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001862:	61bb      	str	r3, [r7, #24]
 8001864:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001866:	2300      	movs	r3, #0
 8001868:	617b      	str	r3, [r7, #20]
 800186a:	4b3b      	ldr	r3, [pc, #236]	; (8001958 <HAL_ADC_MspInit+0x130>)
 800186c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800186e:	4a3a      	ldr	r2, [pc, #232]	; (8001958 <HAL_ADC_MspInit+0x130>)
 8001870:	f043 0304 	orr.w	r3, r3, #4
 8001874:	6313      	str	r3, [r2, #48]	; 0x30
 8001876:	4b38      	ldr	r3, [pc, #224]	; (8001958 <HAL_ADC_MspInit+0x130>)
 8001878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800187a:	f003 0304 	and.w	r3, r3, #4
 800187e:	617b      	str	r3, [r7, #20]
 8001880:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001882:	2300      	movs	r3, #0
 8001884:	613b      	str	r3, [r7, #16]
 8001886:	4b34      	ldr	r3, [pc, #208]	; (8001958 <HAL_ADC_MspInit+0x130>)
 8001888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800188a:	4a33      	ldr	r2, [pc, #204]	; (8001958 <HAL_ADC_MspInit+0x130>)
 800188c:	f043 0301 	orr.w	r3, r3, #1
 8001890:	6313      	str	r3, [r2, #48]	; 0x30
 8001892:	4b31      	ldr	r3, [pc, #196]	; (8001958 <HAL_ADC_MspInit+0x130>)
 8001894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001896:	f003 0301 	and.w	r3, r3, #1
 800189a:	613b      	str	r3, [r7, #16]
 800189c:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_IN11
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = Myoware_Pin;
 800189e:	2302      	movs	r3, #2
 80018a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018a2:	2303      	movs	r3, #3
 80018a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a6:	2300      	movs	r3, #0
 80018a8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(Myoware_GPIO_Port, &GPIO_InitStruct);
 80018aa:	f107 031c 	add.w	r3, r7, #28
 80018ae:	4619      	mov	r1, r3
 80018b0:	482a      	ldr	r0, [pc, #168]	; (800195c <HAL_ADC_MspInit+0x134>)
 80018b2:	f001 fad5 	bl	8002e60 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80018b6:	2310      	movs	r3, #16
 80018b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018ba:	2303      	movs	r3, #3
 80018bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018be:	2300      	movs	r3, #0
 80018c0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018c2:	f107 031c 	add.w	r3, r7, #28
 80018c6:	4619      	mov	r1, r3
 80018c8:	4825      	ldr	r0, [pc, #148]	; (8001960 <HAL_ADC_MspInit+0x138>)
 80018ca:	f001 fac9 	bl	8002e60 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80018ce:	2200      	movs	r2, #0
 80018d0:	2100      	movs	r1, #0
 80018d2:	2012      	movs	r0, #18
 80018d4:	f001 fa07 	bl	8002ce6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80018d8:	2012      	movs	r0, #18
 80018da:	f001 fa20 	bl	8002d1e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 80018de:	e034      	b.n	800194a <HAL_ADC_MspInit+0x122>
  else if(hadc->Instance==ADC2)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	4a1f      	ldr	r2, [pc, #124]	; (8001964 <HAL_ADC_MspInit+0x13c>)
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d12f      	bne.n	800194a <HAL_ADC_MspInit+0x122>
    __HAL_RCC_ADC2_CLK_ENABLE();
 80018ea:	2300      	movs	r3, #0
 80018ec:	60fb      	str	r3, [r7, #12]
 80018ee:	4b1a      	ldr	r3, [pc, #104]	; (8001958 <HAL_ADC_MspInit+0x130>)
 80018f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018f2:	4a19      	ldr	r2, [pc, #100]	; (8001958 <HAL_ADC_MspInit+0x130>)
 80018f4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80018f8:	6453      	str	r3, [r2, #68]	; 0x44
 80018fa:	4b17      	ldr	r3, [pc, #92]	; (8001958 <HAL_ADC_MspInit+0x130>)
 80018fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018fe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001902:	60fb      	str	r3, [r7, #12]
 8001904:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001906:	2300      	movs	r3, #0
 8001908:	60bb      	str	r3, [r7, #8]
 800190a:	4b13      	ldr	r3, [pc, #76]	; (8001958 <HAL_ADC_MspInit+0x130>)
 800190c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800190e:	4a12      	ldr	r2, [pc, #72]	; (8001958 <HAL_ADC_MspInit+0x130>)
 8001910:	f043 0304 	orr.w	r3, r3, #4
 8001914:	6313      	str	r3, [r2, #48]	; 0x30
 8001916:	4b10      	ldr	r3, [pc, #64]	; (8001958 <HAL_ADC_MspInit+0x130>)
 8001918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800191a:	f003 0304 	and.w	r3, r3, #4
 800191e:	60bb      	str	r3, [r7, #8]
 8001920:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001922:	2301      	movs	r3, #1
 8001924:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001926:	2303      	movs	r3, #3
 8001928:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800192a:	2300      	movs	r3, #0
 800192c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800192e:	f107 031c 	add.w	r3, r7, #28
 8001932:	4619      	mov	r1, r3
 8001934:	4809      	ldr	r0, [pc, #36]	; (800195c <HAL_ADC_MspInit+0x134>)
 8001936:	f001 fa93 	bl	8002e60 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800193a:	2200      	movs	r2, #0
 800193c:	2100      	movs	r1, #0
 800193e:	2012      	movs	r0, #18
 8001940:	f001 f9d1 	bl	8002ce6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001944:	2012      	movs	r0, #18
 8001946:	f001 f9ea 	bl	8002d1e <HAL_NVIC_EnableIRQ>
}
 800194a:	bf00      	nop
 800194c:	3730      	adds	r7, #48	; 0x30
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}
 8001952:	bf00      	nop
 8001954:	40012000 	.word	0x40012000
 8001958:	40023800 	.word	0x40023800
 800195c:	40020800 	.word	0x40020800
 8001960:	40020000 	.word	0x40020000
 8001964:	40012100 	.word	0x40012100

08001968 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b08a      	sub	sp, #40	; 0x28
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001970:	f107 0314 	add.w	r3, r7, #20
 8001974:	2200      	movs	r2, #0
 8001976:	601a      	str	r2, [r3, #0]
 8001978:	605a      	str	r2, [r3, #4]
 800197a:	609a      	str	r2, [r3, #8]
 800197c:	60da      	str	r2, [r3, #12]
 800197e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4a19      	ldr	r2, [pc, #100]	; (80019ec <HAL_UART_MspInit+0x84>)
 8001986:	4293      	cmp	r3, r2
 8001988:	d12b      	bne.n	80019e2 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800198a:	2300      	movs	r3, #0
 800198c:	613b      	str	r3, [r7, #16]
 800198e:	4b18      	ldr	r3, [pc, #96]	; (80019f0 <HAL_UART_MspInit+0x88>)
 8001990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001992:	4a17      	ldr	r2, [pc, #92]	; (80019f0 <HAL_UART_MspInit+0x88>)
 8001994:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001998:	6413      	str	r3, [r2, #64]	; 0x40
 800199a:	4b15      	ldr	r3, [pc, #84]	; (80019f0 <HAL_UART_MspInit+0x88>)
 800199c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800199e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019a2:	613b      	str	r3, [r7, #16]
 80019a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019a6:	2300      	movs	r3, #0
 80019a8:	60fb      	str	r3, [r7, #12]
 80019aa:	4b11      	ldr	r3, [pc, #68]	; (80019f0 <HAL_UART_MspInit+0x88>)
 80019ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ae:	4a10      	ldr	r2, [pc, #64]	; (80019f0 <HAL_UART_MspInit+0x88>)
 80019b0:	f043 0301 	orr.w	r3, r3, #1
 80019b4:	6313      	str	r3, [r2, #48]	; 0x30
 80019b6:	4b0e      	ldr	r3, [pc, #56]	; (80019f0 <HAL_UART_MspInit+0x88>)
 80019b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ba:	f003 0301 	and.w	r3, r3, #1
 80019be:	60fb      	str	r3, [r7, #12]
 80019c0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80019c2:	230c      	movs	r3, #12
 80019c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019c6:	2302      	movs	r3, #2
 80019c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ca:	2300      	movs	r3, #0
 80019cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019ce:	2303      	movs	r3, #3
 80019d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80019d2:	2307      	movs	r3, #7
 80019d4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019d6:	f107 0314 	add.w	r3, r7, #20
 80019da:	4619      	mov	r1, r3
 80019dc:	4805      	ldr	r0, [pc, #20]	; (80019f4 <HAL_UART_MspInit+0x8c>)
 80019de:	f001 fa3f 	bl	8002e60 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80019e2:	bf00      	nop
 80019e4:	3728      	adds	r7, #40	; 0x28
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	40004400 	.word	0x40004400
 80019f0:	40023800 	.word	0x40023800
 80019f4:	40020000 	.word	0x40020000

080019f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019f8:	b480      	push	{r7}
 80019fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80019fc:	e7fe      	b.n	80019fc <NMI_Handler+0x4>

080019fe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019fe:	b480      	push	{r7}
 8001a00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a02:	e7fe      	b.n	8001a02 <HardFault_Handler+0x4>

08001a04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a04:	b480      	push	{r7}
 8001a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a08:	e7fe      	b.n	8001a08 <MemManage_Handler+0x4>

08001a0a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a0a:	b480      	push	{r7}
 8001a0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a0e:	e7fe      	b.n	8001a0e <BusFault_Handler+0x4>

08001a10 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a14:	e7fe      	b.n	8001a14 <UsageFault_Handler+0x4>

08001a16 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a16:	b480      	push	{r7}
 8001a18:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a1a:	bf00      	nop
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a22:	4770      	bx	lr

08001a24 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a24:	b480      	push	{r7}
 8001a26:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a28:	bf00      	nop
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a30:	4770      	bx	lr

08001a32 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a32:	b480      	push	{r7}
 8001a34:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a36:	bf00      	nop
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3e:	4770      	bx	lr

08001a40 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a44:	f000 f964 	bl	8001d10 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a48:	bf00      	nop
 8001a4a:	bd80      	pop	{r7, pc}

08001a4c <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 interrupts.
  */
void ADC_IRQHandler(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001a50:	4803      	ldr	r0, [pc, #12]	; (8001a60 <ADC_IRQHandler+0x14>)
 8001a52:	f000 fb71 	bl	8002138 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8001a56:	4803      	ldr	r0, [pc, #12]	; (8001a64 <ADC_IRQHandler+0x18>)
 8001a58:	f000 fb6e 	bl	8002138 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001a5c:	bf00      	nop
 8001a5e:	bd80      	pop	{r7, pc}
 8001a60:	200001f8 	.word	0x200001f8
 8001a64:	20000240 	.word	0x20000240

08001a68 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	af00      	add	r7, sp, #0
	return 1;
 8001a6c:	2301      	movs	r3, #1
}
 8001a6e:	4618      	mov	r0, r3
 8001a70:	46bd      	mov	sp, r7
 8001a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a76:	4770      	bx	lr

08001a78 <_kill>:

int _kill(int pid, int sig)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b082      	sub	sp, #8
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
 8001a80:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001a82:	f002 fd45 	bl	8004510 <__errno>
 8001a86:	4603      	mov	r3, r0
 8001a88:	2216      	movs	r2, #22
 8001a8a:	601a      	str	r2, [r3, #0]
	return -1;
 8001a8c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a90:	4618      	mov	r0, r3
 8001a92:	3708      	adds	r7, #8
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}

08001a98 <_exit>:

void _exit (int status)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b082      	sub	sp, #8
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001aa0:	f04f 31ff 	mov.w	r1, #4294967295
 8001aa4:	6878      	ldr	r0, [r7, #4]
 8001aa6:	f7ff ffe7 	bl	8001a78 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001aaa:	e7fe      	b.n	8001aaa <_exit+0x12>

08001aac <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b086      	sub	sp, #24
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	60f8      	str	r0, [r7, #12]
 8001ab4:	60b9      	str	r1, [r7, #8]
 8001ab6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ab8:	2300      	movs	r3, #0
 8001aba:	617b      	str	r3, [r7, #20]
 8001abc:	e00a      	b.n	8001ad4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001abe:	f3af 8000 	nop.w
 8001ac2:	4601      	mov	r1, r0
 8001ac4:	68bb      	ldr	r3, [r7, #8]
 8001ac6:	1c5a      	adds	r2, r3, #1
 8001ac8:	60ba      	str	r2, [r7, #8]
 8001aca:	b2ca      	uxtb	r2, r1
 8001acc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ace:	697b      	ldr	r3, [r7, #20]
 8001ad0:	3301      	adds	r3, #1
 8001ad2:	617b      	str	r3, [r7, #20]
 8001ad4:	697a      	ldr	r2, [r7, #20]
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	429a      	cmp	r2, r3
 8001ada:	dbf0      	blt.n	8001abe <_read+0x12>
	}

return len;
 8001adc:	687b      	ldr	r3, [r7, #4]
}
 8001ade:	4618      	mov	r0, r3
 8001ae0:	3718      	adds	r7, #24
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}

08001ae6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ae6:	b580      	push	{r7, lr}
 8001ae8:	b086      	sub	sp, #24
 8001aea:	af00      	add	r7, sp, #0
 8001aec:	60f8      	str	r0, [r7, #12]
 8001aee:	60b9      	str	r1, [r7, #8]
 8001af0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001af2:	2300      	movs	r3, #0
 8001af4:	617b      	str	r3, [r7, #20]
 8001af6:	e009      	b.n	8001b0c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001af8:	68bb      	ldr	r3, [r7, #8]
 8001afa:	1c5a      	adds	r2, r3, #1
 8001afc:	60ba      	str	r2, [r7, #8]
 8001afe:	781b      	ldrb	r3, [r3, #0]
 8001b00:	4618      	mov	r0, r3
 8001b02:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b06:	697b      	ldr	r3, [r7, #20]
 8001b08:	3301      	adds	r3, #1
 8001b0a:	617b      	str	r3, [r7, #20]
 8001b0c:	697a      	ldr	r2, [r7, #20]
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	429a      	cmp	r2, r3
 8001b12:	dbf1      	blt.n	8001af8 <_write+0x12>
	}
	return len;
 8001b14:	687b      	ldr	r3, [r7, #4]
}
 8001b16:	4618      	mov	r0, r3
 8001b18:	3718      	adds	r7, #24
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd80      	pop	{r7, pc}

08001b1e <_close>:

int _close(int file)
{
 8001b1e:	b480      	push	{r7}
 8001b20:	b083      	sub	sp, #12
 8001b22:	af00      	add	r7, sp, #0
 8001b24:	6078      	str	r0, [r7, #4]
	return -1;
 8001b26:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	370c      	adds	r7, #12
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b34:	4770      	bx	lr

08001b36 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b36:	b480      	push	{r7}
 8001b38:	b083      	sub	sp, #12
 8001b3a:	af00      	add	r7, sp, #0
 8001b3c:	6078      	str	r0, [r7, #4]
 8001b3e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b46:	605a      	str	r2, [r3, #4]
	return 0;
 8001b48:	2300      	movs	r3, #0
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	370c      	adds	r7, #12
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b54:	4770      	bx	lr

08001b56 <_isatty>:

int _isatty(int file)
{
 8001b56:	b480      	push	{r7}
 8001b58:	b083      	sub	sp, #12
 8001b5a:	af00      	add	r7, sp, #0
 8001b5c:	6078      	str	r0, [r7, #4]
	return 1;
 8001b5e:	2301      	movs	r3, #1
}
 8001b60:	4618      	mov	r0, r3
 8001b62:	370c      	adds	r7, #12
 8001b64:	46bd      	mov	sp, r7
 8001b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6a:	4770      	bx	lr

08001b6c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	b085      	sub	sp, #20
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	60f8      	str	r0, [r7, #12]
 8001b74:	60b9      	str	r1, [r7, #8]
 8001b76:	607a      	str	r2, [r7, #4]
	return 0;
 8001b78:	2300      	movs	r3, #0
}
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	3714      	adds	r7, #20
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b84:	4770      	bx	lr
	...

08001b88 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b086      	sub	sp, #24
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b90:	4a14      	ldr	r2, [pc, #80]	; (8001be4 <_sbrk+0x5c>)
 8001b92:	4b15      	ldr	r3, [pc, #84]	; (8001be8 <_sbrk+0x60>)
 8001b94:	1ad3      	subs	r3, r2, r3
 8001b96:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b98:	697b      	ldr	r3, [r7, #20]
 8001b9a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b9c:	4b13      	ldr	r3, [pc, #76]	; (8001bec <_sbrk+0x64>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d102      	bne.n	8001baa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001ba4:	4b11      	ldr	r3, [pc, #68]	; (8001bec <_sbrk+0x64>)
 8001ba6:	4a12      	ldr	r2, [pc, #72]	; (8001bf0 <_sbrk+0x68>)
 8001ba8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001baa:	4b10      	ldr	r3, [pc, #64]	; (8001bec <_sbrk+0x64>)
 8001bac:	681a      	ldr	r2, [r3, #0]
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	4413      	add	r3, r2
 8001bb2:	693a      	ldr	r2, [r7, #16]
 8001bb4:	429a      	cmp	r2, r3
 8001bb6:	d207      	bcs.n	8001bc8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001bb8:	f002 fcaa 	bl	8004510 <__errno>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	220c      	movs	r2, #12
 8001bc0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bc2:	f04f 33ff 	mov.w	r3, #4294967295
 8001bc6:	e009      	b.n	8001bdc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bc8:	4b08      	ldr	r3, [pc, #32]	; (8001bec <_sbrk+0x64>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bce:	4b07      	ldr	r3, [pc, #28]	; (8001bec <_sbrk+0x64>)
 8001bd0:	681a      	ldr	r2, [r3, #0]
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	4413      	add	r3, r2
 8001bd6:	4a05      	ldr	r2, [pc, #20]	; (8001bec <_sbrk+0x64>)
 8001bd8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001bda:	68fb      	ldr	r3, [r7, #12]
}
 8001bdc:	4618      	mov	r0, r3
 8001bde:	3718      	adds	r7, #24
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}
 8001be4:	20020000 	.word	0x20020000
 8001be8:	00000400 	.word	0x00000400
 8001bec:	20000534 	.word	0x20000534
 8001bf0:	20000550 	.word	0x20000550

08001bf4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001bf8:	4b06      	ldr	r3, [pc, #24]	; (8001c14 <SystemInit+0x20>)
 8001bfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001bfe:	4a05      	ldr	r2, [pc, #20]	; (8001c14 <SystemInit+0x20>)
 8001c00:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c04:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c08:	bf00      	nop
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c10:	4770      	bx	lr
 8001c12:	bf00      	nop
 8001c14:	e000ed00 	.word	0xe000ed00

08001c18 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001c18:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001c50 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001c1c:	480d      	ldr	r0, [pc, #52]	; (8001c54 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001c1e:	490e      	ldr	r1, [pc, #56]	; (8001c58 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001c20:	4a0e      	ldr	r2, [pc, #56]	; (8001c5c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001c22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c24:	e002      	b.n	8001c2c <LoopCopyDataInit>

08001c26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c2a:	3304      	adds	r3, #4

08001c2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c30:	d3f9      	bcc.n	8001c26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c32:	4a0b      	ldr	r2, [pc, #44]	; (8001c60 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001c34:	4c0b      	ldr	r4, [pc, #44]	; (8001c64 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001c36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c38:	e001      	b.n	8001c3e <LoopFillZerobss>

08001c3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c3c:	3204      	adds	r2, #4

08001c3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c40:	d3fb      	bcc.n	8001c3a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001c42:	f7ff ffd7 	bl	8001bf4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c46:	f002 fc69 	bl	800451c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c4a:	f7ff f94f 	bl	8000eec <main>
  bx  lr    
 8001c4e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001c50:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001c54:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c58:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001c5c:	080077ac 	.word	0x080077ac
  ldr r2, =_sbss
 8001c60:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001c64:	2000054c 	.word	0x2000054c

08001c68 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c68:	e7fe      	b.n	8001c68 <CAN1_RX0_IRQHandler>
	...

08001c6c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001c70:	4b0e      	ldr	r3, [pc, #56]	; (8001cac <HAL_Init+0x40>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	4a0d      	ldr	r2, [pc, #52]	; (8001cac <HAL_Init+0x40>)
 8001c76:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c7a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001c7c:	4b0b      	ldr	r3, [pc, #44]	; (8001cac <HAL_Init+0x40>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4a0a      	ldr	r2, [pc, #40]	; (8001cac <HAL_Init+0x40>)
 8001c82:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001c86:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c88:	4b08      	ldr	r3, [pc, #32]	; (8001cac <HAL_Init+0x40>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	4a07      	ldr	r2, [pc, #28]	; (8001cac <HAL_Init+0x40>)
 8001c8e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c92:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c94:	2003      	movs	r0, #3
 8001c96:	f001 f81b 	bl	8002cd0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c9a:	2000      	movs	r0, #0
 8001c9c:	f000 f808 	bl	8001cb0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ca0:	f7ff fd9a 	bl	80017d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ca4:	2300      	movs	r3, #0
}
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	40023c00 	.word	0x40023c00

08001cb0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b082      	sub	sp, #8
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001cb8:	4b12      	ldr	r3, [pc, #72]	; (8001d04 <HAL_InitTick+0x54>)
 8001cba:	681a      	ldr	r2, [r3, #0]
 8001cbc:	4b12      	ldr	r3, [pc, #72]	; (8001d08 <HAL_InitTick+0x58>)
 8001cbe:	781b      	ldrb	r3, [r3, #0]
 8001cc0:	4619      	mov	r1, r3
 8001cc2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001cc6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001cca:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cce:	4618      	mov	r0, r3
 8001cd0:	f001 f833 	bl	8002d3a <HAL_SYSTICK_Config>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d001      	beq.n	8001cde <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001cda:	2301      	movs	r3, #1
 8001cdc:	e00e      	b.n	8001cfc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	2b0f      	cmp	r3, #15
 8001ce2:	d80a      	bhi.n	8001cfa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	6879      	ldr	r1, [r7, #4]
 8001ce8:	f04f 30ff 	mov.w	r0, #4294967295
 8001cec:	f000 fffb 	bl	8002ce6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001cf0:	4a06      	ldr	r2, [pc, #24]	; (8001d0c <HAL_InitTick+0x5c>)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	e000      	b.n	8001cfc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001cfa:	2301      	movs	r3, #1
}
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	3708      	adds	r7, #8
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bd80      	pop	{r7, pc}
 8001d04:	20000000 	.word	0x20000000
 8001d08:	20000008 	.word	0x20000008
 8001d0c:	20000004 	.word	0x20000004

08001d10 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d10:	b480      	push	{r7}
 8001d12:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d14:	4b06      	ldr	r3, [pc, #24]	; (8001d30 <HAL_IncTick+0x20>)
 8001d16:	781b      	ldrb	r3, [r3, #0]
 8001d18:	461a      	mov	r2, r3
 8001d1a:	4b06      	ldr	r3, [pc, #24]	; (8001d34 <HAL_IncTick+0x24>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	4413      	add	r3, r2
 8001d20:	4a04      	ldr	r2, [pc, #16]	; (8001d34 <HAL_IncTick+0x24>)
 8001d22:	6013      	str	r3, [r2, #0]
}
 8001d24:	bf00      	nop
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr
 8001d2e:	bf00      	nop
 8001d30:	20000008 	.word	0x20000008
 8001d34:	20000538 	.word	0x20000538

08001d38 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	af00      	add	r7, sp, #0
  return uwTick;
 8001d3c:	4b03      	ldr	r3, [pc, #12]	; (8001d4c <HAL_GetTick+0x14>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
}
 8001d40:	4618      	mov	r0, r3
 8001d42:	46bd      	mov	sp, r7
 8001d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d48:	4770      	bx	lr
 8001d4a:	bf00      	nop
 8001d4c:	20000538 	.word	0x20000538

08001d50 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b084      	sub	sp, #16
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d101      	bne.n	8001d66 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001d62:	2301      	movs	r3, #1
 8001d64:	e033      	b.n	8001dce <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d109      	bne.n	8001d82 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001d6e:	6878      	ldr	r0, [r7, #4]
 8001d70:	f7ff fd5a 	bl	8001828 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	2200      	movs	r2, #0
 8001d78:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d86:	f003 0310 	and.w	r3, r3, #16
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d118      	bne.n	8001dc0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d92:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001d96:	f023 0302 	bic.w	r3, r3, #2
 8001d9a:	f043 0202 	orr.w	r2, r3, #2
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001da2:	6878      	ldr	r0, [r7, #4]
 8001da4:	f000 fd3c 	bl	8002820 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	2200      	movs	r2, #0
 8001dac:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001db2:	f023 0303 	bic.w	r3, r3, #3
 8001db6:	f043 0201 	orr.w	r2, r3, #1
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	641a      	str	r2, [r3, #64]	; 0x40
 8001dbe:	e001      	b.n	8001dc4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001dc0:	2301      	movs	r3, #1
 8001dc2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001dcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dce:	4618      	mov	r0, r3
 8001dd0:	3710      	adds	r7, #16
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}
	...

08001dd8 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b085      	sub	sp, #20
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001de0:	2300      	movs	r3, #0
 8001de2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001dea:	2b01      	cmp	r3, #1
 8001dec:	d101      	bne.n	8001df2 <HAL_ADC_Start+0x1a>
 8001dee:	2302      	movs	r3, #2
 8001df0:	e0b2      	b.n	8001f58 <HAL_ADC_Start+0x180>
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	2201      	movs	r2, #1
 8001df6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	689b      	ldr	r3, [r3, #8]
 8001e00:	f003 0301 	and.w	r3, r3, #1
 8001e04:	2b01      	cmp	r3, #1
 8001e06:	d018      	beq.n	8001e3a <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	689a      	ldr	r2, [r3, #8]
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f042 0201 	orr.w	r2, r2, #1
 8001e16:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001e18:	4b52      	ldr	r3, [pc, #328]	; (8001f64 <HAL_ADC_Start+0x18c>)
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4a52      	ldr	r2, [pc, #328]	; (8001f68 <HAL_ADC_Start+0x190>)
 8001e1e:	fba2 2303 	umull	r2, r3, r2, r3
 8001e22:	0c9a      	lsrs	r2, r3, #18
 8001e24:	4613      	mov	r3, r2
 8001e26:	005b      	lsls	r3, r3, #1
 8001e28:	4413      	add	r3, r2
 8001e2a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001e2c:	e002      	b.n	8001e34 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001e2e:	68bb      	ldr	r3, [r7, #8]
 8001e30:	3b01      	subs	r3, #1
 8001e32:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001e34:	68bb      	ldr	r3, [r7, #8]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d1f9      	bne.n	8001e2e <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	689b      	ldr	r3, [r3, #8]
 8001e40:	f003 0301 	and.w	r3, r3, #1
 8001e44:	2b01      	cmp	r3, #1
 8001e46:	d17a      	bne.n	8001f3e <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e4c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001e50:	f023 0301 	bic.w	r3, r3, #1
 8001e54:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d007      	beq.n	8001e7a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e6e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001e72:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e7e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e82:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e86:	d106      	bne.n	8001e96 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e8c:	f023 0206 	bic.w	r2, r3, #6
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	645a      	str	r2, [r3, #68]	; 0x44
 8001e94:	e002      	b.n	8001e9c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	2200      	movs	r2, #0
 8001e9a:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001ea4:	4b31      	ldr	r3, [pc, #196]	; (8001f6c <HAL_ADC_Start+0x194>)
 8001ea6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001eb0:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	685b      	ldr	r3, [r3, #4]
 8001eb6:	f003 031f 	and.w	r3, r3, #31
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d12a      	bne.n	8001f14 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	4a2b      	ldr	r2, [pc, #172]	; (8001f70 <HAL_ADC_Start+0x198>)
 8001ec4:	4293      	cmp	r3, r2
 8001ec6:	d015      	beq.n	8001ef4 <HAL_ADC_Start+0x11c>
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	4a29      	ldr	r2, [pc, #164]	; (8001f74 <HAL_ADC_Start+0x19c>)
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	d105      	bne.n	8001ede <HAL_ADC_Start+0x106>
 8001ed2:	4b26      	ldr	r3, [pc, #152]	; (8001f6c <HAL_ADC_Start+0x194>)
 8001ed4:	685b      	ldr	r3, [r3, #4]
 8001ed6:	f003 031f 	and.w	r3, r3, #31
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d00a      	beq.n	8001ef4 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	4a25      	ldr	r2, [pc, #148]	; (8001f78 <HAL_ADC_Start+0x1a0>)
 8001ee4:	4293      	cmp	r3, r2
 8001ee6:	d136      	bne.n	8001f56 <HAL_ADC_Start+0x17e>
 8001ee8:	4b20      	ldr	r3, [pc, #128]	; (8001f6c <HAL_ADC_Start+0x194>)
 8001eea:	685b      	ldr	r3, [r3, #4]
 8001eec:	f003 0310 	and.w	r3, r3, #16
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d130      	bne.n	8001f56 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	689b      	ldr	r3, [r3, #8]
 8001efa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d129      	bne.n	8001f56 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	689a      	ldr	r2, [r3, #8]
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001f10:	609a      	str	r2, [r3, #8]
 8001f12:	e020      	b.n	8001f56 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	4a15      	ldr	r2, [pc, #84]	; (8001f70 <HAL_ADC_Start+0x198>)
 8001f1a:	4293      	cmp	r3, r2
 8001f1c:	d11b      	bne.n	8001f56 <HAL_ADC_Start+0x17e>
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	689b      	ldr	r3, [r3, #8]
 8001f24:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d114      	bne.n	8001f56 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	689a      	ldr	r2, [r3, #8]
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001f3a:	609a      	str	r2, [r3, #8]
 8001f3c:	e00b      	b.n	8001f56 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f42:	f043 0210 	orr.w	r2, r3, #16
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f4e:	f043 0201 	orr.w	r2, r3, #1
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001f56:	2300      	movs	r3, #0
}
 8001f58:	4618      	mov	r0, r3
 8001f5a:	3714      	adds	r7, #20
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f62:	4770      	bx	lr
 8001f64:	20000000 	.word	0x20000000
 8001f68:	431bde83 	.word	0x431bde83
 8001f6c:	40012300 	.word	0x40012300
 8001f70:	40012000 	.word	0x40012000
 8001f74:	40012100 	.word	0x40012100
 8001f78:	40012200 	.word	0x40012200

08001f7c <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	b085      	sub	sp, #20
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001f84:	2300      	movs	r3, #0
 8001f86:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001f8e:	2b01      	cmp	r3, #1
 8001f90:	d101      	bne.n	8001f96 <HAL_ADC_Start_IT+0x1a>
 8001f92:	2302      	movs	r3, #2
 8001f94:	e0bd      	b.n	8002112 <HAL_ADC_Start_IT+0x196>
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	2201      	movs	r2, #1
 8001f9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	689b      	ldr	r3, [r3, #8]
 8001fa4:	f003 0301 	and.w	r3, r3, #1
 8001fa8:	2b01      	cmp	r3, #1
 8001faa:	d018      	beq.n	8001fde <HAL_ADC_Start_IT+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	689a      	ldr	r2, [r3, #8]
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f042 0201 	orr.w	r2, r2, #1
 8001fba:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001fbc:	4b58      	ldr	r3, [pc, #352]	; (8002120 <HAL_ADC_Start_IT+0x1a4>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4a58      	ldr	r2, [pc, #352]	; (8002124 <HAL_ADC_Start_IT+0x1a8>)
 8001fc2:	fba2 2303 	umull	r2, r3, r2, r3
 8001fc6:	0c9a      	lsrs	r2, r3, #18
 8001fc8:	4613      	mov	r3, r2
 8001fca:	005b      	lsls	r3, r3, #1
 8001fcc:	4413      	add	r3, r2
 8001fce:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001fd0:	e002      	b.n	8001fd8 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8001fd2:	68bb      	ldr	r3, [r7, #8]
 8001fd4:	3b01      	subs	r3, #1
 8001fd6:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001fd8:	68bb      	ldr	r3, [r7, #8]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d1f9      	bne.n	8001fd2 <HAL_ADC_Start_IT+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	689b      	ldr	r3, [r3, #8]
 8001fe4:	f003 0301 	and.w	r3, r3, #1
 8001fe8:	2b01      	cmp	r3, #1
 8001fea:	f040 8085 	bne.w	80020f8 <HAL_ADC_Start_IT+0x17c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ff2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001ff6:	f023 0301 	bic.w	r3, r3, #1
 8001ffa:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	685b      	ldr	r3, [r3, #4]
 8002008:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800200c:	2b00      	cmp	r3, #0
 800200e:	d007      	beq.n	8002020 <HAL_ADC_Start_IT+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002014:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002018:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002024:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002028:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800202c:	d106      	bne.n	800203c <HAL_ADC_Start_IT+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002032:	f023 0206 	bic.w	r2, r3, #6
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	645a      	str	r2, [r3, #68]	; 0x44
 800203a:	e002      	b.n	8002042 <HAL_ADC_Start_IT+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	2200      	movs	r2, #0
 8002040:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	2200      	movs	r2, #0
 8002046:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800204a:	4b37      	ldr	r3, [pc, #220]	; (8002128 <HAL_ADC_Start_IT+0x1ac>)
 800204c:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002056:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	687a      	ldr	r2, [r7, #4]
 8002060:	6812      	ldr	r2, [r2, #0]
 8002062:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002066:	f043 0320 	orr.w	r3, r3, #32
 800206a:	6053      	str	r3, [r2, #4]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	f003 031f 	and.w	r3, r3, #31
 8002074:	2b00      	cmp	r3, #0
 8002076:	d12a      	bne.n	80020ce <HAL_ADC_Start_IT+0x152>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	4a2b      	ldr	r2, [pc, #172]	; (800212c <HAL_ADC_Start_IT+0x1b0>)
 800207e:	4293      	cmp	r3, r2
 8002080:	d015      	beq.n	80020ae <HAL_ADC_Start_IT+0x132>
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	4a2a      	ldr	r2, [pc, #168]	; (8002130 <HAL_ADC_Start_IT+0x1b4>)
 8002088:	4293      	cmp	r3, r2
 800208a:	d105      	bne.n	8002098 <HAL_ADC_Start_IT+0x11c>
 800208c:	4b26      	ldr	r3, [pc, #152]	; (8002128 <HAL_ADC_Start_IT+0x1ac>)
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	f003 031f 	and.w	r3, r3, #31
 8002094:	2b00      	cmp	r3, #0
 8002096:	d00a      	beq.n	80020ae <HAL_ADC_Start_IT+0x132>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	4a25      	ldr	r2, [pc, #148]	; (8002134 <HAL_ADC_Start_IT+0x1b8>)
 800209e:	4293      	cmp	r3, r2
 80020a0:	d136      	bne.n	8002110 <HAL_ADC_Start_IT+0x194>
 80020a2:	4b21      	ldr	r3, [pc, #132]	; (8002128 <HAL_ADC_Start_IT+0x1ac>)
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	f003 0310 	and.w	r3, r3, #16
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d130      	bne.n	8002110 <HAL_ADC_Start_IT+0x194>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	689b      	ldr	r3, [r3, #8]
 80020b4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d129      	bne.n	8002110 <HAL_ADC_Start_IT+0x194>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	689a      	ldr	r2, [r3, #8]
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80020ca:	609a      	str	r2, [r3, #8]
 80020cc:	e020      	b.n	8002110 <HAL_ADC_Start_IT+0x194>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	4a16      	ldr	r2, [pc, #88]	; (800212c <HAL_ADC_Start_IT+0x1b0>)
 80020d4:	4293      	cmp	r3, r2
 80020d6:	d11b      	bne.n	8002110 <HAL_ADC_Start_IT+0x194>
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	689b      	ldr	r3, [r3, #8]
 80020de:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d114      	bne.n	8002110 <HAL_ADC_Start_IT+0x194>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	689a      	ldr	r2, [r3, #8]
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80020f4:	609a      	str	r2, [r3, #8]
 80020f6:	e00b      	b.n	8002110 <HAL_ADC_Start_IT+0x194>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020fc:	f043 0210 	orr.w	r2, r3, #16
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002108:	f043 0201 	orr.w	r2, r3, #1
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002110:	2300      	movs	r3, #0
}
 8002112:	4618      	mov	r0, r3
 8002114:	3714      	adds	r7, #20
 8002116:	46bd      	mov	sp, r7
 8002118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211c:	4770      	bx	lr
 800211e:	bf00      	nop
 8002120:	20000000 	.word	0x20000000
 8002124:	431bde83 	.word	0x431bde83
 8002128:	40012300 	.word	0x40012300
 800212c:	40012000 	.word	0x40012000
 8002130:	40012100 	.word	0x40012100
 8002134:	40012200 	.word	0x40012200

08002138 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b086      	sub	sp, #24
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002140:	2300      	movs	r3, #0
 8002142:	617b      	str	r3, [r7, #20]
 8002144:	2300      	movs	r3, #0
 8002146:	613b      	str	r3, [r7, #16]
  
  uint32_t tmp_sr = hadc->Instance->SR;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	685b      	ldr	r3, [r3, #4]
 8002156:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	f003 0302 	and.w	r3, r3, #2
 800215e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8002160:	68bb      	ldr	r3, [r7, #8]
 8002162:	f003 0320 	and.w	r3, r3, #32
 8002166:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8002168:	697b      	ldr	r3, [r7, #20]
 800216a:	2b00      	cmp	r3, #0
 800216c:	d049      	beq.n	8002202 <HAL_ADC_IRQHandler+0xca>
 800216e:	693b      	ldr	r3, [r7, #16]
 8002170:	2b00      	cmp	r3, #0
 8002172:	d046      	beq.n	8002202 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002178:	f003 0310 	and.w	r3, r3, #16
 800217c:	2b00      	cmp	r3, #0
 800217e:	d105      	bne.n	800218c <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002184:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	689b      	ldr	r3, [r3, #8]
 8002192:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002196:	2b00      	cmp	r3, #0
 8002198:	d12b      	bne.n	80021f2 <HAL_ADC_IRQHandler+0xba>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d127      	bne.n	80021f2 <HAL_ADC_IRQHandler+0xba>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021a8:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d006      	beq.n	80021be <HAL_ADC_IRQHandler+0x86>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	689b      	ldr	r3, [r3, #8]
 80021b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d119      	bne.n	80021f2 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	685a      	ldr	r2, [r3, #4]
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f022 0220 	bic.w	r2, r2, #32
 80021cc:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021d2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021de:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d105      	bne.n	80021f2 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ea:	f043 0201 	orr.w	r2, r3, #1
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80021f2:	6878      	ldr	r0, [r7, #4]
 80021f4:	f7ff fa26 	bl	8001644 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f06f 0212 	mvn.w	r2, #18
 8002200:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	f003 0304 	and.w	r3, r3, #4
 8002208:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 800220a:	68bb      	ldr	r3, [r7, #8]
 800220c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002210:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8002212:	697b      	ldr	r3, [r7, #20]
 8002214:	2b00      	cmp	r3, #0
 8002216:	d057      	beq.n	80022c8 <HAL_ADC_IRQHandler+0x190>
 8002218:	693b      	ldr	r3, [r7, #16]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d054      	beq.n	80022c8 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002222:	f003 0310 	and.w	r3, r3, #16
 8002226:	2b00      	cmp	r3, #0
 8002228:	d105      	bne.n	8002236 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800222e:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	689b      	ldr	r3, [r3, #8]
 800223c:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002240:	2b00      	cmp	r3, #0
 8002242:	d139      	bne.n	80022b8 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800224a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800224e:	2b00      	cmp	r3, #0
 8002250:	d006      	beq.n	8002260 <HAL_ADC_IRQHandler+0x128>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	689b      	ldr	r3, [r3, #8]
 8002258:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800225c:	2b00      	cmp	r3, #0
 800225e:	d12b      	bne.n	80022b8 <HAL_ADC_IRQHandler+0x180>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	685b      	ldr	r3, [r3, #4]
 8002266:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800226a:	2b00      	cmp	r3, #0
 800226c:	d124      	bne.n	80022b8 <HAL_ADC_IRQHandler+0x180>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	689b      	ldr	r3, [r3, #8]
 8002274:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002278:	2b00      	cmp	r3, #0
 800227a:	d11d      	bne.n	80022b8 <HAL_ADC_IRQHandler+0x180>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002280:	2b00      	cmp	r3, #0
 8002282:	d119      	bne.n	80022b8 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	685a      	ldr	r2, [r3, #4]
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002292:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002298:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d105      	bne.n	80022b8 <HAL_ADC_IRQHandler+0x180>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022b0:	f043 0201 	orr.w	r2, r3, #1
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80022b8:	6878      	ldr	r0, [r7, #4]
 80022ba:	f000 fc2f 	bl	8002b1c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f06f 020c 	mvn.w	r2, #12
 80022c6:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = tmp_sr & ADC_FLAG_AWD;
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	f003 0301 	and.w	r3, r3, #1
 80022ce:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 80022d0:	68bb      	ldr	r3, [r7, #8]
 80022d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022d6:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 80022d8:	697b      	ldr	r3, [r7, #20]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d017      	beq.n	800230e <HAL_ADC_IRQHandler+0x1d6>
 80022de:	693b      	ldr	r3, [r7, #16]
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d014      	beq.n	800230e <HAL_ADC_IRQHandler+0x1d6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f003 0301 	and.w	r3, r3, #1
 80022ee:	2b01      	cmp	r3, #1
 80022f0:	d10d      	bne.n	800230e <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022f6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80022fe:	6878      	ldr	r0, [r7, #4]
 8002300:	f000 f947 	bl	8002592 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f06f 0201 	mvn.w	r2, #1
 800230c:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = tmp_sr & ADC_FLAG_OVR;
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	f003 0320 	and.w	r3, r3, #32
 8002314:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8002316:	68bb      	ldr	r3, [r7, #8]
 8002318:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800231c:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 800231e:	697b      	ldr	r3, [r7, #20]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d015      	beq.n	8002350 <HAL_ADC_IRQHandler+0x218>
 8002324:	693b      	ldr	r3, [r7, #16]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d012      	beq.n	8002350 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800232e:	f043 0202 	orr.w	r2, r3, #2
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f06f 0220 	mvn.w	r2, #32
 800233e:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002340:	6878      	ldr	r0, [r7, #4]
 8002342:	f000 f930 	bl	80025a6 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f06f 0220 	mvn.w	r2, #32
 800234e:	601a      	str	r2, [r3, #0]
  }
}
 8002350:	bf00      	nop
 8002352:	3718      	adds	r7, #24
 8002354:	46bd      	mov	sp, r7
 8002356:	bd80      	pop	{r7, pc}

08002358 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b086      	sub	sp, #24
 800235c:	af00      	add	r7, sp, #0
 800235e:	60f8      	str	r0, [r7, #12]
 8002360:	60b9      	str	r1, [r7, #8]
 8002362:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002364:	2300      	movs	r3, #0
 8002366:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800236e:	2b01      	cmp	r3, #1
 8002370:	d101      	bne.n	8002376 <HAL_ADC_Start_DMA+0x1e>
 8002372:	2302      	movs	r3, #2
 8002374:	e0e9      	b.n	800254a <HAL_ADC_Start_DMA+0x1f2>
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	2201      	movs	r2, #1
 800237a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	689b      	ldr	r3, [r3, #8]
 8002384:	f003 0301 	and.w	r3, r3, #1
 8002388:	2b01      	cmp	r3, #1
 800238a:	d018      	beq.n	80023be <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	689a      	ldr	r2, [r3, #8]
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f042 0201 	orr.w	r2, r2, #1
 800239a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800239c:	4b6d      	ldr	r3, [pc, #436]	; (8002554 <HAL_ADC_Start_DMA+0x1fc>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a6d      	ldr	r2, [pc, #436]	; (8002558 <HAL_ADC_Start_DMA+0x200>)
 80023a2:	fba2 2303 	umull	r2, r3, r2, r3
 80023a6:	0c9a      	lsrs	r2, r3, #18
 80023a8:	4613      	mov	r3, r2
 80023aa:	005b      	lsls	r3, r3, #1
 80023ac:	4413      	add	r3, r2
 80023ae:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80023b0:	e002      	b.n	80023b8 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 80023b2:	693b      	ldr	r3, [r7, #16]
 80023b4:	3b01      	subs	r3, #1
 80023b6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 80023b8:	693b      	ldr	r3, [r7, #16]
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d1f9      	bne.n	80023b2 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	689b      	ldr	r3, [r3, #8]
 80023c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80023c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80023cc:	d107      	bne.n	80023de <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	689a      	ldr	r2, [r3, #8]
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80023dc:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	689b      	ldr	r3, [r3, #8]
 80023e4:	f003 0301 	and.w	r3, r3, #1
 80023e8:	2b01      	cmp	r3, #1
 80023ea:	f040 80a1 	bne.w	8002530 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023f2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80023f6:	f023 0301 	bic.w	r3, r3, #1
 80023fa:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	685b      	ldr	r3, [r3, #4]
 8002408:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800240c:	2b00      	cmp	r3, #0
 800240e:	d007      	beq.n	8002420 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002414:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002418:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002424:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002428:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800242c:	d106      	bne.n	800243c <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002432:	f023 0206 	bic.w	r2, r3, #6
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	645a      	str	r2, [r3, #68]	; 0x44
 800243a:	e002      	b.n	8002442 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	2200      	movs	r2, #0
 8002440:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	2200      	movs	r2, #0
 8002446:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800244a:	4b44      	ldr	r3, [pc, #272]	; (800255c <HAL_ADC_Start_DMA+0x204>)
 800244c:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002452:	4a43      	ldr	r2, [pc, #268]	; (8002560 <HAL_ADC_Start_DMA+0x208>)
 8002454:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800245a:	4a42      	ldr	r2, [pc, #264]	; (8002564 <HAL_ADC_Start_DMA+0x20c>)
 800245c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002462:	4a41      	ldr	r2, [pc, #260]	; (8002568 <HAL_ADC_Start_DMA+0x210>)
 8002464:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800246e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	685a      	ldr	r2, [r3, #4]
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800247e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	689a      	ldr	r2, [r3, #8]
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800248e:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	334c      	adds	r3, #76	; 0x4c
 800249a:	4619      	mov	r1, r3
 800249c:	68ba      	ldr	r2, [r7, #8]
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	f000 fc57 	bl	8002d52 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80024a4:	697b      	ldr	r3, [r7, #20]
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	f003 031f 	and.w	r3, r3, #31
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d12a      	bne.n	8002506 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a2d      	ldr	r2, [pc, #180]	; (800256c <HAL_ADC_Start_DMA+0x214>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d015      	beq.n	80024e6 <HAL_ADC_Start_DMA+0x18e>
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	4a2c      	ldr	r2, [pc, #176]	; (8002570 <HAL_ADC_Start_DMA+0x218>)
 80024c0:	4293      	cmp	r3, r2
 80024c2:	d105      	bne.n	80024d0 <HAL_ADC_Start_DMA+0x178>
 80024c4:	4b25      	ldr	r3, [pc, #148]	; (800255c <HAL_ADC_Start_DMA+0x204>)
 80024c6:	685b      	ldr	r3, [r3, #4]
 80024c8:	f003 031f 	and.w	r3, r3, #31
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d00a      	beq.n	80024e6 <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	4a27      	ldr	r2, [pc, #156]	; (8002574 <HAL_ADC_Start_DMA+0x21c>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d136      	bne.n	8002548 <HAL_ADC_Start_DMA+0x1f0>
 80024da:	4b20      	ldr	r3, [pc, #128]	; (800255c <HAL_ADC_Start_DMA+0x204>)
 80024dc:	685b      	ldr	r3, [r3, #4]
 80024de:	f003 0310 	and.w	r3, r3, #16
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d130      	bne.n	8002548 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	689b      	ldr	r3, [r3, #8]
 80024ec:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d129      	bne.n	8002548 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	689a      	ldr	r2, [r3, #8]
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002502:	609a      	str	r2, [r3, #8]
 8002504:	e020      	b.n	8002548 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4a18      	ldr	r2, [pc, #96]	; (800256c <HAL_ADC_Start_DMA+0x214>)
 800250c:	4293      	cmp	r3, r2
 800250e:	d11b      	bne.n	8002548 <HAL_ADC_Start_DMA+0x1f0>
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	689b      	ldr	r3, [r3, #8]
 8002516:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800251a:	2b00      	cmp	r3, #0
 800251c:	d114      	bne.n	8002548 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	689a      	ldr	r2, [r3, #8]
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800252c:	609a      	str	r2, [r3, #8]
 800252e:	e00b      	b.n	8002548 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002534:	f043 0210 	orr.w	r2, r3, #16
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002540:	f043 0201 	orr.w	r2, r3, #1
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002548:	2300      	movs	r3, #0
}
 800254a:	4618      	mov	r0, r3
 800254c:	3718      	adds	r7, #24
 800254e:	46bd      	mov	sp, r7
 8002550:	bd80      	pop	{r7, pc}
 8002552:	bf00      	nop
 8002554:	20000000 	.word	0x20000000
 8002558:	431bde83 	.word	0x431bde83
 800255c:	40012300 	.word	0x40012300
 8002560:	08002a19 	.word	0x08002a19
 8002564:	08002ad3 	.word	0x08002ad3
 8002568:	08002aef 	.word	0x08002aef
 800256c:	40012000 	.word	0x40012000
 8002570:	40012100 	.word	0x40012100
 8002574:	40012200 	.word	0x40012200

08002578 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8002578:	b480      	push	{r7}
 800257a:	b083      	sub	sp, #12
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002586:	4618      	mov	r0, r3
 8002588:	370c      	adds	r7, #12
 800258a:	46bd      	mov	sp, r7
 800258c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002590:	4770      	bx	lr

08002592 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002592:	b480      	push	{r7}
 8002594:	b083      	sub	sp, #12
 8002596:	af00      	add	r7, sp, #0
 8002598:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 800259a:	bf00      	nop
 800259c:	370c      	adds	r7, #12
 800259e:	46bd      	mov	sp, r7
 80025a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a4:	4770      	bx	lr

080025a6 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80025a6:	b480      	push	{r7}
 80025a8:	b083      	sub	sp, #12
 80025aa:	af00      	add	r7, sp, #0
 80025ac:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80025ae:	bf00      	nop
 80025b0:	370c      	adds	r7, #12
 80025b2:	46bd      	mov	sp, r7
 80025b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b8:	4770      	bx	lr
	...

080025bc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80025bc:	b480      	push	{r7}
 80025be:	b085      	sub	sp, #20
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
 80025c4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80025c6:	2300      	movs	r3, #0
 80025c8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025d0:	2b01      	cmp	r3, #1
 80025d2:	d101      	bne.n	80025d8 <HAL_ADC_ConfigChannel+0x1c>
 80025d4:	2302      	movs	r3, #2
 80025d6:	e113      	b.n	8002800 <HAL_ADC_ConfigChannel+0x244>
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2201      	movs	r2, #1
 80025dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	2b09      	cmp	r3, #9
 80025e6:	d925      	bls.n	8002634 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	68d9      	ldr	r1, [r3, #12]
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	b29b      	uxth	r3, r3
 80025f4:	461a      	mov	r2, r3
 80025f6:	4613      	mov	r3, r2
 80025f8:	005b      	lsls	r3, r3, #1
 80025fa:	4413      	add	r3, r2
 80025fc:	3b1e      	subs	r3, #30
 80025fe:	2207      	movs	r2, #7
 8002600:	fa02 f303 	lsl.w	r3, r2, r3
 8002604:	43da      	mvns	r2, r3
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	400a      	ands	r2, r1
 800260c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	68d9      	ldr	r1, [r3, #12]
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	689a      	ldr	r2, [r3, #8]
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	b29b      	uxth	r3, r3
 800261e:	4618      	mov	r0, r3
 8002620:	4603      	mov	r3, r0
 8002622:	005b      	lsls	r3, r3, #1
 8002624:	4403      	add	r3, r0
 8002626:	3b1e      	subs	r3, #30
 8002628:	409a      	lsls	r2, r3
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	430a      	orrs	r2, r1
 8002630:	60da      	str	r2, [r3, #12]
 8002632:	e022      	b.n	800267a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	6919      	ldr	r1, [r3, #16]
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	b29b      	uxth	r3, r3
 8002640:	461a      	mov	r2, r3
 8002642:	4613      	mov	r3, r2
 8002644:	005b      	lsls	r3, r3, #1
 8002646:	4413      	add	r3, r2
 8002648:	2207      	movs	r2, #7
 800264a:	fa02 f303 	lsl.w	r3, r2, r3
 800264e:	43da      	mvns	r2, r3
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	400a      	ands	r2, r1
 8002656:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	6919      	ldr	r1, [r3, #16]
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	689a      	ldr	r2, [r3, #8]
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	b29b      	uxth	r3, r3
 8002668:	4618      	mov	r0, r3
 800266a:	4603      	mov	r3, r0
 800266c:	005b      	lsls	r3, r3, #1
 800266e:	4403      	add	r3, r0
 8002670:	409a      	lsls	r2, r3
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	430a      	orrs	r2, r1
 8002678:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	2b06      	cmp	r3, #6
 8002680:	d824      	bhi.n	80026cc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	685a      	ldr	r2, [r3, #4]
 800268c:	4613      	mov	r3, r2
 800268e:	009b      	lsls	r3, r3, #2
 8002690:	4413      	add	r3, r2
 8002692:	3b05      	subs	r3, #5
 8002694:	221f      	movs	r2, #31
 8002696:	fa02 f303 	lsl.w	r3, r2, r3
 800269a:	43da      	mvns	r2, r3
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	400a      	ands	r2, r1
 80026a2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	b29b      	uxth	r3, r3
 80026b0:	4618      	mov	r0, r3
 80026b2:	683b      	ldr	r3, [r7, #0]
 80026b4:	685a      	ldr	r2, [r3, #4]
 80026b6:	4613      	mov	r3, r2
 80026b8:	009b      	lsls	r3, r3, #2
 80026ba:	4413      	add	r3, r2
 80026bc:	3b05      	subs	r3, #5
 80026be:	fa00 f203 	lsl.w	r2, r0, r3
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	430a      	orrs	r2, r1
 80026c8:	635a      	str	r2, [r3, #52]	; 0x34
 80026ca:	e04c      	b.n	8002766 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	2b0c      	cmp	r3, #12
 80026d2:	d824      	bhi.n	800271e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	685a      	ldr	r2, [r3, #4]
 80026de:	4613      	mov	r3, r2
 80026e0:	009b      	lsls	r3, r3, #2
 80026e2:	4413      	add	r3, r2
 80026e4:	3b23      	subs	r3, #35	; 0x23
 80026e6:	221f      	movs	r2, #31
 80026e8:	fa02 f303 	lsl.w	r3, r2, r3
 80026ec:	43da      	mvns	r2, r3
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	400a      	ands	r2, r1
 80026f4:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	b29b      	uxth	r3, r3
 8002702:	4618      	mov	r0, r3
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	685a      	ldr	r2, [r3, #4]
 8002708:	4613      	mov	r3, r2
 800270a:	009b      	lsls	r3, r3, #2
 800270c:	4413      	add	r3, r2
 800270e:	3b23      	subs	r3, #35	; 0x23
 8002710:	fa00 f203 	lsl.w	r2, r0, r3
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	430a      	orrs	r2, r1
 800271a:	631a      	str	r2, [r3, #48]	; 0x30
 800271c:	e023      	b.n	8002766 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	685a      	ldr	r2, [r3, #4]
 8002728:	4613      	mov	r3, r2
 800272a:	009b      	lsls	r3, r3, #2
 800272c:	4413      	add	r3, r2
 800272e:	3b41      	subs	r3, #65	; 0x41
 8002730:	221f      	movs	r2, #31
 8002732:	fa02 f303 	lsl.w	r3, r2, r3
 8002736:	43da      	mvns	r2, r3
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	400a      	ands	r2, r1
 800273e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	b29b      	uxth	r3, r3
 800274c:	4618      	mov	r0, r3
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	685a      	ldr	r2, [r3, #4]
 8002752:	4613      	mov	r3, r2
 8002754:	009b      	lsls	r3, r3, #2
 8002756:	4413      	add	r3, r2
 8002758:	3b41      	subs	r3, #65	; 0x41
 800275a:	fa00 f203 	lsl.w	r2, r0, r3
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	430a      	orrs	r2, r1
 8002764:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002766:	4b29      	ldr	r3, [pc, #164]	; (800280c <HAL_ADC_ConfigChannel+0x250>)
 8002768:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	4a28      	ldr	r2, [pc, #160]	; (8002810 <HAL_ADC_ConfigChannel+0x254>)
 8002770:	4293      	cmp	r3, r2
 8002772:	d10f      	bne.n	8002794 <HAL_ADC_ConfigChannel+0x1d8>
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	2b12      	cmp	r3, #18
 800277a:	d10b      	bne.n	8002794 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4a1d      	ldr	r2, [pc, #116]	; (8002810 <HAL_ADC_ConfigChannel+0x254>)
 800279a:	4293      	cmp	r3, r2
 800279c:	d12b      	bne.n	80027f6 <HAL_ADC_ConfigChannel+0x23a>
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	4a1c      	ldr	r2, [pc, #112]	; (8002814 <HAL_ADC_ConfigChannel+0x258>)
 80027a4:	4293      	cmp	r3, r2
 80027a6:	d003      	beq.n	80027b0 <HAL_ADC_ConfigChannel+0x1f4>
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	2b11      	cmp	r3, #17
 80027ae:	d122      	bne.n	80027f6 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	4a11      	ldr	r2, [pc, #68]	; (8002814 <HAL_ADC_ConfigChannel+0x258>)
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d111      	bne.n	80027f6 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80027d2:	4b11      	ldr	r3, [pc, #68]	; (8002818 <HAL_ADC_ConfigChannel+0x25c>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	4a11      	ldr	r2, [pc, #68]	; (800281c <HAL_ADC_ConfigChannel+0x260>)
 80027d8:	fba2 2303 	umull	r2, r3, r2, r3
 80027dc:	0c9a      	lsrs	r2, r3, #18
 80027de:	4613      	mov	r3, r2
 80027e0:	009b      	lsls	r3, r3, #2
 80027e2:	4413      	add	r3, r2
 80027e4:	005b      	lsls	r3, r3, #1
 80027e6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80027e8:	e002      	b.n	80027f0 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80027ea:	68bb      	ldr	r3, [r7, #8]
 80027ec:	3b01      	subs	r3, #1
 80027ee:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80027f0:	68bb      	ldr	r3, [r7, #8]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d1f9      	bne.n	80027ea <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2200      	movs	r2, #0
 80027fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80027fe:	2300      	movs	r3, #0
}
 8002800:	4618      	mov	r0, r3
 8002802:	3714      	adds	r7, #20
 8002804:	46bd      	mov	sp, r7
 8002806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280a:	4770      	bx	lr
 800280c:	40012300 	.word	0x40012300
 8002810:	40012000 	.word	0x40012000
 8002814:	10000012 	.word	0x10000012
 8002818:	20000000 	.word	0x20000000
 800281c:	431bde83 	.word	0x431bde83

08002820 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002820:	b480      	push	{r7}
 8002822:	b085      	sub	sp, #20
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002828:	4b79      	ldr	r3, [pc, #484]	; (8002a10 <ADC_Init+0x1f0>)
 800282a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	685a      	ldr	r2, [r3, #4]
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	431a      	orrs	r2, r3
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	685a      	ldr	r2, [r3, #4]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002854:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	6859      	ldr	r1, [r3, #4]
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	691b      	ldr	r3, [r3, #16]
 8002860:	021a      	lsls	r2, r3, #8
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	430a      	orrs	r2, r1
 8002868:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	685a      	ldr	r2, [r3, #4]
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002878:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	6859      	ldr	r1, [r3, #4]
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	689a      	ldr	r2, [r3, #8]
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	430a      	orrs	r2, r1
 800288a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	689a      	ldr	r2, [r3, #8]
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800289a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	6899      	ldr	r1, [r3, #8]
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	68da      	ldr	r2, [r3, #12]
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	430a      	orrs	r2, r1
 80028ac:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028b2:	4a58      	ldr	r2, [pc, #352]	; (8002a14 <ADC_Init+0x1f4>)
 80028b4:	4293      	cmp	r3, r2
 80028b6:	d022      	beq.n	80028fe <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	689a      	ldr	r2, [r3, #8]
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80028c6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	6899      	ldr	r1, [r3, #8]
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	430a      	orrs	r2, r1
 80028d8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	689a      	ldr	r2, [r3, #8]
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80028e8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	6899      	ldr	r1, [r3, #8]
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	430a      	orrs	r2, r1
 80028fa:	609a      	str	r2, [r3, #8]
 80028fc:	e00f      	b.n	800291e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	689a      	ldr	r2, [r3, #8]
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800290c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	689a      	ldr	r2, [r3, #8]
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800291c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	689a      	ldr	r2, [r3, #8]
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f022 0202 	bic.w	r2, r2, #2
 800292c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	6899      	ldr	r1, [r3, #8]
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	7e1b      	ldrb	r3, [r3, #24]
 8002938:	005a      	lsls	r2, r3, #1
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	430a      	orrs	r2, r1
 8002940:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002948:	2b00      	cmp	r3, #0
 800294a:	d01b      	beq.n	8002984 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	685a      	ldr	r2, [r3, #4]
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800295a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	685a      	ldr	r2, [r3, #4]
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800296a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	6859      	ldr	r1, [r3, #4]
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002976:	3b01      	subs	r3, #1
 8002978:	035a      	lsls	r2, r3, #13
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	430a      	orrs	r2, r1
 8002980:	605a      	str	r2, [r3, #4]
 8002982:	e007      	b.n	8002994 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	685a      	ldr	r2, [r3, #4]
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002992:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80029a2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	69db      	ldr	r3, [r3, #28]
 80029ae:	3b01      	subs	r3, #1
 80029b0:	051a      	lsls	r2, r3, #20
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	430a      	orrs	r2, r1
 80029b8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	689a      	ldr	r2, [r3, #8]
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80029c8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	6899      	ldr	r1, [r3, #8]
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80029d6:	025a      	lsls	r2, r3, #9
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	430a      	orrs	r2, r1
 80029de:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	689a      	ldr	r2, [r3, #8]
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80029ee:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	6899      	ldr	r1, [r3, #8]
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	695b      	ldr	r3, [r3, #20]
 80029fa:	029a      	lsls	r2, r3, #10
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	430a      	orrs	r2, r1
 8002a02:	609a      	str	r2, [r3, #8]
}
 8002a04:	bf00      	nop
 8002a06:	3714      	adds	r7, #20
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0e:	4770      	bx	lr
 8002a10:	40012300 	.word	0x40012300
 8002a14:	0f000001 	.word	0x0f000001

08002a18 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b084      	sub	sp, #16
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a24:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a2a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d13c      	bne.n	8002aac <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a36:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	689b      	ldr	r3, [r3, #8]
 8002a44:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d12b      	bne.n	8002aa4 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d127      	bne.n	8002aa4 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a5a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d006      	beq.n	8002a70 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	689b      	ldr	r3, [r3, #8]
 8002a68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d119      	bne.n	8002aa4 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	685a      	ldr	r2, [r3, #4]
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f022 0220 	bic.w	r2, r2, #32
 8002a7e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a84:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a90:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d105      	bne.n	8002aa4 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a9c:	f043 0201 	orr.w	r2, r3, #1
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002aa4:	68f8      	ldr	r0, [r7, #12]
 8002aa6:	f7fe fdcd 	bl	8001644 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002aaa:	e00e      	b.n	8002aca <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab0:	f003 0310 	and.w	r3, r3, #16
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d003      	beq.n	8002ac0 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002ab8:	68f8      	ldr	r0, [r7, #12]
 8002aba:	f7ff fd74 	bl	80025a6 <HAL_ADC_ErrorCallback>
}
 8002abe:	e004      	b.n	8002aca <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ac4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ac6:	6878      	ldr	r0, [r7, #4]
 8002ac8:	4798      	blx	r3
}
 8002aca:	bf00      	nop
 8002acc:	3710      	adds	r7, #16
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	bd80      	pop	{r7, pc}

08002ad2 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002ad2:	b580      	push	{r7, lr}
 8002ad4:	b084      	sub	sp, #16
 8002ad6:	af00      	add	r7, sp, #0
 8002ad8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ade:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002ae0:	68f8      	ldr	r0, [r7, #12]
 8002ae2:	f7fe fda5 	bl	8001630 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002ae6:	bf00      	nop
 8002ae8:	3710      	adds	r7, #16
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bd80      	pop	{r7, pc}

08002aee <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002aee:	b580      	push	{r7, lr}
 8002af0:	b084      	sub	sp, #16
 8002af2:	af00      	add	r7, sp, #0
 8002af4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002afa:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	2240      	movs	r2, #64	; 0x40
 8002b00:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b06:	f043 0204 	orr.w	r2, r3, #4
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002b0e:	68f8      	ldr	r0, [r7, #12]
 8002b10:	f7ff fd49 	bl	80025a6 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002b14:	bf00      	nop
 8002b16:	3710      	adds	r7, #16
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	bd80      	pop	{r7, pc}

08002b1c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	b083      	sub	sp, #12
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8002b24:	bf00      	nop
 8002b26:	370c      	adds	r7, #12
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2e:	4770      	bx	lr

08002b30 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b30:	b480      	push	{r7}
 8002b32:	b085      	sub	sp, #20
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	f003 0307 	and.w	r3, r3, #7
 8002b3e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b40:	4b0c      	ldr	r3, [pc, #48]	; (8002b74 <__NVIC_SetPriorityGrouping+0x44>)
 8002b42:	68db      	ldr	r3, [r3, #12]
 8002b44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b46:	68ba      	ldr	r2, [r7, #8]
 8002b48:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002b4c:	4013      	ands	r3, r2
 8002b4e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b54:	68bb      	ldr	r3, [r7, #8]
 8002b56:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b58:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002b5c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b62:	4a04      	ldr	r2, [pc, #16]	; (8002b74 <__NVIC_SetPriorityGrouping+0x44>)
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	60d3      	str	r3, [r2, #12]
}
 8002b68:	bf00      	nop
 8002b6a:	3714      	adds	r7, #20
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b72:	4770      	bx	lr
 8002b74:	e000ed00 	.word	0xe000ed00

08002b78 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b7c:	4b04      	ldr	r3, [pc, #16]	; (8002b90 <__NVIC_GetPriorityGrouping+0x18>)
 8002b7e:	68db      	ldr	r3, [r3, #12]
 8002b80:	0a1b      	lsrs	r3, r3, #8
 8002b82:	f003 0307 	and.w	r3, r3, #7
}
 8002b86:	4618      	mov	r0, r3
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8e:	4770      	bx	lr
 8002b90:	e000ed00 	.word	0xe000ed00

08002b94 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b94:	b480      	push	{r7}
 8002b96:	b083      	sub	sp, #12
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	db0b      	blt.n	8002bbe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ba6:	79fb      	ldrb	r3, [r7, #7]
 8002ba8:	f003 021f 	and.w	r2, r3, #31
 8002bac:	4907      	ldr	r1, [pc, #28]	; (8002bcc <__NVIC_EnableIRQ+0x38>)
 8002bae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bb2:	095b      	lsrs	r3, r3, #5
 8002bb4:	2001      	movs	r0, #1
 8002bb6:	fa00 f202 	lsl.w	r2, r0, r2
 8002bba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002bbe:	bf00      	nop
 8002bc0:	370c      	adds	r7, #12
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc8:	4770      	bx	lr
 8002bca:	bf00      	nop
 8002bcc:	e000e100 	.word	0xe000e100

08002bd0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	b083      	sub	sp, #12
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	6039      	str	r1, [r7, #0]
 8002bda:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	db0a      	blt.n	8002bfa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	b2da      	uxtb	r2, r3
 8002be8:	490c      	ldr	r1, [pc, #48]	; (8002c1c <__NVIC_SetPriority+0x4c>)
 8002bea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bee:	0112      	lsls	r2, r2, #4
 8002bf0:	b2d2      	uxtb	r2, r2
 8002bf2:	440b      	add	r3, r1
 8002bf4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002bf8:	e00a      	b.n	8002c10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	b2da      	uxtb	r2, r3
 8002bfe:	4908      	ldr	r1, [pc, #32]	; (8002c20 <__NVIC_SetPriority+0x50>)
 8002c00:	79fb      	ldrb	r3, [r7, #7]
 8002c02:	f003 030f 	and.w	r3, r3, #15
 8002c06:	3b04      	subs	r3, #4
 8002c08:	0112      	lsls	r2, r2, #4
 8002c0a:	b2d2      	uxtb	r2, r2
 8002c0c:	440b      	add	r3, r1
 8002c0e:	761a      	strb	r2, [r3, #24]
}
 8002c10:	bf00      	nop
 8002c12:	370c      	adds	r7, #12
 8002c14:	46bd      	mov	sp, r7
 8002c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1a:	4770      	bx	lr
 8002c1c:	e000e100 	.word	0xe000e100
 8002c20:	e000ed00 	.word	0xe000ed00

08002c24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c24:	b480      	push	{r7}
 8002c26:	b089      	sub	sp, #36	; 0x24
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	60f8      	str	r0, [r7, #12]
 8002c2c:	60b9      	str	r1, [r7, #8]
 8002c2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	f003 0307 	and.w	r3, r3, #7
 8002c36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c38:	69fb      	ldr	r3, [r7, #28]
 8002c3a:	f1c3 0307 	rsb	r3, r3, #7
 8002c3e:	2b04      	cmp	r3, #4
 8002c40:	bf28      	it	cs
 8002c42:	2304      	movcs	r3, #4
 8002c44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c46:	69fb      	ldr	r3, [r7, #28]
 8002c48:	3304      	adds	r3, #4
 8002c4a:	2b06      	cmp	r3, #6
 8002c4c:	d902      	bls.n	8002c54 <NVIC_EncodePriority+0x30>
 8002c4e:	69fb      	ldr	r3, [r7, #28]
 8002c50:	3b03      	subs	r3, #3
 8002c52:	e000      	b.n	8002c56 <NVIC_EncodePriority+0x32>
 8002c54:	2300      	movs	r3, #0
 8002c56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c58:	f04f 32ff 	mov.w	r2, #4294967295
 8002c5c:	69bb      	ldr	r3, [r7, #24]
 8002c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c62:	43da      	mvns	r2, r3
 8002c64:	68bb      	ldr	r3, [r7, #8]
 8002c66:	401a      	ands	r2, r3
 8002c68:	697b      	ldr	r3, [r7, #20]
 8002c6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c6c:	f04f 31ff 	mov.w	r1, #4294967295
 8002c70:	697b      	ldr	r3, [r7, #20]
 8002c72:	fa01 f303 	lsl.w	r3, r1, r3
 8002c76:	43d9      	mvns	r1, r3
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c7c:	4313      	orrs	r3, r2
         );
}
 8002c7e:	4618      	mov	r0, r3
 8002c80:	3724      	adds	r7, #36	; 0x24
 8002c82:	46bd      	mov	sp, r7
 8002c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c88:	4770      	bx	lr
	...

08002c8c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b082      	sub	sp, #8
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	3b01      	subs	r3, #1
 8002c98:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002c9c:	d301      	bcc.n	8002ca2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	e00f      	b.n	8002cc2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002ca2:	4a0a      	ldr	r2, [pc, #40]	; (8002ccc <SysTick_Config+0x40>)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	3b01      	subs	r3, #1
 8002ca8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002caa:	210f      	movs	r1, #15
 8002cac:	f04f 30ff 	mov.w	r0, #4294967295
 8002cb0:	f7ff ff8e 	bl	8002bd0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002cb4:	4b05      	ldr	r3, [pc, #20]	; (8002ccc <SysTick_Config+0x40>)
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002cba:	4b04      	ldr	r3, [pc, #16]	; (8002ccc <SysTick_Config+0x40>)
 8002cbc:	2207      	movs	r2, #7
 8002cbe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002cc0:	2300      	movs	r3, #0
}
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	3708      	adds	r7, #8
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bd80      	pop	{r7, pc}
 8002cca:	bf00      	nop
 8002ccc:	e000e010 	.word	0xe000e010

08002cd0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b082      	sub	sp, #8
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002cd8:	6878      	ldr	r0, [r7, #4]
 8002cda:	f7ff ff29 	bl	8002b30 <__NVIC_SetPriorityGrouping>
}
 8002cde:	bf00      	nop
 8002ce0:	3708      	adds	r7, #8
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}

08002ce6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002ce6:	b580      	push	{r7, lr}
 8002ce8:	b086      	sub	sp, #24
 8002cea:	af00      	add	r7, sp, #0
 8002cec:	4603      	mov	r3, r0
 8002cee:	60b9      	str	r1, [r7, #8]
 8002cf0:	607a      	str	r2, [r7, #4]
 8002cf2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002cf8:	f7ff ff3e 	bl	8002b78 <__NVIC_GetPriorityGrouping>
 8002cfc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002cfe:	687a      	ldr	r2, [r7, #4]
 8002d00:	68b9      	ldr	r1, [r7, #8]
 8002d02:	6978      	ldr	r0, [r7, #20]
 8002d04:	f7ff ff8e 	bl	8002c24 <NVIC_EncodePriority>
 8002d08:	4602      	mov	r2, r0
 8002d0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d0e:	4611      	mov	r1, r2
 8002d10:	4618      	mov	r0, r3
 8002d12:	f7ff ff5d 	bl	8002bd0 <__NVIC_SetPriority>
}
 8002d16:	bf00      	nop
 8002d18:	3718      	adds	r7, #24
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd80      	pop	{r7, pc}

08002d1e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d1e:	b580      	push	{r7, lr}
 8002d20:	b082      	sub	sp, #8
 8002d22:	af00      	add	r7, sp, #0
 8002d24:	4603      	mov	r3, r0
 8002d26:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	f7ff ff31 	bl	8002b94 <__NVIC_EnableIRQ>
}
 8002d32:	bf00      	nop
 8002d34:	3708      	adds	r7, #8
 8002d36:	46bd      	mov	sp, r7
 8002d38:	bd80      	pop	{r7, pc}

08002d3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d3a:	b580      	push	{r7, lr}
 8002d3c:	b082      	sub	sp, #8
 8002d3e:	af00      	add	r7, sp, #0
 8002d40:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d42:	6878      	ldr	r0, [r7, #4]
 8002d44:	f7ff ffa2 	bl	8002c8c <SysTick_Config>
 8002d48:	4603      	mov	r3, r0
}
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	3708      	adds	r7, #8
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bd80      	pop	{r7, pc}

08002d52 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d52:	b580      	push	{r7, lr}
 8002d54:	b086      	sub	sp, #24
 8002d56:	af00      	add	r7, sp, #0
 8002d58:	60f8      	str	r0, [r7, #12]
 8002d5a:	60b9      	str	r1, [r7, #8]
 8002d5c:	607a      	str	r2, [r7, #4]
 8002d5e:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d60:	2300      	movs	r3, #0
 8002d62:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d68:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002d70:	2b01      	cmp	r3, #1
 8002d72:	d101      	bne.n	8002d78 <HAL_DMA_Start_IT+0x26>
 8002d74:	2302      	movs	r3, #2
 8002d76:	e040      	b.n	8002dfa <HAL_DMA_Start_IT+0xa8>
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	2201      	movs	r2, #1
 8002d7c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002d86:	b2db      	uxtb	r3, r3
 8002d88:	2b01      	cmp	r3, #1
 8002d8a:	d12f      	bne.n	8002dec <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	2202      	movs	r2, #2
 8002d90:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	2200      	movs	r2, #0
 8002d98:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	687a      	ldr	r2, [r7, #4]
 8002d9e:	68b9      	ldr	r1, [r7, #8]
 8002da0:	68f8      	ldr	r0, [r7, #12]
 8002da2:	f000 f82e 	bl	8002e02 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002daa:	223f      	movs	r2, #63	; 0x3f
 8002dac:	409a      	lsls	r2, r3
 8002dae:	693b      	ldr	r3, [r7, #16]
 8002db0:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	681a      	ldr	r2, [r3, #0]
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f042 0216 	orr.w	r2, r2, #22
 8002dc0:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d007      	beq.n	8002dda <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	681a      	ldr	r2, [r3, #0]
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f042 0208 	orr.w	r2, r2, #8
 8002dd8:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	681a      	ldr	r2, [r3, #0]
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f042 0201 	orr.w	r2, r2, #1
 8002de8:	601a      	str	r2, [r3, #0]
 8002dea:	e005      	b.n	8002df8 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	2200      	movs	r2, #0
 8002df0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002df4:	2302      	movs	r3, #2
 8002df6:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002df8:	7dfb      	ldrb	r3, [r7, #23]
}
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	3718      	adds	r7, #24
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bd80      	pop	{r7, pc}

08002e02 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e02:	b480      	push	{r7}
 8002e04:	b085      	sub	sp, #20
 8002e06:	af00      	add	r7, sp, #0
 8002e08:	60f8      	str	r0, [r7, #12]
 8002e0a:	60b9      	str	r1, [r7, #8]
 8002e0c:	607a      	str	r2, [r7, #4]
 8002e0e:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	681a      	ldr	r2, [r3, #0]
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002e1e:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	683a      	ldr	r2, [r7, #0]
 8002e26:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	689b      	ldr	r3, [r3, #8]
 8002e2c:	2b40      	cmp	r3, #64	; 0x40
 8002e2e:	d108      	bne.n	8002e42 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	687a      	ldr	r2, [r7, #4]
 8002e36:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	68ba      	ldr	r2, [r7, #8]
 8002e3e:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002e40:	e007      	b.n	8002e52 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	68ba      	ldr	r2, [r7, #8]
 8002e48:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	687a      	ldr	r2, [r7, #4]
 8002e50:	60da      	str	r2, [r3, #12]
}
 8002e52:	bf00      	nop
 8002e54:	3714      	adds	r7, #20
 8002e56:	46bd      	mov	sp, r7
 8002e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5c:	4770      	bx	lr
	...

08002e60 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e60:	b480      	push	{r7}
 8002e62:	b089      	sub	sp, #36	; 0x24
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
 8002e68:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002e6e:	2300      	movs	r3, #0
 8002e70:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002e72:	2300      	movs	r3, #0
 8002e74:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e76:	2300      	movs	r3, #0
 8002e78:	61fb      	str	r3, [r7, #28]
 8002e7a:	e165      	b.n	8003148 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002e7c:	2201      	movs	r2, #1
 8002e7e:	69fb      	ldr	r3, [r7, #28]
 8002e80:	fa02 f303 	lsl.w	r3, r2, r3
 8002e84:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	697a      	ldr	r2, [r7, #20]
 8002e8c:	4013      	ands	r3, r2
 8002e8e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002e90:	693a      	ldr	r2, [r7, #16]
 8002e92:	697b      	ldr	r3, [r7, #20]
 8002e94:	429a      	cmp	r2, r3
 8002e96:	f040 8154 	bne.w	8003142 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	685b      	ldr	r3, [r3, #4]
 8002e9e:	f003 0303 	and.w	r3, r3, #3
 8002ea2:	2b01      	cmp	r3, #1
 8002ea4:	d005      	beq.n	8002eb2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	685b      	ldr	r3, [r3, #4]
 8002eaa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002eae:	2b02      	cmp	r3, #2
 8002eb0:	d130      	bne.n	8002f14 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	689b      	ldr	r3, [r3, #8]
 8002eb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002eb8:	69fb      	ldr	r3, [r7, #28]
 8002eba:	005b      	lsls	r3, r3, #1
 8002ebc:	2203      	movs	r2, #3
 8002ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec2:	43db      	mvns	r3, r3
 8002ec4:	69ba      	ldr	r2, [r7, #24]
 8002ec6:	4013      	ands	r3, r2
 8002ec8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	68da      	ldr	r2, [r3, #12]
 8002ece:	69fb      	ldr	r3, [r7, #28]
 8002ed0:	005b      	lsls	r3, r3, #1
 8002ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed6:	69ba      	ldr	r2, [r7, #24]
 8002ed8:	4313      	orrs	r3, r2
 8002eda:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	69ba      	ldr	r2, [r7, #24]
 8002ee0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	685b      	ldr	r3, [r3, #4]
 8002ee6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ee8:	2201      	movs	r2, #1
 8002eea:	69fb      	ldr	r3, [r7, #28]
 8002eec:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef0:	43db      	mvns	r3, r3
 8002ef2:	69ba      	ldr	r2, [r7, #24]
 8002ef4:	4013      	ands	r3, r2
 8002ef6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	091b      	lsrs	r3, r3, #4
 8002efe:	f003 0201 	and.w	r2, r3, #1
 8002f02:	69fb      	ldr	r3, [r7, #28]
 8002f04:	fa02 f303 	lsl.w	r3, r2, r3
 8002f08:	69ba      	ldr	r2, [r7, #24]
 8002f0a:	4313      	orrs	r3, r2
 8002f0c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	69ba      	ldr	r2, [r7, #24]
 8002f12:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	685b      	ldr	r3, [r3, #4]
 8002f18:	f003 0303 	and.w	r3, r3, #3
 8002f1c:	2b03      	cmp	r3, #3
 8002f1e:	d017      	beq.n	8002f50 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	68db      	ldr	r3, [r3, #12]
 8002f24:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002f26:	69fb      	ldr	r3, [r7, #28]
 8002f28:	005b      	lsls	r3, r3, #1
 8002f2a:	2203      	movs	r2, #3
 8002f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f30:	43db      	mvns	r3, r3
 8002f32:	69ba      	ldr	r2, [r7, #24]
 8002f34:	4013      	ands	r3, r2
 8002f36:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	689a      	ldr	r2, [r3, #8]
 8002f3c:	69fb      	ldr	r3, [r7, #28]
 8002f3e:	005b      	lsls	r3, r3, #1
 8002f40:	fa02 f303 	lsl.w	r3, r2, r3
 8002f44:	69ba      	ldr	r2, [r7, #24]
 8002f46:	4313      	orrs	r3, r2
 8002f48:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	69ba      	ldr	r2, [r7, #24]
 8002f4e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	f003 0303 	and.w	r3, r3, #3
 8002f58:	2b02      	cmp	r3, #2
 8002f5a:	d123      	bne.n	8002fa4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002f5c:	69fb      	ldr	r3, [r7, #28]
 8002f5e:	08da      	lsrs	r2, r3, #3
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	3208      	adds	r2, #8
 8002f64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f68:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002f6a:	69fb      	ldr	r3, [r7, #28]
 8002f6c:	f003 0307 	and.w	r3, r3, #7
 8002f70:	009b      	lsls	r3, r3, #2
 8002f72:	220f      	movs	r2, #15
 8002f74:	fa02 f303 	lsl.w	r3, r2, r3
 8002f78:	43db      	mvns	r3, r3
 8002f7a:	69ba      	ldr	r2, [r7, #24]
 8002f7c:	4013      	ands	r3, r2
 8002f7e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	691a      	ldr	r2, [r3, #16]
 8002f84:	69fb      	ldr	r3, [r7, #28]
 8002f86:	f003 0307 	and.w	r3, r3, #7
 8002f8a:	009b      	lsls	r3, r3, #2
 8002f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f90:	69ba      	ldr	r2, [r7, #24]
 8002f92:	4313      	orrs	r3, r2
 8002f94:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002f96:	69fb      	ldr	r3, [r7, #28]
 8002f98:	08da      	lsrs	r2, r3, #3
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	3208      	adds	r2, #8
 8002f9e:	69b9      	ldr	r1, [r7, #24]
 8002fa0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002faa:	69fb      	ldr	r3, [r7, #28]
 8002fac:	005b      	lsls	r3, r3, #1
 8002fae:	2203      	movs	r2, #3
 8002fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb4:	43db      	mvns	r3, r3
 8002fb6:	69ba      	ldr	r2, [r7, #24]
 8002fb8:	4013      	ands	r3, r2
 8002fba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	685b      	ldr	r3, [r3, #4]
 8002fc0:	f003 0203 	and.w	r2, r3, #3
 8002fc4:	69fb      	ldr	r3, [r7, #28]
 8002fc6:	005b      	lsls	r3, r3, #1
 8002fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fcc:	69ba      	ldr	r2, [r7, #24]
 8002fce:	4313      	orrs	r3, r2
 8002fd0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	69ba      	ldr	r2, [r7, #24]
 8002fd6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	f000 80ae 	beq.w	8003142 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	60fb      	str	r3, [r7, #12]
 8002fea:	4b5d      	ldr	r3, [pc, #372]	; (8003160 <HAL_GPIO_Init+0x300>)
 8002fec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fee:	4a5c      	ldr	r2, [pc, #368]	; (8003160 <HAL_GPIO_Init+0x300>)
 8002ff0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ff4:	6453      	str	r3, [r2, #68]	; 0x44
 8002ff6:	4b5a      	ldr	r3, [pc, #360]	; (8003160 <HAL_GPIO_Init+0x300>)
 8002ff8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ffa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ffe:	60fb      	str	r3, [r7, #12]
 8003000:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003002:	4a58      	ldr	r2, [pc, #352]	; (8003164 <HAL_GPIO_Init+0x304>)
 8003004:	69fb      	ldr	r3, [r7, #28]
 8003006:	089b      	lsrs	r3, r3, #2
 8003008:	3302      	adds	r3, #2
 800300a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800300e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003010:	69fb      	ldr	r3, [r7, #28]
 8003012:	f003 0303 	and.w	r3, r3, #3
 8003016:	009b      	lsls	r3, r3, #2
 8003018:	220f      	movs	r2, #15
 800301a:	fa02 f303 	lsl.w	r3, r2, r3
 800301e:	43db      	mvns	r3, r3
 8003020:	69ba      	ldr	r2, [r7, #24]
 8003022:	4013      	ands	r3, r2
 8003024:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	4a4f      	ldr	r2, [pc, #316]	; (8003168 <HAL_GPIO_Init+0x308>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d025      	beq.n	800307a <HAL_GPIO_Init+0x21a>
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	4a4e      	ldr	r2, [pc, #312]	; (800316c <HAL_GPIO_Init+0x30c>)
 8003032:	4293      	cmp	r3, r2
 8003034:	d01f      	beq.n	8003076 <HAL_GPIO_Init+0x216>
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	4a4d      	ldr	r2, [pc, #308]	; (8003170 <HAL_GPIO_Init+0x310>)
 800303a:	4293      	cmp	r3, r2
 800303c:	d019      	beq.n	8003072 <HAL_GPIO_Init+0x212>
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	4a4c      	ldr	r2, [pc, #304]	; (8003174 <HAL_GPIO_Init+0x314>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d013      	beq.n	800306e <HAL_GPIO_Init+0x20e>
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	4a4b      	ldr	r2, [pc, #300]	; (8003178 <HAL_GPIO_Init+0x318>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d00d      	beq.n	800306a <HAL_GPIO_Init+0x20a>
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	4a4a      	ldr	r2, [pc, #296]	; (800317c <HAL_GPIO_Init+0x31c>)
 8003052:	4293      	cmp	r3, r2
 8003054:	d007      	beq.n	8003066 <HAL_GPIO_Init+0x206>
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	4a49      	ldr	r2, [pc, #292]	; (8003180 <HAL_GPIO_Init+0x320>)
 800305a:	4293      	cmp	r3, r2
 800305c:	d101      	bne.n	8003062 <HAL_GPIO_Init+0x202>
 800305e:	2306      	movs	r3, #6
 8003060:	e00c      	b.n	800307c <HAL_GPIO_Init+0x21c>
 8003062:	2307      	movs	r3, #7
 8003064:	e00a      	b.n	800307c <HAL_GPIO_Init+0x21c>
 8003066:	2305      	movs	r3, #5
 8003068:	e008      	b.n	800307c <HAL_GPIO_Init+0x21c>
 800306a:	2304      	movs	r3, #4
 800306c:	e006      	b.n	800307c <HAL_GPIO_Init+0x21c>
 800306e:	2303      	movs	r3, #3
 8003070:	e004      	b.n	800307c <HAL_GPIO_Init+0x21c>
 8003072:	2302      	movs	r3, #2
 8003074:	e002      	b.n	800307c <HAL_GPIO_Init+0x21c>
 8003076:	2301      	movs	r3, #1
 8003078:	e000      	b.n	800307c <HAL_GPIO_Init+0x21c>
 800307a:	2300      	movs	r3, #0
 800307c:	69fa      	ldr	r2, [r7, #28]
 800307e:	f002 0203 	and.w	r2, r2, #3
 8003082:	0092      	lsls	r2, r2, #2
 8003084:	4093      	lsls	r3, r2
 8003086:	69ba      	ldr	r2, [r7, #24]
 8003088:	4313      	orrs	r3, r2
 800308a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800308c:	4935      	ldr	r1, [pc, #212]	; (8003164 <HAL_GPIO_Init+0x304>)
 800308e:	69fb      	ldr	r3, [r7, #28]
 8003090:	089b      	lsrs	r3, r3, #2
 8003092:	3302      	adds	r3, #2
 8003094:	69ba      	ldr	r2, [r7, #24]
 8003096:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800309a:	4b3a      	ldr	r3, [pc, #232]	; (8003184 <HAL_GPIO_Init+0x324>)
 800309c:	689b      	ldr	r3, [r3, #8]
 800309e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030a0:	693b      	ldr	r3, [r7, #16]
 80030a2:	43db      	mvns	r3, r3
 80030a4:	69ba      	ldr	r2, [r7, #24]
 80030a6:	4013      	ands	r3, r2
 80030a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d003      	beq.n	80030be <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80030b6:	69ba      	ldr	r2, [r7, #24]
 80030b8:	693b      	ldr	r3, [r7, #16]
 80030ba:	4313      	orrs	r3, r2
 80030bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80030be:	4a31      	ldr	r2, [pc, #196]	; (8003184 <HAL_GPIO_Init+0x324>)
 80030c0:	69bb      	ldr	r3, [r7, #24]
 80030c2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80030c4:	4b2f      	ldr	r3, [pc, #188]	; (8003184 <HAL_GPIO_Init+0x324>)
 80030c6:	68db      	ldr	r3, [r3, #12]
 80030c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030ca:	693b      	ldr	r3, [r7, #16]
 80030cc:	43db      	mvns	r3, r3
 80030ce:	69ba      	ldr	r2, [r7, #24]
 80030d0:	4013      	ands	r3, r2
 80030d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d003      	beq.n	80030e8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80030e0:	69ba      	ldr	r2, [r7, #24]
 80030e2:	693b      	ldr	r3, [r7, #16]
 80030e4:	4313      	orrs	r3, r2
 80030e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80030e8:	4a26      	ldr	r2, [pc, #152]	; (8003184 <HAL_GPIO_Init+0x324>)
 80030ea:	69bb      	ldr	r3, [r7, #24]
 80030ec:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80030ee:	4b25      	ldr	r3, [pc, #148]	; (8003184 <HAL_GPIO_Init+0x324>)
 80030f0:	685b      	ldr	r3, [r3, #4]
 80030f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030f4:	693b      	ldr	r3, [r7, #16]
 80030f6:	43db      	mvns	r3, r3
 80030f8:	69ba      	ldr	r2, [r7, #24]
 80030fa:	4013      	ands	r3, r2
 80030fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	685b      	ldr	r3, [r3, #4]
 8003102:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003106:	2b00      	cmp	r3, #0
 8003108:	d003      	beq.n	8003112 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800310a:	69ba      	ldr	r2, [r7, #24]
 800310c:	693b      	ldr	r3, [r7, #16]
 800310e:	4313      	orrs	r3, r2
 8003110:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003112:	4a1c      	ldr	r2, [pc, #112]	; (8003184 <HAL_GPIO_Init+0x324>)
 8003114:	69bb      	ldr	r3, [r7, #24]
 8003116:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003118:	4b1a      	ldr	r3, [pc, #104]	; (8003184 <HAL_GPIO_Init+0x324>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800311e:	693b      	ldr	r3, [r7, #16]
 8003120:	43db      	mvns	r3, r3
 8003122:	69ba      	ldr	r2, [r7, #24]
 8003124:	4013      	ands	r3, r2
 8003126:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	685b      	ldr	r3, [r3, #4]
 800312c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003130:	2b00      	cmp	r3, #0
 8003132:	d003      	beq.n	800313c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003134:	69ba      	ldr	r2, [r7, #24]
 8003136:	693b      	ldr	r3, [r7, #16]
 8003138:	4313      	orrs	r3, r2
 800313a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800313c:	4a11      	ldr	r2, [pc, #68]	; (8003184 <HAL_GPIO_Init+0x324>)
 800313e:	69bb      	ldr	r3, [r7, #24]
 8003140:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003142:	69fb      	ldr	r3, [r7, #28]
 8003144:	3301      	adds	r3, #1
 8003146:	61fb      	str	r3, [r7, #28]
 8003148:	69fb      	ldr	r3, [r7, #28]
 800314a:	2b0f      	cmp	r3, #15
 800314c:	f67f ae96 	bls.w	8002e7c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003150:	bf00      	nop
 8003152:	bf00      	nop
 8003154:	3724      	adds	r7, #36	; 0x24
 8003156:	46bd      	mov	sp, r7
 8003158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315c:	4770      	bx	lr
 800315e:	bf00      	nop
 8003160:	40023800 	.word	0x40023800
 8003164:	40013800 	.word	0x40013800
 8003168:	40020000 	.word	0x40020000
 800316c:	40020400 	.word	0x40020400
 8003170:	40020800 	.word	0x40020800
 8003174:	40020c00 	.word	0x40020c00
 8003178:	40021000 	.word	0x40021000
 800317c:	40021400 	.word	0x40021400
 8003180:	40021800 	.word	0x40021800
 8003184:	40013c00 	.word	0x40013c00

08003188 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003188:	b480      	push	{r7}
 800318a:	b083      	sub	sp, #12
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
 8003190:	460b      	mov	r3, r1
 8003192:	807b      	strh	r3, [r7, #2]
 8003194:	4613      	mov	r3, r2
 8003196:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003198:	787b      	ldrb	r3, [r7, #1]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d003      	beq.n	80031a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800319e:	887a      	ldrh	r2, [r7, #2]
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80031a4:	e003      	b.n	80031ae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80031a6:	887b      	ldrh	r3, [r7, #2]
 80031a8:	041a      	lsls	r2, r3, #16
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	619a      	str	r2, [r3, #24]
}
 80031ae:	bf00      	nop
 80031b0:	370c      	adds	r7, #12
 80031b2:	46bd      	mov	sp, r7
 80031b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b8:	4770      	bx	lr
	...

080031bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b084      	sub	sp, #16
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
 80031c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d101      	bne.n	80031d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80031cc:	2301      	movs	r3, #1
 80031ce:	e0cc      	b.n	800336a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80031d0:	4b68      	ldr	r3, [pc, #416]	; (8003374 <HAL_RCC_ClockConfig+0x1b8>)
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f003 030f 	and.w	r3, r3, #15
 80031d8:	683a      	ldr	r2, [r7, #0]
 80031da:	429a      	cmp	r2, r3
 80031dc:	d90c      	bls.n	80031f8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031de:	4b65      	ldr	r3, [pc, #404]	; (8003374 <HAL_RCC_ClockConfig+0x1b8>)
 80031e0:	683a      	ldr	r2, [r7, #0]
 80031e2:	b2d2      	uxtb	r2, r2
 80031e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80031e6:	4b63      	ldr	r3, [pc, #396]	; (8003374 <HAL_RCC_ClockConfig+0x1b8>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f003 030f 	and.w	r3, r3, #15
 80031ee:	683a      	ldr	r2, [r7, #0]
 80031f0:	429a      	cmp	r2, r3
 80031f2:	d001      	beq.n	80031f8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80031f4:	2301      	movs	r3, #1
 80031f6:	e0b8      	b.n	800336a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f003 0302 	and.w	r3, r3, #2
 8003200:	2b00      	cmp	r3, #0
 8003202:	d020      	beq.n	8003246 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f003 0304 	and.w	r3, r3, #4
 800320c:	2b00      	cmp	r3, #0
 800320e:	d005      	beq.n	800321c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003210:	4b59      	ldr	r3, [pc, #356]	; (8003378 <HAL_RCC_ClockConfig+0x1bc>)
 8003212:	689b      	ldr	r3, [r3, #8]
 8003214:	4a58      	ldr	r2, [pc, #352]	; (8003378 <HAL_RCC_ClockConfig+0x1bc>)
 8003216:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800321a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f003 0308 	and.w	r3, r3, #8
 8003224:	2b00      	cmp	r3, #0
 8003226:	d005      	beq.n	8003234 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003228:	4b53      	ldr	r3, [pc, #332]	; (8003378 <HAL_RCC_ClockConfig+0x1bc>)
 800322a:	689b      	ldr	r3, [r3, #8]
 800322c:	4a52      	ldr	r2, [pc, #328]	; (8003378 <HAL_RCC_ClockConfig+0x1bc>)
 800322e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003232:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003234:	4b50      	ldr	r3, [pc, #320]	; (8003378 <HAL_RCC_ClockConfig+0x1bc>)
 8003236:	689b      	ldr	r3, [r3, #8]
 8003238:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	689b      	ldr	r3, [r3, #8]
 8003240:	494d      	ldr	r1, [pc, #308]	; (8003378 <HAL_RCC_ClockConfig+0x1bc>)
 8003242:	4313      	orrs	r3, r2
 8003244:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f003 0301 	and.w	r3, r3, #1
 800324e:	2b00      	cmp	r3, #0
 8003250:	d044      	beq.n	80032dc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	685b      	ldr	r3, [r3, #4]
 8003256:	2b01      	cmp	r3, #1
 8003258:	d107      	bne.n	800326a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800325a:	4b47      	ldr	r3, [pc, #284]	; (8003378 <HAL_RCC_ClockConfig+0x1bc>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003262:	2b00      	cmp	r3, #0
 8003264:	d119      	bne.n	800329a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003266:	2301      	movs	r3, #1
 8003268:	e07f      	b.n	800336a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	685b      	ldr	r3, [r3, #4]
 800326e:	2b02      	cmp	r3, #2
 8003270:	d003      	beq.n	800327a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003276:	2b03      	cmp	r3, #3
 8003278:	d107      	bne.n	800328a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800327a:	4b3f      	ldr	r3, [pc, #252]	; (8003378 <HAL_RCC_ClockConfig+0x1bc>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003282:	2b00      	cmp	r3, #0
 8003284:	d109      	bne.n	800329a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003286:	2301      	movs	r3, #1
 8003288:	e06f      	b.n	800336a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800328a:	4b3b      	ldr	r3, [pc, #236]	; (8003378 <HAL_RCC_ClockConfig+0x1bc>)
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f003 0302 	and.w	r3, r3, #2
 8003292:	2b00      	cmp	r3, #0
 8003294:	d101      	bne.n	800329a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003296:	2301      	movs	r3, #1
 8003298:	e067      	b.n	800336a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800329a:	4b37      	ldr	r3, [pc, #220]	; (8003378 <HAL_RCC_ClockConfig+0x1bc>)
 800329c:	689b      	ldr	r3, [r3, #8]
 800329e:	f023 0203 	bic.w	r2, r3, #3
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	4934      	ldr	r1, [pc, #208]	; (8003378 <HAL_RCC_ClockConfig+0x1bc>)
 80032a8:	4313      	orrs	r3, r2
 80032aa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80032ac:	f7fe fd44 	bl	8001d38 <HAL_GetTick>
 80032b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032b2:	e00a      	b.n	80032ca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032b4:	f7fe fd40 	bl	8001d38 <HAL_GetTick>
 80032b8:	4602      	mov	r2, r0
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	1ad3      	subs	r3, r2, r3
 80032be:	f241 3288 	movw	r2, #5000	; 0x1388
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d901      	bls.n	80032ca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80032c6:	2303      	movs	r3, #3
 80032c8:	e04f      	b.n	800336a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032ca:	4b2b      	ldr	r3, [pc, #172]	; (8003378 <HAL_RCC_ClockConfig+0x1bc>)
 80032cc:	689b      	ldr	r3, [r3, #8]
 80032ce:	f003 020c 	and.w	r2, r3, #12
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	685b      	ldr	r3, [r3, #4]
 80032d6:	009b      	lsls	r3, r3, #2
 80032d8:	429a      	cmp	r2, r3
 80032da:	d1eb      	bne.n	80032b4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80032dc:	4b25      	ldr	r3, [pc, #148]	; (8003374 <HAL_RCC_ClockConfig+0x1b8>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f003 030f 	and.w	r3, r3, #15
 80032e4:	683a      	ldr	r2, [r7, #0]
 80032e6:	429a      	cmp	r2, r3
 80032e8:	d20c      	bcs.n	8003304 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032ea:	4b22      	ldr	r3, [pc, #136]	; (8003374 <HAL_RCC_ClockConfig+0x1b8>)
 80032ec:	683a      	ldr	r2, [r7, #0]
 80032ee:	b2d2      	uxtb	r2, r2
 80032f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032f2:	4b20      	ldr	r3, [pc, #128]	; (8003374 <HAL_RCC_ClockConfig+0x1b8>)
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f003 030f 	and.w	r3, r3, #15
 80032fa:	683a      	ldr	r2, [r7, #0]
 80032fc:	429a      	cmp	r2, r3
 80032fe:	d001      	beq.n	8003304 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003300:	2301      	movs	r3, #1
 8003302:	e032      	b.n	800336a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f003 0304 	and.w	r3, r3, #4
 800330c:	2b00      	cmp	r3, #0
 800330e:	d008      	beq.n	8003322 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003310:	4b19      	ldr	r3, [pc, #100]	; (8003378 <HAL_RCC_ClockConfig+0x1bc>)
 8003312:	689b      	ldr	r3, [r3, #8]
 8003314:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	68db      	ldr	r3, [r3, #12]
 800331c:	4916      	ldr	r1, [pc, #88]	; (8003378 <HAL_RCC_ClockConfig+0x1bc>)
 800331e:	4313      	orrs	r3, r2
 8003320:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f003 0308 	and.w	r3, r3, #8
 800332a:	2b00      	cmp	r3, #0
 800332c:	d009      	beq.n	8003342 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800332e:	4b12      	ldr	r3, [pc, #72]	; (8003378 <HAL_RCC_ClockConfig+0x1bc>)
 8003330:	689b      	ldr	r3, [r3, #8]
 8003332:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	691b      	ldr	r3, [r3, #16]
 800333a:	00db      	lsls	r3, r3, #3
 800333c:	490e      	ldr	r1, [pc, #56]	; (8003378 <HAL_RCC_ClockConfig+0x1bc>)
 800333e:	4313      	orrs	r3, r2
 8003340:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003342:	f000 f855 	bl	80033f0 <HAL_RCC_GetSysClockFreq>
 8003346:	4602      	mov	r2, r0
 8003348:	4b0b      	ldr	r3, [pc, #44]	; (8003378 <HAL_RCC_ClockConfig+0x1bc>)
 800334a:	689b      	ldr	r3, [r3, #8]
 800334c:	091b      	lsrs	r3, r3, #4
 800334e:	f003 030f 	and.w	r3, r3, #15
 8003352:	490a      	ldr	r1, [pc, #40]	; (800337c <HAL_RCC_ClockConfig+0x1c0>)
 8003354:	5ccb      	ldrb	r3, [r1, r3]
 8003356:	fa22 f303 	lsr.w	r3, r2, r3
 800335a:	4a09      	ldr	r2, [pc, #36]	; (8003380 <HAL_RCC_ClockConfig+0x1c4>)
 800335c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800335e:	4b09      	ldr	r3, [pc, #36]	; (8003384 <HAL_RCC_ClockConfig+0x1c8>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	4618      	mov	r0, r3
 8003364:	f7fe fca4 	bl	8001cb0 <HAL_InitTick>

  return HAL_OK;
 8003368:	2300      	movs	r3, #0
}
 800336a:	4618      	mov	r0, r3
 800336c:	3710      	adds	r7, #16
 800336e:	46bd      	mov	sp, r7
 8003370:	bd80      	pop	{r7, pc}
 8003372:	bf00      	nop
 8003374:	40023c00 	.word	0x40023c00
 8003378:	40023800 	.word	0x40023800
 800337c:	080073ac 	.word	0x080073ac
 8003380:	20000000 	.word	0x20000000
 8003384:	20000004 	.word	0x20000004

08003388 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003388:	b480      	push	{r7}
 800338a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800338c:	4b03      	ldr	r3, [pc, #12]	; (800339c <HAL_RCC_GetHCLKFreq+0x14>)
 800338e:	681b      	ldr	r3, [r3, #0]
}
 8003390:	4618      	mov	r0, r3
 8003392:	46bd      	mov	sp, r7
 8003394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003398:	4770      	bx	lr
 800339a:	bf00      	nop
 800339c:	20000000 	.word	0x20000000

080033a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80033a4:	f7ff fff0 	bl	8003388 <HAL_RCC_GetHCLKFreq>
 80033a8:	4602      	mov	r2, r0
 80033aa:	4b05      	ldr	r3, [pc, #20]	; (80033c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80033ac:	689b      	ldr	r3, [r3, #8]
 80033ae:	0a9b      	lsrs	r3, r3, #10
 80033b0:	f003 0307 	and.w	r3, r3, #7
 80033b4:	4903      	ldr	r1, [pc, #12]	; (80033c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80033b6:	5ccb      	ldrb	r3, [r1, r3]
 80033b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033bc:	4618      	mov	r0, r3
 80033be:	bd80      	pop	{r7, pc}
 80033c0:	40023800 	.word	0x40023800
 80033c4:	080073bc 	.word	0x080073bc

080033c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80033cc:	f7ff ffdc 	bl	8003388 <HAL_RCC_GetHCLKFreq>
 80033d0:	4602      	mov	r2, r0
 80033d2:	4b05      	ldr	r3, [pc, #20]	; (80033e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80033d4:	689b      	ldr	r3, [r3, #8]
 80033d6:	0b5b      	lsrs	r3, r3, #13
 80033d8:	f003 0307 	and.w	r3, r3, #7
 80033dc:	4903      	ldr	r1, [pc, #12]	; (80033ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80033de:	5ccb      	ldrb	r3, [r1, r3]
 80033e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033e4:	4618      	mov	r0, r3
 80033e6:	bd80      	pop	{r7, pc}
 80033e8:	40023800 	.word	0x40023800
 80033ec:	080073bc 	.word	0x080073bc

080033f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80033f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80033f4:	b0ae      	sub	sp, #184	; 0xb8
 80033f6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80033f8:	2300      	movs	r3, #0
 80033fa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 80033fe:	2300      	movs	r3, #0
 8003400:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8003404:	2300      	movs	r3, #0
 8003406:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 800340a:	2300      	movs	r3, #0
 800340c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8003410:	2300      	movs	r3, #0
 8003412:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003416:	4bcb      	ldr	r3, [pc, #812]	; (8003744 <HAL_RCC_GetSysClockFreq+0x354>)
 8003418:	689b      	ldr	r3, [r3, #8]
 800341a:	f003 030c 	and.w	r3, r3, #12
 800341e:	2b0c      	cmp	r3, #12
 8003420:	f200 8206 	bhi.w	8003830 <HAL_RCC_GetSysClockFreq+0x440>
 8003424:	a201      	add	r2, pc, #4	; (adr r2, 800342c <HAL_RCC_GetSysClockFreq+0x3c>)
 8003426:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800342a:	bf00      	nop
 800342c:	08003461 	.word	0x08003461
 8003430:	08003831 	.word	0x08003831
 8003434:	08003831 	.word	0x08003831
 8003438:	08003831 	.word	0x08003831
 800343c:	08003469 	.word	0x08003469
 8003440:	08003831 	.word	0x08003831
 8003444:	08003831 	.word	0x08003831
 8003448:	08003831 	.word	0x08003831
 800344c:	08003471 	.word	0x08003471
 8003450:	08003831 	.word	0x08003831
 8003454:	08003831 	.word	0x08003831
 8003458:	08003831 	.word	0x08003831
 800345c:	08003661 	.word	0x08003661
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003460:	4bb9      	ldr	r3, [pc, #740]	; (8003748 <HAL_RCC_GetSysClockFreq+0x358>)
 8003462:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8003466:	e1e7      	b.n	8003838 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003468:	4bb8      	ldr	r3, [pc, #736]	; (800374c <HAL_RCC_GetSysClockFreq+0x35c>)
 800346a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800346e:	e1e3      	b.n	8003838 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003470:	4bb4      	ldr	r3, [pc, #720]	; (8003744 <HAL_RCC_GetSysClockFreq+0x354>)
 8003472:	685b      	ldr	r3, [r3, #4]
 8003474:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003478:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800347c:	4bb1      	ldr	r3, [pc, #708]	; (8003744 <HAL_RCC_GetSysClockFreq+0x354>)
 800347e:	685b      	ldr	r3, [r3, #4]
 8003480:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003484:	2b00      	cmp	r3, #0
 8003486:	d071      	beq.n	800356c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003488:	4bae      	ldr	r3, [pc, #696]	; (8003744 <HAL_RCC_GetSysClockFreq+0x354>)
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	099b      	lsrs	r3, r3, #6
 800348e:	2200      	movs	r2, #0
 8003490:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003494:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8003498:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800349c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80034a0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80034a4:	2300      	movs	r3, #0
 80034a6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80034aa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80034ae:	4622      	mov	r2, r4
 80034b0:	462b      	mov	r3, r5
 80034b2:	f04f 0000 	mov.w	r0, #0
 80034b6:	f04f 0100 	mov.w	r1, #0
 80034ba:	0159      	lsls	r1, r3, #5
 80034bc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80034c0:	0150      	lsls	r0, r2, #5
 80034c2:	4602      	mov	r2, r0
 80034c4:	460b      	mov	r3, r1
 80034c6:	4621      	mov	r1, r4
 80034c8:	1a51      	subs	r1, r2, r1
 80034ca:	6439      	str	r1, [r7, #64]	; 0x40
 80034cc:	4629      	mov	r1, r5
 80034ce:	eb63 0301 	sbc.w	r3, r3, r1
 80034d2:	647b      	str	r3, [r7, #68]	; 0x44
 80034d4:	f04f 0200 	mov.w	r2, #0
 80034d8:	f04f 0300 	mov.w	r3, #0
 80034dc:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 80034e0:	4649      	mov	r1, r9
 80034e2:	018b      	lsls	r3, r1, #6
 80034e4:	4641      	mov	r1, r8
 80034e6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80034ea:	4641      	mov	r1, r8
 80034ec:	018a      	lsls	r2, r1, #6
 80034ee:	4641      	mov	r1, r8
 80034f0:	1a51      	subs	r1, r2, r1
 80034f2:	63b9      	str	r1, [r7, #56]	; 0x38
 80034f4:	4649      	mov	r1, r9
 80034f6:	eb63 0301 	sbc.w	r3, r3, r1
 80034fa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80034fc:	f04f 0200 	mov.w	r2, #0
 8003500:	f04f 0300 	mov.w	r3, #0
 8003504:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8003508:	4649      	mov	r1, r9
 800350a:	00cb      	lsls	r3, r1, #3
 800350c:	4641      	mov	r1, r8
 800350e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003512:	4641      	mov	r1, r8
 8003514:	00ca      	lsls	r2, r1, #3
 8003516:	4610      	mov	r0, r2
 8003518:	4619      	mov	r1, r3
 800351a:	4603      	mov	r3, r0
 800351c:	4622      	mov	r2, r4
 800351e:	189b      	adds	r3, r3, r2
 8003520:	633b      	str	r3, [r7, #48]	; 0x30
 8003522:	462b      	mov	r3, r5
 8003524:	460a      	mov	r2, r1
 8003526:	eb42 0303 	adc.w	r3, r2, r3
 800352a:	637b      	str	r3, [r7, #52]	; 0x34
 800352c:	f04f 0200 	mov.w	r2, #0
 8003530:	f04f 0300 	mov.w	r3, #0
 8003534:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003538:	4629      	mov	r1, r5
 800353a:	024b      	lsls	r3, r1, #9
 800353c:	4621      	mov	r1, r4
 800353e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003542:	4621      	mov	r1, r4
 8003544:	024a      	lsls	r2, r1, #9
 8003546:	4610      	mov	r0, r2
 8003548:	4619      	mov	r1, r3
 800354a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800354e:	2200      	movs	r2, #0
 8003550:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003554:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003558:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 800355c:	f7fd fb44 	bl	8000be8 <__aeabi_uldivmod>
 8003560:	4602      	mov	r2, r0
 8003562:	460b      	mov	r3, r1
 8003564:	4613      	mov	r3, r2
 8003566:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800356a:	e067      	b.n	800363c <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800356c:	4b75      	ldr	r3, [pc, #468]	; (8003744 <HAL_RCC_GetSysClockFreq+0x354>)
 800356e:	685b      	ldr	r3, [r3, #4]
 8003570:	099b      	lsrs	r3, r3, #6
 8003572:	2200      	movs	r2, #0
 8003574:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003578:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 800357c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003580:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003584:	67bb      	str	r3, [r7, #120]	; 0x78
 8003586:	2300      	movs	r3, #0
 8003588:	67fb      	str	r3, [r7, #124]	; 0x7c
 800358a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 800358e:	4622      	mov	r2, r4
 8003590:	462b      	mov	r3, r5
 8003592:	f04f 0000 	mov.w	r0, #0
 8003596:	f04f 0100 	mov.w	r1, #0
 800359a:	0159      	lsls	r1, r3, #5
 800359c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80035a0:	0150      	lsls	r0, r2, #5
 80035a2:	4602      	mov	r2, r0
 80035a4:	460b      	mov	r3, r1
 80035a6:	4621      	mov	r1, r4
 80035a8:	1a51      	subs	r1, r2, r1
 80035aa:	62b9      	str	r1, [r7, #40]	; 0x28
 80035ac:	4629      	mov	r1, r5
 80035ae:	eb63 0301 	sbc.w	r3, r3, r1
 80035b2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80035b4:	f04f 0200 	mov.w	r2, #0
 80035b8:	f04f 0300 	mov.w	r3, #0
 80035bc:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 80035c0:	4649      	mov	r1, r9
 80035c2:	018b      	lsls	r3, r1, #6
 80035c4:	4641      	mov	r1, r8
 80035c6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80035ca:	4641      	mov	r1, r8
 80035cc:	018a      	lsls	r2, r1, #6
 80035ce:	4641      	mov	r1, r8
 80035d0:	ebb2 0a01 	subs.w	sl, r2, r1
 80035d4:	4649      	mov	r1, r9
 80035d6:	eb63 0b01 	sbc.w	fp, r3, r1
 80035da:	f04f 0200 	mov.w	r2, #0
 80035de:	f04f 0300 	mov.w	r3, #0
 80035e2:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80035e6:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80035ea:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80035ee:	4692      	mov	sl, r2
 80035f0:	469b      	mov	fp, r3
 80035f2:	4623      	mov	r3, r4
 80035f4:	eb1a 0303 	adds.w	r3, sl, r3
 80035f8:	623b      	str	r3, [r7, #32]
 80035fa:	462b      	mov	r3, r5
 80035fc:	eb4b 0303 	adc.w	r3, fp, r3
 8003600:	627b      	str	r3, [r7, #36]	; 0x24
 8003602:	f04f 0200 	mov.w	r2, #0
 8003606:	f04f 0300 	mov.w	r3, #0
 800360a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800360e:	4629      	mov	r1, r5
 8003610:	028b      	lsls	r3, r1, #10
 8003612:	4621      	mov	r1, r4
 8003614:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003618:	4621      	mov	r1, r4
 800361a:	028a      	lsls	r2, r1, #10
 800361c:	4610      	mov	r0, r2
 800361e:	4619      	mov	r1, r3
 8003620:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003624:	2200      	movs	r2, #0
 8003626:	673b      	str	r3, [r7, #112]	; 0x70
 8003628:	677a      	str	r2, [r7, #116]	; 0x74
 800362a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800362e:	f7fd fadb 	bl	8000be8 <__aeabi_uldivmod>
 8003632:	4602      	mov	r2, r0
 8003634:	460b      	mov	r3, r1
 8003636:	4613      	mov	r3, r2
 8003638:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800363c:	4b41      	ldr	r3, [pc, #260]	; (8003744 <HAL_RCC_GetSysClockFreq+0x354>)
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	0c1b      	lsrs	r3, r3, #16
 8003642:	f003 0303 	and.w	r3, r3, #3
 8003646:	3301      	adds	r3, #1
 8003648:	005b      	lsls	r3, r3, #1
 800364a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 800364e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003652:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003656:	fbb2 f3f3 	udiv	r3, r2, r3
 800365a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800365e:	e0eb      	b.n	8003838 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003660:	4b38      	ldr	r3, [pc, #224]	; (8003744 <HAL_RCC_GetSysClockFreq+0x354>)
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003668:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800366c:	4b35      	ldr	r3, [pc, #212]	; (8003744 <HAL_RCC_GetSysClockFreq+0x354>)
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003674:	2b00      	cmp	r3, #0
 8003676:	d06b      	beq.n	8003750 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003678:	4b32      	ldr	r3, [pc, #200]	; (8003744 <HAL_RCC_GetSysClockFreq+0x354>)
 800367a:	685b      	ldr	r3, [r3, #4]
 800367c:	099b      	lsrs	r3, r3, #6
 800367e:	2200      	movs	r2, #0
 8003680:	66bb      	str	r3, [r7, #104]	; 0x68
 8003682:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003684:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003686:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800368a:	663b      	str	r3, [r7, #96]	; 0x60
 800368c:	2300      	movs	r3, #0
 800368e:	667b      	str	r3, [r7, #100]	; 0x64
 8003690:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8003694:	4622      	mov	r2, r4
 8003696:	462b      	mov	r3, r5
 8003698:	f04f 0000 	mov.w	r0, #0
 800369c:	f04f 0100 	mov.w	r1, #0
 80036a0:	0159      	lsls	r1, r3, #5
 80036a2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80036a6:	0150      	lsls	r0, r2, #5
 80036a8:	4602      	mov	r2, r0
 80036aa:	460b      	mov	r3, r1
 80036ac:	4621      	mov	r1, r4
 80036ae:	1a51      	subs	r1, r2, r1
 80036b0:	61b9      	str	r1, [r7, #24]
 80036b2:	4629      	mov	r1, r5
 80036b4:	eb63 0301 	sbc.w	r3, r3, r1
 80036b8:	61fb      	str	r3, [r7, #28]
 80036ba:	f04f 0200 	mov.w	r2, #0
 80036be:	f04f 0300 	mov.w	r3, #0
 80036c2:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80036c6:	4659      	mov	r1, fp
 80036c8:	018b      	lsls	r3, r1, #6
 80036ca:	4651      	mov	r1, sl
 80036cc:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80036d0:	4651      	mov	r1, sl
 80036d2:	018a      	lsls	r2, r1, #6
 80036d4:	4651      	mov	r1, sl
 80036d6:	ebb2 0801 	subs.w	r8, r2, r1
 80036da:	4659      	mov	r1, fp
 80036dc:	eb63 0901 	sbc.w	r9, r3, r1
 80036e0:	f04f 0200 	mov.w	r2, #0
 80036e4:	f04f 0300 	mov.w	r3, #0
 80036e8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80036ec:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80036f0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80036f4:	4690      	mov	r8, r2
 80036f6:	4699      	mov	r9, r3
 80036f8:	4623      	mov	r3, r4
 80036fa:	eb18 0303 	adds.w	r3, r8, r3
 80036fe:	613b      	str	r3, [r7, #16]
 8003700:	462b      	mov	r3, r5
 8003702:	eb49 0303 	adc.w	r3, r9, r3
 8003706:	617b      	str	r3, [r7, #20]
 8003708:	f04f 0200 	mov.w	r2, #0
 800370c:	f04f 0300 	mov.w	r3, #0
 8003710:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003714:	4629      	mov	r1, r5
 8003716:	024b      	lsls	r3, r1, #9
 8003718:	4621      	mov	r1, r4
 800371a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800371e:	4621      	mov	r1, r4
 8003720:	024a      	lsls	r2, r1, #9
 8003722:	4610      	mov	r0, r2
 8003724:	4619      	mov	r1, r3
 8003726:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800372a:	2200      	movs	r2, #0
 800372c:	65bb      	str	r3, [r7, #88]	; 0x58
 800372e:	65fa      	str	r2, [r7, #92]	; 0x5c
 8003730:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003734:	f7fd fa58 	bl	8000be8 <__aeabi_uldivmod>
 8003738:	4602      	mov	r2, r0
 800373a:	460b      	mov	r3, r1
 800373c:	4613      	mov	r3, r2
 800373e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003742:	e065      	b.n	8003810 <HAL_RCC_GetSysClockFreq+0x420>
 8003744:	40023800 	.word	0x40023800
 8003748:	00f42400 	.word	0x00f42400
 800374c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003750:	4b3d      	ldr	r3, [pc, #244]	; (8003848 <HAL_RCC_GetSysClockFreq+0x458>)
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	099b      	lsrs	r3, r3, #6
 8003756:	2200      	movs	r2, #0
 8003758:	4618      	mov	r0, r3
 800375a:	4611      	mov	r1, r2
 800375c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003760:	653b      	str	r3, [r7, #80]	; 0x50
 8003762:	2300      	movs	r3, #0
 8003764:	657b      	str	r3, [r7, #84]	; 0x54
 8003766:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 800376a:	4642      	mov	r2, r8
 800376c:	464b      	mov	r3, r9
 800376e:	f04f 0000 	mov.w	r0, #0
 8003772:	f04f 0100 	mov.w	r1, #0
 8003776:	0159      	lsls	r1, r3, #5
 8003778:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800377c:	0150      	lsls	r0, r2, #5
 800377e:	4602      	mov	r2, r0
 8003780:	460b      	mov	r3, r1
 8003782:	4641      	mov	r1, r8
 8003784:	1a51      	subs	r1, r2, r1
 8003786:	60b9      	str	r1, [r7, #8]
 8003788:	4649      	mov	r1, r9
 800378a:	eb63 0301 	sbc.w	r3, r3, r1
 800378e:	60fb      	str	r3, [r7, #12]
 8003790:	f04f 0200 	mov.w	r2, #0
 8003794:	f04f 0300 	mov.w	r3, #0
 8003798:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 800379c:	4659      	mov	r1, fp
 800379e:	018b      	lsls	r3, r1, #6
 80037a0:	4651      	mov	r1, sl
 80037a2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80037a6:	4651      	mov	r1, sl
 80037a8:	018a      	lsls	r2, r1, #6
 80037aa:	4651      	mov	r1, sl
 80037ac:	1a54      	subs	r4, r2, r1
 80037ae:	4659      	mov	r1, fp
 80037b0:	eb63 0501 	sbc.w	r5, r3, r1
 80037b4:	f04f 0200 	mov.w	r2, #0
 80037b8:	f04f 0300 	mov.w	r3, #0
 80037bc:	00eb      	lsls	r3, r5, #3
 80037be:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80037c2:	00e2      	lsls	r2, r4, #3
 80037c4:	4614      	mov	r4, r2
 80037c6:	461d      	mov	r5, r3
 80037c8:	4643      	mov	r3, r8
 80037ca:	18e3      	adds	r3, r4, r3
 80037cc:	603b      	str	r3, [r7, #0]
 80037ce:	464b      	mov	r3, r9
 80037d0:	eb45 0303 	adc.w	r3, r5, r3
 80037d4:	607b      	str	r3, [r7, #4]
 80037d6:	f04f 0200 	mov.w	r2, #0
 80037da:	f04f 0300 	mov.w	r3, #0
 80037de:	e9d7 4500 	ldrd	r4, r5, [r7]
 80037e2:	4629      	mov	r1, r5
 80037e4:	028b      	lsls	r3, r1, #10
 80037e6:	4621      	mov	r1, r4
 80037e8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80037ec:	4621      	mov	r1, r4
 80037ee:	028a      	lsls	r2, r1, #10
 80037f0:	4610      	mov	r0, r2
 80037f2:	4619      	mov	r1, r3
 80037f4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80037f8:	2200      	movs	r2, #0
 80037fa:	64bb      	str	r3, [r7, #72]	; 0x48
 80037fc:	64fa      	str	r2, [r7, #76]	; 0x4c
 80037fe:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003802:	f7fd f9f1 	bl	8000be8 <__aeabi_uldivmod>
 8003806:	4602      	mov	r2, r0
 8003808:	460b      	mov	r3, r1
 800380a:	4613      	mov	r3, r2
 800380c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003810:	4b0d      	ldr	r3, [pc, #52]	; (8003848 <HAL_RCC_GetSysClockFreq+0x458>)
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	0f1b      	lsrs	r3, r3, #28
 8003816:	f003 0307 	and.w	r3, r3, #7
 800381a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 800381e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003822:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003826:	fbb2 f3f3 	udiv	r3, r2, r3
 800382a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800382e:	e003      	b.n	8003838 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003830:	4b06      	ldr	r3, [pc, #24]	; (800384c <HAL_RCC_GetSysClockFreq+0x45c>)
 8003832:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003836:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003838:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 800383c:	4618      	mov	r0, r3
 800383e:	37b8      	adds	r7, #184	; 0xb8
 8003840:	46bd      	mov	sp, r7
 8003842:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003846:	bf00      	nop
 8003848:	40023800 	.word	0x40023800
 800384c:	00f42400 	.word	0x00f42400

08003850 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b086      	sub	sp, #24
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2b00      	cmp	r3, #0
 800385c:	d101      	bne.n	8003862 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800385e:	2301      	movs	r3, #1
 8003860:	e28d      	b.n	8003d7e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f003 0301 	and.w	r3, r3, #1
 800386a:	2b00      	cmp	r3, #0
 800386c:	f000 8083 	beq.w	8003976 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003870:	4b94      	ldr	r3, [pc, #592]	; (8003ac4 <HAL_RCC_OscConfig+0x274>)
 8003872:	689b      	ldr	r3, [r3, #8]
 8003874:	f003 030c 	and.w	r3, r3, #12
 8003878:	2b04      	cmp	r3, #4
 800387a:	d019      	beq.n	80038b0 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800387c:	4b91      	ldr	r3, [pc, #580]	; (8003ac4 <HAL_RCC_OscConfig+0x274>)
 800387e:	689b      	ldr	r3, [r3, #8]
 8003880:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003884:	2b08      	cmp	r3, #8
 8003886:	d106      	bne.n	8003896 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003888:	4b8e      	ldr	r3, [pc, #568]	; (8003ac4 <HAL_RCC_OscConfig+0x274>)
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003890:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003894:	d00c      	beq.n	80038b0 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003896:	4b8b      	ldr	r3, [pc, #556]	; (8003ac4 <HAL_RCC_OscConfig+0x274>)
 8003898:	689b      	ldr	r3, [r3, #8]
 800389a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800389e:	2b0c      	cmp	r3, #12
 80038a0:	d112      	bne.n	80038c8 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80038a2:	4b88      	ldr	r3, [pc, #544]	; (8003ac4 <HAL_RCC_OscConfig+0x274>)
 80038a4:	685b      	ldr	r3, [r3, #4]
 80038a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80038aa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80038ae:	d10b      	bne.n	80038c8 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038b0:	4b84      	ldr	r3, [pc, #528]	; (8003ac4 <HAL_RCC_OscConfig+0x274>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d05b      	beq.n	8003974 <HAL_RCC_OscConfig+0x124>
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	685b      	ldr	r3, [r3, #4]
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d157      	bne.n	8003974 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80038c4:	2301      	movs	r3, #1
 80038c6:	e25a      	b.n	8003d7e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	685b      	ldr	r3, [r3, #4]
 80038cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80038d0:	d106      	bne.n	80038e0 <HAL_RCC_OscConfig+0x90>
 80038d2:	4b7c      	ldr	r3, [pc, #496]	; (8003ac4 <HAL_RCC_OscConfig+0x274>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	4a7b      	ldr	r2, [pc, #492]	; (8003ac4 <HAL_RCC_OscConfig+0x274>)
 80038d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038dc:	6013      	str	r3, [r2, #0]
 80038de:	e01d      	b.n	800391c <HAL_RCC_OscConfig+0xcc>
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	685b      	ldr	r3, [r3, #4]
 80038e4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80038e8:	d10c      	bne.n	8003904 <HAL_RCC_OscConfig+0xb4>
 80038ea:	4b76      	ldr	r3, [pc, #472]	; (8003ac4 <HAL_RCC_OscConfig+0x274>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	4a75      	ldr	r2, [pc, #468]	; (8003ac4 <HAL_RCC_OscConfig+0x274>)
 80038f0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80038f4:	6013      	str	r3, [r2, #0]
 80038f6:	4b73      	ldr	r3, [pc, #460]	; (8003ac4 <HAL_RCC_OscConfig+0x274>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4a72      	ldr	r2, [pc, #456]	; (8003ac4 <HAL_RCC_OscConfig+0x274>)
 80038fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003900:	6013      	str	r3, [r2, #0]
 8003902:	e00b      	b.n	800391c <HAL_RCC_OscConfig+0xcc>
 8003904:	4b6f      	ldr	r3, [pc, #444]	; (8003ac4 <HAL_RCC_OscConfig+0x274>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4a6e      	ldr	r2, [pc, #440]	; (8003ac4 <HAL_RCC_OscConfig+0x274>)
 800390a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800390e:	6013      	str	r3, [r2, #0]
 8003910:	4b6c      	ldr	r3, [pc, #432]	; (8003ac4 <HAL_RCC_OscConfig+0x274>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4a6b      	ldr	r2, [pc, #428]	; (8003ac4 <HAL_RCC_OscConfig+0x274>)
 8003916:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800391a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	685b      	ldr	r3, [r3, #4]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d013      	beq.n	800394c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003924:	f7fe fa08 	bl	8001d38 <HAL_GetTick>
 8003928:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800392a:	e008      	b.n	800393e <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800392c:	f7fe fa04 	bl	8001d38 <HAL_GetTick>
 8003930:	4602      	mov	r2, r0
 8003932:	693b      	ldr	r3, [r7, #16]
 8003934:	1ad3      	subs	r3, r2, r3
 8003936:	2b64      	cmp	r3, #100	; 0x64
 8003938:	d901      	bls.n	800393e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800393a:	2303      	movs	r3, #3
 800393c:	e21f      	b.n	8003d7e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800393e:	4b61      	ldr	r3, [pc, #388]	; (8003ac4 <HAL_RCC_OscConfig+0x274>)
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003946:	2b00      	cmp	r3, #0
 8003948:	d0f0      	beq.n	800392c <HAL_RCC_OscConfig+0xdc>
 800394a:	e014      	b.n	8003976 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800394c:	f7fe f9f4 	bl	8001d38 <HAL_GetTick>
 8003950:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003952:	e008      	b.n	8003966 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003954:	f7fe f9f0 	bl	8001d38 <HAL_GetTick>
 8003958:	4602      	mov	r2, r0
 800395a:	693b      	ldr	r3, [r7, #16]
 800395c:	1ad3      	subs	r3, r2, r3
 800395e:	2b64      	cmp	r3, #100	; 0x64
 8003960:	d901      	bls.n	8003966 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003962:	2303      	movs	r3, #3
 8003964:	e20b      	b.n	8003d7e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003966:	4b57      	ldr	r3, [pc, #348]	; (8003ac4 <HAL_RCC_OscConfig+0x274>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800396e:	2b00      	cmp	r3, #0
 8003970:	d1f0      	bne.n	8003954 <HAL_RCC_OscConfig+0x104>
 8003972:	e000      	b.n	8003976 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003974:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f003 0302 	and.w	r3, r3, #2
 800397e:	2b00      	cmp	r3, #0
 8003980:	d06f      	beq.n	8003a62 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003982:	4b50      	ldr	r3, [pc, #320]	; (8003ac4 <HAL_RCC_OscConfig+0x274>)
 8003984:	689b      	ldr	r3, [r3, #8]
 8003986:	f003 030c 	and.w	r3, r3, #12
 800398a:	2b00      	cmp	r3, #0
 800398c:	d017      	beq.n	80039be <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800398e:	4b4d      	ldr	r3, [pc, #308]	; (8003ac4 <HAL_RCC_OscConfig+0x274>)
 8003990:	689b      	ldr	r3, [r3, #8]
 8003992:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003996:	2b08      	cmp	r3, #8
 8003998:	d105      	bne.n	80039a6 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800399a:	4b4a      	ldr	r3, [pc, #296]	; (8003ac4 <HAL_RCC_OscConfig+0x274>)
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d00b      	beq.n	80039be <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80039a6:	4b47      	ldr	r3, [pc, #284]	; (8003ac4 <HAL_RCC_OscConfig+0x274>)
 80039a8:	689b      	ldr	r3, [r3, #8]
 80039aa:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80039ae:	2b0c      	cmp	r3, #12
 80039b0:	d11c      	bne.n	80039ec <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80039b2:	4b44      	ldr	r3, [pc, #272]	; (8003ac4 <HAL_RCC_OscConfig+0x274>)
 80039b4:	685b      	ldr	r3, [r3, #4]
 80039b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d116      	bne.n	80039ec <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039be:	4b41      	ldr	r3, [pc, #260]	; (8003ac4 <HAL_RCC_OscConfig+0x274>)
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f003 0302 	and.w	r3, r3, #2
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d005      	beq.n	80039d6 <HAL_RCC_OscConfig+0x186>
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	68db      	ldr	r3, [r3, #12]
 80039ce:	2b01      	cmp	r3, #1
 80039d0:	d001      	beq.n	80039d6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80039d2:	2301      	movs	r3, #1
 80039d4:	e1d3      	b.n	8003d7e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039d6:	4b3b      	ldr	r3, [pc, #236]	; (8003ac4 <HAL_RCC_OscConfig+0x274>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	691b      	ldr	r3, [r3, #16]
 80039e2:	00db      	lsls	r3, r3, #3
 80039e4:	4937      	ldr	r1, [pc, #220]	; (8003ac4 <HAL_RCC_OscConfig+0x274>)
 80039e6:	4313      	orrs	r3, r2
 80039e8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039ea:	e03a      	b.n	8003a62 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	68db      	ldr	r3, [r3, #12]
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d020      	beq.n	8003a36 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80039f4:	4b34      	ldr	r3, [pc, #208]	; (8003ac8 <HAL_RCC_OscConfig+0x278>)
 80039f6:	2201      	movs	r2, #1
 80039f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039fa:	f7fe f99d 	bl	8001d38 <HAL_GetTick>
 80039fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a00:	e008      	b.n	8003a14 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003a02:	f7fe f999 	bl	8001d38 <HAL_GetTick>
 8003a06:	4602      	mov	r2, r0
 8003a08:	693b      	ldr	r3, [r7, #16]
 8003a0a:	1ad3      	subs	r3, r2, r3
 8003a0c:	2b02      	cmp	r3, #2
 8003a0e:	d901      	bls.n	8003a14 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003a10:	2303      	movs	r3, #3
 8003a12:	e1b4      	b.n	8003d7e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a14:	4b2b      	ldr	r3, [pc, #172]	; (8003ac4 <HAL_RCC_OscConfig+0x274>)
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f003 0302 	and.w	r3, r3, #2
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d0f0      	beq.n	8003a02 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a20:	4b28      	ldr	r3, [pc, #160]	; (8003ac4 <HAL_RCC_OscConfig+0x274>)
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	691b      	ldr	r3, [r3, #16]
 8003a2c:	00db      	lsls	r3, r3, #3
 8003a2e:	4925      	ldr	r1, [pc, #148]	; (8003ac4 <HAL_RCC_OscConfig+0x274>)
 8003a30:	4313      	orrs	r3, r2
 8003a32:	600b      	str	r3, [r1, #0]
 8003a34:	e015      	b.n	8003a62 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a36:	4b24      	ldr	r3, [pc, #144]	; (8003ac8 <HAL_RCC_OscConfig+0x278>)
 8003a38:	2200      	movs	r2, #0
 8003a3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a3c:	f7fe f97c 	bl	8001d38 <HAL_GetTick>
 8003a40:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a42:	e008      	b.n	8003a56 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003a44:	f7fe f978 	bl	8001d38 <HAL_GetTick>
 8003a48:	4602      	mov	r2, r0
 8003a4a:	693b      	ldr	r3, [r7, #16]
 8003a4c:	1ad3      	subs	r3, r2, r3
 8003a4e:	2b02      	cmp	r3, #2
 8003a50:	d901      	bls.n	8003a56 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003a52:	2303      	movs	r3, #3
 8003a54:	e193      	b.n	8003d7e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a56:	4b1b      	ldr	r3, [pc, #108]	; (8003ac4 <HAL_RCC_OscConfig+0x274>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f003 0302 	and.w	r3, r3, #2
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d1f0      	bne.n	8003a44 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f003 0308 	and.w	r3, r3, #8
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d036      	beq.n	8003adc <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	695b      	ldr	r3, [r3, #20]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d016      	beq.n	8003aa4 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a76:	4b15      	ldr	r3, [pc, #84]	; (8003acc <HAL_RCC_OscConfig+0x27c>)
 8003a78:	2201      	movs	r2, #1
 8003a7a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a7c:	f7fe f95c 	bl	8001d38 <HAL_GetTick>
 8003a80:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a82:	e008      	b.n	8003a96 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003a84:	f7fe f958 	bl	8001d38 <HAL_GetTick>
 8003a88:	4602      	mov	r2, r0
 8003a8a:	693b      	ldr	r3, [r7, #16]
 8003a8c:	1ad3      	subs	r3, r2, r3
 8003a8e:	2b02      	cmp	r3, #2
 8003a90:	d901      	bls.n	8003a96 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003a92:	2303      	movs	r3, #3
 8003a94:	e173      	b.n	8003d7e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a96:	4b0b      	ldr	r3, [pc, #44]	; (8003ac4 <HAL_RCC_OscConfig+0x274>)
 8003a98:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a9a:	f003 0302 	and.w	r3, r3, #2
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d0f0      	beq.n	8003a84 <HAL_RCC_OscConfig+0x234>
 8003aa2:	e01b      	b.n	8003adc <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003aa4:	4b09      	ldr	r3, [pc, #36]	; (8003acc <HAL_RCC_OscConfig+0x27c>)
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003aaa:	f7fe f945 	bl	8001d38 <HAL_GetTick>
 8003aae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ab0:	e00e      	b.n	8003ad0 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003ab2:	f7fe f941 	bl	8001d38 <HAL_GetTick>
 8003ab6:	4602      	mov	r2, r0
 8003ab8:	693b      	ldr	r3, [r7, #16]
 8003aba:	1ad3      	subs	r3, r2, r3
 8003abc:	2b02      	cmp	r3, #2
 8003abe:	d907      	bls.n	8003ad0 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003ac0:	2303      	movs	r3, #3
 8003ac2:	e15c      	b.n	8003d7e <HAL_RCC_OscConfig+0x52e>
 8003ac4:	40023800 	.word	0x40023800
 8003ac8:	42470000 	.word	0x42470000
 8003acc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ad0:	4b8a      	ldr	r3, [pc, #552]	; (8003cfc <HAL_RCC_OscConfig+0x4ac>)
 8003ad2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ad4:	f003 0302 	and.w	r3, r3, #2
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d1ea      	bne.n	8003ab2 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f003 0304 	and.w	r3, r3, #4
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	f000 8097 	beq.w	8003c18 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003aea:	2300      	movs	r3, #0
 8003aec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003aee:	4b83      	ldr	r3, [pc, #524]	; (8003cfc <HAL_RCC_OscConfig+0x4ac>)
 8003af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003af2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d10f      	bne.n	8003b1a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003afa:	2300      	movs	r3, #0
 8003afc:	60bb      	str	r3, [r7, #8]
 8003afe:	4b7f      	ldr	r3, [pc, #508]	; (8003cfc <HAL_RCC_OscConfig+0x4ac>)
 8003b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b02:	4a7e      	ldr	r2, [pc, #504]	; (8003cfc <HAL_RCC_OscConfig+0x4ac>)
 8003b04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b08:	6413      	str	r3, [r2, #64]	; 0x40
 8003b0a:	4b7c      	ldr	r3, [pc, #496]	; (8003cfc <HAL_RCC_OscConfig+0x4ac>)
 8003b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b12:	60bb      	str	r3, [r7, #8]
 8003b14:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b16:	2301      	movs	r3, #1
 8003b18:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b1a:	4b79      	ldr	r3, [pc, #484]	; (8003d00 <HAL_RCC_OscConfig+0x4b0>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d118      	bne.n	8003b58 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b26:	4b76      	ldr	r3, [pc, #472]	; (8003d00 <HAL_RCC_OscConfig+0x4b0>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	4a75      	ldr	r2, [pc, #468]	; (8003d00 <HAL_RCC_OscConfig+0x4b0>)
 8003b2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b30:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b32:	f7fe f901 	bl	8001d38 <HAL_GetTick>
 8003b36:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b38:	e008      	b.n	8003b4c <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b3a:	f7fe f8fd 	bl	8001d38 <HAL_GetTick>
 8003b3e:	4602      	mov	r2, r0
 8003b40:	693b      	ldr	r3, [r7, #16]
 8003b42:	1ad3      	subs	r3, r2, r3
 8003b44:	2b02      	cmp	r3, #2
 8003b46:	d901      	bls.n	8003b4c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003b48:	2303      	movs	r3, #3
 8003b4a:	e118      	b.n	8003d7e <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b4c:	4b6c      	ldr	r3, [pc, #432]	; (8003d00 <HAL_RCC_OscConfig+0x4b0>)
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d0f0      	beq.n	8003b3a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	689b      	ldr	r3, [r3, #8]
 8003b5c:	2b01      	cmp	r3, #1
 8003b5e:	d106      	bne.n	8003b6e <HAL_RCC_OscConfig+0x31e>
 8003b60:	4b66      	ldr	r3, [pc, #408]	; (8003cfc <HAL_RCC_OscConfig+0x4ac>)
 8003b62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b64:	4a65      	ldr	r2, [pc, #404]	; (8003cfc <HAL_RCC_OscConfig+0x4ac>)
 8003b66:	f043 0301 	orr.w	r3, r3, #1
 8003b6a:	6713      	str	r3, [r2, #112]	; 0x70
 8003b6c:	e01c      	b.n	8003ba8 <HAL_RCC_OscConfig+0x358>
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	689b      	ldr	r3, [r3, #8]
 8003b72:	2b05      	cmp	r3, #5
 8003b74:	d10c      	bne.n	8003b90 <HAL_RCC_OscConfig+0x340>
 8003b76:	4b61      	ldr	r3, [pc, #388]	; (8003cfc <HAL_RCC_OscConfig+0x4ac>)
 8003b78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b7a:	4a60      	ldr	r2, [pc, #384]	; (8003cfc <HAL_RCC_OscConfig+0x4ac>)
 8003b7c:	f043 0304 	orr.w	r3, r3, #4
 8003b80:	6713      	str	r3, [r2, #112]	; 0x70
 8003b82:	4b5e      	ldr	r3, [pc, #376]	; (8003cfc <HAL_RCC_OscConfig+0x4ac>)
 8003b84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b86:	4a5d      	ldr	r2, [pc, #372]	; (8003cfc <HAL_RCC_OscConfig+0x4ac>)
 8003b88:	f043 0301 	orr.w	r3, r3, #1
 8003b8c:	6713      	str	r3, [r2, #112]	; 0x70
 8003b8e:	e00b      	b.n	8003ba8 <HAL_RCC_OscConfig+0x358>
 8003b90:	4b5a      	ldr	r3, [pc, #360]	; (8003cfc <HAL_RCC_OscConfig+0x4ac>)
 8003b92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b94:	4a59      	ldr	r2, [pc, #356]	; (8003cfc <HAL_RCC_OscConfig+0x4ac>)
 8003b96:	f023 0301 	bic.w	r3, r3, #1
 8003b9a:	6713      	str	r3, [r2, #112]	; 0x70
 8003b9c:	4b57      	ldr	r3, [pc, #348]	; (8003cfc <HAL_RCC_OscConfig+0x4ac>)
 8003b9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ba0:	4a56      	ldr	r2, [pc, #344]	; (8003cfc <HAL_RCC_OscConfig+0x4ac>)
 8003ba2:	f023 0304 	bic.w	r3, r3, #4
 8003ba6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	689b      	ldr	r3, [r3, #8]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d015      	beq.n	8003bdc <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bb0:	f7fe f8c2 	bl	8001d38 <HAL_GetTick>
 8003bb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bb6:	e00a      	b.n	8003bce <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003bb8:	f7fe f8be 	bl	8001d38 <HAL_GetTick>
 8003bbc:	4602      	mov	r2, r0
 8003bbe:	693b      	ldr	r3, [r7, #16]
 8003bc0:	1ad3      	subs	r3, r2, r3
 8003bc2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bc6:	4293      	cmp	r3, r2
 8003bc8:	d901      	bls.n	8003bce <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003bca:	2303      	movs	r3, #3
 8003bcc:	e0d7      	b.n	8003d7e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bce:	4b4b      	ldr	r3, [pc, #300]	; (8003cfc <HAL_RCC_OscConfig+0x4ac>)
 8003bd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bd2:	f003 0302 	and.w	r3, r3, #2
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d0ee      	beq.n	8003bb8 <HAL_RCC_OscConfig+0x368>
 8003bda:	e014      	b.n	8003c06 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bdc:	f7fe f8ac 	bl	8001d38 <HAL_GetTick>
 8003be0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003be2:	e00a      	b.n	8003bfa <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003be4:	f7fe f8a8 	bl	8001d38 <HAL_GetTick>
 8003be8:	4602      	mov	r2, r0
 8003bea:	693b      	ldr	r3, [r7, #16]
 8003bec:	1ad3      	subs	r3, r2, r3
 8003bee:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d901      	bls.n	8003bfa <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003bf6:	2303      	movs	r3, #3
 8003bf8:	e0c1      	b.n	8003d7e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003bfa:	4b40      	ldr	r3, [pc, #256]	; (8003cfc <HAL_RCC_OscConfig+0x4ac>)
 8003bfc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bfe:	f003 0302 	and.w	r3, r3, #2
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d1ee      	bne.n	8003be4 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003c06:	7dfb      	ldrb	r3, [r7, #23]
 8003c08:	2b01      	cmp	r3, #1
 8003c0a:	d105      	bne.n	8003c18 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c0c:	4b3b      	ldr	r3, [pc, #236]	; (8003cfc <HAL_RCC_OscConfig+0x4ac>)
 8003c0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c10:	4a3a      	ldr	r2, [pc, #232]	; (8003cfc <HAL_RCC_OscConfig+0x4ac>)
 8003c12:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c16:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	699b      	ldr	r3, [r3, #24]
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	f000 80ad 	beq.w	8003d7c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003c22:	4b36      	ldr	r3, [pc, #216]	; (8003cfc <HAL_RCC_OscConfig+0x4ac>)
 8003c24:	689b      	ldr	r3, [r3, #8]
 8003c26:	f003 030c 	and.w	r3, r3, #12
 8003c2a:	2b08      	cmp	r3, #8
 8003c2c:	d060      	beq.n	8003cf0 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	699b      	ldr	r3, [r3, #24]
 8003c32:	2b02      	cmp	r3, #2
 8003c34:	d145      	bne.n	8003cc2 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c36:	4b33      	ldr	r3, [pc, #204]	; (8003d04 <HAL_RCC_OscConfig+0x4b4>)
 8003c38:	2200      	movs	r2, #0
 8003c3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c3c:	f7fe f87c 	bl	8001d38 <HAL_GetTick>
 8003c40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c42:	e008      	b.n	8003c56 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c44:	f7fe f878 	bl	8001d38 <HAL_GetTick>
 8003c48:	4602      	mov	r2, r0
 8003c4a:	693b      	ldr	r3, [r7, #16]
 8003c4c:	1ad3      	subs	r3, r2, r3
 8003c4e:	2b02      	cmp	r3, #2
 8003c50:	d901      	bls.n	8003c56 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003c52:	2303      	movs	r3, #3
 8003c54:	e093      	b.n	8003d7e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c56:	4b29      	ldr	r3, [pc, #164]	; (8003cfc <HAL_RCC_OscConfig+0x4ac>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d1f0      	bne.n	8003c44 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	69da      	ldr	r2, [r3, #28]
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6a1b      	ldr	r3, [r3, #32]
 8003c6a:	431a      	orrs	r2, r3
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c70:	019b      	lsls	r3, r3, #6
 8003c72:	431a      	orrs	r2, r3
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c78:	085b      	lsrs	r3, r3, #1
 8003c7a:	3b01      	subs	r3, #1
 8003c7c:	041b      	lsls	r3, r3, #16
 8003c7e:	431a      	orrs	r2, r3
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c84:	061b      	lsls	r3, r3, #24
 8003c86:	431a      	orrs	r2, r3
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c8c:	071b      	lsls	r3, r3, #28
 8003c8e:	491b      	ldr	r1, [pc, #108]	; (8003cfc <HAL_RCC_OscConfig+0x4ac>)
 8003c90:	4313      	orrs	r3, r2
 8003c92:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c94:	4b1b      	ldr	r3, [pc, #108]	; (8003d04 <HAL_RCC_OscConfig+0x4b4>)
 8003c96:	2201      	movs	r2, #1
 8003c98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c9a:	f7fe f84d 	bl	8001d38 <HAL_GetTick>
 8003c9e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ca0:	e008      	b.n	8003cb4 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ca2:	f7fe f849 	bl	8001d38 <HAL_GetTick>
 8003ca6:	4602      	mov	r2, r0
 8003ca8:	693b      	ldr	r3, [r7, #16]
 8003caa:	1ad3      	subs	r3, r2, r3
 8003cac:	2b02      	cmp	r3, #2
 8003cae:	d901      	bls.n	8003cb4 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003cb0:	2303      	movs	r3, #3
 8003cb2:	e064      	b.n	8003d7e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003cb4:	4b11      	ldr	r3, [pc, #68]	; (8003cfc <HAL_RCC_OscConfig+0x4ac>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d0f0      	beq.n	8003ca2 <HAL_RCC_OscConfig+0x452>
 8003cc0:	e05c      	b.n	8003d7c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cc2:	4b10      	ldr	r3, [pc, #64]	; (8003d04 <HAL_RCC_OscConfig+0x4b4>)
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cc8:	f7fe f836 	bl	8001d38 <HAL_GetTick>
 8003ccc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003cce:	e008      	b.n	8003ce2 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003cd0:	f7fe f832 	bl	8001d38 <HAL_GetTick>
 8003cd4:	4602      	mov	r2, r0
 8003cd6:	693b      	ldr	r3, [r7, #16]
 8003cd8:	1ad3      	subs	r3, r2, r3
 8003cda:	2b02      	cmp	r3, #2
 8003cdc:	d901      	bls.n	8003ce2 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003cde:	2303      	movs	r3, #3
 8003ce0:	e04d      	b.n	8003d7e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ce2:	4b06      	ldr	r3, [pc, #24]	; (8003cfc <HAL_RCC_OscConfig+0x4ac>)
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d1f0      	bne.n	8003cd0 <HAL_RCC_OscConfig+0x480>
 8003cee:	e045      	b.n	8003d7c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	699b      	ldr	r3, [r3, #24]
 8003cf4:	2b01      	cmp	r3, #1
 8003cf6:	d107      	bne.n	8003d08 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	e040      	b.n	8003d7e <HAL_RCC_OscConfig+0x52e>
 8003cfc:	40023800 	.word	0x40023800
 8003d00:	40007000 	.word	0x40007000
 8003d04:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003d08:	4b1f      	ldr	r3, [pc, #124]	; (8003d88 <HAL_RCC_OscConfig+0x538>)
 8003d0a:	685b      	ldr	r3, [r3, #4]
 8003d0c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	699b      	ldr	r3, [r3, #24]
 8003d12:	2b01      	cmp	r3, #1
 8003d14:	d030      	beq.n	8003d78 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d20:	429a      	cmp	r2, r3
 8003d22:	d129      	bne.n	8003d78 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d2e:	429a      	cmp	r2, r3
 8003d30:	d122      	bne.n	8003d78 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003d32:	68fa      	ldr	r2, [r7, #12]
 8003d34:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003d38:	4013      	ands	r3, r2
 8003d3a:	687a      	ldr	r2, [r7, #4]
 8003d3c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003d3e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d40:	4293      	cmp	r3, r2
 8003d42:	d119      	bne.n	8003d78 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d4e:	085b      	lsrs	r3, r3, #1
 8003d50:	3b01      	subs	r3, #1
 8003d52:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003d54:	429a      	cmp	r2, r3
 8003d56:	d10f      	bne.n	8003d78 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d62:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003d64:	429a      	cmp	r2, r3
 8003d66:	d107      	bne.n	8003d78 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d72:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003d74:	429a      	cmp	r2, r3
 8003d76:	d001      	beq.n	8003d7c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8003d78:	2301      	movs	r3, #1
 8003d7a:	e000      	b.n	8003d7e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003d7c:	2300      	movs	r3, #0
}
 8003d7e:	4618      	mov	r0, r3
 8003d80:	3718      	adds	r7, #24
 8003d82:	46bd      	mov	sp, r7
 8003d84:	bd80      	pop	{r7, pc}
 8003d86:	bf00      	nop
 8003d88:	40023800 	.word	0x40023800

08003d8c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b082      	sub	sp, #8
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d101      	bne.n	8003d9e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003d9a:	2301      	movs	r3, #1
 8003d9c:	e03f      	b.n	8003e1e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003da4:	b2db      	uxtb	r3, r3
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d106      	bne.n	8003db8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2200      	movs	r2, #0
 8003dae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003db2:	6878      	ldr	r0, [r7, #4]
 8003db4:	f7fd fdd8 	bl	8001968 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2224      	movs	r2, #36	; 0x24
 8003dbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	68da      	ldr	r2, [r3, #12]
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003dce:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003dd0:	6878      	ldr	r0, [r7, #4]
 8003dd2:	f000 f929 	bl	8004028 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	691a      	ldr	r2, [r3, #16]
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003de4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	695a      	ldr	r2, [r3, #20]
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003df4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	68da      	ldr	r2, [r3, #12]
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003e04:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2200      	movs	r2, #0
 8003e0a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2220      	movs	r2, #32
 8003e10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2220      	movs	r2, #32
 8003e18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003e1c:	2300      	movs	r3, #0
}
 8003e1e:	4618      	mov	r0, r3
 8003e20:	3708      	adds	r7, #8
 8003e22:	46bd      	mov	sp, r7
 8003e24:	bd80      	pop	{r7, pc}

08003e26 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e26:	b580      	push	{r7, lr}
 8003e28:	b08a      	sub	sp, #40	; 0x28
 8003e2a:	af02      	add	r7, sp, #8
 8003e2c:	60f8      	str	r0, [r7, #12]
 8003e2e:	60b9      	str	r1, [r7, #8]
 8003e30:	603b      	str	r3, [r7, #0]
 8003e32:	4613      	mov	r3, r2
 8003e34:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003e36:	2300      	movs	r3, #0
 8003e38:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e40:	b2db      	uxtb	r3, r3
 8003e42:	2b20      	cmp	r3, #32
 8003e44:	d17c      	bne.n	8003f40 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e46:	68bb      	ldr	r3, [r7, #8]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d002      	beq.n	8003e52 <HAL_UART_Transmit+0x2c>
 8003e4c:	88fb      	ldrh	r3, [r7, #6]
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d101      	bne.n	8003e56 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003e52:	2301      	movs	r3, #1
 8003e54:	e075      	b.n	8003f42 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e5c:	2b01      	cmp	r3, #1
 8003e5e:	d101      	bne.n	8003e64 <HAL_UART_Transmit+0x3e>
 8003e60:	2302      	movs	r3, #2
 8003e62:	e06e      	b.n	8003f42 <HAL_UART_Transmit+0x11c>
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	2201      	movs	r2, #1
 8003e68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	2200      	movs	r2, #0
 8003e70:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	2221      	movs	r2, #33	; 0x21
 8003e76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003e7a:	f7fd ff5d 	bl	8001d38 <HAL_GetTick>
 8003e7e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	88fa      	ldrh	r2, [r7, #6]
 8003e84:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	88fa      	ldrh	r2, [r7, #6]
 8003e8a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	689b      	ldr	r3, [r3, #8]
 8003e90:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e94:	d108      	bne.n	8003ea8 <HAL_UART_Transmit+0x82>
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	691b      	ldr	r3, [r3, #16]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d104      	bne.n	8003ea8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003ea2:	68bb      	ldr	r3, [r7, #8]
 8003ea4:	61bb      	str	r3, [r7, #24]
 8003ea6:	e003      	b.n	8003eb0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003ea8:	68bb      	ldr	r3, [r7, #8]
 8003eaa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003eac:	2300      	movs	r3, #0
 8003eae:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003eb8:	e02a      	b.n	8003f10 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	9300      	str	r3, [sp, #0]
 8003ebe:	697b      	ldr	r3, [r7, #20]
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	2180      	movs	r1, #128	; 0x80
 8003ec4:	68f8      	ldr	r0, [r7, #12]
 8003ec6:	f000 f840 	bl	8003f4a <UART_WaitOnFlagUntilTimeout>
 8003eca:	4603      	mov	r3, r0
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d001      	beq.n	8003ed4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003ed0:	2303      	movs	r3, #3
 8003ed2:	e036      	b.n	8003f42 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003ed4:	69fb      	ldr	r3, [r7, #28]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d10b      	bne.n	8003ef2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003eda:	69bb      	ldr	r3, [r7, #24]
 8003edc:	881b      	ldrh	r3, [r3, #0]
 8003ede:	461a      	mov	r2, r3
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003ee8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003eea:	69bb      	ldr	r3, [r7, #24]
 8003eec:	3302      	adds	r3, #2
 8003eee:	61bb      	str	r3, [r7, #24]
 8003ef0:	e007      	b.n	8003f02 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003ef2:	69fb      	ldr	r3, [r7, #28]
 8003ef4:	781a      	ldrb	r2, [r3, #0]
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003efc:	69fb      	ldr	r3, [r7, #28]
 8003efe:	3301      	adds	r3, #1
 8003f00:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003f06:	b29b      	uxth	r3, r3
 8003f08:	3b01      	subs	r3, #1
 8003f0a:	b29a      	uxth	r2, r3
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003f14:	b29b      	uxth	r3, r3
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d1cf      	bne.n	8003eba <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	9300      	str	r3, [sp, #0]
 8003f1e:	697b      	ldr	r3, [r7, #20]
 8003f20:	2200      	movs	r2, #0
 8003f22:	2140      	movs	r1, #64	; 0x40
 8003f24:	68f8      	ldr	r0, [r7, #12]
 8003f26:	f000 f810 	bl	8003f4a <UART_WaitOnFlagUntilTimeout>
 8003f2a:	4603      	mov	r3, r0
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d001      	beq.n	8003f34 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003f30:	2303      	movs	r3, #3
 8003f32:	e006      	b.n	8003f42 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	2220      	movs	r2, #32
 8003f38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	e000      	b.n	8003f42 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003f40:	2302      	movs	r3, #2
  }
}
 8003f42:	4618      	mov	r0, r3
 8003f44:	3720      	adds	r7, #32
 8003f46:	46bd      	mov	sp, r7
 8003f48:	bd80      	pop	{r7, pc}

08003f4a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003f4a:	b580      	push	{r7, lr}
 8003f4c:	b090      	sub	sp, #64	; 0x40
 8003f4e:	af00      	add	r7, sp, #0
 8003f50:	60f8      	str	r0, [r7, #12]
 8003f52:	60b9      	str	r1, [r7, #8]
 8003f54:	603b      	str	r3, [r7, #0]
 8003f56:	4613      	mov	r3, r2
 8003f58:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f5a:	e050      	b.n	8003ffe <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f5c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f62:	d04c      	beq.n	8003ffe <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003f64:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d007      	beq.n	8003f7a <UART_WaitOnFlagUntilTimeout+0x30>
 8003f6a:	f7fd fee5 	bl	8001d38 <HAL_GetTick>
 8003f6e:	4602      	mov	r2, r0
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	1ad3      	subs	r3, r2, r3
 8003f74:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003f76:	429a      	cmp	r2, r3
 8003f78:	d241      	bcs.n	8003ffe <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	330c      	adds	r3, #12
 8003f80:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f84:	e853 3f00 	ldrex	r3, [r3]
 8003f88:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003f8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f8c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003f90:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	330c      	adds	r3, #12
 8003f98:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003f9a:	637a      	str	r2, [r7, #52]	; 0x34
 8003f9c:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f9e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003fa0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003fa2:	e841 2300 	strex	r3, r2, [r1]
 8003fa6:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003fa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d1e5      	bne.n	8003f7a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	3314      	adds	r3, #20
 8003fb4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fb6:	697b      	ldr	r3, [r7, #20]
 8003fb8:	e853 3f00 	ldrex	r3, [r3]
 8003fbc:	613b      	str	r3, [r7, #16]
   return(result);
 8003fbe:	693b      	ldr	r3, [r7, #16]
 8003fc0:	f023 0301 	bic.w	r3, r3, #1
 8003fc4:	63bb      	str	r3, [r7, #56]	; 0x38
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	3314      	adds	r3, #20
 8003fcc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003fce:	623a      	str	r2, [r7, #32]
 8003fd0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fd2:	69f9      	ldr	r1, [r7, #28]
 8003fd4:	6a3a      	ldr	r2, [r7, #32]
 8003fd6:	e841 2300 	strex	r3, r2, [r1]
 8003fda:	61bb      	str	r3, [r7, #24]
   return(result);
 8003fdc:	69bb      	ldr	r3, [r7, #24]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d1e5      	bne.n	8003fae <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	2220      	movs	r2, #32
 8003fe6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	2220      	movs	r2, #32
 8003fee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003ffa:	2303      	movs	r3, #3
 8003ffc:	e00f      	b.n	800401e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	681a      	ldr	r2, [r3, #0]
 8004004:	68bb      	ldr	r3, [r7, #8]
 8004006:	4013      	ands	r3, r2
 8004008:	68ba      	ldr	r2, [r7, #8]
 800400a:	429a      	cmp	r2, r3
 800400c:	bf0c      	ite	eq
 800400e:	2301      	moveq	r3, #1
 8004010:	2300      	movne	r3, #0
 8004012:	b2db      	uxtb	r3, r3
 8004014:	461a      	mov	r2, r3
 8004016:	79fb      	ldrb	r3, [r7, #7]
 8004018:	429a      	cmp	r2, r3
 800401a:	d09f      	beq.n	8003f5c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800401c:	2300      	movs	r3, #0
}
 800401e:	4618      	mov	r0, r3
 8004020:	3740      	adds	r7, #64	; 0x40
 8004022:	46bd      	mov	sp, r7
 8004024:	bd80      	pop	{r7, pc}
	...

08004028 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004028:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800402c:	b0c0      	sub	sp, #256	; 0x100
 800402e:	af00      	add	r7, sp, #0
 8004030:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004034:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	691b      	ldr	r3, [r3, #16]
 800403c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004040:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004044:	68d9      	ldr	r1, [r3, #12]
 8004046:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800404a:	681a      	ldr	r2, [r3, #0]
 800404c:	ea40 0301 	orr.w	r3, r0, r1
 8004050:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004052:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004056:	689a      	ldr	r2, [r3, #8]
 8004058:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800405c:	691b      	ldr	r3, [r3, #16]
 800405e:	431a      	orrs	r2, r3
 8004060:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004064:	695b      	ldr	r3, [r3, #20]
 8004066:	431a      	orrs	r2, r3
 8004068:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800406c:	69db      	ldr	r3, [r3, #28]
 800406e:	4313      	orrs	r3, r2
 8004070:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004074:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	68db      	ldr	r3, [r3, #12]
 800407c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004080:	f021 010c 	bic.w	r1, r1, #12
 8004084:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004088:	681a      	ldr	r2, [r3, #0]
 800408a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800408e:	430b      	orrs	r3, r1
 8004090:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004092:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	695b      	ldr	r3, [r3, #20]
 800409a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800409e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040a2:	6999      	ldr	r1, [r3, #24]
 80040a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040a8:	681a      	ldr	r2, [r3, #0]
 80040aa:	ea40 0301 	orr.w	r3, r0, r1
 80040ae:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80040b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040b4:	681a      	ldr	r2, [r3, #0]
 80040b6:	4b8f      	ldr	r3, [pc, #572]	; (80042f4 <UART_SetConfig+0x2cc>)
 80040b8:	429a      	cmp	r2, r3
 80040ba:	d005      	beq.n	80040c8 <UART_SetConfig+0xa0>
 80040bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040c0:	681a      	ldr	r2, [r3, #0]
 80040c2:	4b8d      	ldr	r3, [pc, #564]	; (80042f8 <UART_SetConfig+0x2d0>)
 80040c4:	429a      	cmp	r2, r3
 80040c6:	d104      	bne.n	80040d2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80040c8:	f7ff f97e 	bl	80033c8 <HAL_RCC_GetPCLK2Freq>
 80040cc:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80040d0:	e003      	b.n	80040da <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80040d2:	f7ff f965 	bl	80033a0 <HAL_RCC_GetPCLK1Freq>
 80040d6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80040da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040de:	69db      	ldr	r3, [r3, #28]
 80040e0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80040e4:	f040 810c 	bne.w	8004300 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80040e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80040ec:	2200      	movs	r2, #0
 80040ee:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80040f2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80040f6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80040fa:	4622      	mov	r2, r4
 80040fc:	462b      	mov	r3, r5
 80040fe:	1891      	adds	r1, r2, r2
 8004100:	65b9      	str	r1, [r7, #88]	; 0x58
 8004102:	415b      	adcs	r3, r3
 8004104:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004106:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800410a:	4621      	mov	r1, r4
 800410c:	eb12 0801 	adds.w	r8, r2, r1
 8004110:	4629      	mov	r1, r5
 8004112:	eb43 0901 	adc.w	r9, r3, r1
 8004116:	f04f 0200 	mov.w	r2, #0
 800411a:	f04f 0300 	mov.w	r3, #0
 800411e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004122:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004126:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800412a:	4690      	mov	r8, r2
 800412c:	4699      	mov	r9, r3
 800412e:	4623      	mov	r3, r4
 8004130:	eb18 0303 	adds.w	r3, r8, r3
 8004134:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004138:	462b      	mov	r3, r5
 800413a:	eb49 0303 	adc.w	r3, r9, r3
 800413e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004142:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004146:	685b      	ldr	r3, [r3, #4]
 8004148:	2200      	movs	r2, #0
 800414a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800414e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004152:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004156:	460b      	mov	r3, r1
 8004158:	18db      	adds	r3, r3, r3
 800415a:	653b      	str	r3, [r7, #80]	; 0x50
 800415c:	4613      	mov	r3, r2
 800415e:	eb42 0303 	adc.w	r3, r2, r3
 8004162:	657b      	str	r3, [r7, #84]	; 0x54
 8004164:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004168:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800416c:	f7fc fd3c 	bl	8000be8 <__aeabi_uldivmod>
 8004170:	4602      	mov	r2, r0
 8004172:	460b      	mov	r3, r1
 8004174:	4b61      	ldr	r3, [pc, #388]	; (80042fc <UART_SetConfig+0x2d4>)
 8004176:	fba3 2302 	umull	r2, r3, r3, r2
 800417a:	095b      	lsrs	r3, r3, #5
 800417c:	011c      	lsls	r4, r3, #4
 800417e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004182:	2200      	movs	r2, #0
 8004184:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004188:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800418c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004190:	4642      	mov	r2, r8
 8004192:	464b      	mov	r3, r9
 8004194:	1891      	adds	r1, r2, r2
 8004196:	64b9      	str	r1, [r7, #72]	; 0x48
 8004198:	415b      	adcs	r3, r3
 800419a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800419c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80041a0:	4641      	mov	r1, r8
 80041a2:	eb12 0a01 	adds.w	sl, r2, r1
 80041a6:	4649      	mov	r1, r9
 80041a8:	eb43 0b01 	adc.w	fp, r3, r1
 80041ac:	f04f 0200 	mov.w	r2, #0
 80041b0:	f04f 0300 	mov.w	r3, #0
 80041b4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80041b8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80041bc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80041c0:	4692      	mov	sl, r2
 80041c2:	469b      	mov	fp, r3
 80041c4:	4643      	mov	r3, r8
 80041c6:	eb1a 0303 	adds.w	r3, sl, r3
 80041ca:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80041ce:	464b      	mov	r3, r9
 80041d0:	eb4b 0303 	adc.w	r3, fp, r3
 80041d4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80041d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80041dc:	685b      	ldr	r3, [r3, #4]
 80041de:	2200      	movs	r2, #0
 80041e0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80041e4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80041e8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80041ec:	460b      	mov	r3, r1
 80041ee:	18db      	adds	r3, r3, r3
 80041f0:	643b      	str	r3, [r7, #64]	; 0x40
 80041f2:	4613      	mov	r3, r2
 80041f4:	eb42 0303 	adc.w	r3, r2, r3
 80041f8:	647b      	str	r3, [r7, #68]	; 0x44
 80041fa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80041fe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004202:	f7fc fcf1 	bl	8000be8 <__aeabi_uldivmod>
 8004206:	4602      	mov	r2, r0
 8004208:	460b      	mov	r3, r1
 800420a:	4611      	mov	r1, r2
 800420c:	4b3b      	ldr	r3, [pc, #236]	; (80042fc <UART_SetConfig+0x2d4>)
 800420e:	fba3 2301 	umull	r2, r3, r3, r1
 8004212:	095b      	lsrs	r3, r3, #5
 8004214:	2264      	movs	r2, #100	; 0x64
 8004216:	fb02 f303 	mul.w	r3, r2, r3
 800421a:	1acb      	subs	r3, r1, r3
 800421c:	00db      	lsls	r3, r3, #3
 800421e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004222:	4b36      	ldr	r3, [pc, #216]	; (80042fc <UART_SetConfig+0x2d4>)
 8004224:	fba3 2302 	umull	r2, r3, r3, r2
 8004228:	095b      	lsrs	r3, r3, #5
 800422a:	005b      	lsls	r3, r3, #1
 800422c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004230:	441c      	add	r4, r3
 8004232:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004236:	2200      	movs	r2, #0
 8004238:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800423c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004240:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004244:	4642      	mov	r2, r8
 8004246:	464b      	mov	r3, r9
 8004248:	1891      	adds	r1, r2, r2
 800424a:	63b9      	str	r1, [r7, #56]	; 0x38
 800424c:	415b      	adcs	r3, r3
 800424e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004250:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004254:	4641      	mov	r1, r8
 8004256:	1851      	adds	r1, r2, r1
 8004258:	6339      	str	r1, [r7, #48]	; 0x30
 800425a:	4649      	mov	r1, r9
 800425c:	414b      	adcs	r3, r1
 800425e:	637b      	str	r3, [r7, #52]	; 0x34
 8004260:	f04f 0200 	mov.w	r2, #0
 8004264:	f04f 0300 	mov.w	r3, #0
 8004268:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800426c:	4659      	mov	r1, fp
 800426e:	00cb      	lsls	r3, r1, #3
 8004270:	4651      	mov	r1, sl
 8004272:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004276:	4651      	mov	r1, sl
 8004278:	00ca      	lsls	r2, r1, #3
 800427a:	4610      	mov	r0, r2
 800427c:	4619      	mov	r1, r3
 800427e:	4603      	mov	r3, r0
 8004280:	4642      	mov	r2, r8
 8004282:	189b      	adds	r3, r3, r2
 8004284:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004288:	464b      	mov	r3, r9
 800428a:	460a      	mov	r2, r1
 800428c:	eb42 0303 	adc.w	r3, r2, r3
 8004290:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004294:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004298:	685b      	ldr	r3, [r3, #4]
 800429a:	2200      	movs	r2, #0
 800429c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80042a0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80042a4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80042a8:	460b      	mov	r3, r1
 80042aa:	18db      	adds	r3, r3, r3
 80042ac:	62bb      	str	r3, [r7, #40]	; 0x28
 80042ae:	4613      	mov	r3, r2
 80042b0:	eb42 0303 	adc.w	r3, r2, r3
 80042b4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80042b6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80042ba:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80042be:	f7fc fc93 	bl	8000be8 <__aeabi_uldivmod>
 80042c2:	4602      	mov	r2, r0
 80042c4:	460b      	mov	r3, r1
 80042c6:	4b0d      	ldr	r3, [pc, #52]	; (80042fc <UART_SetConfig+0x2d4>)
 80042c8:	fba3 1302 	umull	r1, r3, r3, r2
 80042cc:	095b      	lsrs	r3, r3, #5
 80042ce:	2164      	movs	r1, #100	; 0x64
 80042d0:	fb01 f303 	mul.w	r3, r1, r3
 80042d4:	1ad3      	subs	r3, r2, r3
 80042d6:	00db      	lsls	r3, r3, #3
 80042d8:	3332      	adds	r3, #50	; 0x32
 80042da:	4a08      	ldr	r2, [pc, #32]	; (80042fc <UART_SetConfig+0x2d4>)
 80042dc:	fba2 2303 	umull	r2, r3, r2, r3
 80042e0:	095b      	lsrs	r3, r3, #5
 80042e2:	f003 0207 	and.w	r2, r3, #7
 80042e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	4422      	add	r2, r4
 80042ee:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80042f0:	e105      	b.n	80044fe <UART_SetConfig+0x4d6>
 80042f2:	bf00      	nop
 80042f4:	40011000 	.word	0x40011000
 80042f8:	40011400 	.word	0x40011400
 80042fc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004300:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004304:	2200      	movs	r2, #0
 8004306:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800430a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800430e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004312:	4642      	mov	r2, r8
 8004314:	464b      	mov	r3, r9
 8004316:	1891      	adds	r1, r2, r2
 8004318:	6239      	str	r1, [r7, #32]
 800431a:	415b      	adcs	r3, r3
 800431c:	627b      	str	r3, [r7, #36]	; 0x24
 800431e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004322:	4641      	mov	r1, r8
 8004324:	1854      	adds	r4, r2, r1
 8004326:	4649      	mov	r1, r9
 8004328:	eb43 0501 	adc.w	r5, r3, r1
 800432c:	f04f 0200 	mov.w	r2, #0
 8004330:	f04f 0300 	mov.w	r3, #0
 8004334:	00eb      	lsls	r3, r5, #3
 8004336:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800433a:	00e2      	lsls	r2, r4, #3
 800433c:	4614      	mov	r4, r2
 800433e:	461d      	mov	r5, r3
 8004340:	4643      	mov	r3, r8
 8004342:	18e3      	adds	r3, r4, r3
 8004344:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004348:	464b      	mov	r3, r9
 800434a:	eb45 0303 	adc.w	r3, r5, r3
 800434e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004352:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004356:	685b      	ldr	r3, [r3, #4]
 8004358:	2200      	movs	r2, #0
 800435a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800435e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004362:	f04f 0200 	mov.w	r2, #0
 8004366:	f04f 0300 	mov.w	r3, #0
 800436a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800436e:	4629      	mov	r1, r5
 8004370:	008b      	lsls	r3, r1, #2
 8004372:	4621      	mov	r1, r4
 8004374:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004378:	4621      	mov	r1, r4
 800437a:	008a      	lsls	r2, r1, #2
 800437c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004380:	f7fc fc32 	bl	8000be8 <__aeabi_uldivmod>
 8004384:	4602      	mov	r2, r0
 8004386:	460b      	mov	r3, r1
 8004388:	4b60      	ldr	r3, [pc, #384]	; (800450c <UART_SetConfig+0x4e4>)
 800438a:	fba3 2302 	umull	r2, r3, r3, r2
 800438e:	095b      	lsrs	r3, r3, #5
 8004390:	011c      	lsls	r4, r3, #4
 8004392:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004396:	2200      	movs	r2, #0
 8004398:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800439c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80043a0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80043a4:	4642      	mov	r2, r8
 80043a6:	464b      	mov	r3, r9
 80043a8:	1891      	adds	r1, r2, r2
 80043aa:	61b9      	str	r1, [r7, #24]
 80043ac:	415b      	adcs	r3, r3
 80043ae:	61fb      	str	r3, [r7, #28]
 80043b0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80043b4:	4641      	mov	r1, r8
 80043b6:	1851      	adds	r1, r2, r1
 80043b8:	6139      	str	r1, [r7, #16]
 80043ba:	4649      	mov	r1, r9
 80043bc:	414b      	adcs	r3, r1
 80043be:	617b      	str	r3, [r7, #20]
 80043c0:	f04f 0200 	mov.w	r2, #0
 80043c4:	f04f 0300 	mov.w	r3, #0
 80043c8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80043cc:	4659      	mov	r1, fp
 80043ce:	00cb      	lsls	r3, r1, #3
 80043d0:	4651      	mov	r1, sl
 80043d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80043d6:	4651      	mov	r1, sl
 80043d8:	00ca      	lsls	r2, r1, #3
 80043da:	4610      	mov	r0, r2
 80043dc:	4619      	mov	r1, r3
 80043de:	4603      	mov	r3, r0
 80043e0:	4642      	mov	r2, r8
 80043e2:	189b      	adds	r3, r3, r2
 80043e4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80043e8:	464b      	mov	r3, r9
 80043ea:	460a      	mov	r2, r1
 80043ec:	eb42 0303 	adc.w	r3, r2, r3
 80043f0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80043f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043f8:	685b      	ldr	r3, [r3, #4]
 80043fa:	2200      	movs	r2, #0
 80043fc:	67bb      	str	r3, [r7, #120]	; 0x78
 80043fe:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004400:	f04f 0200 	mov.w	r2, #0
 8004404:	f04f 0300 	mov.w	r3, #0
 8004408:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800440c:	4649      	mov	r1, r9
 800440e:	008b      	lsls	r3, r1, #2
 8004410:	4641      	mov	r1, r8
 8004412:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004416:	4641      	mov	r1, r8
 8004418:	008a      	lsls	r2, r1, #2
 800441a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800441e:	f7fc fbe3 	bl	8000be8 <__aeabi_uldivmod>
 8004422:	4602      	mov	r2, r0
 8004424:	460b      	mov	r3, r1
 8004426:	4b39      	ldr	r3, [pc, #228]	; (800450c <UART_SetConfig+0x4e4>)
 8004428:	fba3 1302 	umull	r1, r3, r3, r2
 800442c:	095b      	lsrs	r3, r3, #5
 800442e:	2164      	movs	r1, #100	; 0x64
 8004430:	fb01 f303 	mul.w	r3, r1, r3
 8004434:	1ad3      	subs	r3, r2, r3
 8004436:	011b      	lsls	r3, r3, #4
 8004438:	3332      	adds	r3, #50	; 0x32
 800443a:	4a34      	ldr	r2, [pc, #208]	; (800450c <UART_SetConfig+0x4e4>)
 800443c:	fba2 2303 	umull	r2, r3, r2, r3
 8004440:	095b      	lsrs	r3, r3, #5
 8004442:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004446:	441c      	add	r4, r3
 8004448:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800444c:	2200      	movs	r2, #0
 800444e:	673b      	str	r3, [r7, #112]	; 0x70
 8004450:	677a      	str	r2, [r7, #116]	; 0x74
 8004452:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004456:	4642      	mov	r2, r8
 8004458:	464b      	mov	r3, r9
 800445a:	1891      	adds	r1, r2, r2
 800445c:	60b9      	str	r1, [r7, #8]
 800445e:	415b      	adcs	r3, r3
 8004460:	60fb      	str	r3, [r7, #12]
 8004462:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004466:	4641      	mov	r1, r8
 8004468:	1851      	adds	r1, r2, r1
 800446a:	6039      	str	r1, [r7, #0]
 800446c:	4649      	mov	r1, r9
 800446e:	414b      	adcs	r3, r1
 8004470:	607b      	str	r3, [r7, #4]
 8004472:	f04f 0200 	mov.w	r2, #0
 8004476:	f04f 0300 	mov.w	r3, #0
 800447a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800447e:	4659      	mov	r1, fp
 8004480:	00cb      	lsls	r3, r1, #3
 8004482:	4651      	mov	r1, sl
 8004484:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004488:	4651      	mov	r1, sl
 800448a:	00ca      	lsls	r2, r1, #3
 800448c:	4610      	mov	r0, r2
 800448e:	4619      	mov	r1, r3
 8004490:	4603      	mov	r3, r0
 8004492:	4642      	mov	r2, r8
 8004494:	189b      	adds	r3, r3, r2
 8004496:	66bb      	str	r3, [r7, #104]	; 0x68
 8004498:	464b      	mov	r3, r9
 800449a:	460a      	mov	r2, r1
 800449c:	eb42 0303 	adc.w	r3, r2, r3
 80044a0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80044a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80044a6:	685b      	ldr	r3, [r3, #4]
 80044a8:	2200      	movs	r2, #0
 80044aa:	663b      	str	r3, [r7, #96]	; 0x60
 80044ac:	667a      	str	r2, [r7, #100]	; 0x64
 80044ae:	f04f 0200 	mov.w	r2, #0
 80044b2:	f04f 0300 	mov.w	r3, #0
 80044b6:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80044ba:	4649      	mov	r1, r9
 80044bc:	008b      	lsls	r3, r1, #2
 80044be:	4641      	mov	r1, r8
 80044c0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80044c4:	4641      	mov	r1, r8
 80044c6:	008a      	lsls	r2, r1, #2
 80044c8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80044cc:	f7fc fb8c 	bl	8000be8 <__aeabi_uldivmod>
 80044d0:	4602      	mov	r2, r0
 80044d2:	460b      	mov	r3, r1
 80044d4:	4b0d      	ldr	r3, [pc, #52]	; (800450c <UART_SetConfig+0x4e4>)
 80044d6:	fba3 1302 	umull	r1, r3, r3, r2
 80044da:	095b      	lsrs	r3, r3, #5
 80044dc:	2164      	movs	r1, #100	; 0x64
 80044de:	fb01 f303 	mul.w	r3, r1, r3
 80044e2:	1ad3      	subs	r3, r2, r3
 80044e4:	011b      	lsls	r3, r3, #4
 80044e6:	3332      	adds	r3, #50	; 0x32
 80044e8:	4a08      	ldr	r2, [pc, #32]	; (800450c <UART_SetConfig+0x4e4>)
 80044ea:	fba2 2303 	umull	r2, r3, r2, r3
 80044ee:	095b      	lsrs	r3, r3, #5
 80044f0:	f003 020f 	and.w	r2, r3, #15
 80044f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	4422      	add	r2, r4
 80044fc:	609a      	str	r2, [r3, #8]
}
 80044fe:	bf00      	nop
 8004500:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004504:	46bd      	mov	sp, r7
 8004506:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800450a:	bf00      	nop
 800450c:	51eb851f 	.word	0x51eb851f

08004510 <__errno>:
 8004510:	4b01      	ldr	r3, [pc, #4]	; (8004518 <__errno+0x8>)
 8004512:	6818      	ldr	r0, [r3, #0]
 8004514:	4770      	bx	lr
 8004516:	bf00      	nop
 8004518:	2000000c 	.word	0x2000000c

0800451c <__libc_init_array>:
 800451c:	b570      	push	{r4, r5, r6, lr}
 800451e:	4d0d      	ldr	r5, [pc, #52]	; (8004554 <__libc_init_array+0x38>)
 8004520:	4c0d      	ldr	r4, [pc, #52]	; (8004558 <__libc_init_array+0x3c>)
 8004522:	1b64      	subs	r4, r4, r5
 8004524:	10a4      	asrs	r4, r4, #2
 8004526:	2600      	movs	r6, #0
 8004528:	42a6      	cmp	r6, r4
 800452a:	d109      	bne.n	8004540 <__libc_init_array+0x24>
 800452c:	4d0b      	ldr	r5, [pc, #44]	; (800455c <__libc_init_array+0x40>)
 800452e:	4c0c      	ldr	r4, [pc, #48]	; (8004560 <__libc_init_array+0x44>)
 8004530:	f002 ff04 	bl	800733c <_init>
 8004534:	1b64      	subs	r4, r4, r5
 8004536:	10a4      	asrs	r4, r4, #2
 8004538:	2600      	movs	r6, #0
 800453a:	42a6      	cmp	r6, r4
 800453c:	d105      	bne.n	800454a <__libc_init_array+0x2e>
 800453e:	bd70      	pop	{r4, r5, r6, pc}
 8004540:	f855 3b04 	ldr.w	r3, [r5], #4
 8004544:	4798      	blx	r3
 8004546:	3601      	adds	r6, #1
 8004548:	e7ee      	b.n	8004528 <__libc_init_array+0xc>
 800454a:	f855 3b04 	ldr.w	r3, [r5], #4
 800454e:	4798      	blx	r3
 8004550:	3601      	adds	r6, #1
 8004552:	e7f2      	b.n	800453a <__libc_init_array+0x1e>
 8004554:	080077a4 	.word	0x080077a4
 8004558:	080077a4 	.word	0x080077a4
 800455c:	080077a4 	.word	0x080077a4
 8004560:	080077a8 	.word	0x080077a8

08004564 <memcpy>:
 8004564:	440a      	add	r2, r1
 8004566:	4291      	cmp	r1, r2
 8004568:	f100 33ff 	add.w	r3, r0, #4294967295
 800456c:	d100      	bne.n	8004570 <memcpy+0xc>
 800456e:	4770      	bx	lr
 8004570:	b510      	push	{r4, lr}
 8004572:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004576:	f803 4f01 	strb.w	r4, [r3, #1]!
 800457a:	4291      	cmp	r1, r2
 800457c:	d1f9      	bne.n	8004572 <memcpy+0xe>
 800457e:	bd10      	pop	{r4, pc}

08004580 <memset>:
 8004580:	4402      	add	r2, r0
 8004582:	4603      	mov	r3, r0
 8004584:	4293      	cmp	r3, r2
 8004586:	d100      	bne.n	800458a <memset+0xa>
 8004588:	4770      	bx	lr
 800458a:	f803 1b01 	strb.w	r1, [r3], #1
 800458e:	e7f9      	b.n	8004584 <memset+0x4>

08004590 <__cvt>:
 8004590:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004594:	ec55 4b10 	vmov	r4, r5, d0
 8004598:	2d00      	cmp	r5, #0
 800459a:	460e      	mov	r6, r1
 800459c:	4619      	mov	r1, r3
 800459e:	462b      	mov	r3, r5
 80045a0:	bfbb      	ittet	lt
 80045a2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80045a6:	461d      	movlt	r5, r3
 80045a8:	2300      	movge	r3, #0
 80045aa:	232d      	movlt	r3, #45	; 0x2d
 80045ac:	700b      	strb	r3, [r1, #0]
 80045ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80045b0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80045b4:	4691      	mov	r9, r2
 80045b6:	f023 0820 	bic.w	r8, r3, #32
 80045ba:	bfbc      	itt	lt
 80045bc:	4622      	movlt	r2, r4
 80045be:	4614      	movlt	r4, r2
 80045c0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80045c4:	d005      	beq.n	80045d2 <__cvt+0x42>
 80045c6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80045ca:	d100      	bne.n	80045ce <__cvt+0x3e>
 80045cc:	3601      	adds	r6, #1
 80045ce:	2102      	movs	r1, #2
 80045d0:	e000      	b.n	80045d4 <__cvt+0x44>
 80045d2:	2103      	movs	r1, #3
 80045d4:	ab03      	add	r3, sp, #12
 80045d6:	9301      	str	r3, [sp, #4]
 80045d8:	ab02      	add	r3, sp, #8
 80045da:	9300      	str	r3, [sp, #0]
 80045dc:	ec45 4b10 	vmov	d0, r4, r5
 80045e0:	4653      	mov	r3, sl
 80045e2:	4632      	mov	r2, r6
 80045e4:	f000 fcec 	bl	8004fc0 <_dtoa_r>
 80045e8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80045ec:	4607      	mov	r7, r0
 80045ee:	d102      	bne.n	80045f6 <__cvt+0x66>
 80045f0:	f019 0f01 	tst.w	r9, #1
 80045f4:	d022      	beq.n	800463c <__cvt+0xac>
 80045f6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80045fa:	eb07 0906 	add.w	r9, r7, r6
 80045fe:	d110      	bne.n	8004622 <__cvt+0x92>
 8004600:	783b      	ldrb	r3, [r7, #0]
 8004602:	2b30      	cmp	r3, #48	; 0x30
 8004604:	d10a      	bne.n	800461c <__cvt+0x8c>
 8004606:	2200      	movs	r2, #0
 8004608:	2300      	movs	r3, #0
 800460a:	4620      	mov	r0, r4
 800460c:	4629      	mov	r1, r5
 800460e:	f7fc fa7b 	bl	8000b08 <__aeabi_dcmpeq>
 8004612:	b918      	cbnz	r0, 800461c <__cvt+0x8c>
 8004614:	f1c6 0601 	rsb	r6, r6, #1
 8004618:	f8ca 6000 	str.w	r6, [sl]
 800461c:	f8da 3000 	ldr.w	r3, [sl]
 8004620:	4499      	add	r9, r3
 8004622:	2200      	movs	r2, #0
 8004624:	2300      	movs	r3, #0
 8004626:	4620      	mov	r0, r4
 8004628:	4629      	mov	r1, r5
 800462a:	f7fc fa6d 	bl	8000b08 <__aeabi_dcmpeq>
 800462e:	b108      	cbz	r0, 8004634 <__cvt+0xa4>
 8004630:	f8cd 900c 	str.w	r9, [sp, #12]
 8004634:	2230      	movs	r2, #48	; 0x30
 8004636:	9b03      	ldr	r3, [sp, #12]
 8004638:	454b      	cmp	r3, r9
 800463a:	d307      	bcc.n	800464c <__cvt+0xbc>
 800463c:	9b03      	ldr	r3, [sp, #12]
 800463e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004640:	1bdb      	subs	r3, r3, r7
 8004642:	4638      	mov	r0, r7
 8004644:	6013      	str	r3, [r2, #0]
 8004646:	b004      	add	sp, #16
 8004648:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800464c:	1c59      	adds	r1, r3, #1
 800464e:	9103      	str	r1, [sp, #12]
 8004650:	701a      	strb	r2, [r3, #0]
 8004652:	e7f0      	b.n	8004636 <__cvt+0xa6>

08004654 <__exponent>:
 8004654:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004656:	4603      	mov	r3, r0
 8004658:	2900      	cmp	r1, #0
 800465a:	bfb8      	it	lt
 800465c:	4249      	neglt	r1, r1
 800465e:	f803 2b02 	strb.w	r2, [r3], #2
 8004662:	bfb4      	ite	lt
 8004664:	222d      	movlt	r2, #45	; 0x2d
 8004666:	222b      	movge	r2, #43	; 0x2b
 8004668:	2909      	cmp	r1, #9
 800466a:	7042      	strb	r2, [r0, #1]
 800466c:	dd2a      	ble.n	80046c4 <__exponent+0x70>
 800466e:	f10d 0407 	add.w	r4, sp, #7
 8004672:	46a4      	mov	ip, r4
 8004674:	270a      	movs	r7, #10
 8004676:	46a6      	mov	lr, r4
 8004678:	460a      	mov	r2, r1
 800467a:	fb91 f6f7 	sdiv	r6, r1, r7
 800467e:	fb07 1516 	mls	r5, r7, r6, r1
 8004682:	3530      	adds	r5, #48	; 0x30
 8004684:	2a63      	cmp	r2, #99	; 0x63
 8004686:	f104 34ff 	add.w	r4, r4, #4294967295
 800468a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800468e:	4631      	mov	r1, r6
 8004690:	dcf1      	bgt.n	8004676 <__exponent+0x22>
 8004692:	3130      	adds	r1, #48	; 0x30
 8004694:	f1ae 0502 	sub.w	r5, lr, #2
 8004698:	f804 1c01 	strb.w	r1, [r4, #-1]
 800469c:	1c44      	adds	r4, r0, #1
 800469e:	4629      	mov	r1, r5
 80046a0:	4561      	cmp	r1, ip
 80046a2:	d30a      	bcc.n	80046ba <__exponent+0x66>
 80046a4:	f10d 0209 	add.w	r2, sp, #9
 80046a8:	eba2 020e 	sub.w	r2, r2, lr
 80046ac:	4565      	cmp	r5, ip
 80046ae:	bf88      	it	hi
 80046b0:	2200      	movhi	r2, #0
 80046b2:	4413      	add	r3, r2
 80046b4:	1a18      	subs	r0, r3, r0
 80046b6:	b003      	add	sp, #12
 80046b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80046ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 80046be:	f804 2f01 	strb.w	r2, [r4, #1]!
 80046c2:	e7ed      	b.n	80046a0 <__exponent+0x4c>
 80046c4:	2330      	movs	r3, #48	; 0x30
 80046c6:	3130      	adds	r1, #48	; 0x30
 80046c8:	7083      	strb	r3, [r0, #2]
 80046ca:	70c1      	strb	r1, [r0, #3]
 80046cc:	1d03      	adds	r3, r0, #4
 80046ce:	e7f1      	b.n	80046b4 <__exponent+0x60>

080046d0 <_printf_float>:
 80046d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046d4:	ed2d 8b02 	vpush	{d8}
 80046d8:	b08d      	sub	sp, #52	; 0x34
 80046da:	460c      	mov	r4, r1
 80046dc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80046e0:	4616      	mov	r6, r2
 80046e2:	461f      	mov	r7, r3
 80046e4:	4605      	mov	r5, r0
 80046e6:	f001 fa59 	bl	8005b9c <_localeconv_r>
 80046ea:	f8d0 a000 	ldr.w	sl, [r0]
 80046ee:	4650      	mov	r0, sl
 80046f0:	f7fb fd8e 	bl	8000210 <strlen>
 80046f4:	2300      	movs	r3, #0
 80046f6:	930a      	str	r3, [sp, #40]	; 0x28
 80046f8:	6823      	ldr	r3, [r4, #0]
 80046fa:	9305      	str	r3, [sp, #20]
 80046fc:	f8d8 3000 	ldr.w	r3, [r8]
 8004700:	f894 b018 	ldrb.w	fp, [r4, #24]
 8004704:	3307      	adds	r3, #7
 8004706:	f023 0307 	bic.w	r3, r3, #7
 800470a:	f103 0208 	add.w	r2, r3, #8
 800470e:	f8c8 2000 	str.w	r2, [r8]
 8004712:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004716:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800471a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800471e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004722:	9307      	str	r3, [sp, #28]
 8004724:	f8cd 8018 	str.w	r8, [sp, #24]
 8004728:	ee08 0a10 	vmov	s16, r0
 800472c:	4b9f      	ldr	r3, [pc, #636]	; (80049ac <_printf_float+0x2dc>)
 800472e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004732:	f04f 32ff 	mov.w	r2, #4294967295
 8004736:	f7fc fa19 	bl	8000b6c <__aeabi_dcmpun>
 800473a:	bb88      	cbnz	r0, 80047a0 <_printf_float+0xd0>
 800473c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004740:	4b9a      	ldr	r3, [pc, #616]	; (80049ac <_printf_float+0x2dc>)
 8004742:	f04f 32ff 	mov.w	r2, #4294967295
 8004746:	f7fc f9f3 	bl	8000b30 <__aeabi_dcmple>
 800474a:	bb48      	cbnz	r0, 80047a0 <_printf_float+0xd0>
 800474c:	2200      	movs	r2, #0
 800474e:	2300      	movs	r3, #0
 8004750:	4640      	mov	r0, r8
 8004752:	4649      	mov	r1, r9
 8004754:	f7fc f9e2 	bl	8000b1c <__aeabi_dcmplt>
 8004758:	b110      	cbz	r0, 8004760 <_printf_float+0x90>
 800475a:	232d      	movs	r3, #45	; 0x2d
 800475c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004760:	4b93      	ldr	r3, [pc, #588]	; (80049b0 <_printf_float+0x2e0>)
 8004762:	4894      	ldr	r0, [pc, #592]	; (80049b4 <_printf_float+0x2e4>)
 8004764:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004768:	bf94      	ite	ls
 800476a:	4698      	movls	r8, r3
 800476c:	4680      	movhi	r8, r0
 800476e:	2303      	movs	r3, #3
 8004770:	6123      	str	r3, [r4, #16]
 8004772:	9b05      	ldr	r3, [sp, #20]
 8004774:	f023 0204 	bic.w	r2, r3, #4
 8004778:	6022      	str	r2, [r4, #0]
 800477a:	f04f 0900 	mov.w	r9, #0
 800477e:	9700      	str	r7, [sp, #0]
 8004780:	4633      	mov	r3, r6
 8004782:	aa0b      	add	r2, sp, #44	; 0x2c
 8004784:	4621      	mov	r1, r4
 8004786:	4628      	mov	r0, r5
 8004788:	f000 f9d8 	bl	8004b3c <_printf_common>
 800478c:	3001      	adds	r0, #1
 800478e:	f040 8090 	bne.w	80048b2 <_printf_float+0x1e2>
 8004792:	f04f 30ff 	mov.w	r0, #4294967295
 8004796:	b00d      	add	sp, #52	; 0x34
 8004798:	ecbd 8b02 	vpop	{d8}
 800479c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80047a0:	4642      	mov	r2, r8
 80047a2:	464b      	mov	r3, r9
 80047a4:	4640      	mov	r0, r8
 80047a6:	4649      	mov	r1, r9
 80047a8:	f7fc f9e0 	bl	8000b6c <__aeabi_dcmpun>
 80047ac:	b140      	cbz	r0, 80047c0 <_printf_float+0xf0>
 80047ae:	464b      	mov	r3, r9
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	bfbc      	itt	lt
 80047b4:	232d      	movlt	r3, #45	; 0x2d
 80047b6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80047ba:	487f      	ldr	r0, [pc, #508]	; (80049b8 <_printf_float+0x2e8>)
 80047bc:	4b7f      	ldr	r3, [pc, #508]	; (80049bc <_printf_float+0x2ec>)
 80047be:	e7d1      	b.n	8004764 <_printf_float+0x94>
 80047c0:	6863      	ldr	r3, [r4, #4]
 80047c2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80047c6:	9206      	str	r2, [sp, #24]
 80047c8:	1c5a      	adds	r2, r3, #1
 80047ca:	d13f      	bne.n	800484c <_printf_float+0x17c>
 80047cc:	2306      	movs	r3, #6
 80047ce:	6063      	str	r3, [r4, #4]
 80047d0:	9b05      	ldr	r3, [sp, #20]
 80047d2:	6861      	ldr	r1, [r4, #4]
 80047d4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80047d8:	2300      	movs	r3, #0
 80047da:	9303      	str	r3, [sp, #12]
 80047dc:	ab0a      	add	r3, sp, #40	; 0x28
 80047de:	e9cd b301 	strd	fp, r3, [sp, #4]
 80047e2:	ab09      	add	r3, sp, #36	; 0x24
 80047e4:	ec49 8b10 	vmov	d0, r8, r9
 80047e8:	9300      	str	r3, [sp, #0]
 80047ea:	6022      	str	r2, [r4, #0]
 80047ec:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80047f0:	4628      	mov	r0, r5
 80047f2:	f7ff fecd 	bl	8004590 <__cvt>
 80047f6:	9b06      	ldr	r3, [sp, #24]
 80047f8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80047fa:	2b47      	cmp	r3, #71	; 0x47
 80047fc:	4680      	mov	r8, r0
 80047fe:	d108      	bne.n	8004812 <_printf_float+0x142>
 8004800:	1cc8      	adds	r0, r1, #3
 8004802:	db02      	blt.n	800480a <_printf_float+0x13a>
 8004804:	6863      	ldr	r3, [r4, #4]
 8004806:	4299      	cmp	r1, r3
 8004808:	dd41      	ble.n	800488e <_printf_float+0x1be>
 800480a:	f1ab 0b02 	sub.w	fp, fp, #2
 800480e:	fa5f fb8b 	uxtb.w	fp, fp
 8004812:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004816:	d820      	bhi.n	800485a <_printf_float+0x18a>
 8004818:	3901      	subs	r1, #1
 800481a:	465a      	mov	r2, fp
 800481c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004820:	9109      	str	r1, [sp, #36]	; 0x24
 8004822:	f7ff ff17 	bl	8004654 <__exponent>
 8004826:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004828:	1813      	adds	r3, r2, r0
 800482a:	2a01      	cmp	r2, #1
 800482c:	4681      	mov	r9, r0
 800482e:	6123      	str	r3, [r4, #16]
 8004830:	dc02      	bgt.n	8004838 <_printf_float+0x168>
 8004832:	6822      	ldr	r2, [r4, #0]
 8004834:	07d2      	lsls	r2, r2, #31
 8004836:	d501      	bpl.n	800483c <_printf_float+0x16c>
 8004838:	3301      	adds	r3, #1
 800483a:	6123      	str	r3, [r4, #16]
 800483c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004840:	2b00      	cmp	r3, #0
 8004842:	d09c      	beq.n	800477e <_printf_float+0xae>
 8004844:	232d      	movs	r3, #45	; 0x2d
 8004846:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800484a:	e798      	b.n	800477e <_printf_float+0xae>
 800484c:	9a06      	ldr	r2, [sp, #24]
 800484e:	2a47      	cmp	r2, #71	; 0x47
 8004850:	d1be      	bne.n	80047d0 <_printf_float+0x100>
 8004852:	2b00      	cmp	r3, #0
 8004854:	d1bc      	bne.n	80047d0 <_printf_float+0x100>
 8004856:	2301      	movs	r3, #1
 8004858:	e7b9      	b.n	80047ce <_printf_float+0xfe>
 800485a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800485e:	d118      	bne.n	8004892 <_printf_float+0x1c2>
 8004860:	2900      	cmp	r1, #0
 8004862:	6863      	ldr	r3, [r4, #4]
 8004864:	dd0b      	ble.n	800487e <_printf_float+0x1ae>
 8004866:	6121      	str	r1, [r4, #16]
 8004868:	b913      	cbnz	r3, 8004870 <_printf_float+0x1a0>
 800486a:	6822      	ldr	r2, [r4, #0]
 800486c:	07d0      	lsls	r0, r2, #31
 800486e:	d502      	bpl.n	8004876 <_printf_float+0x1a6>
 8004870:	3301      	adds	r3, #1
 8004872:	440b      	add	r3, r1
 8004874:	6123      	str	r3, [r4, #16]
 8004876:	65a1      	str	r1, [r4, #88]	; 0x58
 8004878:	f04f 0900 	mov.w	r9, #0
 800487c:	e7de      	b.n	800483c <_printf_float+0x16c>
 800487e:	b913      	cbnz	r3, 8004886 <_printf_float+0x1b6>
 8004880:	6822      	ldr	r2, [r4, #0]
 8004882:	07d2      	lsls	r2, r2, #31
 8004884:	d501      	bpl.n	800488a <_printf_float+0x1ba>
 8004886:	3302      	adds	r3, #2
 8004888:	e7f4      	b.n	8004874 <_printf_float+0x1a4>
 800488a:	2301      	movs	r3, #1
 800488c:	e7f2      	b.n	8004874 <_printf_float+0x1a4>
 800488e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8004892:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004894:	4299      	cmp	r1, r3
 8004896:	db05      	blt.n	80048a4 <_printf_float+0x1d4>
 8004898:	6823      	ldr	r3, [r4, #0]
 800489a:	6121      	str	r1, [r4, #16]
 800489c:	07d8      	lsls	r0, r3, #31
 800489e:	d5ea      	bpl.n	8004876 <_printf_float+0x1a6>
 80048a0:	1c4b      	adds	r3, r1, #1
 80048a2:	e7e7      	b.n	8004874 <_printf_float+0x1a4>
 80048a4:	2900      	cmp	r1, #0
 80048a6:	bfd4      	ite	le
 80048a8:	f1c1 0202 	rsble	r2, r1, #2
 80048ac:	2201      	movgt	r2, #1
 80048ae:	4413      	add	r3, r2
 80048b0:	e7e0      	b.n	8004874 <_printf_float+0x1a4>
 80048b2:	6823      	ldr	r3, [r4, #0]
 80048b4:	055a      	lsls	r2, r3, #21
 80048b6:	d407      	bmi.n	80048c8 <_printf_float+0x1f8>
 80048b8:	6923      	ldr	r3, [r4, #16]
 80048ba:	4642      	mov	r2, r8
 80048bc:	4631      	mov	r1, r6
 80048be:	4628      	mov	r0, r5
 80048c0:	47b8      	blx	r7
 80048c2:	3001      	adds	r0, #1
 80048c4:	d12c      	bne.n	8004920 <_printf_float+0x250>
 80048c6:	e764      	b.n	8004792 <_printf_float+0xc2>
 80048c8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80048cc:	f240 80e0 	bls.w	8004a90 <_printf_float+0x3c0>
 80048d0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80048d4:	2200      	movs	r2, #0
 80048d6:	2300      	movs	r3, #0
 80048d8:	f7fc f916 	bl	8000b08 <__aeabi_dcmpeq>
 80048dc:	2800      	cmp	r0, #0
 80048de:	d034      	beq.n	800494a <_printf_float+0x27a>
 80048e0:	4a37      	ldr	r2, [pc, #220]	; (80049c0 <_printf_float+0x2f0>)
 80048e2:	2301      	movs	r3, #1
 80048e4:	4631      	mov	r1, r6
 80048e6:	4628      	mov	r0, r5
 80048e8:	47b8      	blx	r7
 80048ea:	3001      	adds	r0, #1
 80048ec:	f43f af51 	beq.w	8004792 <_printf_float+0xc2>
 80048f0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80048f4:	429a      	cmp	r2, r3
 80048f6:	db02      	blt.n	80048fe <_printf_float+0x22e>
 80048f8:	6823      	ldr	r3, [r4, #0]
 80048fa:	07d8      	lsls	r0, r3, #31
 80048fc:	d510      	bpl.n	8004920 <_printf_float+0x250>
 80048fe:	ee18 3a10 	vmov	r3, s16
 8004902:	4652      	mov	r2, sl
 8004904:	4631      	mov	r1, r6
 8004906:	4628      	mov	r0, r5
 8004908:	47b8      	blx	r7
 800490a:	3001      	adds	r0, #1
 800490c:	f43f af41 	beq.w	8004792 <_printf_float+0xc2>
 8004910:	f04f 0800 	mov.w	r8, #0
 8004914:	f104 091a 	add.w	r9, r4, #26
 8004918:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800491a:	3b01      	subs	r3, #1
 800491c:	4543      	cmp	r3, r8
 800491e:	dc09      	bgt.n	8004934 <_printf_float+0x264>
 8004920:	6823      	ldr	r3, [r4, #0]
 8004922:	079b      	lsls	r3, r3, #30
 8004924:	f100 8105 	bmi.w	8004b32 <_printf_float+0x462>
 8004928:	68e0      	ldr	r0, [r4, #12]
 800492a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800492c:	4298      	cmp	r0, r3
 800492e:	bfb8      	it	lt
 8004930:	4618      	movlt	r0, r3
 8004932:	e730      	b.n	8004796 <_printf_float+0xc6>
 8004934:	2301      	movs	r3, #1
 8004936:	464a      	mov	r2, r9
 8004938:	4631      	mov	r1, r6
 800493a:	4628      	mov	r0, r5
 800493c:	47b8      	blx	r7
 800493e:	3001      	adds	r0, #1
 8004940:	f43f af27 	beq.w	8004792 <_printf_float+0xc2>
 8004944:	f108 0801 	add.w	r8, r8, #1
 8004948:	e7e6      	b.n	8004918 <_printf_float+0x248>
 800494a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800494c:	2b00      	cmp	r3, #0
 800494e:	dc39      	bgt.n	80049c4 <_printf_float+0x2f4>
 8004950:	4a1b      	ldr	r2, [pc, #108]	; (80049c0 <_printf_float+0x2f0>)
 8004952:	2301      	movs	r3, #1
 8004954:	4631      	mov	r1, r6
 8004956:	4628      	mov	r0, r5
 8004958:	47b8      	blx	r7
 800495a:	3001      	adds	r0, #1
 800495c:	f43f af19 	beq.w	8004792 <_printf_float+0xc2>
 8004960:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004964:	4313      	orrs	r3, r2
 8004966:	d102      	bne.n	800496e <_printf_float+0x29e>
 8004968:	6823      	ldr	r3, [r4, #0]
 800496a:	07d9      	lsls	r1, r3, #31
 800496c:	d5d8      	bpl.n	8004920 <_printf_float+0x250>
 800496e:	ee18 3a10 	vmov	r3, s16
 8004972:	4652      	mov	r2, sl
 8004974:	4631      	mov	r1, r6
 8004976:	4628      	mov	r0, r5
 8004978:	47b8      	blx	r7
 800497a:	3001      	adds	r0, #1
 800497c:	f43f af09 	beq.w	8004792 <_printf_float+0xc2>
 8004980:	f04f 0900 	mov.w	r9, #0
 8004984:	f104 0a1a 	add.w	sl, r4, #26
 8004988:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800498a:	425b      	negs	r3, r3
 800498c:	454b      	cmp	r3, r9
 800498e:	dc01      	bgt.n	8004994 <_printf_float+0x2c4>
 8004990:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004992:	e792      	b.n	80048ba <_printf_float+0x1ea>
 8004994:	2301      	movs	r3, #1
 8004996:	4652      	mov	r2, sl
 8004998:	4631      	mov	r1, r6
 800499a:	4628      	mov	r0, r5
 800499c:	47b8      	blx	r7
 800499e:	3001      	adds	r0, #1
 80049a0:	f43f aef7 	beq.w	8004792 <_printf_float+0xc2>
 80049a4:	f109 0901 	add.w	r9, r9, #1
 80049a8:	e7ee      	b.n	8004988 <_printf_float+0x2b8>
 80049aa:	bf00      	nop
 80049ac:	7fefffff 	.word	0x7fefffff
 80049b0:	080073c8 	.word	0x080073c8
 80049b4:	080073cc 	.word	0x080073cc
 80049b8:	080073d4 	.word	0x080073d4
 80049bc:	080073d0 	.word	0x080073d0
 80049c0:	080073d8 	.word	0x080073d8
 80049c4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80049c6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80049c8:	429a      	cmp	r2, r3
 80049ca:	bfa8      	it	ge
 80049cc:	461a      	movge	r2, r3
 80049ce:	2a00      	cmp	r2, #0
 80049d0:	4691      	mov	r9, r2
 80049d2:	dc37      	bgt.n	8004a44 <_printf_float+0x374>
 80049d4:	f04f 0b00 	mov.w	fp, #0
 80049d8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80049dc:	f104 021a 	add.w	r2, r4, #26
 80049e0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80049e2:	9305      	str	r3, [sp, #20]
 80049e4:	eba3 0309 	sub.w	r3, r3, r9
 80049e8:	455b      	cmp	r3, fp
 80049ea:	dc33      	bgt.n	8004a54 <_printf_float+0x384>
 80049ec:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80049f0:	429a      	cmp	r2, r3
 80049f2:	db3b      	blt.n	8004a6c <_printf_float+0x39c>
 80049f4:	6823      	ldr	r3, [r4, #0]
 80049f6:	07da      	lsls	r2, r3, #31
 80049f8:	d438      	bmi.n	8004a6c <_printf_float+0x39c>
 80049fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80049fc:	9a05      	ldr	r2, [sp, #20]
 80049fe:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004a00:	1a9a      	subs	r2, r3, r2
 8004a02:	eba3 0901 	sub.w	r9, r3, r1
 8004a06:	4591      	cmp	r9, r2
 8004a08:	bfa8      	it	ge
 8004a0a:	4691      	movge	r9, r2
 8004a0c:	f1b9 0f00 	cmp.w	r9, #0
 8004a10:	dc35      	bgt.n	8004a7e <_printf_float+0x3ae>
 8004a12:	f04f 0800 	mov.w	r8, #0
 8004a16:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004a1a:	f104 0a1a 	add.w	sl, r4, #26
 8004a1e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004a22:	1a9b      	subs	r3, r3, r2
 8004a24:	eba3 0309 	sub.w	r3, r3, r9
 8004a28:	4543      	cmp	r3, r8
 8004a2a:	f77f af79 	ble.w	8004920 <_printf_float+0x250>
 8004a2e:	2301      	movs	r3, #1
 8004a30:	4652      	mov	r2, sl
 8004a32:	4631      	mov	r1, r6
 8004a34:	4628      	mov	r0, r5
 8004a36:	47b8      	blx	r7
 8004a38:	3001      	adds	r0, #1
 8004a3a:	f43f aeaa 	beq.w	8004792 <_printf_float+0xc2>
 8004a3e:	f108 0801 	add.w	r8, r8, #1
 8004a42:	e7ec      	b.n	8004a1e <_printf_float+0x34e>
 8004a44:	4613      	mov	r3, r2
 8004a46:	4631      	mov	r1, r6
 8004a48:	4642      	mov	r2, r8
 8004a4a:	4628      	mov	r0, r5
 8004a4c:	47b8      	blx	r7
 8004a4e:	3001      	adds	r0, #1
 8004a50:	d1c0      	bne.n	80049d4 <_printf_float+0x304>
 8004a52:	e69e      	b.n	8004792 <_printf_float+0xc2>
 8004a54:	2301      	movs	r3, #1
 8004a56:	4631      	mov	r1, r6
 8004a58:	4628      	mov	r0, r5
 8004a5a:	9205      	str	r2, [sp, #20]
 8004a5c:	47b8      	blx	r7
 8004a5e:	3001      	adds	r0, #1
 8004a60:	f43f ae97 	beq.w	8004792 <_printf_float+0xc2>
 8004a64:	9a05      	ldr	r2, [sp, #20]
 8004a66:	f10b 0b01 	add.w	fp, fp, #1
 8004a6a:	e7b9      	b.n	80049e0 <_printf_float+0x310>
 8004a6c:	ee18 3a10 	vmov	r3, s16
 8004a70:	4652      	mov	r2, sl
 8004a72:	4631      	mov	r1, r6
 8004a74:	4628      	mov	r0, r5
 8004a76:	47b8      	blx	r7
 8004a78:	3001      	adds	r0, #1
 8004a7a:	d1be      	bne.n	80049fa <_printf_float+0x32a>
 8004a7c:	e689      	b.n	8004792 <_printf_float+0xc2>
 8004a7e:	9a05      	ldr	r2, [sp, #20]
 8004a80:	464b      	mov	r3, r9
 8004a82:	4442      	add	r2, r8
 8004a84:	4631      	mov	r1, r6
 8004a86:	4628      	mov	r0, r5
 8004a88:	47b8      	blx	r7
 8004a8a:	3001      	adds	r0, #1
 8004a8c:	d1c1      	bne.n	8004a12 <_printf_float+0x342>
 8004a8e:	e680      	b.n	8004792 <_printf_float+0xc2>
 8004a90:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004a92:	2a01      	cmp	r2, #1
 8004a94:	dc01      	bgt.n	8004a9a <_printf_float+0x3ca>
 8004a96:	07db      	lsls	r3, r3, #31
 8004a98:	d538      	bpl.n	8004b0c <_printf_float+0x43c>
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	4642      	mov	r2, r8
 8004a9e:	4631      	mov	r1, r6
 8004aa0:	4628      	mov	r0, r5
 8004aa2:	47b8      	blx	r7
 8004aa4:	3001      	adds	r0, #1
 8004aa6:	f43f ae74 	beq.w	8004792 <_printf_float+0xc2>
 8004aaa:	ee18 3a10 	vmov	r3, s16
 8004aae:	4652      	mov	r2, sl
 8004ab0:	4631      	mov	r1, r6
 8004ab2:	4628      	mov	r0, r5
 8004ab4:	47b8      	blx	r7
 8004ab6:	3001      	adds	r0, #1
 8004ab8:	f43f ae6b 	beq.w	8004792 <_printf_float+0xc2>
 8004abc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	f7fc f820 	bl	8000b08 <__aeabi_dcmpeq>
 8004ac8:	b9d8      	cbnz	r0, 8004b02 <_printf_float+0x432>
 8004aca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004acc:	f108 0201 	add.w	r2, r8, #1
 8004ad0:	3b01      	subs	r3, #1
 8004ad2:	4631      	mov	r1, r6
 8004ad4:	4628      	mov	r0, r5
 8004ad6:	47b8      	blx	r7
 8004ad8:	3001      	adds	r0, #1
 8004ada:	d10e      	bne.n	8004afa <_printf_float+0x42a>
 8004adc:	e659      	b.n	8004792 <_printf_float+0xc2>
 8004ade:	2301      	movs	r3, #1
 8004ae0:	4652      	mov	r2, sl
 8004ae2:	4631      	mov	r1, r6
 8004ae4:	4628      	mov	r0, r5
 8004ae6:	47b8      	blx	r7
 8004ae8:	3001      	adds	r0, #1
 8004aea:	f43f ae52 	beq.w	8004792 <_printf_float+0xc2>
 8004aee:	f108 0801 	add.w	r8, r8, #1
 8004af2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004af4:	3b01      	subs	r3, #1
 8004af6:	4543      	cmp	r3, r8
 8004af8:	dcf1      	bgt.n	8004ade <_printf_float+0x40e>
 8004afa:	464b      	mov	r3, r9
 8004afc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004b00:	e6dc      	b.n	80048bc <_printf_float+0x1ec>
 8004b02:	f04f 0800 	mov.w	r8, #0
 8004b06:	f104 0a1a 	add.w	sl, r4, #26
 8004b0a:	e7f2      	b.n	8004af2 <_printf_float+0x422>
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	4642      	mov	r2, r8
 8004b10:	e7df      	b.n	8004ad2 <_printf_float+0x402>
 8004b12:	2301      	movs	r3, #1
 8004b14:	464a      	mov	r2, r9
 8004b16:	4631      	mov	r1, r6
 8004b18:	4628      	mov	r0, r5
 8004b1a:	47b8      	blx	r7
 8004b1c:	3001      	adds	r0, #1
 8004b1e:	f43f ae38 	beq.w	8004792 <_printf_float+0xc2>
 8004b22:	f108 0801 	add.w	r8, r8, #1
 8004b26:	68e3      	ldr	r3, [r4, #12]
 8004b28:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004b2a:	1a5b      	subs	r3, r3, r1
 8004b2c:	4543      	cmp	r3, r8
 8004b2e:	dcf0      	bgt.n	8004b12 <_printf_float+0x442>
 8004b30:	e6fa      	b.n	8004928 <_printf_float+0x258>
 8004b32:	f04f 0800 	mov.w	r8, #0
 8004b36:	f104 0919 	add.w	r9, r4, #25
 8004b3a:	e7f4      	b.n	8004b26 <_printf_float+0x456>

08004b3c <_printf_common>:
 8004b3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b40:	4616      	mov	r6, r2
 8004b42:	4699      	mov	r9, r3
 8004b44:	688a      	ldr	r2, [r1, #8]
 8004b46:	690b      	ldr	r3, [r1, #16]
 8004b48:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004b4c:	4293      	cmp	r3, r2
 8004b4e:	bfb8      	it	lt
 8004b50:	4613      	movlt	r3, r2
 8004b52:	6033      	str	r3, [r6, #0]
 8004b54:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004b58:	4607      	mov	r7, r0
 8004b5a:	460c      	mov	r4, r1
 8004b5c:	b10a      	cbz	r2, 8004b62 <_printf_common+0x26>
 8004b5e:	3301      	adds	r3, #1
 8004b60:	6033      	str	r3, [r6, #0]
 8004b62:	6823      	ldr	r3, [r4, #0]
 8004b64:	0699      	lsls	r1, r3, #26
 8004b66:	bf42      	ittt	mi
 8004b68:	6833      	ldrmi	r3, [r6, #0]
 8004b6a:	3302      	addmi	r3, #2
 8004b6c:	6033      	strmi	r3, [r6, #0]
 8004b6e:	6825      	ldr	r5, [r4, #0]
 8004b70:	f015 0506 	ands.w	r5, r5, #6
 8004b74:	d106      	bne.n	8004b84 <_printf_common+0x48>
 8004b76:	f104 0a19 	add.w	sl, r4, #25
 8004b7a:	68e3      	ldr	r3, [r4, #12]
 8004b7c:	6832      	ldr	r2, [r6, #0]
 8004b7e:	1a9b      	subs	r3, r3, r2
 8004b80:	42ab      	cmp	r3, r5
 8004b82:	dc26      	bgt.n	8004bd2 <_printf_common+0x96>
 8004b84:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004b88:	1e13      	subs	r3, r2, #0
 8004b8a:	6822      	ldr	r2, [r4, #0]
 8004b8c:	bf18      	it	ne
 8004b8e:	2301      	movne	r3, #1
 8004b90:	0692      	lsls	r2, r2, #26
 8004b92:	d42b      	bmi.n	8004bec <_printf_common+0xb0>
 8004b94:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004b98:	4649      	mov	r1, r9
 8004b9a:	4638      	mov	r0, r7
 8004b9c:	47c0      	blx	r8
 8004b9e:	3001      	adds	r0, #1
 8004ba0:	d01e      	beq.n	8004be0 <_printf_common+0xa4>
 8004ba2:	6823      	ldr	r3, [r4, #0]
 8004ba4:	68e5      	ldr	r5, [r4, #12]
 8004ba6:	6832      	ldr	r2, [r6, #0]
 8004ba8:	f003 0306 	and.w	r3, r3, #6
 8004bac:	2b04      	cmp	r3, #4
 8004bae:	bf08      	it	eq
 8004bb0:	1aad      	subeq	r5, r5, r2
 8004bb2:	68a3      	ldr	r3, [r4, #8]
 8004bb4:	6922      	ldr	r2, [r4, #16]
 8004bb6:	bf0c      	ite	eq
 8004bb8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004bbc:	2500      	movne	r5, #0
 8004bbe:	4293      	cmp	r3, r2
 8004bc0:	bfc4      	itt	gt
 8004bc2:	1a9b      	subgt	r3, r3, r2
 8004bc4:	18ed      	addgt	r5, r5, r3
 8004bc6:	2600      	movs	r6, #0
 8004bc8:	341a      	adds	r4, #26
 8004bca:	42b5      	cmp	r5, r6
 8004bcc:	d11a      	bne.n	8004c04 <_printf_common+0xc8>
 8004bce:	2000      	movs	r0, #0
 8004bd0:	e008      	b.n	8004be4 <_printf_common+0xa8>
 8004bd2:	2301      	movs	r3, #1
 8004bd4:	4652      	mov	r2, sl
 8004bd6:	4649      	mov	r1, r9
 8004bd8:	4638      	mov	r0, r7
 8004bda:	47c0      	blx	r8
 8004bdc:	3001      	adds	r0, #1
 8004bde:	d103      	bne.n	8004be8 <_printf_common+0xac>
 8004be0:	f04f 30ff 	mov.w	r0, #4294967295
 8004be4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004be8:	3501      	adds	r5, #1
 8004bea:	e7c6      	b.n	8004b7a <_printf_common+0x3e>
 8004bec:	18e1      	adds	r1, r4, r3
 8004bee:	1c5a      	adds	r2, r3, #1
 8004bf0:	2030      	movs	r0, #48	; 0x30
 8004bf2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004bf6:	4422      	add	r2, r4
 8004bf8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004bfc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004c00:	3302      	adds	r3, #2
 8004c02:	e7c7      	b.n	8004b94 <_printf_common+0x58>
 8004c04:	2301      	movs	r3, #1
 8004c06:	4622      	mov	r2, r4
 8004c08:	4649      	mov	r1, r9
 8004c0a:	4638      	mov	r0, r7
 8004c0c:	47c0      	blx	r8
 8004c0e:	3001      	adds	r0, #1
 8004c10:	d0e6      	beq.n	8004be0 <_printf_common+0xa4>
 8004c12:	3601      	adds	r6, #1
 8004c14:	e7d9      	b.n	8004bca <_printf_common+0x8e>
	...

08004c18 <_printf_i>:
 8004c18:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004c1c:	7e0f      	ldrb	r7, [r1, #24]
 8004c1e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004c20:	2f78      	cmp	r7, #120	; 0x78
 8004c22:	4691      	mov	r9, r2
 8004c24:	4680      	mov	r8, r0
 8004c26:	460c      	mov	r4, r1
 8004c28:	469a      	mov	sl, r3
 8004c2a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004c2e:	d807      	bhi.n	8004c40 <_printf_i+0x28>
 8004c30:	2f62      	cmp	r7, #98	; 0x62
 8004c32:	d80a      	bhi.n	8004c4a <_printf_i+0x32>
 8004c34:	2f00      	cmp	r7, #0
 8004c36:	f000 80d8 	beq.w	8004dea <_printf_i+0x1d2>
 8004c3a:	2f58      	cmp	r7, #88	; 0x58
 8004c3c:	f000 80a3 	beq.w	8004d86 <_printf_i+0x16e>
 8004c40:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004c44:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004c48:	e03a      	b.n	8004cc0 <_printf_i+0xa8>
 8004c4a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004c4e:	2b15      	cmp	r3, #21
 8004c50:	d8f6      	bhi.n	8004c40 <_printf_i+0x28>
 8004c52:	a101      	add	r1, pc, #4	; (adr r1, 8004c58 <_printf_i+0x40>)
 8004c54:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004c58:	08004cb1 	.word	0x08004cb1
 8004c5c:	08004cc5 	.word	0x08004cc5
 8004c60:	08004c41 	.word	0x08004c41
 8004c64:	08004c41 	.word	0x08004c41
 8004c68:	08004c41 	.word	0x08004c41
 8004c6c:	08004c41 	.word	0x08004c41
 8004c70:	08004cc5 	.word	0x08004cc5
 8004c74:	08004c41 	.word	0x08004c41
 8004c78:	08004c41 	.word	0x08004c41
 8004c7c:	08004c41 	.word	0x08004c41
 8004c80:	08004c41 	.word	0x08004c41
 8004c84:	08004dd1 	.word	0x08004dd1
 8004c88:	08004cf5 	.word	0x08004cf5
 8004c8c:	08004db3 	.word	0x08004db3
 8004c90:	08004c41 	.word	0x08004c41
 8004c94:	08004c41 	.word	0x08004c41
 8004c98:	08004df3 	.word	0x08004df3
 8004c9c:	08004c41 	.word	0x08004c41
 8004ca0:	08004cf5 	.word	0x08004cf5
 8004ca4:	08004c41 	.word	0x08004c41
 8004ca8:	08004c41 	.word	0x08004c41
 8004cac:	08004dbb 	.word	0x08004dbb
 8004cb0:	682b      	ldr	r3, [r5, #0]
 8004cb2:	1d1a      	adds	r2, r3, #4
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	602a      	str	r2, [r5, #0]
 8004cb8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004cbc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004cc0:	2301      	movs	r3, #1
 8004cc2:	e0a3      	b.n	8004e0c <_printf_i+0x1f4>
 8004cc4:	6820      	ldr	r0, [r4, #0]
 8004cc6:	6829      	ldr	r1, [r5, #0]
 8004cc8:	0606      	lsls	r6, r0, #24
 8004cca:	f101 0304 	add.w	r3, r1, #4
 8004cce:	d50a      	bpl.n	8004ce6 <_printf_i+0xce>
 8004cd0:	680e      	ldr	r6, [r1, #0]
 8004cd2:	602b      	str	r3, [r5, #0]
 8004cd4:	2e00      	cmp	r6, #0
 8004cd6:	da03      	bge.n	8004ce0 <_printf_i+0xc8>
 8004cd8:	232d      	movs	r3, #45	; 0x2d
 8004cda:	4276      	negs	r6, r6
 8004cdc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004ce0:	485e      	ldr	r0, [pc, #376]	; (8004e5c <_printf_i+0x244>)
 8004ce2:	230a      	movs	r3, #10
 8004ce4:	e019      	b.n	8004d1a <_printf_i+0x102>
 8004ce6:	680e      	ldr	r6, [r1, #0]
 8004ce8:	602b      	str	r3, [r5, #0]
 8004cea:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004cee:	bf18      	it	ne
 8004cf0:	b236      	sxthne	r6, r6
 8004cf2:	e7ef      	b.n	8004cd4 <_printf_i+0xbc>
 8004cf4:	682b      	ldr	r3, [r5, #0]
 8004cf6:	6820      	ldr	r0, [r4, #0]
 8004cf8:	1d19      	adds	r1, r3, #4
 8004cfa:	6029      	str	r1, [r5, #0]
 8004cfc:	0601      	lsls	r1, r0, #24
 8004cfe:	d501      	bpl.n	8004d04 <_printf_i+0xec>
 8004d00:	681e      	ldr	r6, [r3, #0]
 8004d02:	e002      	b.n	8004d0a <_printf_i+0xf2>
 8004d04:	0646      	lsls	r6, r0, #25
 8004d06:	d5fb      	bpl.n	8004d00 <_printf_i+0xe8>
 8004d08:	881e      	ldrh	r6, [r3, #0]
 8004d0a:	4854      	ldr	r0, [pc, #336]	; (8004e5c <_printf_i+0x244>)
 8004d0c:	2f6f      	cmp	r7, #111	; 0x6f
 8004d0e:	bf0c      	ite	eq
 8004d10:	2308      	moveq	r3, #8
 8004d12:	230a      	movne	r3, #10
 8004d14:	2100      	movs	r1, #0
 8004d16:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004d1a:	6865      	ldr	r5, [r4, #4]
 8004d1c:	60a5      	str	r5, [r4, #8]
 8004d1e:	2d00      	cmp	r5, #0
 8004d20:	bfa2      	ittt	ge
 8004d22:	6821      	ldrge	r1, [r4, #0]
 8004d24:	f021 0104 	bicge.w	r1, r1, #4
 8004d28:	6021      	strge	r1, [r4, #0]
 8004d2a:	b90e      	cbnz	r6, 8004d30 <_printf_i+0x118>
 8004d2c:	2d00      	cmp	r5, #0
 8004d2e:	d04d      	beq.n	8004dcc <_printf_i+0x1b4>
 8004d30:	4615      	mov	r5, r2
 8004d32:	fbb6 f1f3 	udiv	r1, r6, r3
 8004d36:	fb03 6711 	mls	r7, r3, r1, r6
 8004d3a:	5dc7      	ldrb	r7, [r0, r7]
 8004d3c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004d40:	4637      	mov	r7, r6
 8004d42:	42bb      	cmp	r3, r7
 8004d44:	460e      	mov	r6, r1
 8004d46:	d9f4      	bls.n	8004d32 <_printf_i+0x11a>
 8004d48:	2b08      	cmp	r3, #8
 8004d4a:	d10b      	bne.n	8004d64 <_printf_i+0x14c>
 8004d4c:	6823      	ldr	r3, [r4, #0]
 8004d4e:	07de      	lsls	r6, r3, #31
 8004d50:	d508      	bpl.n	8004d64 <_printf_i+0x14c>
 8004d52:	6923      	ldr	r3, [r4, #16]
 8004d54:	6861      	ldr	r1, [r4, #4]
 8004d56:	4299      	cmp	r1, r3
 8004d58:	bfde      	ittt	le
 8004d5a:	2330      	movle	r3, #48	; 0x30
 8004d5c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004d60:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004d64:	1b52      	subs	r2, r2, r5
 8004d66:	6122      	str	r2, [r4, #16]
 8004d68:	f8cd a000 	str.w	sl, [sp]
 8004d6c:	464b      	mov	r3, r9
 8004d6e:	aa03      	add	r2, sp, #12
 8004d70:	4621      	mov	r1, r4
 8004d72:	4640      	mov	r0, r8
 8004d74:	f7ff fee2 	bl	8004b3c <_printf_common>
 8004d78:	3001      	adds	r0, #1
 8004d7a:	d14c      	bne.n	8004e16 <_printf_i+0x1fe>
 8004d7c:	f04f 30ff 	mov.w	r0, #4294967295
 8004d80:	b004      	add	sp, #16
 8004d82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d86:	4835      	ldr	r0, [pc, #212]	; (8004e5c <_printf_i+0x244>)
 8004d88:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004d8c:	6829      	ldr	r1, [r5, #0]
 8004d8e:	6823      	ldr	r3, [r4, #0]
 8004d90:	f851 6b04 	ldr.w	r6, [r1], #4
 8004d94:	6029      	str	r1, [r5, #0]
 8004d96:	061d      	lsls	r5, r3, #24
 8004d98:	d514      	bpl.n	8004dc4 <_printf_i+0x1ac>
 8004d9a:	07df      	lsls	r7, r3, #31
 8004d9c:	bf44      	itt	mi
 8004d9e:	f043 0320 	orrmi.w	r3, r3, #32
 8004da2:	6023      	strmi	r3, [r4, #0]
 8004da4:	b91e      	cbnz	r6, 8004dae <_printf_i+0x196>
 8004da6:	6823      	ldr	r3, [r4, #0]
 8004da8:	f023 0320 	bic.w	r3, r3, #32
 8004dac:	6023      	str	r3, [r4, #0]
 8004dae:	2310      	movs	r3, #16
 8004db0:	e7b0      	b.n	8004d14 <_printf_i+0xfc>
 8004db2:	6823      	ldr	r3, [r4, #0]
 8004db4:	f043 0320 	orr.w	r3, r3, #32
 8004db8:	6023      	str	r3, [r4, #0]
 8004dba:	2378      	movs	r3, #120	; 0x78
 8004dbc:	4828      	ldr	r0, [pc, #160]	; (8004e60 <_printf_i+0x248>)
 8004dbe:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004dc2:	e7e3      	b.n	8004d8c <_printf_i+0x174>
 8004dc4:	0659      	lsls	r1, r3, #25
 8004dc6:	bf48      	it	mi
 8004dc8:	b2b6      	uxthmi	r6, r6
 8004dca:	e7e6      	b.n	8004d9a <_printf_i+0x182>
 8004dcc:	4615      	mov	r5, r2
 8004dce:	e7bb      	b.n	8004d48 <_printf_i+0x130>
 8004dd0:	682b      	ldr	r3, [r5, #0]
 8004dd2:	6826      	ldr	r6, [r4, #0]
 8004dd4:	6961      	ldr	r1, [r4, #20]
 8004dd6:	1d18      	adds	r0, r3, #4
 8004dd8:	6028      	str	r0, [r5, #0]
 8004dda:	0635      	lsls	r5, r6, #24
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	d501      	bpl.n	8004de4 <_printf_i+0x1cc>
 8004de0:	6019      	str	r1, [r3, #0]
 8004de2:	e002      	b.n	8004dea <_printf_i+0x1d2>
 8004de4:	0670      	lsls	r0, r6, #25
 8004de6:	d5fb      	bpl.n	8004de0 <_printf_i+0x1c8>
 8004de8:	8019      	strh	r1, [r3, #0]
 8004dea:	2300      	movs	r3, #0
 8004dec:	6123      	str	r3, [r4, #16]
 8004dee:	4615      	mov	r5, r2
 8004df0:	e7ba      	b.n	8004d68 <_printf_i+0x150>
 8004df2:	682b      	ldr	r3, [r5, #0]
 8004df4:	1d1a      	adds	r2, r3, #4
 8004df6:	602a      	str	r2, [r5, #0]
 8004df8:	681d      	ldr	r5, [r3, #0]
 8004dfa:	6862      	ldr	r2, [r4, #4]
 8004dfc:	2100      	movs	r1, #0
 8004dfe:	4628      	mov	r0, r5
 8004e00:	f7fb fa0e 	bl	8000220 <memchr>
 8004e04:	b108      	cbz	r0, 8004e0a <_printf_i+0x1f2>
 8004e06:	1b40      	subs	r0, r0, r5
 8004e08:	6060      	str	r0, [r4, #4]
 8004e0a:	6863      	ldr	r3, [r4, #4]
 8004e0c:	6123      	str	r3, [r4, #16]
 8004e0e:	2300      	movs	r3, #0
 8004e10:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e14:	e7a8      	b.n	8004d68 <_printf_i+0x150>
 8004e16:	6923      	ldr	r3, [r4, #16]
 8004e18:	462a      	mov	r2, r5
 8004e1a:	4649      	mov	r1, r9
 8004e1c:	4640      	mov	r0, r8
 8004e1e:	47d0      	blx	sl
 8004e20:	3001      	adds	r0, #1
 8004e22:	d0ab      	beq.n	8004d7c <_printf_i+0x164>
 8004e24:	6823      	ldr	r3, [r4, #0]
 8004e26:	079b      	lsls	r3, r3, #30
 8004e28:	d413      	bmi.n	8004e52 <_printf_i+0x23a>
 8004e2a:	68e0      	ldr	r0, [r4, #12]
 8004e2c:	9b03      	ldr	r3, [sp, #12]
 8004e2e:	4298      	cmp	r0, r3
 8004e30:	bfb8      	it	lt
 8004e32:	4618      	movlt	r0, r3
 8004e34:	e7a4      	b.n	8004d80 <_printf_i+0x168>
 8004e36:	2301      	movs	r3, #1
 8004e38:	4632      	mov	r2, r6
 8004e3a:	4649      	mov	r1, r9
 8004e3c:	4640      	mov	r0, r8
 8004e3e:	47d0      	blx	sl
 8004e40:	3001      	adds	r0, #1
 8004e42:	d09b      	beq.n	8004d7c <_printf_i+0x164>
 8004e44:	3501      	adds	r5, #1
 8004e46:	68e3      	ldr	r3, [r4, #12]
 8004e48:	9903      	ldr	r1, [sp, #12]
 8004e4a:	1a5b      	subs	r3, r3, r1
 8004e4c:	42ab      	cmp	r3, r5
 8004e4e:	dcf2      	bgt.n	8004e36 <_printf_i+0x21e>
 8004e50:	e7eb      	b.n	8004e2a <_printf_i+0x212>
 8004e52:	2500      	movs	r5, #0
 8004e54:	f104 0619 	add.w	r6, r4, #25
 8004e58:	e7f5      	b.n	8004e46 <_printf_i+0x22e>
 8004e5a:	bf00      	nop
 8004e5c:	080073da 	.word	0x080073da
 8004e60:	080073eb 	.word	0x080073eb

08004e64 <siprintf>:
 8004e64:	b40e      	push	{r1, r2, r3}
 8004e66:	b500      	push	{lr}
 8004e68:	b09c      	sub	sp, #112	; 0x70
 8004e6a:	ab1d      	add	r3, sp, #116	; 0x74
 8004e6c:	9002      	str	r0, [sp, #8]
 8004e6e:	9006      	str	r0, [sp, #24]
 8004e70:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004e74:	4809      	ldr	r0, [pc, #36]	; (8004e9c <siprintf+0x38>)
 8004e76:	9107      	str	r1, [sp, #28]
 8004e78:	9104      	str	r1, [sp, #16]
 8004e7a:	4909      	ldr	r1, [pc, #36]	; (8004ea0 <siprintf+0x3c>)
 8004e7c:	f853 2b04 	ldr.w	r2, [r3], #4
 8004e80:	9105      	str	r1, [sp, #20]
 8004e82:	6800      	ldr	r0, [r0, #0]
 8004e84:	9301      	str	r3, [sp, #4]
 8004e86:	a902      	add	r1, sp, #8
 8004e88:	f001 fb6a 	bl	8006560 <_svfiprintf_r>
 8004e8c:	9b02      	ldr	r3, [sp, #8]
 8004e8e:	2200      	movs	r2, #0
 8004e90:	701a      	strb	r2, [r3, #0]
 8004e92:	b01c      	add	sp, #112	; 0x70
 8004e94:	f85d eb04 	ldr.w	lr, [sp], #4
 8004e98:	b003      	add	sp, #12
 8004e9a:	4770      	bx	lr
 8004e9c:	2000000c 	.word	0x2000000c
 8004ea0:	ffff0208 	.word	0xffff0208

08004ea4 <quorem>:
 8004ea4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ea8:	6903      	ldr	r3, [r0, #16]
 8004eaa:	690c      	ldr	r4, [r1, #16]
 8004eac:	42a3      	cmp	r3, r4
 8004eae:	4607      	mov	r7, r0
 8004eb0:	f2c0 8081 	blt.w	8004fb6 <quorem+0x112>
 8004eb4:	3c01      	subs	r4, #1
 8004eb6:	f101 0814 	add.w	r8, r1, #20
 8004eba:	f100 0514 	add.w	r5, r0, #20
 8004ebe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004ec2:	9301      	str	r3, [sp, #4]
 8004ec4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004ec8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004ecc:	3301      	adds	r3, #1
 8004ece:	429a      	cmp	r2, r3
 8004ed0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004ed4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004ed8:	fbb2 f6f3 	udiv	r6, r2, r3
 8004edc:	d331      	bcc.n	8004f42 <quorem+0x9e>
 8004ede:	f04f 0e00 	mov.w	lr, #0
 8004ee2:	4640      	mov	r0, r8
 8004ee4:	46ac      	mov	ip, r5
 8004ee6:	46f2      	mov	sl, lr
 8004ee8:	f850 2b04 	ldr.w	r2, [r0], #4
 8004eec:	b293      	uxth	r3, r2
 8004eee:	fb06 e303 	mla	r3, r6, r3, lr
 8004ef2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8004ef6:	b29b      	uxth	r3, r3
 8004ef8:	ebaa 0303 	sub.w	r3, sl, r3
 8004efc:	f8dc a000 	ldr.w	sl, [ip]
 8004f00:	0c12      	lsrs	r2, r2, #16
 8004f02:	fa13 f38a 	uxtah	r3, r3, sl
 8004f06:	fb06 e202 	mla	r2, r6, r2, lr
 8004f0a:	9300      	str	r3, [sp, #0]
 8004f0c:	9b00      	ldr	r3, [sp, #0]
 8004f0e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004f12:	b292      	uxth	r2, r2
 8004f14:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8004f18:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004f1c:	f8bd 3000 	ldrh.w	r3, [sp]
 8004f20:	4581      	cmp	r9, r0
 8004f22:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004f26:	f84c 3b04 	str.w	r3, [ip], #4
 8004f2a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8004f2e:	d2db      	bcs.n	8004ee8 <quorem+0x44>
 8004f30:	f855 300b 	ldr.w	r3, [r5, fp]
 8004f34:	b92b      	cbnz	r3, 8004f42 <quorem+0x9e>
 8004f36:	9b01      	ldr	r3, [sp, #4]
 8004f38:	3b04      	subs	r3, #4
 8004f3a:	429d      	cmp	r5, r3
 8004f3c:	461a      	mov	r2, r3
 8004f3e:	d32e      	bcc.n	8004f9e <quorem+0xfa>
 8004f40:	613c      	str	r4, [r7, #16]
 8004f42:	4638      	mov	r0, r7
 8004f44:	f001 f8b8 	bl	80060b8 <__mcmp>
 8004f48:	2800      	cmp	r0, #0
 8004f4a:	db24      	blt.n	8004f96 <quorem+0xf2>
 8004f4c:	3601      	adds	r6, #1
 8004f4e:	4628      	mov	r0, r5
 8004f50:	f04f 0c00 	mov.w	ip, #0
 8004f54:	f858 2b04 	ldr.w	r2, [r8], #4
 8004f58:	f8d0 e000 	ldr.w	lr, [r0]
 8004f5c:	b293      	uxth	r3, r2
 8004f5e:	ebac 0303 	sub.w	r3, ip, r3
 8004f62:	0c12      	lsrs	r2, r2, #16
 8004f64:	fa13 f38e 	uxtah	r3, r3, lr
 8004f68:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8004f6c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004f70:	b29b      	uxth	r3, r3
 8004f72:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004f76:	45c1      	cmp	r9, r8
 8004f78:	f840 3b04 	str.w	r3, [r0], #4
 8004f7c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004f80:	d2e8      	bcs.n	8004f54 <quorem+0xb0>
 8004f82:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004f86:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004f8a:	b922      	cbnz	r2, 8004f96 <quorem+0xf2>
 8004f8c:	3b04      	subs	r3, #4
 8004f8e:	429d      	cmp	r5, r3
 8004f90:	461a      	mov	r2, r3
 8004f92:	d30a      	bcc.n	8004faa <quorem+0x106>
 8004f94:	613c      	str	r4, [r7, #16]
 8004f96:	4630      	mov	r0, r6
 8004f98:	b003      	add	sp, #12
 8004f9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f9e:	6812      	ldr	r2, [r2, #0]
 8004fa0:	3b04      	subs	r3, #4
 8004fa2:	2a00      	cmp	r2, #0
 8004fa4:	d1cc      	bne.n	8004f40 <quorem+0x9c>
 8004fa6:	3c01      	subs	r4, #1
 8004fa8:	e7c7      	b.n	8004f3a <quorem+0x96>
 8004faa:	6812      	ldr	r2, [r2, #0]
 8004fac:	3b04      	subs	r3, #4
 8004fae:	2a00      	cmp	r2, #0
 8004fb0:	d1f0      	bne.n	8004f94 <quorem+0xf0>
 8004fb2:	3c01      	subs	r4, #1
 8004fb4:	e7eb      	b.n	8004f8e <quorem+0xea>
 8004fb6:	2000      	movs	r0, #0
 8004fb8:	e7ee      	b.n	8004f98 <quorem+0xf4>
 8004fba:	0000      	movs	r0, r0
 8004fbc:	0000      	movs	r0, r0
	...

08004fc0 <_dtoa_r>:
 8004fc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fc4:	ed2d 8b04 	vpush	{d8-d9}
 8004fc8:	ec57 6b10 	vmov	r6, r7, d0
 8004fcc:	b093      	sub	sp, #76	; 0x4c
 8004fce:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004fd0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8004fd4:	9106      	str	r1, [sp, #24]
 8004fd6:	ee10 aa10 	vmov	sl, s0
 8004fda:	4604      	mov	r4, r0
 8004fdc:	9209      	str	r2, [sp, #36]	; 0x24
 8004fde:	930c      	str	r3, [sp, #48]	; 0x30
 8004fe0:	46bb      	mov	fp, r7
 8004fe2:	b975      	cbnz	r5, 8005002 <_dtoa_r+0x42>
 8004fe4:	2010      	movs	r0, #16
 8004fe6:	f000 fddd 	bl	8005ba4 <malloc>
 8004fea:	4602      	mov	r2, r0
 8004fec:	6260      	str	r0, [r4, #36]	; 0x24
 8004fee:	b920      	cbnz	r0, 8004ffa <_dtoa_r+0x3a>
 8004ff0:	4ba7      	ldr	r3, [pc, #668]	; (8005290 <_dtoa_r+0x2d0>)
 8004ff2:	21ea      	movs	r1, #234	; 0xea
 8004ff4:	48a7      	ldr	r0, [pc, #668]	; (8005294 <_dtoa_r+0x2d4>)
 8004ff6:	f001 fbc3 	bl	8006780 <__assert_func>
 8004ffa:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004ffe:	6005      	str	r5, [r0, #0]
 8005000:	60c5      	str	r5, [r0, #12]
 8005002:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005004:	6819      	ldr	r1, [r3, #0]
 8005006:	b151      	cbz	r1, 800501e <_dtoa_r+0x5e>
 8005008:	685a      	ldr	r2, [r3, #4]
 800500a:	604a      	str	r2, [r1, #4]
 800500c:	2301      	movs	r3, #1
 800500e:	4093      	lsls	r3, r2
 8005010:	608b      	str	r3, [r1, #8]
 8005012:	4620      	mov	r0, r4
 8005014:	f000 fe0e 	bl	8005c34 <_Bfree>
 8005018:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800501a:	2200      	movs	r2, #0
 800501c:	601a      	str	r2, [r3, #0]
 800501e:	1e3b      	subs	r3, r7, #0
 8005020:	bfaa      	itet	ge
 8005022:	2300      	movge	r3, #0
 8005024:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8005028:	f8c8 3000 	strge.w	r3, [r8]
 800502c:	4b9a      	ldr	r3, [pc, #616]	; (8005298 <_dtoa_r+0x2d8>)
 800502e:	bfbc      	itt	lt
 8005030:	2201      	movlt	r2, #1
 8005032:	f8c8 2000 	strlt.w	r2, [r8]
 8005036:	ea33 030b 	bics.w	r3, r3, fp
 800503a:	d11b      	bne.n	8005074 <_dtoa_r+0xb4>
 800503c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800503e:	f242 730f 	movw	r3, #9999	; 0x270f
 8005042:	6013      	str	r3, [r2, #0]
 8005044:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005048:	4333      	orrs	r3, r6
 800504a:	f000 8592 	beq.w	8005b72 <_dtoa_r+0xbb2>
 800504e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005050:	b963      	cbnz	r3, 800506c <_dtoa_r+0xac>
 8005052:	4b92      	ldr	r3, [pc, #584]	; (800529c <_dtoa_r+0x2dc>)
 8005054:	e022      	b.n	800509c <_dtoa_r+0xdc>
 8005056:	4b92      	ldr	r3, [pc, #584]	; (80052a0 <_dtoa_r+0x2e0>)
 8005058:	9301      	str	r3, [sp, #4]
 800505a:	3308      	adds	r3, #8
 800505c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800505e:	6013      	str	r3, [r2, #0]
 8005060:	9801      	ldr	r0, [sp, #4]
 8005062:	b013      	add	sp, #76	; 0x4c
 8005064:	ecbd 8b04 	vpop	{d8-d9}
 8005068:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800506c:	4b8b      	ldr	r3, [pc, #556]	; (800529c <_dtoa_r+0x2dc>)
 800506e:	9301      	str	r3, [sp, #4]
 8005070:	3303      	adds	r3, #3
 8005072:	e7f3      	b.n	800505c <_dtoa_r+0x9c>
 8005074:	2200      	movs	r2, #0
 8005076:	2300      	movs	r3, #0
 8005078:	4650      	mov	r0, sl
 800507a:	4659      	mov	r1, fp
 800507c:	f7fb fd44 	bl	8000b08 <__aeabi_dcmpeq>
 8005080:	ec4b ab19 	vmov	d9, sl, fp
 8005084:	4680      	mov	r8, r0
 8005086:	b158      	cbz	r0, 80050a0 <_dtoa_r+0xe0>
 8005088:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800508a:	2301      	movs	r3, #1
 800508c:	6013      	str	r3, [r2, #0]
 800508e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005090:	2b00      	cmp	r3, #0
 8005092:	f000 856b 	beq.w	8005b6c <_dtoa_r+0xbac>
 8005096:	4883      	ldr	r0, [pc, #524]	; (80052a4 <_dtoa_r+0x2e4>)
 8005098:	6018      	str	r0, [r3, #0]
 800509a:	1e43      	subs	r3, r0, #1
 800509c:	9301      	str	r3, [sp, #4]
 800509e:	e7df      	b.n	8005060 <_dtoa_r+0xa0>
 80050a0:	ec4b ab10 	vmov	d0, sl, fp
 80050a4:	aa10      	add	r2, sp, #64	; 0x40
 80050a6:	a911      	add	r1, sp, #68	; 0x44
 80050a8:	4620      	mov	r0, r4
 80050aa:	f001 f8ab 	bl	8006204 <__d2b>
 80050ae:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80050b2:	ee08 0a10 	vmov	s16, r0
 80050b6:	2d00      	cmp	r5, #0
 80050b8:	f000 8084 	beq.w	80051c4 <_dtoa_r+0x204>
 80050bc:	ee19 3a90 	vmov	r3, s19
 80050c0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80050c4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80050c8:	4656      	mov	r6, sl
 80050ca:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80050ce:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80050d2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80050d6:	4b74      	ldr	r3, [pc, #464]	; (80052a8 <_dtoa_r+0x2e8>)
 80050d8:	2200      	movs	r2, #0
 80050da:	4630      	mov	r0, r6
 80050dc:	4639      	mov	r1, r7
 80050de:	f7fb f8f3 	bl	80002c8 <__aeabi_dsub>
 80050e2:	a365      	add	r3, pc, #404	; (adr r3, 8005278 <_dtoa_r+0x2b8>)
 80050e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050e8:	f7fb faa6 	bl	8000638 <__aeabi_dmul>
 80050ec:	a364      	add	r3, pc, #400	; (adr r3, 8005280 <_dtoa_r+0x2c0>)
 80050ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050f2:	f7fb f8eb 	bl	80002cc <__adddf3>
 80050f6:	4606      	mov	r6, r0
 80050f8:	4628      	mov	r0, r5
 80050fa:	460f      	mov	r7, r1
 80050fc:	f7fb fa32 	bl	8000564 <__aeabi_i2d>
 8005100:	a361      	add	r3, pc, #388	; (adr r3, 8005288 <_dtoa_r+0x2c8>)
 8005102:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005106:	f7fb fa97 	bl	8000638 <__aeabi_dmul>
 800510a:	4602      	mov	r2, r0
 800510c:	460b      	mov	r3, r1
 800510e:	4630      	mov	r0, r6
 8005110:	4639      	mov	r1, r7
 8005112:	f7fb f8db 	bl	80002cc <__adddf3>
 8005116:	4606      	mov	r6, r0
 8005118:	460f      	mov	r7, r1
 800511a:	f7fb fd3d 	bl	8000b98 <__aeabi_d2iz>
 800511e:	2200      	movs	r2, #0
 8005120:	9000      	str	r0, [sp, #0]
 8005122:	2300      	movs	r3, #0
 8005124:	4630      	mov	r0, r6
 8005126:	4639      	mov	r1, r7
 8005128:	f7fb fcf8 	bl	8000b1c <__aeabi_dcmplt>
 800512c:	b150      	cbz	r0, 8005144 <_dtoa_r+0x184>
 800512e:	9800      	ldr	r0, [sp, #0]
 8005130:	f7fb fa18 	bl	8000564 <__aeabi_i2d>
 8005134:	4632      	mov	r2, r6
 8005136:	463b      	mov	r3, r7
 8005138:	f7fb fce6 	bl	8000b08 <__aeabi_dcmpeq>
 800513c:	b910      	cbnz	r0, 8005144 <_dtoa_r+0x184>
 800513e:	9b00      	ldr	r3, [sp, #0]
 8005140:	3b01      	subs	r3, #1
 8005142:	9300      	str	r3, [sp, #0]
 8005144:	9b00      	ldr	r3, [sp, #0]
 8005146:	2b16      	cmp	r3, #22
 8005148:	d85a      	bhi.n	8005200 <_dtoa_r+0x240>
 800514a:	9a00      	ldr	r2, [sp, #0]
 800514c:	4b57      	ldr	r3, [pc, #348]	; (80052ac <_dtoa_r+0x2ec>)
 800514e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005152:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005156:	ec51 0b19 	vmov	r0, r1, d9
 800515a:	f7fb fcdf 	bl	8000b1c <__aeabi_dcmplt>
 800515e:	2800      	cmp	r0, #0
 8005160:	d050      	beq.n	8005204 <_dtoa_r+0x244>
 8005162:	9b00      	ldr	r3, [sp, #0]
 8005164:	3b01      	subs	r3, #1
 8005166:	9300      	str	r3, [sp, #0]
 8005168:	2300      	movs	r3, #0
 800516a:	930b      	str	r3, [sp, #44]	; 0x2c
 800516c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800516e:	1b5d      	subs	r5, r3, r5
 8005170:	1e6b      	subs	r3, r5, #1
 8005172:	9305      	str	r3, [sp, #20]
 8005174:	bf45      	ittet	mi
 8005176:	f1c5 0301 	rsbmi	r3, r5, #1
 800517a:	9304      	strmi	r3, [sp, #16]
 800517c:	2300      	movpl	r3, #0
 800517e:	2300      	movmi	r3, #0
 8005180:	bf4c      	ite	mi
 8005182:	9305      	strmi	r3, [sp, #20]
 8005184:	9304      	strpl	r3, [sp, #16]
 8005186:	9b00      	ldr	r3, [sp, #0]
 8005188:	2b00      	cmp	r3, #0
 800518a:	db3d      	blt.n	8005208 <_dtoa_r+0x248>
 800518c:	9b05      	ldr	r3, [sp, #20]
 800518e:	9a00      	ldr	r2, [sp, #0]
 8005190:	920a      	str	r2, [sp, #40]	; 0x28
 8005192:	4413      	add	r3, r2
 8005194:	9305      	str	r3, [sp, #20]
 8005196:	2300      	movs	r3, #0
 8005198:	9307      	str	r3, [sp, #28]
 800519a:	9b06      	ldr	r3, [sp, #24]
 800519c:	2b09      	cmp	r3, #9
 800519e:	f200 8089 	bhi.w	80052b4 <_dtoa_r+0x2f4>
 80051a2:	2b05      	cmp	r3, #5
 80051a4:	bfc4      	itt	gt
 80051a6:	3b04      	subgt	r3, #4
 80051a8:	9306      	strgt	r3, [sp, #24]
 80051aa:	9b06      	ldr	r3, [sp, #24]
 80051ac:	f1a3 0302 	sub.w	r3, r3, #2
 80051b0:	bfcc      	ite	gt
 80051b2:	2500      	movgt	r5, #0
 80051b4:	2501      	movle	r5, #1
 80051b6:	2b03      	cmp	r3, #3
 80051b8:	f200 8087 	bhi.w	80052ca <_dtoa_r+0x30a>
 80051bc:	e8df f003 	tbb	[pc, r3]
 80051c0:	59383a2d 	.word	0x59383a2d
 80051c4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80051c8:	441d      	add	r5, r3
 80051ca:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80051ce:	2b20      	cmp	r3, #32
 80051d0:	bfc1      	itttt	gt
 80051d2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80051d6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80051da:	fa0b f303 	lslgt.w	r3, fp, r3
 80051de:	fa26 f000 	lsrgt.w	r0, r6, r0
 80051e2:	bfda      	itte	le
 80051e4:	f1c3 0320 	rsble	r3, r3, #32
 80051e8:	fa06 f003 	lslle.w	r0, r6, r3
 80051ec:	4318      	orrgt	r0, r3
 80051ee:	f7fb f9a9 	bl	8000544 <__aeabi_ui2d>
 80051f2:	2301      	movs	r3, #1
 80051f4:	4606      	mov	r6, r0
 80051f6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80051fa:	3d01      	subs	r5, #1
 80051fc:	930e      	str	r3, [sp, #56]	; 0x38
 80051fe:	e76a      	b.n	80050d6 <_dtoa_r+0x116>
 8005200:	2301      	movs	r3, #1
 8005202:	e7b2      	b.n	800516a <_dtoa_r+0x1aa>
 8005204:	900b      	str	r0, [sp, #44]	; 0x2c
 8005206:	e7b1      	b.n	800516c <_dtoa_r+0x1ac>
 8005208:	9b04      	ldr	r3, [sp, #16]
 800520a:	9a00      	ldr	r2, [sp, #0]
 800520c:	1a9b      	subs	r3, r3, r2
 800520e:	9304      	str	r3, [sp, #16]
 8005210:	4253      	negs	r3, r2
 8005212:	9307      	str	r3, [sp, #28]
 8005214:	2300      	movs	r3, #0
 8005216:	930a      	str	r3, [sp, #40]	; 0x28
 8005218:	e7bf      	b.n	800519a <_dtoa_r+0x1da>
 800521a:	2300      	movs	r3, #0
 800521c:	9308      	str	r3, [sp, #32]
 800521e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005220:	2b00      	cmp	r3, #0
 8005222:	dc55      	bgt.n	80052d0 <_dtoa_r+0x310>
 8005224:	2301      	movs	r3, #1
 8005226:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800522a:	461a      	mov	r2, r3
 800522c:	9209      	str	r2, [sp, #36]	; 0x24
 800522e:	e00c      	b.n	800524a <_dtoa_r+0x28a>
 8005230:	2301      	movs	r3, #1
 8005232:	e7f3      	b.n	800521c <_dtoa_r+0x25c>
 8005234:	2300      	movs	r3, #0
 8005236:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005238:	9308      	str	r3, [sp, #32]
 800523a:	9b00      	ldr	r3, [sp, #0]
 800523c:	4413      	add	r3, r2
 800523e:	9302      	str	r3, [sp, #8]
 8005240:	3301      	adds	r3, #1
 8005242:	2b01      	cmp	r3, #1
 8005244:	9303      	str	r3, [sp, #12]
 8005246:	bfb8      	it	lt
 8005248:	2301      	movlt	r3, #1
 800524a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800524c:	2200      	movs	r2, #0
 800524e:	6042      	str	r2, [r0, #4]
 8005250:	2204      	movs	r2, #4
 8005252:	f102 0614 	add.w	r6, r2, #20
 8005256:	429e      	cmp	r6, r3
 8005258:	6841      	ldr	r1, [r0, #4]
 800525a:	d93d      	bls.n	80052d8 <_dtoa_r+0x318>
 800525c:	4620      	mov	r0, r4
 800525e:	f000 fca9 	bl	8005bb4 <_Balloc>
 8005262:	9001      	str	r0, [sp, #4]
 8005264:	2800      	cmp	r0, #0
 8005266:	d13b      	bne.n	80052e0 <_dtoa_r+0x320>
 8005268:	4b11      	ldr	r3, [pc, #68]	; (80052b0 <_dtoa_r+0x2f0>)
 800526a:	4602      	mov	r2, r0
 800526c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005270:	e6c0      	b.n	8004ff4 <_dtoa_r+0x34>
 8005272:	2301      	movs	r3, #1
 8005274:	e7df      	b.n	8005236 <_dtoa_r+0x276>
 8005276:	bf00      	nop
 8005278:	636f4361 	.word	0x636f4361
 800527c:	3fd287a7 	.word	0x3fd287a7
 8005280:	8b60c8b3 	.word	0x8b60c8b3
 8005284:	3fc68a28 	.word	0x3fc68a28
 8005288:	509f79fb 	.word	0x509f79fb
 800528c:	3fd34413 	.word	0x3fd34413
 8005290:	08007409 	.word	0x08007409
 8005294:	08007420 	.word	0x08007420
 8005298:	7ff00000 	.word	0x7ff00000
 800529c:	08007405 	.word	0x08007405
 80052a0:	080073fc 	.word	0x080073fc
 80052a4:	080073d9 	.word	0x080073d9
 80052a8:	3ff80000 	.word	0x3ff80000
 80052ac:	08007510 	.word	0x08007510
 80052b0:	0800747b 	.word	0x0800747b
 80052b4:	2501      	movs	r5, #1
 80052b6:	2300      	movs	r3, #0
 80052b8:	9306      	str	r3, [sp, #24]
 80052ba:	9508      	str	r5, [sp, #32]
 80052bc:	f04f 33ff 	mov.w	r3, #4294967295
 80052c0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80052c4:	2200      	movs	r2, #0
 80052c6:	2312      	movs	r3, #18
 80052c8:	e7b0      	b.n	800522c <_dtoa_r+0x26c>
 80052ca:	2301      	movs	r3, #1
 80052cc:	9308      	str	r3, [sp, #32]
 80052ce:	e7f5      	b.n	80052bc <_dtoa_r+0x2fc>
 80052d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80052d2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80052d6:	e7b8      	b.n	800524a <_dtoa_r+0x28a>
 80052d8:	3101      	adds	r1, #1
 80052da:	6041      	str	r1, [r0, #4]
 80052dc:	0052      	lsls	r2, r2, #1
 80052de:	e7b8      	b.n	8005252 <_dtoa_r+0x292>
 80052e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80052e2:	9a01      	ldr	r2, [sp, #4]
 80052e4:	601a      	str	r2, [r3, #0]
 80052e6:	9b03      	ldr	r3, [sp, #12]
 80052e8:	2b0e      	cmp	r3, #14
 80052ea:	f200 809d 	bhi.w	8005428 <_dtoa_r+0x468>
 80052ee:	2d00      	cmp	r5, #0
 80052f0:	f000 809a 	beq.w	8005428 <_dtoa_r+0x468>
 80052f4:	9b00      	ldr	r3, [sp, #0]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	dd32      	ble.n	8005360 <_dtoa_r+0x3a0>
 80052fa:	4ab7      	ldr	r2, [pc, #732]	; (80055d8 <_dtoa_r+0x618>)
 80052fc:	f003 030f 	and.w	r3, r3, #15
 8005300:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005304:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005308:	9b00      	ldr	r3, [sp, #0]
 800530a:	05d8      	lsls	r0, r3, #23
 800530c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8005310:	d516      	bpl.n	8005340 <_dtoa_r+0x380>
 8005312:	4bb2      	ldr	r3, [pc, #712]	; (80055dc <_dtoa_r+0x61c>)
 8005314:	ec51 0b19 	vmov	r0, r1, d9
 8005318:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800531c:	f7fb fab6 	bl	800088c <__aeabi_ddiv>
 8005320:	f007 070f 	and.w	r7, r7, #15
 8005324:	4682      	mov	sl, r0
 8005326:	468b      	mov	fp, r1
 8005328:	2503      	movs	r5, #3
 800532a:	4eac      	ldr	r6, [pc, #688]	; (80055dc <_dtoa_r+0x61c>)
 800532c:	b957      	cbnz	r7, 8005344 <_dtoa_r+0x384>
 800532e:	4642      	mov	r2, r8
 8005330:	464b      	mov	r3, r9
 8005332:	4650      	mov	r0, sl
 8005334:	4659      	mov	r1, fp
 8005336:	f7fb faa9 	bl	800088c <__aeabi_ddiv>
 800533a:	4682      	mov	sl, r0
 800533c:	468b      	mov	fp, r1
 800533e:	e028      	b.n	8005392 <_dtoa_r+0x3d2>
 8005340:	2502      	movs	r5, #2
 8005342:	e7f2      	b.n	800532a <_dtoa_r+0x36a>
 8005344:	07f9      	lsls	r1, r7, #31
 8005346:	d508      	bpl.n	800535a <_dtoa_r+0x39a>
 8005348:	4640      	mov	r0, r8
 800534a:	4649      	mov	r1, r9
 800534c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005350:	f7fb f972 	bl	8000638 <__aeabi_dmul>
 8005354:	3501      	adds	r5, #1
 8005356:	4680      	mov	r8, r0
 8005358:	4689      	mov	r9, r1
 800535a:	107f      	asrs	r7, r7, #1
 800535c:	3608      	adds	r6, #8
 800535e:	e7e5      	b.n	800532c <_dtoa_r+0x36c>
 8005360:	f000 809b 	beq.w	800549a <_dtoa_r+0x4da>
 8005364:	9b00      	ldr	r3, [sp, #0]
 8005366:	4f9d      	ldr	r7, [pc, #628]	; (80055dc <_dtoa_r+0x61c>)
 8005368:	425e      	negs	r6, r3
 800536a:	4b9b      	ldr	r3, [pc, #620]	; (80055d8 <_dtoa_r+0x618>)
 800536c:	f006 020f 	and.w	r2, r6, #15
 8005370:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005374:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005378:	ec51 0b19 	vmov	r0, r1, d9
 800537c:	f7fb f95c 	bl	8000638 <__aeabi_dmul>
 8005380:	1136      	asrs	r6, r6, #4
 8005382:	4682      	mov	sl, r0
 8005384:	468b      	mov	fp, r1
 8005386:	2300      	movs	r3, #0
 8005388:	2502      	movs	r5, #2
 800538a:	2e00      	cmp	r6, #0
 800538c:	d17a      	bne.n	8005484 <_dtoa_r+0x4c4>
 800538e:	2b00      	cmp	r3, #0
 8005390:	d1d3      	bne.n	800533a <_dtoa_r+0x37a>
 8005392:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005394:	2b00      	cmp	r3, #0
 8005396:	f000 8082 	beq.w	800549e <_dtoa_r+0x4de>
 800539a:	4b91      	ldr	r3, [pc, #580]	; (80055e0 <_dtoa_r+0x620>)
 800539c:	2200      	movs	r2, #0
 800539e:	4650      	mov	r0, sl
 80053a0:	4659      	mov	r1, fp
 80053a2:	f7fb fbbb 	bl	8000b1c <__aeabi_dcmplt>
 80053a6:	2800      	cmp	r0, #0
 80053a8:	d079      	beq.n	800549e <_dtoa_r+0x4de>
 80053aa:	9b03      	ldr	r3, [sp, #12]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d076      	beq.n	800549e <_dtoa_r+0x4de>
 80053b0:	9b02      	ldr	r3, [sp, #8]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	dd36      	ble.n	8005424 <_dtoa_r+0x464>
 80053b6:	9b00      	ldr	r3, [sp, #0]
 80053b8:	4650      	mov	r0, sl
 80053ba:	4659      	mov	r1, fp
 80053bc:	1e5f      	subs	r7, r3, #1
 80053be:	2200      	movs	r2, #0
 80053c0:	4b88      	ldr	r3, [pc, #544]	; (80055e4 <_dtoa_r+0x624>)
 80053c2:	f7fb f939 	bl	8000638 <__aeabi_dmul>
 80053c6:	9e02      	ldr	r6, [sp, #8]
 80053c8:	4682      	mov	sl, r0
 80053ca:	468b      	mov	fp, r1
 80053cc:	3501      	adds	r5, #1
 80053ce:	4628      	mov	r0, r5
 80053d0:	f7fb f8c8 	bl	8000564 <__aeabi_i2d>
 80053d4:	4652      	mov	r2, sl
 80053d6:	465b      	mov	r3, fp
 80053d8:	f7fb f92e 	bl	8000638 <__aeabi_dmul>
 80053dc:	4b82      	ldr	r3, [pc, #520]	; (80055e8 <_dtoa_r+0x628>)
 80053de:	2200      	movs	r2, #0
 80053e0:	f7fa ff74 	bl	80002cc <__adddf3>
 80053e4:	46d0      	mov	r8, sl
 80053e6:	46d9      	mov	r9, fp
 80053e8:	4682      	mov	sl, r0
 80053ea:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80053ee:	2e00      	cmp	r6, #0
 80053f0:	d158      	bne.n	80054a4 <_dtoa_r+0x4e4>
 80053f2:	4b7e      	ldr	r3, [pc, #504]	; (80055ec <_dtoa_r+0x62c>)
 80053f4:	2200      	movs	r2, #0
 80053f6:	4640      	mov	r0, r8
 80053f8:	4649      	mov	r1, r9
 80053fa:	f7fa ff65 	bl	80002c8 <__aeabi_dsub>
 80053fe:	4652      	mov	r2, sl
 8005400:	465b      	mov	r3, fp
 8005402:	4680      	mov	r8, r0
 8005404:	4689      	mov	r9, r1
 8005406:	f7fb fba7 	bl	8000b58 <__aeabi_dcmpgt>
 800540a:	2800      	cmp	r0, #0
 800540c:	f040 8295 	bne.w	800593a <_dtoa_r+0x97a>
 8005410:	4652      	mov	r2, sl
 8005412:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8005416:	4640      	mov	r0, r8
 8005418:	4649      	mov	r1, r9
 800541a:	f7fb fb7f 	bl	8000b1c <__aeabi_dcmplt>
 800541e:	2800      	cmp	r0, #0
 8005420:	f040 8289 	bne.w	8005936 <_dtoa_r+0x976>
 8005424:	ec5b ab19 	vmov	sl, fp, d9
 8005428:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800542a:	2b00      	cmp	r3, #0
 800542c:	f2c0 8148 	blt.w	80056c0 <_dtoa_r+0x700>
 8005430:	9a00      	ldr	r2, [sp, #0]
 8005432:	2a0e      	cmp	r2, #14
 8005434:	f300 8144 	bgt.w	80056c0 <_dtoa_r+0x700>
 8005438:	4b67      	ldr	r3, [pc, #412]	; (80055d8 <_dtoa_r+0x618>)
 800543a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800543e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005442:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005444:	2b00      	cmp	r3, #0
 8005446:	f280 80d5 	bge.w	80055f4 <_dtoa_r+0x634>
 800544a:	9b03      	ldr	r3, [sp, #12]
 800544c:	2b00      	cmp	r3, #0
 800544e:	f300 80d1 	bgt.w	80055f4 <_dtoa_r+0x634>
 8005452:	f040 826f 	bne.w	8005934 <_dtoa_r+0x974>
 8005456:	4b65      	ldr	r3, [pc, #404]	; (80055ec <_dtoa_r+0x62c>)
 8005458:	2200      	movs	r2, #0
 800545a:	4640      	mov	r0, r8
 800545c:	4649      	mov	r1, r9
 800545e:	f7fb f8eb 	bl	8000638 <__aeabi_dmul>
 8005462:	4652      	mov	r2, sl
 8005464:	465b      	mov	r3, fp
 8005466:	f7fb fb6d 	bl	8000b44 <__aeabi_dcmpge>
 800546a:	9e03      	ldr	r6, [sp, #12]
 800546c:	4637      	mov	r7, r6
 800546e:	2800      	cmp	r0, #0
 8005470:	f040 8245 	bne.w	80058fe <_dtoa_r+0x93e>
 8005474:	9d01      	ldr	r5, [sp, #4]
 8005476:	2331      	movs	r3, #49	; 0x31
 8005478:	f805 3b01 	strb.w	r3, [r5], #1
 800547c:	9b00      	ldr	r3, [sp, #0]
 800547e:	3301      	adds	r3, #1
 8005480:	9300      	str	r3, [sp, #0]
 8005482:	e240      	b.n	8005906 <_dtoa_r+0x946>
 8005484:	07f2      	lsls	r2, r6, #31
 8005486:	d505      	bpl.n	8005494 <_dtoa_r+0x4d4>
 8005488:	e9d7 2300 	ldrd	r2, r3, [r7]
 800548c:	f7fb f8d4 	bl	8000638 <__aeabi_dmul>
 8005490:	3501      	adds	r5, #1
 8005492:	2301      	movs	r3, #1
 8005494:	1076      	asrs	r6, r6, #1
 8005496:	3708      	adds	r7, #8
 8005498:	e777      	b.n	800538a <_dtoa_r+0x3ca>
 800549a:	2502      	movs	r5, #2
 800549c:	e779      	b.n	8005392 <_dtoa_r+0x3d2>
 800549e:	9f00      	ldr	r7, [sp, #0]
 80054a0:	9e03      	ldr	r6, [sp, #12]
 80054a2:	e794      	b.n	80053ce <_dtoa_r+0x40e>
 80054a4:	9901      	ldr	r1, [sp, #4]
 80054a6:	4b4c      	ldr	r3, [pc, #304]	; (80055d8 <_dtoa_r+0x618>)
 80054a8:	4431      	add	r1, r6
 80054aa:	910d      	str	r1, [sp, #52]	; 0x34
 80054ac:	9908      	ldr	r1, [sp, #32]
 80054ae:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80054b2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80054b6:	2900      	cmp	r1, #0
 80054b8:	d043      	beq.n	8005542 <_dtoa_r+0x582>
 80054ba:	494d      	ldr	r1, [pc, #308]	; (80055f0 <_dtoa_r+0x630>)
 80054bc:	2000      	movs	r0, #0
 80054be:	f7fb f9e5 	bl	800088c <__aeabi_ddiv>
 80054c2:	4652      	mov	r2, sl
 80054c4:	465b      	mov	r3, fp
 80054c6:	f7fa feff 	bl	80002c8 <__aeabi_dsub>
 80054ca:	9d01      	ldr	r5, [sp, #4]
 80054cc:	4682      	mov	sl, r0
 80054ce:	468b      	mov	fp, r1
 80054d0:	4649      	mov	r1, r9
 80054d2:	4640      	mov	r0, r8
 80054d4:	f7fb fb60 	bl	8000b98 <__aeabi_d2iz>
 80054d8:	4606      	mov	r6, r0
 80054da:	f7fb f843 	bl	8000564 <__aeabi_i2d>
 80054de:	4602      	mov	r2, r0
 80054e0:	460b      	mov	r3, r1
 80054e2:	4640      	mov	r0, r8
 80054e4:	4649      	mov	r1, r9
 80054e6:	f7fa feef 	bl	80002c8 <__aeabi_dsub>
 80054ea:	3630      	adds	r6, #48	; 0x30
 80054ec:	f805 6b01 	strb.w	r6, [r5], #1
 80054f0:	4652      	mov	r2, sl
 80054f2:	465b      	mov	r3, fp
 80054f4:	4680      	mov	r8, r0
 80054f6:	4689      	mov	r9, r1
 80054f8:	f7fb fb10 	bl	8000b1c <__aeabi_dcmplt>
 80054fc:	2800      	cmp	r0, #0
 80054fe:	d163      	bne.n	80055c8 <_dtoa_r+0x608>
 8005500:	4642      	mov	r2, r8
 8005502:	464b      	mov	r3, r9
 8005504:	4936      	ldr	r1, [pc, #216]	; (80055e0 <_dtoa_r+0x620>)
 8005506:	2000      	movs	r0, #0
 8005508:	f7fa fede 	bl	80002c8 <__aeabi_dsub>
 800550c:	4652      	mov	r2, sl
 800550e:	465b      	mov	r3, fp
 8005510:	f7fb fb04 	bl	8000b1c <__aeabi_dcmplt>
 8005514:	2800      	cmp	r0, #0
 8005516:	f040 80b5 	bne.w	8005684 <_dtoa_r+0x6c4>
 800551a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800551c:	429d      	cmp	r5, r3
 800551e:	d081      	beq.n	8005424 <_dtoa_r+0x464>
 8005520:	4b30      	ldr	r3, [pc, #192]	; (80055e4 <_dtoa_r+0x624>)
 8005522:	2200      	movs	r2, #0
 8005524:	4650      	mov	r0, sl
 8005526:	4659      	mov	r1, fp
 8005528:	f7fb f886 	bl	8000638 <__aeabi_dmul>
 800552c:	4b2d      	ldr	r3, [pc, #180]	; (80055e4 <_dtoa_r+0x624>)
 800552e:	4682      	mov	sl, r0
 8005530:	468b      	mov	fp, r1
 8005532:	4640      	mov	r0, r8
 8005534:	4649      	mov	r1, r9
 8005536:	2200      	movs	r2, #0
 8005538:	f7fb f87e 	bl	8000638 <__aeabi_dmul>
 800553c:	4680      	mov	r8, r0
 800553e:	4689      	mov	r9, r1
 8005540:	e7c6      	b.n	80054d0 <_dtoa_r+0x510>
 8005542:	4650      	mov	r0, sl
 8005544:	4659      	mov	r1, fp
 8005546:	f7fb f877 	bl	8000638 <__aeabi_dmul>
 800554a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800554c:	9d01      	ldr	r5, [sp, #4]
 800554e:	930f      	str	r3, [sp, #60]	; 0x3c
 8005550:	4682      	mov	sl, r0
 8005552:	468b      	mov	fp, r1
 8005554:	4649      	mov	r1, r9
 8005556:	4640      	mov	r0, r8
 8005558:	f7fb fb1e 	bl	8000b98 <__aeabi_d2iz>
 800555c:	4606      	mov	r6, r0
 800555e:	f7fb f801 	bl	8000564 <__aeabi_i2d>
 8005562:	3630      	adds	r6, #48	; 0x30
 8005564:	4602      	mov	r2, r0
 8005566:	460b      	mov	r3, r1
 8005568:	4640      	mov	r0, r8
 800556a:	4649      	mov	r1, r9
 800556c:	f7fa feac 	bl	80002c8 <__aeabi_dsub>
 8005570:	f805 6b01 	strb.w	r6, [r5], #1
 8005574:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005576:	429d      	cmp	r5, r3
 8005578:	4680      	mov	r8, r0
 800557a:	4689      	mov	r9, r1
 800557c:	f04f 0200 	mov.w	r2, #0
 8005580:	d124      	bne.n	80055cc <_dtoa_r+0x60c>
 8005582:	4b1b      	ldr	r3, [pc, #108]	; (80055f0 <_dtoa_r+0x630>)
 8005584:	4650      	mov	r0, sl
 8005586:	4659      	mov	r1, fp
 8005588:	f7fa fea0 	bl	80002cc <__adddf3>
 800558c:	4602      	mov	r2, r0
 800558e:	460b      	mov	r3, r1
 8005590:	4640      	mov	r0, r8
 8005592:	4649      	mov	r1, r9
 8005594:	f7fb fae0 	bl	8000b58 <__aeabi_dcmpgt>
 8005598:	2800      	cmp	r0, #0
 800559a:	d173      	bne.n	8005684 <_dtoa_r+0x6c4>
 800559c:	4652      	mov	r2, sl
 800559e:	465b      	mov	r3, fp
 80055a0:	4913      	ldr	r1, [pc, #76]	; (80055f0 <_dtoa_r+0x630>)
 80055a2:	2000      	movs	r0, #0
 80055a4:	f7fa fe90 	bl	80002c8 <__aeabi_dsub>
 80055a8:	4602      	mov	r2, r0
 80055aa:	460b      	mov	r3, r1
 80055ac:	4640      	mov	r0, r8
 80055ae:	4649      	mov	r1, r9
 80055b0:	f7fb fab4 	bl	8000b1c <__aeabi_dcmplt>
 80055b4:	2800      	cmp	r0, #0
 80055b6:	f43f af35 	beq.w	8005424 <_dtoa_r+0x464>
 80055ba:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80055bc:	1e6b      	subs	r3, r5, #1
 80055be:	930f      	str	r3, [sp, #60]	; 0x3c
 80055c0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80055c4:	2b30      	cmp	r3, #48	; 0x30
 80055c6:	d0f8      	beq.n	80055ba <_dtoa_r+0x5fa>
 80055c8:	9700      	str	r7, [sp, #0]
 80055ca:	e049      	b.n	8005660 <_dtoa_r+0x6a0>
 80055cc:	4b05      	ldr	r3, [pc, #20]	; (80055e4 <_dtoa_r+0x624>)
 80055ce:	f7fb f833 	bl	8000638 <__aeabi_dmul>
 80055d2:	4680      	mov	r8, r0
 80055d4:	4689      	mov	r9, r1
 80055d6:	e7bd      	b.n	8005554 <_dtoa_r+0x594>
 80055d8:	08007510 	.word	0x08007510
 80055dc:	080074e8 	.word	0x080074e8
 80055e0:	3ff00000 	.word	0x3ff00000
 80055e4:	40240000 	.word	0x40240000
 80055e8:	401c0000 	.word	0x401c0000
 80055ec:	40140000 	.word	0x40140000
 80055f0:	3fe00000 	.word	0x3fe00000
 80055f4:	9d01      	ldr	r5, [sp, #4]
 80055f6:	4656      	mov	r6, sl
 80055f8:	465f      	mov	r7, fp
 80055fa:	4642      	mov	r2, r8
 80055fc:	464b      	mov	r3, r9
 80055fe:	4630      	mov	r0, r6
 8005600:	4639      	mov	r1, r7
 8005602:	f7fb f943 	bl	800088c <__aeabi_ddiv>
 8005606:	f7fb fac7 	bl	8000b98 <__aeabi_d2iz>
 800560a:	4682      	mov	sl, r0
 800560c:	f7fa ffaa 	bl	8000564 <__aeabi_i2d>
 8005610:	4642      	mov	r2, r8
 8005612:	464b      	mov	r3, r9
 8005614:	f7fb f810 	bl	8000638 <__aeabi_dmul>
 8005618:	4602      	mov	r2, r0
 800561a:	460b      	mov	r3, r1
 800561c:	4630      	mov	r0, r6
 800561e:	4639      	mov	r1, r7
 8005620:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8005624:	f7fa fe50 	bl	80002c8 <__aeabi_dsub>
 8005628:	f805 6b01 	strb.w	r6, [r5], #1
 800562c:	9e01      	ldr	r6, [sp, #4]
 800562e:	9f03      	ldr	r7, [sp, #12]
 8005630:	1bae      	subs	r6, r5, r6
 8005632:	42b7      	cmp	r7, r6
 8005634:	4602      	mov	r2, r0
 8005636:	460b      	mov	r3, r1
 8005638:	d135      	bne.n	80056a6 <_dtoa_r+0x6e6>
 800563a:	f7fa fe47 	bl	80002cc <__adddf3>
 800563e:	4642      	mov	r2, r8
 8005640:	464b      	mov	r3, r9
 8005642:	4606      	mov	r6, r0
 8005644:	460f      	mov	r7, r1
 8005646:	f7fb fa87 	bl	8000b58 <__aeabi_dcmpgt>
 800564a:	b9d0      	cbnz	r0, 8005682 <_dtoa_r+0x6c2>
 800564c:	4642      	mov	r2, r8
 800564e:	464b      	mov	r3, r9
 8005650:	4630      	mov	r0, r6
 8005652:	4639      	mov	r1, r7
 8005654:	f7fb fa58 	bl	8000b08 <__aeabi_dcmpeq>
 8005658:	b110      	cbz	r0, 8005660 <_dtoa_r+0x6a0>
 800565a:	f01a 0f01 	tst.w	sl, #1
 800565e:	d110      	bne.n	8005682 <_dtoa_r+0x6c2>
 8005660:	4620      	mov	r0, r4
 8005662:	ee18 1a10 	vmov	r1, s16
 8005666:	f000 fae5 	bl	8005c34 <_Bfree>
 800566a:	2300      	movs	r3, #0
 800566c:	9800      	ldr	r0, [sp, #0]
 800566e:	702b      	strb	r3, [r5, #0]
 8005670:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005672:	3001      	adds	r0, #1
 8005674:	6018      	str	r0, [r3, #0]
 8005676:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005678:	2b00      	cmp	r3, #0
 800567a:	f43f acf1 	beq.w	8005060 <_dtoa_r+0xa0>
 800567e:	601d      	str	r5, [r3, #0]
 8005680:	e4ee      	b.n	8005060 <_dtoa_r+0xa0>
 8005682:	9f00      	ldr	r7, [sp, #0]
 8005684:	462b      	mov	r3, r5
 8005686:	461d      	mov	r5, r3
 8005688:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800568c:	2a39      	cmp	r2, #57	; 0x39
 800568e:	d106      	bne.n	800569e <_dtoa_r+0x6de>
 8005690:	9a01      	ldr	r2, [sp, #4]
 8005692:	429a      	cmp	r2, r3
 8005694:	d1f7      	bne.n	8005686 <_dtoa_r+0x6c6>
 8005696:	9901      	ldr	r1, [sp, #4]
 8005698:	2230      	movs	r2, #48	; 0x30
 800569a:	3701      	adds	r7, #1
 800569c:	700a      	strb	r2, [r1, #0]
 800569e:	781a      	ldrb	r2, [r3, #0]
 80056a0:	3201      	adds	r2, #1
 80056a2:	701a      	strb	r2, [r3, #0]
 80056a4:	e790      	b.n	80055c8 <_dtoa_r+0x608>
 80056a6:	4ba6      	ldr	r3, [pc, #664]	; (8005940 <_dtoa_r+0x980>)
 80056a8:	2200      	movs	r2, #0
 80056aa:	f7fa ffc5 	bl	8000638 <__aeabi_dmul>
 80056ae:	2200      	movs	r2, #0
 80056b0:	2300      	movs	r3, #0
 80056b2:	4606      	mov	r6, r0
 80056b4:	460f      	mov	r7, r1
 80056b6:	f7fb fa27 	bl	8000b08 <__aeabi_dcmpeq>
 80056ba:	2800      	cmp	r0, #0
 80056bc:	d09d      	beq.n	80055fa <_dtoa_r+0x63a>
 80056be:	e7cf      	b.n	8005660 <_dtoa_r+0x6a0>
 80056c0:	9a08      	ldr	r2, [sp, #32]
 80056c2:	2a00      	cmp	r2, #0
 80056c4:	f000 80d7 	beq.w	8005876 <_dtoa_r+0x8b6>
 80056c8:	9a06      	ldr	r2, [sp, #24]
 80056ca:	2a01      	cmp	r2, #1
 80056cc:	f300 80ba 	bgt.w	8005844 <_dtoa_r+0x884>
 80056d0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80056d2:	2a00      	cmp	r2, #0
 80056d4:	f000 80b2 	beq.w	800583c <_dtoa_r+0x87c>
 80056d8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80056dc:	9e07      	ldr	r6, [sp, #28]
 80056de:	9d04      	ldr	r5, [sp, #16]
 80056e0:	9a04      	ldr	r2, [sp, #16]
 80056e2:	441a      	add	r2, r3
 80056e4:	9204      	str	r2, [sp, #16]
 80056e6:	9a05      	ldr	r2, [sp, #20]
 80056e8:	2101      	movs	r1, #1
 80056ea:	441a      	add	r2, r3
 80056ec:	4620      	mov	r0, r4
 80056ee:	9205      	str	r2, [sp, #20]
 80056f0:	f000 fb58 	bl	8005da4 <__i2b>
 80056f4:	4607      	mov	r7, r0
 80056f6:	2d00      	cmp	r5, #0
 80056f8:	dd0c      	ble.n	8005714 <_dtoa_r+0x754>
 80056fa:	9b05      	ldr	r3, [sp, #20]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	dd09      	ble.n	8005714 <_dtoa_r+0x754>
 8005700:	42ab      	cmp	r3, r5
 8005702:	9a04      	ldr	r2, [sp, #16]
 8005704:	bfa8      	it	ge
 8005706:	462b      	movge	r3, r5
 8005708:	1ad2      	subs	r2, r2, r3
 800570a:	9204      	str	r2, [sp, #16]
 800570c:	9a05      	ldr	r2, [sp, #20]
 800570e:	1aed      	subs	r5, r5, r3
 8005710:	1ad3      	subs	r3, r2, r3
 8005712:	9305      	str	r3, [sp, #20]
 8005714:	9b07      	ldr	r3, [sp, #28]
 8005716:	b31b      	cbz	r3, 8005760 <_dtoa_r+0x7a0>
 8005718:	9b08      	ldr	r3, [sp, #32]
 800571a:	2b00      	cmp	r3, #0
 800571c:	f000 80af 	beq.w	800587e <_dtoa_r+0x8be>
 8005720:	2e00      	cmp	r6, #0
 8005722:	dd13      	ble.n	800574c <_dtoa_r+0x78c>
 8005724:	4639      	mov	r1, r7
 8005726:	4632      	mov	r2, r6
 8005728:	4620      	mov	r0, r4
 800572a:	f000 fbfb 	bl	8005f24 <__pow5mult>
 800572e:	ee18 2a10 	vmov	r2, s16
 8005732:	4601      	mov	r1, r0
 8005734:	4607      	mov	r7, r0
 8005736:	4620      	mov	r0, r4
 8005738:	f000 fb4a 	bl	8005dd0 <__multiply>
 800573c:	ee18 1a10 	vmov	r1, s16
 8005740:	4680      	mov	r8, r0
 8005742:	4620      	mov	r0, r4
 8005744:	f000 fa76 	bl	8005c34 <_Bfree>
 8005748:	ee08 8a10 	vmov	s16, r8
 800574c:	9b07      	ldr	r3, [sp, #28]
 800574e:	1b9a      	subs	r2, r3, r6
 8005750:	d006      	beq.n	8005760 <_dtoa_r+0x7a0>
 8005752:	ee18 1a10 	vmov	r1, s16
 8005756:	4620      	mov	r0, r4
 8005758:	f000 fbe4 	bl	8005f24 <__pow5mult>
 800575c:	ee08 0a10 	vmov	s16, r0
 8005760:	2101      	movs	r1, #1
 8005762:	4620      	mov	r0, r4
 8005764:	f000 fb1e 	bl	8005da4 <__i2b>
 8005768:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800576a:	2b00      	cmp	r3, #0
 800576c:	4606      	mov	r6, r0
 800576e:	f340 8088 	ble.w	8005882 <_dtoa_r+0x8c2>
 8005772:	461a      	mov	r2, r3
 8005774:	4601      	mov	r1, r0
 8005776:	4620      	mov	r0, r4
 8005778:	f000 fbd4 	bl	8005f24 <__pow5mult>
 800577c:	9b06      	ldr	r3, [sp, #24]
 800577e:	2b01      	cmp	r3, #1
 8005780:	4606      	mov	r6, r0
 8005782:	f340 8081 	ble.w	8005888 <_dtoa_r+0x8c8>
 8005786:	f04f 0800 	mov.w	r8, #0
 800578a:	6933      	ldr	r3, [r6, #16]
 800578c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005790:	6918      	ldr	r0, [r3, #16]
 8005792:	f000 fab7 	bl	8005d04 <__hi0bits>
 8005796:	f1c0 0020 	rsb	r0, r0, #32
 800579a:	9b05      	ldr	r3, [sp, #20]
 800579c:	4418      	add	r0, r3
 800579e:	f010 001f 	ands.w	r0, r0, #31
 80057a2:	f000 8092 	beq.w	80058ca <_dtoa_r+0x90a>
 80057a6:	f1c0 0320 	rsb	r3, r0, #32
 80057aa:	2b04      	cmp	r3, #4
 80057ac:	f340 808a 	ble.w	80058c4 <_dtoa_r+0x904>
 80057b0:	f1c0 001c 	rsb	r0, r0, #28
 80057b4:	9b04      	ldr	r3, [sp, #16]
 80057b6:	4403      	add	r3, r0
 80057b8:	9304      	str	r3, [sp, #16]
 80057ba:	9b05      	ldr	r3, [sp, #20]
 80057bc:	4403      	add	r3, r0
 80057be:	4405      	add	r5, r0
 80057c0:	9305      	str	r3, [sp, #20]
 80057c2:	9b04      	ldr	r3, [sp, #16]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	dd07      	ble.n	80057d8 <_dtoa_r+0x818>
 80057c8:	ee18 1a10 	vmov	r1, s16
 80057cc:	461a      	mov	r2, r3
 80057ce:	4620      	mov	r0, r4
 80057d0:	f000 fc02 	bl	8005fd8 <__lshift>
 80057d4:	ee08 0a10 	vmov	s16, r0
 80057d8:	9b05      	ldr	r3, [sp, #20]
 80057da:	2b00      	cmp	r3, #0
 80057dc:	dd05      	ble.n	80057ea <_dtoa_r+0x82a>
 80057de:	4631      	mov	r1, r6
 80057e0:	461a      	mov	r2, r3
 80057e2:	4620      	mov	r0, r4
 80057e4:	f000 fbf8 	bl	8005fd8 <__lshift>
 80057e8:	4606      	mov	r6, r0
 80057ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d06e      	beq.n	80058ce <_dtoa_r+0x90e>
 80057f0:	ee18 0a10 	vmov	r0, s16
 80057f4:	4631      	mov	r1, r6
 80057f6:	f000 fc5f 	bl	80060b8 <__mcmp>
 80057fa:	2800      	cmp	r0, #0
 80057fc:	da67      	bge.n	80058ce <_dtoa_r+0x90e>
 80057fe:	9b00      	ldr	r3, [sp, #0]
 8005800:	3b01      	subs	r3, #1
 8005802:	ee18 1a10 	vmov	r1, s16
 8005806:	9300      	str	r3, [sp, #0]
 8005808:	220a      	movs	r2, #10
 800580a:	2300      	movs	r3, #0
 800580c:	4620      	mov	r0, r4
 800580e:	f000 fa33 	bl	8005c78 <__multadd>
 8005812:	9b08      	ldr	r3, [sp, #32]
 8005814:	ee08 0a10 	vmov	s16, r0
 8005818:	2b00      	cmp	r3, #0
 800581a:	f000 81b1 	beq.w	8005b80 <_dtoa_r+0xbc0>
 800581e:	2300      	movs	r3, #0
 8005820:	4639      	mov	r1, r7
 8005822:	220a      	movs	r2, #10
 8005824:	4620      	mov	r0, r4
 8005826:	f000 fa27 	bl	8005c78 <__multadd>
 800582a:	9b02      	ldr	r3, [sp, #8]
 800582c:	2b00      	cmp	r3, #0
 800582e:	4607      	mov	r7, r0
 8005830:	f300 808e 	bgt.w	8005950 <_dtoa_r+0x990>
 8005834:	9b06      	ldr	r3, [sp, #24]
 8005836:	2b02      	cmp	r3, #2
 8005838:	dc51      	bgt.n	80058de <_dtoa_r+0x91e>
 800583a:	e089      	b.n	8005950 <_dtoa_r+0x990>
 800583c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800583e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005842:	e74b      	b.n	80056dc <_dtoa_r+0x71c>
 8005844:	9b03      	ldr	r3, [sp, #12]
 8005846:	1e5e      	subs	r6, r3, #1
 8005848:	9b07      	ldr	r3, [sp, #28]
 800584a:	42b3      	cmp	r3, r6
 800584c:	bfbf      	itttt	lt
 800584e:	9b07      	ldrlt	r3, [sp, #28]
 8005850:	9607      	strlt	r6, [sp, #28]
 8005852:	1af2      	sublt	r2, r6, r3
 8005854:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8005856:	bfb6      	itet	lt
 8005858:	189b      	addlt	r3, r3, r2
 800585a:	1b9e      	subge	r6, r3, r6
 800585c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800585e:	9b03      	ldr	r3, [sp, #12]
 8005860:	bfb8      	it	lt
 8005862:	2600      	movlt	r6, #0
 8005864:	2b00      	cmp	r3, #0
 8005866:	bfb7      	itett	lt
 8005868:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800586c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8005870:	1a9d      	sublt	r5, r3, r2
 8005872:	2300      	movlt	r3, #0
 8005874:	e734      	b.n	80056e0 <_dtoa_r+0x720>
 8005876:	9e07      	ldr	r6, [sp, #28]
 8005878:	9d04      	ldr	r5, [sp, #16]
 800587a:	9f08      	ldr	r7, [sp, #32]
 800587c:	e73b      	b.n	80056f6 <_dtoa_r+0x736>
 800587e:	9a07      	ldr	r2, [sp, #28]
 8005880:	e767      	b.n	8005752 <_dtoa_r+0x792>
 8005882:	9b06      	ldr	r3, [sp, #24]
 8005884:	2b01      	cmp	r3, #1
 8005886:	dc18      	bgt.n	80058ba <_dtoa_r+0x8fa>
 8005888:	f1ba 0f00 	cmp.w	sl, #0
 800588c:	d115      	bne.n	80058ba <_dtoa_r+0x8fa>
 800588e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005892:	b993      	cbnz	r3, 80058ba <_dtoa_r+0x8fa>
 8005894:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005898:	0d1b      	lsrs	r3, r3, #20
 800589a:	051b      	lsls	r3, r3, #20
 800589c:	b183      	cbz	r3, 80058c0 <_dtoa_r+0x900>
 800589e:	9b04      	ldr	r3, [sp, #16]
 80058a0:	3301      	adds	r3, #1
 80058a2:	9304      	str	r3, [sp, #16]
 80058a4:	9b05      	ldr	r3, [sp, #20]
 80058a6:	3301      	adds	r3, #1
 80058a8:	9305      	str	r3, [sp, #20]
 80058aa:	f04f 0801 	mov.w	r8, #1
 80058ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	f47f af6a 	bne.w	800578a <_dtoa_r+0x7ca>
 80058b6:	2001      	movs	r0, #1
 80058b8:	e76f      	b.n	800579a <_dtoa_r+0x7da>
 80058ba:	f04f 0800 	mov.w	r8, #0
 80058be:	e7f6      	b.n	80058ae <_dtoa_r+0x8ee>
 80058c0:	4698      	mov	r8, r3
 80058c2:	e7f4      	b.n	80058ae <_dtoa_r+0x8ee>
 80058c4:	f43f af7d 	beq.w	80057c2 <_dtoa_r+0x802>
 80058c8:	4618      	mov	r0, r3
 80058ca:	301c      	adds	r0, #28
 80058cc:	e772      	b.n	80057b4 <_dtoa_r+0x7f4>
 80058ce:	9b03      	ldr	r3, [sp, #12]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	dc37      	bgt.n	8005944 <_dtoa_r+0x984>
 80058d4:	9b06      	ldr	r3, [sp, #24]
 80058d6:	2b02      	cmp	r3, #2
 80058d8:	dd34      	ble.n	8005944 <_dtoa_r+0x984>
 80058da:	9b03      	ldr	r3, [sp, #12]
 80058dc:	9302      	str	r3, [sp, #8]
 80058de:	9b02      	ldr	r3, [sp, #8]
 80058e0:	b96b      	cbnz	r3, 80058fe <_dtoa_r+0x93e>
 80058e2:	4631      	mov	r1, r6
 80058e4:	2205      	movs	r2, #5
 80058e6:	4620      	mov	r0, r4
 80058e8:	f000 f9c6 	bl	8005c78 <__multadd>
 80058ec:	4601      	mov	r1, r0
 80058ee:	4606      	mov	r6, r0
 80058f0:	ee18 0a10 	vmov	r0, s16
 80058f4:	f000 fbe0 	bl	80060b8 <__mcmp>
 80058f8:	2800      	cmp	r0, #0
 80058fa:	f73f adbb 	bgt.w	8005474 <_dtoa_r+0x4b4>
 80058fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005900:	9d01      	ldr	r5, [sp, #4]
 8005902:	43db      	mvns	r3, r3
 8005904:	9300      	str	r3, [sp, #0]
 8005906:	f04f 0800 	mov.w	r8, #0
 800590a:	4631      	mov	r1, r6
 800590c:	4620      	mov	r0, r4
 800590e:	f000 f991 	bl	8005c34 <_Bfree>
 8005912:	2f00      	cmp	r7, #0
 8005914:	f43f aea4 	beq.w	8005660 <_dtoa_r+0x6a0>
 8005918:	f1b8 0f00 	cmp.w	r8, #0
 800591c:	d005      	beq.n	800592a <_dtoa_r+0x96a>
 800591e:	45b8      	cmp	r8, r7
 8005920:	d003      	beq.n	800592a <_dtoa_r+0x96a>
 8005922:	4641      	mov	r1, r8
 8005924:	4620      	mov	r0, r4
 8005926:	f000 f985 	bl	8005c34 <_Bfree>
 800592a:	4639      	mov	r1, r7
 800592c:	4620      	mov	r0, r4
 800592e:	f000 f981 	bl	8005c34 <_Bfree>
 8005932:	e695      	b.n	8005660 <_dtoa_r+0x6a0>
 8005934:	2600      	movs	r6, #0
 8005936:	4637      	mov	r7, r6
 8005938:	e7e1      	b.n	80058fe <_dtoa_r+0x93e>
 800593a:	9700      	str	r7, [sp, #0]
 800593c:	4637      	mov	r7, r6
 800593e:	e599      	b.n	8005474 <_dtoa_r+0x4b4>
 8005940:	40240000 	.word	0x40240000
 8005944:	9b08      	ldr	r3, [sp, #32]
 8005946:	2b00      	cmp	r3, #0
 8005948:	f000 80ca 	beq.w	8005ae0 <_dtoa_r+0xb20>
 800594c:	9b03      	ldr	r3, [sp, #12]
 800594e:	9302      	str	r3, [sp, #8]
 8005950:	2d00      	cmp	r5, #0
 8005952:	dd05      	ble.n	8005960 <_dtoa_r+0x9a0>
 8005954:	4639      	mov	r1, r7
 8005956:	462a      	mov	r2, r5
 8005958:	4620      	mov	r0, r4
 800595a:	f000 fb3d 	bl	8005fd8 <__lshift>
 800595e:	4607      	mov	r7, r0
 8005960:	f1b8 0f00 	cmp.w	r8, #0
 8005964:	d05b      	beq.n	8005a1e <_dtoa_r+0xa5e>
 8005966:	6879      	ldr	r1, [r7, #4]
 8005968:	4620      	mov	r0, r4
 800596a:	f000 f923 	bl	8005bb4 <_Balloc>
 800596e:	4605      	mov	r5, r0
 8005970:	b928      	cbnz	r0, 800597e <_dtoa_r+0x9be>
 8005972:	4b87      	ldr	r3, [pc, #540]	; (8005b90 <_dtoa_r+0xbd0>)
 8005974:	4602      	mov	r2, r0
 8005976:	f240 21ea 	movw	r1, #746	; 0x2ea
 800597a:	f7ff bb3b 	b.w	8004ff4 <_dtoa_r+0x34>
 800597e:	693a      	ldr	r2, [r7, #16]
 8005980:	3202      	adds	r2, #2
 8005982:	0092      	lsls	r2, r2, #2
 8005984:	f107 010c 	add.w	r1, r7, #12
 8005988:	300c      	adds	r0, #12
 800598a:	f7fe fdeb 	bl	8004564 <memcpy>
 800598e:	2201      	movs	r2, #1
 8005990:	4629      	mov	r1, r5
 8005992:	4620      	mov	r0, r4
 8005994:	f000 fb20 	bl	8005fd8 <__lshift>
 8005998:	9b01      	ldr	r3, [sp, #4]
 800599a:	f103 0901 	add.w	r9, r3, #1
 800599e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80059a2:	4413      	add	r3, r2
 80059a4:	9305      	str	r3, [sp, #20]
 80059a6:	f00a 0301 	and.w	r3, sl, #1
 80059aa:	46b8      	mov	r8, r7
 80059ac:	9304      	str	r3, [sp, #16]
 80059ae:	4607      	mov	r7, r0
 80059b0:	4631      	mov	r1, r6
 80059b2:	ee18 0a10 	vmov	r0, s16
 80059b6:	f7ff fa75 	bl	8004ea4 <quorem>
 80059ba:	4641      	mov	r1, r8
 80059bc:	9002      	str	r0, [sp, #8]
 80059be:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80059c2:	ee18 0a10 	vmov	r0, s16
 80059c6:	f000 fb77 	bl	80060b8 <__mcmp>
 80059ca:	463a      	mov	r2, r7
 80059cc:	9003      	str	r0, [sp, #12]
 80059ce:	4631      	mov	r1, r6
 80059d0:	4620      	mov	r0, r4
 80059d2:	f000 fb8d 	bl	80060f0 <__mdiff>
 80059d6:	68c2      	ldr	r2, [r0, #12]
 80059d8:	f109 3bff 	add.w	fp, r9, #4294967295
 80059dc:	4605      	mov	r5, r0
 80059de:	bb02      	cbnz	r2, 8005a22 <_dtoa_r+0xa62>
 80059e0:	4601      	mov	r1, r0
 80059e2:	ee18 0a10 	vmov	r0, s16
 80059e6:	f000 fb67 	bl	80060b8 <__mcmp>
 80059ea:	4602      	mov	r2, r0
 80059ec:	4629      	mov	r1, r5
 80059ee:	4620      	mov	r0, r4
 80059f0:	9207      	str	r2, [sp, #28]
 80059f2:	f000 f91f 	bl	8005c34 <_Bfree>
 80059f6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80059fa:	ea43 0102 	orr.w	r1, r3, r2
 80059fe:	9b04      	ldr	r3, [sp, #16]
 8005a00:	430b      	orrs	r3, r1
 8005a02:	464d      	mov	r5, r9
 8005a04:	d10f      	bne.n	8005a26 <_dtoa_r+0xa66>
 8005a06:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8005a0a:	d02a      	beq.n	8005a62 <_dtoa_r+0xaa2>
 8005a0c:	9b03      	ldr	r3, [sp, #12]
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	dd02      	ble.n	8005a18 <_dtoa_r+0xa58>
 8005a12:	9b02      	ldr	r3, [sp, #8]
 8005a14:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8005a18:	f88b a000 	strb.w	sl, [fp]
 8005a1c:	e775      	b.n	800590a <_dtoa_r+0x94a>
 8005a1e:	4638      	mov	r0, r7
 8005a20:	e7ba      	b.n	8005998 <_dtoa_r+0x9d8>
 8005a22:	2201      	movs	r2, #1
 8005a24:	e7e2      	b.n	80059ec <_dtoa_r+0xa2c>
 8005a26:	9b03      	ldr	r3, [sp, #12]
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	db04      	blt.n	8005a36 <_dtoa_r+0xa76>
 8005a2c:	9906      	ldr	r1, [sp, #24]
 8005a2e:	430b      	orrs	r3, r1
 8005a30:	9904      	ldr	r1, [sp, #16]
 8005a32:	430b      	orrs	r3, r1
 8005a34:	d122      	bne.n	8005a7c <_dtoa_r+0xabc>
 8005a36:	2a00      	cmp	r2, #0
 8005a38:	ddee      	ble.n	8005a18 <_dtoa_r+0xa58>
 8005a3a:	ee18 1a10 	vmov	r1, s16
 8005a3e:	2201      	movs	r2, #1
 8005a40:	4620      	mov	r0, r4
 8005a42:	f000 fac9 	bl	8005fd8 <__lshift>
 8005a46:	4631      	mov	r1, r6
 8005a48:	ee08 0a10 	vmov	s16, r0
 8005a4c:	f000 fb34 	bl	80060b8 <__mcmp>
 8005a50:	2800      	cmp	r0, #0
 8005a52:	dc03      	bgt.n	8005a5c <_dtoa_r+0xa9c>
 8005a54:	d1e0      	bne.n	8005a18 <_dtoa_r+0xa58>
 8005a56:	f01a 0f01 	tst.w	sl, #1
 8005a5a:	d0dd      	beq.n	8005a18 <_dtoa_r+0xa58>
 8005a5c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8005a60:	d1d7      	bne.n	8005a12 <_dtoa_r+0xa52>
 8005a62:	2339      	movs	r3, #57	; 0x39
 8005a64:	f88b 3000 	strb.w	r3, [fp]
 8005a68:	462b      	mov	r3, r5
 8005a6a:	461d      	mov	r5, r3
 8005a6c:	3b01      	subs	r3, #1
 8005a6e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005a72:	2a39      	cmp	r2, #57	; 0x39
 8005a74:	d071      	beq.n	8005b5a <_dtoa_r+0xb9a>
 8005a76:	3201      	adds	r2, #1
 8005a78:	701a      	strb	r2, [r3, #0]
 8005a7a:	e746      	b.n	800590a <_dtoa_r+0x94a>
 8005a7c:	2a00      	cmp	r2, #0
 8005a7e:	dd07      	ble.n	8005a90 <_dtoa_r+0xad0>
 8005a80:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8005a84:	d0ed      	beq.n	8005a62 <_dtoa_r+0xaa2>
 8005a86:	f10a 0301 	add.w	r3, sl, #1
 8005a8a:	f88b 3000 	strb.w	r3, [fp]
 8005a8e:	e73c      	b.n	800590a <_dtoa_r+0x94a>
 8005a90:	9b05      	ldr	r3, [sp, #20]
 8005a92:	f809 ac01 	strb.w	sl, [r9, #-1]
 8005a96:	4599      	cmp	r9, r3
 8005a98:	d047      	beq.n	8005b2a <_dtoa_r+0xb6a>
 8005a9a:	ee18 1a10 	vmov	r1, s16
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	220a      	movs	r2, #10
 8005aa2:	4620      	mov	r0, r4
 8005aa4:	f000 f8e8 	bl	8005c78 <__multadd>
 8005aa8:	45b8      	cmp	r8, r7
 8005aaa:	ee08 0a10 	vmov	s16, r0
 8005aae:	f04f 0300 	mov.w	r3, #0
 8005ab2:	f04f 020a 	mov.w	r2, #10
 8005ab6:	4641      	mov	r1, r8
 8005ab8:	4620      	mov	r0, r4
 8005aba:	d106      	bne.n	8005aca <_dtoa_r+0xb0a>
 8005abc:	f000 f8dc 	bl	8005c78 <__multadd>
 8005ac0:	4680      	mov	r8, r0
 8005ac2:	4607      	mov	r7, r0
 8005ac4:	f109 0901 	add.w	r9, r9, #1
 8005ac8:	e772      	b.n	80059b0 <_dtoa_r+0x9f0>
 8005aca:	f000 f8d5 	bl	8005c78 <__multadd>
 8005ace:	4639      	mov	r1, r7
 8005ad0:	4680      	mov	r8, r0
 8005ad2:	2300      	movs	r3, #0
 8005ad4:	220a      	movs	r2, #10
 8005ad6:	4620      	mov	r0, r4
 8005ad8:	f000 f8ce 	bl	8005c78 <__multadd>
 8005adc:	4607      	mov	r7, r0
 8005ade:	e7f1      	b.n	8005ac4 <_dtoa_r+0xb04>
 8005ae0:	9b03      	ldr	r3, [sp, #12]
 8005ae2:	9302      	str	r3, [sp, #8]
 8005ae4:	9d01      	ldr	r5, [sp, #4]
 8005ae6:	ee18 0a10 	vmov	r0, s16
 8005aea:	4631      	mov	r1, r6
 8005aec:	f7ff f9da 	bl	8004ea4 <quorem>
 8005af0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8005af4:	9b01      	ldr	r3, [sp, #4]
 8005af6:	f805 ab01 	strb.w	sl, [r5], #1
 8005afa:	1aea      	subs	r2, r5, r3
 8005afc:	9b02      	ldr	r3, [sp, #8]
 8005afe:	4293      	cmp	r3, r2
 8005b00:	dd09      	ble.n	8005b16 <_dtoa_r+0xb56>
 8005b02:	ee18 1a10 	vmov	r1, s16
 8005b06:	2300      	movs	r3, #0
 8005b08:	220a      	movs	r2, #10
 8005b0a:	4620      	mov	r0, r4
 8005b0c:	f000 f8b4 	bl	8005c78 <__multadd>
 8005b10:	ee08 0a10 	vmov	s16, r0
 8005b14:	e7e7      	b.n	8005ae6 <_dtoa_r+0xb26>
 8005b16:	9b02      	ldr	r3, [sp, #8]
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	bfc8      	it	gt
 8005b1c:	461d      	movgt	r5, r3
 8005b1e:	9b01      	ldr	r3, [sp, #4]
 8005b20:	bfd8      	it	le
 8005b22:	2501      	movle	r5, #1
 8005b24:	441d      	add	r5, r3
 8005b26:	f04f 0800 	mov.w	r8, #0
 8005b2a:	ee18 1a10 	vmov	r1, s16
 8005b2e:	2201      	movs	r2, #1
 8005b30:	4620      	mov	r0, r4
 8005b32:	f000 fa51 	bl	8005fd8 <__lshift>
 8005b36:	4631      	mov	r1, r6
 8005b38:	ee08 0a10 	vmov	s16, r0
 8005b3c:	f000 fabc 	bl	80060b8 <__mcmp>
 8005b40:	2800      	cmp	r0, #0
 8005b42:	dc91      	bgt.n	8005a68 <_dtoa_r+0xaa8>
 8005b44:	d102      	bne.n	8005b4c <_dtoa_r+0xb8c>
 8005b46:	f01a 0f01 	tst.w	sl, #1
 8005b4a:	d18d      	bne.n	8005a68 <_dtoa_r+0xaa8>
 8005b4c:	462b      	mov	r3, r5
 8005b4e:	461d      	mov	r5, r3
 8005b50:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005b54:	2a30      	cmp	r2, #48	; 0x30
 8005b56:	d0fa      	beq.n	8005b4e <_dtoa_r+0xb8e>
 8005b58:	e6d7      	b.n	800590a <_dtoa_r+0x94a>
 8005b5a:	9a01      	ldr	r2, [sp, #4]
 8005b5c:	429a      	cmp	r2, r3
 8005b5e:	d184      	bne.n	8005a6a <_dtoa_r+0xaaa>
 8005b60:	9b00      	ldr	r3, [sp, #0]
 8005b62:	3301      	adds	r3, #1
 8005b64:	9300      	str	r3, [sp, #0]
 8005b66:	2331      	movs	r3, #49	; 0x31
 8005b68:	7013      	strb	r3, [r2, #0]
 8005b6a:	e6ce      	b.n	800590a <_dtoa_r+0x94a>
 8005b6c:	4b09      	ldr	r3, [pc, #36]	; (8005b94 <_dtoa_r+0xbd4>)
 8005b6e:	f7ff ba95 	b.w	800509c <_dtoa_r+0xdc>
 8005b72:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	f47f aa6e 	bne.w	8005056 <_dtoa_r+0x96>
 8005b7a:	4b07      	ldr	r3, [pc, #28]	; (8005b98 <_dtoa_r+0xbd8>)
 8005b7c:	f7ff ba8e 	b.w	800509c <_dtoa_r+0xdc>
 8005b80:	9b02      	ldr	r3, [sp, #8]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	dcae      	bgt.n	8005ae4 <_dtoa_r+0xb24>
 8005b86:	9b06      	ldr	r3, [sp, #24]
 8005b88:	2b02      	cmp	r3, #2
 8005b8a:	f73f aea8 	bgt.w	80058de <_dtoa_r+0x91e>
 8005b8e:	e7a9      	b.n	8005ae4 <_dtoa_r+0xb24>
 8005b90:	0800747b 	.word	0x0800747b
 8005b94:	080073d8 	.word	0x080073d8
 8005b98:	080073fc 	.word	0x080073fc

08005b9c <_localeconv_r>:
 8005b9c:	4800      	ldr	r0, [pc, #0]	; (8005ba0 <_localeconv_r+0x4>)
 8005b9e:	4770      	bx	lr
 8005ba0:	20000160 	.word	0x20000160

08005ba4 <malloc>:
 8005ba4:	4b02      	ldr	r3, [pc, #8]	; (8005bb0 <malloc+0xc>)
 8005ba6:	4601      	mov	r1, r0
 8005ba8:	6818      	ldr	r0, [r3, #0]
 8005baa:	f000 bc09 	b.w	80063c0 <_malloc_r>
 8005bae:	bf00      	nop
 8005bb0:	2000000c 	.word	0x2000000c

08005bb4 <_Balloc>:
 8005bb4:	b570      	push	{r4, r5, r6, lr}
 8005bb6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005bb8:	4604      	mov	r4, r0
 8005bba:	460d      	mov	r5, r1
 8005bbc:	b976      	cbnz	r6, 8005bdc <_Balloc+0x28>
 8005bbe:	2010      	movs	r0, #16
 8005bc0:	f7ff fff0 	bl	8005ba4 <malloc>
 8005bc4:	4602      	mov	r2, r0
 8005bc6:	6260      	str	r0, [r4, #36]	; 0x24
 8005bc8:	b920      	cbnz	r0, 8005bd4 <_Balloc+0x20>
 8005bca:	4b18      	ldr	r3, [pc, #96]	; (8005c2c <_Balloc+0x78>)
 8005bcc:	4818      	ldr	r0, [pc, #96]	; (8005c30 <_Balloc+0x7c>)
 8005bce:	2166      	movs	r1, #102	; 0x66
 8005bd0:	f000 fdd6 	bl	8006780 <__assert_func>
 8005bd4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005bd8:	6006      	str	r6, [r0, #0]
 8005bda:	60c6      	str	r6, [r0, #12]
 8005bdc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005bde:	68f3      	ldr	r3, [r6, #12]
 8005be0:	b183      	cbz	r3, 8005c04 <_Balloc+0x50>
 8005be2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005be4:	68db      	ldr	r3, [r3, #12]
 8005be6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005bea:	b9b8      	cbnz	r0, 8005c1c <_Balloc+0x68>
 8005bec:	2101      	movs	r1, #1
 8005bee:	fa01 f605 	lsl.w	r6, r1, r5
 8005bf2:	1d72      	adds	r2, r6, #5
 8005bf4:	0092      	lsls	r2, r2, #2
 8005bf6:	4620      	mov	r0, r4
 8005bf8:	f000 fb60 	bl	80062bc <_calloc_r>
 8005bfc:	b160      	cbz	r0, 8005c18 <_Balloc+0x64>
 8005bfe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005c02:	e00e      	b.n	8005c22 <_Balloc+0x6e>
 8005c04:	2221      	movs	r2, #33	; 0x21
 8005c06:	2104      	movs	r1, #4
 8005c08:	4620      	mov	r0, r4
 8005c0a:	f000 fb57 	bl	80062bc <_calloc_r>
 8005c0e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005c10:	60f0      	str	r0, [r6, #12]
 8005c12:	68db      	ldr	r3, [r3, #12]
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d1e4      	bne.n	8005be2 <_Balloc+0x2e>
 8005c18:	2000      	movs	r0, #0
 8005c1a:	bd70      	pop	{r4, r5, r6, pc}
 8005c1c:	6802      	ldr	r2, [r0, #0]
 8005c1e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005c22:	2300      	movs	r3, #0
 8005c24:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005c28:	e7f7      	b.n	8005c1a <_Balloc+0x66>
 8005c2a:	bf00      	nop
 8005c2c:	08007409 	.word	0x08007409
 8005c30:	0800748c 	.word	0x0800748c

08005c34 <_Bfree>:
 8005c34:	b570      	push	{r4, r5, r6, lr}
 8005c36:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005c38:	4605      	mov	r5, r0
 8005c3a:	460c      	mov	r4, r1
 8005c3c:	b976      	cbnz	r6, 8005c5c <_Bfree+0x28>
 8005c3e:	2010      	movs	r0, #16
 8005c40:	f7ff ffb0 	bl	8005ba4 <malloc>
 8005c44:	4602      	mov	r2, r0
 8005c46:	6268      	str	r0, [r5, #36]	; 0x24
 8005c48:	b920      	cbnz	r0, 8005c54 <_Bfree+0x20>
 8005c4a:	4b09      	ldr	r3, [pc, #36]	; (8005c70 <_Bfree+0x3c>)
 8005c4c:	4809      	ldr	r0, [pc, #36]	; (8005c74 <_Bfree+0x40>)
 8005c4e:	218a      	movs	r1, #138	; 0x8a
 8005c50:	f000 fd96 	bl	8006780 <__assert_func>
 8005c54:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005c58:	6006      	str	r6, [r0, #0]
 8005c5a:	60c6      	str	r6, [r0, #12]
 8005c5c:	b13c      	cbz	r4, 8005c6e <_Bfree+0x3a>
 8005c5e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005c60:	6862      	ldr	r2, [r4, #4]
 8005c62:	68db      	ldr	r3, [r3, #12]
 8005c64:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005c68:	6021      	str	r1, [r4, #0]
 8005c6a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005c6e:	bd70      	pop	{r4, r5, r6, pc}
 8005c70:	08007409 	.word	0x08007409
 8005c74:	0800748c 	.word	0x0800748c

08005c78 <__multadd>:
 8005c78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c7c:	690d      	ldr	r5, [r1, #16]
 8005c7e:	4607      	mov	r7, r0
 8005c80:	460c      	mov	r4, r1
 8005c82:	461e      	mov	r6, r3
 8005c84:	f101 0c14 	add.w	ip, r1, #20
 8005c88:	2000      	movs	r0, #0
 8005c8a:	f8dc 3000 	ldr.w	r3, [ip]
 8005c8e:	b299      	uxth	r1, r3
 8005c90:	fb02 6101 	mla	r1, r2, r1, r6
 8005c94:	0c1e      	lsrs	r6, r3, #16
 8005c96:	0c0b      	lsrs	r3, r1, #16
 8005c98:	fb02 3306 	mla	r3, r2, r6, r3
 8005c9c:	b289      	uxth	r1, r1
 8005c9e:	3001      	adds	r0, #1
 8005ca0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005ca4:	4285      	cmp	r5, r0
 8005ca6:	f84c 1b04 	str.w	r1, [ip], #4
 8005caa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005cae:	dcec      	bgt.n	8005c8a <__multadd+0x12>
 8005cb0:	b30e      	cbz	r6, 8005cf6 <__multadd+0x7e>
 8005cb2:	68a3      	ldr	r3, [r4, #8]
 8005cb4:	42ab      	cmp	r3, r5
 8005cb6:	dc19      	bgt.n	8005cec <__multadd+0x74>
 8005cb8:	6861      	ldr	r1, [r4, #4]
 8005cba:	4638      	mov	r0, r7
 8005cbc:	3101      	adds	r1, #1
 8005cbe:	f7ff ff79 	bl	8005bb4 <_Balloc>
 8005cc2:	4680      	mov	r8, r0
 8005cc4:	b928      	cbnz	r0, 8005cd2 <__multadd+0x5a>
 8005cc6:	4602      	mov	r2, r0
 8005cc8:	4b0c      	ldr	r3, [pc, #48]	; (8005cfc <__multadd+0x84>)
 8005cca:	480d      	ldr	r0, [pc, #52]	; (8005d00 <__multadd+0x88>)
 8005ccc:	21b5      	movs	r1, #181	; 0xb5
 8005cce:	f000 fd57 	bl	8006780 <__assert_func>
 8005cd2:	6922      	ldr	r2, [r4, #16]
 8005cd4:	3202      	adds	r2, #2
 8005cd6:	f104 010c 	add.w	r1, r4, #12
 8005cda:	0092      	lsls	r2, r2, #2
 8005cdc:	300c      	adds	r0, #12
 8005cde:	f7fe fc41 	bl	8004564 <memcpy>
 8005ce2:	4621      	mov	r1, r4
 8005ce4:	4638      	mov	r0, r7
 8005ce6:	f7ff ffa5 	bl	8005c34 <_Bfree>
 8005cea:	4644      	mov	r4, r8
 8005cec:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005cf0:	3501      	adds	r5, #1
 8005cf2:	615e      	str	r6, [r3, #20]
 8005cf4:	6125      	str	r5, [r4, #16]
 8005cf6:	4620      	mov	r0, r4
 8005cf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005cfc:	0800747b 	.word	0x0800747b
 8005d00:	0800748c 	.word	0x0800748c

08005d04 <__hi0bits>:
 8005d04:	0c03      	lsrs	r3, r0, #16
 8005d06:	041b      	lsls	r3, r3, #16
 8005d08:	b9d3      	cbnz	r3, 8005d40 <__hi0bits+0x3c>
 8005d0a:	0400      	lsls	r0, r0, #16
 8005d0c:	2310      	movs	r3, #16
 8005d0e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8005d12:	bf04      	itt	eq
 8005d14:	0200      	lsleq	r0, r0, #8
 8005d16:	3308      	addeq	r3, #8
 8005d18:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8005d1c:	bf04      	itt	eq
 8005d1e:	0100      	lsleq	r0, r0, #4
 8005d20:	3304      	addeq	r3, #4
 8005d22:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8005d26:	bf04      	itt	eq
 8005d28:	0080      	lsleq	r0, r0, #2
 8005d2a:	3302      	addeq	r3, #2
 8005d2c:	2800      	cmp	r0, #0
 8005d2e:	db05      	blt.n	8005d3c <__hi0bits+0x38>
 8005d30:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8005d34:	f103 0301 	add.w	r3, r3, #1
 8005d38:	bf08      	it	eq
 8005d3a:	2320      	moveq	r3, #32
 8005d3c:	4618      	mov	r0, r3
 8005d3e:	4770      	bx	lr
 8005d40:	2300      	movs	r3, #0
 8005d42:	e7e4      	b.n	8005d0e <__hi0bits+0xa>

08005d44 <__lo0bits>:
 8005d44:	6803      	ldr	r3, [r0, #0]
 8005d46:	f013 0207 	ands.w	r2, r3, #7
 8005d4a:	4601      	mov	r1, r0
 8005d4c:	d00b      	beq.n	8005d66 <__lo0bits+0x22>
 8005d4e:	07da      	lsls	r2, r3, #31
 8005d50:	d423      	bmi.n	8005d9a <__lo0bits+0x56>
 8005d52:	0798      	lsls	r0, r3, #30
 8005d54:	bf49      	itett	mi
 8005d56:	085b      	lsrmi	r3, r3, #1
 8005d58:	089b      	lsrpl	r3, r3, #2
 8005d5a:	2001      	movmi	r0, #1
 8005d5c:	600b      	strmi	r3, [r1, #0]
 8005d5e:	bf5c      	itt	pl
 8005d60:	600b      	strpl	r3, [r1, #0]
 8005d62:	2002      	movpl	r0, #2
 8005d64:	4770      	bx	lr
 8005d66:	b298      	uxth	r0, r3
 8005d68:	b9a8      	cbnz	r0, 8005d96 <__lo0bits+0x52>
 8005d6a:	0c1b      	lsrs	r3, r3, #16
 8005d6c:	2010      	movs	r0, #16
 8005d6e:	b2da      	uxtb	r2, r3
 8005d70:	b90a      	cbnz	r2, 8005d76 <__lo0bits+0x32>
 8005d72:	3008      	adds	r0, #8
 8005d74:	0a1b      	lsrs	r3, r3, #8
 8005d76:	071a      	lsls	r2, r3, #28
 8005d78:	bf04      	itt	eq
 8005d7a:	091b      	lsreq	r3, r3, #4
 8005d7c:	3004      	addeq	r0, #4
 8005d7e:	079a      	lsls	r2, r3, #30
 8005d80:	bf04      	itt	eq
 8005d82:	089b      	lsreq	r3, r3, #2
 8005d84:	3002      	addeq	r0, #2
 8005d86:	07da      	lsls	r2, r3, #31
 8005d88:	d403      	bmi.n	8005d92 <__lo0bits+0x4e>
 8005d8a:	085b      	lsrs	r3, r3, #1
 8005d8c:	f100 0001 	add.w	r0, r0, #1
 8005d90:	d005      	beq.n	8005d9e <__lo0bits+0x5a>
 8005d92:	600b      	str	r3, [r1, #0]
 8005d94:	4770      	bx	lr
 8005d96:	4610      	mov	r0, r2
 8005d98:	e7e9      	b.n	8005d6e <__lo0bits+0x2a>
 8005d9a:	2000      	movs	r0, #0
 8005d9c:	4770      	bx	lr
 8005d9e:	2020      	movs	r0, #32
 8005da0:	4770      	bx	lr
	...

08005da4 <__i2b>:
 8005da4:	b510      	push	{r4, lr}
 8005da6:	460c      	mov	r4, r1
 8005da8:	2101      	movs	r1, #1
 8005daa:	f7ff ff03 	bl	8005bb4 <_Balloc>
 8005dae:	4602      	mov	r2, r0
 8005db0:	b928      	cbnz	r0, 8005dbe <__i2b+0x1a>
 8005db2:	4b05      	ldr	r3, [pc, #20]	; (8005dc8 <__i2b+0x24>)
 8005db4:	4805      	ldr	r0, [pc, #20]	; (8005dcc <__i2b+0x28>)
 8005db6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8005dba:	f000 fce1 	bl	8006780 <__assert_func>
 8005dbe:	2301      	movs	r3, #1
 8005dc0:	6144      	str	r4, [r0, #20]
 8005dc2:	6103      	str	r3, [r0, #16]
 8005dc4:	bd10      	pop	{r4, pc}
 8005dc6:	bf00      	nop
 8005dc8:	0800747b 	.word	0x0800747b
 8005dcc:	0800748c 	.word	0x0800748c

08005dd0 <__multiply>:
 8005dd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dd4:	4691      	mov	r9, r2
 8005dd6:	690a      	ldr	r2, [r1, #16]
 8005dd8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005ddc:	429a      	cmp	r2, r3
 8005dde:	bfb8      	it	lt
 8005de0:	460b      	movlt	r3, r1
 8005de2:	460c      	mov	r4, r1
 8005de4:	bfbc      	itt	lt
 8005de6:	464c      	movlt	r4, r9
 8005de8:	4699      	movlt	r9, r3
 8005dea:	6927      	ldr	r7, [r4, #16]
 8005dec:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005df0:	68a3      	ldr	r3, [r4, #8]
 8005df2:	6861      	ldr	r1, [r4, #4]
 8005df4:	eb07 060a 	add.w	r6, r7, sl
 8005df8:	42b3      	cmp	r3, r6
 8005dfa:	b085      	sub	sp, #20
 8005dfc:	bfb8      	it	lt
 8005dfe:	3101      	addlt	r1, #1
 8005e00:	f7ff fed8 	bl	8005bb4 <_Balloc>
 8005e04:	b930      	cbnz	r0, 8005e14 <__multiply+0x44>
 8005e06:	4602      	mov	r2, r0
 8005e08:	4b44      	ldr	r3, [pc, #272]	; (8005f1c <__multiply+0x14c>)
 8005e0a:	4845      	ldr	r0, [pc, #276]	; (8005f20 <__multiply+0x150>)
 8005e0c:	f240 115d 	movw	r1, #349	; 0x15d
 8005e10:	f000 fcb6 	bl	8006780 <__assert_func>
 8005e14:	f100 0514 	add.w	r5, r0, #20
 8005e18:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005e1c:	462b      	mov	r3, r5
 8005e1e:	2200      	movs	r2, #0
 8005e20:	4543      	cmp	r3, r8
 8005e22:	d321      	bcc.n	8005e68 <__multiply+0x98>
 8005e24:	f104 0314 	add.w	r3, r4, #20
 8005e28:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8005e2c:	f109 0314 	add.w	r3, r9, #20
 8005e30:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8005e34:	9202      	str	r2, [sp, #8]
 8005e36:	1b3a      	subs	r2, r7, r4
 8005e38:	3a15      	subs	r2, #21
 8005e3a:	f022 0203 	bic.w	r2, r2, #3
 8005e3e:	3204      	adds	r2, #4
 8005e40:	f104 0115 	add.w	r1, r4, #21
 8005e44:	428f      	cmp	r7, r1
 8005e46:	bf38      	it	cc
 8005e48:	2204      	movcc	r2, #4
 8005e4a:	9201      	str	r2, [sp, #4]
 8005e4c:	9a02      	ldr	r2, [sp, #8]
 8005e4e:	9303      	str	r3, [sp, #12]
 8005e50:	429a      	cmp	r2, r3
 8005e52:	d80c      	bhi.n	8005e6e <__multiply+0x9e>
 8005e54:	2e00      	cmp	r6, #0
 8005e56:	dd03      	ble.n	8005e60 <__multiply+0x90>
 8005e58:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d05a      	beq.n	8005f16 <__multiply+0x146>
 8005e60:	6106      	str	r6, [r0, #16]
 8005e62:	b005      	add	sp, #20
 8005e64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e68:	f843 2b04 	str.w	r2, [r3], #4
 8005e6c:	e7d8      	b.n	8005e20 <__multiply+0x50>
 8005e6e:	f8b3 a000 	ldrh.w	sl, [r3]
 8005e72:	f1ba 0f00 	cmp.w	sl, #0
 8005e76:	d024      	beq.n	8005ec2 <__multiply+0xf2>
 8005e78:	f104 0e14 	add.w	lr, r4, #20
 8005e7c:	46a9      	mov	r9, r5
 8005e7e:	f04f 0c00 	mov.w	ip, #0
 8005e82:	f85e 2b04 	ldr.w	r2, [lr], #4
 8005e86:	f8d9 1000 	ldr.w	r1, [r9]
 8005e8a:	fa1f fb82 	uxth.w	fp, r2
 8005e8e:	b289      	uxth	r1, r1
 8005e90:	fb0a 110b 	mla	r1, sl, fp, r1
 8005e94:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8005e98:	f8d9 2000 	ldr.w	r2, [r9]
 8005e9c:	4461      	add	r1, ip
 8005e9e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005ea2:	fb0a c20b 	mla	r2, sl, fp, ip
 8005ea6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8005eaa:	b289      	uxth	r1, r1
 8005eac:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005eb0:	4577      	cmp	r7, lr
 8005eb2:	f849 1b04 	str.w	r1, [r9], #4
 8005eb6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005eba:	d8e2      	bhi.n	8005e82 <__multiply+0xb2>
 8005ebc:	9a01      	ldr	r2, [sp, #4]
 8005ebe:	f845 c002 	str.w	ip, [r5, r2]
 8005ec2:	9a03      	ldr	r2, [sp, #12]
 8005ec4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8005ec8:	3304      	adds	r3, #4
 8005eca:	f1b9 0f00 	cmp.w	r9, #0
 8005ece:	d020      	beq.n	8005f12 <__multiply+0x142>
 8005ed0:	6829      	ldr	r1, [r5, #0]
 8005ed2:	f104 0c14 	add.w	ip, r4, #20
 8005ed6:	46ae      	mov	lr, r5
 8005ed8:	f04f 0a00 	mov.w	sl, #0
 8005edc:	f8bc b000 	ldrh.w	fp, [ip]
 8005ee0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8005ee4:	fb09 220b 	mla	r2, r9, fp, r2
 8005ee8:	4492      	add	sl, r2
 8005eea:	b289      	uxth	r1, r1
 8005eec:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8005ef0:	f84e 1b04 	str.w	r1, [lr], #4
 8005ef4:	f85c 2b04 	ldr.w	r2, [ip], #4
 8005ef8:	f8be 1000 	ldrh.w	r1, [lr]
 8005efc:	0c12      	lsrs	r2, r2, #16
 8005efe:	fb09 1102 	mla	r1, r9, r2, r1
 8005f02:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8005f06:	4567      	cmp	r7, ip
 8005f08:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8005f0c:	d8e6      	bhi.n	8005edc <__multiply+0x10c>
 8005f0e:	9a01      	ldr	r2, [sp, #4]
 8005f10:	50a9      	str	r1, [r5, r2]
 8005f12:	3504      	adds	r5, #4
 8005f14:	e79a      	b.n	8005e4c <__multiply+0x7c>
 8005f16:	3e01      	subs	r6, #1
 8005f18:	e79c      	b.n	8005e54 <__multiply+0x84>
 8005f1a:	bf00      	nop
 8005f1c:	0800747b 	.word	0x0800747b
 8005f20:	0800748c 	.word	0x0800748c

08005f24 <__pow5mult>:
 8005f24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005f28:	4615      	mov	r5, r2
 8005f2a:	f012 0203 	ands.w	r2, r2, #3
 8005f2e:	4606      	mov	r6, r0
 8005f30:	460f      	mov	r7, r1
 8005f32:	d007      	beq.n	8005f44 <__pow5mult+0x20>
 8005f34:	4c25      	ldr	r4, [pc, #148]	; (8005fcc <__pow5mult+0xa8>)
 8005f36:	3a01      	subs	r2, #1
 8005f38:	2300      	movs	r3, #0
 8005f3a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005f3e:	f7ff fe9b 	bl	8005c78 <__multadd>
 8005f42:	4607      	mov	r7, r0
 8005f44:	10ad      	asrs	r5, r5, #2
 8005f46:	d03d      	beq.n	8005fc4 <__pow5mult+0xa0>
 8005f48:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005f4a:	b97c      	cbnz	r4, 8005f6c <__pow5mult+0x48>
 8005f4c:	2010      	movs	r0, #16
 8005f4e:	f7ff fe29 	bl	8005ba4 <malloc>
 8005f52:	4602      	mov	r2, r0
 8005f54:	6270      	str	r0, [r6, #36]	; 0x24
 8005f56:	b928      	cbnz	r0, 8005f64 <__pow5mult+0x40>
 8005f58:	4b1d      	ldr	r3, [pc, #116]	; (8005fd0 <__pow5mult+0xac>)
 8005f5a:	481e      	ldr	r0, [pc, #120]	; (8005fd4 <__pow5mult+0xb0>)
 8005f5c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8005f60:	f000 fc0e 	bl	8006780 <__assert_func>
 8005f64:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005f68:	6004      	str	r4, [r0, #0]
 8005f6a:	60c4      	str	r4, [r0, #12]
 8005f6c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005f70:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005f74:	b94c      	cbnz	r4, 8005f8a <__pow5mult+0x66>
 8005f76:	f240 2171 	movw	r1, #625	; 0x271
 8005f7a:	4630      	mov	r0, r6
 8005f7c:	f7ff ff12 	bl	8005da4 <__i2b>
 8005f80:	2300      	movs	r3, #0
 8005f82:	f8c8 0008 	str.w	r0, [r8, #8]
 8005f86:	4604      	mov	r4, r0
 8005f88:	6003      	str	r3, [r0, #0]
 8005f8a:	f04f 0900 	mov.w	r9, #0
 8005f8e:	07eb      	lsls	r3, r5, #31
 8005f90:	d50a      	bpl.n	8005fa8 <__pow5mult+0x84>
 8005f92:	4639      	mov	r1, r7
 8005f94:	4622      	mov	r2, r4
 8005f96:	4630      	mov	r0, r6
 8005f98:	f7ff ff1a 	bl	8005dd0 <__multiply>
 8005f9c:	4639      	mov	r1, r7
 8005f9e:	4680      	mov	r8, r0
 8005fa0:	4630      	mov	r0, r6
 8005fa2:	f7ff fe47 	bl	8005c34 <_Bfree>
 8005fa6:	4647      	mov	r7, r8
 8005fa8:	106d      	asrs	r5, r5, #1
 8005faa:	d00b      	beq.n	8005fc4 <__pow5mult+0xa0>
 8005fac:	6820      	ldr	r0, [r4, #0]
 8005fae:	b938      	cbnz	r0, 8005fc0 <__pow5mult+0x9c>
 8005fb0:	4622      	mov	r2, r4
 8005fb2:	4621      	mov	r1, r4
 8005fb4:	4630      	mov	r0, r6
 8005fb6:	f7ff ff0b 	bl	8005dd0 <__multiply>
 8005fba:	6020      	str	r0, [r4, #0]
 8005fbc:	f8c0 9000 	str.w	r9, [r0]
 8005fc0:	4604      	mov	r4, r0
 8005fc2:	e7e4      	b.n	8005f8e <__pow5mult+0x6a>
 8005fc4:	4638      	mov	r0, r7
 8005fc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005fca:	bf00      	nop
 8005fcc:	080075d8 	.word	0x080075d8
 8005fd0:	08007409 	.word	0x08007409
 8005fd4:	0800748c 	.word	0x0800748c

08005fd8 <__lshift>:
 8005fd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005fdc:	460c      	mov	r4, r1
 8005fde:	6849      	ldr	r1, [r1, #4]
 8005fe0:	6923      	ldr	r3, [r4, #16]
 8005fe2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005fe6:	68a3      	ldr	r3, [r4, #8]
 8005fe8:	4607      	mov	r7, r0
 8005fea:	4691      	mov	r9, r2
 8005fec:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005ff0:	f108 0601 	add.w	r6, r8, #1
 8005ff4:	42b3      	cmp	r3, r6
 8005ff6:	db0b      	blt.n	8006010 <__lshift+0x38>
 8005ff8:	4638      	mov	r0, r7
 8005ffa:	f7ff fddb 	bl	8005bb4 <_Balloc>
 8005ffe:	4605      	mov	r5, r0
 8006000:	b948      	cbnz	r0, 8006016 <__lshift+0x3e>
 8006002:	4602      	mov	r2, r0
 8006004:	4b2a      	ldr	r3, [pc, #168]	; (80060b0 <__lshift+0xd8>)
 8006006:	482b      	ldr	r0, [pc, #172]	; (80060b4 <__lshift+0xdc>)
 8006008:	f240 11d9 	movw	r1, #473	; 0x1d9
 800600c:	f000 fbb8 	bl	8006780 <__assert_func>
 8006010:	3101      	adds	r1, #1
 8006012:	005b      	lsls	r3, r3, #1
 8006014:	e7ee      	b.n	8005ff4 <__lshift+0x1c>
 8006016:	2300      	movs	r3, #0
 8006018:	f100 0114 	add.w	r1, r0, #20
 800601c:	f100 0210 	add.w	r2, r0, #16
 8006020:	4618      	mov	r0, r3
 8006022:	4553      	cmp	r3, sl
 8006024:	db37      	blt.n	8006096 <__lshift+0xbe>
 8006026:	6920      	ldr	r0, [r4, #16]
 8006028:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800602c:	f104 0314 	add.w	r3, r4, #20
 8006030:	f019 091f 	ands.w	r9, r9, #31
 8006034:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006038:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800603c:	d02f      	beq.n	800609e <__lshift+0xc6>
 800603e:	f1c9 0e20 	rsb	lr, r9, #32
 8006042:	468a      	mov	sl, r1
 8006044:	f04f 0c00 	mov.w	ip, #0
 8006048:	681a      	ldr	r2, [r3, #0]
 800604a:	fa02 f209 	lsl.w	r2, r2, r9
 800604e:	ea42 020c 	orr.w	r2, r2, ip
 8006052:	f84a 2b04 	str.w	r2, [sl], #4
 8006056:	f853 2b04 	ldr.w	r2, [r3], #4
 800605a:	4298      	cmp	r0, r3
 800605c:	fa22 fc0e 	lsr.w	ip, r2, lr
 8006060:	d8f2      	bhi.n	8006048 <__lshift+0x70>
 8006062:	1b03      	subs	r3, r0, r4
 8006064:	3b15      	subs	r3, #21
 8006066:	f023 0303 	bic.w	r3, r3, #3
 800606a:	3304      	adds	r3, #4
 800606c:	f104 0215 	add.w	r2, r4, #21
 8006070:	4290      	cmp	r0, r2
 8006072:	bf38      	it	cc
 8006074:	2304      	movcc	r3, #4
 8006076:	f841 c003 	str.w	ip, [r1, r3]
 800607a:	f1bc 0f00 	cmp.w	ip, #0
 800607e:	d001      	beq.n	8006084 <__lshift+0xac>
 8006080:	f108 0602 	add.w	r6, r8, #2
 8006084:	3e01      	subs	r6, #1
 8006086:	4638      	mov	r0, r7
 8006088:	612e      	str	r6, [r5, #16]
 800608a:	4621      	mov	r1, r4
 800608c:	f7ff fdd2 	bl	8005c34 <_Bfree>
 8006090:	4628      	mov	r0, r5
 8006092:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006096:	f842 0f04 	str.w	r0, [r2, #4]!
 800609a:	3301      	adds	r3, #1
 800609c:	e7c1      	b.n	8006022 <__lshift+0x4a>
 800609e:	3904      	subs	r1, #4
 80060a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80060a4:	f841 2f04 	str.w	r2, [r1, #4]!
 80060a8:	4298      	cmp	r0, r3
 80060aa:	d8f9      	bhi.n	80060a0 <__lshift+0xc8>
 80060ac:	e7ea      	b.n	8006084 <__lshift+0xac>
 80060ae:	bf00      	nop
 80060b0:	0800747b 	.word	0x0800747b
 80060b4:	0800748c 	.word	0x0800748c

080060b8 <__mcmp>:
 80060b8:	b530      	push	{r4, r5, lr}
 80060ba:	6902      	ldr	r2, [r0, #16]
 80060bc:	690c      	ldr	r4, [r1, #16]
 80060be:	1b12      	subs	r2, r2, r4
 80060c0:	d10e      	bne.n	80060e0 <__mcmp+0x28>
 80060c2:	f100 0314 	add.w	r3, r0, #20
 80060c6:	3114      	adds	r1, #20
 80060c8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80060cc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80060d0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80060d4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80060d8:	42a5      	cmp	r5, r4
 80060da:	d003      	beq.n	80060e4 <__mcmp+0x2c>
 80060dc:	d305      	bcc.n	80060ea <__mcmp+0x32>
 80060de:	2201      	movs	r2, #1
 80060e0:	4610      	mov	r0, r2
 80060e2:	bd30      	pop	{r4, r5, pc}
 80060e4:	4283      	cmp	r3, r0
 80060e6:	d3f3      	bcc.n	80060d0 <__mcmp+0x18>
 80060e8:	e7fa      	b.n	80060e0 <__mcmp+0x28>
 80060ea:	f04f 32ff 	mov.w	r2, #4294967295
 80060ee:	e7f7      	b.n	80060e0 <__mcmp+0x28>

080060f0 <__mdiff>:
 80060f0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060f4:	460c      	mov	r4, r1
 80060f6:	4606      	mov	r6, r0
 80060f8:	4611      	mov	r1, r2
 80060fa:	4620      	mov	r0, r4
 80060fc:	4690      	mov	r8, r2
 80060fe:	f7ff ffdb 	bl	80060b8 <__mcmp>
 8006102:	1e05      	subs	r5, r0, #0
 8006104:	d110      	bne.n	8006128 <__mdiff+0x38>
 8006106:	4629      	mov	r1, r5
 8006108:	4630      	mov	r0, r6
 800610a:	f7ff fd53 	bl	8005bb4 <_Balloc>
 800610e:	b930      	cbnz	r0, 800611e <__mdiff+0x2e>
 8006110:	4b3a      	ldr	r3, [pc, #232]	; (80061fc <__mdiff+0x10c>)
 8006112:	4602      	mov	r2, r0
 8006114:	f240 2132 	movw	r1, #562	; 0x232
 8006118:	4839      	ldr	r0, [pc, #228]	; (8006200 <__mdiff+0x110>)
 800611a:	f000 fb31 	bl	8006780 <__assert_func>
 800611e:	2301      	movs	r3, #1
 8006120:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006124:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006128:	bfa4      	itt	ge
 800612a:	4643      	movge	r3, r8
 800612c:	46a0      	movge	r8, r4
 800612e:	4630      	mov	r0, r6
 8006130:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006134:	bfa6      	itte	ge
 8006136:	461c      	movge	r4, r3
 8006138:	2500      	movge	r5, #0
 800613a:	2501      	movlt	r5, #1
 800613c:	f7ff fd3a 	bl	8005bb4 <_Balloc>
 8006140:	b920      	cbnz	r0, 800614c <__mdiff+0x5c>
 8006142:	4b2e      	ldr	r3, [pc, #184]	; (80061fc <__mdiff+0x10c>)
 8006144:	4602      	mov	r2, r0
 8006146:	f44f 7110 	mov.w	r1, #576	; 0x240
 800614a:	e7e5      	b.n	8006118 <__mdiff+0x28>
 800614c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006150:	6926      	ldr	r6, [r4, #16]
 8006152:	60c5      	str	r5, [r0, #12]
 8006154:	f104 0914 	add.w	r9, r4, #20
 8006158:	f108 0514 	add.w	r5, r8, #20
 800615c:	f100 0e14 	add.w	lr, r0, #20
 8006160:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8006164:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006168:	f108 0210 	add.w	r2, r8, #16
 800616c:	46f2      	mov	sl, lr
 800616e:	2100      	movs	r1, #0
 8006170:	f859 3b04 	ldr.w	r3, [r9], #4
 8006174:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006178:	fa1f f883 	uxth.w	r8, r3
 800617c:	fa11 f18b 	uxtah	r1, r1, fp
 8006180:	0c1b      	lsrs	r3, r3, #16
 8006182:	eba1 0808 	sub.w	r8, r1, r8
 8006186:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800618a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800618e:	fa1f f888 	uxth.w	r8, r8
 8006192:	1419      	asrs	r1, r3, #16
 8006194:	454e      	cmp	r6, r9
 8006196:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800619a:	f84a 3b04 	str.w	r3, [sl], #4
 800619e:	d8e7      	bhi.n	8006170 <__mdiff+0x80>
 80061a0:	1b33      	subs	r3, r6, r4
 80061a2:	3b15      	subs	r3, #21
 80061a4:	f023 0303 	bic.w	r3, r3, #3
 80061a8:	3304      	adds	r3, #4
 80061aa:	3415      	adds	r4, #21
 80061ac:	42a6      	cmp	r6, r4
 80061ae:	bf38      	it	cc
 80061b0:	2304      	movcc	r3, #4
 80061b2:	441d      	add	r5, r3
 80061b4:	4473      	add	r3, lr
 80061b6:	469e      	mov	lr, r3
 80061b8:	462e      	mov	r6, r5
 80061ba:	4566      	cmp	r6, ip
 80061bc:	d30e      	bcc.n	80061dc <__mdiff+0xec>
 80061be:	f10c 0203 	add.w	r2, ip, #3
 80061c2:	1b52      	subs	r2, r2, r5
 80061c4:	f022 0203 	bic.w	r2, r2, #3
 80061c8:	3d03      	subs	r5, #3
 80061ca:	45ac      	cmp	ip, r5
 80061cc:	bf38      	it	cc
 80061ce:	2200      	movcc	r2, #0
 80061d0:	441a      	add	r2, r3
 80061d2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80061d6:	b17b      	cbz	r3, 80061f8 <__mdiff+0x108>
 80061d8:	6107      	str	r7, [r0, #16]
 80061da:	e7a3      	b.n	8006124 <__mdiff+0x34>
 80061dc:	f856 8b04 	ldr.w	r8, [r6], #4
 80061e0:	fa11 f288 	uxtah	r2, r1, r8
 80061e4:	1414      	asrs	r4, r2, #16
 80061e6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80061ea:	b292      	uxth	r2, r2
 80061ec:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80061f0:	f84e 2b04 	str.w	r2, [lr], #4
 80061f4:	1421      	asrs	r1, r4, #16
 80061f6:	e7e0      	b.n	80061ba <__mdiff+0xca>
 80061f8:	3f01      	subs	r7, #1
 80061fa:	e7ea      	b.n	80061d2 <__mdiff+0xe2>
 80061fc:	0800747b 	.word	0x0800747b
 8006200:	0800748c 	.word	0x0800748c

08006204 <__d2b>:
 8006204:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006208:	4689      	mov	r9, r1
 800620a:	2101      	movs	r1, #1
 800620c:	ec57 6b10 	vmov	r6, r7, d0
 8006210:	4690      	mov	r8, r2
 8006212:	f7ff fccf 	bl	8005bb4 <_Balloc>
 8006216:	4604      	mov	r4, r0
 8006218:	b930      	cbnz	r0, 8006228 <__d2b+0x24>
 800621a:	4602      	mov	r2, r0
 800621c:	4b25      	ldr	r3, [pc, #148]	; (80062b4 <__d2b+0xb0>)
 800621e:	4826      	ldr	r0, [pc, #152]	; (80062b8 <__d2b+0xb4>)
 8006220:	f240 310a 	movw	r1, #778	; 0x30a
 8006224:	f000 faac 	bl	8006780 <__assert_func>
 8006228:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800622c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006230:	bb35      	cbnz	r5, 8006280 <__d2b+0x7c>
 8006232:	2e00      	cmp	r6, #0
 8006234:	9301      	str	r3, [sp, #4]
 8006236:	d028      	beq.n	800628a <__d2b+0x86>
 8006238:	4668      	mov	r0, sp
 800623a:	9600      	str	r6, [sp, #0]
 800623c:	f7ff fd82 	bl	8005d44 <__lo0bits>
 8006240:	9900      	ldr	r1, [sp, #0]
 8006242:	b300      	cbz	r0, 8006286 <__d2b+0x82>
 8006244:	9a01      	ldr	r2, [sp, #4]
 8006246:	f1c0 0320 	rsb	r3, r0, #32
 800624a:	fa02 f303 	lsl.w	r3, r2, r3
 800624e:	430b      	orrs	r3, r1
 8006250:	40c2      	lsrs	r2, r0
 8006252:	6163      	str	r3, [r4, #20]
 8006254:	9201      	str	r2, [sp, #4]
 8006256:	9b01      	ldr	r3, [sp, #4]
 8006258:	61a3      	str	r3, [r4, #24]
 800625a:	2b00      	cmp	r3, #0
 800625c:	bf14      	ite	ne
 800625e:	2202      	movne	r2, #2
 8006260:	2201      	moveq	r2, #1
 8006262:	6122      	str	r2, [r4, #16]
 8006264:	b1d5      	cbz	r5, 800629c <__d2b+0x98>
 8006266:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800626a:	4405      	add	r5, r0
 800626c:	f8c9 5000 	str.w	r5, [r9]
 8006270:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006274:	f8c8 0000 	str.w	r0, [r8]
 8006278:	4620      	mov	r0, r4
 800627a:	b003      	add	sp, #12
 800627c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006280:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006284:	e7d5      	b.n	8006232 <__d2b+0x2e>
 8006286:	6161      	str	r1, [r4, #20]
 8006288:	e7e5      	b.n	8006256 <__d2b+0x52>
 800628a:	a801      	add	r0, sp, #4
 800628c:	f7ff fd5a 	bl	8005d44 <__lo0bits>
 8006290:	9b01      	ldr	r3, [sp, #4]
 8006292:	6163      	str	r3, [r4, #20]
 8006294:	2201      	movs	r2, #1
 8006296:	6122      	str	r2, [r4, #16]
 8006298:	3020      	adds	r0, #32
 800629a:	e7e3      	b.n	8006264 <__d2b+0x60>
 800629c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80062a0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80062a4:	f8c9 0000 	str.w	r0, [r9]
 80062a8:	6918      	ldr	r0, [r3, #16]
 80062aa:	f7ff fd2b 	bl	8005d04 <__hi0bits>
 80062ae:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80062b2:	e7df      	b.n	8006274 <__d2b+0x70>
 80062b4:	0800747b 	.word	0x0800747b
 80062b8:	0800748c 	.word	0x0800748c

080062bc <_calloc_r>:
 80062bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80062be:	fba1 2402 	umull	r2, r4, r1, r2
 80062c2:	b94c      	cbnz	r4, 80062d8 <_calloc_r+0x1c>
 80062c4:	4611      	mov	r1, r2
 80062c6:	9201      	str	r2, [sp, #4]
 80062c8:	f000 f87a 	bl	80063c0 <_malloc_r>
 80062cc:	9a01      	ldr	r2, [sp, #4]
 80062ce:	4605      	mov	r5, r0
 80062d0:	b930      	cbnz	r0, 80062e0 <_calloc_r+0x24>
 80062d2:	4628      	mov	r0, r5
 80062d4:	b003      	add	sp, #12
 80062d6:	bd30      	pop	{r4, r5, pc}
 80062d8:	220c      	movs	r2, #12
 80062da:	6002      	str	r2, [r0, #0]
 80062dc:	2500      	movs	r5, #0
 80062de:	e7f8      	b.n	80062d2 <_calloc_r+0x16>
 80062e0:	4621      	mov	r1, r4
 80062e2:	f7fe f94d 	bl	8004580 <memset>
 80062e6:	e7f4      	b.n	80062d2 <_calloc_r+0x16>

080062e8 <_free_r>:
 80062e8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80062ea:	2900      	cmp	r1, #0
 80062ec:	d044      	beq.n	8006378 <_free_r+0x90>
 80062ee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80062f2:	9001      	str	r0, [sp, #4]
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	f1a1 0404 	sub.w	r4, r1, #4
 80062fa:	bfb8      	it	lt
 80062fc:	18e4      	addlt	r4, r4, r3
 80062fe:	f000 fa9b 	bl	8006838 <__malloc_lock>
 8006302:	4a1e      	ldr	r2, [pc, #120]	; (800637c <_free_r+0x94>)
 8006304:	9801      	ldr	r0, [sp, #4]
 8006306:	6813      	ldr	r3, [r2, #0]
 8006308:	b933      	cbnz	r3, 8006318 <_free_r+0x30>
 800630a:	6063      	str	r3, [r4, #4]
 800630c:	6014      	str	r4, [r2, #0]
 800630e:	b003      	add	sp, #12
 8006310:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006314:	f000 ba96 	b.w	8006844 <__malloc_unlock>
 8006318:	42a3      	cmp	r3, r4
 800631a:	d908      	bls.n	800632e <_free_r+0x46>
 800631c:	6825      	ldr	r5, [r4, #0]
 800631e:	1961      	adds	r1, r4, r5
 8006320:	428b      	cmp	r3, r1
 8006322:	bf01      	itttt	eq
 8006324:	6819      	ldreq	r1, [r3, #0]
 8006326:	685b      	ldreq	r3, [r3, #4]
 8006328:	1949      	addeq	r1, r1, r5
 800632a:	6021      	streq	r1, [r4, #0]
 800632c:	e7ed      	b.n	800630a <_free_r+0x22>
 800632e:	461a      	mov	r2, r3
 8006330:	685b      	ldr	r3, [r3, #4]
 8006332:	b10b      	cbz	r3, 8006338 <_free_r+0x50>
 8006334:	42a3      	cmp	r3, r4
 8006336:	d9fa      	bls.n	800632e <_free_r+0x46>
 8006338:	6811      	ldr	r1, [r2, #0]
 800633a:	1855      	adds	r5, r2, r1
 800633c:	42a5      	cmp	r5, r4
 800633e:	d10b      	bne.n	8006358 <_free_r+0x70>
 8006340:	6824      	ldr	r4, [r4, #0]
 8006342:	4421      	add	r1, r4
 8006344:	1854      	adds	r4, r2, r1
 8006346:	42a3      	cmp	r3, r4
 8006348:	6011      	str	r1, [r2, #0]
 800634a:	d1e0      	bne.n	800630e <_free_r+0x26>
 800634c:	681c      	ldr	r4, [r3, #0]
 800634e:	685b      	ldr	r3, [r3, #4]
 8006350:	6053      	str	r3, [r2, #4]
 8006352:	4421      	add	r1, r4
 8006354:	6011      	str	r1, [r2, #0]
 8006356:	e7da      	b.n	800630e <_free_r+0x26>
 8006358:	d902      	bls.n	8006360 <_free_r+0x78>
 800635a:	230c      	movs	r3, #12
 800635c:	6003      	str	r3, [r0, #0]
 800635e:	e7d6      	b.n	800630e <_free_r+0x26>
 8006360:	6825      	ldr	r5, [r4, #0]
 8006362:	1961      	adds	r1, r4, r5
 8006364:	428b      	cmp	r3, r1
 8006366:	bf04      	itt	eq
 8006368:	6819      	ldreq	r1, [r3, #0]
 800636a:	685b      	ldreq	r3, [r3, #4]
 800636c:	6063      	str	r3, [r4, #4]
 800636e:	bf04      	itt	eq
 8006370:	1949      	addeq	r1, r1, r5
 8006372:	6021      	streq	r1, [r4, #0]
 8006374:	6054      	str	r4, [r2, #4]
 8006376:	e7ca      	b.n	800630e <_free_r+0x26>
 8006378:	b003      	add	sp, #12
 800637a:	bd30      	pop	{r4, r5, pc}
 800637c:	2000053c 	.word	0x2000053c

08006380 <sbrk_aligned>:
 8006380:	b570      	push	{r4, r5, r6, lr}
 8006382:	4e0e      	ldr	r6, [pc, #56]	; (80063bc <sbrk_aligned+0x3c>)
 8006384:	460c      	mov	r4, r1
 8006386:	6831      	ldr	r1, [r6, #0]
 8006388:	4605      	mov	r5, r0
 800638a:	b911      	cbnz	r1, 8006392 <sbrk_aligned+0x12>
 800638c:	f000 f9e8 	bl	8006760 <_sbrk_r>
 8006390:	6030      	str	r0, [r6, #0]
 8006392:	4621      	mov	r1, r4
 8006394:	4628      	mov	r0, r5
 8006396:	f000 f9e3 	bl	8006760 <_sbrk_r>
 800639a:	1c43      	adds	r3, r0, #1
 800639c:	d00a      	beq.n	80063b4 <sbrk_aligned+0x34>
 800639e:	1cc4      	adds	r4, r0, #3
 80063a0:	f024 0403 	bic.w	r4, r4, #3
 80063a4:	42a0      	cmp	r0, r4
 80063a6:	d007      	beq.n	80063b8 <sbrk_aligned+0x38>
 80063a8:	1a21      	subs	r1, r4, r0
 80063aa:	4628      	mov	r0, r5
 80063ac:	f000 f9d8 	bl	8006760 <_sbrk_r>
 80063b0:	3001      	adds	r0, #1
 80063b2:	d101      	bne.n	80063b8 <sbrk_aligned+0x38>
 80063b4:	f04f 34ff 	mov.w	r4, #4294967295
 80063b8:	4620      	mov	r0, r4
 80063ba:	bd70      	pop	{r4, r5, r6, pc}
 80063bc:	20000540 	.word	0x20000540

080063c0 <_malloc_r>:
 80063c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80063c4:	1ccd      	adds	r5, r1, #3
 80063c6:	f025 0503 	bic.w	r5, r5, #3
 80063ca:	3508      	adds	r5, #8
 80063cc:	2d0c      	cmp	r5, #12
 80063ce:	bf38      	it	cc
 80063d0:	250c      	movcc	r5, #12
 80063d2:	2d00      	cmp	r5, #0
 80063d4:	4607      	mov	r7, r0
 80063d6:	db01      	blt.n	80063dc <_malloc_r+0x1c>
 80063d8:	42a9      	cmp	r1, r5
 80063da:	d905      	bls.n	80063e8 <_malloc_r+0x28>
 80063dc:	230c      	movs	r3, #12
 80063de:	603b      	str	r3, [r7, #0]
 80063e0:	2600      	movs	r6, #0
 80063e2:	4630      	mov	r0, r6
 80063e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80063e8:	4e2e      	ldr	r6, [pc, #184]	; (80064a4 <_malloc_r+0xe4>)
 80063ea:	f000 fa25 	bl	8006838 <__malloc_lock>
 80063ee:	6833      	ldr	r3, [r6, #0]
 80063f0:	461c      	mov	r4, r3
 80063f2:	bb34      	cbnz	r4, 8006442 <_malloc_r+0x82>
 80063f4:	4629      	mov	r1, r5
 80063f6:	4638      	mov	r0, r7
 80063f8:	f7ff ffc2 	bl	8006380 <sbrk_aligned>
 80063fc:	1c43      	adds	r3, r0, #1
 80063fe:	4604      	mov	r4, r0
 8006400:	d14d      	bne.n	800649e <_malloc_r+0xde>
 8006402:	6834      	ldr	r4, [r6, #0]
 8006404:	4626      	mov	r6, r4
 8006406:	2e00      	cmp	r6, #0
 8006408:	d140      	bne.n	800648c <_malloc_r+0xcc>
 800640a:	6823      	ldr	r3, [r4, #0]
 800640c:	4631      	mov	r1, r6
 800640e:	4638      	mov	r0, r7
 8006410:	eb04 0803 	add.w	r8, r4, r3
 8006414:	f000 f9a4 	bl	8006760 <_sbrk_r>
 8006418:	4580      	cmp	r8, r0
 800641a:	d13a      	bne.n	8006492 <_malloc_r+0xd2>
 800641c:	6821      	ldr	r1, [r4, #0]
 800641e:	3503      	adds	r5, #3
 8006420:	1a6d      	subs	r5, r5, r1
 8006422:	f025 0503 	bic.w	r5, r5, #3
 8006426:	3508      	adds	r5, #8
 8006428:	2d0c      	cmp	r5, #12
 800642a:	bf38      	it	cc
 800642c:	250c      	movcc	r5, #12
 800642e:	4629      	mov	r1, r5
 8006430:	4638      	mov	r0, r7
 8006432:	f7ff ffa5 	bl	8006380 <sbrk_aligned>
 8006436:	3001      	adds	r0, #1
 8006438:	d02b      	beq.n	8006492 <_malloc_r+0xd2>
 800643a:	6823      	ldr	r3, [r4, #0]
 800643c:	442b      	add	r3, r5
 800643e:	6023      	str	r3, [r4, #0]
 8006440:	e00e      	b.n	8006460 <_malloc_r+0xa0>
 8006442:	6822      	ldr	r2, [r4, #0]
 8006444:	1b52      	subs	r2, r2, r5
 8006446:	d41e      	bmi.n	8006486 <_malloc_r+0xc6>
 8006448:	2a0b      	cmp	r2, #11
 800644a:	d916      	bls.n	800647a <_malloc_r+0xba>
 800644c:	1961      	adds	r1, r4, r5
 800644e:	42a3      	cmp	r3, r4
 8006450:	6025      	str	r5, [r4, #0]
 8006452:	bf18      	it	ne
 8006454:	6059      	strne	r1, [r3, #4]
 8006456:	6863      	ldr	r3, [r4, #4]
 8006458:	bf08      	it	eq
 800645a:	6031      	streq	r1, [r6, #0]
 800645c:	5162      	str	r2, [r4, r5]
 800645e:	604b      	str	r3, [r1, #4]
 8006460:	4638      	mov	r0, r7
 8006462:	f104 060b 	add.w	r6, r4, #11
 8006466:	f000 f9ed 	bl	8006844 <__malloc_unlock>
 800646a:	f026 0607 	bic.w	r6, r6, #7
 800646e:	1d23      	adds	r3, r4, #4
 8006470:	1af2      	subs	r2, r6, r3
 8006472:	d0b6      	beq.n	80063e2 <_malloc_r+0x22>
 8006474:	1b9b      	subs	r3, r3, r6
 8006476:	50a3      	str	r3, [r4, r2]
 8006478:	e7b3      	b.n	80063e2 <_malloc_r+0x22>
 800647a:	6862      	ldr	r2, [r4, #4]
 800647c:	42a3      	cmp	r3, r4
 800647e:	bf0c      	ite	eq
 8006480:	6032      	streq	r2, [r6, #0]
 8006482:	605a      	strne	r2, [r3, #4]
 8006484:	e7ec      	b.n	8006460 <_malloc_r+0xa0>
 8006486:	4623      	mov	r3, r4
 8006488:	6864      	ldr	r4, [r4, #4]
 800648a:	e7b2      	b.n	80063f2 <_malloc_r+0x32>
 800648c:	4634      	mov	r4, r6
 800648e:	6876      	ldr	r6, [r6, #4]
 8006490:	e7b9      	b.n	8006406 <_malloc_r+0x46>
 8006492:	230c      	movs	r3, #12
 8006494:	603b      	str	r3, [r7, #0]
 8006496:	4638      	mov	r0, r7
 8006498:	f000 f9d4 	bl	8006844 <__malloc_unlock>
 800649c:	e7a1      	b.n	80063e2 <_malloc_r+0x22>
 800649e:	6025      	str	r5, [r4, #0]
 80064a0:	e7de      	b.n	8006460 <_malloc_r+0xa0>
 80064a2:	bf00      	nop
 80064a4:	2000053c 	.word	0x2000053c

080064a8 <__ssputs_r>:
 80064a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064ac:	688e      	ldr	r6, [r1, #8]
 80064ae:	429e      	cmp	r6, r3
 80064b0:	4682      	mov	sl, r0
 80064b2:	460c      	mov	r4, r1
 80064b4:	4690      	mov	r8, r2
 80064b6:	461f      	mov	r7, r3
 80064b8:	d838      	bhi.n	800652c <__ssputs_r+0x84>
 80064ba:	898a      	ldrh	r2, [r1, #12]
 80064bc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80064c0:	d032      	beq.n	8006528 <__ssputs_r+0x80>
 80064c2:	6825      	ldr	r5, [r4, #0]
 80064c4:	6909      	ldr	r1, [r1, #16]
 80064c6:	eba5 0901 	sub.w	r9, r5, r1
 80064ca:	6965      	ldr	r5, [r4, #20]
 80064cc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80064d0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80064d4:	3301      	adds	r3, #1
 80064d6:	444b      	add	r3, r9
 80064d8:	106d      	asrs	r5, r5, #1
 80064da:	429d      	cmp	r5, r3
 80064dc:	bf38      	it	cc
 80064de:	461d      	movcc	r5, r3
 80064e0:	0553      	lsls	r3, r2, #21
 80064e2:	d531      	bpl.n	8006548 <__ssputs_r+0xa0>
 80064e4:	4629      	mov	r1, r5
 80064e6:	f7ff ff6b 	bl	80063c0 <_malloc_r>
 80064ea:	4606      	mov	r6, r0
 80064ec:	b950      	cbnz	r0, 8006504 <__ssputs_r+0x5c>
 80064ee:	230c      	movs	r3, #12
 80064f0:	f8ca 3000 	str.w	r3, [sl]
 80064f4:	89a3      	ldrh	r3, [r4, #12]
 80064f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80064fa:	81a3      	strh	r3, [r4, #12]
 80064fc:	f04f 30ff 	mov.w	r0, #4294967295
 8006500:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006504:	6921      	ldr	r1, [r4, #16]
 8006506:	464a      	mov	r2, r9
 8006508:	f7fe f82c 	bl	8004564 <memcpy>
 800650c:	89a3      	ldrh	r3, [r4, #12]
 800650e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006512:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006516:	81a3      	strh	r3, [r4, #12]
 8006518:	6126      	str	r6, [r4, #16]
 800651a:	6165      	str	r5, [r4, #20]
 800651c:	444e      	add	r6, r9
 800651e:	eba5 0509 	sub.w	r5, r5, r9
 8006522:	6026      	str	r6, [r4, #0]
 8006524:	60a5      	str	r5, [r4, #8]
 8006526:	463e      	mov	r6, r7
 8006528:	42be      	cmp	r6, r7
 800652a:	d900      	bls.n	800652e <__ssputs_r+0x86>
 800652c:	463e      	mov	r6, r7
 800652e:	6820      	ldr	r0, [r4, #0]
 8006530:	4632      	mov	r2, r6
 8006532:	4641      	mov	r1, r8
 8006534:	f000 f966 	bl	8006804 <memmove>
 8006538:	68a3      	ldr	r3, [r4, #8]
 800653a:	1b9b      	subs	r3, r3, r6
 800653c:	60a3      	str	r3, [r4, #8]
 800653e:	6823      	ldr	r3, [r4, #0]
 8006540:	4433      	add	r3, r6
 8006542:	6023      	str	r3, [r4, #0]
 8006544:	2000      	movs	r0, #0
 8006546:	e7db      	b.n	8006500 <__ssputs_r+0x58>
 8006548:	462a      	mov	r2, r5
 800654a:	f000 f981 	bl	8006850 <_realloc_r>
 800654e:	4606      	mov	r6, r0
 8006550:	2800      	cmp	r0, #0
 8006552:	d1e1      	bne.n	8006518 <__ssputs_r+0x70>
 8006554:	6921      	ldr	r1, [r4, #16]
 8006556:	4650      	mov	r0, sl
 8006558:	f7ff fec6 	bl	80062e8 <_free_r>
 800655c:	e7c7      	b.n	80064ee <__ssputs_r+0x46>
	...

08006560 <_svfiprintf_r>:
 8006560:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006564:	4698      	mov	r8, r3
 8006566:	898b      	ldrh	r3, [r1, #12]
 8006568:	061b      	lsls	r3, r3, #24
 800656a:	b09d      	sub	sp, #116	; 0x74
 800656c:	4607      	mov	r7, r0
 800656e:	460d      	mov	r5, r1
 8006570:	4614      	mov	r4, r2
 8006572:	d50e      	bpl.n	8006592 <_svfiprintf_r+0x32>
 8006574:	690b      	ldr	r3, [r1, #16]
 8006576:	b963      	cbnz	r3, 8006592 <_svfiprintf_r+0x32>
 8006578:	2140      	movs	r1, #64	; 0x40
 800657a:	f7ff ff21 	bl	80063c0 <_malloc_r>
 800657e:	6028      	str	r0, [r5, #0]
 8006580:	6128      	str	r0, [r5, #16]
 8006582:	b920      	cbnz	r0, 800658e <_svfiprintf_r+0x2e>
 8006584:	230c      	movs	r3, #12
 8006586:	603b      	str	r3, [r7, #0]
 8006588:	f04f 30ff 	mov.w	r0, #4294967295
 800658c:	e0d1      	b.n	8006732 <_svfiprintf_r+0x1d2>
 800658e:	2340      	movs	r3, #64	; 0x40
 8006590:	616b      	str	r3, [r5, #20]
 8006592:	2300      	movs	r3, #0
 8006594:	9309      	str	r3, [sp, #36]	; 0x24
 8006596:	2320      	movs	r3, #32
 8006598:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800659c:	f8cd 800c 	str.w	r8, [sp, #12]
 80065a0:	2330      	movs	r3, #48	; 0x30
 80065a2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800674c <_svfiprintf_r+0x1ec>
 80065a6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80065aa:	f04f 0901 	mov.w	r9, #1
 80065ae:	4623      	mov	r3, r4
 80065b0:	469a      	mov	sl, r3
 80065b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80065b6:	b10a      	cbz	r2, 80065bc <_svfiprintf_r+0x5c>
 80065b8:	2a25      	cmp	r2, #37	; 0x25
 80065ba:	d1f9      	bne.n	80065b0 <_svfiprintf_r+0x50>
 80065bc:	ebba 0b04 	subs.w	fp, sl, r4
 80065c0:	d00b      	beq.n	80065da <_svfiprintf_r+0x7a>
 80065c2:	465b      	mov	r3, fp
 80065c4:	4622      	mov	r2, r4
 80065c6:	4629      	mov	r1, r5
 80065c8:	4638      	mov	r0, r7
 80065ca:	f7ff ff6d 	bl	80064a8 <__ssputs_r>
 80065ce:	3001      	adds	r0, #1
 80065d0:	f000 80aa 	beq.w	8006728 <_svfiprintf_r+0x1c8>
 80065d4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80065d6:	445a      	add	r2, fp
 80065d8:	9209      	str	r2, [sp, #36]	; 0x24
 80065da:	f89a 3000 	ldrb.w	r3, [sl]
 80065de:	2b00      	cmp	r3, #0
 80065e0:	f000 80a2 	beq.w	8006728 <_svfiprintf_r+0x1c8>
 80065e4:	2300      	movs	r3, #0
 80065e6:	f04f 32ff 	mov.w	r2, #4294967295
 80065ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80065ee:	f10a 0a01 	add.w	sl, sl, #1
 80065f2:	9304      	str	r3, [sp, #16]
 80065f4:	9307      	str	r3, [sp, #28]
 80065f6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80065fa:	931a      	str	r3, [sp, #104]	; 0x68
 80065fc:	4654      	mov	r4, sl
 80065fe:	2205      	movs	r2, #5
 8006600:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006604:	4851      	ldr	r0, [pc, #324]	; (800674c <_svfiprintf_r+0x1ec>)
 8006606:	f7f9 fe0b 	bl	8000220 <memchr>
 800660a:	9a04      	ldr	r2, [sp, #16]
 800660c:	b9d8      	cbnz	r0, 8006646 <_svfiprintf_r+0xe6>
 800660e:	06d0      	lsls	r0, r2, #27
 8006610:	bf44      	itt	mi
 8006612:	2320      	movmi	r3, #32
 8006614:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006618:	0711      	lsls	r1, r2, #28
 800661a:	bf44      	itt	mi
 800661c:	232b      	movmi	r3, #43	; 0x2b
 800661e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006622:	f89a 3000 	ldrb.w	r3, [sl]
 8006626:	2b2a      	cmp	r3, #42	; 0x2a
 8006628:	d015      	beq.n	8006656 <_svfiprintf_r+0xf6>
 800662a:	9a07      	ldr	r2, [sp, #28]
 800662c:	4654      	mov	r4, sl
 800662e:	2000      	movs	r0, #0
 8006630:	f04f 0c0a 	mov.w	ip, #10
 8006634:	4621      	mov	r1, r4
 8006636:	f811 3b01 	ldrb.w	r3, [r1], #1
 800663a:	3b30      	subs	r3, #48	; 0x30
 800663c:	2b09      	cmp	r3, #9
 800663e:	d94e      	bls.n	80066de <_svfiprintf_r+0x17e>
 8006640:	b1b0      	cbz	r0, 8006670 <_svfiprintf_r+0x110>
 8006642:	9207      	str	r2, [sp, #28]
 8006644:	e014      	b.n	8006670 <_svfiprintf_r+0x110>
 8006646:	eba0 0308 	sub.w	r3, r0, r8
 800664a:	fa09 f303 	lsl.w	r3, r9, r3
 800664e:	4313      	orrs	r3, r2
 8006650:	9304      	str	r3, [sp, #16]
 8006652:	46a2      	mov	sl, r4
 8006654:	e7d2      	b.n	80065fc <_svfiprintf_r+0x9c>
 8006656:	9b03      	ldr	r3, [sp, #12]
 8006658:	1d19      	adds	r1, r3, #4
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	9103      	str	r1, [sp, #12]
 800665e:	2b00      	cmp	r3, #0
 8006660:	bfbb      	ittet	lt
 8006662:	425b      	neglt	r3, r3
 8006664:	f042 0202 	orrlt.w	r2, r2, #2
 8006668:	9307      	strge	r3, [sp, #28]
 800666a:	9307      	strlt	r3, [sp, #28]
 800666c:	bfb8      	it	lt
 800666e:	9204      	strlt	r2, [sp, #16]
 8006670:	7823      	ldrb	r3, [r4, #0]
 8006672:	2b2e      	cmp	r3, #46	; 0x2e
 8006674:	d10c      	bne.n	8006690 <_svfiprintf_r+0x130>
 8006676:	7863      	ldrb	r3, [r4, #1]
 8006678:	2b2a      	cmp	r3, #42	; 0x2a
 800667a:	d135      	bne.n	80066e8 <_svfiprintf_r+0x188>
 800667c:	9b03      	ldr	r3, [sp, #12]
 800667e:	1d1a      	adds	r2, r3, #4
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	9203      	str	r2, [sp, #12]
 8006684:	2b00      	cmp	r3, #0
 8006686:	bfb8      	it	lt
 8006688:	f04f 33ff 	movlt.w	r3, #4294967295
 800668c:	3402      	adds	r4, #2
 800668e:	9305      	str	r3, [sp, #20]
 8006690:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800675c <_svfiprintf_r+0x1fc>
 8006694:	7821      	ldrb	r1, [r4, #0]
 8006696:	2203      	movs	r2, #3
 8006698:	4650      	mov	r0, sl
 800669a:	f7f9 fdc1 	bl	8000220 <memchr>
 800669e:	b140      	cbz	r0, 80066b2 <_svfiprintf_r+0x152>
 80066a0:	2340      	movs	r3, #64	; 0x40
 80066a2:	eba0 000a 	sub.w	r0, r0, sl
 80066a6:	fa03 f000 	lsl.w	r0, r3, r0
 80066aa:	9b04      	ldr	r3, [sp, #16]
 80066ac:	4303      	orrs	r3, r0
 80066ae:	3401      	adds	r4, #1
 80066b0:	9304      	str	r3, [sp, #16]
 80066b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80066b6:	4826      	ldr	r0, [pc, #152]	; (8006750 <_svfiprintf_r+0x1f0>)
 80066b8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80066bc:	2206      	movs	r2, #6
 80066be:	f7f9 fdaf 	bl	8000220 <memchr>
 80066c2:	2800      	cmp	r0, #0
 80066c4:	d038      	beq.n	8006738 <_svfiprintf_r+0x1d8>
 80066c6:	4b23      	ldr	r3, [pc, #140]	; (8006754 <_svfiprintf_r+0x1f4>)
 80066c8:	bb1b      	cbnz	r3, 8006712 <_svfiprintf_r+0x1b2>
 80066ca:	9b03      	ldr	r3, [sp, #12]
 80066cc:	3307      	adds	r3, #7
 80066ce:	f023 0307 	bic.w	r3, r3, #7
 80066d2:	3308      	adds	r3, #8
 80066d4:	9303      	str	r3, [sp, #12]
 80066d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066d8:	4433      	add	r3, r6
 80066da:	9309      	str	r3, [sp, #36]	; 0x24
 80066dc:	e767      	b.n	80065ae <_svfiprintf_r+0x4e>
 80066de:	fb0c 3202 	mla	r2, ip, r2, r3
 80066e2:	460c      	mov	r4, r1
 80066e4:	2001      	movs	r0, #1
 80066e6:	e7a5      	b.n	8006634 <_svfiprintf_r+0xd4>
 80066e8:	2300      	movs	r3, #0
 80066ea:	3401      	adds	r4, #1
 80066ec:	9305      	str	r3, [sp, #20]
 80066ee:	4619      	mov	r1, r3
 80066f0:	f04f 0c0a 	mov.w	ip, #10
 80066f4:	4620      	mov	r0, r4
 80066f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80066fa:	3a30      	subs	r2, #48	; 0x30
 80066fc:	2a09      	cmp	r2, #9
 80066fe:	d903      	bls.n	8006708 <_svfiprintf_r+0x1a8>
 8006700:	2b00      	cmp	r3, #0
 8006702:	d0c5      	beq.n	8006690 <_svfiprintf_r+0x130>
 8006704:	9105      	str	r1, [sp, #20]
 8006706:	e7c3      	b.n	8006690 <_svfiprintf_r+0x130>
 8006708:	fb0c 2101 	mla	r1, ip, r1, r2
 800670c:	4604      	mov	r4, r0
 800670e:	2301      	movs	r3, #1
 8006710:	e7f0      	b.n	80066f4 <_svfiprintf_r+0x194>
 8006712:	ab03      	add	r3, sp, #12
 8006714:	9300      	str	r3, [sp, #0]
 8006716:	462a      	mov	r2, r5
 8006718:	4b0f      	ldr	r3, [pc, #60]	; (8006758 <_svfiprintf_r+0x1f8>)
 800671a:	a904      	add	r1, sp, #16
 800671c:	4638      	mov	r0, r7
 800671e:	f7fd ffd7 	bl	80046d0 <_printf_float>
 8006722:	1c42      	adds	r2, r0, #1
 8006724:	4606      	mov	r6, r0
 8006726:	d1d6      	bne.n	80066d6 <_svfiprintf_r+0x176>
 8006728:	89ab      	ldrh	r3, [r5, #12]
 800672a:	065b      	lsls	r3, r3, #25
 800672c:	f53f af2c 	bmi.w	8006588 <_svfiprintf_r+0x28>
 8006730:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006732:	b01d      	add	sp, #116	; 0x74
 8006734:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006738:	ab03      	add	r3, sp, #12
 800673a:	9300      	str	r3, [sp, #0]
 800673c:	462a      	mov	r2, r5
 800673e:	4b06      	ldr	r3, [pc, #24]	; (8006758 <_svfiprintf_r+0x1f8>)
 8006740:	a904      	add	r1, sp, #16
 8006742:	4638      	mov	r0, r7
 8006744:	f7fe fa68 	bl	8004c18 <_printf_i>
 8006748:	e7eb      	b.n	8006722 <_svfiprintf_r+0x1c2>
 800674a:	bf00      	nop
 800674c:	080075e4 	.word	0x080075e4
 8006750:	080075ee 	.word	0x080075ee
 8006754:	080046d1 	.word	0x080046d1
 8006758:	080064a9 	.word	0x080064a9
 800675c:	080075ea 	.word	0x080075ea

08006760 <_sbrk_r>:
 8006760:	b538      	push	{r3, r4, r5, lr}
 8006762:	4d06      	ldr	r5, [pc, #24]	; (800677c <_sbrk_r+0x1c>)
 8006764:	2300      	movs	r3, #0
 8006766:	4604      	mov	r4, r0
 8006768:	4608      	mov	r0, r1
 800676a:	602b      	str	r3, [r5, #0]
 800676c:	f7fb fa0c 	bl	8001b88 <_sbrk>
 8006770:	1c43      	adds	r3, r0, #1
 8006772:	d102      	bne.n	800677a <_sbrk_r+0x1a>
 8006774:	682b      	ldr	r3, [r5, #0]
 8006776:	b103      	cbz	r3, 800677a <_sbrk_r+0x1a>
 8006778:	6023      	str	r3, [r4, #0]
 800677a:	bd38      	pop	{r3, r4, r5, pc}
 800677c:	20000544 	.word	0x20000544

08006780 <__assert_func>:
 8006780:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006782:	4614      	mov	r4, r2
 8006784:	461a      	mov	r2, r3
 8006786:	4b09      	ldr	r3, [pc, #36]	; (80067ac <__assert_func+0x2c>)
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	4605      	mov	r5, r0
 800678c:	68d8      	ldr	r0, [r3, #12]
 800678e:	b14c      	cbz	r4, 80067a4 <__assert_func+0x24>
 8006790:	4b07      	ldr	r3, [pc, #28]	; (80067b0 <__assert_func+0x30>)
 8006792:	9100      	str	r1, [sp, #0]
 8006794:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006798:	4906      	ldr	r1, [pc, #24]	; (80067b4 <__assert_func+0x34>)
 800679a:	462b      	mov	r3, r5
 800679c:	f000 f80e 	bl	80067bc <fiprintf>
 80067a0:	f000 faac 	bl	8006cfc <abort>
 80067a4:	4b04      	ldr	r3, [pc, #16]	; (80067b8 <__assert_func+0x38>)
 80067a6:	461c      	mov	r4, r3
 80067a8:	e7f3      	b.n	8006792 <__assert_func+0x12>
 80067aa:	bf00      	nop
 80067ac:	2000000c 	.word	0x2000000c
 80067b0:	080075f5 	.word	0x080075f5
 80067b4:	08007602 	.word	0x08007602
 80067b8:	08007630 	.word	0x08007630

080067bc <fiprintf>:
 80067bc:	b40e      	push	{r1, r2, r3}
 80067be:	b503      	push	{r0, r1, lr}
 80067c0:	4601      	mov	r1, r0
 80067c2:	ab03      	add	r3, sp, #12
 80067c4:	4805      	ldr	r0, [pc, #20]	; (80067dc <fiprintf+0x20>)
 80067c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80067ca:	6800      	ldr	r0, [r0, #0]
 80067cc:	9301      	str	r3, [sp, #4]
 80067ce:	f000 f897 	bl	8006900 <_vfiprintf_r>
 80067d2:	b002      	add	sp, #8
 80067d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80067d8:	b003      	add	sp, #12
 80067da:	4770      	bx	lr
 80067dc:	2000000c 	.word	0x2000000c

080067e0 <__ascii_mbtowc>:
 80067e0:	b082      	sub	sp, #8
 80067e2:	b901      	cbnz	r1, 80067e6 <__ascii_mbtowc+0x6>
 80067e4:	a901      	add	r1, sp, #4
 80067e6:	b142      	cbz	r2, 80067fa <__ascii_mbtowc+0x1a>
 80067e8:	b14b      	cbz	r3, 80067fe <__ascii_mbtowc+0x1e>
 80067ea:	7813      	ldrb	r3, [r2, #0]
 80067ec:	600b      	str	r3, [r1, #0]
 80067ee:	7812      	ldrb	r2, [r2, #0]
 80067f0:	1e10      	subs	r0, r2, #0
 80067f2:	bf18      	it	ne
 80067f4:	2001      	movne	r0, #1
 80067f6:	b002      	add	sp, #8
 80067f8:	4770      	bx	lr
 80067fa:	4610      	mov	r0, r2
 80067fc:	e7fb      	b.n	80067f6 <__ascii_mbtowc+0x16>
 80067fe:	f06f 0001 	mvn.w	r0, #1
 8006802:	e7f8      	b.n	80067f6 <__ascii_mbtowc+0x16>

08006804 <memmove>:
 8006804:	4288      	cmp	r0, r1
 8006806:	b510      	push	{r4, lr}
 8006808:	eb01 0402 	add.w	r4, r1, r2
 800680c:	d902      	bls.n	8006814 <memmove+0x10>
 800680e:	4284      	cmp	r4, r0
 8006810:	4623      	mov	r3, r4
 8006812:	d807      	bhi.n	8006824 <memmove+0x20>
 8006814:	1e43      	subs	r3, r0, #1
 8006816:	42a1      	cmp	r1, r4
 8006818:	d008      	beq.n	800682c <memmove+0x28>
 800681a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800681e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006822:	e7f8      	b.n	8006816 <memmove+0x12>
 8006824:	4402      	add	r2, r0
 8006826:	4601      	mov	r1, r0
 8006828:	428a      	cmp	r2, r1
 800682a:	d100      	bne.n	800682e <memmove+0x2a>
 800682c:	bd10      	pop	{r4, pc}
 800682e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006832:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006836:	e7f7      	b.n	8006828 <memmove+0x24>

08006838 <__malloc_lock>:
 8006838:	4801      	ldr	r0, [pc, #4]	; (8006840 <__malloc_lock+0x8>)
 800683a:	f000 bc1f 	b.w	800707c <__retarget_lock_acquire_recursive>
 800683e:	bf00      	nop
 8006840:	20000548 	.word	0x20000548

08006844 <__malloc_unlock>:
 8006844:	4801      	ldr	r0, [pc, #4]	; (800684c <__malloc_unlock+0x8>)
 8006846:	f000 bc1a 	b.w	800707e <__retarget_lock_release_recursive>
 800684a:	bf00      	nop
 800684c:	20000548 	.word	0x20000548

08006850 <_realloc_r>:
 8006850:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006854:	4680      	mov	r8, r0
 8006856:	4614      	mov	r4, r2
 8006858:	460e      	mov	r6, r1
 800685a:	b921      	cbnz	r1, 8006866 <_realloc_r+0x16>
 800685c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006860:	4611      	mov	r1, r2
 8006862:	f7ff bdad 	b.w	80063c0 <_malloc_r>
 8006866:	b92a      	cbnz	r2, 8006874 <_realloc_r+0x24>
 8006868:	f7ff fd3e 	bl	80062e8 <_free_r>
 800686c:	4625      	mov	r5, r4
 800686e:	4628      	mov	r0, r5
 8006870:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006874:	f000 fc6a 	bl	800714c <_malloc_usable_size_r>
 8006878:	4284      	cmp	r4, r0
 800687a:	4607      	mov	r7, r0
 800687c:	d802      	bhi.n	8006884 <_realloc_r+0x34>
 800687e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006882:	d812      	bhi.n	80068aa <_realloc_r+0x5a>
 8006884:	4621      	mov	r1, r4
 8006886:	4640      	mov	r0, r8
 8006888:	f7ff fd9a 	bl	80063c0 <_malloc_r>
 800688c:	4605      	mov	r5, r0
 800688e:	2800      	cmp	r0, #0
 8006890:	d0ed      	beq.n	800686e <_realloc_r+0x1e>
 8006892:	42bc      	cmp	r4, r7
 8006894:	4622      	mov	r2, r4
 8006896:	4631      	mov	r1, r6
 8006898:	bf28      	it	cs
 800689a:	463a      	movcs	r2, r7
 800689c:	f7fd fe62 	bl	8004564 <memcpy>
 80068a0:	4631      	mov	r1, r6
 80068a2:	4640      	mov	r0, r8
 80068a4:	f7ff fd20 	bl	80062e8 <_free_r>
 80068a8:	e7e1      	b.n	800686e <_realloc_r+0x1e>
 80068aa:	4635      	mov	r5, r6
 80068ac:	e7df      	b.n	800686e <_realloc_r+0x1e>

080068ae <__sfputc_r>:
 80068ae:	6893      	ldr	r3, [r2, #8]
 80068b0:	3b01      	subs	r3, #1
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	b410      	push	{r4}
 80068b6:	6093      	str	r3, [r2, #8]
 80068b8:	da08      	bge.n	80068cc <__sfputc_r+0x1e>
 80068ba:	6994      	ldr	r4, [r2, #24]
 80068bc:	42a3      	cmp	r3, r4
 80068be:	db01      	blt.n	80068c4 <__sfputc_r+0x16>
 80068c0:	290a      	cmp	r1, #10
 80068c2:	d103      	bne.n	80068cc <__sfputc_r+0x1e>
 80068c4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80068c8:	f000 b94a 	b.w	8006b60 <__swbuf_r>
 80068cc:	6813      	ldr	r3, [r2, #0]
 80068ce:	1c58      	adds	r0, r3, #1
 80068d0:	6010      	str	r0, [r2, #0]
 80068d2:	7019      	strb	r1, [r3, #0]
 80068d4:	4608      	mov	r0, r1
 80068d6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80068da:	4770      	bx	lr

080068dc <__sfputs_r>:
 80068dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068de:	4606      	mov	r6, r0
 80068e0:	460f      	mov	r7, r1
 80068e2:	4614      	mov	r4, r2
 80068e4:	18d5      	adds	r5, r2, r3
 80068e6:	42ac      	cmp	r4, r5
 80068e8:	d101      	bne.n	80068ee <__sfputs_r+0x12>
 80068ea:	2000      	movs	r0, #0
 80068ec:	e007      	b.n	80068fe <__sfputs_r+0x22>
 80068ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80068f2:	463a      	mov	r2, r7
 80068f4:	4630      	mov	r0, r6
 80068f6:	f7ff ffda 	bl	80068ae <__sfputc_r>
 80068fa:	1c43      	adds	r3, r0, #1
 80068fc:	d1f3      	bne.n	80068e6 <__sfputs_r+0xa>
 80068fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006900 <_vfiprintf_r>:
 8006900:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006904:	460d      	mov	r5, r1
 8006906:	b09d      	sub	sp, #116	; 0x74
 8006908:	4614      	mov	r4, r2
 800690a:	4698      	mov	r8, r3
 800690c:	4606      	mov	r6, r0
 800690e:	b118      	cbz	r0, 8006918 <_vfiprintf_r+0x18>
 8006910:	6983      	ldr	r3, [r0, #24]
 8006912:	b90b      	cbnz	r3, 8006918 <_vfiprintf_r+0x18>
 8006914:	f000 fb14 	bl	8006f40 <__sinit>
 8006918:	4b89      	ldr	r3, [pc, #548]	; (8006b40 <_vfiprintf_r+0x240>)
 800691a:	429d      	cmp	r5, r3
 800691c:	d11b      	bne.n	8006956 <_vfiprintf_r+0x56>
 800691e:	6875      	ldr	r5, [r6, #4]
 8006920:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006922:	07d9      	lsls	r1, r3, #31
 8006924:	d405      	bmi.n	8006932 <_vfiprintf_r+0x32>
 8006926:	89ab      	ldrh	r3, [r5, #12]
 8006928:	059a      	lsls	r2, r3, #22
 800692a:	d402      	bmi.n	8006932 <_vfiprintf_r+0x32>
 800692c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800692e:	f000 fba5 	bl	800707c <__retarget_lock_acquire_recursive>
 8006932:	89ab      	ldrh	r3, [r5, #12]
 8006934:	071b      	lsls	r3, r3, #28
 8006936:	d501      	bpl.n	800693c <_vfiprintf_r+0x3c>
 8006938:	692b      	ldr	r3, [r5, #16]
 800693a:	b9eb      	cbnz	r3, 8006978 <_vfiprintf_r+0x78>
 800693c:	4629      	mov	r1, r5
 800693e:	4630      	mov	r0, r6
 8006940:	f000 f96e 	bl	8006c20 <__swsetup_r>
 8006944:	b1c0      	cbz	r0, 8006978 <_vfiprintf_r+0x78>
 8006946:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006948:	07dc      	lsls	r4, r3, #31
 800694a:	d50e      	bpl.n	800696a <_vfiprintf_r+0x6a>
 800694c:	f04f 30ff 	mov.w	r0, #4294967295
 8006950:	b01d      	add	sp, #116	; 0x74
 8006952:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006956:	4b7b      	ldr	r3, [pc, #492]	; (8006b44 <_vfiprintf_r+0x244>)
 8006958:	429d      	cmp	r5, r3
 800695a:	d101      	bne.n	8006960 <_vfiprintf_r+0x60>
 800695c:	68b5      	ldr	r5, [r6, #8]
 800695e:	e7df      	b.n	8006920 <_vfiprintf_r+0x20>
 8006960:	4b79      	ldr	r3, [pc, #484]	; (8006b48 <_vfiprintf_r+0x248>)
 8006962:	429d      	cmp	r5, r3
 8006964:	bf08      	it	eq
 8006966:	68f5      	ldreq	r5, [r6, #12]
 8006968:	e7da      	b.n	8006920 <_vfiprintf_r+0x20>
 800696a:	89ab      	ldrh	r3, [r5, #12]
 800696c:	0598      	lsls	r0, r3, #22
 800696e:	d4ed      	bmi.n	800694c <_vfiprintf_r+0x4c>
 8006970:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006972:	f000 fb84 	bl	800707e <__retarget_lock_release_recursive>
 8006976:	e7e9      	b.n	800694c <_vfiprintf_r+0x4c>
 8006978:	2300      	movs	r3, #0
 800697a:	9309      	str	r3, [sp, #36]	; 0x24
 800697c:	2320      	movs	r3, #32
 800697e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006982:	f8cd 800c 	str.w	r8, [sp, #12]
 8006986:	2330      	movs	r3, #48	; 0x30
 8006988:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006b4c <_vfiprintf_r+0x24c>
 800698c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006990:	f04f 0901 	mov.w	r9, #1
 8006994:	4623      	mov	r3, r4
 8006996:	469a      	mov	sl, r3
 8006998:	f813 2b01 	ldrb.w	r2, [r3], #1
 800699c:	b10a      	cbz	r2, 80069a2 <_vfiprintf_r+0xa2>
 800699e:	2a25      	cmp	r2, #37	; 0x25
 80069a0:	d1f9      	bne.n	8006996 <_vfiprintf_r+0x96>
 80069a2:	ebba 0b04 	subs.w	fp, sl, r4
 80069a6:	d00b      	beq.n	80069c0 <_vfiprintf_r+0xc0>
 80069a8:	465b      	mov	r3, fp
 80069aa:	4622      	mov	r2, r4
 80069ac:	4629      	mov	r1, r5
 80069ae:	4630      	mov	r0, r6
 80069b0:	f7ff ff94 	bl	80068dc <__sfputs_r>
 80069b4:	3001      	adds	r0, #1
 80069b6:	f000 80aa 	beq.w	8006b0e <_vfiprintf_r+0x20e>
 80069ba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80069bc:	445a      	add	r2, fp
 80069be:	9209      	str	r2, [sp, #36]	; 0x24
 80069c0:	f89a 3000 	ldrb.w	r3, [sl]
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	f000 80a2 	beq.w	8006b0e <_vfiprintf_r+0x20e>
 80069ca:	2300      	movs	r3, #0
 80069cc:	f04f 32ff 	mov.w	r2, #4294967295
 80069d0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80069d4:	f10a 0a01 	add.w	sl, sl, #1
 80069d8:	9304      	str	r3, [sp, #16]
 80069da:	9307      	str	r3, [sp, #28]
 80069dc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80069e0:	931a      	str	r3, [sp, #104]	; 0x68
 80069e2:	4654      	mov	r4, sl
 80069e4:	2205      	movs	r2, #5
 80069e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80069ea:	4858      	ldr	r0, [pc, #352]	; (8006b4c <_vfiprintf_r+0x24c>)
 80069ec:	f7f9 fc18 	bl	8000220 <memchr>
 80069f0:	9a04      	ldr	r2, [sp, #16]
 80069f2:	b9d8      	cbnz	r0, 8006a2c <_vfiprintf_r+0x12c>
 80069f4:	06d1      	lsls	r1, r2, #27
 80069f6:	bf44      	itt	mi
 80069f8:	2320      	movmi	r3, #32
 80069fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80069fe:	0713      	lsls	r3, r2, #28
 8006a00:	bf44      	itt	mi
 8006a02:	232b      	movmi	r3, #43	; 0x2b
 8006a04:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006a08:	f89a 3000 	ldrb.w	r3, [sl]
 8006a0c:	2b2a      	cmp	r3, #42	; 0x2a
 8006a0e:	d015      	beq.n	8006a3c <_vfiprintf_r+0x13c>
 8006a10:	9a07      	ldr	r2, [sp, #28]
 8006a12:	4654      	mov	r4, sl
 8006a14:	2000      	movs	r0, #0
 8006a16:	f04f 0c0a 	mov.w	ip, #10
 8006a1a:	4621      	mov	r1, r4
 8006a1c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006a20:	3b30      	subs	r3, #48	; 0x30
 8006a22:	2b09      	cmp	r3, #9
 8006a24:	d94e      	bls.n	8006ac4 <_vfiprintf_r+0x1c4>
 8006a26:	b1b0      	cbz	r0, 8006a56 <_vfiprintf_r+0x156>
 8006a28:	9207      	str	r2, [sp, #28]
 8006a2a:	e014      	b.n	8006a56 <_vfiprintf_r+0x156>
 8006a2c:	eba0 0308 	sub.w	r3, r0, r8
 8006a30:	fa09 f303 	lsl.w	r3, r9, r3
 8006a34:	4313      	orrs	r3, r2
 8006a36:	9304      	str	r3, [sp, #16]
 8006a38:	46a2      	mov	sl, r4
 8006a3a:	e7d2      	b.n	80069e2 <_vfiprintf_r+0xe2>
 8006a3c:	9b03      	ldr	r3, [sp, #12]
 8006a3e:	1d19      	adds	r1, r3, #4
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	9103      	str	r1, [sp, #12]
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	bfbb      	ittet	lt
 8006a48:	425b      	neglt	r3, r3
 8006a4a:	f042 0202 	orrlt.w	r2, r2, #2
 8006a4e:	9307      	strge	r3, [sp, #28]
 8006a50:	9307      	strlt	r3, [sp, #28]
 8006a52:	bfb8      	it	lt
 8006a54:	9204      	strlt	r2, [sp, #16]
 8006a56:	7823      	ldrb	r3, [r4, #0]
 8006a58:	2b2e      	cmp	r3, #46	; 0x2e
 8006a5a:	d10c      	bne.n	8006a76 <_vfiprintf_r+0x176>
 8006a5c:	7863      	ldrb	r3, [r4, #1]
 8006a5e:	2b2a      	cmp	r3, #42	; 0x2a
 8006a60:	d135      	bne.n	8006ace <_vfiprintf_r+0x1ce>
 8006a62:	9b03      	ldr	r3, [sp, #12]
 8006a64:	1d1a      	adds	r2, r3, #4
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	9203      	str	r2, [sp, #12]
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	bfb8      	it	lt
 8006a6e:	f04f 33ff 	movlt.w	r3, #4294967295
 8006a72:	3402      	adds	r4, #2
 8006a74:	9305      	str	r3, [sp, #20]
 8006a76:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006b5c <_vfiprintf_r+0x25c>
 8006a7a:	7821      	ldrb	r1, [r4, #0]
 8006a7c:	2203      	movs	r2, #3
 8006a7e:	4650      	mov	r0, sl
 8006a80:	f7f9 fbce 	bl	8000220 <memchr>
 8006a84:	b140      	cbz	r0, 8006a98 <_vfiprintf_r+0x198>
 8006a86:	2340      	movs	r3, #64	; 0x40
 8006a88:	eba0 000a 	sub.w	r0, r0, sl
 8006a8c:	fa03 f000 	lsl.w	r0, r3, r0
 8006a90:	9b04      	ldr	r3, [sp, #16]
 8006a92:	4303      	orrs	r3, r0
 8006a94:	3401      	adds	r4, #1
 8006a96:	9304      	str	r3, [sp, #16]
 8006a98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a9c:	482c      	ldr	r0, [pc, #176]	; (8006b50 <_vfiprintf_r+0x250>)
 8006a9e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006aa2:	2206      	movs	r2, #6
 8006aa4:	f7f9 fbbc 	bl	8000220 <memchr>
 8006aa8:	2800      	cmp	r0, #0
 8006aaa:	d03f      	beq.n	8006b2c <_vfiprintf_r+0x22c>
 8006aac:	4b29      	ldr	r3, [pc, #164]	; (8006b54 <_vfiprintf_r+0x254>)
 8006aae:	bb1b      	cbnz	r3, 8006af8 <_vfiprintf_r+0x1f8>
 8006ab0:	9b03      	ldr	r3, [sp, #12]
 8006ab2:	3307      	adds	r3, #7
 8006ab4:	f023 0307 	bic.w	r3, r3, #7
 8006ab8:	3308      	adds	r3, #8
 8006aba:	9303      	str	r3, [sp, #12]
 8006abc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006abe:	443b      	add	r3, r7
 8006ac0:	9309      	str	r3, [sp, #36]	; 0x24
 8006ac2:	e767      	b.n	8006994 <_vfiprintf_r+0x94>
 8006ac4:	fb0c 3202 	mla	r2, ip, r2, r3
 8006ac8:	460c      	mov	r4, r1
 8006aca:	2001      	movs	r0, #1
 8006acc:	e7a5      	b.n	8006a1a <_vfiprintf_r+0x11a>
 8006ace:	2300      	movs	r3, #0
 8006ad0:	3401      	adds	r4, #1
 8006ad2:	9305      	str	r3, [sp, #20]
 8006ad4:	4619      	mov	r1, r3
 8006ad6:	f04f 0c0a 	mov.w	ip, #10
 8006ada:	4620      	mov	r0, r4
 8006adc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006ae0:	3a30      	subs	r2, #48	; 0x30
 8006ae2:	2a09      	cmp	r2, #9
 8006ae4:	d903      	bls.n	8006aee <_vfiprintf_r+0x1ee>
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d0c5      	beq.n	8006a76 <_vfiprintf_r+0x176>
 8006aea:	9105      	str	r1, [sp, #20]
 8006aec:	e7c3      	b.n	8006a76 <_vfiprintf_r+0x176>
 8006aee:	fb0c 2101 	mla	r1, ip, r1, r2
 8006af2:	4604      	mov	r4, r0
 8006af4:	2301      	movs	r3, #1
 8006af6:	e7f0      	b.n	8006ada <_vfiprintf_r+0x1da>
 8006af8:	ab03      	add	r3, sp, #12
 8006afa:	9300      	str	r3, [sp, #0]
 8006afc:	462a      	mov	r2, r5
 8006afe:	4b16      	ldr	r3, [pc, #88]	; (8006b58 <_vfiprintf_r+0x258>)
 8006b00:	a904      	add	r1, sp, #16
 8006b02:	4630      	mov	r0, r6
 8006b04:	f7fd fde4 	bl	80046d0 <_printf_float>
 8006b08:	4607      	mov	r7, r0
 8006b0a:	1c78      	adds	r0, r7, #1
 8006b0c:	d1d6      	bne.n	8006abc <_vfiprintf_r+0x1bc>
 8006b0e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006b10:	07d9      	lsls	r1, r3, #31
 8006b12:	d405      	bmi.n	8006b20 <_vfiprintf_r+0x220>
 8006b14:	89ab      	ldrh	r3, [r5, #12]
 8006b16:	059a      	lsls	r2, r3, #22
 8006b18:	d402      	bmi.n	8006b20 <_vfiprintf_r+0x220>
 8006b1a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006b1c:	f000 faaf 	bl	800707e <__retarget_lock_release_recursive>
 8006b20:	89ab      	ldrh	r3, [r5, #12]
 8006b22:	065b      	lsls	r3, r3, #25
 8006b24:	f53f af12 	bmi.w	800694c <_vfiprintf_r+0x4c>
 8006b28:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006b2a:	e711      	b.n	8006950 <_vfiprintf_r+0x50>
 8006b2c:	ab03      	add	r3, sp, #12
 8006b2e:	9300      	str	r3, [sp, #0]
 8006b30:	462a      	mov	r2, r5
 8006b32:	4b09      	ldr	r3, [pc, #36]	; (8006b58 <_vfiprintf_r+0x258>)
 8006b34:	a904      	add	r1, sp, #16
 8006b36:	4630      	mov	r0, r6
 8006b38:	f7fe f86e 	bl	8004c18 <_printf_i>
 8006b3c:	e7e4      	b.n	8006b08 <_vfiprintf_r+0x208>
 8006b3e:	bf00      	nop
 8006b40:	0800775c 	.word	0x0800775c
 8006b44:	0800777c 	.word	0x0800777c
 8006b48:	0800773c 	.word	0x0800773c
 8006b4c:	080075e4 	.word	0x080075e4
 8006b50:	080075ee 	.word	0x080075ee
 8006b54:	080046d1 	.word	0x080046d1
 8006b58:	080068dd 	.word	0x080068dd
 8006b5c:	080075ea 	.word	0x080075ea

08006b60 <__swbuf_r>:
 8006b60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b62:	460e      	mov	r6, r1
 8006b64:	4614      	mov	r4, r2
 8006b66:	4605      	mov	r5, r0
 8006b68:	b118      	cbz	r0, 8006b72 <__swbuf_r+0x12>
 8006b6a:	6983      	ldr	r3, [r0, #24]
 8006b6c:	b90b      	cbnz	r3, 8006b72 <__swbuf_r+0x12>
 8006b6e:	f000 f9e7 	bl	8006f40 <__sinit>
 8006b72:	4b21      	ldr	r3, [pc, #132]	; (8006bf8 <__swbuf_r+0x98>)
 8006b74:	429c      	cmp	r4, r3
 8006b76:	d12b      	bne.n	8006bd0 <__swbuf_r+0x70>
 8006b78:	686c      	ldr	r4, [r5, #4]
 8006b7a:	69a3      	ldr	r3, [r4, #24]
 8006b7c:	60a3      	str	r3, [r4, #8]
 8006b7e:	89a3      	ldrh	r3, [r4, #12]
 8006b80:	071a      	lsls	r2, r3, #28
 8006b82:	d52f      	bpl.n	8006be4 <__swbuf_r+0x84>
 8006b84:	6923      	ldr	r3, [r4, #16]
 8006b86:	b36b      	cbz	r3, 8006be4 <__swbuf_r+0x84>
 8006b88:	6923      	ldr	r3, [r4, #16]
 8006b8a:	6820      	ldr	r0, [r4, #0]
 8006b8c:	1ac0      	subs	r0, r0, r3
 8006b8e:	6963      	ldr	r3, [r4, #20]
 8006b90:	b2f6      	uxtb	r6, r6
 8006b92:	4283      	cmp	r3, r0
 8006b94:	4637      	mov	r7, r6
 8006b96:	dc04      	bgt.n	8006ba2 <__swbuf_r+0x42>
 8006b98:	4621      	mov	r1, r4
 8006b9a:	4628      	mov	r0, r5
 8006b9c:	f000 f93c 	bl	8006e18 <_fflush_r>
 8006ba0:	bb30      	cbnz	r0, 8006bf0 <__swbuf_r+0x90>
 8006ba2:	68a3      	ldr	r3, [r4, #8]
 8006ba4:	3b01      	subs	r3, #1
 8006ba6:	60a3      	str	r3, [r4, #8]
 8006ba8:	6823      	ldr	r3, [r4, #0]
 8006baa:	1c5a      	adds	r2, r3, #1
 8006bac:	6022      	str	r2, [r4, #0]
 8006bae:	701e      	strb	r6, [r3, #0]
 8006bb0:	6963      	ldr	r3, [r4, #20]
 8006bb2:	3001      	adds	r0, #1
 8006bb4:	4283      	cmp	r3, r0
 8006bb6:	d004      	beq.n	8006bc2 <__swbuf_r+0x62>
 8006bb8:	89a3      	ldrh	r3, [r4, #12]
 8006bba:	07db      	lsls	r3, r3, #31
 8006bbc:	d506      	bpl.n	8006bcc <__swbuf_r+0x6c>
 8006bbe:	2e0a      	cmp	r6, #10
 8006bc0:	d104      	bne.n	8006bcc <__swbuf_r+0x6c>
 8006bc2:	4621      	mov	r1, r4
 8006bc4:	4628      	mov	r0, r5
 8006bc6:	f000 f927 	bl	8006e18 <_fflush_r>
 8006bca:	b988      	cbnz	r0, 8006bf0 <__swbuf_r+0x90>
 8006bcc:	4638      	mov	r0, r7
 8006bce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006bd0:	4b0a      	ldr	r3, [pc, #40]	; (8006bfc <__swbuf_r+0x9c>)
 8006bd2:	429c      	cmp	r4, r3
 8006bd4:	d101      	bne.n	8006bda <__swbuf_r+0x7a>
 8006bd6:	68ac      	ldr	r4, [r5, #8]
 8006bd8:	e7cf      	b.n	8006b7a <__swbuf_r+0x1a>
 8006bda:	4b09      	ldr	r3, [pc, #36]	; (8006c00 <__swbuf_r+0xa0>)
 8006bdc:	429c      	cmp	r4, r3
 8006bde:	bf08      	it	eq
 8006be0:	68ec      	ldreq	r4, [r5, #12]
 8006be2:	e7ca      	b.n	8006b7a <__swbuf_r+0x1a>
 8006be4:	4621      	mov	r1, r4
 8006be6:	4628      	mov	r0, r5
 8006be8:	f000 f81a 	bl	8006c20 <__swsetup_r>
 8006bec:	2800      	cmp	r0, #0
 8006bee:	d0cb      	beq.n	8006b88 <__swbuf_r+0x28>
 8006bf0:	f04f 37ff 	mov.w	r7, #4294967295
 8006bf4:	e7ea      	b.n	8006bcc <__swbuf_r+0x6c>
 8006bf6:	bf00      	nop
 8006bf8:	0800775c 	.word	0x0800775c
 8006bfc:	0800777c 	.word	0x0800777c
 8006c00:	0800773c 	.word	0x0800773c

08006c04 <__ascii_wctomb>:
 8006c04:	b149      	cbz	r1, 8006c1a <__ascii_wctomb+0x16>
 8006c06:	2aff      	cmp	r2, #255	; 0xff
 8006c08:	bf85      	ittet	hi
 8006c0a:	238a      	movhi	r3, #138	; 0x8a
 8006c0c:	6003      	strhi	r3, [r0, #0]
 8006c0e:	700a      	strbls	r2, [r1, #0]
 8006c10:	f04f 30ff 	movhi.w	r0, #4294967295
 8006c14:	bf98      	it	ls
 8006c16:	2001      	movls	r0, #1
 8006c18:	4770      	bx	lr
 8006c1a:	4608      	mov	r0, r1
 8006c1c:	4770      	bx	lr
	...

08006c20 <__swsetup_r>:
 8006c20:	4b32      	ldr	r3, [pc, #200]	; (8006cec <__swsetup_r+0xcc>)
 8006c22:	b570      	push	{r4, r5, r6, lr}
 8006c24:	681d      	ldr	r5, [r3, #0]
 8006c26:	4606      	mov	r6, r0
 8006c28:	460c      	mov	r4, r1
 8006c2a:	b125      	cbz	r5, 8006c36 <__swsetup_r+0x16>
 8006c2c:	69ab      	ldr	r3, [r5, #24]
 8006c2e:	b913      	cbnz	r3, 8006c36 <__swsetup_r+0x16>
 8006c30:	4628      	mov	r0, r5
 8006c32:	f000 f985 	bl	8006f40 <__sinit>
 8006c36:	4b2e      	ldr	r3, [pc, #184]	; (8006cf0 <__swsetup_r+0xd0>)
 8006c38:	429c      	cmp	r4, r3
 8006c3a:	d10f      	bne.n	8006c5c <__swsetup_r+0x3c>
 8006c3c:	686c      	ldr	r4, [r5, #4]
 8006c3e:	89a3      	ldrh	r3, [r4, #12]
 8006c40:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006c44:	0719      	lsls	r1, r3, #28
 8006c46:	d42c      	bmi.n	8006ca2 <__swsetup_r+0x82>
 8006c48:	06dd      	lsls	r5, r3, #27
 8006c4a:	d411      	bmi.n	8006c70 <__swsetup_r+0x50>
 8006c4c:	2309      	movs	r3, #9
 8006c4e:	6033      	str	r3, [r6, #0]
 8006c50:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006c54:	81a3      	strh	r3, [r4, #12]
 8006c56:	f04f 30ff 	mov.w	r0, #4294967295
 8006c5a:	e03e      	b.n	8006cda <__swsetup_r+0xba>
 8006c5c:	4b25      	ldr	r3, [pc, #148]	; (8006cf4 <__swsetup_r+0xd4>)
 8006c5e:	429c      	cmp	r4, r3
 8006c60:	d101      	bne.n	8006c66 <__swsetup_r+0x46>
 8006c62:	68ac      	ldr	r4, [r5, #8]
 8006c64:	e7eb      	b.n	8006c3e <__swsetup_r+0x1e>
 8006c66:	4b24      	ldr	r3, [pc, #144]	; (8006cf8 <__swsetup_r+0xd8>)
 8006c68:	429c      	cmp	r4, r3
 8006c6a:	bf08      	it	eq
 8006c6c:	68ec      	ldreq	r4, [r5, #12]
 8006c6e:	e7e6      	b.n	8006c3e <__swsetup_r+0x1e>
 8006c70:	0758      	lsls	r0, r3, #29
 8006c72:	d512      	bpl.n	8006c9a <__swsetup_r+0x7a>
 8006c74:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006c76:	b141      	cbz	r1, 8006c8a <__swsetup_r+0x6a>
 8006c78:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006c7c:	4299      	cmp	r1, r3
 8006c7e:	d002      	beq.n	8006c86 <__swsetup_r+0x66>
 8006c80:	4630      	mov	r0, r6
 8006c82:	f7ff fb31 	bl	80062e8 <_free_r>
 8006c86:	2300      	movs	r3, #0
 8006c88:	6363      	str	r3, [r4, #52]	; 0x34
 8006c8a:	89a3      	ldrh	r3, [r4, #12]
 8006c8c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006c90:	81a3      	strh	r3, [r4, #12]
 8006c92:	2300      	movs	r3, #0
 8006c94:	6063      	str	r3, [r4, #4]
 8006c96:	6923      	ldr	r3, [r4, #16]
 8006c98:	6023      	str	r3, [r4, #0]
 8006c9a:	89a3      	ldrh	r3, [r4, #12]
 8006c9c:	f043 0308 	orr.w	r3, r3, #8
 8006ca0:	81a3      	strh	r3, [r4, #12]
 8006ca2:	6923      	ldr	r3, [r4, #16]
 8006ca4:	b94b      	cbnz	r3, 8006cba <__swsetup_r+0x9a>
 8006ca6:	89a3      	ldrh	r3, [r4, #12]
 8006ca8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006cac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006cb0:	d003      	beq.n	8006cba <__swsetup_r+0x9a>
 8006cb2:	4621      	mov	r1, r4
 8006cb4:	4630      	mov	r0, r6
 8006cb6:	f000 fa09 	bl	80070cc <__smakebuf_r>
 8006cba:	89a0      	ldrh	r0, [r4, #12]
 8006cbc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006cc0:	f010 0301 	ands.w	r3, r0, #1
 8006cc4:	d00a      	beq.n	8006cdc <__swsetup_r+0xbc>
 8006cc6:	2300      	movs	r3, #0
 8006cc8:	60a3      	str	r3, [r4, #8]
 8006cca:	6963      	ldr	r3, [r4, #20]
 8006ccc:	425b      	negs	r3, r3
 8006cce:	61a3      	str	r3, [r4, #24]
 8006cd0:	6923      	ldr	r3, [r4, #16]
 8006cd2:	b943      	cbnz	r3, 8006ce6 <__swsetup_r+0xc6>
 8006cd4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006cd8:	d1ba      	bne.n	8006c50 <__swsetup_r+0x30>
 8006cda:	bd70      	pop	{r4, r5, r6, pc}
 8006cdc:	0781      	lsls	r1, r0, #30
 8006cde:	bf58      	it	pl
 8006ce0:	6963      	ldrpl	r3, [r4, #20]
 8006ce2:	60a3      	str	r3, [r4, #8]
 8006ce4:	e7f4      	b.n	8006cd0 <__swsetup_r+0xb0>
 8006ce6:	2000      	movs	r0, #0
 8006ce8:	e7f7      	b.n	8006cda <__swsetup_r+0xba>
 8006cea:	bf00      	nop
 8006cec:	2000000c 	.word	0x2000000c
 8006cf0:	0800775c 	.word	0x0800775c
 8006cf4:	0800777c 	.word	0x0800777c
 8006cf8:	0800773c 	.word	0x0800773c

08006cfc <abort>:
 8006cfc:	b508      	push	{r3, lr}
 8006cfe:	2006      	movs	r0, #6
 8006d00:	f000 fa54 	bl	80071ac <raise>
 8006d04:	2001      	movs	r0, #1
 8006d06:	f7fa fec7 	bl	8001a98 <_exit>
	...

08006d0c <__sflush_r>:
 8006d0c:	898a      	ldrh	r2, [r1, #12]
 8006d0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d12:	4605      	mov	r5, r0
 8006d14:	0710      	lsls	r0, r2, #28
 8006d16:	460c      	mov	r4, r1
 8006d18:	d458      	bmi.n	8006dcc <__sflush_r+0xc0>
 8006d1a:	684b      	ldr	r3, [r1, #4]
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	dc05      	bgt.n	8006d2c <__sflush_r+0x20>
 8006d20:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	dc02      	bgt.n	8006d2c <__sflush_r+0x20>
 8006d26:	2000      	movs	r0, #0
 8006d28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d2c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006d2e:	2e00      	cmp	r6, #0
 8006d30:	d0f9      	beq.n	8006d26 <__sflush_r+0x1a>
 8006d32:	2300      	movs	r3, #0
 8006d34:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006d38:	682f      	ldr	r7, [r5, #0]
 8006d3a:	602b      	str	r3, [r5, #0]
 8006d3c:	d032      	beq.n	8006da4 <__sflush_r+0x98>
 8006d3e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006d40:	89a3      	ldrh	r3, [r4, #12]
 8006d42:	075a      	lsls	r2, r3, #29
 8006d44:	d505      	bpl.n	8006d52 <__sflush_r+0x46>
 8006d46:	6863      	ldr	r3, [r4, #4]
 8006d48:	1ac0      	subs	r0, r0, r3
 8006d4a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006d4c:	b10b      	cbz	r3, 8006d52 <__sflush_r+0x46>
 8006d4e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006d50:	1ac0      	subs	r0, r0, r3
 8006d52:	2300      	movs	r3, #0
 8006d54:	4602      	mov	r2, r0
 8006d56:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006d58:	6a21      	ldr	r1, [r4, #32]
 8006d5a:	4628      	mov	r0, r5
 8006d5c:	47b0      	blx	r6
 8006d5e:	1c43      	adds	r3, r0, #1
 8006d60:	89a3      	ldrh	r3, [r4, #12]
 8006d62:	d106      	bne.n	8006d72 <__sflush_r+0x66>
 8006d64:	6829      	ldr	r1, [r5, #0]
 8006d66:	291d      	cmp	r1, #29
 8006d68:	d82c      	bhi.n	8006dc4 <__sflush_r+0xb8>
 8006d6a:	4a2a      	ldr	r2, [pc, #168]	; (8006e14 <__sflush_r+0x108>)
 8006d6c:	40ca      	lsrs	r2, r1
 8006d6e:	07d6      	lsls	r6, r2, #31
 8006d70:	d528      	bpl.n	8006dc4 <__sflush_r+0xb8>
 8006d72:	2200      	movs	r2, #0
 8006d74:	6062      	str	r2, [r4, #4]
 8006d76:	04d9      	lsls	r1, r3, #19
 8006d78:	6922      	ldr	r2, [r4, #16]
 8006d7a:	6022      	str	r2, [r4, #0]
 8006d7c:	d504      	bpl.n	8006d88 <__sflush_r+0x7c>
 8006d7e:	1c42      	adds	r2, r0, #1
 8006d80:	d101      	bne.n	8006d86 <__sflush_r+0x7a>
 8006d82:	682b      	ldr	r3, [r5, #0]
 8006d84:	b903      	cbnz	r3, 8006d88 <__sflush_r+0x7c>
 8006d86:	6560      	str	r0, [r4, #84]	; 0x54
 8006d88:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006d8a:	602f      	str	r7, [r5, #0]
 8006d8c:	2900      	cmp	r1, #0
 8006d8e:	d0ca      	beq.n	8006d26 <__sflush_r+0x1a>
 8006d90:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006d94:	4299      	cmp	r1, r3
 8006d96:	d002      	beq.n	8006d9e <__sflush_r+0x92>
 8006d98:	4628      	mov	r0, r5
 8006d9a:	f7ff faa5 	bl	80062e8 <_free_r>
 8006d9e:	2000      	movs	r0, #0
 8006da0:	6360      	str	r0, [r4, #52]	; 0x34
 8006da2:	e7c1      	b.n	8006d28 <__sflush_r+0x1c>
 8006da4:	6a21      	ldr	r1, [r4, #32]
 8006da6:	2301      	movs	r3, #1
 8006da8:	4628      	mov	r0, r5
 8006daa:	47b0      	blx	r6
 8006dac:	1c41      	adds	r1, r0, #1
 8006dae:	d1c7      	bne.n	8006d40 <__sflush_r+0x34>
 8006db0:	682b      	ldr	r3, [r5, #0]
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d0c4      	beq.n	8006d40 <__sflush_r+0x34>
 8006db6:	2b1d      	cmp	r3, #29
 8006db8:	d001      	beq.n	8006dbe <__sflush_r+0xb2>
 8006dba:	2b16      	cmp	r3, #22
 8006dbc:	d101      	bne.n	8006dc2 <__sflush_r+0xb6>
 8006dbe:	602f      	str	r7, [r5, #0]
 8006dc0:	e7b1      	b.n	8006d26 <__sflush_r+0x1a>
 8006dc2:	89a3      	ldrh	r3, [r4, #12]
 8006dc4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006dc8:	81a3      	strh	r3, [r4, #12]
 8006dca:	e7ad      	b.n	8006d28 <__sflush_r+0x1c>
 8006dcc:	690f      	ldr	r7, [r1, #16]
 8006dce:	2f00      	cmp	r7, #0
 8006dd0:	d0a9      	beq.n	8006d26 <__sflush_r+0x1a>
 8006dd2:	0793      	lsls	r3, r2, #30
 8006dd4:	680e      	ldr	r6, [r1, #0]
 8006dd6:	bf08      	it	eq
 8006dd8:	694b      	ldreq	r3, [r1, #20]
 8006dda:	600f      	str	r7, [r1, #0]
 8006ddc:	bf18      	it	ne
 8006dde:	2300      	movne	r3, #0
 8006de0:	eba6 0807 	sub.w	r8, r6, r7
 8006de4:	608b      	str	r3, [r1, #8]
 8006de6:	f1b8 0f00 	cmp.w	r8, #0
 8006dea:	dd9c      	ble.n	8006d26 <__sflush_r+0x1a>
 8006dec:	6a21      	ldr	r1, [r4, #32]
 8006dee:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006df0:	4643      	mov	r3, r8
 8006df2:	463a      	mov	r2, r7
 8006df4:	4628      	mov	r0, r5
 8006df6:	47b0      	blx	r6
 8006df8:	2800      	cmp	r0, #0
 8006dfa:	dc06      	bgt.n	8006e0a <__sflush_r+0xfe>
 8006dfc:	89a3      	ldrh	r3, [r4, #12]
 8006dfe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006e02:	81a3      	strh	r3, [r4, #12]
 8006e04:	f04f 30ff 	mov.w	r0, #4294967295
 8006e08:	e78e      	b.n	8006d28 <__sflush_r+0x1c>
 8006e0a:	4407      	add	r7, r0
 8006e0c:	eba8 0800 	sub.w	r8, r8, r0
 8006e10:	e7e9      	b.n	8006de6 <__sflush_r+0xda>
 8006e12:	bf00      	nop
 8006e14:	20400001 	.word	0x20400001

08006e18 <_fflush_r>:
 8006e18:	b538      	push	{r3, r4, r5, lr}
 8006e1a:	690b      	ldr	r3, [r1, #16]
 8006e1c:	4605      	mov	r5, r0
 8006e1e:	460c      	mov	r4, r1
 8006e20:	b913      	cbnz	r3, 8006e28 <_fflush_r+0x10>
 8006e22:	2500      	movs	r5, #0
 8006e24:	4628      	mov	r0, r5
 8006e26:	bd38      	pop	{r3, r4, r5, pc}
 8006e28:	b118      	cbz	r0, 8006e32 <_fflush_r+0x1a>
 8006e2a:	6983      	ldr	r3, [r0, #24]
 8006e2c:	b90b      	cbnz	r3, 8006e32 <_fflush_r+0x1a>
 8006e2e:	f000 f887 	bl	8006f40 <__sinit>
 8006e32:	4b14      	ldr	r3, [pc, #80]	; (8006e84 <_fflush_r+0x6c>)
 8006e34:	429c      	cmp	r4, r3
 8006e36:	d11b      	bne.n	8006e70 <_fflush_r+0x58>
 8006e38:	686c      	ldr	r4, [r5, #4]
 8006e3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d0ef      	beq.n	8006e22 <_fflush_r+0xa>
 8006e42:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006e44:	07d0      	lsls	r0, r2, #31
 8006e46:	d404      	bmi.n	8006e52 <_fflush_r+0x3a>
 8006e48:	0599      	lsls	r1, r3, #22
 8006e4a:	d402      	bmi.n	8006e52 <_fflush_r+0x3a>
 8006e4c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006e4e:	f000 f915 	bl	800707c <__retarget_lock_acquire_recursive>
 8006e52:	4628      	mov	r0, r5
 8006e54:	4621      	mov	r1, r4
 8006e56:	f7ff ff59 	bl	8006d0c <__sflush_r>
 8006e5a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006e5c:	07da      	lsls	r2, r3, #31
 8006e5e:	4605      	mov	r5, r0
 8006e60:	d4e0      	bmi.n	8006e24 <_fflush_r+0xc>
 8006e62:	89a3      	ldrh	r3, [r4, #12]
 8006e64:	059b      	lsls	r3, r3, #22
 8006e66:	d4dd      	bmi.n	8006e24 <_fflush_r+0xc>
 8006e68:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006e6a:	f000 f908 	bl	800707e <__retarget_lock_release_recursive>
 8006e6e:	e7d9      	b.n	8006e24 <_fflush_r+0xc>
 8006e70:	4b05      	ldr	r3, [pc, #20]	; (8006e88 <_fflush_r+0x70>)
 8006e72:	429c      	cmp	r4, r3
 8006e74:	d101      	bne.n	8006e7a <_fflush_r+0x62>
 8006e76:	68ac      	ldr	r4, [r5, #8]
 8006e78:	e7df      	b.n	8006e3a <_fflush_r+0x22>
 8006e7a:	4b04      	ldr	r3, [pc, #16]	; (8006e8c <_fflush_r+0x74>)
 8006e7c:	429c      	cmp	r4, r3
 8006e7e:	bf08      	it	eq
 8006e80:	68ec      	ldreq	r4, [r5, #12]
 8006e82:	e7da      	b.n	8006e3a <_fflush_r+0x22>
 8006e84:	0800775c 	.word	0x0800775c
 8006e88:	0800777c 	.word	0x0800777c
 8006e8c:	0800773c 	.word	0x0800773c

08006e90 <std>:
 8006e90:	2300      	movs	r3, #0
 8006e92:	b510      	push	{r4, lr}
 8006e94:	4604      	mov	r4, r0
 8006e96:	e9c0 3300 	strd	r3, r3, [r0]
 8006e9a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006e9e:	6083      	str	r3, [r0, #8]
 8006ea0:	8181      	strh	r1, [r0, #12]
 8006ea2:	6643      	str	r3, [r0, #100]	; 0x64
 8006ea4:	81c2      	strh	r2, [r0, #14]
 8006ea6:	6183      	str	r3, [r0, #24]
 8006ea8:	4619      	mov	r1, r3
 8006eaa:	2208      	movs	r2, #8
 8006eac:	305c      	adds	r0, #92	; 0x5c
 8006eae:	f7fd fb67 	bl	8004580 <memset>
 8006eb2:	4b05      	ldr	r3, [pc, #20]	; (8006ec8 <std+0x38>)
 8006eb4:	6263      	str	r3, [r4, #36]	; 0x24
 8006eb6:	4b05      	ldr	r3, [pc, #20]	; (8006ecc <std+0x3c>)
 8006eb8:	62a3      	str	r3, [r4, #40]	; 0x28
 8006eba:	4b05      	ldr	r3, [pc, #20]	; (8006ed0 <std+0x40>)
 8006ebc:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006ebe:	4b05      	ldr	r3, [pc, #20]	; (8006ed4 <std+0x44>)
 8006ec0:	6224      	str	r4, [r4, #32]
 8006ec2:	6323      	str	r3, [r4, #48]	; 0x30
 8006ec4:	bd10      	pop	{r4, pc}
 8006ec6:	bf00      	nop
 8006ec8:	080071e5 	.word	0x080071e5
 8006ecc:	08007207 	.word	0x08007207
 8006ed0:	0800723f 	.word	0x0800723f
 8006ed4:	08007263 	.word	0x08007263

08006ed8 <_cleanup_r>:
 8006ed8:	4901      	ldr	r1, [pc, #4]	; (8006ee0 <_cleanup_r+0x8>)
 8006eda:	f000 b8af 	b.w	800703c <_fwalk_reent>
 8006ede:	bf00      	nop
 8006ee0:	08006e19 	.word	0x08006e19

08006ee4 <__sfmoreglue>:
 8006ee4:	b570      	push	{r4, r5, r6, lr}
 8006ee6:	2268      	movs	r2, #104	; 0x68
 8006ee8:	1e4d      	subs	r5, r1, #1
 8006eea:	4355      	muls	r5, r2
 8006eec:	460e      	mov	r6, r1
 8006eee:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006ef2:	f7ff fa65 	bl	80063c0 <_malloc_r>
 8006ef6:	4604      	mov	r4, r0
 8006ef8:	b140      	cbz	r0, 8006f0c <__sfmoreglue+0x28>
 8006efa:	2100      	movs	r1, #0
 8006efc:	e9c0 1600 	strd	r1, r6, [r0]
 8006f00:	300c      	adds	r0, #12
 8006f02:	60a0      	str	r0, [r4, #8]
 8006f04:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006f08:	f7fd fb3a 	bl	8004580 <memset>
 8006f0c:	4620      	mov	r0, r4
 8006f0e:	bd70      	pop	{r4, r5, r6, pc}

08006f10 <__sfp_lock_acquire>:
 8006f10:	4801      	ldr	r0, [pc, #4]	; (8006f18 <__sfp_lock_acquire+0x8>)
 8006f12:	f000 b8b3 	b.w	800707c <__retarget_lock_acquire_recursive>
 8006f16:	bf00      	nop
 8006f18:	20000549 	.word	0x20000549

08006f1c <__sfp_lock_release>:
 8006f1c:	4801      	ldr	r0, [pc, #4]	; (8006f24 <__sfp_lock_release+0x8>)
 8006f1e:	f000 b8ae 	b.w	800707e <__retarget_lock_release_recursive>
 8006f22:	bf00      	nop
 8006f24:	20000549 	.word	0x20000549

08006f28 <__sinit_lock_acquire>:
 8006f28:	4801      	ldr	r0, [pc, #4]	; (8006f30 <__sinit_lock_acquire+0x8>)
 8006f2a:	f000 b8a7 	b.w	800707c <__retarget_lock_acquire_recursive>
 8006f2e:	bf00      	nop
 8006f30:	2000054a 	.word	0x2000054a

08006f34 <__sinit_lock_release>:
 8006f34:	4801      	ldr	r0, [pc, #4]	; (8006f3c <__sinit_lock_release+0x8>)
 8006f36:	f000 b8a2 	b.w	800707e <__retarget_lock_release_recursive>
 8006f3a:	bf00      	nop
 8006f3c:	2000054a 	.word	0x2000054a

08006f40 <__sinit>:
 8006f40:	b510      	push	{r4, lr}
 8006f42:	4604      	mov	r4, r0
 8006f44:	f7ff fff0 	bl	8006f28 <__sinit_lock_acquire>
 8006f48:	69a3      	ldr	r3, [r4, #24]
 8006f4a:	b11b      	cbz	r3, 8006f54 <__sinit+0x14>
 8006f4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f50:	f7ff bff0 	b.w	8006f34 <__sinit_lock_release>
 8006f54:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006f58:	6523      	str	r3, [r4, #80]	; 0x50
 8006f5a:	4b13      	ldr	r3, [pc, #76]	; (8006fa8 <__sinit+0x68>)
 8006f5c:	4a13      	ldr	r2, [pc, #76]	; (8006fac <__sinit+0x6c>)
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	62a2      	str	r2, [r4, #40]	; 0x28
 8006f62:	42a3      	cmp	r3, r4
 8006f64:	bf04      	itt	eq
 8006f66:	2301      	moveq	r3, #1
 8006f68:	61a3      	streq	r3, [r4, #24]
 8006f6a:	4620      	mov	r0, r4
 8006f6c:	f000 f820 	bl	8006fb0 <__sfp>
 8006f70:	6060      	str	r0, [r4, #4]
 8006f72:	4620      	mov	r0, r4
 8006f74:	f000 f81c 	bl	8006fb0 <__sfp>
 8006f78:	60a0      	str	r0, [r4, #8]
 8006f7a:	4620      	mov	r0, r4
 8006f7c:	f000 f818 	bl	8006fb0 <__sfp>
 8006f80:	2200      	movs	r2, #0
 8006f82:	60e0      	str	r0, [r4, #12]
 8006f84:	2104      	movs	r1, #4
 8006f86:	6860      	ldr	r0, [r4, #4]
 8006f88:	f7ff ff82 	bl	8006e90 <std>
 8006f8c:	68a0      	ldr	r0, [r4, #8]
 8006f8e:	2201      	movs	r2, #1
 8006f90:	2109      	movs	r1, #9
 8006f92:	f7ff ff7d 	bl	8006e90 <std>
 8006f96:	68e0      	ldr	r0, [r4, #12]
 8006f98:	2202      	movs	r2, #2
 8006f9a:	2112      	movs	r1, #18
 8006f9c:	f7ff ff78 	bl	8006e90 <std>
 8006fa0:	2301      	movs	r3, #1
 8006fa2:	61a3      	str	r3, [r4, #24]
 8006fa4:	e7d2      	b.n	8006f4c <__sinit+0xc>
 8006fa6:	bf00      	nop
 8006fa8:	080073c4 	.word	0x080073c4
 8006fac:	08006ed9 	.word	0x08006ed9

08006fb0 <__sfp>:
 8006fb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fb2:	4607      	mov	r7, r0
 8006fb4:	f7ff ffac 	bl	8006f10 <__sfp_lock_acquire>
 8006fb8:	4b1e      	ldr	r3, [pc, #120]	; (8007034 <__sfp+0x84>)
 8006fba:	681e      	ldr	r6, [r3, #0]
 8006fbc:	69b3      	ldr	r3, [r6, #24]
 8006fbe:	b913      	cbnz	r3, 8006fc6 <__sfp+0x16>
 8006fc0:	4630      	mov	r0, r6
 8006fc2:	f7ff ffbd 	bl	8006f40 <__sinit>
 8006fc6:	3648      	adds	r6, #72	; 0x48
 8006fc8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006fcc:	3b01      	subs	r3, #1
 8006fce:	d503      	bpl.n	8006fd8 <__sfp+0x28>
 8006fd0:	6833      	ldr	r3, [r6, #0]
 8006fd2:	b30b      	cbz	r3, 8007018 <__sfp+0x68>
 8006fd4:	6836      	ldr	r6, [r6, #0]
 8006fd6:	e7f7      	b.n	8006fc8 <__sfp+0x18>
 8006fd8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006fdc:	b9d5      	cbnz	r5, 8007014 <__sfp+0x64>
 8006fde:	4b16      	ldr	r3, [pc, #88]	; (8007038 <__sfp+0x88>)
 8006fe0:	60e3      	str	r3, [r4, #12]
 8006fe2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006fe6:	6665      	str	r5, [r4, #100]	; 0x64
 8006fe8:	f000 f847 	bl	800707a <__retarget_lock_init_recursive>
 8006fec:	f7ff ff96 	bl	8006f1c <__sfp_lock_release>
 8006ff0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006ff4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006ff8:	6025      	str	r5, [r4, #0]
 8006ffa:	61a5      	str	r5, [r4, #24]
 8006ffc:	2208      	movs	r2, #8
 8006ffe:	4629      	mov	r1, r5
 8007000:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007004:	f7fd fabc 	bl	8004580 <memset>
 8007008:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800700c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007010:	4620      	mov	r0, r4
 8007012:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007014:	3468      	adds	r4, #104	; 0x68
 8007016:	e7d9      	b.n	8006fcc <__sfp+0x1c>
 8007018:	2104      	movs	r1, #4
 800701a:	4638      	mov	r0, r7
 800701c:	f7ff ff62 	bl	8006ee4 <__sfmoreglue>
 8007020:	4604      	mov	r4, r0
 8007022:	6030      	str	r0, [r6, #0]
 8007024:	2800      	cmp	r0, #0
 8007026:	d1d5      	bne.n	8006fd4 <__sfp+0x24>
 8007028:	f7ff ff78 	bl	8006f1c <__sfp_lock_release>
 800702c:	230c      	movs	r3, #12
 800702e:	603b      	str	r3, [r7, #0]
 8007030:	e7ee      	b.n	8007010 <__sfp+0x60>
 8007032:	bf00      	nop
 8007034:	080073c4 	.word	0x080073c4
 8007038:	ffff0001 	.word	0xffff0001

0800703c <_fwalk_reent>:
 800703c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007040:	4606      	mov	r6, r0
 8007042:	4688      	mov	r8, r1
 8007044:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007048:	2700      	movs	r7, #0
 800704a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800704e:	f1b9 0901 	subs.w	r9, r9, #1
 8007052:	d505      	bpl.n	8007060 <_fwalk_reent+0x24>
 8007054:	6824      	ldr	r4, [r4, #0]
 8007056:	2c00      	cmp	r4, #0
 8007058:	d1f7      	bne.n	800704a <_fwalk_reent+0xe>
 800705a:	4638      	mov	r0, r7
 800705c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007060:	89ab      	ldrh	r3, [r5, #12]
 8007062:	2b01      	cmp	r3, #1
 8007064:	d907      	bls.n	8007076 <_fwalk_reent+0x3a>
 8007066:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800706a:	3301      	adds	r3, #1
 800706c:	d003      	beq.n	8007076 <_fwalk_reent+0x3a>
 800706e:	4629      	mov	r1, r5
 8007070:	4630      	mov	r0, r6
 8007072:	47c0      	blx	r8
 8007074:	4307      	orrs	r7, r0
 8007076:	3568      	adds	r5, #104	; 0x68
 8007078:	e7e9      	b.n	800704e <_fwalk_reent+0x12>

0800707a <__retarget_lock_init_recursive>:
 800707a:	4770      	bx	lr

0800707c <__retarget_lock_acquire_recursive>:
 800707c:	4770      	bx	lr

0800707e <__retarget_lock_release_recursive>:
 800707e:	4770      	bx	lr

08007080 <__swhatbuf_r>:
 8007080:	b570      	push	{r4, r5, r6, lr}
 8007082:	460e      	mov	r6, r1
 8007084:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007088:	2900      	cmp	r1, #0
 800708a:	b096      	sub	sp, #88	; 0x58
 800708c:	4614      	mov	r4, r2
 800708e:	461d      	mov	r5, r3
 8007090:	da08      	bge.n	80070a4 <__swhatbuf_r+0x24>
 8007092:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8007096:	2200      	movs	r2, #0
 8007098:	602a      	str	r2, [r5, #0]
 800709a:	061a      	lsls	r2, r3, #24
 800709c:	d410      	bmi.n	80070c0 <__swhatbuf_r+0x40>
 800709e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80070a2:	e00e      	b.n	80070c2 <__swhatbuf_r+0x42>
 80070a4:	466a      	mov	r2, sp
 80070a6:	f000 f903 	bl	80072b0 <_fstat_r>
 80070aa:	2800      	cmp	r0, #0
 80070ac:	dbf1      	blt.n	8007092 <__swhatbuf_r+0x12>
 80070ae:	9a01      	ldr	r2, [sp, #4]
 80070b0:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80070b4:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80070b8:	425a      	negs	r2, r3
 80070ba:	415a      	adcs	r2, r3
 80070bc:	602a      	str	r2, [r5, #0]
 80070be:	e7ee      	b.n	800709e <__swhatbuf_r+0x1e>
 80070c0:	2340      	movs	r3, #64	; 0x40
 80070c2:	2000      	movs	r0, #0
 80070c4:	6023      	str	r3, [r4, #0]
 80070c6:	b016      	add	sp, #88	; 0x58
 80070c8:	bd70      	pop	{r4, r5, r6, pc}
	...

080070cc <__smakebuf_r>:
 80070cc:	898b      	ldrh	r3, [r1, #12]
 80070ce:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80070d0:	079d      	lsls	r5, r3, #30
 80070d2:	4606      	mov	r6, r0
 80070d4:	460c      	mov	r4, r1
 80070d6:	d507      	bpl.n	80070e8 <__smakebuf_r+0x1c>
 80070d8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80070dc:	6023      	str	r3, [r4, #0]
 80070de:	6123      	str	r3, [r4, #16]
 80070e0:	2301      	movs	r3, #1
 80070e2:	6163      	str	r3, [r4, #20]
 80070e4:	b002      	add	sp, #8
 80070e6:	bd70      	pop	{r4, r5, r6, pc}
 80070e8:	ab01      	add	r3, sp, #4
 80070ea:	466a      	mov	r2, sp
 80070ec:	f7ff ffc8 	bl	8007080 <__swhatbuf_r>
 80070f0:	9900      	ldr	r1, [sp, #0]
 80070f2:	4605      	mov	r5, r0
 80070f4:	4630      	mov	r0, r6
 80070f6:	f7ff f963 	bl	80063c0 <_malloc_r>
 80070fa:	b948      	cbnz	r0, 8007110 <__smakebuf_r+0x44>
 80070fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007100:	059a      	lsls	r2, r3, #22
 8007102:	d4ef      	bmi.n	80070e4 <__smakebuf_r+0x18>
 8007104:	f023 0303 	bic.w	r3, r3, #3
 8007108:	f043 0302 	orr.w	r3, r3, #2
 800710c:	81a3      	strh	r3, [r4, #12]
 800710e:	e7e3      	b.n	80070d8 <__smakebuf_r+0xc>
 8007110:	4b0d      	ldr	r3, [pc, #52]	; (8007148 <__smakebuf_r+0x7c>)
 8007112:	62b3      	str	r3, [r6, #40]	; 0x28
 8007114:	89a3      	ldrh	r3, [r4, #12]
 8007116:	6020      	str	r0, [r4, #0]
 8007118:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800711c:	81a3      	strh	r3, [r4, #12]
 800711e:	9b00      	ldr	r3, [sp, #0]
 8007120:	6163      	str	r3, [r4, #20]
 8007122:	9b01      	ldr	r3, [sp, #4]
 8007124:	6120      	str	r0, [r4, #16]
 8007126:	b15b      	cbz	r3, 8007140 <__smakebuf_r+0x74>
 8007128:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800712c:	4630      	mov	r0, r6
 800712e:	f000 f8d1 	bl	80072d4 <_isatty_r>
 8007132:	b128      	cbz	r0, 8007140 <__smakebuf_r+0x74>
 8007134:	89a3      	ldrh	r3, [r4, #12]
 8007136:	f023 0303 	bic.w	r3, r3, #3
 800713a:	f043 0301 	orr.w	r3, r3, #1
 800713e:	81a3      	strh	r3, [r4, #12]
 8007140:	89a0      	ldrh	r0, [r4, #12]
 8007142:	4305      	orrs	r5, r0
 8007144:	81a5      	strh	r5, [r4, #12]
 8007146:	e7cd      	b.n	80070e4 <__smakebuf_r+0x18>
 8007148:	08006ed9 	.word	0x08006ed9

0800714c <_malloc_usable_size_r>:
 800714c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007150:	1f18      	subs	r0, r3, #4
 8007152:	2b00      	cmp	r3, #0
 8007154:	bfbc      	itt	lt
 8007156:	580b      	ldrlt	r3, [r1, r0]
 8007158:	18c0      	addlt	r0, r0, r3
 800715a:	4770      	bx	lr

0800715c <_raise_r>:
 800715c:	291f      	cmp	r1, #31
 800715e:	b538      	push	{r3, r4, r5, lr}
 8007160:	4604      	mov	r4, r0
 8007162:	460d      	mov	r5, r1
 8007164:	d904      	bls.n	8007170 <_raise_r+0x14>
 8007166:	2316      	movs	r3, #22
 8007168:	6003      	str	r3, [r0, #0]
 800716a:	f04f 30ff 	mov.w	r0, #4294967295
 800716e:	bd38      	pop	{r3, r4, r5, pc}
 8007170:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007172:	b112      	cbz	r2, 800717a <_raise_r+0x1e>
 8007174:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007178:	b94b      	cbnz	r3, 800718e <_raise_r+0x32>
 800717a:	4620      	mov	r0, r4
 800717c:	f000 f830 	bl	80071e0 <_getpid_r>
 8007180:	462a      	mov	r2, r5
 8007182:	4601      	mov	r1, r0
 8007184:	4620      	mov	r0, r4
 8007186:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800718a:	f000 b817 	b.w	80071bc <_kill_r>
 800718e:	2b01      	cmp	r3, #1
 8007190:	d00a      	beq.n	80071a8 <_raise_r+0x4c>
 8007192:	1c59      	adds	r1, r3, #1
 8007194:	d103      	bne.n	800719e <_raise_r+0x42>
 8007196:	2316      	movs	r3, #22
 8007198:	6003      	str	r3, [r0, #0]
 800719a:	2001      	movs	r0, #1
 800719c:	e7e7      	b.n	800716e <_raise_r+0x12>
 800719e:	2400      	movs	r4, #0
 80071a0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80071a4:	4628      	mov	r0, r5
 80071a6:	4798      	blx	r3
 80071a8:	2000      	movs	r0, #0
 80071aa:	e7e0      	b.n	800716e <_raise_r+0x12>

080071ac <raise>:
 80071ac:	4b02      	ldr	r3, [pc, #8]	; (80071b8 <raise+0xc>)
 80071ae:	4601      	mov	r1, r0
 80071b0:	6818      	ldr	r0, [r3, #0]
 80071b2:	f7ff bfd3 	b.w	800715c <_raise_r>
 80071b6:	bf00      	nop
 80071b8:	2000000c 	.word	0x2000000c

080071bc <_kill_r>:
 80071bc:	b538      	push	{r3, r4, r5, lr}
 80071be:	4d07      	ldr	r5, [pc, #28]	; (80071dc <_kill_r+0x20>)
 80071c0:	2300      	movs	r3, #0
 80071c2:	4604      	mov	r4, r0
 80071c4:	4608      	mov	r0, r1
 80071c6:	4611      	mov	r1, r2
 80071c8:	602b      	str	r3, [r5, #0]
 80071ca:	f7fa fc55 	bl	8001a78 <_kill>
 80071ce:	1c43      	adds	r3, r0, #1
 80071d0:	d102      	bne.n	80071d8 <_kill_r+0x1c>
 80071d2:	682b      	ldr	r3, [r5, #0]
 80071d4:	b103      	cbz	r3, 80071d8 <_kill_r+0x1c>
 80071d6:	6023      	str	r3, [r4, #0]
 80071d8:	bd38      	pop	{r3, r4, r5, pc}
 80071da:	bf00      	nop
 80071dc:	20000544 	.word	0x20000544

080071e0 <_getpid_r>:
 80071e0:	f7fa bc42 	b.w	8001a68 <_getpid>

080071e4 <__sread>:
 80071e4:	b510      	push	{r4, lr}
 80071e6:	460c      	mov	r4, r1
 80071e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071ec:	f000 f894 	bl	8007318 <_read_r>
 80071f0:	2800      	cmp	r0, #0
 80071f2:	bfab      	itete	ge
 80071f4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80071f6:	89a3      	ldrhlt	r3, [r4, #12]
 80071f8:	181b      	addge	r3, r3, r0
 80071fa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80071fe:	bfac      	ite	ge
 8007200:	6563      	strge	r3, [r4, #84]	; 0x54
 8007202:	81a3      	strhlt	r3, [r4, #12]
 8007204:	bd10      	pop	{r4, pc}

08007206 <__swrite>:
 8007206:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800720a:	461f      	mov	r7, r3
 800720c:	898b      	ldrh	r3, [r1, #12]
 800720e:	05db      	lsls	r3, r3, #23
 8007210:	4605      	mov	r5, r0
 8007212:	460c      	mov	r4, r1
 8007214:	4616      	mov	r6, r2
 8007216:	d505      	bpl.n	8007224 <__swrite+0x1e>
 8007218:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800721c:	2302      	movs	r3, #2
 800721e:	2200      	movs	r2, #0
 8007220:	f000 f868 	bl	80072f4 <_lseek_r>
 8007224:	89a3      	ldrh	r3, [r4, #12]
 8007226:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800722a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800722e:	81a3      	strh	r3, [r4, #12]
 8007230:	4632      	mov	r2, r6
 8007232:	463b      	mov	r3, r7
 8007234:	4628      	mov	r0, r5
 8007236:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800723a:	f000 b817 	b.w	800726c <_write_r>

0800723e <__sseek>:
 800723e:	b510      	push	{r4, lr}
 8007240:	460c      	mov	r4, r1
 8007242:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007246:	f000 f855 	bl	80072f4 <_lseek_r>
 800724a:	1c43      	adds	r3, r0, #1
 800724c:	89a3      	ldrh	r3, [r4, #12]
 800724e:	bf15      	itete	ne
 8007250:	6560      	strne	r0, [r4, #84]	; 0x54
 8007252:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007256:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800725a:	81a3      	strheq	r3, [r4, #12]
 800725c:	bf18      	it	ne
 800725e:	81a3      	strhne	r3, [r4, #12]
 8007260:	bd10      	pop	{r4, pc}

08007262 <__sclose>:
 8007262:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007266:	f000 b813 	b.w	8007290 <_close_r>
	...

0800726c <_write_r>:
 800726c:	b538      	push	{r3, r4, r5, lr}
 800726e:	4d07      	ldr	r5, [pc, #28]	; (800728c <_write_r+0x20>)
 8007270:	4604      	mov	r4, r0
 8007272:	4608      	mov	r0, r1
 8007274:	4611      	mov	r1, r2
 8007276:	2200      	movs	r2, #0
 8007278:	602a      	str	r2, [r5, #0]
 800727a:	461a      	mov	r2, r3
 800727c:	f7fa fc33 	bl	8001ae6 <_write>
 8007280:	1c43      	adds	r3, r0, #1
 8007282:	d102      	bne.n	800728a <_write_r+0x1e>
 8007284:	682b      	ldr	r3, [r5, #0]
 8007286:	b103      	cbz	r3, 800728a <_write_r+0x1e>
 8007288:	6023      	str	r3, [r4, #0]
 800728a:	bd38      	pop	{r3, r4, r5, pc}
 800728c:	20000544 	.word	0x20000544

08007290 <_close_r>:
 8007290:	b538      	push	{r3, r4, r5, lr}
 8007292:	4d06      	ldr	r5, [pc, #24]	; (80072ac <_close_r+0x1c>)
 8007294:	2300      	movs	r3, #0
 8007296:	4604      	mov	r4, r0
 8007298:	4608      	mov	r0, r1
 800729a:	602b      	str	r3, [r5, #0]
 800729c:	f7fa fc3f 	bl	8001b1e <_close>
 80072a0:	1c43      	adds	r3, r0, #1
 80072a2:	d102      	bne.n	80072aa <_close_r+0x1a>
 80072a4:	682b      	ldr	r3, [r5, #0]
 80072a6:	b103      	cbz	r3, 80072aa <_close_r+0x1a>
 80072a8:	6023      	str	r3, [r4, #0]
 80072aa:	bd38      	pop	{r3, r4, r5, pc}
 80072ac:	20000544 	.word	0x20000544

080072b0 <_fstat_r>:
 80072b0:	b538      	push	{r3, r4, r5, lr}
 80072b2:	4d07      	ldr	r5, [pc, #28]	; (80072d0 <_fstat_r+0x20>)
 80072b4:	2300      	movs	r3, #0
 80072b6:	4604      	mov	r4, r0
 80072b8:	4608      	mov	r0, r1
 80072ba:	4611      	mov	r1, r2
 80072bc:	602b      	str	r3, [r5, #0]
 80072be:	f7fa fc3a 	bl	8001b36 <_fstat>
 80072c2:	1c43      	adds	r3, r0, #1
 80072c4:	d102      	bne.n	80072cc <_fstat_r+0x1c>
 80072c6:	682b      	ldr	r3, [r5, #0]
 80072c8:	b103      	cbz	r3, 80072cc <_fstat_r+0x1c>
 80072ca:	6023      	str	r3, [r4, #0]
 80072cc:	bd38      	pop	{r3, r4, r5, pc}
 80072ce:	bf00      	nop
 80072d0:	20000544 	.word	0x20000544

080072d4 <_isatty_r>:
 80072d4:	b538      	push	{r3, r4, r5, lr}
 80072d6:	4d06      	ldr	r5, [pc, #24]	; (80072f0 <_isatty_r+0x1c>)
 80072d8:	2300      	movs	r3, #0
 80072da:	4604      	mov	r4, r0
 80072dc:	4608      	mov	r0, r1
 80072de:	602b      	str	r3, [r5, #0]
 80072e0:	f7fa fc39 	bl	8001b56 <_isatty>
 80072e4:	1c43      	adds	r3, r0, #1
 80072e6:	d102      	bne.n	80072ee <_isatty_r+0x1a>
 80072e8:	682b      	ldr	r3, [r5, #0]
 80072ea:	b103      	cbz	r3, 80072ee <_isatty_r+0x1a>
 80072ec:	6023      	str	r3, [r4, #0]
 80072ee:	bd38      	pop	{r3, r4, r5, pc}
 80072f0:	20000544 	.word	0x20000544

080072f4 <_lseek_r>:
 80072f4:	b538      	push	{r3, r4, r5, lr}
 80072f6:	4d07      	ldr	r5, [pc, #28]	; (8007314 <_lseek_r+0x20>)
 80072f8:	4604      	mov	r4, r0
 80072fa:	4608      	mov	r0, r1
 80072fc:	4611      	mov	r1, r2
 80072fe:	2200      	movs	r2, #0
 8007300:	602a      	str	r2, [r5, #0]
 8007302:	461a      	mov	r2, r3
 8007304:	f7fa fc32 	bl	8001b6c <_lseek>
 8007308:	1c43      	adds	r3, r0, #1
 800730a:	d102      	bne.n	8007312 <_lseek_r+0x1e>
 800730c:	682b      	ldr	r3, [r5, #0]
 800730e:	b103      	cbz	r3, 8007312 <_lseek_r+0x1e>
 8007310:	6023      	str	r3, [r4, #0]
 8007312:	bd38      	pop	{r3, r4, r5, pc}
 8007314:	20000544 	.word	0x20000544

08007318 <_read_r>:
 8007318:	b538      	push	{r3, r4, r5, lr}
 800731a:	4d07      	ldr	r5, [pc, #28]	; (8007338 <_read_r+0x20>)
 800731c:	4604      	mov	r4, r0
 800731e:	4608      	mov	r0, r1
 8007320:	4611      	mov	r1, r2
 8007322:	2200      	movs	r2, #0
 8007324:	602a      	str	r2, [r5, #0]
 8007326:	461a      	mov	r2, r3
 8007328:	f7fa fbc0 	bl	8001aac <_read>
 800732c:	1c43      	adds	r3, r0, #1
 800732e:	d102      	bne.n	8007336 <_read_r+0x1e>
 8007330:	682b      	ldr	r3, [r5, #0]
 8007332:	b103      	cbz	r3, 8007336 <_read_r+0x1e>
 8007334:	6023      	str	r3, [r4, #0]
 8007336:	bd38      	pop	{r3, r4, r5, pc}
 8007338:	20000544 	.word	0x20000544

0800733c <_init>:
 800733c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800733e:	bf00      	nop
 8007340:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007342:	bc08      	pop	{r3}
 8007344:	469e      	mov	lr, r3
 8007346:	4770      	bx	lr

08007348 <_fini>:
 8007348:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800734a:	bf00      	nop
 800734c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800734e:	bc08      	pop	{r3}
 8007350:	469e      	mov	lr, r3
 8007352:	4770      	bx	lr
