// Seed: 1736161703
module module_0 (
    output tri1 id_0,
    input uwire id_1,
    output wire id_2,
    input wire id_3,
    input tri0 id_4,
    input wand id_5,
    input tri0 id_6,
    output supply0 id_7,
    input tri0 id_8,
    input tri1 id_9,
    input tri id_10
    , id_14,
    output tri0 id_11,
    output supply1 id_12
);
endmodule
module module_1 (
    input tri0 id_0,
    output supply0 id_1,
    output tri0 id_2,
    input wire id_3,
    output tri1 id_4
    , id_6
);
  and primCall (id_1, id_3, id_0, id_6);
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_3,
      id_0,
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_3,
      id_1,
      id_1
  );
  assign modCall_1.id_12 = 0;
endmodule
