<testsuites name="results">
  <testsuite name="all" package="all">
    <property name="random_seed" value="1758607874" />
    <testcase name="counter_basic_counting" classname="test_counter" file="/home/jusgowiturs/Verilog/sim/bses-linux-fpga/sim/week00_basics/tests/test_counter.py" lineno="32" time="0.0029191970825195312" sim_time_ns="125.001" ratio_time="42820.33602613525" />
    <testcase name="counter_wrap_example" classname="test_counter" file="/home/jusgowiturs/Verilog/sim/bses-linux-fpga/sim/week00_basics/tests/test_counter.py" lineno="59" time="0.03148508071899414" sim_time_ns="2595.0009999999997" ratio_time="82420.02055387784" />
  </testsuite>
</testsuites>
