// Seed: 2616796400
module module_0;
  assign id_1 = -1;
  initial id_2 <= -1;
  localparam id_3 = -1;
  assign module_2.type_22 = 0;
  assign id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  supply1 id_5;
  always
    if (-1 & id_1 && id_1) begin : LABEL_0
      id_2 = id_5;
    end
  module_0 modCall_1 ();
  always if (id_5) id_4 <= -1;
endmodule
module module_2 (
    input supply0 id_0,
    input wor id_1,
    input supply0 id_2,
    input tri1 id_3,
    input tri0 id_4,
    output logic id_5,
    output tri1 id_6,
    output tri1 id_7,
    output wor id_8,
    input supply1 id_9,
    id_12,
    input wor id_10
);
  assign id_8 = id_0;
  module_0 modCall_1 ();
  assign id_5 = -1;
  id_13(
      .id_0(id_0)
  );
  assign id_12 = id_2;
  wire id_14 = 1;
  always id_5 <= 1'h0 >> -1;
endmodule
