#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Oct 10 16:48:15 2018
# Process ID: 27335
# Current directory: /afs/athena.mit.edu/user/m/a/magson/Documents/6111
# Command line: vivado
# Log file: /afs/athena.mit.edu/user/m/a/magson/Documents/6111/vivado.log
# Journal file: /afs/athena.mit.edu/user/m/a/magson/Documents/6111/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab4/Lab4/Lab4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/var/local/xilinx-local/Vivado/2016.2/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1
[Wed Oct 10 16:53:00 2018] Launched synth_1...
Run output will be captured here: /afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab4/Lab4/Lab4.runs/synth_1/runme.log
[Wed Oct 10 16:53:00 2018] Launched impl_1...
Run output will be captured here: /afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab4/Lab4/Lab4.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Wed Oct 10 16:54:24 2018] Launched synth_1...
Run output will be captured here: /afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab4/Lab4/Lab4.runs/synth_1/runme.log
[Wed Oct 10 16:54:24 2018] Launched impl_1...
Run output will be captured here: /afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab4/Lab4/Lab4.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab4/Lab4/Lab4.srcs/sources_1/new/timer.v" into library work [/afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab4/Lab4/Lab4.srcs/sources_1/new/timer.v:1]
[Wed Oct 10 16:55:58 2018] Launched synth_1...
Run output will be captured here: /afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab4/Lab4/Lab4.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab4/Lab4/Lab4.srcs/sources_1/new/timer.v" into library work [/afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab4/Lab4/Lab4.srcs/sources_1/new/timer.v:1]
[Wed Oct 10 16:56:38 2018] Launched synth_1...
Run output will be captured here: /afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab4/Lab4/Lab4.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab4/Lab4/Lab4.srcs/sources_1/new/timer.v" into library work [/afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab4/Lab4/Lab4.srcs/sources_1/new/timer.v:1]
[Wed Oct 10 16:58:25 2018] Launched synth_1...
Run output will be captured here: /afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab4/Lab4/Lab4.runs/synth_1/runme.log
launch_runs impl_1
[Wed Oct 10 16:59:10 2018] Launched impl_1...
Run output will be captured here: /afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab4/Lab4/Lab4.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Wed Oct 10 16:59:51 2018] Launched impl_1...
Run output will be captured here: /afs/athena.mit.edu/user/m/a/magson/Documents/6111/6111work/Labs/Lab4/Lab4/Lab4.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 10 17:04:08 2018...
