<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>feedforward_burst</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>110520</Best-caseLatency>
            <Average-caseLatency>110520</Average-caseLatency>
            <Worst-caseLatency>110520</Worst-caseLatency>
            <Best-caseRealTimeLatency>1.105 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>1.105 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>1.105 ms</Worst-caseRealTimeLatency>
            <Interval-min>110521</Interval-min>
            <Interval-max>110521</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>bnn.cpp:184</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>19</BRAM_18K>
            <DSP>1</DSP>
            <FF>2844</FF>
            <LUT>5262</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>feedforward_burst</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>feedforward_burst</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>feedforward_burst</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>feedforward_burst</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_feedforward_burst_Pipeline_1_fu_802</InstName>
                    <ModuleName>feedforward_burst_Pipeline_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>802</ID>
                    <BindInstances>exitcond2814_fu_86_p2 empty_fu_92_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_feedforward_burst_Pipeline_VITIS_LOOP_206_1_fu_810</InstName>
                    <ModuleName>feedforward_burst_Pipeline_VITIS_LOOP_206_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>810</ID>
                    <BindInstances>icmp_ln206_fu_55_p2 add_ln206_fu_61_p2 icmp_ln32_fu_77_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_fu_815</InstName>
                    <ModuleName>feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>815</ID>
                    <BindInstances>icmp_ln49_fu_141_p2 add_ln49_2_fu_147_p2 add_ln49_fu_164_p2 icmp_ln5211_fu_170_p2 select_ln49_fu_176_p3 select_ln49_1_fu_256_p3 select_ln49_2_fu_184_p3 mac_muladd_10ns_8ns_10ns_17_4_1_U5 mac_muladd_10ns_8ns_10ns_17_4_1_U5 icmp_ln23_fu_247_p2 cnt_2_fu_266_p2 add_ln52_fu_200_p2 icmp_ln52_fu_206_p2 W1_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_feedforward_burst_Pipeline_VITIS_LOOP_216_2_fu_824</InstName>
                    <ModuleName>feedforward_burst_Pipeline_VITIS_LOOP_216_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>824</ID>
                    <BindInstances>add_ln219_fu_124_p2 add_ln219_1_fu_136_p2 add_ln216_fu_108_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_feedforward_burst_Pipeline_VITIS_LOOP_223_3_fu_830</InstName>
                    <ModuleName>feedforward_burst_Pipeline_VITIS_LOOP_223_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>830</ID>
                    <BindInstances>icmp_ln223_fu_85_p2 add_ln223_fu_91_p2 select_ln226_fu_121_p3 icmp_ln32_fu_129_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21_fu_837</InstName>
                    <ModuleName>feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>837</ID>
                    <BindInstances>icmp_ln49_fu_181_p2 add_ln49_fu_187_p2 add_ln49_1_fu_204_p2 icmp_ln52_fu_210_p2 select_ln49_fu_216_p3 select_ln49_1_fu_300_p3 select_ln49_2_fu_224_p3 add_ln54_fu_282_p2 xor_ln23_fu_307_p2 xor_ln23_1_fu_312_p2 cnt_1_fu_322_p2 add_ln52_fu_240_p2 icmp_ln52_1_fu_246_p2 W2_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_feedforward_burst_Pipeline_VITIS_LOOP_233_4_fu_848</InstName>
                    <ModuleName>feedforward_burst_Pipeline_VITIS_LOOP_233_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>848</ID>
                    <BindInstances>add_ln236_fu_167_p2 add_ln236_1_fu_180_p2 add_ln236_2_fu_193_p2 add_ln236_3_fu_206_p2 add_ln233_fu_150_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_feedforward_burst_Pipeline_VITIS_LOOP_240_5_fu_856</InstName>
                    <ModuleName>feedforward_burst_Pipeline_VITIS_LOOP_240_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>856</ID>
                    <BindInstances>icmp_ln240_fu_129_p2 add_ln240_fu_135_p2 sparsemux_9_2_32_1_1_U26 icmp_ln32_fu_191_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_feedforward_burst_Pipeline_VITIS_LOOP_49_1_fu_865</InstName>
                    <ModuleName>feedforward_burst_Pipeline_VITIS_LOOP_49_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>865</ID>
                    <BindInstances>icmp_ln49_fu_1470_p2 add_ln49_2_fu_1476_p2 xor_ln23_fu_2319_p2 cnt_fu_2324_p2 xor_ln23_3_fu_2334_p2 xor_ln23_4_fu_2339_p2 xor_ln23_5_fu_2349_p2 xor_ln23_6_fu_2354_p2 xor_ln23_7_fu_2364_p2 xor_ln23_8_fu_2369_p2 xor_ln23_9_fu_2379_p2 xor_ln23_10_fu_2384_p2 xor_ln23_11_fu_2394_p2 xor_ln23_12_fu_2399_p2 xor_ln23_13_fu_2409_p2 xor_ln23_14_fu_2414_p2 xor_ln23_15_fu_2424_p2 xor_ln23_16_fu_2429_p2 xor_ln23_17_fu_2439_p2 xor_ln23_18_fu_2444_p2 xor_ln23_19_fu_2454_p2 xor_ln23_20_fu_2459_p2 xor_ln23_21_fu_2469_p2 xor_ln23_22_fu_2474_p2 xor_ln23_23_fu_2484_p2 xor_ln23_24_fu_2489_p2 xor_ln23_25_fu_2499_p2 xor_ln23_26_fu_2504_p2 xor_ln23_27_fu_2514_p2 xor_ln23_28_fu_2519_p2 xor_ln23_29_fu_2529_p2 xor_ln23_30_fu_2534_p2 xor_ln23_31_fu_2544_p2 xor_ln23_32_fu_2549_p2 xor_ln23_33_fu_2559_p2 xor_ln23_34_fu_2564_p2 xor_ln23_35_fu_2574_p2 xor_ln23_36_fu_2579_p2 xor_ln23_37_fu_2589_p2 xor_ln23_38_fu_2594_p2 xor_ln23_39_fu_2604_p2 xor_ln23_40_fu_2609_p2 xor_ln23_41_fu_2619_p2 xor_ln23_42_fu_2624_p2 xor_ln23_43_fu_2634_p2 xor_ln23_44_fu_2639_p2 xor_ln23_45_fu_2649_p2 xor_ln23_46_fu_2654_p2 xor_ln23_47_fu_2664_p2 xor_ln23_48_fu_2669_p2 xor_ln23_49_fu_2679_p2 xor_ln23_50_fu_2684_p2 xor_ln23_51_fu_2694_p2 xor_ln23_52_fu_2699_p2 xor_ln23_53_fu_2709_p2 xor_ln23_54_fu_2714_p2 xor_ln23_55_fu_2724_p2 xor_ln23_56_fu_2729_p2 xor_ln23_57_fu_2739_p2 xor_ln23_58_fu_2744_p2 xor_ln23_59_fu_2754_p2 xor_ln23_60_fu_2759_p2 xor_ln23_61_fu_2769_p2 xor_ln23_62_fu_2774_p2 xor_ln23_63_fu_2784_p2 xor_ln23_64_fu_2789_p2 xor_ln23_65_fu_2799_p2 xor_ln23_66_fu_2804_p2 xor_ln23_67_fu_2814_p2 xor_ln23_68_fu_2819_p2 xor_ln23_69_fu_2829_p2 xor_ln23_70_fu_2834_p2 xor_ln23_71_fu_2844_p2 xor_ln23_72_fu_2849_p2 xor_ln23_73_fu_2859_p2 xor_ln23_74_fu_2864_p2 xor_ln23_75_fu_2874_p2 xor_ln23_76_fu_2879_p2 xor_ln23_77_fu_2889_p2 xor_ln23_78_fu_2894_p2 xor_ln23_79_fu_2904_p2 xor_ln23_80_fu_2909_p2 xor_ln23_81_fu_2919_p2 xor_ln23_82_fu_2924_p2 xor_ln23_83_fu_2934_p2 xor_ln23_84_fu_2939_p2 xor_ln23_85_fu_2949_p2 xor_ln23_86_fu_2954_p2 xor_ln23_87_fu_2964_p2 xor_ln23_88_fu_2969_p2 xor_ln23_89_fu_2979_p2 xor_ln23_90_fu_2984_p2 xor_ln23_91_fu_2994_p2 xor_ln23_92_fu_2999_p2 xor_ln23_93_fu_3009_p2 xor_ln23_94_fu_3014_p2 xor_ln23_95_fu_3024_p2 xor_ln23_96_fu_3029_p2 xor_ln23_97_fu_3039_p2 xor_ln23_98_fu_3044_p2 xor_ln23_99_fu_3054_p2 xor_ln23_100_fu_3059_p2 xor_ln23_101_fu_3069_p2 xor_ln23_102_fu_3074_p2 xor_ln23_103_fu_3084_p2 xor_ln23_104_fu_3089_p2 xor_ln23_105_fu_3099_p2 xor_ln23_106_fu_3104_p2 xor_ln23_107_fu_3114_p2 xor_ln23_108_fu_3119_p2 xor_ln23_109_fu_3129_p2 xor_ln23_110_fu_3134_p2 xor_ln23_111_fu_3144_p2 xor_ln23_112_fu_3149_p2 xor_ln23_113_fu_3159_p2 xor_ln23_114_fu_3164_p2 xor_ln23_115_fu_3174_p2 xor_ln23_116_fu_3179_p2 xor_ln23_117_fu_3189_p2 xor_ln23_118_fu_3194_p2 xor_ln23_119_fu_3204_p2 xor_ln23_120_fu_3209_p2 xor_ln23_121_fu_3219_p2 xor_ln23_122_fu_3224_p2 xor_ln23_123_fu_3234_p2 xor_ln23_124_fu_3239_p2 xor_ln23_125_fu_3249_p2 xor_ln23_126_fu_3254_p2 xor_ln23_127_fu_3264_p2 xor_ln23_128_fu_3269_p2 add_ln54_fu_3279_p2 add_ln54_3_fu_3289_p2 add_ln54_4_fu_3299_p2 add_ln54_5_fu_3309_p2 add_ln54_6_fu_3319_p2 add_ln54_7_fu_3329_p2 add_ln54_8_fu_3339_p2 add_ln54_9_fu_3345_p2 add_ln54_10_fu_3355_p2 add_ln54_11_fu_3365_p2 add_ln54_12_fu_3375_p2 add_ln54_13_fu_3385_p2 add_ln54_14_fu_3395_p2 add_ln54_15_fu_3405_p2 add_ln54_16_fu_3813_p2 add_ln54_17_fu_3411_p2 add_ln54_18_fu_3421_p2 add_ln54_19_fu_3431_p2 add_ln54_20_fu_3441_p2 add_ln54_21_fu_3451_p2 add_ln54_22_fu_3461_p2 add_ln54_23_fu_3471_p2 add_ln54_24_fu_3477_p2 add_ln54_25_fu_3487_p2 add_ln54_26_fu_3497_p2 add_ln54_27_fu_3507_p2 add_ln54_28_fu_3517_p2 add_ln54_29_fu_3527_p2 add_ln54_30_fu_3537_p2 add_ln54_31_fu_3829_p2 add_ln54_32_fu_3839_p2 add_ln54_33_fu_3543_p2 add_ln54_34_fu_3553_p2 add_ln54_35_fu_3563_p2 add_ln54_36_fu_3573_p2 add_ln54_37_fu_3583_p2 add_ln54_38_fu_3593_p2 add_ln54_39_fu_3603_p2 add_ln54_40_fu_3609_p2 add_ln54_41_fu_3619_p2 add_ln54_42_fu_3629_p2 add_ln54_43_fu_3639_p2 add_ln54_44_fu_3649_p2 add_ln54_45_fu_3659_p2 add_ln54_46_fu_3669_p2 add_ln54_47_fu_3855_p2 add_ln54_48_fu_3675_p2 add_ln54_49_fu_3685_p2 add_ln54_50_fu_3695_p2 add_ln54_51_fu_3705_p2 add_ln54_52_fu_3715_p2 add_ln54_53_fu_3725_p2 add_ln54_54_fu_3735_p2 add_ln54_55_fu_3741_p2 add_ln54_56_fu_3751_p2 add_ln54_57_fu_3761_p2 add_ln54_58_fu_3771_p2 add_ln54_59_fu_3781_p2 add_ln54_60_fu_3791_p2 add_ln54_61_fu_3801_p2 add_ln54_62_fu_3871_p2 add_ln54_63_fu_3881_p2 cnt_3_fu_3891_p2 W3_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_feedforward_burst_Pipeline_VITIS_LOOP_250_6_fu_938</InstName>
                    <ModuleName>feedforward_burst_Pipeline_VITIS_LOOP_250_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>938</ID>
                    <BindInstances>icmp_ln250_fu_57_p2 add_ln250_fu_63_p2 add_ln253_fu_85_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_feedforward_burst_Pipeline_11_fu_943</InstName>
                    <ModuleName>feedforward_burst_Pipeline_11</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>943</ID>
                    <BindInstances>exitcond2_fu_91_p2 empty_fu_97_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>X0_input_U layer1_activations_U layer1_activations_1_U layer2_activations_U layer2_activations_1_U layer2_activations_2_U layer2_activations_3_U layer3_activations_U layer1_quant_U layer2_quant_U control_s_axi_U gmem_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>feedforward_burst_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>787</Best-caseLatency>
                    <Average-caseLatency>787</Average-caseLatency>
                    <Worst-caseLatency>787</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.870 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.870 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.870 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>785</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>784</TripCount>
                        <Latency>785</Latency>
                        <AbsoluteTimeLatency>7.850 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>bnn.cpp:204</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>bnn.cpp:204</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>68</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>75</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="exitcond2814_fu_86_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond2814" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_92_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>feedforward_burst_Pipeline_VITIS_LOOP_206_1</Name>
            <Loops>
                <VITIS_LOOP_206_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.806</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>787</Best-caseLatency>
                    <Average-caseLatency>787</Average-caseLatency>
                    <Worst-caseLatency>787</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.870 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.870 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.870 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>785</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_206_1>
                        <Name>VITIS_LOOP_206_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>784</TripCount>
                        <Latency>785</Latency>
                        <AbsoluteTimeLatency>7.850 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_206_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>bnn.cpp:206</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_206_1>
                            <Name>VITIS_LOOP_206_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>bnn.cpp:206</SourceLocation>
                        </VITIS_LOOP_206_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>36</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>103</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_206_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln206_fu_55_p2" SOURCE="bnn.cpp:206" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln206" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_206_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln206_fu_61_p2" SOURCE="bnn.cpp:206" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln206" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_206_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln32_fu_77_p2" SOURCE="bnn.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln32" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2</Name>
            <Loops>
                <VITIS_LOOP_49_1_VITIS_LOOP_52_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.880</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>100359</Best-caseLatency>
                    <Average-caseLatency>100359</Average-caseLatency>
                    <Worst-caseLatency>100359</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.004 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.004 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.004 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>100353</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_49_1_VITIS_LOOP_52_2>
                        <Name>VITIS_LOOP_49_1_VITIS_LOOP_52_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>100352</TripCount>
                        <Latency>100357</Latency>
                        <AbsoluteTimeLatency>1.004 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_49_1_VITIS_LOOP_52_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>bnn.cpp:51~bnn.cpp:213</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_49_1_VITIS_LOOP_52_2>
                            <Name>VITIS_LOOP_49_1_VITIS_LOOP_52_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>bnn.cpp:49~bnn.cpp:213</SourceLocation>
                        </VITIS_LOOP_49_1_VITIS_LOOP_52_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>398</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>407</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_52_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln49_fu_141_p2" SOURCE="bnn.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_52_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_2_fu_147_p2" SOURCE="bnn.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_52_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_164_p2" SOURCE="bnn.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_52_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln5211_fu_170_p2" SOURCE="bnn.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln5211" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_52_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_fu_176_p3" SOURCE="bnn.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_52_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_1_fu_256_p3" SOURCE="bnn.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln49_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_52_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_2_fu_184_p3" SOURCE="bnn.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln49_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_52_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10ns_8ns_10ns_17_4_1_U5" SOURCE="bnn.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_52_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10ns_8ns_10ns_17_4_1_U5" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_52_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln23_fu_247_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_52_2" OPTYPE="add" PRAGMA="" RTLNAME="cnt_2_fu_266_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_52_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_200_p2" SOURCE="bnn.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_52_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln52_fu_206_p2" SOURCE="bnn.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln52" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="W1_U" SOURCE="" STORAGESIZE="1 100352 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="W1" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>feedforward_burst_Pipeline_VITIS_LOOP_216_2</Name>
            <Loops>
                <VITIS_LOOP_216_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.806</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>67</Best-caseLatency>
                    <Average-caseLatency>67</Average-caseLatency>
                    <Worst-caseLatency>67</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.670 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.670 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.670 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_216_2>
                        <Name>VITIS_LOOP_216_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>65</Latency>
                        <AbsoluteTimeLatency>0.650 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_216_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>bnn.cpp:216</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_216_2>
                            <Name>VITIS_LOOP_216_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>bnn.cpp:216</SourceLocation>
                        </VITIS_LOOP_216_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>101</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>131</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_216_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln219_fu_124_p2" SOURCE="bnn.cpp:219" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln219" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_216_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln219_1_fu_136_p2" SOURCE="bnn.cpp:219" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln219_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_216_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln216_fu_108_p2" SOURCE="bnn.cpp:216" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln216" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>feedforward_burst_Pipeline_VITIS_LOOP_223_3</Name>
            <Loops>
                <VITIS_LOOP_223_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.504</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>131</Best-caseLatency>
                    <Average-caseLatency>131</Average-caseLatency>
                    <Worst-caseLatency>131</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_223_3>
                        <Name>VITIS_LOOP_223_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>128</TripCount>
                        <Latency>129</Latency>
                        <AbsoluteTimeLatency>1.290 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_223_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>bnn.cpp:223</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_223_3>
                            <Name>VITIS_LOOP_223_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>bnn.cpp:223</SourceLocation>
                        </VITIS_LOOP_223_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>30</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>138</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_223_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln223_fu_85_p2" SOURCE="bnn.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln223" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_223_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln223_fu_91_p2" SOURCE="bnn.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln223" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_223_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln226_fu_121_p3" SOURCE="bnn.cpp:226" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln226" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_223_3" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln32_fu_129_p2" SOURCE="bnn.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln32" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_21</Name>
            <Loops>
                <VITIS_LOOP_49_1_VITIS_LOOP_52_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.993</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8197</Best-caseLatency>
                    <Average-caseLatency>8197</Average-caseLatency>
                    <Worst-caseLatency>8197</Worst-caseLatency>
                    <Best-caseRealTimeLatency>81.970 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>81.970 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>81.970 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8193</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_49_1_VITIS_LOOP_52_2>
                        <Name>VITIS_LOOP_49_1_VITIS_LOOP_52_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>8195</Latency>
                        <AbsoluteTimeLatency>81.950 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_49_1_VITIS_LOOP_52_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>bnn.cpp:51~bnn.cpp:230</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_49_1_VITIS_LOOP_52_2>
                            <Name>VITIS_LOOP_49_1_VITIS_LOOP_52_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>bnn.cpp:49~bnn.cpp:230</SourceLocation>
                        </VITIS_LOOP_49_1_VITIS_LOOP_52_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>333</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>343</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_52_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln49_fu_181_p2" SOURCE="bnn.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_52_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_187_p2" SOURCE="bnn.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_52_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_1_fu_204_p2" SOURCE="bnn.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_52_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln52_fu_210_p2" SOURCE="bnn.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_52_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_fu_216_p3" SOURCE="bnn.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_52_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_1_fu_300_p3" SOURCE="bnn.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln49_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_52_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_2_fu_224_p3" SOURCE="bnn.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln49_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_52_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_282_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_52_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_fu_307_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_52_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_1_fu_312_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_52_2" OPTYPE="add" PRAGMA="" RTLNAME="cnt_1_fu_322_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_52_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_240_p2" SOURCE="bnn.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_52_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln52_1_fu_246_p2" SOURCE="bnn.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln52_1" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="W2_U" SOURCE="" STORAGESIZE="1 8192 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="W2" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>feedforward_burst_Pipeline_VITIS_LOOP_233_4</Name>
            <Loops>
                <VITIS_LOOP_233_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.196</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_233_4>
                        <Name>VITIS_LOOP_233_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_233_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>bnn.cpp:233</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_233_4>
                            <Name>VITIS_LOOP_233_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>bnn.cpp:233</SourceLocation>
                        </VITIS_LOOP_233_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>26</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>208</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_233_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_fu_167_p2" SOURCE="bnn.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln236" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_233_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_1_fu_180_p2" SOURCE="bnn.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln236_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_233_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_2_fu_193_p2" SOURCE="bnn.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln236_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_233_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln236_3_fu_206_p2" SOURCE="bnn.cpp:236" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln236_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_233_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_fu_150_p2" SOURCE="bnn.cpp:233" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln233" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>feedforward_burst_Pipeline_VITIS_LOOP_240_5</Name>
            <Loops>
                <VITIS_LOOP_240_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.701</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>67</Best-caseLatency>
                    <Average-caseLatency>67</Average-caseLatency>
                    <Worst-caseLatency>67</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.670 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.670 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.670 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_240_5>
                        <Name>VITIS_LOOP_240_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>65</Latency>
                        <AbsoluteTimeLatency>0.650 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_240_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>bnn.cpp:240</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_240_5>
                            <Name>VITIS_LOOP_240_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>bnn.cpp:240</SourceLocation>
                        </VITIS_LOOP_240_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>27</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>126</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_240_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln240_fu_129_p2" SOURCE="bnn.cpp:240" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln240" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_240_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln240_fu_135_p2" SOURCE="bnn.cpp:240" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln240" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_240_5" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_9_2_32_1_1_U26" SOURCE="bnn.cpp:243" STORAGESUBTYPE="" URAM="0" VARIABLE="x_assign_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_240_5" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln32_fu_191_p2" SOURCE="bnn.cpp:32" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln32" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>feedforward_burst_Pipeline_VITIS_LOOP_49_1</Name>
            <Loops>
                <VITIS_LOOP_49_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.102</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>14</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_49_1>
                        <Name>VITIS_LOOP_49_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>12</Latency>
                        <AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_49_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>bnn.cpp:49~bnn.cpp:248</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_49_1>
                            <Name>VITIS_LOOP_49_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>bnn.cpp:49~bnn.cpp:248</SourceLocation>
                        </VITIS_LOOP_49_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>182</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1056</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln49_fu_1470_p2" SOURCE="bnn.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_2_fu_1476_p2" SOURCE="bnn.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_fu_2319_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="cnt_fu_2324_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_3_fu_2334_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_4_fu_2339_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_5_fu_2349_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_6_fu_2354_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_7_fu_2364_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_8_fu_2369_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_9_fu_2379_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_10_fu_2384_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_11_fu_2394_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_12_fu_2399_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_13_fu_2409_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_14_fu_2414_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_15_fu_2424_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_16_fu_2429_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_17_fu_2439_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_18_fu_2444_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_19_fu_2454_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_20_fu_2459_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_21_fu_2469_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_22_fu_2474_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_23_fu_2484_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_24_fu_2489_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_25_fu_2499_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_26_fu_2504_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_27_fu_2514_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_28_fu_2519_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_29_fu_2529_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_30_fu_2534_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_31_fu_2544_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_32_fu_2549_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_33_fu_2559_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_34_fu_2564_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_35_fu_2574_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_36_fu_2579_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_37_fu_2589_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_38_fu_2594_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_39_fu_2604_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_40_fu_2609_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_41_fu_2619_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_42_fu_2624_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_43_fu_2634_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_44_fu_2639_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_45_fu_2649_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_46_fu_2654_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_47_fu_2664_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_48_fu_2669_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_49_fu_2679_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_50_fu_2684_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_51_fu_2694_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_52_fu_2699_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_53_fu_2709_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_54_fu_2714_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_55_fu_2724_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_56_fu_2729_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_57_fu_2739_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_58_fu_2744_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_59_fu_2754_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_60_fu_2759_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_61_fu_2769_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_62_fu_2774_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_63_fu_2784_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_63" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_64_fu_2789_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_65_fu_2799_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_65" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_66_fu_2804_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_66" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_67_fu_2814_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_68_fu_2819_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_69_fu_2829_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_70_fu_2834_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_71_fu_2844_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_72_fu_2849_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_72" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_73_fu_2859_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_74_fu_2864_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_75_fu_2874_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_76_fu_2879_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_77_fu_2889_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_78_fu_2894_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_78" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_79_fu_2904_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_79" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_80_fu_2909_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_81_fu_2919_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_82_fu_2924_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_83_fu_2934_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_84_fu_2939_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_85_fu_2949_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_86_fu_2954_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_86" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_87_fu_2964_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_88_fu_2969_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_88" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_89_fu_2979_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_89" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_90_fu_2984_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_91_fu_2994_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_92_fu_2999_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_92" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_93_fu_3009_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_94_fu_3014_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_94" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_95_fu_3024_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_95" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_96_fu_3029_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_96" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_97_fu_3039_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_97" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_98_fu_3044_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_98" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_99_fu_3054_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_100_fu_3059_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_101_fu_3069_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_102_fu_3074_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_102" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_103_fu_3084_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_104_fu_3089_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_104" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_105_fu_3099_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_105" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_106_fu_3104_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_106" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_107_fu_3114_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_107" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_108_fu_3119_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_108" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_109_fu_3129_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_110_fu_3134_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_111_fu_3144_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_112_fu_3149_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_113_fu_3159_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_113" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_114_fu_3164_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_114" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_115_fu_3174_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_115" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_116_fu_3179_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_116" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_117_fu_3189_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_117" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_118_fu_3194_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_118" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_119_fu_3204_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_119" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_120_fu_3209_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_120" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_121_fu_3219_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_121" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_122_fu_3224_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_122" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_123_fu_3234_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_123" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_124_fu_3239_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_124" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_125_fu_3249_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_125" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_126_fu_3254_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_126" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_127_fu_3264_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_127" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_128_fu_3269_p2" SOURCE="bnn.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln23_128" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_3279_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_3_fu_3289_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_4_fu_3299_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_5_fu_3309_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_6_fu_3319_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_7_fu_3329_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_8_fu_3339_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_9_fu_3345_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_10_fu_3355_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_11_fu_3365_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_12_fu_3375_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_13_fu_3385_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_14_fu_3395_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_15_fu_3405_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_16_fu_3813_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_17_fu_3411_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_18_fu_3421_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_19_fu_3431_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_20_fu_3441_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_21_fu_3451_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_22_fu_3461_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_23_fu_3471_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_24_fu_3477_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_25_fu_3487_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_26_fu_3497_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_27_fu_3507_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_28_fu_3517_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_29_fu_3527_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_30_fu_3537_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_31_fu_3829_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_32_fu_3839_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_33_fu_3543_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_34_fu_3553_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_35_fu_3563_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_36_fu_3573_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_37_fu_3583_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_38_fu_3593_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_39_fu_3603_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_40_fu_3609_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_41_fu_3619_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_42_fu_3629_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_43_fu_3639_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_44_fu_3649_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_45_fu_3659_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_46_fu_3669_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_47_fu_3855_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_48_fu_3675_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_49_fu_3685_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_50_fu_3695_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_51_fu_3705_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_52_fu_3715_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_53_fu_3725_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_54_fu_3735_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_55_fu_3741_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_56_fu_3751_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_57_fu_3761_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_58_fu_3771_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_59_fu_3781_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_60_fu_3791_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_61_fu_3801_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_62_fu_3871_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_63_fu_3881_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54_63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1" OPTYPE="add" PRAGMA="" RTLNAME="cnt_3_fu_3891_p2" SOURCE="bnn.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="W3_U" SOURCE="" STORAGESIZE="1 640 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np" URAM="0" VARIABLE="W3" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>feedforward_burst_Pipeline_VITIS_LOOP_250_6</Name>
            <Loops>
                <VITIS_LOOP_250_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.196</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_250_6>
                        <Name>VITIS_LOOP_250_6</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>0.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_250_6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>bnn.cpp:250</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_250_6>
                            <Name>VITIS_LOOP_250_6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>bnn.cpp:250</SourceLocation>
                        </VITIS_LOOP_250_6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>103</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_250_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln250_fu_57_p2" SOURCE="bnn.cpp:250" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln250" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_250_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln250_fu_63_p2" SOURCE="bnn.cpp:250" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln250" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_250_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln253_fu_85_p2" SOURCE="bnn.cpp:253" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln253" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>feedforward_burst_Pipeline_11</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>13</Best-caseLatency>
                    <Average-caseLatency>13</Average-caseLatency>
                    <Worst-caseLatency>13</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.130 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.130 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.130 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>11</Latency>
                        <AbsoluteTimeLatency>0.110 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>bnn.cpp:257</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>bnn.cpp:257</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>75</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="exitcond2_fu_91_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_97_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>feedforward_burst</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>110520</Best-caseLatency>
                    <Average-caseLatency>110520</Average-caseLatency>
                    <Worst-caseLatency>110520</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.105 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.105 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.105 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>110521</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>bnn.cpp:184</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>19</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>6</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2844</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>5262</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>9</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="X0_input_U" SOURCE="bnn.cpp:195" STORAGESIZE="32 784 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="X0_input" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="layer1_activations_U" SOURCE="bnn.cpp:197" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="layer1_activations" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="layer1_activations_1_U" SOURCE="bnn.cpp:197" STORAGESIZE="32 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="layer1_activations_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="layer2_activations_U" SOURCE="bnn.cpp:198" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="layer2_activations" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="layer2_activations_1_U" SOURCE="bnn.cpp:198" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="layer2_activations_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="layer2_activations_2_U" SOURCE="bnn.cpp:198" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="layer2_activations_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="layer2_activations_3_U" SOURCE="bnn.cpp:198" STORAGESIZE="32 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="layer2_activations_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="layer3_activations_U" SOURCE="bnn.cpp:199" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="layer3_activations" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="layer1_quant_U" SOURCE="bnn.cpp:200" STORAGESIZE="1 128 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="layer1_quant" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="layer2_quant_U" SOURCE="bnn.cpp:201" STORAGESIZE="1 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="layer2_quant" VISIBLE="true"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="4" BUNDLEDNAME="gmem" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input" index="0" direction="inout" srcType="int const *" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="input_r_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="input_r_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output" index="1" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="output_r_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="output_r_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="input_r_1" access="W" description="Data signal of input_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_r" access="W" description="Bit 31 to 0 of input_r"/>
                    </fields>
                </register>
                <register offset="0x14" name="input_r_2" access="W" description="Data signal of input_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_r" access="W" description="Bit 63 to 32 of input_r"/>
                    </fields>
                </register>
                <register offset="0x1c" name="output_r_1" access="W" description="Data signal of output_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_r" access="W" description="Bit 31 to 0 of output_r"/>
                    </fields>
                </register>
                <register offset="0x20" name="output_r_2" access="W" description="Data signal of output_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_r" access="W" description="Bit 63 to 32 of output_r"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="input"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="input"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="output"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="output"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="13">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem">READ_WRITE, 32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">input_r_1, 0x10, 32, W, Data signal of input_r, </column>
                    <column name="s_axi_control">input_r_2, 0x14, 32, W, Data signal of input_r, </column>
                    <column name="s_axi_control">output_r_1, 0x1c, 32, W, Data signal of output_r, </column>
                    <column name="s_axi_control">output_r_2, 0x20, 32, W, Data signal of output_r, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input">inout, int const *</column>
                    <column name="output">inout, int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="input">m_axi_gmem, interface, , channel=0</column>
                    <column name="input">s_axi_control, register, offset, name=input_r_1 offset=0x10 range=32</column>
                    <column name="input">s_axi_control, register, offset, name=input_r_2 offset=0x14 range=32</column>
                    <column name="output">m_axi_gmem, interface, , channel=0</column>
                    <column name="output">s_axi_control, register, offset, name=output_r_1 offset=0x1c range=32</column>
                    <column name="output">s_axi_control, register, offset, name=output_r_2 offset=0x20 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem">read, 784, 32, anonymous, bnn.cpp:204:5</column>
                    <column name="m_axi_gmem">write, 10, 32, anonymous, bnn.cpp:257:5</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem">input, bnn.cpp:204:5, read, Widen Fail, , anonymous, bnn.cpp:204:5, 214-353, Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">input, bnn.cpp:204:5, read, Inferred, 784, anonymous, bnn.cpp:204:5, , </column>
                    <column name="m_axi_gmem">output, bnn.cpp:257:5, write, Widen Fail, , anonymous, bnn.cpp:257:5, 214-353, Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">output, bnn.cpp:257:5, write, Inferred, 10, anonymous, bnn.cpp:257:5, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="bnn.cpp:189" status="valid" parentFunction="feedforward_burst" variable="input" isDirective="0" options="m_axi port=input depth=784"/>
        <Pragma type="interface" location="bnn.cpp:190" status="valid" parentFunction="feedforward_burst" variable="output" isDirective="0" options="m_axi port=output depth=10"/>
        <Pragma type="interface" location="bnn.cpp:191" status="valid" parentFunction="feedforward_burst" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="pipeline" location="bnn.cpp:208" status="valid" parentFunction="feedforward_burst" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="bnn.cpp:218" status="valid" parentFunction="feedforward_burst" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="pipeline" location="bnn.cpp:225" status="valid" parentFunction="feedforward_burst" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="bnn.cpp:235" status="valid" parentFunction="feedforward_burst" variable="" isDirective="0" options="factor=4"/>
        <Pragma type="pipeline" location="bnn.cpp:242" status="valid" parentFunction="feedforward_burst" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="bnn.cpp:252" status="valid" parentFunction="feedforward_burst" variable="" isDirective="0" options="II=1"/>
    </PragmaReport>
</profile>

