
///////////////////////////////////
// Efinity Synthesis Started 
// Nov 15, 2022 13:23:23
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:37)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0011 VERI-WARNING] using initial value for 'reg_pc' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:74)
[EFX-0011 VERI-WARNING] using initial value for 'funct' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:90)
[EFX-0011 VERI-WARNING] using initial value for 'opcode' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:91)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'buf_3' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:74)
[EFX-0031 INFO] 'buf_4' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:90)
[EFX-0031 INFO] 'buf_5' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:91)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:32)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:41)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:41)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:41)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:41)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:41)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:41)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:41)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:41)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:41)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:41)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:41)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:41)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:41)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:41)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:41)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:41)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:41)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:41)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:41)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:41)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 1.03
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[31] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[30] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[29] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[28] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[27] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[26] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[25] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[24] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[23] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[22] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[21] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[20] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[19] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[18] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[17] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[16] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[15] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[14] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[13] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[12] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[10] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 33 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 15, 2022 14:06:14
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:37)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0011 VERI-WARNING] using initial value for 'reg_pc' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:74)
[EFX-0011 VERI-WARNING] using initial value for 'opcode' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:89)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'buf_3' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:74)
[EFX-0031 INFO] 'buf_4' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:89)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:32)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:41)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:41)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:41)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:41)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:41)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:41)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:41)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:41)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:41)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:41)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:41)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:41)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:41)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:41)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:41)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:41)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:41)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:41)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:41)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:41)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 1.03
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[31] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[30] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[29] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[28] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[27] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[26] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[25] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[24] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[23] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[22] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[21] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[20] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[19] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[18] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[17] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[16] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[15] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[14] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[13] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[12] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[10] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 33 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 15, 2022 15:38:23
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:37)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0011 VERI-WARNING] using initial value for 'reg_pc' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:104)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'buf_3' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:104)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:32)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:71)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:71)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:71)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:71)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:71)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:71)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:71)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:71)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:71)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:71)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:71)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:71)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:71)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:71)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:71)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:71)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:71)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:71)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:71)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:71)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 1.03
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[31] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[30] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[29] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[28] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[27] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[26] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[25] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[24] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[23] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[22] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[21] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[20] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[19] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[18] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[17] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[16] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[15] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[14] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[13] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[12] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[10] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 33 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 15, 2022 16:06:26
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:37)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0011 VERI-WARNING] using initial value for 'x0' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:72)
[EFX-0011 VERI-WARNING] using initial value for 'x1' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0011 VERI-WARNING] using initial value for 'x2' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:74)
[EFX-0011 VERI-WARNING] using initial value for 'x3' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:75)
[EFX-0011 VERI-WARNING] using initial value for 'x4' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:76)
[EFX-0011 VERI-WARNING] using initial value for 'x5' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:77)
[EFX-0011 VERI-WARNING] using initial value for 'x6' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:78)
[EFX-0011 VERI-WARNING] using initial value for 'x7' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:79)
[EFX-0011 VERI-WARNING] using initial value for 'x8' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:80)
[EFX-0011 VERI-WARNING] using initial value for 'x9' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:81)
[EFX-0011 VERI-WARNING] using initial value for 'x10' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:82)
[EFX-0011 VERI-WARNING] using initial value for 'x11' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:83)
[EFX-0011 VERI-WARNING] using initial value for 'x12' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:84)
[EFX-0011 VERI-WARNING] using initial value for 'x13' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:85)
[EFX-0011 VERI-WARNING] using initial value for 'x14' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:86)
[EFX-0011 VERI-WARNING] using initial value for 'x15' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:87)
[EFX-0011 VERI-WARNING] using initial value for 'x16' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:88)
[EFX-0011 VERI-WARNING] using initial value for 'x17' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:89)
[EFX-0011 VERI-WARNING] using initial value for 'x18' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:90)
[EFX-0011 VERI-WARNING] using initial value for 'x19' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:91)
[EFX-0011 VERI-WARNING] using initial value for 'x20' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:92)
[EFX-0011 VERI-WARNING] using initial value for 'x21' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:93)
[EFX-0011 VERI-WARNING] using initial value for 'x22' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:94)
[EFX-0011 VERI-WARNING] using initial value for 'x23' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:95)
[EFX-0011 VERI-WARNING] using initial value for 'x24' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:96)
[EFX-0011 VERI-WARNING] using initial value for 'x25' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:97)
[EFX-0011 VERI-WARNING] using initial value for 'x26' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0011 VERI-WARNING] using initial value for 'x27' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:99)
[EFX-0011 VERI-WARNING] using initial value for 'x28' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:100)
[EFX-0011 VERI-WARNING] using initial value for 'x29' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:101)
[EFX-0011 VERI-WARNING] using initial value for 'x30' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:102)
[EFX-0011 VERI-WARNING] using initial value for 'x31' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:103)
[EFX-0011 VERI-WARNING] using initial value for 'reg_pc' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:104)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:167)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:202)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'buf_3' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:72)
[EFX-0031 INFO] 'buf_4' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0031 INFO] 'buf_5' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:74)
[EFX-0031 INFO] 'buf_6' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:75)
[EFX-0031 INFO] 'buf_7' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:76)
[EFX-0031 INFO] 'buf_8' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:77)
[EFX-0031 INFO] 'buf_9' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:78)
[EFX-0031 INFO] 'buf_10' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:79)
[EFX-0031 INFO] 'buf_11' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:80)
[EFX-0031 INFO] 'buf_12' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:81)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:32)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:71)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:71)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:71)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:71)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:71)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:71)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:71)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:71)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:71)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:71)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:71)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:71)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:71)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:71)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:71)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:71)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:71)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:71)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:71)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:71)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Wide MUX mapping to ram-net, output: 'n1097' select size : 5 output width: 32
[EFX-0000 INFO] ... Wide MUX mapping to ram-net, output: 'n1130' select size : 5 output width: 32
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 1.03
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[31] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[30] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[29] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[28] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[27] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[26] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[25] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[24] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[23] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[22] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[21] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[20] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[19] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[18] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[17] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[16] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[15] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[14] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[13] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[12] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[10] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 33 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 15, 2022 16:39:47
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:39)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0011 VERI-WARNING] using initial value for 'x0' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:74)
[EFX-0011 VERI-WARNING] using initial value for 'x1' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:75)
[EFX-0011 VERI-WARNING] using initial value for 'x2' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:76)
[EFX-0011 VERI-WARNING] using initial value for 'x3' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:77)
[EFX-0011 VERI-WARNING] using initial value for 'x4' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:78)
[EFX-0011 VERI-WARNING] using initial value for 'x5' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:79)
[EFX-0011 VERI-WARNING] using initial value for 'x6' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:80)
[EFX-0011 VERI-WARNING] using initial value for 'x7' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:81)
[EFX-0011 VERI-WARNING] using initial value for 'x8' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:82)
[EFX-0011 VERI-WARNING] using initial value for 'x9' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:83)
[EFX-0011 VERI-WARNING] using initial value for 'x10' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:84)
[EFX-0011 VERI-WARNING] using initial value for 'x11' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:85)
[EFX-0011 VERI-WARNING] using initial value for 'x12' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:86)
[EFX-0011 VERI-WARNING] using initial value for 'x13' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:87)
[EFX-0011 VERI-WARNING] using initial value for 'x14' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:88)
[EFX-0011 VERI-WARNING] using initial value for 'x15' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:89)
[EFX-0011 VERI-WARNING] using initial value for 'x16' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:90)
[EFX-0011 VERI-WARNING] using initial value for 'x17' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:91)
[EFX-0011 VERI-WARNING] using initial value for 'x18' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:92)
[EFX-0011 VERI-WARNING] using initial value for 'x19' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:93)
[EFX-0011 VERI-WARNING] using initial value for 'x20' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:94)
[EFX-0011 VERI-WARNING] using initial value for 'x21' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:95)
[EFX-0011 VERI-WARNING] using initial value for 'x22' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:96)
[EFX-0011 VERI-WARNING] using initial value for 'x23' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:97)
[EFX-0011 VERI-WARNING] using initial value for 'x24' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0011 VERI-WARNING] using initial value for 'x25' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:99)
[EFX-0011 VERI-WARNING] using initial value for 'x26' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:100)
[EFX-0011 VERI-WARNING] using initial value for 'x27' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:101)
[EFX-0011 VERI-WARNING] using initial value for 'x28' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:102)
[EFX-0011 VERI-WARNING] using initial value for 'x29' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:103)
[EFX-0011 VERI-WARNING] using initial value for 'x30' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:104)
[EFX-0011 VERI-WARNING] using initial value for 'x31' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:105)
[EFX-0011 VERI-WARNING] using initial value for 'reg_pc' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:106)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:204)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT2[31]' wire 'CONTR_OUT2[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT2[30]' wire 'CONTR_OUT2[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT2[29]' wire 'CONTR_OUT2[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT2[28]' wire 'CONTR_OUT2[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT2[27]' wire 'CONTR_OUT2[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT2[26]' wire 'CONTR_OUT2[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT2[25]' wire 'CONTR_OUT2[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT2[24]' wire 'CONTR_OUT2[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT2[23]' wire 'CONTR_OUT2[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT2[22]' wire 'CONTR_OUT2[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT2[21]' wire 'CONTR_OUT2[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT2[20]' wire 'CONTR_OUT2[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT2[19]' wire 'CONTR_OUT2[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT2[18]' wire 'CONTR_OUT2[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT2[17]' wire 'CONTR_OUT2[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT2[16]' wire 'CONTR_OUT2[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT2[15]' wire 'CONTR_OUT2[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT2[14]' wire 'CONTR_OUT2[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT2[13]' wire 'CONTR_OUT2[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT2[12]' wire 'CONTR_OUT2[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT2[11]' wire 'CONTR_OUT2[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT2[10]' wire 'CONTR_OUT2[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT2[9]' wire 'CONTR_OUT2[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT2[8]' wire 'CONTR_OUT2[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT2[7]' wire 'CONTR_OUT2[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT2[6]' wire 'CONTR_OUT2[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT2[5]' wire 'CONTR_OUT2[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT2[4]' wire 'CONTR_OUT2[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT2[3]' wire 'CONTR_OUT2[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT2[2]' wire 'CONTR_OUT2[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT2[1]' wire 'CONTR_OUT2[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT2[0]' wire 'CONTR_OUT2[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'buf_3' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:74)
[EFX-0031 INFO] 'buf_4' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:75)
[EFX-0031 INFO] 'buf_5' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:76)
[EFX-0031 INFO] 'buf_6' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:77)
[EFX-0031 INFO] 'buf_7' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:78)
[EFX-0031 INFO] 'buf_8' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:79)
[EFX-0031 INFO] 'buf_9' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:80)
[EFX-0031 INFO] 'buf_10' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:81)
[EFX-0031 INFO] 'buf_11' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:82)
[EFX-0031 INFO] 'buf_12' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:83)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT2[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT2[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT2[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT2[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT2[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT2[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT2[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT2[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT2[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:32)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Wide MUX mapping to ram-net, output: 'n1097' select size : 5 output width: 32
[EFX-0000 INFO] ... Wide MUX mapping to ram-net, output: 'n1130' select size : 5 output width: 32
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 74 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4, ed: 16, lv: 2, pw: 103.09
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 74 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[10] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[7] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 6 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	4
[EFX-0000 INFO] EFX_FF          : 	72
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 16, 2022 09:27:45
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0011 VERI-WARNING] using initial value for 'x0' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0011 VERI-WARNING] using initial value for 'x1' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:74)
[EFX-0011 VERI-WARNING] using initial value for 'x2' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:75)
[EFX-0011 VERI-WARNING] using initial value for 'x3' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:76)
[EFX-0011 VERI-WARNING] using initial value for 'x4' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:77)
[EFX-0011 VERI-WARNING] using initial value for 'x5' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:78)
[EFX-0011 VERI-WARNING] using initial value for 'x6' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:79)
[EFX-0011 VERI-WARNING] using initial value for 'x7' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:80)
[EFX-0011 VERI-WARNING] using initial value for 'x8' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:81)
[EFX-0011 VERI-WARNING] using initial value for 'x9' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:82)
[EFX-0011 VERI-WARNING] using initial value for 'x10' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:83)
[EFX-0011 VERI-WARNING] using initial value for 'x11' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:84)
[EFX-0011 VERI-WARNING] using initial value for 'x12' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:85)
[EFX-0011 VERI-WARNING] using initial value for 'x13' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:86)
[EFX-0011 VERI-WARNING] using initial value for 'x14' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:87)
[EFX-0011 VERI-WARNING] using initial value for 'x15' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:88)
[EFX-0011 VERI-WARNING] using initial value for 'x16' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:89)
[EFX-0011 VERI-WARNING] using initial value for 'x17' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:90)
[EFX-0011 VERI-WARNING] using initial value for 'x18' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:91)
[EFX-0011 VERI-WARNING] using initial value for 'x19' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:92)
[EFX-0011 VERI-WARNING] using initial value for 'x20' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:93)
[EFX-0011 VERI-WARNING] using initial value for 'x21' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:94)
[EFX-0011 VERI-WARNING] using initial value for 'x22' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:95)
[EFX-0011 VERI-WARNING] using initial value for 'x23' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:96)
[EFX-0011 VERI-WARNING] using initial value for 'x24' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:97)
[EFX-0011 VERI-WARNING] using initial value for 'x25' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0011 VERI-WARNING] using initial value for 'x26' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:99)
[EFX-0011 VERI-WARNING] using initial value for 'x27' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:100)
[EFX-0011 VERI-WARNING] using initial value for 'x28' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:101)
[EFX-0011 VERI-WARNING] using initial value for 'x29' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:102)
[EFX-0011 VERI-WARNING] using initial value for 'x30' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:103)
[EFX-0011 VERI-WARNING] using initial value for 'x31' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:104)
[EFX-0011 VERI-WARNING] using initial value for 'reg_pc' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:105)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:203)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'buf_3' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0031 INFO] 'buf_4' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:74)
[EFX-0031 INFO] 'buf_5' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:75)
[EFX-0031 INFO] 'buf_6' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:76)
[EFX-0031 INFO] 'buf_7' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:77)
[EFX-0031 INFO] 'buf_8' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:78)
[EFX-0031 INFO] 'buf_9' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:79)
[EFX-0031 INFO] 'buf_10' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:80)
[EFX-0031 INFO] 'buf_11' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:81)
[EFX-0031 INFO] 'buf_12' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:72)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:72)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:72)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:72)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:72)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:72)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:72)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:72)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:72)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:72)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:72)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:72)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:72)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:72)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:72)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:72)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:72)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:72)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:72)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:72)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Wide MUX mapping to ram-net, output: 'n1097' select size : 5 output width: 32
[EFX-0000 INFO] ... Wide MUX mapping to ram-net, output: 'n1130' select size : 5 output width: 32
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 74 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4, ed: 16, lv: 2, pw: 103.09
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 74 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[10] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[7] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 6 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	4
[EFX-0000 INFO] EFX_FF          : 	72
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 16, 2022 09:32:38
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] 0 definitions of operator "+" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:266)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:288)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 16, 2022 09:35:47
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] 's1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:134)
[EFX-0010 VERI-ERROR] 's1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:135)
[EFX-0010 VERI-ERROR] 's1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:136)
[EFX-0010 VERI-ERROR] 's1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:137)
[EFX-0010 VERI-ERROR] 's1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:138)
[EFX-0010 VERI-ERROR] 's1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:139)
[EFX-0010 VERI-ERROR] 's1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:140)
[EFX-0010 VERI-ERROR] 's1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:141)
[EFX-0010 VERI-ERROR] 's1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:142)
[EFX-0010 VERI-ERROR] 's1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:143)
[EFX-0010 VERI-ERROR] 's1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:144)
[EFX-0010 VERI-ERROR] 's1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:145)
[EFX-0010 VERI-ERROR] 's1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0010 VERI-ERROR] 's1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:147)
[EFX-0010 VERI-ERROR] 's1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0010 VERI-ERROR] 's1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0010 VERI-ERROR] 's1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:150)
[EFX-0010 VERI-ERROR] 's1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:151)
[EFX-0010 VERI-ERROR] 's1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:152)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 16, 2022 09:36:45
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0011 VERI-WARNING] using initial value for 'x0' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0011 VERI-WARNING] using initial value for 'x1' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:74)
[EFX-0011 VERI-WARNING] using initial value for 'x2' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:75)
[EFX-0011 VERI-WARNING] using initial value for 'x3' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:76)
[EFX-0011 VERI-WARNING] using initial value for 'x4' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:77)
[EFX-0011 VERI-WARNING] using initial value for 'x5' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:78)
[EFX-0011 VERI-WARNING] using initial value for 'x6' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:79)
[EFX-0011 VERI-WARNING] using initial value for 'x7' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:80)
[EFX-0011 VERI-WARNING] using initial value for 'x8' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:81)
[EFX-0011 VERI-WARNING] using initial value for 'x9' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:82)
[EFX-0011 VERI-WARNING] using initial value for 'x10' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:83)
[EFX-0011 VERI-WARNING] using initial value for 'x11' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:84)
[EFX-0011 VERI-WARNING] using initial value for 'x12' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:85)
[EFX-0011 VERI-WARNING] using initial value for 'x13' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:86)
[EFX-0011 VERI-WARNING] using initial value for 'x14' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:87)
[EFX-0011 VERI-WARNING] using initial value for 'x15' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:88)
[EFX-0011 VERI-WARNING] using initial value for 'x16' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:89)
[EFX-0011 VERI-WARNING] using initial value for 'x17' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:90)
[EFX-0011 VERI-WARNING] using initial value for 'x18' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:91)
[EFX-0011 VERI-WARNING] using initial value for 'x19' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:92)
[EFX-0011 VERI-WARNING] using initial value for 'x20' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:93)
[EFX-0011 VERI-WARNING] using initial value for 'x21' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:94)
[EFX-0011 VERI-WARNING] using initial value for 'x22' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:95)
[EFX-0011 VERI-WARNING] using initial value for 'x23' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:96)
[EFX-0011 VERI-WARNING] using initial value for 'x24' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:97)
[EFX-0011 VERI-WARNING] using initial value for 'x25' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0011 VERI-WARNING] using initial value for 'x26' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:99)
[EFX-0011 VERI-WARNING] using initial value for 'x27' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:100)
[EFX-0011 VERI-WARNING] using initial value for 'x28' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:101)
[EFX-0011 VERI-WARNING] using initial value for 'x29' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:102)
[EFX-0011 VERI-WARNING] using initial value for 'x30' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:103)
[EFX-0011 VERI-WARNING] using initial value for 'x31' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:104)
[EFX-0011 VERI-WARNING] using initial value for 'reg_pc' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:105)
[EFX-0011 VERI-WARNING] using initial value for 'res' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:118)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:203)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'buf_3' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0031 INFO] 'buf_4' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:74)
[EFX-0031 INFO] 'buf_5' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:75)
[EFX-0031 INFO] 'buf_6' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:76)
[EFX-0031 INFO] 'buf_7' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:77)
[EFX-0031 INFO] 'buf_8' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:78)
[EFX-0031 INFO] 'buf_9' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:79)
[EFX-0031 INFO] 'buf_10' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:80)
[EFX-0031 INFO] 'buf_11' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:81)
[EFX-0031 INFO] 'buf_12' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:82)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:72)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:72)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:72)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:72)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:72)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:72)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:72)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:72)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:72)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:72)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:72)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:72)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:72)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:72)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:72)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:72)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:72)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:72)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:72)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:72)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Wide MUX mapping to ram-net, output: 'n1130' select size : 5 output width: 32
[EFX-0000 INFO] ... Wide MUX mapping to ram-net, output: 'n1163' select size : 5 output width: 32
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 1.03
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[31] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[30] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[29] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[28] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[27] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[26] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[25] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[24] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[23] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[22] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[21] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[20] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[19] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[18] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[17] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[16] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[15] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[14] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[13] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[12] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[10] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 33 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 16, 2022 09:37:36
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] 0 definitions of operator "+" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:266)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:288)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 16, 2022 09:39:43
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:39)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0011 VERI-WARNING] using initial value for 'x0' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:74)
[EFX-0011 VERI-WARNING] using initial value for 'x1' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:75)
[EFX-0011 VERI-WARNING] using initial value for 'x2' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:76)
[EFX-0011 VERI-WARNING] using initial value for 'x3' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:77)
[EFX-0011 VERI-WARNING] using initial value for 'x4' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:78)
[EFX-0011 VERI-WARNING] using initial value for 'x5' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:79)
[EFX-0011 VERI-WARNING] using initial value for 'x6' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:80)
[EFX-0011 VERI-WARNING] using initial value for 'x7' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:81)
[EFX-0011 VERI-WARNING] using initial value for 'x8' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:82)
[EFX-0011 VERI-WARNING] using initial value for 'x9' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:83)
[EFX-0011 VERI-WARNING] using initial value for 'x10' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:84)
[EFX-0011 VERI-WARNING] using initial value for 'x11' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:85)
[EFX-0011 VERI-WARNING] using initial value for 'x12' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:86)
[EFX-0011 VERI-WARNING] using initial value for 'x13' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:87)
[EFX-0011 VERI-WARNING] using initial value for 'x14' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:88)
[EFX-0011 VERI-WARNING] using initial value for 'x15' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:89)
[EFX-0011 VERI-WARNING] using initial value for 'x16' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:90)
[EFX-0011 VERI-WARNING] using initial value for 'x17' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:91)
[EFX-0011 VERI-WARNING] using initial value for 'x18' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:92)
[EFX-0011 VERI-WARNING] using initial value for 'x19' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:93)
[EFX-0011 VERI-WARNING] using initial value for 'x20' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:94)
[EFX-0011 VERI-WARNING] using initial value for 'x21' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:95)
[EFX-0011 VERI-WARNING] using initial value for 'x22' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:96)
[EFX-0011 VERI-WARNING] using initial value for 'x23' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:97)
[EFX-0011 VERI-WARNING] using initial value for 'x24' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0011 VERI-WARNING] using initial value for 'x25' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:99)
[EFX-0011 VERI-WARNING] using initial value for 'x26' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:100)
[EFX-0011 VERI-WARNING] using initial value for 'x27' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:101)
[EFX-0011 VERI-WARNING] using initial value for 'x28' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:102)
[EFX-0011 VERI-WARNING] using initial value for 'x29' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:103)
[EFX-0011 VERI-WARNING] using initial value for 'x30' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:104)
[EFX-0011 VERI-WARNING] using initial value for 'x31' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:105)
[EFX-0011 VERI-WARNING] using initial value for 'reg_pc' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:106)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:204)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[31]' wire 'CONTR_OUT[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[30]' wire 'CONTR_OUT[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[29]' wire 'CONTR_OUT[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[28]' wire 'CONTR_OUT[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[27]' wire 'CONTR_OUT[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[26]' wire 'CONTR_OUT[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[25]' wire 'CONTR_OUT[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[24]' wire 'CONTR_OUT[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[23]' wire 'CONTR_OUT[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[22]' wire 'CONTR_OUT[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[21]' wire 'CONTR_OUT[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[20]' wire 'CONTR_OUT[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[19]' wire 'CONTR_OUT[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[18]' wire 'CONTR_OUT[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[17]' wire 'CONTR_OUT[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[16]' wire 'CONTR_OUT[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[15]' wire 'CONTR_OUT[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[14]' wire 'CONTR_OUT[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[13]' wire 'CONTR_OUT[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[12]' wire 'CONTR_OUT[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[11]' wire 'CONTR_OUT[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[10]' wire 'CONTR_OUT[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[9]' wire 'CONTR_OUT[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[8]' wire 'CONTR_OUT[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[7]' wire 'CONTR_OUT[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[6]' wire 'CONTR_OUT[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[5]' wire 'CONTR_OUT[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[4]' wire 'CONTR_OUT[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[3]' wire 'CONTR_OUT[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[2]' wire 'CONTR_OUT[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[1]' wire 'CONTR_OUT[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[0]' wire 'CONTR_OUT[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'buf_3' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:74)
[EFX-0031 INFO] 'buf_4' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:75)
[EFX-0031 INFO] 'buf_5' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:76)
[EFX-0031 INFO] 'buf_6' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:77)
[EFX-0031 INFO] 'buf_7' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:78)
[EFX-0031 INFO] 'buf_8' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:79)
[EFX-0031 INFO] 'buf_9' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:80)
[EFX-0031 INFO] 'buf_10' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:81)
[EFX-0031 INFO] 'buf_11' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:82)
[EFX-0031 INFO] 'buf_12' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:83)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:30)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:32)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:32)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Wide MUX mapping to ram-net, output: 'n1097' select size : 5 output width: 32
[EFX-0000 INFO] ... Wide MUX mapping to ram-net, output: 'n1130' select size : 5 output width: 32
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 1.03
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[31] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[30] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[29] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[28] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[27] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[26] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[25] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[24] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[23] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[22] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[21] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[20] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[19] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[18] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[17] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[16] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[15] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[14] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[13] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[12] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[10] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 33 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 16, 2022 09:42:41
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:39)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0011 VERI-WARNING] using initial value for 'x0' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:74)
[EFX-0011 VERI-WARNING] using initial value for 'x1' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:75)
[EFX-0011 VERI-WARNING] using initial value for 'x2' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:76)
[EFX-0011 VERI-WARNING] using initial value for 'x3' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:77)
[EFX-0011 VERI-WARNING] using initial value for 'x4' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:78)
[EFX-0011 VERI-WARNING] using initial value for 'x5' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:79)
[EFX-0011 VERI-WARNING] using initial value for 'x6' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:80)
[EFX-0011 VERI-WARNING] using initial value for 'x7' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:81)
[EFX-0011 VERI-WARNING] using initial value for 'x8' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:82)
[EFX-0011 VERI-WARNING] using initial value for 'x9' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:83)
[EFX-0011 VERI-WARNING] using initial value for 'x10' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:84)
[EFX-0011 VERI-WARNING] using initial value for 'x11' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:85)
[EFX-0011 VERI-WARNING] using initial value for 'x12' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:86)
[EFX-0011 VERI-WARNING] using initial value for 'x13' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:87)
[EFX-0011 VERI-WARNING] using initial value for 'x14' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:88)
[EFX-0011 VERI-WARNING] using initial value for 'x15' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:89)
[EFX-0011 VERI-WARNING] using initial value for 'x16' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:90)
[EFX-0011 VERI-WARNING] using initial value for 'x17' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:91)
[EFX-0011 VERI-WARNING] using initial value for 'x18' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:92)
[EFX-0011 VERI-WARNING] using initial value for 'x19' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:93)
[EFX-0011 VERI-WARNING] using initial value for 'x20' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:94)
[EFX-0011 VERI-WARNING] using initial value for 'x21' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:95)
[EFX-0011 VERI-WARNING] using initial value for 'x22' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:96)
[EFX-0011 VERI-WARNING] using initial value for 'x23' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:97)
[EFX-0011 VERI-WARNING] using initial value for 'x24' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0011 VERI-WARNING] using initial value for 'x25' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:99)
[EFX-0011 VERI-WARNING] using initial value for 'x26' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:100)
[EFX-0011 VERI-WARNING] using initial value for 'x27' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:101)
[EFX-0011 VERI-WARNING] using initial value for 'x28' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:102)
[EFX-0011 VERI-WARNING] using initial value for 'x29' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:103)
[EFX-0011 VERI-WARNING] using initial value for 'x30' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:104)
[EFX-0011 VERI-WARNING] using initial value for 'x31' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:105)
[EFX-0011 VERI-WARNING] using initial value for 'reg_pc' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:106)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:204)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'buf_3' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:74)
[EFX-0031 INFO] 'buf_4' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:75)
[EFX-0031 INFO] 'buf_5' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:76)
[EFX-0031 INFO] 'buf_6' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:77)
[EFX-0031 INFO] 'buf_7' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:78)
[EFX-0031 INFO] 'buf_8' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:79)
[EFX-0031 INFO] 'buf_9' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:80)
[EFX-0031 INFO] 'buf_10' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:81)
[EFX-0031 INFO] 'buf_11' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:82)
[EFX-0031 INFO] 'buf_12' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:83)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:30)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Wide MUX mapping to ram-net, output: 'n1097' select size : 5 output width: 32
[EFX-0000 INFO] ... Wide MUX mapping to ram-net, output: 'n1130' select size : 5 output width: 32
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 94 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4, ed: 16, lv: 2, pw: 122.80
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 94 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[10] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[7] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 6 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	4
[EFX-0000 INFO] EFX_FF          : 	92
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 16, 2022 10:04:23
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:39)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:204)
[EFX-0011 VERI-WARNING] 'pc' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:286)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:287)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:333)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:30)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:73)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 64 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n31787, driver: i26737, type PRIM_INV 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5269, driver: i219, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5274, driver: i224, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5279, driver: i229, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5284, driver: i234, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5289, driver: i239, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5294, driver: i244, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5299, driver: i249, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5304, driver: i254, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5309, driver: i259, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5314, driver: i264, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5319, driver: i269, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5324, driver: i274, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5329, driver: i279, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5334, driver: i284, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5339, driver: i289, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5344, driver: i294, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5349, driver: i299, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5354, driver: i304, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5359, driver: i309, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5364, driver: i314, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5369, driver: i319, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5374, driver: i324, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5379, driver: i329, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5384, driver: i334, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5389, driver: i339, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5394, driver: i344, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5399, driver: i349, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5404, driver: i354, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5409, driver: i359, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5414, driver: i364, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5419, driver: i369, type PRIM_XOR 
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 150 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 94, ed: 292, lv: 3, pw: 362.40
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 150 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[10] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[7] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 6 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	20
[EFX-0000 INFO] EFX_LUT4        : 	95
[EFX-0000 INFO] EFX_FF          : 	150
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 16, 2022 13:06:30
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:208)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:243)
[EFX-0011 VERI-WARNING] 'pc' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:325)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:326)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:372)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'ERR' wire 'ERR' is not driven.
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ERR'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:110)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:110)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:110)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:110)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:110)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:110)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:110)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:110)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:110)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:110)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:110)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:110)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:110)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:110)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:110)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:110)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:110)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:110)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:110)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:110)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 64 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n31787, driver: i26738, type PRIM_INV 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5269, driver: i220, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5274, driver: i225, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5279, driver: i230, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5284, driver: i235, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5289, driver: i240, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5294, driver: i245, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5299, driver: i250, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5304, driver: i255, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5309, driver: i260, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5314, driver: i265, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5319, driver: i270, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5324, driver: i275, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5329, driver: i280, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5334, driver: i285, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5339, driver: i290, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5344, driver: i295, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5349, driver: i300, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5354, driver: i305, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5359, driver: i310, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5364, driver: i315, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5369, driver: i320, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5374, driver: i325, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5379, driver: i330, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5384, driver: i335, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5389, driver: i340, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5394, driver: i345, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5399, driver: i350, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5404, driver: i355, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5409, driver: i360, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5414, driver: i365, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5419, driver: i370, type PRIM_XOR 
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 150 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 96, ed: 300, lv: 3, pw: 364.89
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 150 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[10] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[7] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 6 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	20
[EFX-0000 INFO] EFX_LUT4        : 	97
[EFX-0000 INFO] EFX_FF          : 	150
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 16, 2022 14:08:01
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:218)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:253)
[EFX-0011 VERI-WARNING] 'pc' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:335)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:336)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:382)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'ERR' wire 'ERR' is not driven.
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ERR'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 64 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n31787, driver: i26738, type PRIM_INV 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5269, driver: i220, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5274, driver: i225, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5279, driver: i230, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5284, driver: i235, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5289, driver: i240, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5294, driver: i245, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5299, driver: i250, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5304, driver: i255, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5309, driver: i260, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5314, driver: i265, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5319, driver: i270, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5324, driver: i275, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5329, driver: i280, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5334, driver: i285, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5339, driver: i290, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5344, driver: i295, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5349, driver: i300, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5354, driver: i305, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5359, driver: i310, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5364, driver: i315, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5369, driver: i320, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5374, driver: i325, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5379, driver: i330, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5384, driver: i335, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5389, driver: i340, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5394, driver: i345, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5399, driver: i350, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5404, driver: i355, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5409, driver: i360, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5414, driver: i365, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. n5419, driver: i370, type PRIM_XOR 
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 150 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 96, ed: 300, lv: 3, pw: 364.89
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 150 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[10] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[7] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 6 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	20
[EFX-0000 INFO] EFX_LUT4        : 	97
[EFX-0000 INFO] EFX_FF          : 	150
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 16, 2022 14:25:22
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0011 VERI-WARNING] using initial value for 'stage_4_reg' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:158)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:212)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0010 VERI-ERROR] choice '"0110111"' is already covered (VHDL-1045) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:271)
[EFX-0012 VERI-INFO] netlist 'RISC_V_Core(Behavioral)' remains a black box due to errors in its contents (VHDL-1156) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0021 ERROR] Verific elaboration of module 'RISC_V_Core' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 16, 2022 14:26:17
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:212)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0010 VERI-ERROR] choice '"0110111"' is already covered (VHDL-1045) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:271)
[EFX-0012 VERI-INFO] netlist 'RISC_V_Core(Behavioral)' remains a black box due to errors in its contents (VHDL-1156) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0021 ERROR] Verific elaboration of module 'RISC_V_Core' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 16, 2022 14:29:29
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:212)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0010 VERI-ERROR] choice '"0110111"' is already covered (VHDL-1045) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:271)
[EFX-0012 VERI-INFO] netlist 'RISC_V_Core(Behavioral)' remains a black box due to errors in its contents (VHDL-1156) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0021 ERROR] Verific elaboration of module 'RISC_V_Core' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 16, 2022 14:29:56
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:212)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0010 VERI-ERROR] choice '"0110111"' is already covered (VHDL-1045) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:271)
[EFX-0012 VERI-INFO] netlist 'RISC_V_Core(Behavioral)' remains a black box due to errors in its contents (VHDL-1156) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0021 ERROR] Verific elaboration of module 'RISC_V_Core' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 16, 2022 14:31:33
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:212)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0010 VERI-ERROR] case statement does not cover all choices; 'others' clause is needed (VHDL-1037) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:304)
[EFX-0012 VERI-INFO] netlist 'RISC_V_Core(Behavioral)' remains a black box due to errors in its contents (VHDL-1156) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0021 ERROR] Verific elaboration of module 'RISC_V_Core' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 16, 2022 14:32:15
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:212)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0010 VERI-ERROR] case statement does not cover all choices; 'others' clause is needed (VHDL-1037) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:304)
[EFX-0012 VERI-INFO] netlist 'RISC_V_Core(Behavioral)' remains a black box due to errors in its contents (VHDL-1156) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0021 ERROR] Verific elaboration of module 'RISC_V_Core' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 16, 2022 14:33:10
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:212)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:337)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'ERR' wire 'ERR' is not driven.
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ERR'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 64 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 155 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 34, ed: 91, lv: 2, pw: 313.97
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 155 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[10] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[7] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 6 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	51
[EFX-0000 INFO] EFX_LUT4        : 	34
[EFX-0000 INFO] EFX_FF          : 	203
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 17, 2022 09:48:52
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:216)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:251)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:326)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'ERR' wire 'ERR' is not driven.
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ERR'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 20 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 155 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 26, ed: 98, lv: 2, pw: 300.30
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 155 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[10] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[7] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 6 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	51
[EFX-0000 INFO] EFX_LUT4        : 	26
[EFX-0000 INFO] EFX_FF          : 	204
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 17, 2022 09:51:16
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:216)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:251)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:326)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'ERR' wire 'ERR' is not driven.
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'ERR'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 155 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 35, ed: 126, lv: 2, pw: 308.04
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 155 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[10] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[7] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 6 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	51
[EFX-0000 INFO] EFX_LUT4        : 	35
[EFX-0000 INFO] EFX_FF          : 	203
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 17, 2022 10:13:29
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:216)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:251)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:418)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 156 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 38, ed: 136, lv: 2, pw: 312.44
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 156 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[10] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[7] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 6 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	51
[EFX-0000 INFO] EFX_LUT4        : 	38
[EFX-0000 INFO] EFX_FF          : 	206
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 17, 2022 10:14:34
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:216)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:251)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:418)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 155 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 35, ed: 126, lv: 2, pw: 308.04
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 155 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[10] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[7] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 6 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	51
[EFX-0000 INFO] EFX_LUT4        : 	35
[EFX-0000 INFO] EFX_FF          : 	203
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 17, 2022 10:17:19
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:216)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:251)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:418)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 156 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 38, ed: 134, lv: 2, pw: 311.44
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 156 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[10] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[7] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 6 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	51
[EFX-0000 INFO] EFX_LUT4        : 	38
[EFX-0000 INFO] EFX_FF          : 	205
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 17, 2022 10:22:22
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:216)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:251)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:428)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1260 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 62 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1751, ed: 6320, lv: 4, pw: 3006.53
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1260 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	51
[EFX-0000 INFO] EFX_LUT4        : 	1751
[EFX-0000 INFO] EFX_FF          : 	1260
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 17, 2022 10:46:06
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:216)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:251)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:324)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:326)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:346)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:356)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:360)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:390)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:456)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 96 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1260 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 64 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1791, ed: 6442, lv: 4, pw: 3123.91
[EFX-0000 INFO] ... LUT mapping end (Real time : 6s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1260 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	51
[EFX-0000 INFO] EFX_LUT4        : 	1791
[EFX-0000 INFO] EFX_FF          : 	1260
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 17, 2022 10:54:07
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:216)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:251)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:324)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:326)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:346)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:356)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:360)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:390)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:456)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1260 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 64 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2404, ed: 8988, lv: 5, pw: 3956.73
[EFX-0000 INFO] ... LUT mapping end (Real time : 11s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1260 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	51
[EFX-0000 INFO] EFX_LUT4        : 	2404
[EFX-0000 INFO] EFX_FF          : 	1260
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 17, 2022 10:57:32
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:216)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:251)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:324)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:326)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:346)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:356)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:360)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:390)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:456)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1260 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 65 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3084, ed: 10967, lv: 5, pw: 4873.92
[EFX-0000 INFO] ... LUT mapping end (Real time : 14s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1260 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	51
[EFX-0000 INFO] EFX_LUT4        : 	3085
[EFX-0000 INFO] EFX_FF          : 	1265
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 17, 2022 11:45:12
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:215)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:250)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:613)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1260 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 62 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2674, ed: 9932, lv: 7, pw: 4050.12
[EFX-0000 INFO] ... LUT mapping end (Real time : 20s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1260 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	51
[EFX-0000 INFO] EFX_LUT4        : 	2688
[EFX-0000 INFO] EFX_FF          : 	1495
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 17, 2022 11:51:40
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0010 VERI-ERROR] expression has 5 elements; expected 7 (VHDL-1077) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:42)
[EFX-0012 VERI-INFO] netlist 'RISC_V_Core(Behavioral)' remains a black box due to errors in its contents (VHDL-1156) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0021 ERROR] Verific elaboration of module 'RISC_V_Core' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 17, 2022 11:52:02
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0010 VERI-ERROR] expression has 5 elements; expected 7 (VHDL-1077) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:42)
[EFX-0012 VERI-INFO] netlist 'RISC_V_Core(Behavioral)' remains a black box due to errors in its contents (VHDL-1156) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0021 ERROR] Verific elaboration of module 'RISC_V_Core' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 17, 2022 11:53:49
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0010 VERI-ERROR] expression has 5 elements; expected 7 (VHDL-1077) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:42)
[EFX-0012 VERI-INFO] netlist 'RISC_V_Core(Behavioral)' remains a black box due to errors in its contents (VHDL-1156) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0021 ERROR] Verific elaboration of module 'RISC_V_Core' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 17, 2022 11:55:32
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0010 VERI-ERROR] expression has 5 elements; expected 7 (VHDL-1077) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:42)
[EFX-0012 VERI-INFO] netlist 'RISC_V_Core(Behavioral)' remains a black box due to errors in its contents (VHDL-1156) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0021 ERROR] Verific elaboration of module 'RISC_V_Core' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 17, 2022 11:57:21
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0010 VERI-ERROR] expression has 5 elements; expected 7 (VHDL-1077) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:42)
[EFX-0012 VERI-INFO] netlist 'RISC_V_Core(Behavioral)' remains a black box due to errors in its contents (VHDL-1156) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0021 ERROR] Verific elaboration of module 'RISC_V_Core' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 17, 2022 12:00:39
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0010 VERI-ERROR] expression has 5 elements; expected 7 (VHDL-1077) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:42)
[EFX-0012 VERI-INFO] netlist 'RISC_V_Core(Behavioral)' remains a black box due to errors in its contents (VHDL-1156) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0021 ERROR] Verific elaboration of module 'RISC_V_Core' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 17, 2022 12:02:34
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0010 VERI-ERROR] expression has 5 elements; expected 7 (VHDL-1077) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0012 VERI-INFO] netlist 'RISC_V_Core(Behavioral)' remains a black box due to errors in its contents (VHDL-1156) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0021 ERROR] Verific elaboration of module 'RISC_V_Core' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 17, 2022 12:02:54
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:215)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:250)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:481)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:483)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:503)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:513)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:517)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:547)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:613)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1256 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 4 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2652, ed: 10032, lv: 5, pw: 5012.04
[EFX-0000 INFO] ... LUT mapping end (Real time : 14s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1256 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	51
[EFX-0000 INFO] EFX_LUT4        : 	2652
[EFX-0000 INFO] EFX_FF          : 	1276
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 17, 2022 12:09:07
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:215)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:250)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:481)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:483)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:503)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:513)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:517)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:547)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:613)
[EFX-0010 VERI-ERROR] net 'S1[31]' is constantly driven from multiple places (VDB-1000) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:253)
[EFX-0010 VERI-ERROR] found another driver here (VDB-1001) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:565)
[EFX-0021 ERROR] Verific elaboration of module '' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 17, 2022 12:27:47
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:215)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:250)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:481)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:483)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:503)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:513)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:517)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:547)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:613)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 256 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1288 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 5 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3456, ed: 12472, lv: 5, pw: 6192.62
[EFX-0000 INFO] ... LUT mapping end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1288 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	51
[EFX-0000 INFO] EFX_LUT4        : 	2746
[EFX-0000 INFO] EFX_FF          : 	1256
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 17, 2022 14:23:36
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:215)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:250)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:611)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1255 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2697, ed: 10079, lv: 6, pw: 4148.06
[EFX-0000 INFO] ... LUT mapping end (Real time : 20s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1255 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 4 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	51
[EFX-0000 INFO] EFX_LUT4        : 	2734
[EFX-0000 INFO] EFX_FF          : 	1674
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 17, 2022 14:28:54
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:215)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:250)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:609)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 4128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1256 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3749, ed: 13313, lv: 6, pw: 5736.80
[EFX-0000 INFO] ... LUT mapping end (Real time : 20s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1256 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 5 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	51
[EFX-0000 INFO] EFX_LUT4        : 	3822
[EFX-0000 INFO] EFX_FF          : 	1733
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 17, 2022 14:48:59
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:215)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:250)
[EFX-0010 VERI-ERROR] choice '"01100"' is already covered (VHDL-1045) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:615)
[EFX-0012 VERI-INFO] netlist 'RISC_V_Core(Behavioral)' remains a black box due to errors in its contents (VHDL-1156) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0021 ERROR] Verific elaboration of module 'RISC_V_Core' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 17, 2022 14:49:40
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:215)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:250)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:609)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0200 WARNING] Removing redundant signal : IMMEDIATE[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 3104 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1256 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3708, ed: 13137, lv: 7, pw: 5743.71
[EFX-0000 INFO] ... LUT mapping end (Real time : 20s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1256 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	51
[EFX-0000 INFO] EFX_LUT4        : 	3730
[EFX-0000 INFO] EFX_FF          : 	1474
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 17, 2022 14:58:37
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:212)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:603)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 32 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1252 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2815, ed: 10155, lv: 6, pw: 4285.48
[EFX-0000 INFO] ... LUT mapping end (Real time : 20s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1252 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	51
[EFX-0000 INFO] EFX_LUT4        : 	2827
[EFX-0000 INFO] EFX_FF          : 	1340
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 17, 2022 15:01:20
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:211)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:605)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2080 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1256 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3564, ed: 12791, lv: 7, pw: 5604.71
[EFX-0000 INFO] ... LUT mapping end (Real time : 22s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1256 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	51
[EFX-0000 INFO] EFX_LUT4        : 	3589
[EFX-0000 INFO] EFX_FF          : 	1372
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 17, 2022 15:03:54
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:212)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:606)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2080 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1256 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3564, ed: 12791, lv: 7, pw: 5604.71
[EFX-0000 INFO] ... LUT mapping end (Real time : 22s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1256 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	51
[EFX-0000 INFO] EFX_LUT4        : 	3589
[EFX-0000 INFO] EFX_FF          : 	1372
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 22, 2022 09:10:32
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:212)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:773)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2080 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1256 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3584, ed: 12881, lv: 7, pw: 5619.78
[EFX-0000 INFO] ... LUT mapping end (Real time : 22s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1256 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	51
[EFX-0000 INFO] EFX_LUT4        : 	3616
[EFX-0000 INFO] EFX_FF          : 	1514
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 22, 2022 09:14:19
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:212)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:773)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2080 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1256 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 3 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4200, ed: 15064, lv: 7, pw: 6198.07
[EFX-0000 INFO] ... LUT mapping end (Real time : 29s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1256 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	51
[EFX-0000 INFO] EFX_LUT4        : 	4223
[EFX-0000 INFO] EFX_FF          : 	1555
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 22, 2022 09:30:43
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0011 VERI-WARNING] using initial value 'U' for 'err1' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:167)
[EFX-0011 VERI-WARNING] using initial value 'U' for 'err2' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0011 VERI-WARNING] using initial value 'U' for 'err3' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:229)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:264)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:795)
[EFX-0010 VERI-ERROR] net 'ERR' is constantly driven from multiple places (VDB-1000) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:178)
[EFX-0010 VERI-ERROR] found another driver here (VDB-1001) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:633)
[EFX-0021 ERROR] Verific elaboration of module '' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 22, 2022 09:31:44
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0011 VERI-WARNING] using initial value 'U' for 'err2' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0011 VERI-WARNING] using initial value 'U' for 'err3' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:229)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:264)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:795)
[EFX-0010 VERI-ERROR] net 'RES[31]' is constantly driven from multiple places (VDB-1000) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:563)
[EFX-0010 VERI-ERROR] found another driver here (VDB-1001) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:633)
[EFX-0021 ERROR] Verific elaboration of module '' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 22, 2022 09:32:49
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0011 VERI-WARNING] using initial value 'U' for 'err2' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0011 VERI-WARNING] using initial value 'U' for 'err3' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:229)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:264)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:795)
[EFX-0010 VERI-ERROR] net 'RES[31]' is constantly driven from multiple places (VDB-1000) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:563)
[EFX-0010 VERI-ERROR] found another driver here (VDB-1001) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:633)
[EFX-0021 ERROR] Verific elaboration of module '' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 22, 2022 09:35:06
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0011 VERI-WARNING] using initial value 'U' for 'err2' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0011 VERI-WARNING] using initial value 'U' for 'err3' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:229)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:264)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:795)
[EFX-0010 VERI-ERROR] net 'ARGM[31]' is constantly driven from multiple places (VDB-1000) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:633)
[EFX-0010 VERI-ERROR] found another driver here (VDB-1001) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:817)
[EFX-0021 ERROR] Verific elaboration of module '' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 22, 2022 09:36:31
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0011 VERI-WARNING] using initial value 'U' for 'err2' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0011 VERI-WARNING] using initial value 'U' for 'err3' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:229)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:264)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:795)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i4' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0031 INFO] 'i5' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2112 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1226 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4011, ed: 14106, lv: 7, pw: 5901.75
[EFX-0000 INFO] ... LUT mapping end (Real time : 27s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1226 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	51
[EFX-0000 INFO] EFX_LUT4        : 	4024
[EFX-0000 INFO] EFX_FF          : 	1322
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 22, 2022 09:43:28
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0011 VERI-WARNING] using initial value 'U' for 'err2' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0011 VERI-WARNING] using initial value 'U' for 'err3' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:229)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:264)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:796)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i4' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0031 INFO] 'i5' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2112 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1226 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4058, ed: 14327, lv: 7, pw: 5899.33
[EFX-0000 INFO] ... LUT mapping end (Real time : 27s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1226 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	51
[EFX-0000 INFO] EFX_LUT4        : 	4079
[EFX-0000 INFO] EFX_FF          : 	1313
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 22, 2022 09:46:39
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0010 VERI-ERROR] type error near 'argm'; expected type ' void' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:798)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:821)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 22, 2022 09:48:05
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0010 VERI-ERROR] syntax error near ';' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:798)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:821)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 22, 2022 09:48:27
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0011 VERI-WARNING] using initial value 'U' for 'err2' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0011 VERI-WARNING] using initial value 'U' for 'err3' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:229)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:264)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:796)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i4' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0031 INFO] 'i5' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2080 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1226 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 3 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4324, ed: 15415, lv: 7, pw: 6166.66
[EFX-0000 INFO] ... LUT mapping end (Real time : 31s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1226 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	51
[EFX-0000 INFO] EFX_LUT4        : 	4341
[EFX-0000 INFO] EFX_FF          : 	1323
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 22, 2022 09:56:09
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0010 VERI-ERROR] 'err0' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:478)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:808)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 22, 2022 09:56:50
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:226)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:261)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:783)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2080 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1225 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 6 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4306, ed: 15332, lv: 7, pw: 6140.88
[EFX-0000 INFO] ... LUT mapping end (Real time : 33s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1225 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	51
[EFX-0000 INFO] EFX_LUT4        : 	4309
[EFX-0000 INFO] EFX_FF          : 	1313
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 22, 2022 10:01:12
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:227)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:262)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:784)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2080 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1225 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 6 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4242, ed: 15140, lv: 7, pw: 6051.62
[EFX-0000 INFO] ... LUT mapping end (Real time : 33s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1225 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	51
[EFX-0000 INFO] EFX_LUT4        : 	4247
[EFX-0000 INFO] EFX_FF          : 	1318
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 22, 2022 10:10:57
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:227)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:262)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:814)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2080 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1225 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 6 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4405, ed: 15534, lv: 7, pw: 6175.22
[EFX-0000 INFO] ... LUT mapping end (Real time : 35s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1225 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	51
[EFX-0000 INFO] EFX_LUT4        : 	4399
[EFX-0000 INFO] EFX_FF          : 	1225
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 22, 2022 10:23:16
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:226)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:261)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:814)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2080 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 7 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4306, ed: 15359, lv: 7, pw: 6228.01
[EFX-0000 INFO] ... LUT mapping end (Real time : 33s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1227 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	51
[EFX-0000 INFO] EFX_LUT4        : 	4310
[EFX-0000 INFO] EFX_FF          : 	1317
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 22, 2022 11:42:34
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:232)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:268)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:956)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2080 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 7 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 8s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4599, ed: 16476, lv: 8, pw: 6356.76
[EFX-0000 INFO] ... LUT mapping end (Real time : 38s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1227 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	51
[EFX-0000 INFO] EFX_LUT4        : 	4617
[EFX-0000 INFO] EFX_FF          : 	1323
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 22, 2022 11:56:50
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:232)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:268)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:990)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2080 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 1s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 7 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4752, ed: 16941, lv: 7, pw: 6521.38
[EFX-0000 INFO] ... LUT mapping end (Real time : 40s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1227 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	51
[EFX-0000 INFO] EFX_LUT4        : 	4763
[EFX-0000 INFO] EFX_FF          : 	1320
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 22, 2022 12:03:31
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:232)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:268)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:990)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0200 WARNING] Removing redundant signal : OP_SOURCE_1[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2080 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 7 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 8s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4889, ed: 17433, lv: 7, pw: 6672.43
[EFX-0000 INFO] ... LUT mapping end (Real time : 42s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1227 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	51
[EFX-0000 INFO] EFX_LUT4        : 	4899
[EFX-0000 INFO] EFX_FF          : 	1319
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 22, 2022 14:56:50
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0010 VERI-ERROR] syntax error near 'type' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0010 VERI-ERROR] enumeration value 'i_slli' is already declared in type 'risc_v_instruction_set' (VHDL-1064) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:125)
[EFX-0010 VERI-ERROR] 'load_fp' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1010)
[EFX-0010 VERI-ERROR] 'custom_0' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1011)
[EFX-0010 VERI-ERROR] 'misc_mem' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1012)
[EFX-0010 VERI-ERROR] 'auipc' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1013)
[EFX-0010 VERI-ERROR] 'op_imm_32' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1049)
[EFX-0010 VERI-ERROR] 'store' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1050)
[EFX-0010 VERI-ERROR] 'store_fp' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1051)
[EFX-0010 VERI-ERROR] 'custom_1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1052)
[EFX-0010 VERI-ERROR] 'amo' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1053)
[EFX-0010 VERI-ERROR] 'op_32' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1054)
[EFX-0010 VERI-ERROR] 'madd' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1055)
[EFX-0010 VERI-ERROR] 'msub' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1056)
[EFX-0010 VERI-ERROR] 'nmsub' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1057)
[EFX-0010 VERI-ERROR] 'nmadd' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1058)
[EFX-0010 VERI-ERROR] 'op_fp' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1059)
[EFX-0010 VERI-ERROR] 'reserved_0' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1060)
[EFX-0010 VERI-ERROR] 'custom_2' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1061)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 22, 2022 14:58:49
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0010 VERI-ERROR] enumeration value 'i_srli' is already declared in type 'risc_v_instruction_set' (VHDL-1064) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:125)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1071)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 22, 2022 14:59:25
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:249)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:285)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1047)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2080 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1227 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 7 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 8s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4889, ed: 17433, lv: 7, pw: 6672.43
[EFX-0000 INFO] ... LUT mapping end (Real time : 42s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1227 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	51
[EFX-0000 INFO] EFX_LUT4        : 	4899
[EFX-0000 INFO] EFX_FF          : 	1319
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 22, 2022 15:56:20
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:249)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:285)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:323)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:360)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1129)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2108 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1234 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 19 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 8s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4920, ed: 17600, lv: 7, pw: 6756.94
[EFX-0000 INFO] ... LUT mapping end (Real time : 41s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1233 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	51
[EFX-0000 INFO] EFX_LUT4        : 	4839
[EFX-0000 INFO] EFX_FF          : 	1227
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 22, 2022 16:21:31
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0010 VERI-ERROR] 'i_srliw' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:333)
[EFX-0010 VERI-ERROR] 'i_srliw' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:739)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1033)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 22, 2022 16:23:16
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:249)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:285)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:323)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:372)
[EFX-0010 VERI-ERROR] choice 'i_slli' is already covered (VHDL-1045) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:714)
[EFX-0010 VERI-ERROR] choice 'i_srli' is already covered (VHDL-1045) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:719)
[EFX-0010 VERI-ERROR] choice 'i_srai' is already covered (VHDL-1045) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:724)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:841)
[EFX-0012 VERI-INFO] netlist 'RISC_V_Core(Behavioral)' remains a black box due to errors in its contents (VHDL-1156) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0021 ERROR] Verific elaboration of module 'RISC_V_Core' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 22, 2022 16:24:51
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:249)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:285)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:323)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:372)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:826)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:994)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2076 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1233 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 51 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3983, ed: 13965, lv: 5, pw: 7146.30
[EFX-0000 INFO] ... LUT mapping end (Real time : 18s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1232 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	51
[EFX-0000 INFO] EFX_LUT4        : 	3983
[EFX-0000 INFO] EFX_FF          : 	1252
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 22, 2022 16:27:15
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:249)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:285)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:323)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:372)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:826)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:994)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2076 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1233 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 51 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3975, ed: 13946, lv: 5, pw: 7125.73
[EFX-0000 INFO] ... LUT mapping end (Real time : 18s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1232 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	51
[EFX-0000 INFO] EFX_LUT4        : 	3975
[EFX-0000 INFO] EFX_FF          : 	1252
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 08:50:23
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:249)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:285)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:323)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:372)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:436)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:826)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:880)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2076 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1233 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 51 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3975, ed: 13946, lv: 5, pw: 7125.73
[EFX-0000 INFO] ... LUT mapping end (Real time : 18s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1232 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	51
[EFX-0000 INFO] EFX_LUT4        : 	3975
[EFX-0000 INFO] EFX_FF          : 	1252
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 09:18:48
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:249)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:285)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:319)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:323)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:335)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:357)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:367)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:371)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:381)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:388)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:422)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:435)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:825)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:879)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2076 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1233 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 51 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3975, ed: 13946, lv: 5, pw: 7125.73
[EFX-0000 INFO] ... LUT mapping end (Real time : 19s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1232 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	51
[EFX-0000 INFO] EFX_LUT4        : 	3975
[EFX-0000 INFO] EFX_FF          : 	1252
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 09:27:58
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:249)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:285)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:319)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:323)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:335)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:359)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:369)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:373)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:385)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:387)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:397)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:404)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:438)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:451)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:841)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:895)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2076 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1233 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 7 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4470, ed: 15872, lv: 5, pw: 7823.35
[EFX-0000 INFO] ... LUT mapping end (Real time : 25s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1233 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	51
[EFX-0000 INFO] EFX_LUT4        : 	4470
[EFX-0000 INFO] EFX_FF          : 	1253
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 09:40:03
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:249)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:285)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:319)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:323)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:335)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:359)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:369)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:373)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:385)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:387)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:399)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:406)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:419)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:451)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:464)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:854)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:908)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2076 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1233 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 7 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4355, ed: 15441, lv: 6, pw: 7752.93
[EFX-0000 INFO] ... LUT mapping end (Real time : 25s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1233 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	51
[EFX-0000 INFO] EFX_LUT4        : 	4355
[EFX-0000 INFO] EFX_FF          : 	1233
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 09:58:36
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:251)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:287)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:321)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:325)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:337)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:361)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:371)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:375)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:387)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:389)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:401)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:408)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:421)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:453)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:466)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:857)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:911)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2076 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1233 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 7 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4453, ed: 15930, lv: 5, pw: 7959.09
[EFX-0000 INFO] ... LUT mapping end (Real time : 24s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1233 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	83
[EFX-0000 INFO] EFX_LUT4        : 	4453
[EFX-0000 INFO] EFX_FF          : 	1233
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 10:21:50
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:258)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:294)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:328)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:332)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:344)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:368)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:378)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:382)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:394)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:396)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:408)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:415)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:428)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:460)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:473)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:870)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:924)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2076 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 1s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1233 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 7 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4259, ed: 14924, lv: 6, pw: 7671.21
[EFX-0000 INFO] ... LUT mapping end (Real time : 24s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1233 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	83
[EFX-0000 INFO] EFX_LUT4        : 	4257
[EFX-0000 INFO] EFX_FF          : 	1285
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 10:35:46
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0010 VERI-ERROR] 'to_signed' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:592)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:948)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 10:38:18
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0010 VERI-ERROR] 'signed' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:592)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:948)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 10:40:09
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0010 VERI-ERROR] 0 definitions of operator "+" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:201)
[EFX-0010 VERI-ERROR] 0 definitions of operator "+" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:202)
[EFX-0010 VERI-ERROR] 0 definitions of operator "+" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:505)
[EFX-0010 VERI-ERROR] 0 definitions of operator "+" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:592)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:948)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 10:41:56
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0010 VERI-ERROR] type error near 'pc'; expected type 'natural' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:201)
[EFX-0010 VERI-ERROR] formal 'size_res' has no actual or default value (VHDL-1081) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:201)
[EFX-0012 VERI-INFO] 'size_res' is declared here (VHDL-1259) (../vhdl_packages/vhdl_2008/src/numeric_std.vhdl:1146)
[EFX-0010 VERI-ERROR] 0 definitions of operator "+" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:201)
[EFX-0010 VERI-ERROR] 0 definitions of operator "+" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:202)
[EFX-0010 VERI-ERROR] 0 definitions of operator "+" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:505)
[EFX-0010 VERI-ERROR] 0 definitions of operator "+" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:592)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:948)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 10:44:43
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0010 VERI-ERROR] 0 definitions of operator "+" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:202)
[EFX-0010 VERI-ERROR] 0 definitions of operator "+" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:506)
[EFX-0010 VERI-ERROR] 0 definitions of operator "+" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:593)
[EFX-0010 VERI-ERROR] type error near 'pc'; expected type 'std_logic_vector' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:688)
[EFX-0010 VERI-ERROR] type error near 'pc'; expected type 'std_logic_vector' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:842)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:949)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 10:45:38
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0010 VERI-ERROR] 0 definitions of operator "+" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:202)
[EFX-0010 VERI-ERROR] 0 definitions of operator "+" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:506)
[EFX-0010 VERI-ERROR] 0 definitions of operator "+" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:593)
[EFX-0010 VERI-ERROR] type error near 'pc'; expected type 'std_logic_vector' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:688)
[EFX-0010 VERI-ERROR] type error near 'pc'; expected type 'std_logic_vector' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:842)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:949)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 10:47:09
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0010 VERI-ERROR] 0 definitions of operator "+" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:506)
[EFX-0010 VERI-ERROR] 0 definitions of operator "+" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:593)
[EFX-0010 VERI-ERROR] type error near 'pc'; expected type 'std_logic_vector' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:688)
[EFX-0010 VERI-ERROR] type error near 'pc'; expected type 'std_logic_vector' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:842)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:949)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 10:50:07
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0010 VERI-ERROR] 0 definitions of operator "+" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:505)
[EFX-0010 VERI-ERROR] 0 definitions of operator "+" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:592)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:948)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 11:05:07
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0010 VERI-ERROR] type error near 'res'; expected type 'std_logic_vector' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:203)
[EFX-0010 VERI-ERROR] 0 definitions of operator "&" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:500)
[EFX-0010 VERI-ERROR] 0 definitions of operator "+" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:505)
[EFX-0010 VERI-ERROR] 0 definitions of operator "+" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:592)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:948)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 11:06:02
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0010 VERI-ERROR] 0 definitions of operator "&" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:500)
[EFX-0010 VERI-ERROR] 0 definitions of operator "+" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:505)
[EFX-0010 VERI-ERROR] 0 definitions of operator "+" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:592)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:948)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 11:07:14
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0010 VERI-ERROR] 0 definitions of operator "+" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:592)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:948)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 11:08:33
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:258)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:294)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:328)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:332)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:344)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:368)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:378)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:382)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:394)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:396)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:408)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:415)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:428)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:460)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:473)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:870)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:924)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0200 WARNING] Removing redundant signal : STAGE_4_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:169)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2076 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1233 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 7 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4376, ed: 15520, lv: 6, pw: 7867.38
[EFX-0000 INFO] ... LUT mapping end (Real time : 21s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1233 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	83
[EFX-0000 INFO] EFX_LUT4        : 	4376
[EFX-0000 INFO] EFX_FF          : 	1285
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 11:17:22
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:256)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:292)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:326)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:330)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:342)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:366)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:376)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:380)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:392)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:394)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:406)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:413)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:426)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:458)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:471)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:868)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:922)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0200 WARNING] Removing redundant signal : STAGE4_EN. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:176)
[EFX-0200 WARNING] Removing redundant signal : STAGE5_EN. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:177)
[EFX-0200 WARNING] Removing redundant signal : STAGE4_SKIP. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:178)
[EFX-0200 WARNING] Removing redundant signal : STAGE5_SKIP. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:179)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2076 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1233 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 7 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4376, ed: 15520, lv: 6, pw: 7867.38
[EFX-0000 INFO] ... LUT mapping end (Real time : 21s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1233 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	83
[EFX-0000 INFO] EFX_LUT4        : 	4376
[EFX-0000 INFO] EFX_FF          : 	1285
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 11:27:33
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:250)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:286)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:320)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:324)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:336)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:360)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:370)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:374)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:386)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:388)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:400)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:407)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:420)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:452)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:465)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:868)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:922)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2076 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1233 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 7 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4376, ed: 15520, lv: 6, pw: 7867.38
[EFX-0000 INFO] ... LUT mapping end (Real time : 22s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1233 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	83
[EFX-0000 INFO] EFX_LUT4        : 	4376
[EFX-0000 INFO] EFX_FF          : 	1285
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 11:34:22
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:250)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:286)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:320)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:324)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:336)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:360)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:370)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:374)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:386)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:388)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:400)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:407)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:420)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:452)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:465)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:867)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:921)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2076 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1233 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 7 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4519, ed: 15914, lv: 5, pw: 7934.17
[EFX-0000 INFO] ... LUT mapping end (Real time : 26s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1233 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	115
[EFX-0000 INFO] EFX_LUT4        : 	4519
[EFX-0000 INFO] EFX_FF          : 	1233
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 11:39:25
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:250)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:286)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:320)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:324)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:336)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:360)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:370)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:374)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:386)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:388)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:400)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:407)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:420)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:452)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:465)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:868)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:922)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2076 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1233 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 7 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4574, ed: 16275, lv: 5, pw: 8252.31
[EFX-0000 INFO] ... LUT mapping end (Real time : 26s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1233 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	148
[EFX-0000 INFO] EFX_LUT4        : 	4595
[EFX-0000 INFO] EFX_FF          : 	1351
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 11:43:35
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0010 VERI-ERROR] type error near 'res'; expected type 'unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:183)
[EFX-0010 VERI-ERROR] type error near 'res'; expected type 'unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:924)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:946)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 11:44:14
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:250)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:286)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:320)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:324)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:336)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:360)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:370)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:374)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:386)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:388)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:400)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:407)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:420)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:452)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:465)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:868)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:922)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2076 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1233 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 7 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4574, ed: 16275, lv: 5, pw: 8252.31
[EFX-0000 INFO] ... LUT mapping end (Real time : 26s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1233 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	148
[EFX-0000 INFO] EFX_LUT4        : 	4595
[EFX-0000 INFO] EFX_FF          : 	1351
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 12:04:51
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:248)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:284)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:318)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:322)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:334)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:358)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:368)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:372)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:384)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:386)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:398)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:405)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:418)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:450)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:463)
[EFX-0010 VERI-ERROR] expression has 31 elements; expected 32 (VHDL-1077) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:594)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:868)
[EFX-0012 VERI-INFO] netlist 'RISC_V_Core(Behavioral)' remains a black box due to errors in its contents (VHDL-1156) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0021 ERROR] Verific elaboration of module 'RISC_V_Core' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 12:05:19
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:248)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:284)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:318)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:322)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:334)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:358)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:368)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:372)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:384)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:386)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:398)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:405)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:418)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:450)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:463)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:868)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:922)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2076 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1233 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 7 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4473, ed: 15835, lv: 6, pw: 8047.74
[EFX-0000 INFO] ... LUT mapping end (Real time : 25s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1233 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	148
[EFX-0000 INFO] EFX_LUT4        : 	4487
[EFX-0000 INFO] EFX_FF          : 	1313
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 12:10:24
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:248)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:284)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:318)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:322)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:334)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:358)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:368)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:372)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:384)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:386)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:398)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:405)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:418)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:450)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:463)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:868)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:922)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2076 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1233 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 7 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4529, ed: 16120, lv: 6, pw: 8181.01
[EFX-0000 INFO] ... LUT mapping end (Real time : 26s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1233 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 6 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	148
[EFX-0000 INFO] EFX_LUT4        : 	4563
[EFX-0000 INFO] EFX_FF          : 	1493
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 12:18:38
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:40)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:26)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:248)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:284)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:318)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:322)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:334)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:358)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:368)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:372)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:384)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:386)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:398)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:405)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:418)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:450)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:463)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:872)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:926)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:35)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2076 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1233 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 7 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4450, ed: 15907, lv: 6, pw: 8200.15
[EFX-0000 INFO] ... LUT mapping end (Real time : 26s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1233 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	148
[EFX-0000 INFO] EFX_LUT4        : 	4472
[EFX-0000 INFO] EFX_FF          : 	1320
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 12:31:38
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:39)
[EFX-0010 VERI-ERROR] 0 definitions of operator "??" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:678)
[EFX-0010 VERI-ERROR] syntax error near '=>' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:678)
[EFX-0010 VERI-ERROR] 0 definitions of operator "??" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:693)
[EFX-0010 VERI-ERROR] syntax error near '=>' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:693)
[EFX-0010 VERI-ERROR] 0 definitions of operator "??" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:698)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:955)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 12:32:50
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:39)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:283)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:317)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:321)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:333)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:357)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:367)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:371)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:383)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:385)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:397)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:404)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:417)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:449)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:462)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:877)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:931)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:30)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2076 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1233 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 37 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4578, ed: 16281, lv: 7, pw: 8303.17
[EFX-0000 INFO] ... LUT mapping end (Real time : 22s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1233 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 9 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	178
[EFX-0000 INFO] EFX_LUT4        : 	4604
[EFX-0000 INFO] EFX_FF          : 	1480
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 13:16:26
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:39)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:200)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:236)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:270)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:274)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:286)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:310)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:320)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:324)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:336)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:338)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:350)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:357)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:370)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:402)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:415)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:827)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:881)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:30)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2076 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1233 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 37 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4578, ed: 16281, lv: 7, pw: 8303.17
[EFX-0000 INFO] ... LUT mapping end (Real time : 23s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1233 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 9 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	178
[EFX-0000 INFO] EFX_LUT4        : 	4604
[EFX-0000 INFO] EFX_FF          : 	1480
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 13:24:29
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:39)
[EFX-0010 VERI-ERROR] syntax error near '<<' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:582)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:904)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 13:27:04
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:39)
[EFX-0010 VERI-ERROR] syntax error near '<<' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:582)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:904)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 13:27:23
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:39)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:200)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:236)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:270)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:274)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:286)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:310)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:320)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:324)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:336)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:338)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:350)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:357)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:370)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:402)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:415)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:826)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:880)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:30)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2076 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1233 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 37 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4744, ed: 16858, lv: 7, pw: 8557.03
[EFX-0000 INFO] ... LUT mapping end (Real time : 23s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1233 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 9 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	178
[EFX-0000 INFO] EFX_LUT4        : 	4774
[EFX-0000 INFO] EFX_FF          : 	1432
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 13:32:57
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:39)
[EFX-0010 VERI-ERROR] syntax error near 'begin' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:132)
[EFX-0010 VERI-ERROR] 'stage2_en' is already declared in this region (VHDL-1223) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:429)
[EFX-0010 VERI-ERROR] 'stage3_en' is already declared in this region (VHDL-1223) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:841)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 13:33:22
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:39)
[EFX-0010 VERI-ERROR] syntax error near ';' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0010 VERI-ERROR] syntax error near 'when' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:171)
[EFX-0010 VERI-ERROR] syntax error near 'when' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:172)
[EFX-0010 VERI-ERROR] syntax error near 'when' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:173)
[EFX-0010 VERI-ERROR] syntax error near 'when' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:174)
[EFX-0010 VERI-ERROR] syntax error near 'when' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:175)
[EFX-0010 VERI-ERROR] syntax error near 'when' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:176)
[EFX-0010 VERI-ERROR] syntax error near 'when' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:177)
[EFX-0010 VERI-ERROR] syntax error near 'when' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:178)
[EFX-0010 VERI-ERROR] syntax error near 'when' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:179)
[EFX-0010 VERI-ERROR] syntax error near 'when' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:180)
[EFX-0010 VERI-ERROR] syntax error near 'when' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:181)
[EFX-0010 VERI-ERROR] syntax error near 'when' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:182)
[EFX-0010 VERI-ERROR] syntax error near 'when' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:183)
[EFX-0010 VERI-ERROR] syntax error near 'when' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:184)
[EFX-0010 VERI-ERROR] syntax error near 'when' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:185)
[EFX-0010 VERI-ERROR] syntax error near 'when' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:186)
[EFX-0010 VERI-ERROR] syntax error near 'when' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:187)
[EFX-0010 VERI-ERROR] syntax error near 'when' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:188)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 13:33:48
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:39)
[EFX-0010 VERI-ERROR] use <= to assign to signal 'shift' (VHDL-1288) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:168)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:906)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 13:34:25
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:39)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:202)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:238)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:272)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:276)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:288)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:312)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:322)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:326)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:338)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:340)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:352)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:359)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:372)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:404)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:417)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:828)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:882)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:30)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2076 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1233 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 37 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4744, ed: 16858, lv: 7, pw: 8557.03
[EFX-0000 INFO] ... LUT mapping end (Real time : 23s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1233 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 9 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	178
[EFX-0000 INFO] EFX_LUT4        : 	4774
[EFX-0000 INFO] EFX_FF          : 	1432
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 13:37:52
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:39)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:202)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:238)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:272)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:276)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:288)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:312)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:322)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:326)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:338)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:340)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:352)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:359)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:372)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:404)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:417)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:827)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:881)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:30)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2076 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1233 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 37 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5004, ed: 17833, lv: 6, pw: 8834.61
[EFX-0000 INFO] ... LUT mapping end (Real time : 25s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1233 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	178
[EFX-0000 INFO] EFX_LUT4        : 	5016
[EFX-0000 INFO] EFX_FF          : 	1351
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 13:49:54
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:39)
[EFX-0010 VERI-ERROR] syntax error near 'sra' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:592)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:904)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 13:50:35
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:39)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:202)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:238)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:272)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:276)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:288)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:312)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:322)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:326)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:338)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:340)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:352)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:359)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:372)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:404)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:417)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:826)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:880)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:30)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2076 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1233 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 37 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4962, ed: 17671, lv: 6, pw: 8792.36
[EFX-0000 INFO] ... LUT mapping end (Real time : 24s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1233 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 6 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	178
[EFX-0000 INFO] EFX_LUT4        : 	4985
[EFX-0000 INFO] EFX_FF          : 	1413
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 14:03:18
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:39)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:202)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:238)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:272)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:276)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:288)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:312)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:322)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:326)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:338)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:340)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:352)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:359)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:372)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:404)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:417)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:823)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:877)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:30)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2076 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1233 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 37 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5266, ed: 18717, lv: 7, pw: 9256.44
[EFX-0000 INFO] ... LUT mapping end (Real time : 27s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1233 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 14 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	178
[EFX-0000 INFO] EFX_LUT4        : 	5311
[EFX-0000 INFO] EFX_FF          : 	1660
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 15:39:02
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:39)
[EFX-0010 VERI-ERROR] indexed name is not a 'integer' (VHDL-1120) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:458)
[EFX-0010 VERI-ERROR] 0 definitions of operator "=" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:454)
[EFX-0010 VERI-ERROR] syntax error near 'process' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:462)
[EFX-0010 VERI-ERROR] 'stage_2' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:462)
[EFX-0010 VERI-ERROR] syntax error near 'process' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:470)
[EFX-0010 VERI-ERROR] syntax error near 'begin' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:472)
[EFX-0010 VERI-ERROR] mismatch on label; expected 'srage_2' (VHDL-1135) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:871)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:942)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 15:39:56
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:39)
[EFX-0010 VERI-ERROR] 0 definitions of operator "=" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:454)
[EFX-0010 VERI-ERROR] syntax error near 'process' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:462)
[EFX-0010 VERI-ERROR] 'stage_2' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:462)
[EFX-0010 VERI-ERROR] syntax error near 'process' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:470)
[EFX-0010 VERI-ERROR] syntax error near 'begin' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:472)
[EFX-0010 VERI-ERROR] mismatch on label; expected 'srage_2' (VHDL-1135) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:871)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:942)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 15:40:27
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:39)
[EFX-0010 VERI-ERROR] syntax error near 'process' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:462)
[EFX-0010 VERI-ERROR] 'stage_2' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:462)
[EFX-0010 VERI-ERROR] syntax error near 'process' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:470)
[EFX-0010 VERI-ERROR] syntax error near 'begin' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:472)
[EFX-0010 VERI-ERROR] mismatch on label; expected 'srage_2' (VHDL-1135) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:871)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:942)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 15:40:52
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:39)
[EFX-0010 VERI-ERROR] syntax error near 'process' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:462)
[EFX-0010 VERI-ERROR] type error near 'stage_2'; expected type ' void' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:462)
[EFX-0010 VERI-ERROR] syntax error near 'process' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:470)
[EFX-0010 VERI-ERROR] syntax error near 'begin' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:472)
[EFX-0010 VERI-ERROR] mismatch on label; expected 'stage_2' (VHDL-1135) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:871)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:942)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 15:42:06
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:39)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:212)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:216)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:228)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:253)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:263)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:267)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:279)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:281)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:294)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:301)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:314)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:347)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:360)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:396)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:432)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:866)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:920)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:30)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2076 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1343 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 37 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4943, ed: 17568, lv: 7, pw: 8898.45
[EFX-0000 INFO] ... LUT mapping end (Real time : 25s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1343 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 13 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	146
[EFX-0000 INFO] EFX_LUT4        : 	4973
[EFX-0000 INFO] EFX_FF          : 	1655
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 15:53:03
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:39)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:213)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:217)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:229)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:254)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:264)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:268)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:280)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:282)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:295)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:302)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:315)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:348)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:361)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:397)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:433)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:869)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:923)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:30)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2076 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1343 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 37 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4906, ed: 17422, lv: 8, pw: 8965.98
[EFX-0000 INFO] ... LUT mapping end (Real time : 25s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1343 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 9 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	146
[EFX-0000 INFO] EFX_LUT4        : 	4945
[EFX-0000 INFO] EFX_FF          : 	1583
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 15:57:37
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:39)
[EFX-0010 VERI-ERROR] type 'signed' does not match with the integer literal (VHDL-1278) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:596)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:948)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 16:01:29
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:39)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0011 VERI-WARNING] using initial value for 'reg_set' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:135)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:214)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:218)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:230)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:255)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:265)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:269)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:281)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:283)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:296)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:303)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:316)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:349)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:362)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:398)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:434)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:870)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:924)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:30)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2076 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1343 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 37 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5007, ed: 17634, lv: 7, pw: 9014.79
[EFX-0000 INFO] ... LUT mapping end (Real time : 25s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1343 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 19 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	146
[EFX-0000 INFO] EFX_LUT4        : 	5062
[EFX-0000 INFO] EFX_FF          : 	1660
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 16:05:27
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:39)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0011 VERI-WARNING] using initial value for 'reg_set' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:135)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:214)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:218)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:230)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:255)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:265)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:269)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:281)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:283)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:296)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:303)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:316)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:349)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:362)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:398)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:434)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:870)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:924)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:30)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2076 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1343 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 37 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5007, ed: 17634, lv: 7, pw: 9014.79
[EFX-0000 INFO] ... LUT mapping end (Real time : 25s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1343 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 19 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	146
[EFX-0000 INFO] EFX_LUT4        : 	5062
[EFX-0000 INFO] EFX_FF          : 	1660
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 16:09:36
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:39)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:213)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:217)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:229)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:254)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:264)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:268)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:280)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:282)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:295)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:302)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:315)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:348)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:361)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:397)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:433)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:869)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:923)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:30)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2076 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1343 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 37 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4906, ed: 17422, lv: 8, pw: 8965.98
[EFX-0000 INFO] ... LUT mapping end (Real time : 24s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1343 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 9 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	146
[EFX-0000 INFO] EFX_LUT4        : 	4945
[EFX-0000 INFO] EFX_FF          : 	1583
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 16:22:19
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:39)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:213)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:217)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:229)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:254)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:264)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:268)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:280)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:282)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:295)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:302)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:315)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:348)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:361)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:397)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:433)
[EFX-0010 VERI-ERROR] expression has 64 elements; expected 32 (VHDL-1077) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:848)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:870)
[EFX-0012 VERI-INFO] netlist 'RISC_V_Core(Behavioral)' remains a black box due to errors in its contents (VHDL-1156) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0021 ERROR] Verific elaboration of module 'RISC_V_Core' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 16:24:34
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:39)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:213)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:217)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:229)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:254)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:264)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:268)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:280)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:282)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:295)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:302)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:315)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:348)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:361)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:397)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:433)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:870)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:924)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:30)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2076 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1343 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 37 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4952, ed: 17587, lv: 7, pw: 8889.81
[EFX-0000 INFO] ... LUT mapping end (Real time : 25s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1343 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 9 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	146
[EFX-0000 INFO] EFX_LUT4        : 	4974
[EFX-0000 INFO] EFX_MULT        : 	1
[EFX-0000 INFO] EFX_FF          : 	1560
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 16:28:45
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:39)
[EFX-0010 VERI-ERROR] syntax error near '(' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:848)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:947)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 16:32:16
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:39)
[EFX-0010 VERI-ERROR] formal 'size_res' has no actual or default value (VHDL-1081) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:848)
[EFX-0012 VERI-INFO] 'size_res' is declared here (VHDL-1259) (../vhdl_packages/vhdl_2008/src/numeric_std.vhdl:1117)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:947)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 16:32:56
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:39)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:213)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:217)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:229)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:254)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:264)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:268)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:280)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:282)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:295)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:302)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:315)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:348)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:361)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:397)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:433)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:869)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:923)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:30)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2076 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1343 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 477 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 8352, ed: 28593, lv: 139, pw: 13715.22
[EFX-0000 INFO] ... LUT mapping end (Real time : 48s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1343 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 334 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1164
[EFX-0000 INFO] EFX_LUT4        : 	8492
[EFX-0000 INFO] EFX_MULT        : 	4
[EFX-0000 INFO] EFX_FF          : 	1666
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 16:34:48
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:39)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:213)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:217)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:229)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:254)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:264)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:268)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:280)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:282)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:295)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:302)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:315)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:348)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:361)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:397)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:433)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:868)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:922)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:30)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2076 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1343 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 422 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 8368, ed: 28708, lv: 132, pw: 13589.50
[EFX-0000 INFO] ... LUT mapping end (Real time : 47s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1343 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 349 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	1025
[EFX-0000 INFO] EFX_LUT4        : 	8496
[EFX-0000 INFO] EFX_MULT        : 	1
[EFX-0000 INFO] EFX_FF          : 	1688
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 23, 2022 16:36:41
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:39)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:213)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:217)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:229)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:254)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:264)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:268)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:280)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:282)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:295)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:302)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:315)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:348)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:361)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:397)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:433)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:869)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:923)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:30)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2076 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1343 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 37 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4952, ed: 17587, lv: 7, pw: 8889.81
[EFX-0000 INFO] ... LUT mapping end (Real time : 24s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1343 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 9 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	146
[EFX-0000 INFO] EFX_LUT4        : 	4974
[EFX-0000 INFO] EFX_MULT        : 	1
[EFX-0000 INFO] EFX_FF          : 	1560
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 09:04:58
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:39)
[EFX-0010 VERI-ERROR] syntax error near '&' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:848)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:948)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 09:09:41
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:39)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0010 VERI-ERROR] expression has 64 elements; expected 32 (VHDL-1077) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:143)
[EFX-0012 VERI-INFO] netlist 'RISC_V_Core(Behavioral)' remains a black box due to errors in its contents (VHDL-1156) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0021 ERROR] Verific elaboration of module 'RISC_V_Core' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 09:10:02
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:39)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0010 VERI-ERROR] expression has 64 elements; expected 32 (VHDL-1077) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0012 VERI-INFO] netlist 'RISC_V_Core(Behavioral)' remains a black box due to errors in its contents (VHDL-1156) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0021 ERROR] Verific elaboration of module 'RISC_V_Core' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 09:10:58
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:39)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:213)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:217)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:229)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:254)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:264)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:268)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:280)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:282)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:295)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:302)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:315)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:348)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:361)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:397)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:433)
[EFX-0010 VERI-ERROR] expression has 32 elements; expected 64 (VHDL-1077) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:589)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:869)
[EFX-0012 VERI-INFO] netlist 'RISC_V_Core(Behavioral)' remains a black box due to errors in its contents (VHDL-1156) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0021 ERROR] Verific elaboration of module 'RISC_V_Core' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 09:16:09
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:39)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:213)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:217)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:229)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:254)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:264)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:268)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:280)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:282)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:295)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:302)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:315)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:348)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:361)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:397)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:433)
[EFX-0010 VERI-ERROR] expression has 32 elements; expected 64 (VHDL-1077) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:658)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:869)
[EFX-0012 VERI-INFO] netlist 'RISC_V_Core(Behavioral)' remains a black box due to errors in its contents (VHDL-1156) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0021 ERROR] Verific elaboration of module 'RISC_V_Core' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 09:16:45
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:39)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:213)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:217)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:229)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:254)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:264)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:268)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:280)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:282)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:295)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:302)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:315)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:348)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:361)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:397)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:433)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:869)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:923)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:30)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2108 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1343 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 37 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5000, ed: 17683, lv: 7, pw: 9060.06
[EFX-0000 INFO] ... LUT mapping end (Real time : 25s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1343 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 11 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	176
[EFX-0000 INFO] EFX_LUT4        : 	5039
[EFX-0000 INFO] EFX_MULT        : 	3
[EFX-0000 INFO] EFX_FF          : 	1576
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 09:24:50
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:39)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:213)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:217)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:229)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:254)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:264)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:268)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:280)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:282)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:295)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:302)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:315)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:348)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:361)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:397)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:433)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:923)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:30)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0200 WARNING] Removing redundant signal : RES[63]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:128)
[EFX-0200 WARNING] Removing redundant signal : RES[62]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:128)
[EFX-0200 WARNING] Removing redundant signal : RES[61]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:128)
[EFX-0200 WARNING] Removing redundant signal : RES[60]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:128)
[EFX-0200 WARNING] Removing redundant signal : RES[59]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:128)
[EFX-0200 WARNING] Removing redundant signal : RES[58]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:128)
[EFX-0200 WARNING] Removing redundant signal : RES[57]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:128)
[EFX-0200 WARNING] Removing redundant signal : RES[56]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:128)
[EFX-0200 WARNING] Removing redundant signal : RES[55]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:128)
[EFX-0200 WARNING] Removing redundant signal : RES[54]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:128)
[EFX-0200 WARNING] Removing redundant signal : RES[53]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:128)
[EFX-0200 WARNING] Removing redundant signal : RES[52]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:128)
[EFX-0200 WARNING] Removing redundant signal : RES[51]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:128)
[EFX-0200 WARNING] Removing redundant signal : RES[50]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:128)
[EFX-0200 WARNING] Removing redundant signal : RES[49]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:128)
[EFX-0200 WARNING] Removing redundant signal : RES[48]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:128)
[EFX-0200 WARNING] Removing redundant signal : RES[47]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:128)
[EFX-0200 WARNING] Removing redundant signal : RES[46]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:128)
[EFX-0200 WARNING] Removing redundant signal : RES[45]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:128)
[EFX-0200 WARNING] Removing redundant signal : RES[44]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:128)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2140 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1344 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 38 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4936, ed: 17308, lv: 7, pw: 8895.15
[EFX-0000 INFO] ... LUT mapping end (Real time : 25s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1344 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 7 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	146
[EFX-0000 INFO] EFX_LUT4        : 	4964
[EFX-0000 INFO] EFX_FF          : 	1520
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 09:46:47
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:39)
[EFX-0010 VERI-ERROR] 'sign_extended' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:456)
[EFX-0010 VERI-ERROR] 'sign_extended' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:458)
[EFX-0010 VERI-ERROR] syntax error near 'else' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:460)
[EFX-0010 VERI-ERROR] 'sign_extended' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:462)
[EFX-0010 VERI-ERROR] 'sign_extended' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:464)
[EFX-0010 VERI-ERROR] syntax error near 'end' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:466)
[EFX-0010 VERI-ERROR] 'sign_extended' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:467)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:957)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 09:48:23
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:39)
[EFX-0010 VERI-ERROR] syntax error near 'else' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:461)
[EFX-0010 VERI-ERROR] syntax error near 'end' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:467)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:957)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 09:50:33
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:39)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:208)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:212)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:224)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:249)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:259)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:263)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:275)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:277)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:290)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:297)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:310)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:344)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:357)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:393)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:429)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:879)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:933)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:30)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2108 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1349 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 37 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5117, ed: 18175, lv: 6, pw: 9212.05
[EFX-0000 INFO] ... LUT mapping end (Real time : 25s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1349 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 10 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	176
[EFX-0000 INFO] EFX_LUT4        : 	5150
[EFX-0000 INFO] EFX_MULT        : 	3
[EFX-0000 INFO] EFX_FF          : 	1650
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 10:03:13
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:39)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:208)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:212)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:224)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:249)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:259)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:263)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:275)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:277)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:290)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:297)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:310)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:344)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:357)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:393)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:429)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:877)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:931)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:30)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2108 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1349 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 37 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5014, ed: 17775, lv: 7, pw: 9139.61
[EFX-0000 INFO] ... LUT mapping end (Real time : 26s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1349 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 11 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	208
[EFX-0000 INFO] EFX_LUT4        : 	5056
[EFX-0000 INFO] EFX_MULT        : 	3
[EFX-0000 INFO] EFX_FF          : 	1587
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 10:26:09
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:39)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:212)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:216)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:228)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:253)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:263)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:267)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:279)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:281)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:294)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:301)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:314)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:348)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:361)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:397)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:433)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:881)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:949)
[EFX-0010 VERI-ERROR] net 'RES[0]' is constantly driven from multiple places (VDB-1000) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:887)
[EFX-0010 VERI-ERROR] found another driver here (VDB-1001) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:901)
[EFX-0021 ERROR] Verific elaboration of module '' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 10:29:48
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:39)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:209)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:213)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:225)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:250)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:260)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:264)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:276)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:278)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:291)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:298)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:311)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:345)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:358)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:394)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:430)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:878)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:932)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:30)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2108 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1349 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 37 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5008, ed: 17793, lv: 7, pw: 9128.67
[EFX-0000 INFO] ... LUT mapping end (Real time : 26s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1349 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 18 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	208
[EFX-0000 INFO] EFX_LUT4        : 	5059
[EFX-0000 INFO] EFX_MULT        : 	3
[EFX-0000 INFO] EFX_FF          : 	1728
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 10:36:17
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:39)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:209)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:213)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:225)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:250)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:260)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:264)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:276)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:278)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:291)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:298)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:311)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:345)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:358)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:394)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:430)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:878)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:933)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:969)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:30)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2108 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1350 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 47 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5021, ed: 17921, lv: 7, pw: 9165.23
[EFX-0000 INFO] ... LUT mapping end (Real time : 28s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1350 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 16 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	208
[EFX-0000 INFO] EFX_LUT4        : 	5057
[EFX-0000 INFO] EFX_MULT        : 	3
[EFX-0000 INFO] EFX_FF          : 	1707
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 10:43:50
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:208)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:212)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:224)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:249)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:259)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:263)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:275)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:277)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:290)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:297)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:310)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:344)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:357)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:393)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:429)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:881)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:936)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:972)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2108 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1350 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 47 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5139, ed: 18289, lv: 6, pw: 9309.64
[EFX-0000 INFO] ... LUT mapping end (Real time : 29s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1350 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 8 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	208
[EFX-0000 INFO] EFX_LUT4        : 	5172
[EFX-0000 INFO] EFX_MULT        : 	3
[EFX-0000 INFO] EFX_FF          : 	1613
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 11:10:47
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] 0 definitions of operator "+" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:521)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:998)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 11:11:09
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:208)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:212)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:224)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:249)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:259)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:263)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:275)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:277)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:290)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:297)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:310)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:344)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:357)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:393)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:429)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:881)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:936)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:972)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2108 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1350 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 47 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5139, ed: 18289, lv: 6, pw: 9309.64
[EFX-0000 INFO] ... LUT mapping end (Real time : 29s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1350 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 8 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	208
[EFX-0000 INFO] EFX_LUT4        : 	5172
[EFX-0000 INFO] EFX_MULT        : 	3
[EFX-0000 INFO] EFX_FF          : 	1613
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 11:44:59
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:208)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:212)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:224)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:249)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:259)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:263)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:275)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:277)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:290)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:297)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:310)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:344)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:357)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:393)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:429)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:885)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:940)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:976)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 3132 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1350 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 47 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5032, ed: 17898, lv: 7, pw: 9220.15
[EFX-0000 INFO] ... LUT mapping end (Real time : 26s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1350 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 9 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	208
[EFX-0000 INFO] EFX_LUT4        : 	5063
[EFX-0000 INFO] EFX_MULT        : 	3
[EFX-0000 INFO] EFX_FF          : 	1587
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 12:16:58
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] syntax error near '0' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:161)
[EFX-0010 VERI-ERROR] indexed name prefix type 'signed' expects 1 dimensions (VHDL-1121) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:161)
[EFX-0010 VERI-ERROR] type conversion expression type for 'std_logic_vector' cannot be uniquely determined (VHDL-1155) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:161)
[EFX-0010 VERI-ERROR] syntax error near '0' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:162)
[EFX-0010 VERI-ERROR] indexed name prefix type 'signed' expects 1 dimensions (VHDL-1121) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:162)
[EFX-0010 VERI-ERROR] type conversion expression type for 'unsigned' cannot be uniquely determined (VHDL-1155) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:162)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1009)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 12:18:36
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] syntax error near '0' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:161)
[EFX-0010 VERI-ERROR] indexed name prefix type 'signed' expects 1 dimensions (VHDL-1121) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:161)
[EFX-0010 VERI-ERROR] type conversion expression type for 'unsigned' cannot be uniquely determined (VHDL-1155) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:161)
[EFX-0010 VERI-ERROR] syntax error near '0' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:162)
[EFX-0010 VERI-ERROR] indexed name prefix type 'signed' expects 1 dimensions (VHDL-1121) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:162)
[EFX-0010 VERI-ERROR] type conversion expression type for 'unsigned' cannot be uniquely determined (VHDL-1155) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:162)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1009)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 12:20:11
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] syntax error near '0' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:161)
[EFX-0010 VERI-ERROR] indexed name prefix type 'signed' expects 1 dimensions (VHDL-1121) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:161)
[EFX-0010 VERI-ERROR] type conversion expression type for 'unsigned' cannot be uniquely determined (VHDL-1155) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:161)
[EFX-0010 VERI-ERROR] syntax error near '0' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:162)
[EFX-0010 VERI-ERROR] indexed name prefix type 'signed' expects 1 dimensions (VHDL-1121) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:162)
[EFX-0010 VERI-ERROR] type conversion expression type for 'unsigned' cannot be uniquely determined (VHDL-1155) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:162)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1009)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 12:26:17
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] syntax error near '<' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:159)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1009)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 12:26:46
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:214)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:218)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:230)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:255)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:265)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:269)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:281)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:283)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:296)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:303)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:316)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:350)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:363)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:399)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:435)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:892)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:948)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:984)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 3132 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1382 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 85 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5034, ed: 17874, lv: 7, pw: 9123.02
[EFX-0000 INFO] ... LUT mapping end (Real time : 28s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1350 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 20 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	177
[EFX-0000 INFO] EFX_LUT4        : 	5077
[EFX-0000 INFO] EFX_MULT        : 	3
[EFX-0000 INFO] EFX_FF          : 	1742
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 12:28:57
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] syntax error near '0' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:162)
[EFX-0010 VERI-ERROR] indexed name prefix type 'signed' expects 1 dimensions (VHDL-1121) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:162)
[EFX-0010 VERI-ERROR] type conversion expression type for 'unsigned' cannot be uniquely determined (VHDL-1155) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:162)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1009)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 12:29:41
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] syntax error near '0' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:162)
[EFX-0010 VERI-ERROR] indexed name prefix type 'signed' expects 1 dimensions (VHDL-1121) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:162)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1009)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 12:32:11
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] syntax error near '0' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:907)
[EFX-0010 VERI-ERROR] indexed name prefix type 'signed' expects 1 dimensions (VHDL-1121) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:907)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1010)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 12:33:18
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] syntax error near '0' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:162)
[EFX-0010 VERI-ERROR] indexed name prefix type 'signed' expects 1 dimensions (VHDL-1121) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:162)
[EFX-0010 VERI-ERROR] formal 'size_res' has no actual or default value (VHDL-1081) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:162)
[EFX-0012 VERI-INFO] 'size_res' is declared here (VHDL-1259) (../vhdl_packages/vhdl_2008/src/numeric_std.vhdl:1146)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:1009)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 12:34:26
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:214)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:218)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:230)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:255)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:265)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:269)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:281)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:283)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:296)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:303)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:316)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:350)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:363)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:399)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:435)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:892)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:948)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:984)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 3132 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1350 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 47 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5002, ed: 17740, lv: 7, pw: 9103.40
[EFX-0000 INFO] ... LUT mapping end (Real time : 26s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1350 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 18 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	208
[EFX-0000 INFO] EFX_LUT4        : 	5042
[EFX-0000 INFO] EFX_MULT        : 	3
[EFX-0000 INFO] EFX_FF          : 	1697
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 12:38:44
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:214)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:218)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:230)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:255)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:265)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:269)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:281)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:283)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:296)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:303)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:316)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:350)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:363)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:399)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:435)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:892)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:948)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:984)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 3132 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1318 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 47 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5053, ed: 17717, lv: 7, pw: 9116.19
[EFX-0000 INFO] ... LUT mapping end (Real time : 27s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1318 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 16 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	177
[EFX-0000 INFO] EFX_LUT4        : 	5090
[EFX-0000 INFO] EFX_MULT        : 	3
[EFX-0000 INFO] EFX_FF          : 	1631
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 12:42:06
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:214)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:218)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:230)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:255)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:265)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:269)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:281)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:283)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:296)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:303)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:316)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:350)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:363)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:399)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:435)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:892)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:948)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:984)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 3132 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1350 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 47 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5002, ed: 17740, lv: 7, pw: 9103.40
[EFX-0000 INFO] ... LUT mapping end (Real time : 26s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1350 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 18 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	208
[EFX-0000 INFO] EFX_LUT4        : 	5042
[EFX-0000 INFO] EFX_MULT        : 	3
[EFX-0000 INFO] EFX_FF          : 	1697
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 13:20:04
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:214)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:218)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:230)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:255)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:265)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:269)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:281)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:283)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:296)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:303)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:316)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:350)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:363)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:399)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:435)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:892)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:948)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:984)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 3132 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1350 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 47 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5002, ed: 17740, lv: 7, pw: 9103.40
[EFX-0000 INFO] ... LUT mapping end (Real time : 27s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1350 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 18 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	208
[EFX-0000 INFO] EFX_LUT4        : 	5042
[EFX-0000 INFO] EFX_MULT        : 	3
[EFX-0000 INFO] EFX_FF          : 	1697
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 14:21:38
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:214)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:218)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:230)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:255)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:265)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:269)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:281)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:283)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:296)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:303)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:316)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:350)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:363)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:399)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:435)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:859)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:895)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 3164 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1382 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 207 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4580, ed: 16123, lv: 7, pw: 8293.58
[EFX-0000 INFO] ... LUT mapping end (Real time : 25s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1350 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 7 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	178
[EFX-0000 INFO] EFX_LUT4        : 	4602
[EFX-0000 INFO] EFX_FF          : 	1542
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 14:28:54
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] syntax error near ';' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:282)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:831)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 14:29:13
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:212)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:216)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:228)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:257)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:261)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:272)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:279)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:305)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:351)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:387)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:770)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:806)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 3100 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1350 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 94 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4316, ed: 15185, lv: 7, pw: 7867.05
[EFX-0000 INFO] ... LUT mapping end (Real time : 23s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1347 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 9 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	178
[EFX-0000 INFO] EFX_LUT4        : 	4336
[EFX-0000 INFO] EFX_FF          : 	1552
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 14:36:33
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] syntax error near ';' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:83)
[EFX-0010 VERI-ERROR] 'current_instruction_2' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0010 VERI-ERROR] 'current_instruction_3' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:158)
[EFX-0010 VERI-ERROR] 'current_instruction' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:189)
[EFX-0010 VERI-ERROR] 'current_instruction' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:190)
[EFX-0010 VERI-ERROR] 'current_instruction' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:191)
[EFX-0010 VERI-ERROR] 'current_instruction' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:192)
[EFX-0010 VERI-ERROR] 'current_instruction' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:193)
[EFX-0010 VERI-ERROR] 'current_instruction' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:194)
[EFX-0010 VERI-ERROR] 'current_instruction' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:195)
[EFX-0010 VERI-ERROR] 'current_instruction' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:200)
[EFX-0010 VERI-ERROR] 'current_instruction' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:201)
[EFX-0010 VERI-ERROR] 'current_instruction' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:206)
[EFX-0010 VERI-ERROR] 'current_instruction' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:207)
[EFX-0010 VERI-ERROR] 'current_instruction' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:208)
[EFX-0010 VERI-ERROR] 'current_instruction' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:209)
[EFX-0010 VERI-ERROR] 'current_instruction' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:210)
[EFX-0010 VERI-ERROR] 'current_instruction' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:213)
[EFX-0010 VERI-ERROR] 'current_instruction' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:214)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 14:37:23
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] syntax error near ')' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:356)
[EFX-0010 VERI-ERROR] 2 definitions of operator "&" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:419)
[EFX-0012 VERI-INFO] first match for '"&"' found here (VHDL-1412) (../vhdl_packages/vhdl_2008/src/std_logic_1164.vhdl:88)
[EFX-0012 VERI-INFO] another match for '"&"' found here (VHDL-1412) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:82)
[EFX-0010 VERI-ERROR] 2 definitions of operator "&" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:421)
[EFX-0012 VERI-INFO] first match for '"&"' found here (VHDL-1412) (../vhdl_packages/vhdl_2008/src/std_logic_1164.vhdl:88)
[EFX-0012 VERI-INFO] another match for '"&"' found here (VHDL-1412) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:82)
[EFX-0010 VERI-ERROR] 2 definitions of operator "&" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:425)
[EFX-0012 VERI-INFO] first match for '"&"' found here (VHDL-1412) (../vhdl_packages/vhdl_2008/src/std_logic_1164.vhdl:88)
[EFX-0012 VERI-INFO] another match for '"&"' found here (VHDL-1412) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:82)
[EFX-0010 VERI-ERROR] 2 definitions of operator "&" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:427)
[EFX-0012 VERI-INFO] first match for '"&"' found here (VHDL-1412) (../vhdl_packages/vhdl_2008/src/std_logic_1164.vhdl:88)
[EFX-0012 VERI-INFO] another match for '"&"' found here (VHDL-1412) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:82)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:836)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 14:38:24
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] indexed name is not a 'signed' (VHDL-1120) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:356)
[EFX-0010 VERI-ERROR] 2 definitions of operator "&" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:419)
[EFX-0012 VERI-INFO] first match for '"&"' found here (VHDL-1412) (../vhdl_packages/vhdl_2008/src/std_logic_1164.vhdl:88)
[EFX-0012 VERI-INFO] another match for '"&"' found here (VHDL-1412) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:82)
[EFX-0010 VERI-ERROR] 2 definitions of operator "&" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:421)
[EFX-0012 VERI-INFO] first match for '"&"' found here (VHDL-1412) (../vhdl_packages/vhdl_2008/src/std_logic_1164.vhdl:88)
[EFX-0012 VERI-INFO] another match for '"&"' found here (VHDL-1412) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:82)
[EFX-0010 VERI-ERROR] 2 definitions of operator "&" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:425)
[EFX-0012 VERI-INFO] first match for '"&"' found here (VHDL-1412) (../vhdl_packages/vhdl_2008/src/std_logic_1164.vhdl:88)
[EFX-0012 VERI-INFO] another match for '"&"' found here (VHDL-1412) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:82)
[EFX-0010 VERI-ERROR] 2 definitions of operator "&" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:427)
[EFX-0012 VERI-INFO] first match for '"&"' found here (VHDL-1412) (../vhdl_packages/vhdl_2008/src/std_logic_1164.vhdl:88)
[EFX-0012 VERI-INFO] another match for '"&"' found here (VHDL-1412) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:82)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:836)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 14:38:56
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'X' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:83)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:215)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:219)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:231)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:250)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:260)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:264)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:275)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:282)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:308)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:392)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:775)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:811)
[EFX-0011 VERI-WARNING] net 'X' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:83)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'X'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:83)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'X'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:83)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 3100 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1306 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 83 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3507, ed: 12060, lv: 7, pw: 6334.05
[EFX-0000 INFO] ... LUT mapping end (Real time : 19s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1303 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 16 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	167
[EFX-0000 INFO] EFX_LUT4        : 	3538
[EFX-0000 INFO] EFX_FF          : 	1521
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 14:52:55
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] 'unsigned' is illegal in an expression (VHDL-1312) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:640)
[EFX-0010 VERI-ERROR] 'unsigned' is illegal in an expression (VHDL-1312) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:641)
[EFX-0010 VERI-ERROR] 'unsigned' is illegal in an expression (VHDL-1312) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:643)
[EFX-0010 VERI-ERROR] 'unsigned' is illegal in an expression (VHDL-1312) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:644)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:668)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 14:54:26
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'XI' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:83)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'XII' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:84)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:184)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:188)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:200)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:219)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:229)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:233)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:244)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:251)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:277)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'XI'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:83)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'XII'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:84)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 28 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 14:56:05
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'XI' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:83)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'XII' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:84)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:184)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:188)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:200)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:219)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:229)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:233)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:244)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:251)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:277)
[EFX-0011 VERI-WARNING] net 'XII' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:84)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'XI'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:83)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'XII'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:84)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'XII'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:84)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 28 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 14:57:15
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'XI' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:83)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'XII' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:84)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:184)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:188)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:200)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:219)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:229)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:233)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:244)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:251)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:277)
[EFX-0011 VERI-WARNING] net 'XI' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:83)
[EFX-0011 VERI-WARNING] net 'XII' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:84)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'XI'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:83)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'XII'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:84)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'XI'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:83)
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'XII'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:84)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 28 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 181 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 476 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 564, ed: 1981, lv: 5, pw: 1165.77
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 178 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 6 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[10] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 8 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	117
[EFX-0000 INFO] EFX_LUT4        : 	586
[EFX-0000 INFO] EFX_FF          : 	270
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 14:59:24
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'XI' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:83)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'XII' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:84)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:184)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:188)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:200)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:219)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:229)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:233)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:244)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:251)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:277)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'XI'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:83)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'XII'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:84)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 28 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 15:01:31
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'XII' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:84)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:184)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:188)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:200)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:219)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:229)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:233)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:244)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:251)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:277)
[EFX-0011 VERI-WARNING] net 'XI[0][31]' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:83)
[EFX-0011 VERI-WARNING] net 'XII' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:84)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'XII'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:84)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'XII'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:84)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 220 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 331 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 402 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1746, ed: 5937, lv: 7, pw: 3089.82
[EFX-0000 INFO] ... LUT mapping end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 327 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 9 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[10] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 8 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	167
[EFX-0000 INFO] EFX_LUT4        : 	1768
[EFX-0000 INFO] EFX_FF          : 	501
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 15:05:00
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'XI' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:83)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'XII' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:84)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:185)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:189)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:201)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:220)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:230)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:245)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:252)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:278)
[EFX-0011 VERI-WARNING] net 'XII' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:84)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'XI'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:83)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'XII'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:84)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'XII'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:84)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 28 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 15:05:59
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'XII' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:84)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:185)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:189)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:201)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:220)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:230)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:245)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:252)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:278)
[EFX-0011 VERI-WARNING] net 'XI[0][31]' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:83)
[EFX-0011 VERI-WARNING] net 'XII' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:84)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'XII'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:84)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'XII'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:84)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 220 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 331 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 402 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1724, ed: 5871, lv: 7, pw: 3036.29
[EFX-0000 INFO] ... LUT mapping end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 327 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 11 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[10] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 8 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	167
[EFX-0000 INFO] EFX_LUT4        : 	1738
[EFX-0000 INFO] EFX_FF          : 	522
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 15:09:33
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:93)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:94)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:95)
[EFX-0010 VERI-ERROR] 'stage_2_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:124)
[EFX-0010 VERI-ERROR] 'stage_3_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:125)
[EFX-0010 VERI-ERROR] 'stage_4_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:126)
[EFX-0010 VERI-ERROR] 'stage_2_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:314)
[EFX-0010 VERI-ERROR] type conversion expression type for 'unsigned' cannot be uniquely determined (VHDL-1155) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:314)
[EFX-0010 VERI-ERROR] 'stage_2_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:318)
[EFX-0010 VERI-ERROR] type conversion expression type for 'signed' cannot be uniquely determined (VHDL-1155) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:318)
[EFX-0010 VERI-ERROR] 'stage_2_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:320)
[EFX-0010 VERI-ERROR] type conversion expression type for 'signed' cannot be uniquely determined (VHDL-1155) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:320)
[EFX-0010 VERI-ERROR] 'stage_2_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:324)
[EFX-0010 VERI-ERROR] type conversion expression type for 'signed' cannot be uniquely determined (VHDL-1155) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:324)
[EFX-0010 VERI-ERROR] 'stage_2_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:326)
[EFX-0010 VERI-ERROR] type conversion expression type for 'signed' cannot be uniquely determined (VHDL-1155) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:326)
[EFX-0010 VERI-ERROR] 'stage_2_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:316)
[EFX-0010 VERI-ERROR] 'u_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:334)
[EFX-0010 VERI-ERROR] 'stage_3_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:355)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 15:10:27
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] type 'std_ulogic' does not match with the integer literal (VHDL-1278) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:93)
[EFX-0010 VERI-ERROR] type 'std_ulogic' does not match with the integer literal (VHDL-1278) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:94)
[EFX-0010 VERI-ERROR] type 'std_ulogic' does not match with the integer literal (VHDL-1278) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:95)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:670)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 15:11:30
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:93)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:94)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:95)
[EFX-0010 VERI-ERROR] 'stage_2_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:124)
[EFX-0010 VERI-ERROR] 'stage_3_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:125)
[EFX-0010 VERI-ERROR] 'stage_4_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:126)
[EFX-0010 VERI-ERROR] 'stage_2_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:314)
[EFX-0010 VERI-ERROR] type conversion expression type for 'unsigned' cannot be uniquely determined (VHDL-1155) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:314)
[EFX-0010 VERI-ERROR] 'stage_2_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:318)
[EFX-0010 VERI-ERROR] type conversion expression type for 'signed' cannot be uniquely determined (VHDL-1155) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:318)
[EFX-0010 VERI-ERROR] 'stage_2_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:320)
[EFX-0010 VERI-ERROR] type conversion expression type for 'signed' cannot be uniquely determined (VHDL-1155) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:320)
[EFX-0010 VERI-ERROR] 'stage_2_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:324)
[EFX-0010 VERI-ERROR] type conversion expression type for 'signed' cannot be uniquely determined (VHDL-1155) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:324)
[EFX-0010 VERI-ERROR] 'stage_2_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:326)
[EFX-0010 VERI-ERROR] type conversion expression type for 'signed' cannot be uniquely determined (VHDL-1155) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:326)
[EFX-0010 VERI-ERROR] 'stage_2_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:316)
[EFX-0010 VERI-ERROR] 'u_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:334)
[EFX-0010 VERI-ERROR] 'stage_3_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:355)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 15:12:08
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'XI' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:83)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'XII' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:84)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:185)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:189)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:201)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:220)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:230)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:245)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:252)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:278)
[EFX-0011 VERI-WARNING] net 'XI' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:83)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'XI'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:83)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'XII'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:84)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'XI'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:83)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 28 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 15:13:25
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] 0 definitions of operator "&" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:334)
[EFX-0010 VERI-ERROR] type error near 'load_fp'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:637)
[EFX-0010 VERI-ERROR] type error near 'custom_0'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:638)
[EFX-0010 VERI-ERROR] type error near 'misc_mem'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:639)
[EFX-0010 VERI-ERROR] type error near 'auipc'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:640)
[EFX-0010 VERI-ERROR] type error near 'store'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:648)
[EFX-0010 VERI-ERROR] type error near 'store_fp'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:649)
[EFX-0010 VERI-ERROR] type error near 'custom_1'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:650)
[EFX-0010 VERI-ERROR] type error near 'amo'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:651)
[EFX-0010 VERI-ERROR] type error near 'op_32'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:652)
[EFX-0010 VERI-ERROR] type error near 'madd'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:653)
[EFX-0010 VERI-ERROR] type error near 'msub'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:654)
[EFX-0010 VERI-ERROR] type error near 'nmsub'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:655)
[EFX-0010 VERI-ERROR] type error near 'nmadd'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:656)
[EFX-0010 VERI-ERROR] type error near 'op_fp'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:657)
[EFX-0010 VERI-ERROR] type error near 'reserved_0'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:658)
[EFX-0010 VERI-ERROR] type error near 'custom_2'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:659)
[EFX-0010 VERI-ERROR] type error near 'branch'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:660)
[EFX-0010 VERI-ERROR] type error near 'reserved_1'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:661)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 15:14:35
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] type error near 'load_fp'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:637)
[EFX-0010 VERI-ERROR] type error near 'custom_0'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:638)
[EFX-0010 VERI-ERROR] type error near 'misc_mem'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:639)
[EFX-0010 VERI-ERROR] type error near 'auipc'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:640)
[EFX-0010 VERI-ERROR] type error near 'store'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:648)
[EFX-0010 VERI-ERROR] type error near 'store_fp'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:649)
[EFX-0010 VERI-ERROR] type error near 'custom_1'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:650)
[EFX-0010 VERI-ERROR] type error near 'amo'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:651)
[EFX-0010 VERI-ERROR] type error near 'op_32'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:652)
[EFX-0010 VERI-ERROR] type error near 'madd'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:653)
[EFX-0010 VERI-ERROR] type error near 'msub'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:654)
[EFX-0010 VERI-ERROR] type error near 'nmsub'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:655)
[EFX-0010 VERI-ERROR] type error near 'nmadd'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:656)
[EFX-0010 VERI-ERROR] type error near 'op_fp'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:657)
[EFX-0010 VERI-ERROR] type error near 'reserved_0'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:658)
[EFX-0010 VERI-ERROR] type error near 'custom_2'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:659)
[EFX-0010 VERI-ERROR] type error near 'branch'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:660)
[EFX-0010 VERI-ERROR] type error near 'reserved_1'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:661)
[EFX-0010 VERI-ERROR] type error near 'reserved_2'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:662)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 15:17:39
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'XI' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:83)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'XII' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:84)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:186)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:190)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:202)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:221)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:231)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:235)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:253)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:279)
[EFX-0011 VERI-WARNING] net 'XI' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:83)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'XI'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:83)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'XII'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:84)
[EFX-0200 WARNING] Removing redundant signal : ARGM[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'XI'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:83)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 28 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 15:19:24
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] indexed name is not a 'integer' (VHDL-1120) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:356)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:651)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 15:20:02
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'XI' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:83)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'XII' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:84)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:186)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:190)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:202)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:221)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:231)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:235)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:253)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:279)
[EFX-0011 VERI-WARNING] net 'XI' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:83)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'XI'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:83)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'XII'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:84)
[EFX-0200 WARNING] Removing redundant signal : ARGM[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'XI'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:83)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 28 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 15:22:55
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:186)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:190)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:202)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:221)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:231)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:235)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:253)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:279)
[EFX-0011 VERI-WARNING] net 'XI[0][31]' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:83)
[EFX-0011 VERI-WARNING] net 'XII[0][31]' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:84)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0200 WARNING] Removing redundant signal : ARGM[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 28 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 375 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1293 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1333, ed: 4604, lv: 7, pw: 2501.68
[EFX-0000 INFO] ... LUT mapping end (Real time : 11s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 311 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 9 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	159
[EFX-0000 INFO] EFX_LUT4        : 	1349
[EFX-0000 INFO] EFX_FF          : 	481
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 15:29:50
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] syntax error near 'end' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:690)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:695)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 15:30:11
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:186)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:190)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:202)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:221)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:231)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:235)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:253)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:279)
[EFX-0010 VERI-ERROR] choice '30' is already covered (VHDL-1045) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:672)
[EFX-0012 VERI-INFO] netlist 'RISC_V_Core(Behavioral)' remains a black box due to errors in its contents (VHDL-1156) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0021 ERROR] Verific elaboration of module 'RISC_V_Core' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 15:30:48
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:186)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:190)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:202)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:221)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:231)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:235)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:253)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:279)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:673)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0200 WARNING] Removing redundant signal : ARGM[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 28 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1336 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 2305 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2394, ed: 8460, lv: 6, pw: 4260.11
[EFX-0000 INFO] ... LUT mapping end (Real time : 17s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 912 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 11 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	159
[EFX-0000 INFO] EFX_LUT4        : 	2426
[EFX-0000 INFO] EFX_FF          : 	1140
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 15:37:15
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:186)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:190)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:202)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:221)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:231)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:235)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:253)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:279)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:673)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:709)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0200 WARNING] Removing redundant signal : ARGM[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 156 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1336 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 2350 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2344, ed: 8276, lv: 6, pw: 4203.35
[EFX-0000 INFO] ... LUT mapping end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 913 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 7 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	159
[EFX-0000 INFO] EFX_LUT4        : 	2363
[EFX-0000 INFO] EFX_FF          : 	1102
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 15:42:06
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'XI' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:83)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'XII' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:84)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:186)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:190)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:202)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:221)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:231)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:235)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:253)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:279)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'XI'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:83)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'XII'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:84)
[EFX-0200 WARNING] Removing redundant signal : ARGM[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 28 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 15:43:10
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'XI' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:83)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'XII' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:84)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:186)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:190)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:202)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:221)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:231)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:235)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:253)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:279)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'XI'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:83)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'XII'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:84)
[EFX-0200 WARNING] Removing redundant signal : ARGM[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 28 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 15:43:20
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:186)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:190)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:202)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:221)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:231)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:235)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:253)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:279)
[EFX-0011 VERI-WARNING] net 'XI[0][31]' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:83)
[EFX-0011 VERI-WARNING] net 'XII[0][31]' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:84)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0200 WARNING] Removing redundant signal : ARGM[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 28 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 329 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 1213 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1389, ed: 4750, lv: 6, pw: 2440.71
[EFX-0000 INFO] ... LUT mapping end (Real time : 11s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 276 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 6 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[10] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 8 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	159
[EFX-0000 INFO] EFX_LUT4        : 	1406
[EFX-0000 INFO] EFX_FF          : 	447
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 15:48:50
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'XI' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:83)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'XII' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:84)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:186)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:190)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:202)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:221)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:231)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:235)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:253)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:279)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'XI'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:83)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'XII'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:84)
[EFX-0200 WARNING] Removing redundant signal : ARGM[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 28 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 15:50:32
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'XI' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:83)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'XII' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:84)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:186)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:190)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:202)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:221)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:231)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:235)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:253)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:279)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'XI'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:83)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'XII'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:84)
[EFX-0200 WARNING] Removing redundant signal : ARGM[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 28 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 15:50:43
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:186)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:190)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:202)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:221)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:231)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:235)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:253)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:279)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:676)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:712)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0200 WARNING] Removing redundant signal : ARGM[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0200 WARNING] Removing redundant signal : ARGM[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 156 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1336 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 2350 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2344, ed: 8276, lv: 6, pw: 4203.35
[EFX-0000 INFO] ... LUT mapping end (Real time : 17s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 913 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 7 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	159
[EFX-0000 INFO] EFX_LUT4        : 	2363
[EFX-0000 INFO] EFX_FF          : 	1102
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 15:53:53
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:156)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:160)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:172)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:191)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:201)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:205)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:216)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:223)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:249)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:646)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:682)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0200 WARNING] Removing redundant signal : ARGM[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 152 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1333 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 2300 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2393, ed: 8428, lv: 6, pw: 4295.82
[EFX-0000 INFO] ... LUT mapping end (Real time : 17s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 913 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 10 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	159
[EFX-0000 INFO] EFX_LUT4        : 	2415
[EFX-0000 INFO] EFX_FF          : 	1160
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 16:01:29
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:155)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:159)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:171)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:190)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:200)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:204)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:215)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:222)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:248)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0200 WARNING] Removing redundant signal : ARGM[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 152 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1328 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 2286 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2370, ed: 8374, lv: 6, pw: 4212.63
[EFX-0000 INFO] ... LUT mapping end (Real time : 17s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 907 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 13 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[10] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 8 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	159
[EFX-0000 INFO] EFX_LUT4        : 	2407
[EFX-0000 INFO] EFX_FF          : 	1131
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 16:31:26
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'XI' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'XII' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:54)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:155)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:159)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:171)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:190)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:200)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:204)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:215)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:222)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:248)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'XI'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'XII'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:54)
[EFX-0200 WARNING] Removing redundant signal : ARGM[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 24 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 239 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 58 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1762, ed: 6000, lv: 7, pw: 3049.68
[EFX-0000 INFO] ... LUT mapping end (Real time : 19s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 239 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 6 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[10] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 8 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	178
[EFX-0000 INFO] EFX_LUT4        : 	1786
[EFX-0000 INFO] EFX_FF          : 	431
[EFX-0000 INFO] EFX_RAM_5K      : 	4
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 16:33:20
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'XI' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'XII' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:54)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:155)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:159)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:171)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:190)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:200)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:204)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:215)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:222)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:248)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'XI'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'XII'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:54)
[EFX-0200 WARNING] Removing redundant signal : ARGM[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 24 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 16:33:36
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'XI' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'XII' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:54)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:155)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:159)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:171)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:190)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:200)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:204)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:215)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:222)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:248)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'XI'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'XII'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:54)
[EFX-0200 WARNING] Removing redundant signal : ARGM[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 24 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 239 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 58 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1762, ed: 6000, lv: 7, pw: 3049.68
[EFX-0000 INFO] ... LUT mapping end (Real time : 19s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 239 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 6 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[10] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 8 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	178
[EFX-0000 INFO] EFX_LUT4        : 	1786
[EFX-0000 INFO] EFX_FF          : 	431
[EFX-0000 INFO] EFX_RAM_5K      : 	4
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 16:36:31
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'XI' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'XII' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:54)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:155)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:159)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:171)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:190)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:200)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:204)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:215)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:222)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:248)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'XI'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'XII'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:54)
[EFX-0200 WARNING] Removing redundant signal : ARGM[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 24 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 16:37:19
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'XI' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'XII' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:54)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:155)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:159)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:171)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:190)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:200)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:204)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:215)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:222)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:248)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'XI'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'XII'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:54)
[EFX-0200 WARNING] Removing redundant signal : ARGM[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 24 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 240 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 59 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1835, ed: 6290, lv: 7, pw: 3129.22
[EFX-0000 INFO] ... LUT mapping end (Real time : 18s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 239 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 11 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[10] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 8 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	178
[EFX-0000 INFO] EFX_LUT4        : 	1866
[EFX-0000 INFO] EFX_FF          : 	535
[EFX-0000 INFO] EFX_RAM_5K      : 	4
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 16:43:11
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'XI' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'XII' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:54)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:155)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:159)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:171)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:190)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:200)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:204)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:215)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:222)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:248)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'XI'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'XII'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:54)
[EFX-0200 WARNING] Removing redundant signal : ARGM[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 24 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 240 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 59 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1776, ed: 6112, lv: 7, pw: 3083.43
[EFX-0000 INFO] ... LUT mapping end (Real time : 19s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 239 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 11 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[10] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 8 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	178
[EFX-0000 INFO] EFX_LUT4        : 	1802
[EFX-0000 INFO] EFX_FF          : 	490
[EFX-0000 INFO] EFX_RAM_5K      : 	4
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 16:45:17
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'XI' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'XII' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:54)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:155)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:159)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:171)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:190)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:200)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:204)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:215)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:222)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:248)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'XI'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'XII'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:54)
[EFX-0200 WARNING] Removing redundant signal : ARGM[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 24 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 16:46:11
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'XI' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'XII' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:54)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:155)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:159)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:171)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:190)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:200)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:204)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:215)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:222)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:248)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'XI'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'XII'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:54)
[EFX-0200 WARNING] Removing redundant signal : ARGM[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 26 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 16:48:16
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'XI' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'XII' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:54)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:155)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:159)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:171)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:190)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:200)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:204)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:215)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:222)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:248)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'XI'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'XII'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:54)
[EFX-0200 WARNING] Removing redundant signal : ARGM[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 26 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 16:50:07
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'XI' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:54)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'XII' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:55)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:161)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:173)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:192)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:202)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:206)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:217)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:224)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:250)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'XI'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:54)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'XII'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:55)
[EFX-0200 WARNING] Removing redundant signal : ARGM[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 26 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 16:51:20
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'XI' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:54)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'XII' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:55)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:161)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:173)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:192)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:202)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:206)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:217)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:224)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:250)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:695)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'XI'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:54)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'XII'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:55)
[EFX-0200 WARNING] Removing redundant signal : ARGM[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 26 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 24, 2022 16:53:42
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:161)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:173)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:192)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:202)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:206)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:217)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:224)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:250)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0200 WARNING] Removing redundant signal : ARGM[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 26 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1328 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 2251 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2400, ed: 8482, lv: 6, pw: 4290.64
[EFX-0000 INFO] ... LUT mapping end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 907 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 7 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[10] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 8 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	159
[EFX-0000 INFO] EFX_LUT4        : 	2421
[EFX-0000 INFO] EFX_FF          : 	1110
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 25, 2022 08:46:15
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:154)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:158)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:170)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:189)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:199)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:203)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:214)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:221)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0200 WARNING] Removing redundant signal : ARGM[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0200 WARNING] Removing redundant signal : ARGM[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:68)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 26 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1328 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 2251 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2211, ed: 7999, lv: 7, pw: 4151.38
[EFX-0000 INFO] ... LUT mapping end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 907 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 10 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[10] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 8 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	159
[EFX-0000 INFO] EFX_LUT4        : 	2233
[EFX-0000 INFO] EFX_FF          : 	1090
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 25, 2022 08:55:51
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] syntax error near ',' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:50)
[EFX-0010 VERI-ERROR] 'risc_v_instruction_set' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0010 VERI-ERROR] 'risc_v_instruction_set' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:54)
[EFX-0010 VERI-ERROR] 'risc_v_instruction_set' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:55)
[EFX-0010 VERI-ERROR] 'x_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:56)
[EFX-0010 VERI-ERROR] 'x_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:57)
[EFX-0010 VERI-ERROR] 'current_instruction_2' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:97)
[EFX-0010 VERI-ERROR] 'current_instruction_3' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:98)
[EFX-0010 VERI-ERROR] 'current_instruction' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:128)
[EFX-0010 VERI-ERROR] 'current_instruction' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:129)
[EFX-0010 VERI-ERROR] 'current_instruction' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:130)
[EFX-0010 VERI-ERROR] 'current_instruction' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:131)
[EFX-0010 VERI-ERROR] 'current_instruction' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:132)
[EFX-0010 VERI-ERROR] 'current_instruction' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:133)
[EFX-0010 VERI-ERROR] 'current_instruction' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:134)
[EFX-0010 VERI-ERROR] 'current_instruction' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:139)
[EFX-0010 VERI-ERROR] 'current_instruction' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:140)
[EFX-0010 VERI-ERROR] 'current_instruction' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:145)
[EFX-0010 VERI-ERROR] 'current_instruction' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 25, 2022 09:00:28
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] syntax error near '<' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:50)
[EFX-0010 VERI-ERROR] index constraint cannot be applied to non-array type 'ram_mem' (VHDL-1119) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0010 VERI-ERROR] index constraint cannot be applied to non-array type 'ram_mem' (VHDL-1119) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0010 VERI-ERROR] missing full type definition for 'ram_mem' (VHDL-1432) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:50)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:610)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 25, 2022 09:01:13
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] syntax error near ',' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:50)
[EFX-0010 VERI-ERROR] index constraint cannot be applied to non-array type 'ram_mem' (VHDL-1119) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0010 VERI-ERROR] index constraint cannot be applied to non-array type 'ram_mem' (VHDL-1119) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0010 VERI-ERROR] missing full type definition for 'ram_mem' (VHDL-1432) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:50)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:610)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 25, 2022 09:01:38
///////////////////////////////////

[EFX-0010 VERI-ERROR] literal 4294967295 exceeds maximum integer value (SORT-1008) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:50)
[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] literal 4294967295 exceeds maximum integer value (VHDL-1431) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:50)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:610)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 25, 2022 09:04:33
///////////////////////////////////

[EFX-0010 VERI-ERROR] literal 4294967295 exceeds maximum integer value (SORT-1008) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:50)
[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] literal 4294967295 exceeds maximum integer value (VHDL-1431) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:50)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:610)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 25, 2022 09:06:19
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:155)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:159)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:171)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:190)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:200)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:204)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:215)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:222)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:248)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0200 WARNING] Removing redundant signal : PROG_MEM[0][31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0200 WARNING] Removing redundant signal : PROG_MEM[0][30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0200 WARNING] Removing redundant signal : PROG_MEM[0][29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0200 WARNING] Removing redundant signal : PROG_MEM[0][28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0200 WARNING] Removing redundant signal : PROG_MEM[0][27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0200 WARNING] Removing redundant signal : PROG_MEM[0][26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0200 WARNING] Removing redundant signal : PROG_MEM[0][25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0200 WARNING] Removing redundant signal : PROG_MEM[0][24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0200 WARNING] Removing redundant signal : PROG_MEM[0][23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0200 WARNING] Removing redundant signal : PROG_MEM[0][22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0200 WARNING] Removing redundant signal : PROG_MEM[0][21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0200 WARNING] Removing redundant signal : PROG_MEM[0][20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0200 WARNING] Removing redundant signal : PROG_MEM[0][19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0200 WARNING] Removing redundant signal : PROG_MEM[0][18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0200 WARNING] Removing redundant signal : PROG_MEM[0][17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0200 WARNING] Removing redundant signal : PROG_MEM[0][16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0200 WARNING] Removing redundant signal : PROG_MEM[0][15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0200 WARNING] Removing redundant signal : PROG_MEM[0][14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0200 WARNING] Removing redundant signal : PROG_MEM[0][13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0200 WARNING] Removing redundant signal : PROG_MEM[0][12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 26 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 1s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1328 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 2251 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2211, ed: 7999, lv: 7, pw: 4151.38
[EFX-0000 INFO] ... LUT mapping end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 907 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 10 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[10] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 8 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	159
[EFX-0000 INFO] EFX_LUT4        : 	2233
[EFX-0000 INFO] EFX_FF          : 	1090
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 25, 2022 09:09:01
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] indexed name is not a 'integer' (VHDL-1120) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:607)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:612)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 25, 2022 09:09:56
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] indexed name is not a 'integer' (VHDL-1120) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:607)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:612)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 25, 2022 09:10:42
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:155)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:159)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:171)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:190)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:200)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:204)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:215)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:222)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:248)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'PROG_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0200 WARNING] Removing redundant signal : ARGM[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 26 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1328 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 2251 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2211, ed: 7999, lv: 7, pw: 4151.38
[EFX-0000 INFO] ... LUT mapping end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 907 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 10 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[10] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 8 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	159
[EFX-0000 INFO] EFX_LUT4        : 	2233
[EFX-0000 INFO] EFX_FF          : 	1090
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 25, 2022 09:14:32
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:155)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:159)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:171)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:190)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:200)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:204)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:215)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:222)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:248)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'PROG_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0200 WARNING] Removing redundant signal : ARGM[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 26 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1328 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 58 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3189, ed: 11751, lv: 8, pw: 5866.71
[EFX-0000 INFO] ... LUT mapping end (Real time : 25s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1328 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 10 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[10] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 8 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	178
[EFX-0000 INFO] EFX_LUT4        : 	3227
[EFX-0000 INFO] EFX_FF          : 	1527
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 25, 2022 09:18:04
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] indexed name is not a 'std_logic_vector' (VHDL-1120) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:101)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:613)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 25, 2022 09:18:33
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:156)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:160)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:172)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:191)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:201)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:205)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:216)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:223)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:249)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'PROG_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0200 WARNING] Removing redundant signal : ARGM[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 26 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1296 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 58 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3355, ed: 12291, lv: 7, pw: 6004.78
[EFX-0000 INFO] ... LUT mapping end (Real time : 25s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1296 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 13 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[10] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 8 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	178
[EFX-0000 INFO] EFX_LUT4        : 	3407
[EFX-0000 INFO] EFX_FF          : 	1562
[EFX-0000 INFO] EFX_RAM_5K      : 	2
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 25, 2022 09:21:00
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:156)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:160)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:172)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:191)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:201)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:205)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:216)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:223)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:249)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'PROG_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0200 WARNING] Removing redundant signal : ARGM[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 26 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1329 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 58 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3310, ed: 12088, lv: 7, pw: 6051.70
[EFX-0000 INFO] ... LUT mapping end (Real time : 25s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1329 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 6 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 2 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	178
[EFX-0000 INFO] EFX_LUT4        : 	3332
[EFX-0000 INFO] EFX_FF          : 	1527
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 09:55:36
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:137)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:141)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:153)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:172)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:182)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:186)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:197)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:204)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:230)
[EFX-0011 VERI-WARNING] 'stage4_en' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:598)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:615)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'PROG_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0200 WARNING] Removing redundant signal : ARGM[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 26 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1324 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 67 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3418, ed: 12304, lv: 7, pw: 6035.99
[EFX-0000 INFO] ... LUT mapping end (Real time : 25s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1324 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 11 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 2 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	147
[EFX-0000 INFO] EFX_LUT4        : 	3448
[EFX-0000 INFO] EFX_FF          : 	1605
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 10:03:14
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] syntax error near '00000001' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:59)
[EFX-0010 VERI-ERROR] 'pc' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:109)
[EFX-0010 VERI-ERROR] type conversion expression type for 'std_logic_vector' cannot be uniquely determined (VHDL-1155) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:109)
[EFX-0010 VERI-ERROR] 'pc' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:110)
[EFX-0010 VERI-ERROR] 'pc' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:113)
[EFX-0010 VERI-ERROR] 'sr1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:251)
[EFX-0010 VERI-ERROR] 'sr1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:275)
[EFX-0010 VERI-ERROR] 'pc' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:347)
[EFX-0010 VERI-ERROR] type conversion expression type for 'signed' cannot be uniquely determined (VHDL-1155) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:347)
[EFX-0010 VERI-ERROR] 'pc' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:356)
[EFX-0010 VERI-ERROR] type conversion expression type for 'signed' cannot be uniquely determined (VHDL-1155) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:356)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:616)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 10:03:48
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:145)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:161)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:180)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:190)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:194)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:205)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:212)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:238)
[EFX-0011 VERI-WARNING] 'stage4_en' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:606)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:615)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'PROG_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0200 WARNING] Removing redundant signal : ARGM[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 26 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1325 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 58 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3316, ed: 12142, lv: 7, pw: 5949.32
[EFX-0000 INFO] ... LUT mapping end (Real time : 25s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1325 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 12 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 2 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	147
[EFX-0000 INFO] EFX_LUT4        : 	3339
[EFX-0000 INFO] EFX_FF          : 	1615
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 10:16:49
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] type 'risc_v_instruction_set' does not match with a string literal (VHDL-1276) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:100)
[EFX-0010 VERI-ERROR] syntax error near ':' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:263)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:626)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 10:17:43
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] syntax error near ':' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:262)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:625)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 10:18:15
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:151)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:155)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:167)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:186)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:196)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:200)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:211)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:218)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:244)
[EFX-0011 VERI-WARNING] 'stage4_en' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:615)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:624)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'PROG_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0200 WARNING] Removing redundant signal : ARGM[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 26 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1356 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 59 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3322, ed: 11986, lv: 7, pw: 6039.53
[EFX-0000 INFO] ... LUT mapping end (Real time : 25s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1356 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 10 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	178
[EFX-0000 INFO] EFX_LUT4        : 	3348
[EFX-0000 INFO] EFX_FF          : 	1636
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 10:24:52
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0010 VERI-ERROR] expression has 32 elements; expected 64 (VHDL-1077) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:70)
[EFX-0012 VERI-INFO] netlist 'RISC_V_Core(Behavioral)' remains a black box due to errors in its contents (VHDL-1156) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0021 ERROR] Verific elaboration of module 'RISC_V_Core' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 10:25:56
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] type 'signed' does not match with the integer literal (VHDL-1278) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:70)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:625)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 10:26:55
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] formal 'size_res' has no actual or default value (VHDL-1081) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:70)
[EFX-0012 VERI-INFO] 'size_res' is declared here (VHDL-1259) (../vhdl_packages/vhdl_2008/src/numeric_std.vhdl:1149)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:625)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 10:27:40
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:151)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:155)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:167)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:186)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:196)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:200)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:211)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:218)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:244)
[EFX-0011 VERI-WARNING] 'stage4_en' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:615)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:624)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'PROG_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0200 WARNING] Removing redundant signal : ARGM[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 26 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1356 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 59 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3340, ed: 12175, lv: 7, pw: 6126.26
[EFX-0000 INFO] ... LUT mapping end (Real time : 25s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1356 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 11 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	178
[EFX-0000 INFO] EFX_LUT4        : 	3361
[EFX-0000 INFO] EFX_FF          : 	1591
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 10:38:22
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] syntax error near 'SYNC_RES' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:110)
[EFX-0010 VERI-ERROR] type error near 'sync_res'; expected type ' void' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:110)
[EFX-0010 VERI-ERROR] syntax error near 'process' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:116)
[EFX-0010 VERI-ERROR] syntax error near 'begin' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:117)
[EFX-0010 VERI-ERROR] mismatch on label; expected 'sync_res' (VHDL-1135) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:286)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:651)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 10:38:53
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] syntax error near 'SYNC_RES' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:111)
[EFX-0010 VERI-ERROR] mismatch on label; expected 'sync_res' (VHDL-1135) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:287)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:652)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 10:39:54
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:105)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:106)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:107)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:111)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:111)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:174)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:178)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:190)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:209)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:219)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:223)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:241)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:267)
[EFX-0011 VERI-WARNING] 'stage4_en' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:638)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:647)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i18' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:111)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'PROG_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0200 WARNING] Removing redundant signal : ARGM[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 26 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1356 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 64 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3348, ed: 12109, lv: 7, pw: 6060.47
[EFX-0000 INFO] ... LUT mapping end (Real time : 26s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1356 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 11 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	178
[EFX-0000 INFO] EFX_LUT4        : 	3365
[EFX-0000 INFO] EFX_FF          : 	1612
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 10:48:07
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:105)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:106)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:107)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:111)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:111)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:174)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:178)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:190)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:209)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:219)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:223)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:241)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:267)
[EFX-0011 VERI-WARNING] 'stage4_en' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:651)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:660)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i18' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:111)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'PROG_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0200 WARNING] Removing redundant signal : ARGM[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 26 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1361 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 64 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3320, ed: 12148, lv: 7, pw: 6091.06
[EFX-0000 INFO] ... LUT mapping end (Real time : 25s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1361 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 15 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	178
[EFX-0000 INFO] EFX_LUT4        : 	3360
[EFX-0000 INFO] EFX_FF          : 	1630
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 10:57:19
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:105)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:106)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:107)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:111)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:111)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:174)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:178)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:190)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:209)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:219)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:223)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:241)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:267)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i18' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:111)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'PROG_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0200 WARNING] Removing redundant signal : ARGM[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0200 WARNING] Removing redundant signal : ARGM[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:69)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 26 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1361 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 96 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3311, ed: 12113, lv: 7, pw: 6097.82
[EFX-0000 INFO] ... LUT mapping end (Real time : 25s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1361 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 12 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	178
[EFX-0000 INFO] EFX_LUT4        : 	3340
[EFX-0000 INFO] EFX_FF          : 	1636
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 11:01:47
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:102)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:103)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:104)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:108)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:108)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:171)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:175)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:187)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:206)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:216)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:220)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:231)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:238)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:264)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:108)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'PROG_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 26 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1361 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 100 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3301, ed: 12128, lv: 7, pw: 6108.98
[EFX-0000 INFO] ... LUT mapping end (Real time : 25s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1361 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 11 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	178
[EFX-0000 INFO] EFX_LUT4        : 	3326
[EFX-0000 INFO] EFX_FF          : 	1628
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 11:30:41
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:102)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:103)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:104)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:108)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:108)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:171)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:175)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:187)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:206)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:216)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:220)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:231)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:238)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:264)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:108)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'PROG_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 26 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1361 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 100 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3301, ed: 12128, lv: 7, pw: 6108.98
[EFX-0000 INFO] ... LUT mapping end (Real time : 25s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1361 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 11 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	178
[EFX-0000 INFO] EFX_LUT4        : 	3326
[EFX-0000 INFO] EFX_FF          : 	1628
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 14:21:31
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] syntax error near '^' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:569)
[EFX-0010 VERI-ERROR] syntax error near '|' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:584)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:675)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 14:31:04
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'XI' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:57)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:102)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:103)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:104)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:108)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:108)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:171)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:175)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:187)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:206)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:216)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:220)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:231)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:238)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:264)
[EFX-0011 VERI-WARNING] net 'XI' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:57)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:108)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'PROG_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'XI'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:57)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'XI'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:57)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 26 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1292 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 102 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 1562, ed: 5652, lv: 6, pw: 2939.64
[EFX-0000 INFO] ... LUT mapping end (Real time : 14s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1292 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 8 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	139
[EFX-0000 INFO] EFX_LUT4        : 	1583
[EFX-0000 INFO] EFX_FF          : 	1417
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 14:34:16
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:102)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:103)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:104)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:108)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:108)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:171)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:175)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:187)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:206)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:216)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:220)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:231)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:238)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:264)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:108)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'PROG_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 26 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1361 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 100 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3301, ed: 12128, lv: 7, pw: 6108.98
[EFX-0000 INFO] ... LUT mapping end (Real time : 25s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1361 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 11 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	178
[EFX-0000 INFO] EFX_LUT4        : 	3326
[EFX-0000 INFO] EFX_FF          : 	1628
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 14:55:09
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:102)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:103)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:104)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:108)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:108)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:171)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:175)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:187)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:206)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:216)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:220)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:231)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:238)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:264)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:108)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'PROG_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0200 WARNING] Removing redundant signal : SR1[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:60)
[EFX-0200 WARNING] Removing redundant signal : SR1[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:60)
[EFX-0200 WARNING] Removing redundant signal : SR1[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:60)
[EFX-0200 WARNING] Removing redundant signal : SR1[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:60)
[EFX-0200 WARNING] Removing redundant signal : SR1[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:60)
[EFX-0200 WARNING] Removing redundant signal : SR1[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:60)
[EFX-0200 WARNING] Removing redundant signal : SR1[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:60)
[EFX-0200 WARNING] Removing redundant signal : SR1[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:60)
[EFX-0200 WARNING] Removing redundant signal : SR1[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:60)
[EFX-0200 WARNING] Removing redundant signal : SR1[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:60)
[EFX-0200 WARNING] Removing redundant signal : SR1[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:60)
[EFX-0200 WARNING] Removing redundant signal : SR1[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:60)
[EFX-0200 WARNING] Removing redundant signal : SR1[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:60)
[EFX-0200 WARNING] Removing redundant signal : SR1[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:60)
[EFX-0200 WARNING] Removing redundant signal : SR1[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:60)
[EFX-0200 WARNING] Removing redundant signal : SR1[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:60)
[EFX-0200 WARNING] Removing redundant signal : SR1[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:60)
[EFX-0200 WARNING] Removing redundant signal : SR1[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:60)
[EFX-0200 WARNING] Removing redundant signal : SR1[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:60)
[EFX-0200 WARNING] Removing redundant signal : SR1[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:60)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 26 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1297 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 96 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3361, ed: 12211, lv: 7, pw: 6042.76
[EFX-0000 INFO] ... LUT mapping end (Real time : 25s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1297 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 10 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	178
[EFX-0000 INFO] EFX_LUT4        : 	3392
[EFX-0000 INFO] EFX_FF          : 	1568
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 15:19:39
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] syntax error near 'function' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:87)
[EFX-0010 VERI-ERROR] syntax error near 'then' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:89)
[EFX-0010 VERI-ERROR] type error near 'verify'; expected type ' void' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:91)
[EFX-0010 VERI-ERROR] formal 'a' has no actual or default value (VHDL-1081) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:91)
[EFX-0012 VERI-INFO] 'a' is declared here (VHDL-1259) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:81)
[EFX-0012 VERI-INFO] 'b' is declared here (VHDL-1259) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:81)
[EFX-0010 VERI-ERROR] subprogram 'verify' does not have a body (VHDL-1255) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:81)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:676)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 15:21:01
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0011 VERI-WARNING] function 'verify' may not always return a value (VHDL-1793) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:88)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:107)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:108)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:109)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:113)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:113)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:176)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:180)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:192)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:211)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:221)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:225)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:236)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:243)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:269)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:113)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'PROG_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 26 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1297 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 96 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3361, ed: 12211, lv: 7, pw: 6042.76
[EFX-0000 INFO] ... LUT mapping end (Real time : 25s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1297 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 10 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	178
[EFX-0000 INFO] EFX_LUT4        : 	3392
[EFX-0000 INFO] EFX_FF          : 	1568
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 15:23:26
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0011 VERI-WARNING] function 'verify' may not always return a value (VHDL-1793) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:88)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:107)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:108)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:109)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:113)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:113)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:176)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:180)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:192)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:211)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:221)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:225)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:236)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:243)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:269)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:113)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'PROG_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 26 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1297 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 96 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3361, ed: 12211, lv: 7, pw: 6042.76
[EFX-0000 INFO] ... LUT mapping end (Real time : 25s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1297 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 10 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	178
[EFX-0000 INFO] EFX_LUT4        : 	3392
[EFX-0000 INFO] EFX_FF          : 	1568
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 15:36:45
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] 'indexed name' is not a type (VHDL-1238) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:81)
[EFX-0010 VERI-ERROR] mismatch on label; expected 'signed_r' (VHDL-1135) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:88)
[EFX-0010 VERI-ERROR] syntax error near ';' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:323)
[EFX-0010 VERI-ERROR] syntax error near ')' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:325)
[EFX-0010 VERI-ERROR] syntax error near ';' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:329)
[EFX-0010 VERI-ERROR] syntax error near ')' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:331)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:681)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 15:39:37
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] syntax error near ';' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:323)
[EFX-0010 VERI-ERROR] syntax error near ')' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:325)
[EFX-0010 VERI-ERROR] syntax error near ';' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:329)
[EFX-0010 VERI-ERROR] syntax error near ')' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:331)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:681)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 15:40:38
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:111)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:112)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:113)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:117)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:117)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:180)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:184)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:196)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:215)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:225)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:229)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:240)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:273)
[EFX-0010 VERI-ERROR] index value 11 is out of range 31 downto 20 (VHDL-1124) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:83)
[EFX-0012 VERI-INFO] netlist 'RISC_V_Core(Behavioral)' remains a black box due to errors in its contents (VHDL-1156) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0021 ERROR] Verific elaboration of module 'RISC_V_Core' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 15:42:30
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:111)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:112)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:113)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:117)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:117)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:180)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:184)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:196)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:215)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:225)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:229)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:240)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:273)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:117)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'PROG_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 26 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1297 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 96 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3314, ed: 12124, lv: 7, pw: 6047.58
[EFX-0000 INFO] ... LUT mapping end (Real time : 25s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1297 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 6 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	178
[EFX-0000 INFO] EFX_LUT4        : 	3336
[EFX-0000 INFO] EFX_FF          : 	1496
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 15:55:04
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] syntax error near 'in' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:81)
[EFX-0010 VERI-ERROR] 'a' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:90)
[EFX-0010 VERI-ERROR] 'a' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:91)
[EFX-0010 VERI-ERROR] mismatch on label; expected 'sign_extended_r' (VHDL-1135) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:93)
[EFX-0010 VERI-ERROR] type error near 'stage_2_reg'; expected type 'natural' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:328)
[EFX-0010 VERI-ERROR] cannot convert type 'std_ulogic' to type 'signed' (VHDL-1029) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:328)
[EFX-0010 VERI-ERROR] type error near 'stage_2_reg'; expected type 'natural' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:334)
[EFX-0010 VERI-ERROR] cannot convert type 'std_ulogic' to type 'signed' (VHDL-1029) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:334)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:686)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 15:56:29
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] mismatch on label; expected 'sign_extended_r' (VHDL-1135) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:86)
[EFX-0010 VERI-ERROR] mismatch on label; expected 'sign_extended_j' (VHDL-1135) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:93)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:686)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 15:57:03
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] mismatch on label; expected 'sign_extended_r' (VHDL-1135) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:86)
[EFX-0010 VERI-ERROR] mismatch on label; expected 'sign_extended_j' (VHDL-1135) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:93)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:686)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 15:57:48
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:116)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:117)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:118)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:122)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:122)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:185)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:189)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:201)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:220)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:230)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:245)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:252)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:278)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'PROG_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 26 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1297 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 96 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3314, ed: 12124, lv: 7, pw: 6047.58
[EFX-0000 INFO] ... LUT mapping end (Real time : 25s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1297 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 6 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	178
[EFX-0000 INFO] EFX_LUT4        : 	3336
[EFX-0000 INFO] EFX_FF          : 	1496
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 16:03:01
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:116)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:117)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:118)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:122)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:122)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:185)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:189)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:201)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:220)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:230)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:245)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:252)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:278)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:122)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'PROG_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 26 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1297 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 97 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3380, ed: 12350, lv: 7, pw: 6151.77
[EFX-0000 INFO] ... LUT mapping end (Real time : 25s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1297 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 10 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	178
[EFX-0000 INFO] EFX_LUT4        : 	3401
[EFX-0000 INFO] EFX_FF          : 	1553
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 16:10:44
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:121)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:122)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:123)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:127)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:127)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:190)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:194)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:206)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:225)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:235)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:239)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:250)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:257)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:283)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'PROG_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 26 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1297 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 97 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3380, ed: 12350, lv: 7, pw: 6151.77
[EFX-0000 INFO] ... LUT mapping end (Real time : 25s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1297 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 10 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	178
[EFX-0000 INFO] EFX_LUT4        : 	3401
[EFX-0000 INFO] EFX_FF          : 	1553
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 16:14:04
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:121)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:122)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:123)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:127)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:127)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:190)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:194)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:206)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:225)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:235)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:239)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:250)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:257)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:283)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:127)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'PROG_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 26 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1292 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 102 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3310, ed: 12103, lv: 7, pw: 5949.78
[EFX-0000 INFO] ... LUT mapping end (Real time : 25s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1292 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 10 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	178
[EFX-0000 INFO] EFX_LUT4        : 	3332
[EFX-0000 INFO] EFX_FF          : 	1557
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 16:20:31
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:121)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:122)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:126)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:126)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:188)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:192)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:204)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:223)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:233)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:237)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:248)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:255)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:280)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'PROG_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 26 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1287 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 98 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3156, ed: 11679, lv: 7, pw: 5847.54
[EFX-0000 INFO] ... LUT mapping end (Real time : 24s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1287 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 7 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	178
[EFX-0000 INFO] EFX_LUT4        : 	3179
[EFX-0000 INFO] EFX_FF          : 	1465
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 16:31:52
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:120)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:121)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:122)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:126)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:126)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:188)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:192)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:204)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:223)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:233)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:237)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:248)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:255)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:280)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:126)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'PROG_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:65)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 26 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1291 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 98 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3271, ed: 11979, lv: 7, pw: 5944.11
[EFX-0000 INFO] ... LUT mapping end (Real time : 24s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1291 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 11 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	210
[EFX-0000 INFO] EFX_LUT4        : 	3297
[EFX-0000 INFO] EFX_FF          : 	1563
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 17:01:55
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] cannot access 'xi' from inside pure function 'sr1'. (VHDL-1415) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:101)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:680)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 17:23:15
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] mismatch on label; expected 'shift_i' (VHDL-1135) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:102)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:659)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 17:23:45
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:124)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:125)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:126)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:130)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:130)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:190)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:194)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:206)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:224)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:238)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:248)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:255)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:279)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:130)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'PROG_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0200 WARNING] Removing redundant signal : RS1[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 26 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1285 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 97 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3624, ed: 13288, lv: 7, pw: 6491.73
[EFX-0000 INFO] ... LUT mapping end (Real time : 27s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1285 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 14 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	210
[EFX-0000 INFO] EFX_LUT4        : 	3665
[EFX-0000 INFO] EFX_FF          : 	1571
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 17:30:14
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] type error near 's2'; expected type 'std_logic_vector' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:537)
[EFX-0010 VERI-ERROR] type error near 's2'; expected type 'std_logic_vector' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:563)
[EFX-0010 VERI-ERROR] type error near 's2'; expected type 'std_logic_vector' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:568)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:664)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 17:31:26
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:129)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:130)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:131)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:135)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:135)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:195)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:199)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:211)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:229)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:239)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:243)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:253)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:260)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:284)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:135)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'PROG_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0200 WARNING] Removing redundant signal : RS1[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 26 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1285 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 97 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3499, ed: 12669, lv: 7, pw: 6302.98
[EFX-0000 INFO] ... LUT mapping end (Real time : 26s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1285 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 15 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	210
[EFX-0000 INFO] EFX_LUT4        : 	3534
[EFX-0000 INFO] EFX_FF          : 	1528
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 17:49:58
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] 'sr1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:332)
[EFX-0010 VERI-ERROR] 'sr1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:333)
[EFX-0010 VERI-ERROR] 'sr1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:334)
[EFX-0010 VERI-ERROR] 'sr1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:335)
[EFX-0010 VERI-ERROR] 'sr1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:336)
[EFX-0010 VERI-ERROR] 'sr1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:337)
[EFX-0010 VERI-ERROR] 'sr1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:338)
[EFX-0010 VERI-ERROR] 'sr1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:339)
[EFX-0010 VERI-ERROR] 'sr1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:340)
[EFX-0010 VERI-ERROR] 'sr1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:341)
[EFX-0010 VERI-ERROR] 'sr1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:342)
[EFX-0010 VERI-ERROR] 'sr1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:343)
[EFX-0010 VERI-ERROR] 'sr1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:344)
[EFX-0010 VERI-ERROR] 'sr1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:345)
[EFX-0010 VERI-ERROR] 'sr1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:346)
[EFX-0010 VERI-ERROR] 'sr1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:347)
[EFX-0010 VERI-ERROR] 'sr1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:348)
[EFX-0010 VERI-ERROR] 'sr1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:349)
[EFX-0010 VERI-ERROR] 'sr1' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:350)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 17:51:45
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] type error near 'x0'; expected type 'signed' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:332)
[EFX-0010 VERI-ERROR] type error near 'x1'; expected type 'signed' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:333)
[EFX-0010 VERI-ERROR] type error near 'x2'; expected type 'signed' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:334)
[EFX-0010 VERI-ERROR] type error near 'x3'; expected type 'signed' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:335)
[EFX-0010 VERI-ERROR] type error near 'x4'; expected type 'signed' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:336)
[EFX-0010 VERI-ERROR] type error near 'x5'; expected type 'signed' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:337)
[EFX-0010 VERI-ERROR] type error near 'x6'; expected type 'signed' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:338)
[EFX-0010 VERI-ERROR] type error near 'x7'; expected type 'signed' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:339)
[EFX-0010 VERI-ERROR] type error near 'x8'; expected type 'signed' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:340)
[EFX-0010 VERI-ERROR] type error near 'x9'; expected type 'signed' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:341)
[EFX-0010 VERI-ERROR] type error near 'x10'; expected type 'signed' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:342)
[EFX-0010 VERI-ERROR] type error near 'x11'; expected type 'signed' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:343)
[EFX-0010 VERI-ERROR] type error near 'x12'; expected type 'signed' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:344)
[EFX-0010 VERI-ERROR] type error near 'x13'; expected type 'signed' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:345)
[EFX-0010 VERI-ERROR] type error near 'x14'; expected type 'signed' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:346)
[EFX-0010 VERI-ERROR] type error near 'x15'; expected type 'signed' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:347)
[EFX-0010 VERI-ERROR] type error near 'x16'; expected type 'signed' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:348)
[EFX-0010 VERI-ERROR] type error near 'x17'; expected type 'signed' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:349)
[EFX-0010 VERI-ERROR] type error near 'x18'; expected type 'signed' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:350)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 29, 2022 17:52:44
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:84)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:85)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:161)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:162)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:163)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:167)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:167)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:227)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:231)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:243)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:261)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:271)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:275)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:285)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:292)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:316)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:364)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:399)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:789)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:167)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'PROG_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:84)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:85)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:99)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:99)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:99)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:99)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:99)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:99)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:99)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:99)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:99)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:99)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:99)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:99)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:99)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:99)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:99)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:99)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:99)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:99)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:99)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:99)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 26 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1284 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 66 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3504, ed: 12800, lv: 7, pw: 6299.21
[EFX-0000 INFO] ... LUT mapping end (Real time : 27s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1284 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 5 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	210
[EFX-0000 INFO] EFX_LUT4        : 	3518
[EFX-0000 INFO] EFX_FF          : 	1407
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 09:34:42
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:129)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:130)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:131)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:135)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:135)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:195)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:199)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:211)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:229)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:239)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:243)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:253)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:260)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:284)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:135)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'PROG_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0200 WARNING] Removing redundant signal : RS1[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : RS1[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 26 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1285 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 97 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3499, ed: 12669, lv: 7, pw: 6302.98
[EFX-0000 INFO] ... LUT mapping end (Real time : 27s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1285 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 15 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	210
[EFX-0000 INFO] EFX_LUT4        : 	3534
[EFX-0000 INFO] EFX_FF          : 	1528
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 09:45:38
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0011 VERI-WARNING] using initial value for 's1' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:60)
[EFX-0011 VERI-WARNING] using initial value for 's2' since it is never assigned (VHDL-1794) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:61)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:129)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:130)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:131)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:135)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:135)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:195)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:199)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:211)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:229)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:239)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:243)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:253)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:260)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:284)
[EFX-0010 VERI-ERROR] net 'RS1[31]' is constantly driven from multiple places (VDB-1000) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:300)
[EFX-0010 VERI-ERROR] found another driver here (VDB-1001) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:328)
[EFX-0021 ERROR] Verific elaboration of module '' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 09:46:19
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:129)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:130)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:131)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:135)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:135)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:195)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:199)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:211)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:229)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:239)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:243)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:253)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:260)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:284)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:135)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'PROG_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 26 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1349 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 101 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3479, ed: 12682, lv: 7, pw: 6288.65
[EFX-0000 INFO] ... LUT mapping end (Real time : 27s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1349 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 11 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	210
[EFX-0000 INFO] EFX_LUT4        : 	3513
[EFX-0000 INFO] EFX_FF          : 	1610
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 10:20:26
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] character ''0'' is not in type 'integer' (VHDL-1040) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:79)
[EFX-0010 VERI-ERROR] mismatch on label; expected 'sum_s1_s2' (VHDL-1135) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:113)
[EFX-0010 VERI-ERROR] type 'signed' does not match with the integer literal (VHDL-1278) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:285)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:673)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 10:21:28
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] mismatch on label; expected 'sum_s1_s2' (VHDL-1135) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:113)
[EFX-0010 VERI-ERROR] type 'signed' does not match with the integer literal (VHDL-1278) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:285)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:673)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 10:21:56
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] type 'signed' does not match with the integer literal (VHDL-1278) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:285)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:673)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 10:22:46
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:135)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:136)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:137)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:141)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:141)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:232)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:236)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:248)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:266)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:276)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:280)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:292)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:299)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:323)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:141)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'PROG_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 27 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1349 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 95 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3580, ed: 12973, lv: 7, pw: 6481.89
[EFX-0000 INFO] ... LUT mapping end (Real time : 27s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1349 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 10 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	210
[EFX-0000 INFO] EFX_LUT4        : 	3599
[EFX-0000 INFO] EFX_FF          : 	1582
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 10:34:20
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:135)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:136)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:137)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:141)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:141)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:232)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:236)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:250)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:268)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:278)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:282)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:294)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:301)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:325)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:141)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'PROG_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 26 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1349 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 96 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3486, ed: 12740, lv: 7, pw: 6318.68
[EFX-0000 INFO] ... LUT mapping end (Real time : 25s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1349 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 5 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	190
[EFX-0000 INFO] EFX_LUT4        : 	3502
[EFX-0000 INFO] EFX_FF          : 	1495
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 10:41:05
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:135)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:136)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:137)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:141)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:141)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:232)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:236)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:250)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:268)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:278)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:282)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:294)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:301)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:327)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:141)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'PROG_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 90 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1349 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 95 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3582, ed: 12995, lv: 7, pw: 6323.03
[EFX-0000 INFO] ... LUT mapping end (Real time : 27s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1349 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 13 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	158
[EFX-0000 INFO] EFX_LUT4        : 	3614
[EFX-0000 INFO] EFX_FF          : 	1591
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 10:45:41
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:135)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:136)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:137)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:141)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:141)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:232)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:236)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:250)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:268)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:278)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:282)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:294)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:301)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:328)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:141)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'PROG_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 88 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1348 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 94 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3525, ed: 12853, lv: 7, pw: 6208.02
[EFX-0000 INFO] ... LUT mapping end (Real time : 27s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1348 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 14 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	158
[EFX-0000 INFO] EFX_LUT4        : 	3556
[EFX-0000 INFO] EFX_FF          : 	1596
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 10:50:43
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:135)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:136)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:137)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:141)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:141)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:233)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:237)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:251)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:269)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:279)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:283)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:295)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:302)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:329)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:141)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'PROG_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 152 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1348 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 92 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3549, ed: 12969, lv: 7, pw: 6226.74
[EFX-0000 INFO] ... LUT mapping end (Real time : 26s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1348 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 12 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	126
[EFX-0000 INFO] EFX_LUT4        : 	3590
[EFX-0000 INFO] EFX_FF          : 	1641
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 10:56:52
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:135)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:136)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:137)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:141)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:141)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:233)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:237)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:251)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:269)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:279)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:283)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:295)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:302)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:329)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:141)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'PROG_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 90 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1349 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 94 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3548, ed: 12923, lv: 7, pw: 6245.38
[EFX-0000 INFO] ... LUT mapping end (Real time : 26s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1349 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 12 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	126
[EFX-0000 INFO] EFX_LUT4        : 	3572
[EFX-0000 INFO] EFX_FF          : 	1621
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 11:07:02
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:135)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:136)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:137)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:141)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:141)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:231)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:235)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:255)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:265)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:269)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:298)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:141)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'PROG_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:53)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:67)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 90 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1349 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 93 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3552, ed: 12919, lv: 7, pw: 6277.76
[EFX-0000 INFO] ... LUT mapping end (Real time : 26s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1349 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 11 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	126
[EFX-0000 INFO] EFX_LUT4        : 	3597
[EFX-0000 INFO] EFX_FF          : 	1629
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 11:11:02
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:51)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:134)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:135)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:136)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:140)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:140)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:230)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:254)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:264)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:268)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:297)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:140)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'PROG_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:51)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 90 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1349 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 94 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3664, ed: 13079, lv: 7, pw: 6364.38
[EFX-0000 INFO] ... LUT mapping end (Real time : 26s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1349 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 9 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	126
[EFX-0000 INFO] EFX_LUT4        : 	3686
[EFX-0000 INFO] EFX_FF          : 	1605
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 11:20:01
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] mismatch on label; expected 'sub_s1_s2' (VHDL-1135) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:117)
[EFX-0010 VERI-ERROR] 'i_sum' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:517)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:654)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 11:20:51
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] 'i_sum' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:517)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:654)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 11:21:24
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:51)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:139)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:140)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:141)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:145)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:145)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:235)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:239)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:259)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:269)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:273)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:302)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:145)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'PROG_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:51)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 26 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1349 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 94 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3631, ed: 13150, lv: 7, pw: 6294.31
[EFX-0000 INFO] ... LUT mapping end (Real time : 26s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1349 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 16 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	126
[EFX-0000 INFO] EFX_LUT4        : 	3676
[EFX-0000 INFO] EFX_FF          : 	1691
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 11:26:07
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:51)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:139)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:140)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:141)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:145)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:145)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:236)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:240)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:260)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:270)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:274)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:303)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:145)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'PROG_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:51)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 26 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1351 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 95 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3639, ed: 13145, lv: 8, pw: 6486.71
[EFX-0000 INFO] ... LUT mapping end (Real time : 28s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1351 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 11 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	126
[EFX-0000 INFO] EFX_LUT4        : 	3669
[EFX-0000 INFO] EFX_FF          : 	1682
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 11:39:23
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] type error near 'stage_2_reg(24 downto 20)'; expected type 'unresolved_unsigned' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:208)
[EFX-0010 VERI-ERROR] formal 'arg' has no actual or default value (VHDL-1081) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:208)
[EFX-0012 VERI-INFO] 'arg' is declared here (VHDL-1259) (../vhdl_packages/vhdl_2008/src/numeric_std.vhdl:1125)
[EFX-0012 VERI-INFO] 'arg' is declared here (VHDL-1259) (../vhdl_packages/vhdl_2008/src/numeric_std.vhdl:1125)
[EFX-0010 VERI-ERROR] indexed name prefix type 'integer' is not an array type (VHDL-1122) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:208)
[EFX-0010 VERI-ERROR] 'sr2' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:209)
[EFX-0010 VERI-ERROR] 'shift_steps' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:235)
[EFX-0010 VERI-ERROR] 'shift_steps' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:511)
[EFX-0010 VERI-ERROR] 'shift_steps' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:516)
[EFX-0010 VERI-ERROR] 0 definitions of operator "sra" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:516)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:658)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 11:40:00
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] 'sr2' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:209)
[EFX-0010 VERI-ERROR] 'shift_steps' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:235)
[EFX-0010 VERI-ERROR] 'shift_steps' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:511)
[EFX-0010 VERI-ERROR] 'shift_steps' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:516)
[EFX-0010 VERI-ERROR] 0 definitions of operator "sra" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:516)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:658)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 11:40:30
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] 'shift_steps' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:235)
[EFX-0010 VERI-ERROR] 'shift_steps' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:511)
[EFX-0010 VERI-ERROR] 'shift_steps' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:516)
[EFX-0010 VERI-ERROR] 0 definitions of operator "sra" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:516)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:658)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 11:52:54
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] syntax error near ',' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:109)
[EFX-0010 VERI-ERROR] syntax error near ';' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:111)
[EFX-0010 VERI-ERROR] 'shift_left_s1_s2' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:112)
[EFX-0010 VERI-ERROR] cannot assign signal 'mem_oe' from within a subprogram (VHDL-1538) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:121)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 11:56:02
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] 'shift_r' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:550)
[EFX-0010 VERI-ERROR] 'shift_r' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:555)
[EFX-0010 VERI-ERROR] 0 definitions of operator "sra" match here (VHDL-1052) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:555)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:651)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 12:00:46
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] mismatch on label; expected 'shift_right_s1_s2' (VHDL-1135) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:117)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:656)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 12:01:21
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:51)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:139)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:140)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:141)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:145)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:145)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:236)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:240)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:261)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:271)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:275)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:304)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:145)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'PROG_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:51)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 36 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1351 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 94 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3288, ed: 11990, lv: 7, pw: 5858.81
[EFX-0000 INFO] ... LUT mapping end (Real time : 25s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1351 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 9 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	126
[EFX-0000 INFO] EFX_LUT4        : 	3307
[EFX-0000 INFO] EFX_FF          : 	1583
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 12:07:11
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:51)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:139)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:140)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:141)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:145)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:145)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:237)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:241)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:261)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:271)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:275)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:304)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:145)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'PROG_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:51)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:66)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 26 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1351 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 94 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3237, ed: 11932, lv: 7, pw: 5757.01
[EFX-0000 INFO] ... LUT mapping end (Real time : 24s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1351 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 12 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	126
[EFX-0000 INFO] EFX_LUT4        : 	3275
[EFX-0000 INFO] EFX_FF          : 	1761
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 12:53:16
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:51)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:135)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:136)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:137)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:141)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:141)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:226)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:230)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:250)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:260)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:264)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:293)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:141)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'PROG_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:51)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 26 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1275 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 95 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3296, ed: 11879, lv: 7, pw: 5713.77
[EFX-0000 INFO] ... LUT mapping end (Real time : 25s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1275 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 7 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	126
[EFX-0000 INFO] EFX_LUT4        : 	3313
[EFX-0000 INFO] EFX_FF          : 	1500
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 12:59:44
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] 'sum_s1_steps' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:513)
[EFX-0010 VERI-ERROR] 'sub_s1_steps' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:518)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:650)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 13:00:17
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:51)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:140)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:141)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:142)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:231)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:235)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:255)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:265)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:269)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:298)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'PROG_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:51)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:52)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:62)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 26 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1275 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 95 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3296, ed: 11879, lv: 7, pw: 5713.77
[EFX-0000 INFO] ... LUT mapping end (Real time : 25s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1275 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 7 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	126
[EFX-0000 INFO] EFX_LUT4        : 	3313
[EFX-0000 INFO] EFX_FF          : 	1500
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 13:57:18
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] mismatch on label; expected 'sum_arg1_arg2' (VHDL-1135) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:93)
[EFX-0010 VERI-ERROR] 'stage_2_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:152)
[EFX-0010 VERI-ERROR] indexed name is not a 'std_logic_vector' (VHDL-1120) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:158)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:660)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 13:57:53
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] 'stage_2_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:152)
[EFX-0010 VERI-ERROR] indexed name is not a 'std_logic_vector' (VHDL-1120) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:158)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:660)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 13:59:13
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] indexed name is not a 'std_logic_vector' (VHDL-1120) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:157)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:659)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 14:00:23
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0010 VERI-ERROR] indexed name is not a 'std_ulogic_vector' (VHDL-1120) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:650)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:659)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 14:01:35
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:48)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:49)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:63)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:135)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:136)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:137)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:141)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:141)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:228)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:232)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:253)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:266)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:270)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:299)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:346)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:48)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i18' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:141)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'PROG_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:48)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:49)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:58)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:58)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:58)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:58)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:58)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:58)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:58)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:58)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:58)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:58)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:58)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:58)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:58)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:58)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:58)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:58)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:58)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:58)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:58)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:58)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0656 WARNING] Optimizing into logic zero initialized read-only memory block 'PROG_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:48)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 162 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 99 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2, ed: 4, lv: 1, pw: 167.60
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 68 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[31] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[30] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[29] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[28] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[27] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[26] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[25] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[24] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[23] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[22] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[21] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[20] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[19] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[18] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[17] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[16] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[15] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[14] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[13] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[12] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[10] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 32 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	31
[EFX-0000 INFO] EFX_LUT4        : 	4
[EFX-0000 INFO] EFX_FF          : 	68
[EFX-0000 INFO] EFX_RAM_5K      : 	16
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 14:11:46
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:48)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:140)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:154)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:226)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:227)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:228)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:232)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:232)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:319)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:323)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:344)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:357)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:361)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:390)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:437)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:48)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i18' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:232)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:140)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1212 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 38 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2387, ed: 7948, lv: 5, pw: 4006.07
[EFX-0000 INFO] ... LUT mapping end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1212 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 6 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[31] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[30] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[29] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[28] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[27] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[26] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[25] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[24] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[23] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[22] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[21] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[20] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[19] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[18] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[17] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[16] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[15] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[14] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[13] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[12] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[10] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 32 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	96
[EFX-0000 INFO] EFX_LUT4        : 	2194
[EFX-0000 INFO] EFX_FF          : 	1472
[EFX-0000 INFO] EFX_RAM_5K      : 	14
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 14:26:42
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:38)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:48)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:140)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:155)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:227)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:228)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:229)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:233)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:233)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:321)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:325)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:346)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:359)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:363)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:392)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:439)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:48)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MEM_RW' wire 'MEM_RW' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i18' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:233)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MEM_RW'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:33)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:140)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:150)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:150)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:150)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:150)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:150)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:150)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:150)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:150)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:150)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:150)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:150)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:150)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:150)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:150)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:150)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:150)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:150)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:150)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:150)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:150)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1207 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 38 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2314, ed: 7771, lv: 5, pw: 3851.97
[EFX-0000 INFO] ... LUT mapping end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1207 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 4 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[31] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[30] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[29] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[28] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[27] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[26] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[25] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[24] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[23] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[22] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[21] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[20] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[19] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[18] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[17] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[16] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[15] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[14] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[13] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[12] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[11] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[10] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[9] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[8] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[7] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[6] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[5] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[4] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[3] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[2] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[1] is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port MEM_DATA[0] is unconnected and will be removed 
[EFX-0012 VERI-INFO] Found 32 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	96
[EFX-0000 INFO] EFX_LUT4        : 	2217
[EFX-0000 INFO] EFX_FF          : 	1499
[EFX-0000 INFO] EFX_RAM_5K      : 	14
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 14:47:34
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0010 VERI-ERROR] 'mem_oe' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:210)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:462)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 14:48:04
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:44)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:136)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:151)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:218)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:219)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:220)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:224)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:224)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:312)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:316)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:337)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:350)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:354)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:383)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:426)
[EFX-0011 VERI-WARNING] latch inferred for net 'PC_WRITE' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:433)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:44)
[EFX-0010 VERI-ERROR] net 'PC_WRITE' is constantly driven from multiple places (VDB-1000) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:396)
[EFX-0010 VERI-ERROR] found another driver here (VDB-1001) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:433)
[EFX-0021 ERROR] Verific elaboration of module '' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 14:49:18
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:44)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:136)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:151)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:218)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:219)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:220)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:224)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:224)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:313)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:317)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:338)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:351)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:355)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:384)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:426)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:44)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:224)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:136)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1175 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 38 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2381, ed: 7922, lv: 5, pw: 3946.26
[EFX-0000 INFO] ... LUT mapping end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1175 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 4 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	96
[EFX-0000 INFO] EFX_LUT4        : 	2191
[EFX-0000 INFO] EFX_FF          : 	1424
[EFX-0000 INFO] EFX_RAM_5K      : 	14
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 15:13:14
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0010 VERI-ERROR] indexed name is not a 'unresolved_signed' (VHDL-1120) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:430)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:462)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 15:15:06
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0010 VERI-ERROR] indexed name is not a 'unresolved_signed' (VHDL-1120) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:420)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:452)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 15:17:09
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:44)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:136)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:151)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:210)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:211)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:212)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:216)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:216)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:307)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:311)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:332)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:345)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:349)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:378)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:421)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:44)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:216)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:136)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0655 WARNING] Mapping into logic memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:136)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 4s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 1s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 33207 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 38 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 130s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 53274, ed: 196032, lv: 8, pw: 77254.26
[EFX-0000 INFO] ... LUT mapping end (Real time : 257s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 33207 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 2s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	96
[EFX-0000 INFO] EFX_LUT4        : 	53253
[EFX-0000 INFO] EFX_FF          : 	33206
[EFX-0000 INFO] EFX_RAM_5K      : 	7
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 15:26:20
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0010 VERI-ERROR] indexed name is not a 'unresolved_signed' (VHDL-1120) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:430)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:462)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 15:27:07
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:44)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:136)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:151)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:220)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:221)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:222)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:226)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:226)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:317)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:321)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:342)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:355)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:359)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:388)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:431)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:44)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:226)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:136)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0655 WARNING] Mapping into logic memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:136)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 4s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 33207 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 38 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 123s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 41861, ed: 151856, lv: 8, pw: 63677.89
[EFX-0000 INFO] ... LUT mapping end (Real time : 194s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 33207 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 2s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	96
[EFX-0000 INFO] EFX_LUT4        : 	41864
[EFX-0000 INFO] EFX_FF          : 	33206
[EFX-0000 INFO] EFX_RAM_5K      : 	7
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 15:42:20
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0010 VERI-ERROR] indexed name is not a 'unresolved_signed' (VHDL-1120) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:457)
[EFX-0010 VERI-ERROR] indexed name is not a 'unresolved_signed' (VHDL-1120) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:458)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:470)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 15:43:21
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:44)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:136)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:151)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:222)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:223)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:224)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:228)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:228)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:320)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:324)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:345)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:358)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:362)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:391)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:434)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:44)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[31]' wire 'CONTR_OUT[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[30]' wire 'CONTR_OUT[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[29]' wire 'CONTR_OUT[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[28]' wire 'CONTR_OUT[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[27]' wire 'CONTR_OUT[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[26]' wire 'CONTR_OUT[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[25]' wire 'CONTR_OUT[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[24]' wire 'CONTR_OUT[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[23]' wire 'CONTR_OUT[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[22]' wire 'CONTR_OUT[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[21]' wire 'CONTR_OUT[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[20]' wire 'CONTR_OUT[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[19]' wire 'CONTR_OUT[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[18]' wire 'CONTR_OUT[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[17]' wire 'CONTR_OUT[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[16]' wire 'CONTR_OUT[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[15]' wire 'CONTR_OUT[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[14]' wire 'CONTR_OUT[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[13]' wire 'CONTR_OUT[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[12]' wire 'CONTR_OUT[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[11]' wire 'CONTR_OUT[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[10]' wire 'CONTR_OUT[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[9]' wire 'CONTR_OUT[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[8]' wire 'CONTR_OUT[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[7]' wire 'CONTR_OUT[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[6]' wire 'CONTR_OUT[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[5]' wire 'CONTR_OUT[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[4]' wire 'CONTR_OUT[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[3]' wire 'CONTR_OUT[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[2]' wire 'CONTR_OUT[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[1]' wire 'CONTR_OUT[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[0]' wire 'CONTR_OUT[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:228)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:28)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:136)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0655 WARNING] Mapping into logic memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:136)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 4096 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 4s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 17561 loads will be considered for sequential optimization.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 15:46:20
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0010 VERI-ERROR] syntax error near 'of' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:41)
[EFX-0010 VERI-ERROR] 'risc_v_operation' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:43)
[EFX-0010 VERI-ERROR] type of aggregate cannot be determined without context ; 0 visible types match here (VHDL-1275) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:135)
[EFX-0010 VERI-ERROR] 'x_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:137)
[EFX-0010 VERI-ERROR] 'x_reg' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:138)
[EFX-0010 VERI-ERROR] indexed name prefix type 'ram_mem' is not an array type (VHDL-1122) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:244)
[EFX-0010 VERI-ERROR] 'xi' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:282)
[EFX-0010 VERI-ERROR] 'xii' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:283)
[EFX-0010 VERI-ERROR] 'xii' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:284)
[EFX-0010 VERI-ERROR] 'operation' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:285)
[EFX-0010 VERI-ERROR] 'operation' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:310)
[EFX-0010 VERI-ERROR] 'operation' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:317)
[EFX-0010 VERI-ERROR] 'operation' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:319)
[EFX-0010 VERI-ERROR] 'operation' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:344)
[EFX-0010 VERI-ERROR] 'operation' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:348)
[EFX-0010 VERI-ERROR] 'operation' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:355)
[EFX-0010 VERI-ERROR] 'operation' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:357)
[EFX-0010 VERI-ERROR] 'operation' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:428)
[EFX-0010 VERI-ERROR] 'xi' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:454)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 15:46:49
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0010 VERI-ERROR] expression has 1000 elements; expected 512 (VHDL-1077) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:135)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:44)
[EFX-0012 VERI-INFO] netlist 'RISC_V_Core(Behavioral)' remains a black box due to errors in its contents (VHDL-1156) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0021 ERROR] Verific elaboration of module 'RISC_V_Core' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 15:47:53
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:44)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:136)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:151)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:222)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:223)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:224)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:228)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:228)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:320)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:324)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:345)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:358)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:362)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:391)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:434)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:44)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[31]' wire 'CONTR_OUT[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[30]' wire 'CONTR_OUT[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[29]' wire 'CONTR_OUT[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[28]' wire 'CONTR_OUT[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[27]' wire 'CONTR_OUT[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[26]' wire 'CONTR_OUT[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[25]' wire 'CONTR_OUT[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[24]' wire 'CONTR_OUT[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[23]' wire 'CONTR_OUT[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[22]' wire 'CONTR_OUT[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[21]' wire 'CONTR_OUT[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[20]' wire 'CONTR_OUT[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[19]' wire 'CONTR_OUT[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[18]' wire 'CONTR_OUT[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[17]' wire 'CONTR_OUT[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[16]' wire 'CONTR_OUT[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[15]' wire 'CONTR_OUT[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[14]' wire 'CONTR_OUT[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[13]' wire 'CONTR_OUT[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[12]' wire 'CONTR_OUT[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[11]' wire 'CONTR_OUT[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[10]' wire 'CONTR_OUT[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[9]' wire 'CONTR_OUT[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[8]' wire 'CONTR_OUT[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[7]' wire 'CONTR_OUT[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[6]' wire 'CONTR_OUT[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[5]' wire 'CONTR_OUT[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[4]' wire 'CONTR_OUT[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[3]' wire 'CONTR_OUT[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[2]' wire 'CONTR_OUT[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[1]' wire 'CONTR_OUT[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[0]' wire 'CONTR_OUT[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:228)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:28)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:136)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:146)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0655 WARNING] Mapping into logic memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:136)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 4096 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 4s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1689 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 7 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2655, ed: 9467, lv: 5, pw: 4602.38
[EFX-0000 INFO] ... LUT mapping end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1689 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port CLK is unconnected and will be removed 
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets. Legal, but will cause router to crash. 
[EFX-0012 VERI-INFO] Found 2 warnings in the post-synthesis netlist. 
[EFX-0012 VERI-INFO] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 15:54:50
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:44)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:138)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:153)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:224)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:225)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:226)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:230)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:230)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:322)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:326)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:348)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:361)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:365)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:394)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:437)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:44)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[31]' wire 'CONTR_OUT[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[30]' wire 'CONTR_OUT[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[29]' wire 'CONTR_OUT[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[28]' wire 'CONTR_OUT[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[27]' wire 'CONTR_OUT[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[26]' wire 'CONTR_OUT[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[25]' wire 'CONTR_OUT[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[24]' wire 'CONTR_OUT[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[23]' wire 'CONTR_OUT[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[22]' wire 'CONTR_OUT[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[21]' wire 'CONTR_OUT[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[20]' wire 'CONTR_OUT[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[19]' wire 'CONTR_OUT[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[18]' wire 'CONTR_OUT[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[17]' wire 'CONTR_OUT[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[16]' wire 'CONTR_OUT[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[15]' wire 'CONTR_OUT[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[14]' wire 'CONTR_OUT[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[13]' wire 'CONTR_OUT[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[12]' wire 'CONTR_OUT[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[11]' wire 'CONTR_OUT[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[10]' wire 'CONTR_OUT[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[9]' wire 'CONTR_OUT[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[8]' wire 'CONTR_OUT[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[7]' wire 'CONTR_OUT[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[6]' wire 'CONTR_OUT[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[5]' wire 'CONTR_OUT[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[4]' wire 'CONTR_OUT[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[3]' wire 'CONTR_OUT[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[2]' wire 'CONTR_OUT[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[1]' wire 'CONTR_OUT[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[0]' wire 'CONTR_OUT[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:230)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:28)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:138)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0655 WARNING] Mapping into logic memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:138)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 4096 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 4s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 17561 loads will be considered for sequential optimization.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 15:56:24
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:45)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:139)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:154)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:225)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:226)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:227)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:231)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:231)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:323)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:327)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:349)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:362)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:366)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:395)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:438)
[EFX-0010 VERI-ERROR] expression has 5 elements; expected 32 (VHDL-1077) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:465)
[EFX-0012 VERI-INFO] netlist 'RISC_V_Core(Behavioral)' remains a black box due to errors in its contents (VHDL-1156) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0021 ERROR] Verific elaboration of module 'RISC_V_Core' failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 15:57:20
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:45)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:139)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:154)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:225)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:226)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:227)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:231)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:231)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:323)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:327)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:349)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:362)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:366)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:395)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:438)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:45)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[31]' wire 'CONTR_OUT[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[30]' wire 'CONTR_OUT[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[29]' wire 'CONTR_OUT[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[28]' wire 'CONTR_OUT[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[27]' wire 'CONTR_OUT[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[26]' wire 'CONTR_OUT[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[25]' wire 'CONTR_OUT[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[24]' wire 'CONTR_OUT[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[23]' wire 'CONTR_OUT[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[22]' wire 'CONTR_OUT[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[21]' wire 'CONTR_OUT[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[20]' wire 'CONTR_OUT[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[19]' wire 'CONTR_OUT[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[18]' wire 'CONTR_OUT[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[17]' wire 'CONTR_OUT[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[16]' wire 'CONTR_OUT[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[15]' wire 'CONTR_OUT[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[14]' wire 'CONTR_OUT[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[13]' wire 'CONTR_OUT[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[12]' wire 'CONTR_OUT[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[11]' wire 'CONTR_OUT[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[10]' wire 'CONTR_OUT[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[9]' wire 'CONTR_OUT[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[8]' wire 'CONTR_OUT[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[7]' wire 'CONTR_OUT[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[6]' wire 'CONTR_OUT[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[5]' wire 'CONTR_OUT[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[4]' wire 'CONTR_OUT[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[3]' wire 'CONTR_OUT[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[2]' wire 'CONTR_OUT[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[1]' wire 'CONTR_OUT[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[0]' wire 'CONTR_OUT[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:231)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:28)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:139)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0655 WARNING] Mapping into logic memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:139)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 4096 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1689 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 7 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2774, ed: 9666, lv: 5, pw: 4675.98
[EFX-0000 INFO] ... LUT mapping end (Real time : 16s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1689 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port CLK is unconnected and will be removed 
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets. Legal, but will cause router to crash. 
[EFX-0012 VERI-INFO] Found 2 warnings in the post-synthesis netlist. 
[EFX-0012 VERI-INFO] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 15:59:14
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:45)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:139)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:154)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:225)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:226)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:227)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:231)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:231)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:323)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:327)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:349)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:362)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:366)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:395)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:438)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:45)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[31]' wire 'CONTR_OUT[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[30]' wire 'CONTR_OUT[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[29]' wire 'CONTR_OUT[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[28]' wire 'CONTR_OUT[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[27]' wire 'CONTR_OUT[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[26]' wire 'CONTR_OUT[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[25]' wire 'CONTR_OUT[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[24]' wire 'CONTR_OUT[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[23]' wire 'CONTR_OUT[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[22]' wire 'CONTR_OUT[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[21]' wire 'CONTR_OUT[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[20]' wire 'CONTR_OUT[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[19]' wire 'CONTR_OUT[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[18]' wire 'CONTR_OUT[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[17]' wire 'CONTR_OUT[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[16]' wire 'CONTR_OUT[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[15]' wire 'CONTR_OUT[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[14]' wire 'CONTR_OUT[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[13]' wire 'CONTR_OUT[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[12]' wire 'CONTR_OUT[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[11]' wire 'CONTR_OUT[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[10]' wire 'CONTR_OUT[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[9]' wire 'CONTR_OUT[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[8]' wire 'CONTR_OUT[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[7]' wire 'CONTR_OUT[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[6]' wire 'CONTR_OUT[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[5]' wire 'CONTR_OUT[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[4]' wire 'CONTR_OUT[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[3]' wire 'CONTR_OUT[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[2]' wire 'CONTR_OUT[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[1]' wire 'CONTR_OUT[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'CONTR_OUT[0]' wire 'CONTR_OUT[0]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:231)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CONTR_OUT[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:28)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:139)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:149)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1175 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 38 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2222, ed: 8052, lv: 5, pw: 3608.09
[EFX-0000 INFO] ... LUT mapping end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1175 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 6 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/Inout Port RST is unconnected and will be removed 
[EFX-0011 VERI-WARNING] Input/Inout Port CLK is unconnected and will be removed 
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets. Legal, but will cause router to crash. 
[EFX-0012 VERI-INFO] Found 2 warnings in the post-synthesis netlist. 
[EFX-0012 VERI-INFO] Found 1 errors in the post-synthesis netlist. 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 16:02:51
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:44)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:138)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:153)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:224)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:225)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:226)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:230)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:230)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:322)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:326)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:348)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:361)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:365)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:394)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:437)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:44)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:230)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:138)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1175 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 38 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2309, ed: 8178, lv: 6, pw: 3596.30
[EFX-0000 INFO] ... LUT mapping end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1175 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 5 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	96
[EFX-0000 INFO] EFX_LUT4        : 	2359
[EFX-0000 INFO] EFX_FF          : 	1409
[EFX-0000 INFO] EFX_RAM_5K      : 	14
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 16:04:51
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:44)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:138)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:153)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:224)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:225)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:226)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:230)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:230)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:322)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:326)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:348)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:361)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:365)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:394)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:437)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:44)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:230)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:138)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0655 WARNING] Mapping into logic memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:138)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 4096 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 4s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 33977 loads will be considered for sequential optimization.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 16:07:36
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:44)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:138)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:153)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:224)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:225)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:226)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:230)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:230)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:322)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:326)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:348)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:361)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:365)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:394)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:437)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:44)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:230)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:138)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1175 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 38 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2309, ed: 8178, lv: 6, pw: 3596.30
[EFX-0000 INFO] ... LUT mapping end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1175 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 5 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	96
[EFX-0000 INFO] EFX_LUT4        : 	2359
[EFX-0000 INFO] EFX_FF          : 	1409
[EFX-0000 INFO] EFX_RAM_5K      : 	14
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 16:10:56
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:44)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:138)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:153)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:224)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:225)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:226)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:230)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:230)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:324)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:328)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:350)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:363)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:367)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:396)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:439)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:44)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:230)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:138)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1175 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 38 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2317, ed: 8218, lv: 5, pw: 3786.93
[EFX-0000 INFO] ... LUT mapping end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1175 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 6 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	96
[EFX-0000 INFO] EFX_LUT4        : 	2377
[EFX-0000 INFO] EFX_FF          : 	1457
[EFX-0000 INFO] EFX_RAM_5K      : 	14
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 16:13:27
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:44)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:138)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:153)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:224)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:225)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:226)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:230)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:230)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:322)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:326)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:348)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:361)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:365)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:394)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:437)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:44)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:230)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:138)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1175 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 38 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2309, ed: 8178, lv: 6, pw: 3596.30
[EFX-0000 INFO] ... LUT mapping end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1175 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 5 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	96
[EFX-0000 INFO] EFX_LUT4        : 	2359
[EFX-0000 INFO] EFX_FF          : 	1409
[EFX-0000 INFO] EFX_RAM_5K      : 	14
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 16:19:43
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:44)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:138)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:153)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:224)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:225)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:226)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:230)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:230)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:322)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:326)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:348)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:361)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:365)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:394)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:437)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:44)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:230)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:138)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1175 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 38 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2408, ed: 8394, lv: 5, pw: 4022.05
[EFX-0000 INFO] ... LUT mapping end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1175 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 6 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	96
[EFX-0000 INFO] EFX_LUT4        : 	2404
[EFX-0000 INFO] EFX_FF          : 	1463
[EFX-0000 INFO] EFX_RAM_5K      : 	14
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 16:23:32
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:44)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:138)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:153)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:224)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:225)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:226)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:230)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:230)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:322)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:326)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:348)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:361)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:365)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:394)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:437)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:44)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:230)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:138)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1175 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 38 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2408, ed: 8394, lv: 5, pw: 4022.05
[EFX-0000 INFO] ... LUT mapping end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1175 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 6 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	96
[EFX-0000 INFO] EFX_LUT4        : 	2404
[EFX-0000 INFO] EFX_FF          : 	1463
[EFX-0000 INFO] EFX_RAM_5K      : 	14
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 16:25:39
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0010 VERI-ERROR] indexed name is not a 'unresolved_signed' (VHDL-1120) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:458)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:479)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 16:26:07
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:44)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:138)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:153)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:224)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:225)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:226)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:230)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:230)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:322)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:326)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:348)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:361)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:365)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:394)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:437)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:44)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:230)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:138)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0655 WARNING] Mapping into logic memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:138)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1024 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 4s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 18617 loads will be considered for sequential optimization.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 16:26:46
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:44)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:138)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:153)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:224)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:225)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:226)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:230)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:230)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:322)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:326)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:348)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:361)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:365)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:394)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:437)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:44)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:230)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:138)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0655 WARNING] Mapping into logic memory block 'USER_MEM_2'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:138)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 1024 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 2457 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 39 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 8s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3558, ed: 12181, lv: 6, pw: 5886.49
[EFX-0000 INFO] ... LUT mapping end (Real time : 17s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 2457 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	96
[EFX-0000 INFO] EFX_LUT4        : 	3561
[EFX-0000 INFO] EFX_FF          : 	2456
[EFX-0000 INFO] EFX_RAM_5K      : 	14
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 16:30:17
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0010 VERI-ERROR] syntax error near 'X"740A4661"' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:145)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:576)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 16:30:52
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:45)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:239)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:254)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:325)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:326)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:327)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:331)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:331)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:423)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:427)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:449)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:462)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:466)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:495)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:538)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:45)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:331)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:239)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:249)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:249)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:249)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:249)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:249)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:249)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:249)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:249)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:249)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:249)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:249)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:249)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:249)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:249)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:249)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:249)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:249)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:249)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:249)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:249)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1175 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 38 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2248, ed: 8058, lv: 6, pw: 3585.65
[EFX-0000 INFO] ... LUT mapping end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1175 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 4 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	96
[EFX-0000 INFO] EFX_LUT4        : 	2300
[EFX-0000 INFO] EFX_FF          : 	1405
[EFX-0000 INFO] EFX_RAM_5K      : 	32
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 16:37:54
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0010 VERI-ERROR] indexed name is not a 'signed' (VHDL-1120) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:457)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:472)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 16:38:24
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:44)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:138)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:153)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:225)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:226)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:227)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:231)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:231)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:323)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:327)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:349)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:362)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:366)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:395)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:438)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:44)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:231)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:138)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0655 WARNING] Mapping into logic memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:138)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 17591 loads will be considered for sequential optimization.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 16:39:49
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:44)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:138)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:153)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:225)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:226)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:227)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:231)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:231)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:325)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:329)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:351)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:364)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:368)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:397)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:440)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:44)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:231)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:138)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1207 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 38 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2316, ed: 8140, lv: 5, pw: 3952.10
[EFX-0000 INFO] ... LUT mapping end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1207 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 4 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	96
[EFX-0000 INFO] EFX_LUT4        : 	2374
[EFX-0000 INFO] EFX_FF          : 	1485
[EFX-0000 INFO] EFX_RAM_5K      : 	14
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 16:43:56
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0010 VERI-ERROR] syntax error near ';' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:461)
[EFX-0010 VERI-ERROR] indexed name is not a 'unresolved_signed' (VHDL-1120) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:465)
[EFX-0010 VERI-ERROR] syntax error near 'if' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:471)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 16:44:26
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0010 VERI-ERROR] indexed name is not a 'unresolved_signed' (VHDL-1120) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:465)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:477)

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 16:44:56
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:44)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:138)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:153)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:225)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:226)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:227)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:231)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:231)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:325)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:329)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:351)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:364)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:368)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:397)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:440)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:44)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:231)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:138)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0655 WARNING] Mapping into logic memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:138)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2048 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 4s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 18617 loads will be considered for sequential optimization.

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 16:45:46
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:44)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:138)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:153)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:225)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:226)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:227)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:231)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:231)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:325)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:329)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:351)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:364)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:368)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:397)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:440)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:44)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:231)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:138)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2048 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 2233 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 39 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2351, ed: 8193, lv: 5, pw: 4018.03
[EFX-0000 INFO] ... LUT mapping end (Real time : 14s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 2233 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 6 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	96
[EFX-0000 INFO] EFX_LUT4        : 	2377
[EFX-0000 INFO] EFX_FF          : 	2507
[EFX-0000 INFO] EFX_RAM_5K      : 	14
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Nov 30, 2022 16:55:20
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:44)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:138)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:153)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:225)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:226)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:227)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:231)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:231)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:325)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:329)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:351)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:364)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:368)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:397)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:440)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:44)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:231)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:138)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 2048 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 2233 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 39 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 8s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2351, ed: 8193, lv: 5, pw: 4018.03
[EFX-0000 INFO] ... LUT mapping end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 2233 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 6 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	96
[EFX-0000 INFO] EFX_LUT4        : 	2377
[EFX-0000 INFO] EFX_FF          : 	2507
[EFX-0000 INFO] EFX_RAM_5K      : 	14
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 09:24:53
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:44)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:138)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:153)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:225)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:226)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:227)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:231)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:231)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:325)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:329)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:351)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:364)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:368)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:397)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:440)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:44)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:231)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:138)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 4096 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1209 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 7 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2362, ed: 8419, lv: 5, pw: 4038.05
[EFX-0000 INFO] ... LUT mapping end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1209 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 6 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	96
[EFX-0000 INFO] EFX_LUT4        : 	2389
[EFX-0000 INFO] EFX_FF          : 	1490
[EFX-0000 INFO] EFX_RAM_5K      : 	14
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 09:34:24
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:44)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:153)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:225)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:226)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:227)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:231)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:231)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:325)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:329)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:351)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:364)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:368)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:397)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:440)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:44)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:231)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:148)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1207 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 38 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2165, ed: 7832, lv: 6, pw: 3484.83
[EFX-0000 INFO] ... LUT mapping end (Real time : 12s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1207 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	96
[EFX-0000 INFO] EFX_LUT4        : 	2207
[EFX-0000 INFO] EFX_FF          : 	1442
[EFX-0000 INFO] EFX_RAM_5K      : 	6
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 09:41:37
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:45)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:232)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:319)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:320)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:321)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:325)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:325)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:419)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:423)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:445)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:458)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:462)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:491)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:534)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:45)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:325)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:232)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 4096 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1209 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 7 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2293, ed: 8137, lv: 5, pw: 3898.99
[EFX-0000 INFO] ... LUT mapping end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1209 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 4 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	96
[EFX-0000 INFO] EFX_LUT4        : 	2335
[EFX-0000 INFO] EFX_FF          : 	1476
[EFX-0000 INFO] EFX_RAM_5K      : 	22
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 09:45:51
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:45)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:232)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:319)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:320)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:321)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:325)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:325)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:419)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:423)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:445)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:458)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:462)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:491)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:534)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:45)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:325)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:232)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 4096 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1209 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 7 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2293, ed: 8137, lv: 5, pw: 3898.99
[EFX-0000 INFO] ... LUT mapping end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1209 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 4 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	96
[EFX-0000 INFO] EFX_LUT4        : 	2335
[EFX-0000 INFO] EFX_FF          : 	1476
[EFX-0000 INFO] EFX_RAM_5K      : 	22
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 09:57:03
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:45)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:232)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:295)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:296)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:297)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:301)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:301)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:395)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:399)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:421)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:434)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:438)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:467)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:513)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:45)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:301)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:232)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 4096 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1209 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 7 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2437, ed: 8675, lv: 6, pw: 3882.01
[EFX-0000 INFO] ... LUT mapping end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1209 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 5 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	96
[EFX-0000 INFO] EFX_LUT4        : 	2499
[EFX-0000 INFO] EFX_FF          : 	1492
[EFX-0000 INFO] EFX_RAM_5K      : 	22
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 10:02:14
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0010 VERI-ERROR] 'o_add' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:384)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:560)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 10:12:30
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:45)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:232)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:295)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:296)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:297)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:301)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:301)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:397)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:403)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:425)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:439)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:445)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:471)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:517)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:45)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:301)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:232)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 4096 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1209 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 7 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2374, ed: 8557, lv: 6, pw: 3801.51
[EFX-0000 INFO] ... LUT mapping end (Real time : 14s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1209 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 6 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	96
[EFX-0000 INFO] EFX_LUT4        : 	2440
[EFX-0000 INFO] EFX_FF          : 	1489
[EFX-0000 INFO] EFX_RAM_5K      : 	22
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 10:22:19
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:45)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:232)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:295)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:296)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:297)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:301)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:301)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:397)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:403)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:425)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:439)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:445)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:471)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:517)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:45)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:301)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:232)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 4096 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1209 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 7 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2413, ed: 8741, lv: 6, pw: 4209.85
[EFX-0000 INFO] ... LUT mapping end (Real time : 13s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1209 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 6 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	96
[EFX-0000 INFO] EFX_LUT4        : 	2466
[EFX-0000 INFO] EFX_FF          : 	1501
[EFX-0000 INFO] EFX_RAM_5K      : 	22
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 10:27:58
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0010 VERI-ERROR] syntax error near '<=' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:518)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:560)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 10:28:23
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:45)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:232)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:295)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:296)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:297)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:301)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:301)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:398)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:404)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:426)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:440)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:446)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:472)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:519)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:45)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:301)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:232)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0655 WARNING] Mapping into logic memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:232)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 4s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 1s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 33976 loads will be considered for sequential optimization.

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 10:29:43
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:45)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:232)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:295)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:296)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:297)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:301)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:301)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:398)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:404)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:426)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:440)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:446)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:472)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:519)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:45)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:301)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:232)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1208 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 6 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2561, ed: 8783, lv: 6, pw: 4204.90
[EFX-0000 INFO] ... LUT mapping end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1208 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 8 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	96
[EFX-0000 INFO] EFX_LUT4        : 	2540
[EFX-0000 INFO] EFX_FF          : 	1571
[EFX-0000 INFO] EFX_RAM_5K      : 	13
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 10:31:04
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:45)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:232)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:295)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:296)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:297)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:301)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:301)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:398)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:404)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:426)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:440)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:446)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:472)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:519)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:45)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:301)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:232)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 4096 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1210 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 6 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2506, ed: 9008, lv: 6, pw: 4277.24
[EFX-0000 INFO] ... LUT mapping end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1210 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 5 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	96
[EFX-0000 INFO] EFX_LUT4        : 	2568
[EFX-0000 INFO] EFX_FF          : 	1538
[EFX-0000 INFO] EFX_RAM_5K      : 	22
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 10:35:06
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0010 VERI-ERROR] 'load_op_2' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:503)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:556)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 10:35:37
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:45)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:232)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:294)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:295)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:296)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:300)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:300)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:395)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:401)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:423)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:437)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:443)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:469)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:516)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:45)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:300)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:232)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 4128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1210 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 6 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2437, ed: 8870, lv: 6, pw: 4220.82
[EFX-0000 INFO] ... LUT mapping end (Real time : 14s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1210 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 6 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	96
[EFX-0000 INFO] EFX_LUT4        : 	2491
[EFX-0000 INFO] EFX_FF          : 	1539
[EFX-0000 INFO] EFX_RAM_5K      : 	22
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 11:16:59
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:47)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:251)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:318)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:319)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:320)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:324)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:324)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:424)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:430)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:452)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:466)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:472)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:498)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:546)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:585)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:47)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:324)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 6694 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1984 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 3944 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3826, ed: 13881, lv: 5, pw: 6604.06
[EFX-0000 INFO] ... LUT mapping end (Real time : 17s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1216 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	96
[EFX-0000 INFO] EFX_LUT4        : 	3827
[EFX-0000 INFO] EFX_FF          : 	1297
[EFX-0000 INFO] EFX_RAM_5K      : 	22
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 11:20:14
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:47)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:251)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:318)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:319)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:320)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:324)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:324)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:424)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:430)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:452)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:466)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:472)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:498)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:548)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:587)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:47)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:324)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 6694 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1984 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 3944 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3814, ed: 13236, lv: 6, pw: 6398.62
[EFX-0000 INFO] ... LUT mapping end (Real time : 19s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1216 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	96
[EFX-0000 INFO] EFX_LUT4        : 	3730
[EFX-0000 INFO] EFX_FF          : 	1488
[EFX-0000 INFO] EFX_RAM_5K      : 	22
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 11:23:44
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:47)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:251)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:318)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:319)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:320)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:324)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:324)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:424)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:430)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:452)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:466)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:472)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:498)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:546)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:47)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:324)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 5670 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1984 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 5480 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5797, ed: 21209, lv: 6, pw: 9541.86
[EFX-0000 INFO] ... LUT mapping end (Real time : 30s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1216 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 9 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	96
[EFX-0000 INFO] EFX_LUT4        : 	5722
[EFX-0000 INFO] EFX_FF          : 	2620
[EFX-0000 INFO] EFX_RAM_5K      : 	22
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 11:28:34
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:47)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:251)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:318)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:319)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:320)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:324)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:324)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:424)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:430)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:452)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:466)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:472)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:498)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:547)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:586)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:47)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:324)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 6662 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1984 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 3943 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3768, ed: 13088, lv: 6, pw: 6226.29
[EFX-0000 INFO] ... LUT mapping end (Real time : 18s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1216 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 9 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	96
[EFX-0000 INFO] EFX_LUT4        : 	3879
[EFX-0000 INFO] EFX_FF          : 	1601
[EFX-0000 INFO] EFX_RAM_5K      : 	22
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 11:30:50
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:47)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:251)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:318)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:319)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:320)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:324)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:324)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:424)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:430)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:452)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:466)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:472)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:498)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:547)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:586)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:47)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:324)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 6694 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1984 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 3944 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3814, ed: 13236, lv: 6, pw: 6398.62
[EFX-0000 INFO] ... LUT mapping end (Real time : 19s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1216 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	96
[EFX-0000 INFO] EFX_LUT4        : 	3730
[EFX-0000 INFO] EFX_FF          : 	1488
[EFX-0000 INFO] EFX_RAM_5K      : 	22
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 11:50:16
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0010 VERI-ERROR] type conversion of 'signed' expects one single argument (VHDL-1154) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:309)
[EFX-0010 VERI-ERROR] type 'signed' does not match with the integer literal (VHDL-1278) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:311)
[EFX-0010 VERI-ERROR] syntax error near 'function' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:312)
[EFX-0010 VERI-ERROR] type error near 'zero_extended_16'; expected type ' void' (VHDL-1272) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:312)
[EFX-0010 VERI-ERROR] formal 'a' has no actual or default value (VHDL-1081) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:312)
[EFX-0012 VERI-INFO] 'a' is declared here (VHDL-1259) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:301)
[EFX-0010 VERI-ERROR] syntax error near 'begin' (VHDL-1261) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:318)
[EFX-0010 VERI-ERROR] cannot access 'sys_res' from inside pure function 'slt'. (VHDL-1415) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:320)
[EFX-0010 VERI-ERROR] cannot assign signal 'sys_res' from within a subprogram (VHDL-1538) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:320)
[EFX-0010 VERI-ERROR] cannot access 'sinc_t1' from inside pure function 'slt'. (VHDL-1415) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:321)
[EFX-0010 VERI-ERROR] cannot assign signal 'sinc_t1' from within a subprogram (VHDL-1538) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:321)
[EFX-0010 VERI-ERROR] cannot access 'sinc_t2' from inside pure function 'slt'. (VHDL-1415) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:322)
[EFX-0010 VERI-ERROR] cannot assign signal 'sinc_t2' from within a subprogram (VHDL-1538) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:322)
[EFX-0010 VERI-ERROR] cannot access 'sinc_t3' from inside pure function 'slt'. (VHDL-1415) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:323)
[EFX-0010 VERI-ERROR] cannot assign signal 'sinc_t3' from within a subprogram (VHDL-1538) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:323)
[EFX-0010 VERI-ERROR] cannot access 'sinc_t1' from inside pure function 'slt'. (VHDL-1415) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:325)
[EFX-0010 VERI-ERROR] cannot assign signal 'sinc_t1' from within a subprogram (VHDL-1538) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:325)
[EFX-0010 VERI-ERROR] cannot access 'sinc_t2' from inside pure function 'slt'. (VHDL-1415) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:326)
[EFX-0010 VERI-ERROR] cannot assign signal 'sinc_t2' from within a subprogram (VHDL-1538) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:326)
[EFX-0010 VERI-ERROR] cannot access 'sinc_t3' from inside pure function 'slt'. (VHDL-1415) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:327)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 11:52:32
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0010 VERI-ERROR] type conversion of 'signed' expects one single argument (VHDL-1154) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:309)
[EFX-0010 VERI-ERROR] type 'signed' does not match with the integer literal (VHDL-1278) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:311)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:611)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 11:53:09
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0010 VERI-ERROR] type 'signed' does not match with the integer literal (VHDL-1278) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:309)
[EFX-0010 VERI-ERROR] type 'signed' does not match with the integer literal (VHDL-1278) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:311)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:611)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 11:54:15
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:47)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:251)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:327)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:328)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:329)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:333)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:333)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:433)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:439)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:461)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:475)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:481)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:507)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:558)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:597)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:47)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:333)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 6662 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1984 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 3972 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3675, ed: 13715, lv: 6, pw: 6698.83
[EFX-0000 INFO] ... LUT mapping end (Real time : 18s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1216 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 5 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	126
[EFX-0000 INFO] EFX_LUT4        : 	3679
[EFX-0000 INFO] EFX_FF          : 	1315
[EFX-0000 INFO] EFX_RAM_5K      : 	22
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 11:56:56
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:47)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:251)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:336)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:337)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:338)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:342)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:342)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:442)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:448)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:470)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:484)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:490)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:516)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:567)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:606)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:47)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:342)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 6662 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1984 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 3972 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3780, ed: 13926, lv: 6, pw: 6756.25
[EFX-0000 INFO] ... LUT mapping end (Real time : 18s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1216 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 5 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	126
[EFX-0000 INFO] EFX_LUT4        : 	3792
[EFX-0000 INFO] EFX_FF          : 	1325
[EFX-0000 INFO] EFX_RAM_5K      : 	22
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 12:00:17
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:47)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:251)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:336)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:337)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:338)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:342)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:342)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:444)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:450)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:471)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:487)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:493)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:519)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:570)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:609)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:47)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:342)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 6662 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1984 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 3972 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3675, ed: 13757, lv: 6, pw: 6673.56
[EFX-0000 INFO] ... LUT mapping end (Real time : 18s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1216 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 5 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	126
[EFX-0000 INFO] EFX_LUT4        : 	3688
[EFX-0000 INFO] EFX_FF          : 	1328
[EFX-0000 INFO] EFX_RAM_5K      : 	22
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 12:37:11
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:47)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:251)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:336)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:337)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:338)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:342)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:342)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:445)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:451)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:472)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:488)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:494)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:520)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:571)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:610)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:47)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:342)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 6656 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1984 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 3972 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3778, ed: 14057, lv: 6, pw: 6832.74
[EFX-0000 INFO] ... LUT mapping end (Real time : 18s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1216 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 3 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	126
[EFX-0000 INFO] EFX_LUT4        : 	3743
[EFX-0000 INFO] EFX_FF          : 	1300
[EFX-0000 INFO] EFX_RAM_5K      : 	22
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 13:12:52
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:47)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:251)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:336)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:337)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:338)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:342)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:342)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:444)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:450)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:471)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:487)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:493)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:519)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:609)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:47)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:342)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0655 WARNING] Mapping into logic memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 6662 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 6s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 34783 loads will be considered for sequential optimization.

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 13:16:12
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:47)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:251)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:336)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:337)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:338)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:342)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:342)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:444)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:450)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:471)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:487)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:493)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:519)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:609)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:47)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:342)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0655 WARNING] Mapping into logic memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 6662 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 6s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 34783 loads will be considered for sequential optimization.

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 13:18:02
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:45)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:232)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:294)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:295)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:296)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:300)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:300)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:395)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:401)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:423)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:437)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:443)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:469)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:515)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:45)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:300)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:232)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:242)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 4128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1210 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 6 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 5s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2437, ed: 8870, lv: 6, pw: 4220.82
[EFX-0000 INFO] ... LUT mapping end (Real time : 15s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1210 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 6 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	96
[EFX-0000 INFO] EFX_LUT4        : 	2491
[EFX-0000 INFO] EFX_FF          : 	1539
[EFX-0000 INFO] EFX_RAM_5K      : 	22
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 13:23:44
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0010 VERI-ERROR] 'data_format_2' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:557)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:595)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 13:25:26
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:47)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0011 VERI-WARNING] using initial value l_32 for 'data_format' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:237)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:251)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:336)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:337)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:338)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:342)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:342)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:437)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:443)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:465)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:479)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:485)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:511)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:47)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i18' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:342)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0655 WARNING] Mapping into logic memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 4096 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 5s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 1s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 34009 loads will be considered for sequential optimization.

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 13:26:29
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:47)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0011 VERI-WARNING] using initial value l_32 for 'data_format' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:237)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:251)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:336)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:337)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:338)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:342)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:342)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:437)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:443)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:465)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:479)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:485)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:511)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:47)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i18' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:342)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 4128 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1209 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 36 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 13:28:16
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:47)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:251)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:336)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:337)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:338)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:342)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:342)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:444)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:450)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:471)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:487)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:493)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:519)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:608)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:47)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:342)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 6694 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1983 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 3973 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3853, ed: 14246, lv: 7, pw: 6999.12
[EFX-0000 INFO] ... LUT mapping end (Real time : 20s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1215 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 9 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	126
[EFX-0000 INFO] EFX_LUT4        : 	3889
[EFX-0000 INFO] EFX_FF          : 	1473
[EFX-0000 INFO] EFX_RAM_5K      : 	22
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 13:36:35
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:47)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:251)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:336)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:337)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:338)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:342)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:342)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:442)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:448)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:469)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:485)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:491)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:517)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:569)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:608)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:47)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:342)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 6694 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1983 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 3977 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4007, ed: 14847, lv: 6, pw: 7126.23
[EFX-0000 INFO] ... LUT mapping end (Real time : 20s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1215 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 7 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	126
[EFX-0000 INFO] EFX_LUT4        : 	4064
[EFX-0000 INFO] EFX_FF          : 	1409
[EFX-0000 INFO] EFX_RAM_5K      : 	22
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 13:42:48
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0010 VERI-ERROR] 'mem_store' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:555)
[EFX-0010 VERI-ERROR] 'mem_store' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:571)
[EFX-0010 VERI-ERROR] 'mem_store' is not declared (VHDL-1241) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:590)
[EFX-0010 VERI-ERROR] unit 'behavioral' is ignored due to previous errors (VHDL-1284) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:625)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 13:43:20
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:47)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:251)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:336)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:337)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:338)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:342)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:342)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:442)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:448)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:472)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:488)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:494)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:520)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:572)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:611)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:47)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:342)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:246)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 6698 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 1983 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 3977 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 3969, ed: 14475, lv: 6, pw: 7032.62
[EFX-0000 INFO] ... LUT mapping end (Real time : 20s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1215 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 7 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	125
[EFX-0000 INFO] EFX_LUT4        : 	3965
[EFX-0000 INFO] EFX_FF          : 	1312
[EFX-0000 INFO] EFX_RAM_5K      : 	22
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 14:05:46
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:47)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:252)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:344)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:345)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:346)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:350)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:350)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:450)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:456)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:481)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:497)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:503)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:529)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:583)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:622)
[EFX-0011 VERI-WARNING] actual of size 32 will overflow return type 'natural' in feedthrough function 'to_integer' (VHDL-1851) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:626)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:47)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:350)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0655 WARNING] Mapping into logic memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 6698 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 6s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 1s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 34795 loads will be considered for sequential optimization.

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 14:07:39
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:47)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:252)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:344)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:345)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:346)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:350)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:350)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:450)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:456)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:481)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:497)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:503)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:529)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:583)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:622)
[EFX-0011 VERI-WARNING] actual of size 32 will overflow return type 'natural' in feedthrough function 'to_integer' (VHDL-1851) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:626)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:47)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:350)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0655 WARNING] Mapping into logic memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 6698 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 6s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 1s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 34795 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 3977 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 128s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 1s)
[EFX-0000 INFO] ... LUT mapping begin

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 14:14:05
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:47)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:252)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:346)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:347)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:348)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:352)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:352)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:452)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:458)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:483)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:499)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:505)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:531)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:585)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:624)
[EFX-0011 VERI-WARNING] actual of size 32 will overflow return type 'natural' in feedthrough function 'to_integer' (VHDL-1851) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:628)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:47)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:352)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 6698 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 1s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 2035 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 3976 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4040, ed: 14715, lv: 6, pw: 7224.47
[EFX-0000 INFO] ... LUT mapping end (Real time : 22s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1267 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 10 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	135
[EFX-0000 INFO] EFX_LUT4        : 	4028
[EFX-0000 INFO] EFX_FF          : 	1397
[EFX-0000 INFO] EFX_RAM_5K      : 	22
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 14:28:10
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:47)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:252)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:346)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:347)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:348)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:352)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:352)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:452)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:458)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:483)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:499)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:505)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:531)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:585)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:624)
[EFX-0011 VERI-WARNING] actual of size 32 will overflow return type 'natural' in feedthrough function 'to_integer' (VHDL-1851) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:629)
[EFX-0011 VERI-WARNING] actual of size 32 will overflow return type 'natural' in feedthrough function 'to_integer' (VHDL-1851) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:630)
[EFX-0011 VERI-WARNING] actual of size 32 will overflow return type 'natural' in feedthrough function 'to_integer' (VHDL-1851) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:631)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:47)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:352)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0655 WARNING] Mapping into logic memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 6698 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 8s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 34835 loads will be considered for sequential optimization.

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 14:31:14
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:47)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:252)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:346)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:347)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:348)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:352)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:352)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:452)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:458)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:483)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:499)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:505)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:531)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:590)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:629)
[EFX-0011 VERI-WARNING] actual of size 32 will overflow return type 'natural' in feedthrough function 'to_integer' (VHDL-1851) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:633)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:47)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:352)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 6794 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 2s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 2035 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 3980 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4029, ed: 14780, lv: 6, pw: 7184.55
[EFX-0000 INFO] ... LUT mapping end (Real time : 20s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1267 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 5 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 1s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	136
[EFX-0000 INFO] EFX_LUT4        : 	4026
[EFX-0000 INFO] EFX_FF          : 	1385
[EFX-0000 INFO] EFX_RAM_5K      : 	22
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 01, 2022 14:37:47
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2022.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] analyzing entity 'risc_v_core' (VHDL-1012) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] analyzing architecture 'behavioral' (VHDL-1010) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:34)
[EFX-0012 VERI-INFO] processing 'RISC_V_Core(Behavioral)' (VHDL-1067) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:25)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'PROG_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:47)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'USER_MEM' (VHDL-1754) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0011 VERI-WARNING] using initial value '0' for 'j_pp' since it is never assigned (VHDL-1303) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:252)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:346)
[EFX-0011 VERI-WARNING] 'sinc_t2' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:347)
[EFX-0011 VERI-WARNING] 'sinc_t1' should be on the sensitivity list of the process (VHDL-1251) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:348)
[EFX-0011 VERI-WARNING] incomplete sensitivity list specified; assuming completeness (VHDL-1613) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:352)
[EFX-0011 VERI-WARNING] latch inferred for net 'sys_RES' (VHDL-1840) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:352)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:452)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:458)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:483)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:499)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:505)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:531)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:590)
[EFX-0012 VERI-INFO] 'others' clause is never selected (VHDL-1172) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:629)
[EFX-0011 VERI-WARNING] actual of size 32 will overflow return type 'natural' in feedthrough function 'to_integer' (VHDL-1851) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:633)
[EFX-0011 VERI-WARNING] net 'PROG_MEM' does not have a driver (VDB-1002) (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:47)
[EFX-0008 WARNING] Top module not specified. 'RISC_V_Core' is used as top module for the design.
[EFX-0000 INFO] Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:6)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:19)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:36)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:46)
[EFX-0012 VERI-INFO] compiling module 'EFX_IDDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:55)
[EFX-0012 VERI-INFO] compiling module 'EFX_ODDR' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:69)
[EFX-0012 VERI-INFO] compiling module 'EFX_IOBUF' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:85)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:97)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:105)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:140)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:196)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:249)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:302)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:362)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:434)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:539)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:601)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:693)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:794)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2022.1/sim_models/maplib/efinix_maplib.v:924)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'PORT_A[31]' wire 'PORT_A[31]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[30]' wire 'PORT_A[30]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[29]' wire 'PORT_A[29]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[28]' wire 'PORT_A[28]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[27]' wire 'PORT_A[27]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[26]' wire 'PORT_A[26]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[25]' wire 'PORT_A[25]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[24]' wire 'PORT_A[24]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[23]' wire 'PORT_A[23]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[22]' wire 'PORT_A[22]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[21]' wire 'PORT_A[21]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[20]' wire 'PORT_A[20]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[19]' wire 'PORT_A[19]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[18]' wire 'PORT_A[18]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[17]' wire 'PORT_A[17]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[16]' wire 'PORT_A[16]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[15]' wire 'PORT_A[15]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[14]' wire 'PORT_A[14]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[13]' wire 'PORT_A[13]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[12]' wire 'PORT_A[12]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[11]' wire 'PORT_A[11]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[10]' wire 'PORT_A[10]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[9]' wire 'PORT_A[9]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[8]' wire 'PORT_A[8]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[7]' wire 'PORT_A[7]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[6]' wire 'PORT_A[6]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[5]' wire 'PORT_A[5]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[4]' wire 'PORT_A[4]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[3]' wire 'PORT_A[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[2]' wire 'PORT_A[2]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[1]' wire 'PORT_A[1]' is not driven.
[EFX-0256 WARNING] The primary output port 'PORT_A[0]' wire 'PORT_A[0]' is not driven.
[EFX-0031 INFO] 'i17' instance is encountered with don't-care(1'bx) input, rewiring to GND. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:352)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[31]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[30]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[29]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[28]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[27]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[26]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[25]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[24]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[23]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PORT_A[22]'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:29)
[EFX-0677 INFO] Zero initialization of uninitialized memory block 'USER_MEM'. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:234)
[EFX-0200 WARNING] Removing redundant signal : U_REG[31]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[30]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[29]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[28]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[27]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[26]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[25]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[24]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[23]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[22]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[21]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[20]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[19]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[18]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[17]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[16]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[15]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[14]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[13]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0200 WARNING] Removing redundant signal : U_REG[12]. (C:\Efinity\2022.1\project\New_RiscV\RISC_V_core.vhd:247)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "RISC_V_Core"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 6794 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RISC_V_Core" end (Real time : 3s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network CLK with 2035 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 3980 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... SOP modeling begin
[EFX-0000 INFO] ... SOP modeling end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4029, ed: 14780, lv: 6, pw: 7184.55
[EFX-0000 INFO] ... LUT mapping end (Real time : 20s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network n4 with 1267 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 5 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist unification/params processing end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	136
[EFX-0000 INFO] EFX_LUT4        : 	4026
[EFX-0000 INFO] EFX_FF          : 	1385
[EFX-0000 INFO] EFX_RAM_5K      : 	22
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
