string_module_blk_mem.v,verilog,xil_defaultlib,../../../../spi_register_bank.srcs/sources_1/ip/string_module_blk_mem/sim/string_module_blk_mem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
