Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Mon May 20 13:09:35 2024
| Host         : ERENACAREL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  59          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (41)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (41)
--------------------------------
 There are 41 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.456        0.000                      0                 1154        0.041        0.000                      0                 1154        4.500        0.000                       0                   637  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.456        0.000                      0                 1154        0.041        0.000                      0                 1154        4.500        0.000                       0                   637  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.456ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.456ns  (required time - arrival time)
  Source:                 duty_cycle_ld17_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pwm_ld16/pwm_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.513ns  (logic 3.097ns (47.553%)  route 3.416ns (52.447%))
  Logic Levels:           9  (CARRY4=3 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.615     5.217    clk_IBUF_BUFG
    SLICE_X58Y101        FDRE                                         r  duty_cycle_ld17_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y101        FDRE (Prop_fdre_C_Q)         0.518     5.735 r  duty_cycle_ld17_reg[2]/Q
                         net (fo=30, routed)          0.874     6.610    i_pwm_ld16/Q[2]
    SLICE_X59Y99         LUT5 (Prop_lut5_I1_O)        0.152     6.762 r  i_pwm_ld16/hightime__0_carry__1_i_2/O
                         net (fo=2, routed)           0.280     7.041    i_pwm_ld16/hightime__0_carry__1_i_2_n_0
    SLICE_X59Y99         LUT3 (Prop_lut3_I2_O)        0.332     7.373 f  i_pwm_ld16/hightime__0_carry_i_8/O
                         net (fo=3, routed)           0.655     8.029    i_pwm_ld16/hightime__0_carry_i_8_n_0
    SLICE_X59Y98         LUT5 (Prop_lut5_I0_O)        0.124     8.153 r  i_pwm_ld16/hightime__0_carry__0_i_4__0/O
                         net (fo=2, routed)           0.530     8.683    i_pwm_ld16/hightime__0_carry__0_i_4__0_n_0
    SLICE_X58Y98         LUT6 (Prop_lut6_I0_O)        0.124     8.807 r  i_pwm_ld16/hightime__0_carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     8.807    i_pwm_ld16/hightime__0_carry__0_i_8__0_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.320 r  i_pwm_ld16/hightime__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.320    i_pwm_ld16/hightime__0_carry__0_n_0
    SLICE_X58Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.539 r  i_pwm_ld16/hightime__0_carry__1/O[0]
                         net (fo=2, routed)           0.635    10.174    i_pwm_ld16/hightime[13]
    SLICE_X61Y100        LUT4 (Prop_lut4_I1_O)        0.295    10.469 r  i_pwm_ld16/pwm_o0_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000    10.469    i_pwm_ld16/pwm_o0_carry__0_i_3__0_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    10.960 r  i_pwm_ld16/pwm_o0_carry__0/CO[1]
                         net (fo=1, routed)           0.441    11.401    i_pwm_ld16/pwm_o0_carry__0_n_2
    SLICE_X61Y101        LUT3 (Prop_lut3_I2_O)        0.329    11.730 r  i_pwm_ld16/pwm_o_i_1__0/O
                         net (fo=1, routed)           0.000    11.730    i_pwm_ld16/pwm_o_i_1__0_n_0
    SLICE_X61Y101        FDRE                                         r  i_pwm_ld16/pwm_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.494    14.916    i_pwm_ld16/clk_IBUF_BUFG
    SLICE_X61Y101        FDRE                                         r  i_pwm_ld16/pwm_o_reg/C
                         clock pessimism              0.276    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X61Y101        FDRE (Setup_fdre_C_D)        0.029    15.186    i_pwm_ld16/pwm_o_reg
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                         -11.730    
  -------------------------------------------------------------------
                         slack                                  3.456    

Slack (MET) :             4.282ns  (required time - arrival time)
  Source:                 duty_cycle_ld17_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_pwm_ld17/pwm_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.657ns  (logic 2.858ns (50.517%)  route 2.799ns (49.483%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT4=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.615     5.217    clk_IBUF_BUFG
    SLICE_X58Y101        FDRE                                         r  duty_cycle_ld17_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y101        FDRE (Prop_fdre_C_Q)         0.518     5.735 f  duty_cycle_ld17_reg[2]/Q
                         net (fo=30, routed)          1.120     6.855    i_pwm_ld17/Q[2]
    SLICE_X61Y96         LUT3 (Prop_lut3_I1_O)        0.153     7.008 r  i_pwm_ld17/hightime__0_carry_i_1__0/O
                         net (fo=2, routed)           0.415     7.424    i_pwm_ld17/hightime__0_carry_i_1__0_n_0
    SLICE_X61Y96         LUT4 (Prop_lut4_I0_O)        0.327     7.751 r  i_pwm_ld17/hightime__0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.751    i_pwm_ld17/hightime__0_carry_i_4_n_0
    SLICE_X61Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.152 r  i_pwm_ld17/hightime__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.152    i_pwm_ld17/hightime__0_carry_n_0
    SLICE_X61Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.266 r  i_pwm_ld17/hightime__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.266    i_pwm_ld17/hightime__0_carry__0_n_0
    SLICE_X61Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.488 r  i_pwm_ld17/hightime__0_carry__1/O[0]
                         net (fo=2, routed)           0.813     9.301    i_pwm_ld17/hightime[13]
    SLICE_X62Y97         LUT4 (Prop_lut4_I1_O)        0.299     9.600 r  i_pwm_ld17/pwm_o0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.600    i_pwm_ld17/pwm_o0_carry__0_i_3_n_0
    SLICE_X62Y97         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    10.092 r  i_pwm_ld17/pwm_o0_carry__0/CO[1]
                         net (fo=1, routed)           0.451    10.543    i_pwm_ld17/pwm_o0_carry__0_n_2
    SLICE_X62Y99         LUT3 (Prop_lut3_I2_O)        0.332    10.875 r  i_pwm_ld17/pwm_o_i_1/O
                         net (fo=1, routed)           0.000    10.875    i_pwm_ld17/pwm_o_i_1_n_0
    SLICE_X62Y99         FDRE                                         r  i_pwm_ld17/pwm_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.512    14.935    i_pwm_ld17/clk_IBUF_BUFG
    SLICE_X62Y99         FDRE                                         r  i_pwm_ld17/pwm_o_reg/C
                         clock pessimism              0.180    15.115    
                         clock uncertainty           -0.035    15.079    
    SLICE_X62Y99         FDRE (Setup_fdre_C_D)        0.077    15.156    i_pwm_ld17/pwm_o_reg
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -10.875    
  -------------------------------------------------------------------
                         slack                                  4.282    

Slack (MET) :             4.545ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/x_pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.425ns  (logic 2.590ns (47.741%)  route 2.835ns (52.259%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.618     5.220    Inst_MouseCtl/clk_IBUF_BUFG
    SLICE_X69Y100        FDRE                                         r  Inst_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y100        FDRE (Prop_fdre_C_Q)         0.456     5.676 r  Inst_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.173     6.849    Inst_MouseCtl/x_overflow_reg_n_0
    SLICE_X70Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.973 r  Inst_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.973    Inst_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X70Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.506 r  Inst_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.506    Inst_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X70Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.623 r  Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.623    Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X70Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.862 r  Inst_MouseCtl/gtOp_carry_i_1/O[2]
                         net (fo=2, routed)           0.805     8.668    Inst_MouseCtl/plusOp5[10]
    SLICE_X68Y104        LUT2 (Prop_lut2_I0_O)        0.301     8.969 r  Inst_MouseCtl/gtOp_carry_i_3/O
                         net (fo=1, routed)           0.000     8.969    Inst_MouseCtl/gtOp_carry_i_3_n_0
    SLICE_X68Y104        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.460 r  Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.857    10.316    Inst_MouseCtl/gtOp
    SLICE_X71Y101        LUT5 (Prop_lut5_I3_O)        0.329    10.645 r  Inst_MouseCtl/x_pos[0]_i_1/O
                         net (fo=1, routed)           0.000    10.645    Inst_MouseCtl/x_pos[0]_i_1_n_0
    SLICE_X71Y101        FDRE                                         r  Inst_MouseCtl/x_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.497    14.919    Inst_MouseCtl/clk_IBUF_BUFG
    SLICE_X71Y101        FDRE                                         r  Inst_MouseCtl/x_pos_reg[0]/C
                         clock pessimism              0.276    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X71Y101        FDRE (Setup_fdre_C_D)        0.031    15.191    Inst_MouseCtl/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                         -10.645    
  -------------------------------------------------------------------
                         slack                                  4.545    

Slack (MET) :             4.619ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/x_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.352ns  (logic 2.590ns (48.396%)  route 2.762ns (51.604%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.618     5.220    Inst_MouseCtl/clk_IBUF_BUFG
    SLICE_X69Y100        FDRE                                         r  Inst_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y100        FDRE (Prop_fdre_C_Q)         0.456     5.676 r  Inst_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.173     6.849    Inst_MouseCtl/x_overflow_reg_n_0
    SLICE_X70Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.973 r  Inst_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.973    Inst_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X70Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.506 r  Inst_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.506    Inst_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X70Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.623 r  Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.623    Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X70Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.862 r  Inst_MouseCtl/gtOp_carry_i_1/O[2]
                         net (fo=2, routed)           0.805     8.668    Inst_MouseCtl/plusOp5[10]
    SLICE_X68Y104        LUT2 (Prop_lut2_I0_O)        0.301     8.969 r  Inst_MouseCtl/gtOp_carry_i_3/O
                         net (fo=1, routed)           0.000     8.969    Inst_MouseCtl/gtOp_carry_i_3_n_0
    SLICE_X68Y104        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.460 r  Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.783    10.243    Inst_MouseCtl/gtOp
    SLICE_X71Y101        LUT5 (Prop_lut5_I3_O)        0.329    10.572 r  Inst_MouseCtl/x_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    10.572    Inst_MouseCtl/x_pos[2]_i_1_n_0
    SLICE_X71Y101        FDRE                                         r  Inst_MouseCtl/x_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.497    14.919    Inst_MouseCtl/clk_IBUF_BUFG
    SLICE_X71Y101        FDRE                                         r  Inst_MouseCtl/x_pos_reg[2]/C
                         clock pessimism              0.276    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X71Y101        FDRE (Setup_fdre_C_D)        0.031    15.191    Inst_MouseCtl/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                         -10.572    
  -------------------------------------------------------------------
                         slack                                  4.619    

Slack (MET) :             4.621ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/x_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.348ns  (logic 2.590ns (48.432%)  route 2.758ns (51.568%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.618     5.220    Inst_MouseCtl/clk_IBUF_BUFG
    SLICE_X69Y100        FDRE                                         r  Inst_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y100        FDRE (Prop_fdre_C_Q)         0.456     5.676 r  Inst_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.173     6.849    Inst_MouseCtl/x_overflow_reg_n_0
    SLICE_X70Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.973 r  Inst_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.973    Inst_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X70Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.506 r  Inst_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.506    Inst_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X70Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.623 r  Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.623    Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X70Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.862 r  Inst_MouseCtl/gtOp_carry_i_1/O[2]
                         net (fo=2, routed)           0.805     8.668    Inst_MouseCtl/plusOp5[10]
    SLICE_X68Y104        LUT2 (Prop_lut2_I0_O)        0.301     8.969 r  Inst_MouseCtl/gtOp_carry_i_3/O
                         net (fo=1, routed)           0.000     8.969    Inst_MouseCtl/gtOp_carry_i_3_n_0
    SLICE_X68Y104        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.460 r  Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.779    10.239    Inst_MouseCtl/gtOp
    SLICE_X71Y101        LUT5 (Prop_lut5_I3_O)        0.329    10.568 r  Inst_MouseCtl/x_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    10.568    Inst_MouseCtl/x_pos[1]_i_1_n_0
    SLICE_X71Y101        FDRE                                         r  Inst_MouseCtl/x_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.497    14.919    Inst_MouseCtl/clk_IBUF_BUFG
    SLICE_X71Y101        FDRE                                         r  Inst_MouseCtl/x_pos_reg[1]/C
                         clock pessimism              0.276    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X71Y101        FDRE (Setup_fdre_C_D)        0.029    15.189    Inst_MouseCtl/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                         -10.568    
  -------------------------------------------------------------------
                         slack                                  4.621    

Slack (MET) :             4.786ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/x_pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.182ns  (logic 2.590ns (49.979%)  route 2.592ns (50.021%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.618     5.220    Inst_MouseCtl/clk_IBUF_BUFG
    SLICE_X69Y100        FDRE                                         r  Inst_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y100        FDRE (Prop_fdre_C_Q)         0.456     5.676 r  Inst_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.173     6.849    Inst_MouseCtl/x_overflow_reg_n_0
    SLICE_X70Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.973 r  Inst_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.973    Inst_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X70Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.506 r  Inst_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.506    Inst_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X70Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.623 r  Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.623    Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X70Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.862 r  Inst_MouseCtl/gtOp_carry_i_1/O[2]
                         net (fo=2, routed)           0.805     8.668    Inst_MouseCtl/plusOp5[10]
    SLICE_X68Y104        LUT2 (Prop_lut2_I0_O)        0.301     8.969 r  Inst_MouseCtl/gtOp_carry_i_3/O
                         net (fo=1, routed)           0.000     8.969    Inst_MouseCtl/gtOp_carry_i_3_n_0
    SLICE_X68Y104        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.460 r  Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.614    10.073    Inst_MouseCtl/gtOp
    SLICE_X69Y102        LUT5 (Prop_lut5_I3_O)        0.329    10.402 r  Inst_MouseCtl/x_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    10.402    Inst_MouseCtl/x_pos[3]_i_1_n_0
    SLICE_X69Y102        FDRE                                         r  Inst_MouseCtl/x_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.497    14.919    Inst_MouseCtl/clk_IBUF_BUFG
    SLICE_X69Y102        FDRE                                         r  Inst_MouseCtl/x_pos_reg[3]/C
                         clock pessimism              0.276    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X69Y102        FDRE (Setup_fdre_C_D)        0.029    15.189    Inst_MouseCtl/x_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                         -10.402    
  -------------------------------------------------------------------
                         slack                                  4.786    

Slack (MET) :             4.847ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/x_pos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.121ns  (logic 2.590ns (50.578%)  route 2.531ns (49.422%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.618     5.220    Inst_MouseCtl/clk_IBUF_BUFG
    SLICE_X69Y100        FDRE                                         r  Inst_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y100        FDRE (Prop_fdre_C_Q)         0.456     5.676 r  Inst_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.173     6.849    Inst_MouseCtl/x_overflow_reg_n_0
    SLICE_X70Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.973 r  Inst_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.973    Inst_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X70Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.506 r  Inst_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.506    Inst_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X70Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.623 r  Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.623    Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X70Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.862 r  Inst_MouseCtl/gtOp_carry_i_1/O[2]
                         net (fo=2, routed)           0.805     8.668    Inst_MouseCtl/plusOp5[10]
    SLICE_X68Y104        LUT2 (Prop_lut2_I0_O)        0.301     8.969 r  Inst_MouseCtl/gtOp_carry_i_3/O
                         net (fo=1, routed)           0.000     8.969    Inst_MouseCtl/gtOp_carry_i_3_n_0
    SLICE_X68Y104        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.460 r  Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.553    10.012    Inst_MouseCtl/gtOp
    SLICE_X69Y103        LUT5 (Prop_lut5_I3_O)        0.329    10.341 r  Inst_MouseCtl/x_pos[4]_i_1/O
                         net (fo=1, routed)           0.000    10.341    Inst_MouseCtl/x_pos[4]_i_1_n_0
    SLICE_X69Y103        FDRE                                         r  Inst_MouseCtl/x_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.496    14.918    Inst_MouseCtl/clk_IBUF_BUFG
    SLICE_X69Y103        FDRE                                         r  Inst_MouseCtl/x_pos_reg[4]/C
                         clock pessimism              0.276    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X69Y103        FDRE (Setup_fdre_C_D)        0.029    15.188    Inst_MouseCtl/x_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                         -10.341    
  -------------------------------------------------------------------
                         slack                                  4.847    

Slack (MET) :             4.852ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/x_pos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 2.590ns (50.608%)  route 2.528ns (49.392%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.618     5.220    Inst_MouseCtl/clk_IBUF_BUFG
    SLICE_X69Y100        FDRE                                         r  Inst_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y100        FDRE (Prop_fdre_C_Q)         0.456     5.676 r  Inst_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.173     6.849    Inst_MouseCtl/x_overflow_reg_n_0
    SLICE_X70Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.973 r  Inst_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.973    Inst_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X70Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.506 r  Inst_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.506    Inst_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X70Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.623 r  Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.623    Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X70Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.862 r  Inst_MouseCtl/gtOp_carry_i_1/O[2]
                         net (fo=2, routed)           0.805     8.668    Inst_MouseCtl/plusOp5[10]
    SLICE_X68Y104        LUT2 (Prop_lut2_I0_O)        0.301     8.969 r  Inst_MouseCtl/gtOp_carry_i_3/O
                         net (fo=1, routed)           0.000     8.969    Inst_MouseCtl/gtOp_carry_i_3_n_0
    SLICE_X68Y104        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.460 r  Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.550    10.009    Inst_MouseCtl/gtOp
    SLICE_X69Y103        LUT5 (Prop_lut5_I3_O)        0.329    10.338 r  Inst_MouseCtl/x_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    10.338    Inst_MouseCtl/x_pos[5]_i_1_n_0
    SLICE_X69Y103        FDRE                                         r  Inst_MouseCtl/x_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.496    14.918    Inst_MouseCtl/clk_IBUF_BUFG
    SLICE_X69Y103        FDRE                                         r  Inst_MouseCtl/x_pos_reg[5]/C
                         clock pessimism              0.276    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X69Y103        FDRE (Setup_fdre_C_D)        0.031    15.190    Inst_MouseCtl/x_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                         -10.338    
  -------------------------------------------------------------------
                         slack                                  4.852    

Slack (MET) :             4.872ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/timeout_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.098ns  (logic 1.320ns (25.893%)  route 3.778ns (74.107%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.633     5.236    Inst_MouseCtl/clk_IBUF_BUFG
    SLICE_X68Y96         FDRE                                         r  Inst_MouseCtl/timeout_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y96         FDRE (Prop_fdre_C_Q)         0.419     5.655 r  Inst_MouseCtl/timeout_cnt_reg[23]/Q
                         net (fo=2, routed)           1.124     6.779    Inst_MouseCtl/timeout_cnt_reg_n_0_[23]
    SLICE_X68Y92         LUT4 (Prop_lut4_I1_O)        0.327     7.106 f  Inst_MouseCtl/FSM_onehot_state[36]_i_6/O
                         net (fo=1, routed)           0.650     7.756    Inst_MouseCtl/FSM_onehot_state[36]_i_6_n_0
    SLICE_X68Y93         LUT6 (Prop_lut6_I2_O)        0.326     8.082 r  Inst_MouseCtl/FSM_onehot_state[36]_i_2/O
                         net (fo=27, routed)          1.361     9.443    Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state_reg[35]
    SLICE_X70Y97         LUT6 (Prop_lut6_I1_O)        0.124     9.567 r  Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[0]_i_2/O
                         net (fo=1, routed)           0.643    10.210    Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[0]_i_2_n_0
    SLICE_X71Y97         LUT6 (Prop_lut6_I0_O)        0.124    10.334 r  Inst_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000    10.334    Inst_MouseCtl/Inst_Ps2Interface_n_7
    SLICE_X71Y97         FDRE                                         r  Inst_MouseCtl/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.513    14.936    Inst_MouseCtl/clk_IBUF_BUFG
    SLICE_X71Y97         FDRE                                         r  Inst_MouseCtl/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.276    15.212    
                         clock uncertainty           -0.035    15.176    
    SLICE_X71Y97         FDRE (Setup_fdre_C_D)        0.029    15.205    Inst_MouseCtl/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                         -10.334    
  -------------------------------------------------------------------
                         slack                                  4.872    

Slack (MET) :             4.941ns  (required time - arrival time)
  Source:                 Inst_MouseCtl/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/x_pos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.029ns  (logic 2.590ns (51.503%)  route 2.439ns (48.497%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.618     5.220    Inst_MouseCtl/clk_IBUF_BUFG
    SLICE_X69Y100        FDRE                                         r  Inst_MouseCtl/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y100        FDRE (Prop_fdre_C_Q)         0.456     5.676 r  Inst_MouseCtl/x_overflow_reg/Q
                         net (fo=19, routed)          1.173     6.849    Inst_MouseCtl/x_overflow_reg_n_0
    SLICE_X70Y102        LUT3 (Prop_lut3_I1_O)        0.124     6.973 r  Inst_MouseCtl/x_pos[3]_i_5/O
                         net (fo=1, routed)           0.000     6.973    Inst_MouseCtl/x_pos[3]_i_5_n_0
    SLICE_X70Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.506 r  Inst_MouseCtl/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.506    Inst_MouseCtl/x_pos_reg[3]_i_2_n_0
    SLICE_X70Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.623 r  Inst_MouseCtl/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.623    Inst_MouseCtl/x_pos_reg[7]_i_2_n_0
    SLICE_X70Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.862 r  Inst_MouseCtl/gtOp_carry_i_1/O[2]
                         net (fo=2, routed)           0.805     8.668    Inst_MouseCtl/plusOp5[10]
    SLICE_X68Y104        LUT2 (Prop_lut2_I0_O)        0.301     8.969 r  Inst_MouseCtl/gtOp_carry_i_3/O
                         net (fo=1, routed)           0.000     8.969    Inst_MouseCtl/gtOp_carry_i_3_n_0
    SLICE_X68Y104        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.460 r  Inst_MouseCtl/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.461     9.920    Inst_MouseCtl/gtOp
    SLICE_X69Y103        LUT5 (Prop_lut5_I3_O)        0.329    10.249 r  Inst_MouseCtl/x_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    10.249    Inst_MouseCtl/x_pos[6]_i_1_n_0
    SLICE_X69Y103        FDRE                                         r  Inst_MouseCtl/x_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.496    14.918    Inst_MouseCtl/clk_IBUF_BUFG
    SLICE_X69Y103        FDRE                                         r  Inst_MouseCtl/x_pos_reg[6]/C
                         clock pessimism              0.276    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X69Y103        FDRE (Setup_fdre_C_D)        0.031    15.190    Inst_MouseCtl/x_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                         -10.249    
  -------------------------------------------------------------------
                         slack                                  4.941    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/y_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/ypos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.385%)  route 0.236ns (62.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.569     1.488    Inst_MouseCtl/clk_IBUF_BUFG
    SLICE_X68Y99         FDRE                                         r  Inst_MouseCtl/y_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  Inst_MouseCtl/y_pos_reg[4]/Q
                         net (fo=5, routed)           0.236     1.865    Inst_MouseCtl/y_pos[4]
    SLICE_X64Y101        FDRE                                         r  Inst_MouseCtl/ypos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.835     2.000    Inst_MouseCtl/clk_IBUF_BUFG
    SLICE_X64Y101        FDRE                                         r  Inst_MouseCtl/ypos_reg[4]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X64Y101        FDRE (Hold_fdre_C_D)         0.070     1.824    Inst_MouseCtl/ypos_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/y_pos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/ypos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.736%)  route 0.265ns (65.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.569     1.488    Inst_MouseCtl/clk_IBUF_BUFG
    SLICE_X68Y99         FDRE                                         r  Inst_MouseCtl/y_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  Inst_MouseCtl/y_pos_reg[7]/Q
                         net (fo=5, routed)           0.265     1.894    Inst_MouseCtl/y_pos[7]
    SLICE_X64Y101        FDRE                                         r  Inst_MouseCtl/ypos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.835     2.000    Inst_MouseCtl/clk_IBUF_BUFG
    SLICE_X64Y101        FDRE                                         r  Inst_MouseCtl/ypos_reg[7]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X64Y101        FDRE (Hold_fdre_C_D)         0.071     1.825    Inst_MouseCtl/ypos_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/y_pos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/ypos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.595%)  route 0.279ns (66.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.569     1.488    Inst_MouseCtl/clk_IBUF_BUFG
    SLICE_X68Y99         FDRE                                         r  Inst_MouseCtl/y_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y99         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  Inst_MouseCtl/y_pos_reg[9]/Q
                         net (fo=4, routed)           0.279     1.908    Inst_MouseCtl/y_pos[9]
    SLICE_X63Y103        FDRE                                         r  Inst_MouseCtl/ypos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.832     1.998    Inst_MouseCtl/clk_IBUF_BUFG
    SLICE_X63Y103        FDRE                                         r  Inst_MouseCtl/ypos_reg[9]/C
                         clock pessimism             -0.245     1.752    
    SLICE_X63Y103        FDRE (Hold_fdre_C_D)         0.070     1.822    Inst_MouseCtl/ypos_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/y_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/ypos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.496%)  route 0.280ns (66.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.569     1.488    Inst_MouseCtl/clk_IBUF_BUFG
    SLICE_X67Y97         FDRE                                         r  Inst_MouseCtl/y_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y97         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  Inst_MouseCtl/y_pos_reg[0]/Q
                         net (fo=6, routed)           0.280     1.909    Inst_MouseCtl/y_pos[0]
    SLICE_X64Y101        FDRE                                         r  Inst_MouseCtl/ypos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.835     2.000    Inst_MouseCtl/clk_IBUF_BUFG
    SLICE_X64Y101        FDRE                                         r  Inst_MouseCtl/ypos_reg[0]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X64Y101        FDRE (Hold_fdre_C_D)         0.046     1.800    Inst_MouseCtl/ypos_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 vga_green_cmb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.562     1.481    clk_IBUF_BUFG
    SLICE_X65Y106        FDRE                                         r  vga_green_cmb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y106        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  vga_green_cmb_reg[2]/Q
                         net (fo=1, routed)           0.056     1.678    vga_green_cmb_reg_n_0_[2]
    SLICE_X65Y106        FDRE                                         r  vga_green_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.834     1.999    clk_IBUF_BUFG
    SLICE_X65Y106        FDRE                                         r  vga_green_reg_reg[2]/C
                         clock pessimism             -0.517     1.481    
    SLICE_X65Y106        FDRE (Hold_fdre_C_D)         0.076     1.557    vga_green_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Inst_MouseCtl/x_sign_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_MouseCtl/x_pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.209ns (43.592%)  route 0.270ns (56.408%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.569     1.488    Inst_MouseCtl/clk_IBUF_BUFG
    SLICE_X70Y99         FDRE                                         r  Inst_MouseCtl/x_sign_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y99         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  Inst_MouseCtl/x_sign_reg/Q
                         net (fo=12, routed)          0.270     1.923    Inst_MouseCtl/x_sign_reg_n_0
    SLICE_X71Y101        LUT5 (Prop_lut5_I2_O)        0.045     1.968 r  Inst_MouseCtl/x_pos[0]_i_1/O
                         net (fo=1, routed)           0.000     1.968    Inst_MouseCtl/x_pos[0]_i_1_n_0
    SLICE_X71Y101        FDRE                                         r  Inst_MouseCtl/x_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.835     2.000    Inst_MouseCtl/clk_IBUF_BUFG
    SLICE_X71Y101        FDRE                                         r  Inst_MouseCtl/x_pos_reg[0]/C
                         clock pessimism             -0.245     1.754    
    SLICE_X71Y101        FDRE (Hold_fdre_C_D)         0.092     1.846    Inst_MouseCtl/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Inst_MouseDisplay/enable_mouse_display_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            enable_mouse_display_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.562     1.481    Inst_MouseDisplay/clk_IBUF_BUFG
    SLICE_X67Y106        FDRE                                         r  Inst_MouseDisplay/enable_mouse_display_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y106        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  Inst_MouseDisplay/enable_mouse_display_reg/Q
                         net (fo=2, routed)           0.056     1.678    enable_mouse_display
    SLICE_X67Y106        FDRE                                         r  enable_mouse_display_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.834     1.999    clk_IBUF_BUFG
    SLICE_X67Y106        FDRE                                         r  enable_mouse_display_dly_reg/C
                         clock pessimism             -0.517     1.481    
    SLICE_X67Y106        FDRE (Hold_fdre_C_D)         0.075     1.556    enable_mouse_display_dly_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vga_green_cmb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.561     1.480    clk_IBUF_BUFG
    SLICE_X65Y107        FDRE                                         r  vga_green_cmb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y107        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  vga_green_cmb_reg[3]/Q
                         net (fo=1, routed)           0.056     1.677    vga_green_cmb_reg_n_0_[3]
    SLICE_X65Y107        FDRE                                         r  vga_green_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.833     1.998    clk_IBUF_BUFG
    SLICE_X65Y107        FDRE                                         r  vga_green_reg_reg[3]/C
                         clock pessimism             -0.517     1.480    
    SLICE_X65Y107        FDRE (Hold_fdre_C_D)         0.075     1.555    vga_green_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vga_red_cmb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_red_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.561     1.480    clk_IBUF_BUFG
    SLICE_X63Y107        FDRE                                         r  vga_red_cmb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y107        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  vga_red_cmb_reg[2]/Q
                         net (fo=1, routed)           0.056     1.677    vga_red_cmb_reg_n_0_[2]
    SLICE_X63Y107        FDRE                                         r  vga_red_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.831     1.997    clk_IBUF_BUFG
    SLICE_X63Y107        FDRE                                         r  vga_red_reg_reg[2]/C
                         clock pessimism             -0.516     1.480    
    SLICE_X63Y107        FDRE (Hold_fdre_C_D)         0.075     1.555    vga_red_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 vga_green_cmb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_green_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.562     1.481    clk_IBUF_BUFG
    SLICE_X65Y106        FDRE                                         r  vga_green_cmb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y106        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  vga_green_cmb_reg[1]/Q
                         net (fo=1, routed)           0.056     1.678    vga_green_cmb_reg_n_0_[1]
    SLICE_X65Y106        FDRE                                         r  vga_green_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.834     1.999    clk_IBUF_BUFG
    SLICE_X65Y106        FDRE                                         r  vga_green_reg_reg[1]/C
                         clock pessimism             -0.517     1.481    
    SLICE_X65Y106        FDRE (Hold_fdre_C_D)         0.071     1.552    vga_green_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X67Y102   MOUSE_X_POS_REG_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X69Y106   MOUSE_X_POS_REG_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X68Y106   MOUSE_X_POS_REG_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X67Y99    MOUSE_X_POS_REG_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X67Y102   MOUSE_X_POS_REG_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X67Y102   MOUSE_X_POS_REG_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X68Y104   MOUSE_X_POS_REG_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X70Y104   MOUSE_X_POS_REG_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X71Y106   MOUSE_X_POS_REG_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y102   MOUSE_X_POS_REG_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y102   MOUSE_X_POS_REG_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X69Y106   MOUSE_X_POS_REG_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X69Y106   MOUSE_X_POS_REG_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X68Y106   MOUSE_X_POS_REG_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X68Y106   MOUSE_X_POS_REG_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y99    MOUSE_X_POS_REG_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y99    MOUSE_X_POS_REG_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y102   MOUSE_X_POS_REG_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y102   MOUSE_X_POS_REG_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y102   MOUSE_X_POS_REG_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y102   MOUSE_X_POS_REG_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X69Y106   MOUSE_X_POS_REG_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X69Y106   MOUSE_X_POS_REG_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X68Y106   MOUSE_X_POS_REG_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X68Y106   MOUSE_X_POS_REG_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y99    MOUSE_X_POS_REG_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y99    MOUSE_X_POS_REG_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y102   MOUSE_X_POS_REG_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y102   MOUSE_X_POS_REG_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            41 Endpoints
Min Delay            41 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 h_sync_reg_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_HS_O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.455ns  (logic 4.083ns (48.286%)  route 4.372ns (51.714%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.612     5.214    clk_IBUF_BUFG
    SLICE_X70Y113        FDRE                                         r  h_sync_reg_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y113        FDRE (Prop_fdre_C_Q)         0.518     5.732 r  h_sync_reg_dly_reg/Q
                         net (fo=1, routed)           4.372    10.105    VGA_HS_O_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565    13.669 r  VGA_HS_O_OBUF_inst/O
                         net (fo=0)                   0.000    13.669    VGA_HS_O
    B11                                                               r  VGA_HS_O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.263ns  (logic 4.073ns (49.292%)  route 4.190ns (50.708%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.614     5.216    clk_IBUF_BUFG
    SLICE_X58Y103        FDRE                                         r  led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y103        FDRE (Prop_fdre_C_Q)         0.518     5.734 r  led_reg[6]/Q
                         net (fo=1, routed)           4.190     9.924    leds_o_OBUF[1]
    U17                  OBUF (Prop_obuf_I_O)         3.555    13.479 r  leds_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.479    leds_o[6]
    U17                                                               r  leds_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_color_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_color_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.970ns  (logic 4.035ns (50.631%)  route 3.935ns (49.369%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.614     5.216    clk_IBUF_BUFG
    SLICE_X58Y105        FDRE                                         r  led_color_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y105        FDRE (Prop_fdre_C_Q)         0.518     5.734 r  led_color_o_reg[2]/Q
                         net (fo=1, routed)           3.935     9.669    led_color_o_OBUF[2]
    N15                  OBUF (Prop_obuf_I_O)         3.517    13.187 r  led_color_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.187    led_color_o[2]
    N15                                                               r  led_color_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_red_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RED_O[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.926ns  (logic 4.129ns (52.100%)  route 3.796ns (47.900%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.615     5.217    clk_IBUF_BUFG
    SLICE_X63Y107        FDRE                                         r  vga_red_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y107        FDRE (Prop_fdre_C_Q)         0.419     5.636 r  vga_red_reg_reg[2]/Q
                         net (fo=1, routed)           3.796     9.433    VGA_RED_O_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.710    13.143 r  VGA_RED_O_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.143    VGA_RED_O[2]
    C5                                                                r  VGA_RED_O[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_color_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_color_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.849ns  (logic 4.042ns (51.497%)  route 3.807ns (48.503%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.614     5.216    clk_IBUF_BUFG
    SLICE_X58Y105        FDRE                                         r  led_color_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y105        FDRE (Prop_fdre_C_Q)         0.518     5.734 r  led_color_o_reg[5]/Q
                         net (fo=1, routed)           3.807     9.541    led_color_o_OBUF[5]
    N16                  OBUF (Prop_obuf_I_O)         3.524    13.065 r  led_color_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.065    led_color_o[5]
    N16                                                               r  led_color_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN_O[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.800ns  (logic 4.138ns (53.052%)  route 3.662ns (46.948%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.617     5.219    clk_IBUF_BUFG
    SLICE_X65Y106        FDRE                                         r  vga_green_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y106        FDRE (Prop_fdre_C_Q)         0.419     5.638 r  vga_green_reg_reg[2]/Q
                         net (fo=1, routed)           3.662     9.300    VGA_GREEN_O_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.719    13.020 r  VGA_GREEN_O_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.020    VGA_GREEN_O[2]
    B6                                                                r  VGA_GREEN_O[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN_O[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.782ns  (logic 4.140ns (53.207%)  route 3.641ns (46.793%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.616     5.218    clk_IBUF_BUFG
    SLICE_X65Y107        FDRE                                         r  vga_green_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y107        FDRE (Prop_fdre_C_Q)         0.419     5.637 r  vga_green_reg_reg[3]/Q
                         net (fo=1, routed)           3.641     9.279    VGA_GREEN_O_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.721    13.000 r  VGA_GREEN_O_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.000    VGA_GREEN_O[3]
    A6                                                                r  VGA_GREEN_O[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_color_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_color_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.768ns  (logic 3.977ns (51.196%)  route 3.791ns (48.804%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.614     5.216    clk_IBUF_BUFG
    SLICE_X59Y105        FDRE                                         r  led_color_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y105        FDRE (Prop_fdre_C_Q)         0.456     5.672 r  led_color_o_reg[1]/Q
                         net (fo=1, routed)           3.791     9.463    led_color_o_OBUF[1]
    M16                  OBUF (Prop_obuf_I_O)         3.521    12.984 r  led_color_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.984    led_color_o[1]
    M16                                                               r  led_color_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_green_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_GREEN_O[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.763ns  (logic 4.136ns (53.272%)  route 3.628ns (46.728%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.617     5.219    clk_IBUF_BUFG
    SLICE_X65Y106        FDRE                                         r  vga_green_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y106        FDRE (Prop_fdre_C_Q)         0.419     5.638 r  vga_green_reg_reg[1]/Q
                         net (fo=1, routed)           3.628     9.266    VGA_GREEN_O_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.717    12.983 r  VGA_GREEN_O_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.983    VGA_GREEN_O[1]
    A5                                                                r  VGA_GREEN_O[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_blue_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_BLUE_O[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.730ns  (logic 4.142ns (53.586%)  route 3.588ns (46.414%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.616     5.218    clk_IBUF_BUFG
    SLICE_X64Y108        FDRE                                         r  vga_blue_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y108        FDRE (Prop_fdre_C_Q)         0.419     5.637 r  vga_blue_reg_reg[1]/Q
                         net (fo=1, routed)           3.588     9.225    VGA_BLUE_O_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.723    12.948 r  VGA_BLUE_O_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.948    VGA_BLUE_O[1]
    C7                                                                r  VGA_BLUE_O[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seven_seg_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.729ns  (logic 1.379ns (79.757%)  route 0.350ns (20.243%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  seven_seg_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  seven_seg_o_reg[1]/Q
                         net (fo=1, routed)           0.350     2.013    seven_seg_o_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.252 r  seven_seg_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.252    seven_seg_o[1]
    L18                                                               r  seven_seg_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anodes_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.760ns  (logic 1.392ns (79.076%)  route 0.368ns (20.924%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.602     1.521    clk_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  anodes_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  anodes_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.368     2.031    anodes_reg[4]_lopt_replica_1
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.281 r  anodes_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.281    anodes_o[4]
    P14                                                               r  anodes_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.782ns  (logic 1.335ns (74.935%)  route 0.447ns (25.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.602     1.521    clk_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  seven_seg_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  seven_seg_o_reg[5]/Q
                         net (fo=1, routed)           0.447     2.109    seven_seg_o_OBUF[5]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.303 r  seven_seg_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.303    seven_seg_o[5]
    K16                                                               r  seven_seg_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anodes_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.871ns  (logic 1.377ns (73.630%)  route 0.493ns (26.370%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  anodes_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  anodes_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.493     2.157    anodes_reg[1]_lopt_replica_1
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.393 r  anodes_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.393    anodes_o[1]
    J18                                                               r  anodes_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anodes_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.895ns  (logic 1.400ns (73.896%)  route 0.495ns (26.104%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  anodes_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  anodes_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.495     2.181    anodes_reg[0]_lopt_replica_1
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.417 r  anodes_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.417    anodes_o[0]
    J17                                                               r  anodes_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.942ns  (logic 1.375ns (70.834%)  route 0.566ns (29.166%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.602     1.521    clk_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  seven_seg_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  seven_seg_o_reg[3]/Q
                         net (fo=1, routed)           0.566     2.229    seven_seg_o_OBUF[3]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.463 r  seven_seg_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.463    seven_seg_o[3]
    P15                                                               r  seven_seg_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anodes_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.960ns  (logic 1.393ns (71.103%)  route 0.566ns (28.897%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.602     1.521    clk_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  anodes_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  anodes_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.566     2.229    anodes_reg[5]_lopt_replica_1
    T14                  OBUF (Prop_obuf_I_O)         1.252     3.481 r  anodes_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.481    anodes_o[5]
    T14                                                               r  anodes_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seven_seg_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seven_seg_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.981ns  (logic 1.381ns (69.700%)  route 0.600ns (30.300%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  seven_seg_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  seven_seg_o_reg[0]/Q
                         net (fo=1, routed)           0.600     2.263    seven_seg_o_OBUF[0]
    H15                  OBUF (Prop_obuf_I_O)         1.240     3.503 r  seven_seg_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.503    seven_seg_o[0]
    H15                                                               r  seven_seg_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anodes_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.986ns  (logic 1.394ns (70.169%)  route 0.593ns (29.831%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  anodes_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  anodes_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.593     2.256    anodes_reg[3]_lopt_replica_1
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.509 r  anodes_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.509    anodes_o[3]
    J14                                                               r  anodes_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.062ns  (logic 0.988ns (47.910%)  route 1.074ns (52.090%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.603     1.522    Inst_MouseCtl/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X80Y99         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.164     1.686 r  Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/Q
                         net (fo=1, routed)           1.074     2.761    PS2_CLK_IOBUF_inst/T
    F4                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.585 r  PS2_CLK_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.585    PS2_CLK
    F4                                                                r  PS2_CLK (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_i
                            (input port)
  Destination:            i_uart_rx/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.344ns  (logic 1.738ns (32.515%)  route 3.607ns (67.485%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        4.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx_i (IN)
                         net (fo=0)                   0.000     0.000    rx_i
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  rx_i_IBUF_inst/O
                         net (fo=2, routed)           3.156     4.646    i_uart_rx/shreg_reg[7]_0[0]
    SLICE_X64Y110        LUT6 (Prop_lut6_I3_O)        0.124     4.770 r  i_uart_rx/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.450     5.220    i_uart_rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X65Y110        LUT2 (Prop_lut2_I0_O)        0.124     5.344 r  i_uart_rx/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.344    i_uart_rx/FSM_sequential_state[0]_i_1_n_0
    SLICE_X65Y110        FDRE                                         r  i_uart_rx/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.494     4.916    i_uart_rx/clk_IBUF_BUFG
    SLICE_X65Y110        FDRE                                         r  i_uart_rx/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 rx_i
                            (input port)
  Destination:            i_uart_rx/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.338ns  (logic 1.732ns (32.440%)  route 3.607ns (67.560%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx_i (IN)
                         net (fo=0)                   0.000     0.000    rx_i
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  rx_i_IBUF_inst/O
                         net (fo=2, routed)           3.156     4.646    i_uart_rx/shreg_reg[7]_0[0]
    SLICE_X64Y110        LUT6 (Prop_lut6_I3_O)        0.124     4.770 r  i_uart_rx/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.450     5.220    i_uart_rx/FSM_sequential_state[1]_i_2_n_0
    SLICE_X65Y110        LUT3 (Prop_lut3_I1_O)        0.118     5.338 r  i_uart_rx/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     5.338    i_uart_rx/FSM_sequential_state[1]_i_1_n_0
    SLICE_X65Y110        FDRE                                         r  i_uart_rx/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.494     4.916    i_uart_rx/clk_IBUF_BUFG
    SLICE_X65Y110        FDRE                                         r  i_uart_rx/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            Inst_MouseCtl/Inst_Ps2Interface/clk_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.686ns  (logic 1.596ns (34.057%)  route 3.090ns (65.943%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F4                                                0.000     0.000 r  PS2_CLK (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_CLK_IOBUF_inst/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  PS2_CLK_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           2.609     4.081    Inst_MouseCtl/Inst_Ps2Interface/PS2_CLK_IBUF
    SLICE_X76Y94         LUT2 (Prop_lut2_I0_O)        0.124     4.205 r  Inst_MouseCtl/Inst_Ps2Interface/clk_count[3]_i_1/O
                         net (fo=4, routed)           0.480     4.686    Inst_MouseCtl/Inst_Ps2Interface/clk_inter0
    SLICE_X76Y93         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/clk_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.597     5.020    Inst_MouseCtl/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X76Y93         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/clk_count_reg[0]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            Inst_MouseCtl/Inst_Ps2Interface/clk_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.686ns  (logic 1.596ns (34.057%)  route 3.090ns (65.943%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F4                                                0.000     0.000 r  PS2_CLK (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_CLK_IOBUF_inst/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  PS2_CLK_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           2.609     4.081    Inst_MouseCtl/Inst_Ps2Interface/PS2_CLK_IBUF
    SLICE_X76Y94         LUT2 (Prop_lut2_I0_O)        0.124     4.205 r  Inst_MouseCtl/Inst_Ps2Interface/clk_count[3]_i_1/O
                         net (fo=4, routed)           0.480     4.686    Inst_MouseCtl/Inst_Ps2Interface/clk_inter0
    SLICE_X76Y93         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/clk_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.597     5.020    Inst_MouseCtl/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X76Y93         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/clk_count_reg[1]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            Inst_MouseCtl/Inst_Ps2Interface/clk_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.686ns  (logic 1.596ns (34.057%)  route 3.090ns (65.943%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F4                                                0.000     0.000 r  PS2_CLK (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_CLK_IOBUF_inst/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  PS2_CLK_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           2.609     4.081    Inst_MouseCtl/Inst_Ps2Interface/PS2_CLK_IBUF
    SLICE_X76Y94         LUT2 (Prop_lut2_I0_O)        0.124     4.205 r  Inst_MouseCtl/Inst_Ps2Interface/clk_count[3]_i_1/O
                         net (fo=4, routed)           0.480     4.686    Inst_MouseCtl/Inst_Ps2Interface/clk_inter0
    SLICE_X76Y93         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/clk_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.597     5.020    Inst_MouseCtl/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X76Y93         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/clk_count_reg[2]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            Inst_MouseCtl/Inst_Ps2Interface/clk_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.686ns  (logic 1.596ns (34.057%)  route 3.090ns (65.943%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F4                                                0.000     0.000 r  PS2_CLK (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_CLK_IOBUF_inst/IO
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  PS2_CLK_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           2.609     4.081    Inst_MouseCtl/Inst_Ps2Interface/PS2_CLK_IBUF
    SLICE_X76Y94         LUT2 (Prop_lut2_I0_O)        0.124     4.205 r  Inst_MouseCtl/Inst_Ps2Interface/clk_count[3]_i_1/O
                         net (fo=4, routed)           0.480     4.686    Inst_MouseCtl/Inst_Ps2Interface/clk_inter0
    SLICE_X76Y93         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/clk_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.597     5.020    Inst_MouseCtl/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X76Y93         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/clk_count_reg[3]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            Inst_MouseCtl/Inst_Ps2Interface/data_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.601ns  (logic 1.617ns (35.145%)  route 2.984ns (64.855%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  PS2_DATA (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_DATA_IOBUF_inst/IO
    B2                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  PS2_DATA_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           2.435     3.928    Inst_MouseCtl/Inst_Ps2Interface/PS2_DATA_IBUF
    SLICE_X76Y94         LUT2 (Prop_lut2_I0_O)        0.124     4.052 r  Inst_MouseCtl/Inst_Ps2Interface/data_count[3]_i_1/O
                         net (fo=4, routed)           0.549     4.601    Inst_MouseCtl/Inst_Ps2Interface/data_inter0
    SLICE_X74Y94         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/data_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.597     5.020    Inst_MouseCtl/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X74Y94         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/data_count_reg[0]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            Inst_MouseCtl/Inst_Ps2Interface/data_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.601ns  (logic 1.617ns (35.145%)  route 2.984ns (64.855%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  PS2_DATA (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_DATA_IOBUF_inst/IO
    B2                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  PS2_DATA_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           2.435     3.928    Inst_MouseCtl/Inst_Ps2Interface/PS2_DATA_IBUF
    SLICE_X76Y94         LUT2 (Prop_lut2_I0_O)        0.124     4.052 r  Inst_MouseCtl/Inst_Ps2Interface/data_count[3]_i_1/O
                         net (fo=4, routed)           0.549     4.601    Inst_MouseCtl/Inst_Ps2Interface/data_inter0
    SLICE_X74Y94         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/data_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.597     5.020    Inst_MouseCtl/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X74Y94         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/data_count_reg[1]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            Inst_MouseCtl/Inst_Ps2Interface/data_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.601ns  (logic 1.617ns (35.145%)  route 2.984ns (64.855%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  PS2_DATA (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_DATA_IOBUF_inst/IO
    B2                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  PS2_DATA_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           2.435     3.928    Inst_MouseCtl/Inst_Ps2Interface/PS2_DATA_IBUF
    SLICE_X76Y94         LUT2 (Prop_lut2_I0_O)        0.124     4.052 r  Inst_MouseCtl/Inst_Ps2Interface/data_count[3]_i_1/O
                         net (fo=4, routed)           0.549     4.601    Inst_MouseCtl/Inst_Ps2Interface/data_inter0
    SLICE_X74Y94         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/data_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.597     5.020    Inst_MouseCtl/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X74Y94         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/data_count_reg[2]/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            Inst_MouseCtl/Inst_Ps2Interface/data_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.601ns  (logic 1.617ns (35.145%)  route 2.984ns (64.855%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  PS2_DATA (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_DATA_IOBUF_inst/IO
    B2                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  PS2_DATA_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           2.435     3.928    Inst_MouseCtl/Inst_Ps2Interface/PS2_DATA_IBUF
    SLICE_X76Y94         LUT2 (Prop_lut2_I0_O)        0.124     4.052 r  Inst_MouseCtl/Inst_Ps2Interface/data_count[3]_i_1/O
                         net (fo=4, routed)           0.549     4.601    Inst_MouseCtl/Inst_Ps2Interface/data_inter0
    SLICE_X74Y94         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/data_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         1.597     5.020    Inst_MouseCtl/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X74Y94         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/data_count_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start_i
                            (input port)
  Destination:            i_start_deb/timer_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.737ns  (logic 0.301ns (40.822%)  route 0.436ns (59.178%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  start_i (IN)
                         net (fo=0)                   0.000     0.000    start_i
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  start_i_IBUF_inst/O
                         net (fo=4, routed)           0.436     0.692    i_start_deb/start_i_IBUF
    SLICE_X6Y82          LUT6 (Prop_lut6_I1_O)        0.045     0.737 r  i_start_deb/timer_en_i_1/O
                         net (fo=1, routed)           0.000     0.737    i_start_deb/timer_en_i_1_n_0
    SLICE_X6Y82          FDRE                                         r  i_start_deb/timer_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.866     2.031    i_start_deb/clk_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  i_start_deb/timer_en_reg/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            i_reset_deb/timer_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.779ns  (logic 0.289ns (37.138%)  route 0.490ns (62.862%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_i_IBUF_inst/O
                         net (fo=4, routed)           0.490     0.734    i_reset_deb/reset_i_IBUF
    SLICE_X0Y79          LUT6 (Prop_lut6_I1_O)        0.045     0.779 r  i_reset_deb/timer_en_i_1__0/O
                         net (fo=1, routed)           0.000     0.779    i_reset_deb/timer_en_i_1__0_n_0
    SLICE_X0Y79          FDRE                                         r  i_reset_deb/timer_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.866     2.031    i_reset_deb/clk_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  i_reset_deb/timer_en_reg/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            i_reset_deb/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.781ns  (logic 0.289ns (37.047%)  route 0.492ns (62.953%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_i_IBUF_inst/O
                         net (fo=4, routed)           0.492     0.736    i_reset_deb/reset_i_IBUF
    SLICE_X0Y78          LUT5 (Prop_lut5_I3_O)        0.045     0.781 r  i_reset_deb/FSM_sequential_state[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.781    i_reset_deb/FSM_sequential_state[1]_i_1__1_n_0
    SLICE_X0Y78          FDRE                                         r  i_reset_deb/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.865     2.030    i_reset_deb/clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  i_reset_deb/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            i_reset_deb/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.781ns  (logic 0.289ns (37.047%)  route 0.492ns (62.953%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_i_IBUF_inst/O
                         net (fo=4, routed)           0.492     0.736    i_reset_deb/reset_i_IBUF
    SLICE_X0Y78          LUT5 (Prop_lut5_I3_O)        0.045     0.781 r  i_reset_deb/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.781    i_reset_deb/FSM_sequential_state[2]_i_1__0_n_0
    SLICE_X0Y78          FDRE                                         r  i_reset_deb/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.865     2.030    i_reset_deb/clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  i_reset_deb/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            i_reset_deb/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.791ns  (logic 0.289ns (36.615%)  route 0.501ns (63.385%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  reset_i_IBUF_inst/O
                         net (fo=4, routed)           0.501     0.746    i_reset_deb/reset_i_IBUF
    SLICE_X0Y78          LUT5 (Prop_lut5_I3_O)        0.045     0.791 r  i_reset_deb/FSM_sequential_state[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.791    i_reset_deb/FSM_sequential_state[0]_i_1__1_n_0
    SLICE_X0Y78          FDRE                                         r  i_reset_deb/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.865     2.030    i_reset_deb/clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  i_reset_deb/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 start_i
                            (input port)
  Destination:            i_start_deb/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.824ns  (logic 0.301ns (36.509%)  route 0.523ns (63.491%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  start_i (IN)
                         net (fo=0)                   0.000     0.000    start_i
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  start_i_IBUF_inst/O
                         net (fo=4, routed)           0.523     0.779    i_start_deb/start_i_IBUF
    SLICE_X6Y82          LUT5 (Prop_lut5_I3_O)        0.045     0.824 r  i_start_deb/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.824    i_start_deb/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X6Y82          FDRE                                         r  i_start_deb/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.866     2.031    i_start_deb/clk_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  i_start_deb/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 start_i
                            (input port)
  Destination:            i_start_deb/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.825ns  (logic 0.301ns (36.465%)  route 0.524ns (63.535%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  start_i (IN)
                         net (fo=0)                   0.000     0.000    start_i
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  start_i_IBUF_inst/O
                         net (fo=4, routed)           0.524     0.780    i_start_deb/start_i_IBUF
    SLICE_X6Y82          LUT5 (Prop_lut5_I3_O)        0.045     0.825 r  i_start_deb/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.825    i_start_deb/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X6Y82          FDRE                                         r  i_start_deb/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.866     2.031    i_start_deb/clk_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  i_start_deb/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 start_i
                            (input port)
  Destination:            i_start_deb/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.826ns  (logic 0.303ns (36.663%)  route 0.523ns (63.337%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  start_i (IN)
                         net (fo=0)                   0.000     0.000    start_i
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 f  start_i_IBUF_inst/O
                         net (fo=4, routed)           0.523     0.779    i_start_deb/start_i_IBUF
    SLICE_X6Y82          LUT5 (Prop_lut5_I3_O)        0.047     0.826 r  i_start_deb/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.826    i_start_deb/FSM_sequential_state[2]_i_1_n_0
    SLICE_X6Y82          FDRE                                         r  i_start_deb/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.866     2.031    i_start_deb/clk_IBUF_BUFG
    SLICE_X6Y82          FDRE                                         r  i_start_deb/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 PS2_CLK
                            (input port)
  Destination:            Inst_MouseCtl/Inst_Ps2Interface/clk_inter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.161ns  (logic 0.240ns (20.653%)  route 0.921ns (79.347%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F4                                                0.000     0.000 r  PS2_CLK (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_CLK_IOBUF_inst/IO
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  PS2_CLK_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.921     1.161    Inst_MouseCtl/Inst_Ps2Interface/PS2_CLK_IBUF
    SLICE_X77Y94         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/clk_inter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.870     2.035    Inst_MouseCtl/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X77Y94         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/clk_inter_reg/C

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            Inst_MouseCtl/Inst_Ps2Interface/data_inter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.254ns  (logic 0.261ns (20.786%)  route 0.993ns (79.214%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  PS2_DATA (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2_DATA_IOBUF_inst/IO
    B2                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  PS2_DATA_IOBUF_inst/IBUF/O
                         net (fo=3, routed)           0.993     1.254    Inst_MouseCtl/Inst_Ps2Interface/PS2_DATA_IBUF
    SLICE_X77Y94         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/data_inter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=636, routed)         0.870     2.035    Inst_MouseCtl/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X77Y94         FDRE                                         r  Inst_MouseCtl/Inst_Ps2Interface/data_inter_reg/C





