INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPE233/project_1/project_1.srcs/sources_1/new/cntr_up_clr_nb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cntr_up_clr_nb
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/cntr_up_clr_nb.v:35]
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/cntr_up_clr_nb.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPE233/project_1/project_1.srcs/sources_1/new/fibonacci_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fibonacci_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPE233/project_1/project_1.srcs/sources_1/new/lab1_fibonacci_seq_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fibonacci_seq_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPE233/project_1/project_1.srcs/sources_1/new/mux_2t1_nb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2t1_nb
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/mux_2t1_nb.v:35]
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/mux_2t1_nb.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPE233/project_1/project_1.srcs/sources_1/new/ram_single_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_single_port
WARNING: [VRFC 10-756] identifier m is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/ram_single_port.v:37]
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/ram_single_port.v:38]
WARNING: [VRFC 10-756] identifier m is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/ram_single_port.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPE233/project_1/project_1.srcs/sources_1/new/rca_nb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rca_nb
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/rca_nb.v:36]
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/rca_nb.v:37]
WARNING: [VRFC 10-756] identifier n is used before its declaration [C:/CPE233/project_1/project_1.srcs/sources_1/new/rca_nb.v:39]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module univ_sseg
INFO: [VRFC 10-2458] undeclared symbol sclk, assumed default net type wire [C:/CPE233/project_1/project_1.srcs/sources_1/new/univ_sseg.v:116]
INFO: [VRFC 10-311] analyzing module clk_divder
INFO: [VRFC 10-311] analyzing module cnt_convert_14b
INFO: [VRFC 10-311] analyzing module cnt_convert_7b
