// Seed: 1440543988
module module_0;
  logic id_1, id_2;
  assign module_1.id_4 = 0;
  logic id_3;
  always @(negedge -1) begin : LABEL_0
    id_1 = 1;
  end
endmodule
module module_1 (
    input tri id_0
    , id_14,
    input wand id_1,
    output logic id_2,
    output tri0 id_3,
    output tri0 id_4,
    output logic id_5,
    input tri1 id_6,
    input supply0 id_7,
    input tri0 id_8,
    input tri1 id_9,
    input wire id_10,
    input tri1 id_11,
    output tri0 id_12
);
  generate
    for (id_15 = 1; id_14; id_2 = 1) begin : LABEL_0
      always @(-1 or -1) begin : LABEL_1
        release id_5;
        id_5 <= id_14 != id_8;
        $unsigned(5);
        ;
        id_2 <= -1;
      end
    end
  endgenerate
  module_0 modCall_1 ();
endmodule
