$date
	Tue Jan 28 12:44:06 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module CPU_tb $end
$scope module u_CPU $end
$var wire 1 ! clk $end
$var wire 1 " cs $end
$var wire 8 # instruction [7:0] $end
$var wire 1 $ reset $end
$var wire 8 % result [7:0] $end
$var wire 8 & data [7:0] $end
$var reg 4 ' programm_counter [3:0] $end
$var reg 8 ( reg1 [7:0] $end
$var reg 8 ) reg2 [7:0] $end
$var reg 8 * reg3 [7:0] $end
$var reg 8 + reg4 [7:0] $end
$scope module u_ALU $end
$var wire 8 , data1 [7:0] $end
$var wire 8 - data2 [7:0] $end
$var wire 2 . opcode [1:0] $end
$var reg 8 / result [7:0] $end
$upscope $end
$scope module u_SRAM $end
$var wire 1 " CS $end
$var wire 4 0 addr [3:0] $end
$var wire 1 ! clk $end
$var wire 8 1 instruction [7:0] $end
$var reg 8 2 data_out [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#10
$dumpvars
bx 2
bx 1
bx 0
bx /
bz .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
bx '
bx &
bx %
0$
bz #
x"
0!
$end
#11
1!
#12
0!
#13
1!
#14
0!
#15
1!
#16
0!
#17
1!
#18
0!
#19
1!
#20
0!
#21
1!
#22
0!
#23
1!
#24
0!
#25
1!
#26
0!
#27
1!
#28
0!
#29
1!
#30
0!
#31
1!
#32
0!
#33
1!
#34
0!
#35
1!
#36
0!
#37
1!
#38
0!
#39
1!
#40
0!
#41
1!
#42
0!
