//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Mon Nov  9 07:06:17 2015 (1447052777)
// Driver 340.96
//

.version 3.0
.target sm_30, texmode_independent
.address_size 32


.entry run(
	.param .u32 .ptr .global .align 8 run_param_0,
	.param .u32 .ptr .global .align 16 run_param_1,
	.param .u32 .ptr .global .align 4 run_param_2,
	.param .u32 run_param_3
)
{
	.reg .f32 	%f<14>;
	.reg .s32 	%r<33>;


	ld.param.u32 	%r15, [run_param_0];
	ld.param.u32 	%r16, [run_param_2];
	// inline asm
	mov.u32 	%r1, %envreg3;
	// inline asm
	// inline asm
	mov.u32 	%r2, %ntid.x;
	// inline asm
	// inline asm
	mov.u32 	%r3, %ctaid.x;
	// inline asm
	// inline asm
	mov.u32 	%r4, %tid.x;
	// inline asm
	add.s32 	%r17, %r4, %r1;
	mad.lo.s32 	%r18, %r3, %r2, %r17;
	// inline asm
	mov.u32 	%r5, %envreg4;
	// inline asm
	// inline asm
	mov.u32 	%r6, %ntid.y;
	// inline asm
	// inline asm
	mov.u32 	%r7, %ctaid.y;
	// inline asm
	// inline asm
	mov.u32 	%r8, %tid.y;
	// inline asm
	add.s32 	%r19, %r8, %r5;
	mad.lo.s32 	%r20, %r7, %r6, %r19;
	cvt.rn.f32.s32 	%f1, %r18;
	// inline asm
	mov.u32 	%r9, %envreg6;
	// inline asm
	// inline asm
	mov.u32 	%r10, %ntid.x;
	// inline asm
	mul.lo.s32 	%r21, %r20, %r9;
	mad.lo.s32 	%r22, %r21, %r10, %r18;
	shl.b32 	%r23, %r22, 3;
	add.s32 	%r24, %r15, %r23;
	ld.global.v2.f32 	{%f10, %f11}, [%r24];
	mul.f32 	%f3, %f1, %f10;
	cvt.rn.f32.s32 	%f4, %r20;
	mul.f32 	%f5, %f3, %f4;
	// inline asm
	mov.u32 	%r11, %envreg6;
	// inline asm
	// inline asm
	mov.u32 	%r12, %ntid.x;
	// inline asm
	mul.lo.s32 	%r25, %r11, %r20;
	mad.lo.s32 	%r26, %r25, %r12, %r18;
	shl.b32 	%r27, %r26, 3;
	add.s32 	%r28, %r15, %r27;
	ld.global.v2.f32 	{%f12, %f13}, [%r28];
	mul.f32 	%f7, %f5, %f13;
	// inline asm
	mov.u32 	%r13, %envreg6;
	// inline asm
	// inline asm
	mov.u32 	%r14, %ntid.x;
	// inline asm
	mul.lo.s32 	%r29, %r13, %r20;
	mad.lo.s32 	%r30, %r29, %r14, %r18;
	shl.b32 	%r31, %r30, 2;
	add.s32 	%r32, %r16, %r31;
	ld.global.f32 	%f8, [%r32];
	fma.rn.f32 	%f9, %f7, 0f3F800000, %f8;
	st.global.f32 	[%r32], %f9;
	ret;
}


