This repo contains example of pipelined multiplier written in Verilog with System Verilog testbench for verification