<!DOCTYPE html><html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en-us" lang="en-us" data-whc_version="24.1">
    <head><link rel="shortcut icon" href="oxygen-webhelp\template\resources/images/favicon.ico"/><link rel="icon" href="oxygen-webhelp\template\resources/images/favicon.ico"/><meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/><meta name="viewport" content="width=device-width, initial-scale=1.0"/><meta http-equiv="X-UA-Compatible" content="IE=edge"/><meta name="description" content="Create your design with the following design capture tools: Create SmartDesign System Builder (SmartFusion 2 and IGLOO 2 only) Create HDL Create SmartDesign Testbench (optional, for simulation only) ..."/><meta name="copyright" content="(C) Copyright 2023"/><meta name="generator" content="DITA-OT"/><title>3.4 Creating and Verifying Designs</title><!--  Generated with Oxygen version 24.1, build number 2022062014.  --><meta name="wh-path2root" content=""/><meta name="wh-toc-id" content="GUID-BA52F539-E830-4341-B5FA-D07408FE99BC-d10733e1286"/><meta name="wh-source-relpath" content="GUID-BA52F539-E830-4341-B5FA-D07408FE99BC.xml"/><meta name="wh-out-relpath" content="GUID-BA52F539-E830-4341-B5FA-D07408FE99BC.html"/>
    <!-- Latest compiled and minified Bootstrap CSS -->
    <link rel="stylesheet" type="text/css" href="./oxygen-webhelp/lib/bootstrap/css/bootstrap.min.css"/>
    
    <link rel="stylesheet" href="./oxygen-webhelp/lib/jquery-ui/jquery-ui.min.css"/>
    
    <!-- Template default styles  -->
    <link rel="stylesheet" type="text/css" href="./oxygen-webhelp/app/topic-page.css?buildId=2022062014"/>
    
    
    <script src="./oxygen-webhelp/lib/jquery/jquery-3.5.1.min.js"></script>
    
    <script data-main="./oxygen-webhelp/app/topic-page.js" src="./oxygen-webhelp/lib/requirejs/require.js"></script>
<link rel="stylesheet" type="text/css" href="oxygen-webhelp/template/microchip.css?buildId=2022062014"/><link rel="stylesheet" type="text/css" href="oxygen-webhelp/template/notes.css?buildId=2022062014"/>
<script src="mchp-context-help.js"></script>
<link href="https://fonts.googleapis.com/css?family=Open+Sans:400,600,300" rel="stylesheet" type="text/css"/>
<script src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js?config=TeX-MML-AM_CHTML" async="" type="text/javascript"></script>
</head>

    <body class="wh_topic_page frmBody">
        <a href="#wh_topic_body" class="sr-only sr-only-focusable">
            Jump to main content
        </a>
        
        
        
        
        <header class="navbar navbar-default wh_header">
    <div class="container-fluid">
        <div class="wh_header_flex_container navbar-nav navbar-expand-md navbar-dark">
            <div class="wh_logo_and_publication_title_container">
                <div class="wh_logo_and_publication_title">
                    
                    <a href="index.html" class=" wh_logo d-none d-sm-block "><img src="oxygen-webhelp\template\resources/images/microchip.png" alt="Libero SoC Design Suite Help Documentation v2023.1"/></a>
                    <div class=" wh_publication_title "><a href="index.html">Libero SoC Design Suite Help Documentation v2023.1</a></div>
                    
                </div>
                
                
            </div>

            <div class="wh_top_menu_and_indexterms_link collapse navbar-collapse" id="wh_top_menu_and_indexterms_link">
                
                
                
                
            </div>
        </div>
    </div>
</header>
        
        
         
        
        <div class=" wh_search_input navbar-form wh_topic_page_search search " role="form">
            
            
            
            <form id="searchForm" method="get" role="search" action="search.html"><div><input type="search" placeholder="Search " class="wh_search_textfield" id="textToSearch" name="searchQuery" aria-label="Search query" required="required"/><button type="submit" class="wh_search_button" aria-label="Search"><span class="search_input_text">Search</span></button></div></form>
            
            <div class="mchp-color-stripe-grid-container">
  <div class="mchp-main-bar mchp-orange-bar"></div>
  <div class="mchp-main-bar mchp-blue-bar"></div>
  <div class="mchp-main-bar mchp-green-bar"></div>
</div>
            
        </div>
        
        <div class="container-fluid" id="wh_topic_container">
            <div class="row">

                <nav class="wh_tools d-print-none navbar-expand-md" aria-label="Tools">
                    
                    <div data-tooltip-position="bottom" class=" wh_breadcrumb "><ol class="d-print-none"><li><span class="home"><a href="index.html"><span>Home</span></a></span></li><li><div class="topicref"><div class="title"><a href="GUID-D3BE74A4-8846-442A-9F67-834757001FE2.html#GUID-D3BE74A4-8846-442A-9F67-834757001FE2"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3</ph>
Design Flow</a><div class="wh-tooltip"><p class="shortdesc">Information about Design Flow </p></div></div></div></li><li class="active"><div class="topicref" data-id="GUID-BA52F539-E830-4341-B5FA-D07408FE99BC"><div class="title"><a href="GUID-BA52F539-E830-4341-B5FA-D07408FE99BC.html#GUID-BA52F539-E830-4341-B5FA-D07408FE99BC"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3.4</ph>
Creating and Verifying Designs</a></div></div></li></ol></div>
                    
                    
                    
                    <div class="wh_right_tools">
                        <button class="wh_hide_highlight" aria-label="Toggle search highlights" title="Toggle search highlights"></button>
                        <button class="webhelp_expand_collapse_sections" data-next-state="collapsed" aria-label="Collapse sections" title="Collapse sections"></button>
                        
                        
                        
                        
                        <div class=" wh_print_link print d-none d-md-inline-block "><button onClick="window.print()" title="Print this page" aria-label="Print this page"></button></div>
                        
                        <button type="button" id="wh_toc_button" class="custom-toggler navbar-toggler collapsed wh_toggle_button navbar-light" aria-expanded="false" aria-label="Toggle publishing table of content" aria-controls="wh_publication_toc">
                            <span class="navbar-toggler-icon"></span>
                        </button>
                    </div>
                    
                </nav>
            </div>
            
            <div class="row" style="margin-top: -1em;"><div class="col-lg-7 col-md-7 col-sm-12 offset-lg-3 offset-md-3 text-right border-bottom mb-1"><h2 class="text-dark">v2023.1</h2></div></div>
            
            
            <div class="wh_content_area">
                <div class="row">
                    
                        <nav id="wh_publication_toc" class="col-lg-3 col-md-3 col-sm-12 d-md-block d-none d-print-none" aria-label="Table of Contents Container">
                            <div id="wh_publication_toc_content">
		                        
                            	<div class=" wh_publication_toc " data-tooltip-position="right"><span class="expand-button-action-labels"><span id="button-expand-action" role="button" aria-label="Expand"></span><span id="button-collapse-action" role="button" aria-label="Collapse"></span><span id="button-pending-action" role="button" aria-label="Pending"></span></span><ul role="tree" aria-label="Table of Contents"><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e11" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e11-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-46C62B2B-C0F5-4745-A239-30359ACE975F.html#GUID-46C62B2B-C0F5-4745-A239-30359ACE975F" id="tocId-d10733e11-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">1</ph>
What's New in Libero SoC Design Suite</a><div class="wh-tooltip"><p class="shortdesc">Information about what is new in Libero SoC Design Suite</p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e32" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e32-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-F4DA9B8C-A57C-4789-9E76-B9414C7CF2BD.html" id="tocId-d10733e32-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">2</ph>
Getting Started with Libero SoC Design Suite</a><div class="wh-tooltip"><p class="shortdesc">Information to get you started with Libero SoC Design Suite</p></div></div></div></li><li role="treeitem" aria-expanded="true"><div data-tocid="tocId-d10733e980" class="topicref" data-state="expanded"><span role="button" tabindex="0" aria-labelledby="button-collapse-action tocId-d10733e980-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-D3BE74A4-8846-442A-9F67-834757001FE2.html#GUID-D3BE74A4-8846-442A-9F67-834757001FE2" id="tocId-d10733e980-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3</ph>
Design Flow</a><div class="wh-tooltip"><p class="shortdesc">Information about Design Flow </p></div></div></div><ul role="group" class="navbar-nav nav-list"><li role="treeitem"><div data-tocid="GUID-D3BE74A4-8846-442A-9F67-834757001FE2-d10733e984" class="topicref introduction" data-id="GUID-D3BE74A4-8846-442A-9F67-834757001FE2" data-state="leaf"><span role="button" class="wh-expand-btn"></span><div class="title"><a href="GUID-D3BE74A4-8846-442A-9F67-834757001FE2.html#GUID-D3BE74A4-8846-442A-9F67-834757001FE2" id="GUID-D3BE74A4-8846-442A-9F67-834757001FE2-d10733e984-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3</ph>
Introduction</a></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="GUID-1C19722A-3A5B-4083-8F9E-42E8DD711E97-d10733e992" class="topicref" data-id="GUID-1C19722A-3A5B-4083-8F9E-42E8DD711E97" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action GUID-1C19722A-3A5B-4083-8F9E-42E8DD711E97-d10733e992-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-1C19722A-3A5B-4083-8F9E-42E8DD711E97.html#GUID-1C19722A-3A5B-4083-8F9E-42E8DD711E97" id="GUID-1C19722A-3A5B-4083-8F9E-42E8DD711E97-d10733e992-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3.1</ph>
Overview</a></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="GUID-002B1810-11AC-4FDF-B9FA-41C838A297CF-d10733e1118" class="topicref" data-id="GUID-002B1810-11AC-4FDF-B9FA-41C838A297CF" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action GUID-002B1810-11AC-4FDF-B9FA-41C838A297CF-d10733e1118-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-002B1810-11AC-4FDF-B9FA-41C838A297CF.html#GUID-002B1810-11AC-4FDF-B9FA-41C838A297CF" id="GUID-002B1810-11AC-4FDF-B9FA-41C838A297CF-d10733e1118-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3.2</ph>
Managing Licenses</a></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="GUID-F9EBA308-305F-4288-8D09-CB856AA26995-d10733e1174" class="topicref" data-id="GUID-F9EBA308-305F-4288-8D09-CB856AA26995" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action GUID-F9EBA308-305F-4288-8D09-CB856AA26995-d10733e1174-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-F9EBA308-305F-4288-8D09-CB856AA26995.html#GUID-F9EBA308-305F-4288-8D09-CB856AA26995" id="GUID-F9EBA308-305F-4288-8D09-CB856AA26995-d10733e1174-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3.3</ph>
Getting Started</a></div></div></li><li role="treeitem" aria-expanded="true" class="active"><div data-tocid="GUID-BA52F539-E830-4341-B5FA-D07408FE99BC-d10733e1286" class="topicref" data-id="GUID-BA52F539-E830-4341-B5FA-D07408FE99BC" data-state="expanded"><span role="button" tabindex="0" aria-labelledby="button-collapse-action GUID-BA52F539-E830-4341-B5FA-D07408FE99BC-d10733e1286-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-BA52F539-E830-4341-B5FA-D07408FE99BC.html#GUID-BA52F539-E830-4341-B5FA-D07408FE99BC" id="GUID-BA52F539-E830-4341-B5FA-D07408FE99BC-d10733e1286-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3.4</ph>
Creating and Verifying Designs</a></div></div><ul role="group" class="navbar-nav nav-list"><li role="treeitem" aria-expanded="false"><div data-tocid="GUID-0746607A-0C59-43F8-B096-0652E537D99C-d10733e1294" class="topicref" data-id="GUID-0746607A-0C59-43F8-B096-0652E537D99C" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action GUID-0746607A-0C59-43F8-B096-0652E537D99C-d10733e1294-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-BA52F539-E830-4341-B5FA-D07408FE99BC.html#GUID-0746607A-0C59-43F8-B096-0652E537D99C" id="GUID-0746607A-0C59-43F8-B096-0652E537D99C-d10733e1294-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3.4.1</ph>
SmartFusion 2 and IGLOO 2 Tools</a></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="GUID-71A2B662-DE5E-4D25-8430-051A7E40E6F2-d10733e1342" class="topicref" data-id="GUID-71A2B662-DE5E-4D25-8430-051A7E40E6F2" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action GUID-71A2B662-DE5E-4D25-8430-051A7E40E6F2-d10733e1342-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-BA52F539-E830-4341-B5FA-D07408FE99BC.html#GUID-71A2B662-DE5E-4D25-8430-051A7E40E6F2" id="GUID-71A2B662-DE5E-4D25-8430-051A7E40E6F2-d10733e1342-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3.4.2</ph>
Create SmartDesign</a></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="GUID-FB95FE1E-A122-4CAB-86F6-76B9FECA1E67-d10733e1390" class="topicref" data-id="GUID-FB95FE1E-A122-4CAB-86F6-76B9FECA1E67" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action GUID-FB95FE1E-A122-4CAB-86F6-76B9FECA1E67-d10733e1390-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-BA52F539-E830-4341-B5FA-D07408FE99BC.html#GUID-FB95FE1E-A122-4CAB-86F6-76B9FECA1E67" id="GUID-FB95FE1E-A122-4CAB-86F6-76B9FECA1E67-d10733e1390-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3.4.3</ph>
Create Core from HDL</a></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="GUID-64733C55-0527-4943-A305-030B650B28B2-d10733e1422" class="topicref" data-id="GUID-64733C55-0527-4943-A305-030B650B28B2" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action GUID-64733C55-0527-4943-A305-030B650B28B2-d10733e1422-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-BA52F539-E830-4341-B5FA-D07408FE99BC.html#GUID-64733C55-0527-4943-A305-030B650B28B2" id="GUID-64733C55-0527-4943-A305-030B650B28B2-d10733e1422-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3.4.4</ph>
Designing with HDL</a></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="GUID-8BD2D2C6-1DF1-4DA5-A74D-CA952F93EEFA-d10733e1494" class="topicref" data-id="GUID-8BD2D2C6-1DF1-4DA5-A74D-CA952F93EEFA" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action GUID-8BD2D2C6-1DF1-4DA5-A74D-CA952F93EEFA-d10733e1494-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-BA52F539-E830-4341-B5FA-D07408FE99BC.html#GUID-8BD2D2C6-1DF1-4DA5-A74D-CA952F93EEFA" id="GUID-8BD2D2C6-1DF1-4DA5-A74D-CA952F93EEFA-d10733e1494-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3.4.5</ph>
HDL Testbench</a></div></div></li><li role="treeitem"><div data-tocid="GUID-C3B84ABD-DEB2-49F9-BD89-6F9C520035AE-d10733e1526" class="topicref" data-id="GUID-C3B84ABD-DEB2-49F9-BD89-6F9C520035AE" data-state="leaf"><span role="button" class="wh-expand-btn"></span><div class="title"><a href="GUID-BA52F539-E830-4341-B5FA-D07408FE99BC.html#GUID-C3B84ABD-DEB2-49F9-BD89-6F9C520035AE" id="GUID-C3B84ABD-DEB2-49F9-BD89-6F9C520035AE-d10733e1526-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3.4.6</ph>
Designing with Block Flow</a></div></div></li><li role="treeitem"><div data-tocid="GUID-7B42D921-160C-4667-B1C8-B5DA850A5553-d10733e1534" class="topicref" data-id="GUID-7B42D921-160C-4667-B1C8-B5DA850A5553" data-state="leaf"><span role="button" class="wh-expand-btn"></span><div class="title"><a href="GUID-BA52F539-E830-4341-B5FA-D07408FE99BC.html#GUID-7B42D921-160C-4667-B1C8-B5DA850A5553" id="GUID-7B42D921-160C-4667-B1C8-B5DA850A5553-d10733e1534-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3.4.7</ph>
Viewing Configured Components and SmartDesigns in a Project</a><div class="wh-tooltip"><p class="shortdesc">Libero SoC supports the Components view that lists all the configured components and         SmartDesigns in a project. </p></div></div></div></li><li role="treeitem"><div data-tocid="GUID-6902C233-8BFF-49A6-A477-150DC95B1D6F-d10733e1545" class="topicref" data-id="GUID-6902C233-8BFF-49A6-A477-150DC95B1D6F" data-state="leaf"><span role="button" class="wh-expand-btn"></span><div class="title"><a href="GUID-BA52F539-E830-4341-B5FA-D07408FE99BC.html#GUID-6902C233-8BFF-49A6-A477-150DC95B1D6F" id="GUID-6902C233-8BFF-49A6-A477-150DC95B1D6F-d10733e1545-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3.4.8</ph>
Create a New SmartDesign Testbench</a></div></div></li><li role="treeitem"><div data-tocid="GUID-13840443-39A1-4E22-BE81-2AFD9260CBC1-d10733e1553" class="topicref" data-id="GUID-13840443-39A1-4E22-BE81-2AFD9260CBC1" data-state="leaf"><span role="button" class="wh-expand-btn"></span><div class="title"><a href="GUID-BA52F539-E830-4341-B5FA-D07408FE99BC.html#GUID-13840443-39A1-4E22-BE81-2AFD9260CBC1" id="GUID-13840443-39A1-4E22-BE81-2AFD9260CBC1-d10733e1553-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3.4.9</ph>
Import MSS</a></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="GUID-8751419E-E40C-4534-969D-8A6E9DB4D5F2-d10733e1561" class="topicref" data-id="GUID-8751419E-E40C-4534-969D-8A6E9DB4D5F2" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action GUID-8751419E-E40C-4534-969D-8A6E9DB4D5F2-d10733e1561-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-BA52F539-E830-4341-B5FA-D07408FE99BC.html#GUID-8751419E-E40C-4534-969D-8A6E9DB4D5F2" id="GUID-8751419E-E40C-4534-969D-8A6E9DB4D5F2-d10733e1561-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3.4.10</ph>
Verify Pre-Synthesized Design - RTL Simulation</a></div></div></li></ul></li><li role="treeitem" aria-expanded="false"><div data-tocid="GUID-9333A81C-BB0B-4CEA-98C1-AB81EA99DF44-d10733e1641" class="topicref" data-id="GUID-9333A81C-BB0B-4CEA-98C1-AB81EA99DF44" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action GUID-9333A81C-BB0B-4CEA-98C1-AB81EA99DF44-d10733e1641-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-9333A81C-BB0B-4CEA-98C1-AB81EA99DF44.html#GUID-9333A81C-BB0B-4CEA-98C1-AB81EA99DF44" id="GUID-9333A81C-BB0B-4CEA-98C1-AB81EA99DF44-d10733e1641-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3.5</ph>
Libero SoC Constraint Management</a></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="GUID-16AC6815-2A39-4FFC-8AE9-F7A82337A198-d10733e2100" class="topicref" data-id="GUID-16AC6815-2A39-4FFC-8AE9-F7A82337A198" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action GUID-16AC6815-2A39-4FFC-8AE9-F7A82337A198-d10733e2100-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-16AC6815-2A39-4FFC-8AE9-F7A82337A198.html#GUID-16AC6815-2A39-4FFC-8AE9-F7A82337A198" id="GUID-16AC6815-2A39-4FFC-8AE9-F7A82337A198-d10733e2100-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3.6</ph>
Implementing Designs</a></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="GUID-A531C6A0-F3E1-4A31-8957-19DBC92948EC-d10733e2635" class="topicref" data-id="GUID-A531C6A0-F3E1-4A31-8957-19DBC92948EC" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action GUID-A531C6A0-F3E1-4A31-8957-19DBC92948EC-d10733e2635-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-A531C6A0-F3E1-4A31-8957-19DBC92948EC.html#GUID-A531C6A0-F3E1-4A31-8957-19DBC92948EC" id="GUID-A531C6A0-F3E1-4A31-8957-19DBC92948EC-d10733e2635-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3.7</ph>
Configure Hardware</a></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="GUID-AE825DD9-DE91-4C39-95B7-F501D59B5932-d10733e2715" class="topicref" data-id="GUID-AE825DD9-DE91-4C39-95B7-F501D59B5932" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action GUID-AE825DD9-DE91-4C39-95B7-F501D59B5932-d10733e2715-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-AE825DD9-DE91-4C39-95B7-F501D59B5932.html#GUID-AE825DD9-DE91-4C39-95B7-F501D59B5932" id="GUID-AE825DD9-DE91-4C39-95B7-F501D59B5932-d10733e2715-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3.8</ph>
Program Design</a></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="GUID-379E48FA-E0B8-467F-9C7B-F8731AB58130-d10733e3479" class="topicref" data-id="GUID-379E48FA-E0B8-467F-9C7B-F8731AB58130" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action GUID-379E48FA-E0B8-467F-9C7B-F8731AB58130-d10733e3479-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-379E48FA-E0B8-467F-9C7B-F8731AB58130.html#GUID-379E48FA-E0B8-467F-9C7B-F8731AB58130" id="GUID-379E48FA-E0B8-467F-9C7B-F8731AB58130-d10733e3479-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3.9</ph>
Debug Design</a></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="GUID-7C0FFD89-F0F2-49A8-9E21-FBB94A5C33F9-d10733e3528" class="topicref" data-id="GUID-7C0FFD89-F0F2-49A8-9E21-FBB94A5C33F9" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action GUID-7C0FFD89-F0F2-49A8-9E21-FBB94A5C33F9-d10733e3528-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-7C0FFD89-F0F2-49A8-9E21-FBB94A5C33F9.html#GUID-7C0FFD89-F0F2-49A8-9E21-FBB94A5C33F9" id="GUID-7C0FFD89-F0F2-49A8-9E21-FBB94A5C33F9-d10733e3528-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3.10</ph>
Handoff Design for Production</a></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="GUID-EB25243E-CB13-48EC-A0F8-BF2960C8C6EC-d10733e3992" class="topicref" data-id="GUID-EB25243E-CB13-48EC-A0F8-BF2960C8C6EC" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action GUID-EB25243E-CB13-48EC-A0F8-BF2960C8C6EC-d10733e3992-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-EB25243E-CB13-48EC-A0F8-BF2960C8C6EC.html#GUID-EB25243E-CB13-48EC-A0F8-BF2960C8C6EC" id="GUID-EB25243E-CB13-48EC-A0F8-BF2960C8C6EC-d10733e3992-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3.11</ph>
Handoff Design for Firmware Development (SmartFusion 2 and IGLOO 2)</a></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="GUID-99300B62-DD85-49BD-86E4-F8281EA90F74-d10733e4090" class="topicref" data-id="GUID-99300B62-DD85-49BD-86E4-F8281EA90F74" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action GUID-99300B62-DD85-49BD-86E4-F8281EA90F74-d10733e4090-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-99300B62-DD85-49BD-86E4-F8281EA90F74.html#GUID-99300B62-DD85-49BD-86E4-F8281EA90F74" id="GUID-99300B62-DD85-49BD-86E4-F8281EA90F74-d10733e4090-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3.12</ph>
Handoff Design for Debugging</a></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="GUID-DD5BFD75-BB76-49D8-99EA-EC328F43A5FD-d10733e4106" class="topicref" data-id="GUID-DD5BFD75-BB76-49D8-99EA-EC328F43A5FD" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action GUID-DD5BFD75-BB76-49D8-99EA-EC328F43A5FD-d10733e4106-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-DD5BFD75-BB76-49D8-99EA-EC328F43A5FD.html#GUID-DD5BFD75-BB76-49D8-99EA-EC328F43A5FD" id="GUID-DD5BFD75-BB76-49D8-99EA-EC328F43A5FD-d10733e4106-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">3.13</ph>
References</a></div></div></li></ul></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e4478" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e4478-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-7F4D2E9B-B8E9-4C1D-A95F-38595DAAC69F.html" id="tocId-d10733e4478-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">4</ph>
Block Flow</a><div class="wh-tooltip"><p class="shortdesc">Information about Block Flow </p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e4796" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e4796-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-D6C8FB9D-ADD4-4049-80BA-384419E2D7BE.html" id="tocId-d10733e4796-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">5</ph>
SmartDesign</a><div class="wh-tooltip"><p class="shortdesc">Information about SmartDesign</p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e5234" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e5234-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-D94007C1-0B6E-4334-ADEB-CFEBF4720193.html" id="tocId-d10733e5234-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">6</ph>
Netlist Viewer</a><div class="wh-tooltip"><p class="shortdesc">Information about Netlist Viewer </p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e5743" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e5743-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-E78D5FFC-5EE9-4357-B323-0C2542D77E05.html" id="tocId-d10733e5743-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">7</ph>
I/O Editor</a><div class="wh-tooltip"><p class="shortdesc">Information about I/O Editor </p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e6741" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e6741-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-6A5B14AF-39E9-4253-BF83-0C1A6025FBCE.html#GUID-6A5B14AF-39E9-4253-BF83-0C1A6025FBCE" id="tocId-d10733e6741-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">8</ph>
PDC Commands</a><div class="wh-tooltip"><p class="shortdesc">Information about PDC commands for all families</p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e7290" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e7290-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-CB6776E3-CA38-4648-8851-E8AA02A71A5F.html#GUID-CB6776E3-CA38-4648-8851-E8AA02A71A5F" id="tocId-d10733e7290-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">9</ph>
Chip Planner</a><div class="wh-tooltip"><p class="shortdesc">Information about Chip Planner </p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e8143" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e8143-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-0762AE7A-5D6B-420E-9D05-1D0EE8C92015.html#GUID-0762AE7A-5D6B-420E-9D05-1D0EE8C92015" id="tocId-d10733e8143-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">10</ph>
Timing Constraints Editor</a><div class="wh-tooltip"><p class="shortdesc">Information about Timing Constraints Editor </p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e8501" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e8501-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-7F57BCC7-CF46-4183-A20E-A841B92323C3.html#GUID-7F57BCC7-CF46-4183-A20E-A841B92323C3" id="tocId-d10733e8501-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">11</ph>
SmartTime Static Timing Analyzer</a><div class="wh-tooltip"><p class="shortdesc">Information about SmartTime Static Timing Analyzer </p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e9939" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e9939-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-9A0E67E1-13F5-4140-92B6-4829C11F6991.html" id="tocId-d10733e9939-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">12</ph>
SmartPower</a><div class="wh-tooltip"><p class="shortdesc">Information about SmartPower</p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e10983" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e10983-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-E29B8E54-4CD2-4854-A63B-1B18D4B17A0D.html" id="tocId-d10733e10983-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">13</ph>
Programming and Debugging</a><div class="wh-tooltip"><p class="shortdesc">Information about Programming and Debugging </p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e15005" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e15005-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-FCAAF92F-8261-4ED7-B44E-A8742CEA0859.html" id="tocId-d10733e15005-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">14</ph>
Macro Library</a><div class="wh-tooltip"><p class="shortdesc">Information about Macro Library for SmartFusion2, IGLOO2 and
				PolarFire</p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e17747" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e17747-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-81D89143-7721-417B-9A7C-FE911F855C5E.html" id="tocId-d10733e17747-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">15</ph>
Custom Flow</a><div class="wh-tooltip"><p class="shortdesc">Information about Custom Flow </p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e18292" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e18292-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-131B6EA5-C4CE-4B56-9546-7B6F0DEA140D.html#GUID-131B6EA5-C4CE-4B56-9546-7B6F0DEA140D" id="tocId-d10733e18292-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">16</ph>
Design Separation Methodology</a><div class="wh-tooltip"><p class="shortdesc">Information about Design Separation Methodology</p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e18550" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e18550-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-06F3E474-1157-44B5-ACBB-4A9562D2DF70.html" id="tocId-d10733e18550-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">17</ph>
Microchip Separation Verification Tool</a><div class="wh-tooltip"><p class="shortdesc">Information about Microchip Separation Verification Tool </p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e18729" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e18729-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-A3BE55C2-E7D7-4BA1-868F-50D40539557F.html" id="tocId-d10733e18729-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">18</ph>
PolarFire SoC Microcontroller Subsystem (MSS)</a><div class="wh-tooltip"><p class="shortdesc">Information about PolarFire SoC Microcontroller Subsystem (MSS) </p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e19158" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e19158-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-E81358E3-CE5A-43CA-AD69-88CE30DD4E28.html" id="tocId-d10733e19158-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">19</ph>
Tcl Command Reference</a><div class="wh-tooltip"><p class="shortdesc">Information about Tcl Command Reference </p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e25143" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e25143-link" class="wh-expand-btn"></span><div class="title"><a href="Chunk1489019750.html#Chunk1489019750" id="tocId-d10733e25143-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">20</ph>
Download the Libero SoC Design Suite documentation</a><div class="wh-tooltip"><p class="shortdesc">Information to help you download the Libero SoC Design Suite
				documentation</p></div></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e25203" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e25203-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-B0F8792A-2285-4431-ADB6-3EB1A9E39744.html" id="tocId-d10733e25203-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">21</ph>
More Information</a><div class="wh-tooltip"><p class="shortdesc">Additional information about other Microchip products</p></div></div></div></li><li role="treeitem"><div data-tocid="GUID-0B2DB328-9CF8-4727-9E22-E588F9FBE52B-d10733e25272" class="topicref" data-id="GUID-0B2DB328-9CF8-4727-9E22-E588F9FBE52B" data-state="leaf"><span role="button" class="wh-expand-btn"></span><div class="title"><a href="GUID-0B2DB328-9CF8-4727-9E22-E588F9FBE52B.html" id="GUID-0B2DB328-9CF8-4727-9E22-E588F9FBE52B-d10733e25272-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">22</ph>
Technical Support</a></div></div></li><li role="treeitem" aria-expanded="false"><div data-tocid="tocId-d10733e25282" class="topicref" data-state="not-ready"><span role="button" tabindex="0" aria-labelledby="button-expand-action tocId-d10733e25282-link" class="wh-expand-btn"></span><div class="title"><a href="GUID-98F6498F-0C2F-4D7F-87F6-A792AFD2A286.html" id="tocId-d10733e25282-link"><ph xmlns="http://www.oxygenxml.com/ns/webhelp/toc">23</ph>
About Microchip</a><div class="wh-tooltip"><p class="shortdesc">More information about Microchip</p></div></div></div></li></ul></div>
		                        
                            </div>
                        </nav>
                    
                    
                    <div class="col-lg-7 col-md-9 col-sm-12" id="wh_topic_body">
                        <button id="wh_close_publication_toc_button" class="close-toc-button d-none" aria-label="Toggle publishing table of content" aria-controls="wh_publication_toc" aria-expanded="true">
                            <span class="close-toc-icon-container">
                                <span class="close-toc-icon"></span>     
                            </span>
                        </button>
                        <button id="wh_close_topic_toc_button" class="close-toc-button d-none" aria-label="Toggle topic table of content" aria-controls="wh_topic_toc" aria-expanded="true">
                            <span class="close-toc-icon-container">
                                <span class="close-toc-icon"></span>     
                            </span>
                        </button>
                        
                        <div class=" wh_topic_content body "><main role="main"><article role="article" aria-labelledby="GUID-BA52F539-E830-4341-B5FA-D07408FE99BC__GUID-7C5150A6-D68A-453D-8723-EBCC580FC253"><article class="nested0" aria-labelledby="GUID-BA52F539-E830-4341-B5FA-D07408FE99BC__GUID-7C5150A6-D68A-453D-8723-EBCC580FC253" id="GUID-BA52F539-E830-4341-B5FA-D07408FE99BC"><h1 class="- topic/title title topictitle1" id="GUID-BA52F539-E830-4341-B5FA-D07408FE99BC__GUID-7C5150A6-D68A-453D-8723-EBCC580FC253" style="display:inline-block">3.4 Creating and Verifying Designs</h1><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Creating%20and%20Verifying%20Designs">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">Create your design with the following design capture tools:</p><ul class="- topic/ul ul"><li class="- topic/li li" id="GUID-BA52F539-E830-4341-B5FA-D07408FE99BC__GUID-CEA9CC99-8276-4847-84DD-D9276EAD357D" data-ofbid="GUID-BA52F539-E830-4341-B5FA-D07408FE99BC__GUID-CEA9CC99-8276-4847-84DD-D9276EAD357D"><a class="- topic/xref xref" href="GUID-BA52F539-E830-4341-B5FA-D07408FE99BC.html#GUID-71A2B662-DE5E-4D25-8430-051A7E40E6F2">Create SmartDesign</a></li>
                                                  <li class="- topic/li li" id="GUID-BA52F539-E830-4341-B5FA-D07408FE99BC__GUID-D7685984-9333-447A-B296-5F71BDD48409" data-ofbid="GUID-BA52F539-E830-4341-B5FA-D07408FE99BC__GUID-D7685984-9333-447A-B296-5F71BDD48409"><a class="- topic/xref xref" href="GUID-BA52F539-E830-4341-B5FA-D07408FE99BC.html#GUID-1BE4DDB4-5F03-4CFD-B547-BDFA15232A7A">System
                    Builder</a> (SmartFusion 2 and IGLOO 2 only)</li><li class="- topic/li li" id="GUID-BA52F539-E830-4341-B5FA-D07408FE99BC__GUID-6241E568-EB3D-4D0D-BD3F-971F38164A73" data-ofbid="GUID-BA52F539-E830-4341-B5FA-D07408FE99BC__GUID-6241E568-EB3D-4D0D-BD3F-971F38164A73"><a class="- topic/xref xref" href="GUID-BA52F539-E830-4341-B5FA-D07408FE99BC.html#GUID-64733C55-0527-4943-A305-030B650B28B2">Create HDL</a></li><li class="- topic/li li" id="GUID-BA52F539-E830-4341-B5FA-D07408FE99BC__GUID-09ECD1C3-8D95-4D08-B830-0420F506E5D2" data-ofbid="GUID-BA52F539-E830-4341-B5FA-D07408FE99BC__GUID-09ECD1C3-8D95-4D08-B830-0420F506E5D2"><a class="- topic/xref xref" href="GUID-BA52F539-E830-4341-B5FA-D07408FE99BC.html#GUID-6902C233-8BFF-49A6-A477-150DC95B1D6F">Create SmartDesign Testbench</a> (optional, for simulation only)</li><li class="- topic/li li" id="GUID-BA52F539-E830-4341-B5FA-D07408FE99BC__GUID-22DAAED7-F106-4D54-A78B-E816F4493E3B" data-ofbid="GUID-BA52F539-E830-4341-B5FA-D07408FE99BC__GUID-22DAAED7-F106-4D54-A78B-E816F4493E3B"><a class="- topic/xref xref" href="GUID-BA52F539-E830-4341-B5FA-D07408FE99BC.html#GUID-64733C55-0527-4943-A305-030B650B28B2">Create HDL Testbench</a> (optional, for simulation only)</li><li class="- topic/li li" id="GUID-BA52F539-E830-4341-B5FA-D07408FE99BC__GUID-22DAAED7-F106-4D54-A78B-E816F4493E3B" data-ofbid="GUID-BA52F539-E830-4341-B5FA-D07408FE99BC__GUID-22DAAED7-F106-4D54-A78B-E816F4493E3B"><a class="- topic/xref xref" href="GUID-BA52F539-E830-4341-B5FA-D07408FE99BC.html#GUID-8751419E-E40C-4534-969D-8A6E9DB4D5F2">Verify
                    Pre-synthesized Design</a></li></ul></div><article class="- topic/topic concept/concept topic concept nested1" aria-labelledby="GUID-0746607A-0C59-43F8-B096-0652E537D99C__GUID-BAE8DEE8-A735-483A-A723-5323FBD082D9" xml:lang="en-US" lang="en-US" id="GUID-0746607A-0C59-43F8-B096-0652E537D99C">
<h2 class="- topic/title title topictitle2" id="GUID-0746607A-0C59-43F8-B096-0652E537D99C__GUID-BAE8DEE8-A735-483A-A723-5323FBD082D9" style="display:inline-block">3.4.1 SmartFusion 2 and IGLOO 2 Tools</h2><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=SmartFusion%202%20and%20IGLOO%202%20Tools">(Ask a Question)</a>
<div class="- topic/body concept/conbody body conbody">
        <p class="- topic/p p">The following topics describe System Builder and how to use the MSS in your SmartFusion 2
            designs.</p>
    </div>
<article class="- topic/topic topic nested2" aria-labelledby="GUID-1BE4DDB4-5F03-4CFD-B547-BDFA15232A7A__GUID-E091805D-238E-4D5A-B154-81376C0CFB86" xml:lang="en-US" lang="en-US" id="GUID-1BE4DDB4-5F03-4CFD-B547-BDFA15232A7A"><h3 class="- topic/title title topictitle3" id="GUID-1BE4DDB4-5F03-4CFD-B547-BDFA15232A7A__GUID-E091805D-238E-4D5A-B154-81376C0CFB86" style="display:inline-block">3.4.1.1 System Builder</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=System%20Builder">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">System Builder is a graphical design wizard that allows you to enter high-level design
            specifications for SmartFusion 2 or IGLOO 2.</p><p class="- topic/p p">System Builder takes you through the following steps:</p><ul class="- topic/ul ul"><li class="- topic/li li" id="GUID-1BE4DDB4-5F03-4CFD-B547-BDFA15232A7A__GUID-2B4F5FB7-8A83-495F-85A8-413E2185B100" data-ofbid="GUID-1BE4DDB4-5F03-4CFD-B547-BDFA15232A7A__GUID-2B4F5FB7-8A83-495F-85A8-413E2185B100">Asks basic questions about your system architecture and peripherals</li>
            <li class="- topic/li li" id="GUID-1BE4DDB4-5F03-4CFD-B547-BDFA15232A7A__GUID-563131D3-7113-4171-9986-65F39AAF9B5C" data-ofbid="GUID-1BE4DDB4-5F03-4CFD-B547-BDFA15232A7A__GUID-563131D3-7113-4171-9986-65F39AAF9B5C">Builds a correct-by-design complete
                system </li></ul>
        <p class="- topic/p p">To start System Builder:</p>
        <ol class="- topic/ol ol" id="GUID-1BE4DDB4-5F03-4CFD-B547-BDFA15232A7A__GUID-A5BA13A1-71D4-4A16-9DA5-B876E1324917" data-ofbid="GUID-1BE4DDB4-5F03-4CFD-B547-BDFA15232A7A__GUID-A5BA13A1-71D4-4A16-9DA5-B876E1324917">
            <li class="- topic/li li" id="GUID-1BE4DDB4-5F03-4CFD-B547-BDFA15232A7A__GUID-539B1071-B285-4961-9359-FD9BDEBEA83B" data-ofbid="GUID-1BE4DDB4-5F03-4CFD-B547-BDFA15232A7A__GUID-539B1071-B285-4961-9359-FD9BDEBEA83B">In the Design Flow window, click
                    <span class="+ topic/ph ui-d/uicontrol ph uicontrol">System Builder &gt; Run</span>.</li>
            <li class="- topic/li li" id="GUID-1BE4DDB4-5F03-4CFD-B547-BDFA15232A7A__GUID-A480FBBD-B5F3-4672-A628-ECEFCA211233" data-ofbid="GUID-1BE4DDB4-5F03-4CFD-B547-BDFA15232A7A__GUID-A480FBBD-B5F3-4672-A628-ECEFCA211233">In the Enter a name for your system
                dialog box, enter a name for the system you want to build.</li>
            <li class="- topic/li li" id="GUID-1BE4DDB4-5F03-4CFD-B547-BDFA15232A7A__GUID-A5076A0B-2C38-40F1-8313-2529F3148AB3" data-ofbid="GUID-1BE4DDB4-5F03-4CFD-B547-BDFA15232A7A__GUID-A5076A0B-2C38-40F1-8313-2529F3148AB3">Click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">OK</span>. The
                System Builder Device Features page appears.</li>
        </ol>
        <p class="- topic/p p">System Builder automatically configures the silicon features you select. To complete the
            design, add your custom logic or IP and connect them to your System Builder-generated
            design.</p>
        <p class="- topic/p p">For a complete family-specific explanation of the tool, see the <a class="- topic/xref xref" href="https://coredocs.s3.amazonaws.com/Libero/Tool/SysBuilder/sf2_system_builder_ug_2.pdf" target="_blank" rel="external noopener">SmartFusion 2 System Builder documentation</a> or the <a class="- topic/xref xref" href="https://coredocs.s3.amazonaws.com/Libero/Tool/SysBuilder/igl2_system_builder_ug_2.pdf" target="_blank" rel="external noopener">IGLOO 2 System Builder documentation</a>.</p></div></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-7A4A7343-50F5-41C2-80DA-93E791362C01__GUID-FBD76CE7-94EA-4DFD-BB5B-EE71A8910A16" xml:lang="en-US" lang="en-US" id="GUID-7A4A7343-50F5-41C2-80DA-93E791362C01"><h3 class="- topic/title title topictitle3" id="GUID-7A4A7343-50F5-41C2-80DA-93E791362C01__GUID-FBD76CE7-94EA-4DFD-BB5B-EE71A8910A16" style="display:inline-block">3.4.1.2 Using the MSS in Your SmartFusion 2
                                    Designs</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Using%20the%20MSS%20in%20Your%20SmartFusion%202%20Designs">(Ask a Question)</a><div class="- topic/body body"><div class="- topic/p p">The following topics describe how to use the MSS in your SmartFusion 2 designs.<div class="- topic/note note notype note_notype" id="GUID-7A4A7343-50F5-41C2-80DA-93E791362C01__GUID-65C0F9B2-86FB-4186-BC4C-917D8ABD4A65" data-ofbid="GUID-7A4A7343-50F5-41C2-80DA-93E791362C01__GUID-65C0F9B2-86FB-4186-BC4C-917D8ABD4A65"><span class="note__title">Note:</span> MSS
                                                  is valid for SmartFusion 2 devices
                                                  only.</div></div></div><article class="- topic/topic topic nested3" aria-labelledby="GUID-226035C5-1921-4657-B377-9C4B11AD2BCD__GUID-1D5E2ECB-DCB4-49A7-B323-AAC434712091" xml:lang="en-US" lang="en-US" id="GUID-226035C5-1921-4657-B377-9C4B11AD2BCD"><h4 class="- topic/title title topictitle4" id="GUID-226035C5-1921-4657-B377-9C4B11AD2BCD__GUID-1D5E2ECB-DCB4-49A7-B323-AAC434712091" style="display:inline-block">3.4.1.2.1 Instantiating a SmartFusion 2 MSS in Your
        Design</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Instantiating%20a%20SmartFusion%202%20MSS%20in%20Your%20Design">(Ask a Question)</a><div class="- topic/body body"><div class="- topic/p p">You can configure peripherals within the SmartFusion 2 MSS to suit your requirements. Examples of
            peripherals you can configure include:<ul class="- topic/ul ul" id="GUID-226035C5-1921-4657-B377-9C4B11AD2BCD__UL_KDT_23K_F4B" data-ofbid="GUID-226035C5-1921-4657-B377-9C4B11AD2BCD__UL_KDT_23K_F4B">
                <li class="- topic/li li" id="GUID-226035C5-1921-4657-B377-9C4B11AD2BCD__GUID-C7E99EA6-9574-46DB-9AEE-11AD4EB6CAFE" data-ofbid="GUID-226035C5-1921-4657-B377-9C4B11AD2BCD__GUID-C7E99EA6-9574-46DB-9AEE-11AD4EB6CAFE">Arm® Cortex®-M3</li>
                <li class="- topic/li li" id="GUID-226035C5-1921-4657-B377-9C4B11AD2BCD__GUID-5BC31679-1BAD-47E5-9C67-B9221943F19E" data-ofbid="GUID-226035C5-1921-4657-B377-9C4B11AD2BCD__GUID-5BC31679-1BAD-47E5-9C67-B9221943F19E">Embedded nonvolatile memory
                    (eNVM)</li>
                <li class="- topic/li li" id="GUID-226035C5-1921-4657-B377-9C4B11AD2BCD__GUID-D142D92C-1E6F-4F70-AF01-FDCBB6939C7B" data-ofbid="GUID-226035C5-1921-4657-B377-9C4B11AD2BCD__GUID-D142D92C-1E6F-4F70-AF01-FDCBB6939C7B">Ethernet MAC</li>
                <li class="- topic/li li" id="GUID-226035C5-1921-4657-B377-9C4B11AD2BCD__GUID-5806638E-35F0-47A7-BDA3-88A414BF08C2" data-ofbid="GUID-226035C5-1921-4657-B377-9C4B11AD2BCD__GUID-5806638E-35F0-47A7-BDA3-88A414BF08C2">Timer</li>
                <li class="- topic/li li" id="GUID-226035C5-1921-4657-B377-9C4B11AD2BCD__GUID-A9916655-CD8D-4766-A35D-F17086C4BC17" data-ofbid="GUID-226035C5-1921-4657-B377-9C4B11AD2BCD__GUID-A9916655-CD8D-4766-A35D-F17086C4BC17">UART</li>
                <li class="- topic/li li" id="GUID-226035C5-1921-4657-B377-9C4B11AD2BCD__GUID-F058245F-2B67-4BBC-BE7C-5509A26CB7CB" data-ofbid="GUID-226035C5-1921-4657-B377-9C4B11AD2BCD__GUID-F058245F-2B67-4BBC-BE7C-5509A26CB7CB">SPI</li>
            </ul>The MSS operates stand-alone, without any dependencies on other logic within the
            device; however, designs that require functionality beyond a standalone MSS are handled
            by using SmartDesign to add user logic in the SmartFusion 2 SoC FPGA fabric.</div><p class="- topic/p p">You can instantiate an MSS into your design from the New Project Creation Wizard when you start a
            new SmartFusion 2 project, or from the Design Flow window after you have created a new
            project.</p>
        <section class="- topic/section section" id="GUID-226035C5-1921-4657-B377-9C4B11AD2BCD__SECTION_OX5_DJK_F4B" data-ofbid="GUID-226035C5-1921-4657-B377-9C4B11AD2BCD__SECTION_OX5_DJK_F4B"><h5 class="- topic/title title sectiontitle">Instantiating a SmartFusion 2 MSS
                from the New Project Creation Wizard</h5>
            
            <ol class="- topic/ol ol" id="GUID-226035C5-1921-4657-B377-9C4B11AD2BCD__OL_L5M_YJK_F4B" data-ofbid="GUID-226035C5-1921-4657-B377-9C4B11AD2BCD__OL_L5M_YJK_F4B">
                <li class="- topic/li li" id="GUID-226035C5-1921-4657-B377-9C4B11AD2BCD__GUID-2CFF2829-6CA3-413E-AF76-0B79FABC19A3" data-ofbid="GUID-226035C5-1921-4657-B377-9C4B11AD2BCD__GUID-2CFF2829-6CA3-413E-AF76-0B79FABC19A3">Enable <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Use Design
                        Tool</span> (under <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Design Templates and
                    Creators</span>) and click to select <span class="+ topic/ph ui-d/uicontrol ph uicontrol">SmartFusion 2
                        Microcontroller Subsystem (MSS)</span> from the list.</li>
            </ol>
        </section>
        <section class="- topic/section section" id="GUID-226035C5-1921-4657-B377-9C4B11AD2BCD__SECTION_X1Y_FKK_F4B" data-ofbid="GUID-226035C5-1921-4657-B377-9C4B11AD2BCD__SECTION_X1Y_FKK_F4B"><h5 class="- topic/title title sectiontitle">Not Using a Design Tool when You Create a Project</h5>
            
        </section>
        <p class="- topic/p p">If you decide not to use a Design Tool when you created your project:</p>
        <ol class="- topic/ol ol" id="GUID-226035C5-1921-4657-B377-9C4B11AD2BCD__OL_PVM_YJK_F4B" data-ofbid="GUID-226035C5-1921-4657-B377-9C4B11AD2BCD__OL_PVM_YJK_F4B">
            <li class="- topic/li li" id="GUID-226035C5-1921-4657-B377-9C4B11AD2BCD__GUID-4BA0C718-DAD7-4167-9B42-E744C161F9AA" data-ofbid="GUID-226035C5-1921-4657-B377-9C4B11AD2BCD__GUID-4BA0C718-DAD7-4167-9B42-E744C161F9AA">Expand <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Create Design</span> in the Design Flow window and
                double-click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Configure MSS</span>. </li>
            <li class="- topic/li li" id="GUID-226035C5-1921-4657-B377-9C4B11AD2BCD__GUID-87CE9324-3D98-475D-B483-BF0EBE2C0819" data-ofbid="GUID-226035C5-1921-4657-B377-9C4B11AD2BCD__GUID-87CE9324-3D98-475D-B483-BF0EBE2C0819">When the Add Microcontroller Subsystem dialog box appears, enter your design name
                and click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">OK</span>. A SmartDesign Canvas appears, with the MSS
                added to your project. Double-click the MSS to view and configure MSS
                components.</li>
        </ol></div></article><article class="- topic/topic topic nested3" aria-labelledby="GUID-A7B278F3-C86D-46CC-9CA3-8AD8D559452C__GUID-2D16D243-0973-4468-8CE7-7DB1D4639CAB" xml:lang="en-US" lang="en-US" id="GUID-A7B278F3-C86D-46CC-9CA3-8AD8D559452C"><h4 class="- topic/title title topictitle4" id="GUID-A7B278F3-C86D-46CC-9CA3-8AD8D559452C__GUID-2D16D243-0973-4468-8CE7-7DB1D4639CAB" style="display:inline-block">3.4.1.2.2 Configure the SmartFusion 2 MSS</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Configure%20the%20SmartFusion%202%20MSS">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">Documents for specific SmartFusion 2 MSS peripherals are available on the <a class="- topic/xref xref" href="https://www.microchip.com/doclisting/TechDoc.aspx" target="_blank" rel="external noopener">Peripheral Documents web page</a>.</p><p class="- topic/p p">The SmartFusion 2 MSS Configurator in the following figure contains the following elements.
            Double-click an element in the MSS to configure it. If a check box is available, check
            it to enable the element in your design or uncheck it to disable the element in your
            design.</p><p class="- topic/p p" id="GUID-A7B278F3-C86D-46CC-9CA3-8AD8D559452C__MSS_ARM__CORTEX_-M3_PERIPHERALS" data-ofbid="GUID-A7B278F3-C86D-46CC-9CA3-8AD8D559452C__MSS_ARM__CORTEX_-M3_PERIPHERALS">MSS ARM Cortex-M3 Peripherals</p><ul class="- topic/ul ul"><li class="- topic/li li" id="GUID-A7B278F3-C86D-46CC-9CA3-8AD8D559452C__GUID-78B9A10B-A290-45ED-8010-4D217594995B" data-ofbid="GUID-A7B278F3-C86D-46CC-9CA3-8AD8D559452C__GUID-78B9A10B-A290-45ED-8010-4D217594995B">MSS CAN</li>
            <li class="- topic/li li" id="GUID-A7B278F3-C86D-46CC-9CA3-8AD8D559452C__GUID-3B357B76-9D7C-4FE5-97B2-572053AC64D9" data-ofbid="GUID-A7B278F3-C86D-46CC-9CA3-8AD8D559452C__GUID-3B357B76-9D7C-4FE5-97B2-572053AC64D9">MSS Peripheral DMA (PDMA)</li>
            <li class="- topic/li li" id="GUID-A7B278F3-C86D-46CC-9CA3-8AD8D559452C__GUID-737668D3-24DA-4D9E-AC1F-A6A760D124A2" data-ofbid="GUID-A7B278F3-C86D-46CC-9CA3-8AD8D559452C__GUID-737668D3-24DA-4D9E-AC1F-A6A760D124A2">MSS GPIO</li>
            <li class="- topic/li li" id="GUID-A7B278F3-C86D-46CC-9CA3-8AD8D559452C__GUID-32172AB8-2E66-4506-947E-7EF1D9D2FE91" data-ofbid="GUID-A7B278F3-C86D-46CC-9CA3-8AD8D559452C__GUID-32172AB8-2E66-4506-947E-7EF1D9D2FE91">MSS I2C</li>
            <li class="- topic/li li" id="GUID-A7B278F3-C86D-46CC-9CA3-8AD8D559452C__GUID-055177F2-7CAE-43EE-897A-8CE6931806D0" data-ofbid="GUID-A7B278F3-C86D-46CC-9CA3-8AD8D559452C__GUID-055177F2-7CAE-43EE-897A-8CE6931806D0">MSS Ethernet MAC</li>
            <li class="- topic/li li" id="GUID-A7B278F3-C86D-46CC-9CA3-8AD8D559452C__GUID-82EB8B17-7BA9-4016-A4A1-FBD3763267A5" data-ofbid="GUID-A7B278F3-C86D-46CC-9CA3-8AD8D559452C__GUID-82EB8B17-7BA9-4016-A4A1-FBD3763267A5">MSS DDR Controller (MDDR)</li>
            <li class="- topic/li li" id="GUID-A7B278F3-C86D-46CC-9CA3-8AD8D559452C__GUID-F785E95B-D9CD-4576-A016-44AFDAEF93E5" data-ofbid="GUID-A7B278F3-C86D-46CC-9CA3-8AD8D559452C__GUID-F785E95B-D9CD-4576-A016-44AFDAEF93E5">MSS MMUART</li>
            <li class="- topic/li li" id="GUID-A7B278F3-C86D-46CC-9CA3-8AD8D559452C__GUID-86A85FB2-87A5-43C1-ADD5-951D0496A5B2" data-ofbid="GUID-A7B278F3-C86D-46CC-9CA3-8AD8D559452C__GUID-86A85FB2-87A5-43C1-ADD5-951D0496A5B2">MSS Real Time Counter (RTC)</li>
            <li class="- topic/li li" id="GUID-A7B278F3-C86D-46CC-9CA3-8AD8D559452C__GUID-748D69CC-B162-4F3F-8EB4-966B30263D7D" data-ofbid="GUID-A7B278F3-C86D-46CC-9CA3-8AD8D559452C__GUID-748D69CC-B162-4F3F-8EB4-966B30263D7D">MSS Embedded Nonvolatile Memory
                (eNVM)</li>
            <li class="- topic/li li" id="GUID-A7B278F3-C86D-46CC-9CA3-8AD8D559452C__GUID-B5819AD2-815C-447D-93D7-FD6733F2E896" data-ofbid="GUID-A7B278F3-C86D-46CC-9CA3-8AD8D559452C__GUID-B5819AD2-815C-447D-93D7-FD6733F2E896">MSS SPI</li>
            <li class="- topic/li li" id="GUID-A7B278F3-C86D-46CC-9CA3-8AD8D559452C__GUID-037A7F8A-9DB2-4F28-BBFC-490795A024D1" data-ofbid="GUID-A7B278F3-C86D-46CC-9CA3-8AD8D559452C__GUID-037A7F8A-9DB2-4F28-BBFC-490795A024D1">MSS USB</li>
            <li class="- topic/li li" id="GUID-A7B278F3-C86D-46CC-9CA3-8AD8D559452C__FABRIC_INTERFACES" data-ofbid="GUID-A7B278F3-C86D-46CC-9CA3-8AD8D559452C__FABRIC_INTERFACES">MSS Watchdog Timer</li></ul><p class="- topic/p p">Fabric Interfaces</p><ul class="- topic/ul ul"><li class="- topic/li li" id="GUID-A7B278F3-C86D-46CC-9CA3-8AD8D559452C__GUID-850C7861-FAC2-4C31-BE4E-7DC56BA46541" data-ofbid="GUID-A7B278F3-C86D-46CC-9CA3-8AD8D559452C__GUID-850C7861-FAC2-4C31-BE4E-7DC56BA46541">MSS Fabric Interface Controllers (FICs)</li></ul><p class="- topic/p p" id="GUID-A7B278F3-C86D-46CC-9CA3-8AD8D559452C__ADDITIONAL_INFORMATION" data-ofbid="GUID-A7B278F3-C86D-46CC-9CA3-8AD8D559452C__ADDITIONAL_INFORMATION">Additional Information</p><ul class="- topic/ul ul"><li class="- topic/li li" id="GUID-A7B278F3-C86D-46CC-9CA3-8AD8D559452C__GUID-23046076-9145-4F73-980E-29E0AF2A3561" data-ofbid="GUID-A7B278F3-C86D-46CC-9CA3-8AD8D559452C__GUID-23046076-9145-4F73-980E-29E0AF2A3561">MSS Cache Controller</li><li class="- topic/li li" id="GUID-A7B278F3-C86D-46CC-9CA3-8AD8D559452C__GUID-5EAF0F38-8AD6-4C58-8CC7-6622BF622811" data-ofbid="GUID-A7B278F3-C86D-46CC-9CA3-8AD8D559452C__GUID-5EAF0F38-8AD6-4C58-8CC7-6622BF622811">MSS DDR Bridge Controller</li><li class="- topic/li li" id="GUID-A7B278F3-C86D-46CC-9CA3-8AD8D559452C__GUID-69184930-092C-4542-A25B-CA8100608058" data-ofbid="GUID-A7B278F3-C86D-46CC-9CA3-8AD8D559452C__GUID-69184930-092C-4542-A25B-CA8100608058">MSS AHB Bus Matrix</li><li class="- topic/li li" id="GUID-A7B278F3-C86D-46CC-9CA3-8AD8D559452C__GUID-3B855E66-DE6E-40E2-AA74-36C54F055611" data-ofbid="GUID-A7B278F3-C86D-46CC-9CA3-8AD8D559452C__GUID-3B855E66-DE6E-40E2-AA74-36C54F055611">MSS Clocks Configurator (MSS CCC)</li><li class="- topic/li li" id="GUID-A7B278F3-C86D-46CC-9CA3-8AD8D559452C__GUID-6C277F50-314E-4099-8BB5-3AE267B60354" data-ofbid="GUID-A7B278F3-C86D-46CC-9CA3-8AD8D559452C__GUID-6C277F50-314E-4099-8BB5-3AE267B60354">MSS Interrupts Controller</li><li class="- topic/li li" id="GUID-A7B278F3-C86D-46CC-9CA3-8AD8D559452C__GUID-901454EA-6ACA-44BA-AA46-33E3029B987A" data-ofbid="GUID-A7B278F3-C86D-46CC-9CA3-8AD8D559452C__GUID-901454EA-6ACA-44BA-AA46-33E3029B987A">MSS Reset Controller</li></ul><ul class="- topic/ul ul"><li class="- topic/li li" id="GUID-A7B278F3-C86D-46CC-9CA3-8AD8D559452C__GUID-D163026F-9390-449A-8B43-BF9D19DFCAEB" data-ofbid="GUID-A7B278F3-C86D-46CC-9CA3-8AD8D559452C__GUID-D163026F-9390-449A-8B43-BF9D19DFCAEB">MSS SECDED Configurator</li><li class="- topic/li li" id="GUID-A7B278F3-C86D-46CC-9CA3-8AD8D559452C__GUID-FFA14B3E-6E2E-45D3-B3B4-E85D74FB801C" data-ofbid="GUID-A7B278F3-C86D-46CC-9CA3-8AD8D559452C__GUID-FFA14B3E-6E2E-45D3-B3B4-E85D74FB801C">MSS Security Configurator</li></ul><p class="- topic/p p">The MSS generates a component that is instantiated into your top-level design.</p><figure class="- topic/fig fig fignone" id="GUID-A7B278F3-C86D-46CC-9CA3-8AD8D559452C__GUID-08C937E0-B8FB-48BD-A5CB-144183D27FDF" data-ofbid="GUID-A7B278F3-C86D-46CC-9CA3-8AD8D559452C__GUID-08C937E0-B8FB-48BD-A5CB-144183D27FDF"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-27. <span id="GUID-A7B278F3-C86D-46CC-9CA3-8AD8D559452C__GUID-11F7286B-595E-426A-A77E-A5D84BCA0A5A" class="fig--title">Microcontroller Subsystem Configurator</span></span></figcaption><img class="- topic/image image" src="GUID-C534B284-2A36-4F49-81AE-7DAF5B8EF5A5-low.jpg" height="391" width="539" alt="???"/></figure></div></article><article class="- topic/topic topic nested3" aria-labelledby="GUID-A51CBAE8-4A56-4031-97F5-25588D8224D2__GUID-115D4198-FD02-40B0-B09F-B719DBAC547F" xml:lang="en-US" lang="en-US" id="GUID-A51CBAE8-4A56-4031-97F5-25588D8224D2"><h4 class="- topic/title title topictitle4" id="GUID-A51CBAE8-4A56-4031-97F5-25588D8224D2__GUID-115D4198-FD02-40B0-B09F-B719DBAC547F" style="display:inline-block">3.4.1.2.3 Generate SmartFusion 2 MSS Files</h4><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Generate%20SmartFusion%202%20MSS%20Files">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">See the MSS Configurator help for more information on generating SmartFusion 2 MSS files.</p><p class="- topic/p p">Click the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Generate Component </span>button <img class="- topic/image image" src="GUID-1121055C-E0FD-4832-8D1F-A4ED8AA7818B-low.png" height="31" width="27" alt="???"/> to create your
                                    SmartFusion 2 MSS files. The MSS Configurator generates the
                                    following files:</p><ul class="- topic/ul ul"><li class="- topic/li li" id="GUID-A51CBAE8-4A56-4031-97F5-25588D8224D2__GUID-25A94376-41BE-44F6-A275-844B33006A45" data-ofbid="GUID-A51CBAE8-4A56-4031-97F5-25588D8224D2__GUID-25A94376-41BE-44F6-A275-844B33006A45">HDL files for the MSS components, including timing shells for synthesis - HDL files are automatically managed by the Libero SoC and passed to the Synthesis and Simulation tools.</li><li class="- topic/li li" id="GUID-A51CBAE8-4A56-4031-97F5-25588D8224D2__GUID-6D30DB19-2CCB-42CA-86CB-F03F0956E261" data-ofbid="GUID-A51CBAE8-4A56-4031-97F5-25588D8224D2__GUID-6D30DB19-2CCB-42CA-86CB-F03F0956E261">EFC File: Contains your eNVM client data - The EFC content is included in your final programming file.</li><li class="- topic/li li" id="GUID-A51CBAE8-4A56-4031-97F5-25588D8224D2__GUID-9DA2E11C-71A8-493D-92E0-D9A29CD1BF50" data-ofbid="GUID-A51CBAE8-4A56-4031-97F5-25588D8224D2__GUID-9DA2E11C-71A8-493D-92E0-D9A29CD1BF50">Firmware drivers and memory maps are exported
                                                into the <code class="+ topic/ph pr-d/codeph ph codeph">&lt;project&gt;\firmware\</code>
                                                directory - Libero SoC automatically generates a
                                                Software IDE project that includes your Firmware
                                                drivers. If you are not using a software project
                                                automatically created by Libero, you can import this
                                                directory into your Software IDE project.</li><li class="- topic/li li" id="GUID-A51CBAE8-4A56-4031-97F5-25588D8224D2__GUID-657D813A-CC3E-4795-8AE7-58EBF53372A0" data-ofbid="GUID-A51CBAE8-4A56-4031-97F5-25588D8224D2__GUID-657D813A-CC3E-4795-8AE7-58EBF53372A0">Testbench HDL and BFM script for the MSS design: These files are managed by Libero SoC and automatically passed to the Simulation tool.</li><li class="- topic/li li" id="GUID-A51CBAE8-4A56-4031-97F5-25588D8224D2__GUID-A50BCC97-8457-4AF9-83D2-CA4AEC9F0F8F" data-ofbid="GUID-A51CBAE8-4A56-4031-97F5-25588D8224D2__GUID-A50BCC97-8457-4AF9-83D2-CA4AEC9F0F8F">PDC files for the MSS and the top-level design: These files are managed by Libero SoC and automatically integrated during Compile and Layout.</li></ul></div></article></article></article><article class="- topic/topic topic nested1" aria-labelledby="GUID-71A2B662-DE5E-4D25-8430-051A7E40E6F2__GUID-361B75AE-7E79-49F4-B130-A5872D127B82" xml:lang="en-US" lang="en-US" id="GUID-71A2B662-DE5E-4D25-8430-051A7E40E6F2"><h2 class="- topic/title title topictitle2" id="GUID-71A2B662-DE5E-4D25-8430-051A7E40E6F2__GUID-361B75AE-7E79-49F4-B130-A5872D127B82" style="display:inline-block">3.4.2 Create SmartDesign</h2><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Create%20SmartDesign">(Ask a Question)</a><div class="- topic/body body">
        <p class="- topic/p p">SmartDesign is a visual block-based design creation and entry tool for instantiating,
            configuring, and connecting Microchip IPs, user-generated IPs, and custom/glue-logic HDL
            modules. This tool provides a canvas for instantiating and stitching together design
            objects. The result from SmartDesign is a design-rule-checked and automatically
            abstracted synthesis-ready HDL file. A generated SmartDesign can be the entire FPGA
            design or a component subsystem to be re-used in a larger design.</p>
        <p class="- topic/p p">The following design objects can be instantiated in the SmartDesign canvas:</p>
        <ul class="- topic/ul ul" id="GUID-71A2B662-DE5E-4D25-8430-051A7E40E6F2__UL_CST_2YR_TNB" data-ofbid="GUID-71A2B662-DE5E-4D25-8430-051A7E40E6F2__UL_CST_2YR_TNB">
            <li class="- topic/li li" id="GUID-71A2B662-DE5E-4D25-8430-051A7E40E6F2__GUID-A50FBE9A-0312-400B-AE4A-561D96E5064C" data-ofbid="GUID-71A2B662-DE5E-4D25-8430-051A7E40E6F2__GUID-A50FBE9A-0312-400B-AE4A-561D96E5064C">Microchip IP Cores</li>
            <li class="- topic/li li" id="GUID-71A2B662-DE5E-4D25-8430-051A7E40E6F2__GUID-77F5E5DC-6A82-4FF9-A5A7-616A14A91077" data-ofbid="GUID-71A2B662-DE5E-4D25-8430-051A7E40E6F2__GUID-77F5E5DC-6A82-4FF9-A5A7-616A14A91077">User-generated or third-party IP
                Cores</li>
            <li class="- topic/li li" id="GUID-71A2B662-DE5E-4D25-8430-051A7E40E6F2__GUID-9F230745-D2C0-45D5-8363-56C240C0FC6B" data-ofbid="GUID-71A2B662-DE5E-4D25-8430-051A7E40E6F2__GUID-9F230745-D2C0-45D5-8363-56C240C0FC6B">HDL design files</li>
            <li class="- topic/li li" id="GUID-71A2B662-DE5E-4D25-8430-051A7E40E6F2__GUID-5617F1C8-6841-46DA-8BD3-9B2D91F7BE2C" data-ofbid="GUID-71A2B662-DE5E-4D25-8430-051A7E40E6F2__GUID-5617F1C8-6841-46DA-8BD3-9B2D91F7BE2C">HDL + design files</li>
            <li class="- topic/li li" id="GUID-71A2B662-DE5E-4D25-8430-051A7E40E6F2__GUID-BE7EDDAB-FD26-4D8E-9C00-1EFB4EE5A376" data-ofbid="GUID-71A2B662-DE5E-4D25-8430-051A7E40E6F2__GUID-BE7EDDAB-FD26-4D8E-9C00-1EFB4EE5A376">Basic macros</li>
            <li class="- topic/li li" id="GUID-71A2B662-DE5E-4D25-8430-051A7E40E6F2__GUID-26F02A00-4E25-4AE4-AD1E-0B2FDC67CACC" data-ofbid="GUID-71A2B662-DE5E-4D25-8430-051A7E40E6F2__GUID-26F02A00-4E25-4AE4-AD1E-0B2FDC67CACC">Other SmartDesign components
                    (<span class="+ topic/ph sw-d/filepath ph filepath">*.cxf</span> files). These files can be generated from
                SmartDesign in the current Libero SoC project, or they can be imported from other
                Libero SoC projects.</li>
            <li class="- topic/li li" id="GUID-71A2B662-DE5E-4D25-8430-051A7E40E6F2__GUID-40C82DB9-1C43-4A52-AAC4-26ADD8110507" data-ofbid="GUID-71A2B662-DE5E-4D25-8430-051A7E40E6F2__GUID-40C82DB9-1C43-4A52-AAC4-26ADD8110507">Re-usable design blocks
                    (<span class="+ topic/ph sw-d/filepath ph filepath">*.cxz</span> files) published from Libero SoC. For more
                information, see the <span class="- topic/ph ph">
        <a class="- topic/xref xref" href="http://coredocs.s3.amazonaws.com/Libero/2023_1/Tool/smartdesign_ug.pdf" target="_blank" rel="external noopener">SmartDesign User Guide</a>
      </span>.</li>
        </ul>
        <div class="- topic/note note notype note_notype" id="GUID-71A2B662-DE5E-4D25-8430-051A7E40E6F2__NOTE_ZWY_WJV_15B" data-ofbid="GUID-71A2B662-DE5E-4D25-8430-051A7E40E6F2__NOTE_ZWY_WJV_15B"><span class="note__title">Note:</span> The following table lists the direct cores that cannot be
            generated in Libero using Batch mode on Linux machines only via TCL if the DISPLAY
            variable is not set.<div class="table-container"><table class="- topic/table table frame-none" id="GUID-71A2B662-DE5E-4D25-8430-051A7E40E6F2__TABLE_YWR_DKV_15B" data-ofbid="GUID-71A2B662-DE5E-4D25-8430-051A7E40E6F2__TABLE_YWR_DKV_15B" data-cols="2"><caption class="- topic/title title tablecap" data-caption-side="top" data-is-repeated="true"><span class="table--title-label"><span class="table--title-label">Table 3-18. </span></span><span class="table--title" id="GUID-71A2B662-DE5E-4D25-8430-051A7E40E6F2__GUID-6ADEC2C5-B39D-435C-9201-20E89DED2673">Direct Cores That Cannot be
                    Used in Batch Mode when DISPLAY Variable is not Set</span></caption><colgroup><col style="width:50%"/><col style="width:50%"/></colgroup><thead class="- topic/thead thead">
                        <tr class="- topic/row">
                            <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-71A2B662-DE5E-4D25-8430-051A7E40E6F2__TABLE_YWR_DKV_15B__entry__1">Direct Cores That Cannot be Used in Batch Mode </th>
                            <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-71A2B662-DE5E-4D25-8430-051A7E40E6F2__TABLE_YWR_DKV_15B__entry__2">Direct Cores That Cannot be Used in Batch Mode </th>
                        </tr>
                    </thead><tbody class="- topic/tbody tbody">
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-71A2B662-DE5E-4D25-8430-051A7E40E6F2__TABLE_YWR_DKV_15B__entry__1">CoreAXI4SRAM</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-71A2B662-DE5E-4D25-8430-051A7E40E6F2__TABLE_YWR_DKV_15B__entry__2">CoreFIFO</td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-71A2B662-DE5E-4D25-8430-051A7E40E6F2__TABLE_YWR_DKV_15B__entry__1">CoreCIC</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-71A2B662-DE5E-4D25-8430-051A7E40E6F2__TABLE_YWR_DKV_15B__entry__2">CoreFFT</td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-71A2B662-DE5E-4D25-8430-051A7E40E6F2__TABLE_YWR_DKV_15B__entry__1">CoreCordic</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-71A2B662-DE5E-4D25-8430-051A7E40E6F2__TABLE_YWR_DKV_15B__entry__2">CoreFIR_PF</td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-71A2B662-DE5E-4D25-8430-051A7E40E6F2__TABLE_YWR_DKV_15B__entry__1">CoreABC</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-71A2B662-DE5E-4D25-8430-051A7E40E6F2__TABLE_YWR_DKV_15B__entry__2">CoreRSDEC</td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-71A2B662-DE5E-4D25-8430-051A7E40E6F2__TABLE_YWR_DKV_15B__entry__1">CoreEDAC</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-71A2B662-DE5E-4D25-8430-051A7E40E6F2__TABLE_YWR_DKV_15B__entry__2">CoreRSENC</td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-71A2B662-DE5E-4D25-8430-051A7E40E6F2__TABLE_YWR_DKV_15B__entry__1">CoreDDS</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-71A2B662-DE5E-4D25-8430-051A7E40E6F2__TABLE_YWR_DKV_15B__entry__2"></td>
                        </tr>
                    </tbody></table></div></div>
    </div><article class="- topic/topic topic nested2" aria-labelledby="GUID-17C1306F-1483-431E-B476-3781AD90BC03__GUID-C402DFA9-481E-4D15-8300-49D0E2009CD1" xml:lang="en-US" lang="en-US" id="GUID-17C1306F-1483-431E-B476-3781AD90BC03">
    <h3 class="- topic/title title topictitle3" id="GUID-17C1306F-1483-431E-B476-3781AD90BC03__GUID-C402DFA9-481E-4D15-8300-49D0E2009CD1" style="display:inline-block">3.4.2.1 Create New SmartDesign</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Create%20New%20SmartDesign">(Ask a Question)</a>
    <div class="- topic/body body">
        <div class="- topic/p p">This SmartDesign component might be the top level of the design, or it can be used as a
            lower level SmartDesign component after successful generation in another design.<ol class="- topic/ol ol" id="GUID-17C1306F-1483-431E-B476-3781AD90BC03__OL_BDL_H3N_PNB" data-ofbid="GUID-17C1306F-1483-431E-B476-3781AD90BC03__OL_BDL_H3N_PNB">
                <li class="- topic/li li" id="GUID-17C1306F-1483-431E-B476-3781AD90BC03__GUID-2CFF2829-6CA3-413E-AF76-0B79FABC19A3" data-ofbid="GUID-17C1306F-1483-431E-B476-3781AD90BC03__GUID-2CFF2829-6CA3-413E-AF76-0B79FABC19A3">From the
                        <span class="+ topic/ph ui-d/uicontrol ph uicontrol">File</span> menu, choose <span class="+ topic/ph ui-d/uicontrol ph uicontrol">New &gt;
                        SmartDesign</span> in the Design Flow window or double-click
                        <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Create SmartDesign</span>. The Create New SmartDesign dialog
                    box appears. <figure class="- topic/fig fig fignone" id="GUID-17C1306F-1483-431E-B476-3781AD90BC03__FIG_TNG_G3N_PNB" data-ofbid="GUID-17C1306F-1483-431E-B476-3781AD90BC03__FIG_TNG_G3N_PNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-28. <span id="GUID-17C1306F-1483-431E-B476-3781AD90BC03__GUID-8C2D306B-214E-4EDC-A19A-0680FD0D6E42" class="fig--title">Create New SmartDesign
                            Dialog Box</span></span></figcaption>
                        
                        <img class="- topic/image image" id="GUID-17C1306F-1483-431E-B476-3781AD90BC03__IMAGE_UNG_G3N_PNB" src="GUID-947118CF-1750-42C8-9B60-74B05AFE5713-low.jpg"/>
                    </figure></li>
                <li class="- topic/li li" id="GUID-17C1306F-1483-431E-B476-3781AD90BC03__GUID-1899397A-A503-4E4A-AD53-3105B8A374B4" data-ofbid="GUID-17C1306F-1483-431E-B476-3781AD90BC03__GUID-1899397A-A503-4E4A-AD53-3105B8A374B4">Enter a name and click
                        <span class="+ topic/ph ui-d/uicontrol ph uicontrol">OK</span>. The component appears in the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Design
                        Hierarchy</span> tab of the Design Explorer.</li>
            </ol><div class="- topic/note note notype note_notype" id="GUID-17C1306F-1483-431E-B476-3781AD90BC03__GUID-9C8858FD-F407-438E-9A9C-9D9EFD4AC2D9" data-ofbid="GUID-17C1306F-1483-431E-B476-3781AD90BC03__GUID-9C8858FD-F407-438E-9A9C-9D9EFD4AC2D9"><span class="note__title">Note:</span> The component name you choose
                must be unique in your project. For more information, see the <span class="- topic/ph ph">
        <a class="- topic/xref xref" href="http://coredocs.s3.amazonaws.com/Libero/2023_1/Tool/smartdesign_ug.pdf" target="_blank" rel="external noopener">SmartDesign User Guide</a>
      </span>.</div></div>
    </div>
</article><article class="- topic/topic topic nested2" aria-labelledby="GUID-E3EBA9C7-B8F4-47CE-A43A-CCE851299217__GUID-8DB99E1A-5DF6-4DBA-A9A5-115A92C0E4E8" xml:lang="en-US" lang="en-US" id="GUID-E3EBA9C7-B8F4-47CE-A43A-CCE851299217"><h3 class="- topic/title title topictitle3" id="GUID-E3EBA9C7-B8F4-47CE-A43A-CCE851299217__GUID-8DB99E1A-5DF6-4DBA-A9A5-115A92C0E4E8" style="display:inline-block">3.4.2.2 Export Component Description (Tcl)</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Export%20Component%20Description%20%28Tcl%29">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">Using the Export Component Description option, you can export components such as SmartDesign
            components, configured cores, and HDL+ cores separately as Tcl. </p>
        <div class="- topic/p p">To export a SmartDesign component:<ol class="- topic/ol ol" id="GUID-E3EBA9C7-B8F4-47CE-A43A-CCE851299217__OL_YBS_254_D4B" data-ofbid="GUID-E3EBA9C7-B8F4-47CE-A43A-CCE851299217__OL_YBS_254_D4B">
                <li class="- topic/li li" id="GUID-E3EBA9C7-B8F4-47CE-A43A-CCE851299217__GUID-2CFF2829-6CA3-413E-AF76-0B79FABC19A3" data-ofbid="GUID-E3EBA9C7-B8F4-47CE-A43A-CCE851299217__GUID-2CFF2829-6CA3-413E-AF76-0B79FABC19A3">Right-click the component and
                    choose <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Export Component Description (Tcl)</span>.</li>
            </ol><figure class="- topic/fig fig fignone" id="GUID-E3EBA9C7-B8F4-47CE-A43A-CCE851299217__FIG_RKM_PJN_PNB" data-ofbid="GUID-E3EBA9C7-B8F4-47CE-A43A-CCE851299217__FIG_RKM_PJN_PNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-29. <span id="GUID-E3EBA9C7-B8F4-47CE-A43A-CCE851299217__GUID-8998E272-982E-40F5-B5E4-CD5A3FD59CD0" class="fig--title">Export as TCL Option for
                    SmartDesign Component</span></span></figcaption>
                
                <img class="- topic/image image" id="GUID-E3EBA9C7-B8F4-47CE-A43A-CCE851299217__IMAGE_SKM_PJN_PNB" src="GUID-35322FDA-9293-4694-8376-3C4557A00326-low.jpg"/>
            </figure><figure class="- topic/fig fig fignone" id="GUID-E3EBA9C7-B8F4-47CE-A43A-CCE851299217__FIG_MWW_SJN_PNB" data-ofbid="GUID-E3EBA9C7-B8F4-47CE-A43A-CCE851299217__FIG_MWW_SJN_PNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-30. <span id="GUID-E3EBA9C7-B8F4-47CE-A43A-CCE851299217__GUID-96FB48BC-5501-4F77-B23C-7EADAB46022F" class="fig--title">Export Script Dialog
                    Box</span></span></figcaption>
                
                <img class="- topic/image image" id="GUID-E3EBA9C7-B8F4-47CE-A43A-CCE851299217__IMAGE_NWW_SJN_PNB" src="GUID-F6E9C4FC-42E2-4659-9297-F1347E1C1020-low.jpg"/>
            </figure></div>
        <p class="- topic/p p">2. Click the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Browse</span> button to specify the location where you want
            to export the Tcl file, and then click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">OK</span>.</p></div></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-1FDD32EA-9976-42BB-B899-5F3E66F8B44D__GUID-89B54CFE-ED4F-4E37-A529-0A8B71CA5F30" xml:lang="en-US" lang="en-US" id="GUID-1FDD32EA-9976-42BB-B899-5F3E66F8B44D"><h3 class="- topic/title title topictitle3" id="GUID-1FDD32EA-9976-42BB-B899-5F3E66F8B44D__GUID-89B54CFE-ED4F-4E37-A529-0A8B71CA5F30" style="display:inline-block">3.4.2.3 Examples</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Examples">(Ask a Question)</a><div class="- topic/body body"><div class="- topic/p p">The following is an example of an exported Tcl script for a SmartDesign Component
                                    (PCIe_TL_CLK).<pre class="+ topic/pre pr-d/codeblock pre codeblock"><code># Creating SmartDesign PCIe_TL_CLK set sd_name {PCIe_TL_CLK}
create_smartdesign -sd_name ${sd_name}
# Disable auto promotion of pins of type 'pad' auto_promote_pad_pins -promote_all 0
# Create top level Ports
sd_create_scalar_port -sd_name ${sd_name} -port_name {CLK_125MHz} -port_direction {IN}
sd_create_scalar_port -sd_name ${sd_name} -port_name {TL_CLK} -port_direction {OUT} sd_create_scalar_port -sd_name ${sd_name} -port_name {DEVICE_INIT_DONE} -port_direction
{OUT}
# Add CLK_DIV2_0 instance
sd_instantiate_component -sd_name ${sd_name} -component_name {CLK_DIV2} -instance_name
{CLK_DIV2_0}
# Add NGMUX_0 instance
sd_instantiate_component -sd_name ${sd_name} -component_name {NGMUX} -instance_name
{NGMUX_0}
# Add OSC_160MHz_0 instance
sd_instantiate_component -sd_name ${sd_name} -component_name {OSC_160MHz} -instance_name
{OSC_160MHz_0}
# Add PCIe_INIT_MONITOR_0 instance
sd_instantiate_component -sd_name ${sd_name} -component_name {PCIe_INIT_MONITOR} - instance_name {PCIe_INIT_MONITOR_0}
sd_mark_pins_unused -sd_name ${sd_name} -pin_names {PCIe_INIT_MONITOR_0:FABRIC_POR_N} sd_mark_pins_unused -sd_name ${sd_name} -pin_names {PCIe_INIT_MONITOR_0:USRAM_INIT_DONE} sd_mark_pins_unused -sd_name ${sd_name} -pin_names {PCIe_INIT_MONITOR_0:SRAM_INIT_DONE} sd_mark_pins_unused -sd_name ${sd_name} -pin_names {PCIe_INIT_MONITOR_0:XCVR_INIT_DONE}
sd_mark_pins_unused -sd_name ${sd_name} -pin_names
{PCIe_INIT_MONITOR_0:USRAM_INIT_FROM_SNVM_DONE}
sd_mark_pins_unused -sd_name ${sd_name} -pin_names
{PCIe_INIT_MONITOR_0:USRAM_INIT_FROM_UPROM_DONE}
sd_mark_pins_unused -sd_name ${sd_name} -pin_names
{PCIe_INIT_MONITOR_0:USRAM_INIT_FROM_SPI_DONE}
sd_mark_pins_unused -sd_name ${sd_name} -pin_names
{PCIe_INIT_MONITOR_0:SRAM_INIT_FROM_SNVM_DONE}
sd_mark_pins_unused -sd_name ${sd_name} -pin_names
{PCIe_INIT_MONITOR_0:SRAM_INIT_FROM_UPROM_DONE}
sd_mark_pins_unused -sd_name ${sd_name} -pin_names
{PCIe_INIT_MONITOR_0:SRAM_INIT_FROM_SPI_DONE}
sd_mark_pins_unused -sd_name ${sd_name} -pin_names {PCIe_INIT_MONITOR_0:AUTOCALIB_DONE} 
# Add scalar net connections
sd_connect_pins -sd_name ${sd_name} -pin_names {"NGMUX_0:CLK1" "CLK_125MHz" } sd_connect_pins -sd_name ${sd_name} -pin_names {"CLK_DIV2_0:CLK_OUT" "NGMUX_0:CLK0" }
sd_connect_pins -sd_name ${sd_name} -pin_names {"PCIe_INIT_MONITOR_0:DEVICE_INIT_DONE" "DEVICE_INIT_DONE" }
sd_connect_pins -sd_name ${sd_name} -pin_names {"CLK_DIV2_0:CLK_IN" "OSC_160MHz_0:RCOSC_160MHZ_CLK_DIV" }
sd_connect_pins -sd_name ${sd_name} -pin_names {"NGMUX_0:SEL" "PCIe_INIT_MONITOR_0:PCIE_INIT_DONE" }
sd_connect_pins -sd_name ${sd_name} -pin_names {"NGMUX_0:CLK_OUT" "TL_CLK" } 
# Re-enable auto promotion of pins of type 'pad'
auto_promote_pad_pins -promote_all 1 
# Save the smartDesign save_smartdesign -sd_name ${sd_name} 
# Generate SmartDesign PCIe_TL_CLK
generate_component -component_name ${sd_name}</code></pre></div><div class="- topic/p p">The following is an example of an exported Tcl script for a System Builder Core
            (PF_DDR3_SS).<pre class="+ topic/pre pr-d/codeblock pre codeblock"><code># Exporting core PF_DDR3_SS to TCL
# Create design TCL command for core PF_DDR3_SS
create_and_configure_core -core_vlnv {Actel:SystemBuilder:PF_DDR3:2.3.120} - component_name {PF_DDR3_SS} -params {\
"ADDRESS_MIRROR:false" \ 
"ADDRESS_ORDERING:CHIP_ROW_BANK_COL" \ 
"AUTO_SELF_REFRESH:1" \ 
"AXI_ID_WIDTH:6" \
"AXI_WIDTH:64" \ 
"BANKSTATMODULES:4" \ 
"BANK_ADDR_WIDTH:3" \ 
"BURST_LENGTH:0" \ 
"CAS_ADDITIVE_LATENCY:0" \ 
"CAS_LATENCY:9" \ 
"CAS_WRITE_LATENCY:7" \ 
"CCC_PLL_CLOCK_MULTIPLIER:6" \ 
"CLOCK_DDR:666.666" \ 
"CLOCK_PLL_REFERENCE:111.111" \ 
"CLOCK_RATE:4" \ 
"CLOCK_USER:166.6665" \ 
"COL_ADDR_WIDTH:11" \ 
"DLL_ENABLE:1" \
"DM_MODE:DM" \ 
"DQ_DQS_GROUP_SIZE:8" \ 
"ENABLE_ECC:0" \ 
"ENABLE_INIT_INTERFACE:false" \
"ENABLE_LOOKAHEAD_PRECHARGE_ACTIVATE:false" \
"ENABLE_PAR_ALERT:false" \ 
"ENABLE_REINIT:false" \ 
"ENABLE_TAG_IF:false" \ 
"ENABLE_USER_ZQCALIB:false" \ 
"EXPOSE_TRAINING_DEBUG_IF:false" \ 
"FABRIC_INTERFACE:AXI4" \ 
"FAMILY:26" \
"MEMCTRLR_INST_NO:1" \ 
"MEMORY_FORMAT:COMPONENT" \
"MINIMUM_READ_IDLE:1" \
"ODT_ENABLE_RD_RNK0_ODT0:false" \ 
"ODT_ENABLE_RD_RNK0_ODT1:false" \ 
"ODT_ENABLE_RD_RNK1_ODT0:false" \ 
"ODT_ENABLE_RD_RNK1_ODT1:false" \ 
"ODT_ENABLE_WR_RNK0_ODT0:true" \
"ODT_ENABLE_WR_RNK0_ODT1:false" \ 
"ODT_ENABLE_WR_RNK1_ODT0:false" \ 
"ODT_ENABLE_WR_RNK1_ODT1:true" \ 
"ODT_RD_OFF_SHIFT:0" \ 
"ODT_RD_ON_SHIFT:0" \ 
"ODT_WR_OFF_SHIFT:0" \ 
"ODT_WR_ON_SHIFT:0" \ 
"OUTPUT_DRIVE_STRENGTH:RZQ6" \
"PARAM_IS_FALSE:false" \ 
"PARTIAL_ARRAY_SELF_REFRESH:FULL" \
"PHYONLY:false" \ 
"PIPELINE:false" \ 
"QOFF:0" \ 
"QUEUE_DEPTH:3" \ 
"RDIMM_LAT:0" \
"READ_BURST_TYPE:SEQUENTIAL" \ 
"ROW_ADDR_WIDTH:16" \ 
"RTT_NOM:DISABLED" \ 
"RTT_WR:OFF" \ 
"SDRAM_NB_RANKS:1" \ 
"SDRAM_NUM_CLK_OUTS:1" \ 
"SDRAM_TYPE:DDR3" \
"SELF_REFRESH_TEMPERATURE:NORMAL" \ 
"SHIELD_ENABLED:true" \ 
"SIMULATION_MODE:FAST" \ 
"TDQS_ENABLE:DISABLE" \ 
"TGIGEN_ADD_PRESET_WIDGET:true" \ 
"TIMING_DH:150" \ 
"TIMING_DQSCK:400" \ 
"TIMING_DQSQ:200" \ 
"TIMING_DQSS:0.25" \
"TIMING_DS:75" \ 
"TIMING_DSH:0.2" \ 
"TIMING_DSS:0.2" \ 
"TIMING_FAW:30" \ 
"TIMING_IH:275" \ 
"TIMING_INIT:200" \ 
"TIMING_IS:200" \ 
"TIMING_MODE:0" \ 
"TIMING_MRD:4" \ 
"TIMING_QH:0.38" \ 
"TIMING_QSH:0.38" \ 
"TIMING_RAS:36" \ 
"TIMING_RC:49.5" \ 
"TIMING_RCD:13.5" \ 
"TIMING_REFI:7.8" \
"TIMING_RFC:350" \ 
"TIMING_RP:13.5" \ 
"TIMING_RRD:7.5" \ 
"TIMING_RTP:7.5" \ 
"TIMING_WR:15" \ 
"TIMING_WTR:5" \ 
"TURNAROUND_RTR_DIFFRANK:1" \ 
"TURNAROUND_RTW_DIFFRANK:1" \ 
"TURNAROUND_WTR_DIFFRANK:1" \ 
"TURNAROUND_WTW_DIFFRANK:0" \
"USER_POWER_DOWN:false" \ 
"USER_SELF_REFRESH:false" \ 
"WIDTH:16" \ 
"WRITE_LEVELING:ENABLE" \ 
"WRITE_RECOVERY:5" \ 
"ZQ_CALIB_PERIOD:200" \ 
"ZQ_CALIB_TYPE:0" \ 
"ZQ_CALIB_TYPE_TEMP:0" \ 
"ZQ_CAL_INIT_TIME:512" \ 
"ZQ_CAL_L_TIME:256" \
"ZQ_CAL_S_TIME:64" } -inhibit_configurator 0 
# Exporting core PF_DDR3_SS to TCL done</code></pre></div><div class="- topic/p p">The following is an example of an exported Tcl script for an HDL+
                                    core.<pre class="+ topic/pre pr-d/codeblock pre codeblock"><code># Exporting core pattern_gen_checker to TCL
# Exporting Create HDL core command for module pattern_gen_checker create_hdl_core -file
{X:/10_docs_review/12.0_Release/pcie_demo_tcl_example/DG0756_PF_PCIe_EP/new/project/hdl/ PATTERN_GEN_CHECKER.v} -module {pattern_gen_checker} -library {work} -package {}
# Exporting BIF information of HDL core command for module pattern_gen_checker</code></pre></div><div class="- topic/p p">The following is an example of an exported Tcl script for a SgCore
                                    (PF_TX_PLL).<pre class="+ topic/pre pr-d/codeblock pre codeblock"><code># Exporting core PCIe_TX_PLL to TCL
# Exporting Create design command for core PCIe_TX_PLL
create_and_configure_core -core_vlnv {Actel:SgCore:PF_TX_PLL:1.0.115} -component_name
{PCIe_TX_PLL} -params {\ 
"CORE:PF_TX_PLL" \ 
"FAMILY:26" \
"INIT:0x0" \
"PARAM_IS_FALSE:false" \ 
"SD_EXPORT_HIDDEN_PORTS:false" \
"TxPLL_AUX_LOW_SEL:true" \ 
"TxPLL_AUX_OUT:125" \
"TxPLL_CLK_125_EN:true" \ 
"TxPLL_DYNAMIC_RECONFIG_INTERFACE_EN:false" \ 
"TxPLL_EXT_WAVE_SEL:0" \
"TxPLL_FAB_LOCK_EN:false" \ 
"TxPLL_FAB_REF:200" \ 
"TxPLL_JITTER_MODE_SEL:10G SyncE 32Bit" \ 
"TxPLL_MODE:NORMAL" \ 
"TxPLL_OUT:2500.000" \
"TxPLL_REF:100" \ 
"TxPLL_SOURCE:DEDICATED" \ 
"TxPLL_SSM_DEPTH:0" \
"TxPLL_SSM_DIVVAL:1" \
"TxPLL_SSM_DOWN_SPREAD:false" \ 
"TxPLL_SSM_FREQ:64" \ 
"TxPLL_SSM_RAND_PATTERN:0" \
"VCOFREQUENCY:1600" } -inhibit_configurator 1 
# Exporting core PCIe_TX_PLL to TCL done</code></pre></div></div></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6__GUID-5A10E5DD-F823-46D0-BFE4-2DAC4AD11477" xml:lang="en-US" lang="en-US" id="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6">
    <h3 class="- topic/title title topictitle3" id="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6__GUID-5A10E5DD-F823-46D0-BFE4-2DAC4AD11477" style="display:inline-block">3.4.2.4 Hierarchical Export Component Description
        (Tcl)</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Hierarchical%20Export%20Component%20Description%20%28Tcl%29">(Ask a Question)</a>
    <div class="- topic/body body">
        <div class="- topic/p p">This option exports the complete design and its subcomponents to Tcl. When this option is
            executed on a SmartDesign, it iterates through all the instances and collects
            information about the pins, groups, and nets in the SmartDesign. All the TCL scripts
            generated are exported to a folder you select when the Hierarchical Export Component
            Description (Tcl) option executes.<figure class="- topic/fig fig fignone" id="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6__FIG_F5B_TNN_PNB" data-ofbid="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6__FIG_F5B_TNN_PNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-31. <span id="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6__GUID-EE04524C-3597-4F95-B6C3-3673609DA8E1" class="fig--title">Export Script for Hierarchical
                    Export Description (Tcl)</span></span></figcaption>
                
                <img class="- topic/image image" id="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6__IMAGE_G5B_TNN_PNB" src="GUID-0BD9A899-FE6A-409A-87EF-8AD7BB3A3B44-low.png"/>
            </figure></div>
        <div class="- topic/p p">This exported folder consists of the following files and subfolders:<div class="table-container"><table class="- topic/table table frame-all" id="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6__TABLE_SVS_KZJ_D4B" data-ofbid="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6__TABLE_SVS_KZJ_D4B" data-cols="2"><caption class="- topic/title title tablecap" data-caption-side="top" data-is-repeated="true"><span class="table--title-label"><span class="table--title-label">Table 3-19. </span></span><span class="table--title" id="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6__GUID-9C129995-4D7D-4C1D-AA74-97C2710A9144">Subfolders in the Exported File</span></caption><colgroup><col style="width:50%"/><col style="width:50%"/></colgroup><thead class="- topic/thead thead">
                        <tr class="- topic/row">
                            <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6__TABLE_SVS_KZJ_D4B__entry__1">Subfolders</th>
                            <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6__TABLE_SVS_KZJ_D4B__entry__2">Description</th>
                        </tr>
                    </thead><tbody class="- topic/tbody tbody">
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6__TABLE_SVS_KZJ_D4B__entry__1">HDL</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6__TABLE_SVS_KZJ_D4B__entry__2">Contains all the imported HDL source files.</td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6__TABLE_SVS_KZJ_D4B__entry__1">Stimulus</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6__TABLE_SVS_KZJ_D4B__entry__2">Contains all the imported HDL stimulus files.</td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6__TABLE_SVS_KZJ_D4B__entry__1">Components</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6__TABLE_SVS_KZJ_D4B__entry__2">Contains all the Tcl files of the components used in the
                                SmartDesign.</td>
                        </tr>
                    </tbody></table></div><div class="table-container"><table class="- topic/table table frame-all" id="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6__TABLE_EL5_RZJ_D4B" data-ofbid="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6__TABLE_EL5_RZJ_D4B" data-cols="2"><caption class="- topic/title title tablecap" data-caption-side="top" data-is-repeated="true"><span class="table--title-label"><span class="table--title-label">Table 3-20. </span></span><span class="table--title" id="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6__GUID-1FC46C90-26F8-49D9-A508-CDD750FC1257">Files in the Exported File</span></caption><colgroup><col style="width:50%"/><col style="width:50%"/></colgroup><thead class="- topic/thead thead">
                        <tr class="- topic/row">
                            <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6__TABLE_EL5_RZJ_D4B__entry__1">Files</th>
                            <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6__TABLE_EL5_RZJ_D4B__entry__2">Description</th>
                        </tr>
                    </thead><tbody class="- topic/tbody tbody">
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6__TABLE_EL5_RZJ_D4B__entry__1">hdl_source.tcl</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6__TABLE_EL5_RZJ_D4B__entry__2">Contains the tcl for imported and linked files.</td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6__TABLE_EL5_RZJ_D4B__entry__1">&lt;component&gt;_recursive.tcl</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6__TABLE_EL5_RZJ_D4B__entry__2">Top-level tcl used to recreate the design.</td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6__TABLE_EL5_RZJ_D4B__entry__1">Un_Supported_Cores_List.txt</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6__TABLE_EL5_RZJ_D4B__entry__2">Contains all the cores for which the export function cannot be
                                performed.</td>
                        </tr>
                    </tbody></table></div></div>
        <div class="- topic/p p">To run this option, right-click the desired component for which the information must be
            exported in Tcl in the Design/ Stimulus Hierarchy, and then choose
                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Hierarchical Export Component Description (Tcl)</span>.<figure class="- topic/fig fig fignone" id="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6__FIG_DRF_VNN_PNB" data-ofbid="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6__FIG_DRF_VNN_PNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-32. <span id="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6__GUID-3951FAFD-5C26-47C0-A74B-05B858A3721E" class="fig--title">Hierarchical Export Component
                    Description (Tcl) Option</span></span></figcaption>
                
                <img class="- topic/image image" id="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6__IMAGE_ERF_VNN_PNB" src="GUID-6914F9BF-2FBD-4EF6-A4BC-B6D412584595-low.jpg"/>
            </figure></div>
        <div class="- topic/p p" id="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6___BOOKMARK23" data-ofbid="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6___BOOKMARK23">
            <figure class="- topic/fig fig fignone" id="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6__FIG_O4X_C1K_D4B" data-ofbid="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6__FIG_O4X_C1K_D4B"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-33. <span id="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6__GUID-108352A9-2AB7-4A86-9846-6FCA7928AA10" class="fig--title">Hierarchical Export Component Description (Tcl) Option After Right-clicking a
                    Component</span></span></figcaption>
                
                <img class="- topic/image image" id="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6__IMAGE_ZKG_XNN_PNB" src="GUID-42B8A6AC-0DB1-4538-BC8C-EB23AFD57283-low.jpg" height="195" width="547" alt="???"/>
            </figure>
        </div>
        <section class="- topic/section section" id="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6__SECTION_J15_T1K_D4B" data-ofbid="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6__SECTION_J15_T1K_D4B"><h4 class="- topic/title title sectiontitle">Limitations</h4>
            
        </section>
        <p class="- topic/p p">Hierarchical Export Component Description (Tcl) support is not available for blocks.</p>
        <section class="- topic/section section" id="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6__SECTION_EZQ_51K_D4B" data-ofbid="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6__SECTION_EZQ_51K_D4B"><h4 class="- topic/title title sectiontitle">Messages</h4>
            
        </section>
        <p class="- topic/p p">The following table lists the messages that the tool generates in the log window.</p>
        <div class="table-container"><table class="- topic/table table frame-all" id="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6__TABLE_VDJ_TBK_D4B" data-ofbid="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6__TABLE_VDJ_TBK_D4B" data-cols="2"><caption class="- topic/title title tablecap" data-caption-side="top" data-is-repeated="true"><span class="table--title-label"><span class="table--title-label">Table 3-21. </span></span><span class="table--title" id="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6__GUID-04B84A43-5C84-4438-A228-69869C6413D5">Tool-generated Messages</span></caption><colgroup><col style="width:50%"/><col style="width:50%"/></colgroup><thead class="- topic/thead thead">
                    <tr class="- topic/row">
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6__TABLE_VDJ_TBK_D4B__entry__1">Message</th>
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6__TABLE_VDJ_TBK_D4B__entry__2">Description</th>
                    </tr>
                </thead><tbody class="- topic/tbody tbody">
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6__TABLE_VDJ_TBK_D4B__entry__1">Error: Please check the permission of the specified folder.</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6__TABLE_VDJ_TBK_D4B__entry__2">The folder you specified is not writable.</td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6__TABLE_VDJ_TBK_D4B__entry__1">Error: Unable to Export Component ‘top’ to path</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6__TABLE_VDJ_TBK_D4B__entry__2">The export operation was not successful.</td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6__TABLE_VDJ_TBK_D4B__entry__1">Info: Component ‘top’ exported successfully to path</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6__TABLE_VDJ_TBK_D4B__entry__2">The export operation was successful.</td>
                    </tr>
                </tbody></table></div>
    </div>
</article><article class="- topic/topic topic nested2" aria-labelledby="GUID-98A5984E-FCBC-4B8A-8ADF-CE1FC81E3D4D__GUID-14E44CEB-F561-41DB-9170-E494B6FBED8F" xml:lang="en-US" lang="en-US" id="GUID-98A5984E-FCBC-4B8A-8ADF-CE1FC81E3D4D">
    <h3 class="- topic/title title topictitle3" id="GUID-98A5984E-FCBC-4B8A-8ADF-CE1FC81E3D4D__GUID-14E44CEB-F561-41DB-9170-E494B6FBED8F" style="display:inline-block">3.4.2.5 Generating a SmartDesign Component</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Generating%20a%20SmartDesign%20Component">(Ask a Question)</a>
    <div class="- topic/body body">
        <p class="- topic/p p">Before your SmartDesign component can be used by downstream processes, such as synthesis
            and simulation, you must generate it.</p>
        <p class="- topic/p p">Click the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Generate</span>
            <img class="- topic/image image" id="GUID-98A5984E-FCBC-4B8A-8ADF-CE1FC81E3D4D__IMAGE_J2R_M4N_PNB" src="GUID-E9FCCA7C-9DBE-4BB4-8E1F-40C711073FD2-low.jpg" height="34" width="34" alt="???"/> button to generate a SmartDesign component. An HDL file is
            generated in the directory
                <code class="+ topic/ph pr-d/codeph ph codeph">&lt;libero_project&gt;/components/&lt;library&gt;/&lt;yourdesign&gt;</code>.</p>
        <div class="- topic/p p">
            <div class="- topic/note note notype note_notype" id="GUID-98A5984E-FCBC-4B8A-8ADF-CE1FC81E3D4D__GUID-67B17DED-83D1-4636-BD37-EE32C55BEEA8" data-ofbid="GUID-98A5984E-FCBC-4B8A-8ADF-CE1FC81E3D4D__GUID-67B17DED-83D1-4636-BD37-EE32C55BEEA8"><span class="note__title">Note:</span> The generated HDL file will be
                deleted when your SmartDesign design is modified and saved to ensure synchronization
                between your SmartDesign component and its generated HDL file.</div>
        </div>
        <p class="- topic/p p">Generating a SmartDesign component might fail if there are any <a class="- topic/xref xref" href="GUID-DD5BFD75-BB76-49D8-99EA-EC328F43A5FD.html#GUID-26A6C1A1-3EED-4B78-BB8B-A5E3F953D8E3">design rule checking (DRC) errors</a>. DRC errors must be corrected before you
            generate your SmartDesign design.</p>
        <p class="- topic/p p">If the ports of a sub-design change, the parent SmartDesign component is annotated with
            the icon <img class="- topic/image image" src="GUID-F04E1275-0828-41CC-8A46-107949D8A905-low.png" height="16" width="16" alt="???"/> in the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Design Hierarchy</span> tab of the Design
            Explorer.</p>
        <section class="- topic/section section" id="GUID-98A5984E-FCBC-4B8A-8ADF-CE1FC81E3D4D__SECTION_TKT_LNK_D4B" data-ofbid="GUID-98A5984E-FCBC-4B8A-8ADF-CE1FC81E3D4D__SECTION_TKT_LNK_D4B"><h4 class="- topic/title title sectiontitle">Generate Recursively vs.
                Non-Recursively</h4>
            
        </section>
        <div class="- topic/p p">You can generate a SmartDesign component recursively or nonrecursively. These options are
            set in the <a class="- topic/xref xref" href="GUID-DD5BFD75-BB76-49D8-99EA-EC328F43A5FD.html#GUID-AB2E1F8E-D62A-4E87-8F5F-CE44140D0253">Project Preference Dialog Box - Design Flow Preferences section</a>.<div class="table-container"><table class="- topic/table table frame-all" id="GUID-98A5984E-FCBC-4B8A-8ADF-CE1FC81E3D4D__TABLE_A2S_4DG_F4B" data-ofbid="GUID-98A5984E-FCBC-4B8A-8ADF-CE1FC81E3D4D__TABLE_A2S_4DG_F4B" data-cols="2"><caption class="- topic/title title tablecap" data-caption-side="top" data-is-repeated="true"><span class="table--title-label"><span class="table--title-label">Table 3-22. </span></span><span class="table--title" id="GUID-98A5984E-FCBC-4B8A-8ADF-CE1FC81E3D4D__GUID-9AC41E9F-2A78-42FD-8A07-77B715BF62BE">Design Flow Preferences Options</span></caption><colgroup><col style="width:50%"/><col style="width:50%"/></colgroup><thead class="- topic/thead thead">
                        <tr class="- topic/row">
                            <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-98A5984E-FCBC-4B8A-8ADF-CE1FC81E3D4D__TABLE_A2S_4DG_F4B__entry__1">Option</th>
                            <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-98A5984E-FCBC-4B8A-8ADF-CE1FC81E3D4D__TABLE_A2S_4DG_F4B__entry__2">Description</th>
                        </tr>
                    </thead><tbody class="- topic/tbody tbody">
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-98A5984E-FCBC-4B8A-8ADF-CE1FC81E3D4D__TABLE_A2S_4DG_F4B__entry__1">Recursive generation</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-98A5984E-FCBC-4B8A-8ADF-CE1FC81E3D4D__TABLE_A2S_4DG_F4B__entry__2">Clicking the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Generate</span> button generates all
                                sub-design SmartDesigns, depth first. The parent SmartDesign is
                                generated only if all the sub-designs generate successfully.</td>
                        </tr>
                        <tr class="- topic/row">
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-98A5984E-FCBC-4B8A-8ADF-CE1FC81E3D4D__TABLE_A2S_4DG_F4B__entry__1">Non-Recursive generation</td>
                            <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-98A5984E-FCBC-4B8A-8ADF-CE1FC81E3D4D__TABLE_A2S_4DG_F4B__entry__2">Clicking the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Generate</span> button generates the
                                specified SmartDesign only. The generation can be marked as
                                successful even if a sub-design is “ungenerated” (either never
                                attempted or unsuccessful). An ungenerated component is annotated
                                with the icon <img class="- topic/image image" id="GUID-98A5984E-FCBC-4B8A-8ADF-CE1FC81E3D4D__IMAGE_D4W_T4N_PNB" src="GUID-B1EF619B-3671-406E-BBE7-CBDD3AC84FA4-low.png" height="16" width="16" alt="???"/> in the
                                    <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Design Hierarchy</span> tab of the Design
                                Explorer.</td>
                        </tr>
                    </tbody></table></div></div>
        
    </div>
</article></article><article class="- topic/topic topic nested1" aria-labelledby="GUID-FB95FE1E-A122-4CAB-86F6-76B9FECA1E67__GUID-117B54E8-B2A3-47D8-AB73-FD27280C327A" xml:lang="en-US" lang="en-US" id="GUID-FB95FE1E-A122-4CAB-86F6-76B9FECA1E67"><h2 class="- topic/title title topictitle2" id="GUID-FB95FE1E-A122-4CAB-86F6-76B9FECA1E67__GUID-117B54E8-B2A3-47D8-AB73-FD27280C327A" style="display:inline-block">3.4.3 Create Core from HDL</h2><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Create%20Core%20from%20HDL">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">You can instantiate any HDL module and connect it to other blocks inside SmartDesign. However,
            there are situations where you might want to extend your HDL module with more
            information before using it inside SmartDesign.</p><ul class="- topic/ul ul"><li class="- topic/li li" id="GUID-FB95FE1E-A122-4CAB-86F6-76B9FECA1E67__GUID-353C1152-FEA2-4B71-B587-B65371CEACCA" data-ofbid="GUID-FB95FE1E-A122-4CAB-86F6-76B9FECA1E67__GUID-353C1152-FEA2-4B71-B587-B65371CEACCA">If you have an HDL module that contains configurable parameters or generics.</li><li class="- topic/li li" id="GUID-FB95FE1E-A122-4CAB-86F6-76B9FECA1E67__GUID-643BF8C9-727F-43C5-A301-3F4F305DB074" data-ofbid="GUID-FB95FE1E-A122-4CAB-86F6-76B9FECA1E67__GUID-643BF8C9-727F-43C5-A301-3F4F305DB074">If your HDL module is intended to connect to a processor subsystem and has implemented the appropriate bus protocol, then you can add a bus interface to your HDL module so that it can easily connect to the bus inside of SmartDesign.</li></ul></div><article class="- topic/topic topic nested2" aria-labelledby="GUID-C73FBD53-A5B0-493F-A9E2-3AB11F0DDC09__GUID-31AE05D5-2527-4662-91DA-2C2EA16CB8F5" xml:lang="en-US" lang="en-US" id="GUID-C73FBD53-A5B0-493F-A9E2-3AB11F0DDC09"><h3 class="- topic/title title topictitle3" id="GUID-C73FBD53-A5B0-493F-A9E2-3AB11F0DDC09__GUID-31AE05D5-2527-4662-91DA-2C2EA16CB8F5" style="display:inline-block">3.4.3.1 Creating a Core from Your HDL</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Creating%20a%20Core%20from%20Your%20HDL">(Ask a Question)</a><div class="- topic/body body">
        <p class="- topic/p p">To create a core from your HDL:</p><ol class="- topic/ol ol" id="GUID-C73FBD53-A5B0-493F-A9E2-3AB11F0DDC09__GUID-DA1A6289-48DD-485D-88E4-9965E2783558" data-ofbid="GUID-C73FBD53-A5B0-493F-A9E2-3AB11F0DDC09__GUID-DA1A6289-48DD-485D-88E4-9965E2783558"><li class="- topic/li li" id="GUID-C73FBD53-A5B0-493F-A9E2-3AB11F0DDC09__GUID-3206B17D-9971-486D-AB0A-D786D8FE606D" data-ofbid="GUID-C73FBD53-A5B0-493F-A9E2-3AB11F0DDC09__GUID-3206B17D-9971-486D-AB0A-D786D8FE606D">Import or create a new HDL source file; the HDL file appears in the Design Hierarchy.</li><li class="- topic/li li" id="GUID-C73FBD53-A5B0-493F-A9E2-3AB11F0DDC09__GUID-AE026B0C-879C-42FD-B6DD-286926A8482D" data-ofbid="GUID-C73FBD53-A5B0-493F-A9E2-3AB11F0DDC09__GUID-AE026B0C-879C-42FD-B6DD-286926A8482D">Select the HDL file in the Design Hierarchy and
                click the HDL+ icon.<p class="- topic/p p">or</p><p class="- topic/p p">Right-click the HDL file and choose
                        <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Create Core from HDL</span>.</p><p class="- topic/p p">The Edit Core Definition
                    – Ports and Parameters dialog box shows the ports and parameters that were
                    extracted from your HDL module.</p></li>
            <li class="- topic/li li" id="GUID-C73FBD53-A5B0-493F-A9E2-3AB11F0DDC09__GUID-08EE3CC8-1873-4FEF-93B3-8947E31DF44A" data-ofbid="GUID-C73FBD53-A5B0-493F-A9E2-3AB11F0DDC09__GUID-08EE3CC8-1873-4FEF-93B3-8947E31DF44A">Remove parameters that are not
                intended to be configurable by selecting them from the list and clicking the
                    <span class="+ topic/ph ui-d/uicontrol ph uicontrol">X</span> icon. Remove parameters that are used for internal
                variables, such as state machine enumerations. If you remove a parameter by
                accident, click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Re-extract ports and parameters from HDL file</span>
                to reset the list so it matches your HDL module.<figure class="- topic/fig fig fignone" id="GUID-C73FBD53-A5B0-493F-A9E2-3AB11F0DDC09__FIG_XVV_QRS_PNB" data-ofbid="GUID-C73FBD53-A5B0-493F-A9E2-3AB11F0DDC09__FIG_XVV_QRS_PNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-34. <span id="GUID-C73FBD53-A5B0-493F-A9E2-3AB11F0DDC09__GUID-91ABB8FB-DA53-40A9-9E91-329F0BD97104" class="fig--title">Edit Core Definition -
                        Ports and Parameters Dialog Box</span></span></figcaption>
                    
                    <img class="- topic/image image" id="GUID-C73FBD53-A5B0-493F-A9E2-3AB11F0DDC09__IMAGE_YVV_QRS_PNB" src="GUID-EF03BE18-EB5E-4C69-9B5E-EFDBC02B47A3-low.jpg"/>
                </figure></li>
            <li class="- topic/li li" id="GUID-C73FBD53-A5B0-493F-A9E2-3AB11F0DDC09__GUID-5D7C2839-583D-49B8-AE86-33F2B252730D" data-ofbid="GUID-C73FBD53-A5B0-493F-A9E2-3AB11F0DDC09__GUID-5D7C2839-583D-49B8-AE86-33F2B252730D">(Optional) To <a class="- topic/xref xref" href="GUID-DD5BFD75-BB76-49D8-99EA-EC328F43A5FD.html#GUID-F4C9CF4B-9622-44B9-A37A-B8E3082F758D">add bus interfaces</a> to your core, click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Add/Edit Bus
                    Interfaces</span>.</li>
            <li class="- topic/li li" id="GUID-C73FBD53-A5B0-493F-A9E2-3AB11F0DDC09__GUID-032549AB-936A-4953-8DE1-5C2A9ECAD8E5" data-ofbid="GUID-C73FBD53-A5B0-493F-A9E2-3AB11F0DDC09__GUID-032549AB-936A-4953-8DE1-5C2A9ECAD8E5">After you specify the information,
                your HDL turns into an HDL+ icon in the Design Hierarchy. Click and drag your HDL+
                module from the Design Hierarchy to the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Canvas</span>.</li>
            <li class="- topic/li li" id="GUID-C73FBD53-A5B0-493F-A9E2-3AB11F0DDC09__GUID-786A38D5-7E55-44FC-9DA9-6A415B77CA88" data-ofbid="GUID-C73FBD53-A5B0-493F-A9E2-3AB11F0DDC09__GUID-786A38D5-7E55-44FC-9DA9-6A415B77CA88">If you added bus interfaces to your
                HDL+ core, it appears in your SmartDesign, with a bus interface pin you can use to
                connect to the appropriate bus IP core.</li>
            <li class="- topic/li li" id="GUID-C73FBD53-A5B0-493F-A9E2-3AB11F0DDC09__GUID-929181F8-8758-4E1B-AC5F-562B8003AD38" data-ofbid="GUID-C73FBD53-A5B0-493F-A9E2-3AB11F0DDC09__GUID-929181F8-8758-4E1B-AC5F-562B8003AD38">If your HDL+ has configurable
                parameters, double-click the object on the Canvas (or right-click and choose
                    <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Configure</span>) to set the values. On generation, the specific
                configuration values per instance are written to the SmartDesign netlist.<figure class="- topic/fig fig fignone" id="GUID-C73FBD53-A5B0-493F-A9E2-3AB11F0DDC09__FIG_FFL_WRS_PNB" data-ofbid="GUID-C73FBD53-A5B0-493F-A9E2-3AB11F0DDC09__FIG_FFL_WRS_PNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-35. <span id="GUID-C73FBD53-A5B0-493F-A9E2-3AB11F0DDC09__GUID-D899D66A-373A-4B3B-B8B6-5DF8B9227296" class="fig--title">HDL+ Instance and
                        Configuration Dialog Box</span></span></figcaption>
                    
                    <img class="- topic/image image" id="GUID-C73FBD53-A5B0-493F-A9E2-3AB11F0DDC09__IMAGE_GFL_WRS_PNB" src="GUID-AE4DF1A1-3E20-4F2C-AA0A-4A47C6E05FD3-low.jpg"/>
                </figure></li>
            <li class="- topic/li li" id="GUID-C73FBD53-A5B0-493F-A9E2-3AB11F0DDC09__GUID-80B4A2B1-6EBE-41D6-AD9F-45EF0CC60A65" data-ofbid="GUID-C73FBD53-A5B0-493F-A9E2-3AB11F0DDC09__GUID-80B4A2B1-6EBE-41D6-AD9F-45EF0CC60A65">To open the HDL file inside the text editor, right-click the instance and choose
                    <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Modify HDL</span>.</li></ol></div></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-0212C0D9-1D55-4060-9B1F-7667A3F175DD__GUID-B1B5988D-FD7A-4041-A5B0-6EDCB50279DF" xml:lang="en-US" lang="en-US" id="GUID-0212C0D9-1D55-4060-9B1F-7667A3F175DD"><h3 class="- topic/title title topictitle3" id="GUID-0212C0D9-1D55-4060-9B1F-7667A3F175DD__GUID-B1B5988D-FD7A-4041-A5B0-6EDCB50279DF" style="display:inline-block">3.4.3.2 Editing Core Definitions</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Editing%20Core%20Definitions">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">After you create a core definition, you can edit  it by selecting your HDL+ module in the Design
            Hierarchy and clicking the HDL+ icon.</p></div></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-6DBA230E-0508-48A9-9C9C-C7CCAFBE1053__GUID-8A49132D-2DDB-43F2-A6B5-242C571C8B26" xml:lang="en-US" lang="en-US" id="GUID-6DBA230E-0508-48A9-9C9C-C7CCAFBE1053"><h3 class="- topic/title title topictitle3" id="GUID-6DBA230E-0508-48A9-9C9C-C7CCAFBE1053__GUID-8A49132D-2DDB-43F2-A6B5-242C571C8B26" style="display:inline-block">3.4.3.3 Removing Core Definitions</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Removing%20Core%20Definitions">(Ask a Question)</a><div class="- topic/body body"><div class="- topic/p p">If you do not want the extended information on your HDL module, you can revert it to a regular
            HDL module. <ol class="- topic/ol ol" id="GUID-6DBA230E-0508-48A9-9C9C-C7CCAFBE1053__GUID-2E4FD4DE-E365-420F-8F03-9EDA436D9B8A" data-ofbid="GUID-6DBA230E-0508-48A9-9C9C-C7CCAFBE1053__GUID-2E4FD4DE-E365-420F-8F03-9EDA436D9B8A">
                <li class="- topic/li li" id="GUID-6DBA230E-0508-48A9-9C9C-C7CCAFBE1053__GUID-3206B17D-9971-486D-AB0A-D786D8FE606D" data-ofbid="GUID-6DBA230E-0508-48A9-9C9C-C7CCAFBE1053__GUID-3206B17D-9971-486D-AB0A-D786D8FE606D">Right-click the HDL+ in the
                    Design Hierarchy and choose <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Remove Core Definition</span>.</li>
                <li class="- topic/li li" id="GUID-6DBA230E-0508-48A9-9C9C-C7CCAFBE1053__GUID-6E42FF4C-EF4C-46DD-B49D-F5C0F20C9D9A" data-ofbid="GUID-6DBA230E-0508-48A9-9C9C-C7CCAFBE1053__GUID-6E42FF4C-EF4C-46DD-B49D-F5C0F20C9D9A">After removing your definition, update the instances in your SmartDesign that
                    referenced the core you removed by right-clicking the instance and choosing
                        <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Replace Component for Instance</span>.</li>
            </ol></div></div></article></article><article class="- topic/topic topic nested1" aria-labelledby="GUID-64733C55-0527-4943-A305-030B650B28B2__GUID-9A4FB929-0165-46BE-8C94-6DF76543F914" xml:lang="en-US" lang="en-US" id="GUID-64733C55-0527-4943-A305-030B650B28B2"><h2 class="- topic/title title topictitle2" id="GUID-64733C55-0527-4943-A305-030B650B28B2__GUID-9A4FB929-0165-46BE-8C94-6DF76543F914" style="display:inline-block">3.4.4 Designing with HDL</h2><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Designing%20with%20HDL">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">This section describes how to use HDL to implement designs using the HDL Editor.</p></div><article class="- topic/topic topic nested2" aria-labelledby="GUID-E68B73A1-7FFC-4104-97B6-FA09AC2AF49E__GUID-2EDEDB5F-154D-4DAC-9C48-2DB09D12B25C" xml:lang="en-US" lang="en-US" id="GUID-E68B73A1-7FFC-4104-97B6-FA09AC2AF49E"><h3 class="- topic/title title topictitle3" id="GUID-E68B73A1-7FFC-4104-97B6-FA09AC2AF49E__GUID-2EDEDB5F-154D-4DAC-9C48-2DB09D12B25C" style="display:inline-block">3.4.4.1 Create HDL</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Create%20HDL">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">Create HDL opens the HDL editor with a new VHDL or Verilog file. Your new HDL file is saved to
            your <code class="+ topic/ph pr-d/codeph ph codeph">/hdl</code> directory and  all modules created in the file appear in the
            Design Hierarchy.</p><p class="- topic/p p">You can use VHDL and Verilog to implement your design.</p><p class="- topic/p p" id="GUID-E68B73A1-7FFC-4104-97B6-FA09AC2AF49E__TO_CREATE_AN_HDL_FILE_" data-ofbid="GUID-E68B73A1-7FFC-4104-97B6-FA09AC2AF49E__TO_CREATE_AN_HDL_FILE_">To create an HDL file:</p><ol class="- topic/ol ol" id="GUID-E68B73A1-7FFC-4104-97B6-FA09AC2AF49E__GUID-71DD895C-3BA6-4E81-8766-720E106845D2" data-ofbid="GUID-E68B73A1-7FFC-4104-97B6-FA09AC2AF49E__GUID-71DD895C-3BA6-4E81-8766-720E106845D2"><li class="- topic/li li" id="GUID-E68B73A1-7FFC-4104-97B6-FA09AC2AF49E__GUID-D3039A93-193F-4B03-A671-4EBF84F98233" data-ofbid="GUID-E68B73A1-7FFC-4104-97B6-FA09AC2AF49E__GUID-D3039A93-193F-4B03-A671-4EBF84F98233">In the Design Flow window, double-click
                    <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Create HDL</span>. The Create new HDL file dialog box
                opens.</li>
            <li class="- topic/li li" id="GUID-E68B73A1-7FFC-4104-97B6-FA09AC2AF49E__GUID-55275D12-075C-4321-B94C-5D8598DCB6C4" data-ofbid="GUID-E68B73A1-7FFC-4104-97B6-FA09AC2AF49E__GUID-55275D12-075C-4321-B94C-5D8598DCB6C4">Select your <span class="+ topic/ph ui-d/uicontrol ph uicontrol">HDL
                    Type</span>. Choose whether to <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Initialize file with standard
                    template</span> to populate your file with default headers and footers. The
                HDL Editor workspace opens.</li>
            <li class="- topic/li li" id="GUID-E68B73A1-7FFC-4104-97B6-FA09AC2AF49E__GUID-ED02C69A-8B5E-4E14-8D3B-84DCD9177019" data-ofbid="GUID-E68B73A1-7FFC-4104-97B6-FA09AC2AF49E__GUID-ED02C69A-8B5E-4E14-8D3B-84DCD9177019">Enter a name. Do not enter a file
                extension because Libero SoC adds one for you. The filename must follow Verilog or
                VHDL file naming conventions.</li>
            <li class="- topic/li li" id="GUID-E68B73A1-7FFC-4104-97B6-FA09AC2AF49E__GUID-27968782-2DB3-4129-9EF1-B2ADD32E7816" data-ofbid="GUID-E68B73A1-7FFC-4104-97B6-FA09AC2AF49E__GUID-27968782-2DB3-4129-9EF1-B2ADD32E7816">Click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">OK</span>.</li>
            <li class="- topic/li li" id="GUID-E68B73A1-7FFC-4104-97B6-FA09AC2AF49E__GUID-496A859F-2872-44A0-9DDB-41989C8571EF" data-ofbid="GUID-E68B73A1-7FFC-4104-97B6-FA09AC2AF49E__GUID-496A859F-2872-44A0-9DDB-41989C8571EF">After creating your HDL file, click the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Save</span> button to save
                your file to the project.</li></ol></div></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-A60D9137-F6AE-4C54-8B16-1A6A7215E670__GUID-280534B0-20F0-4343-9C0A-77D9606CFA06" xml:lang="en-US" lang="en-US" id="GUID-A60D9137-F6AE-4C54-8B16-1A6A7215E670"><h3 class="- topic/title title topictitle3" id="GUID-A60D9137-F6AE-4C54-8B16-1A6A7215E670__GUID-280534B0-20F0-4343-9C0A-77D9606CFA06" style="display:inline-block">3.4.4.2 Using the HDL Editor</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Using%20the%20HDL%20Editor">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">The HDL Editor is a text editor for editing HDL source files. In addition to regular editing
            features, the editor provides keyword highlighting, line numbering, and a syntax
            checker.</p><p class="- topic/p p">You can have multiple files open at one time in the HDL Editor workspace. Click the tabs to move between files. </p><p class="- topic/p p">To start the editor:</p>
        <div class="- topic/p p">
            <ol class="- topic/ol ol" id="GUID-A60D9137-F6AE-4C54-8B16-1A6A7215E670__GUID-5ED01641-B960-4917-8EAA-3FA02F989E1B" data-ofbid="GUID-A60D9137-F6AE-4C54-8B16-1A6A7215E670__GUID-5ED01641-B960-4917-8EAA-3FA02F989E1B">
                <li class="- topic/li li" id="GUID-A60D9137-F6AE-4C54-8B16-1A6A7215E670__GUID-1899397A-A503-4E4A-AD53-3105B8A374B4" data-ofbid="GUID-A60D9137-F6AE-4C54-8B16-1A6A7215E670__GUID-1899397A-A503-4E4A-AD53-3105B8A374B4">Right-click inside the HDL Editor
                    to show the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Edit</span> menu items. Available editing functions
                    include the following. These functions are also available in the toolbar.<div class="- topic/p p">
                        <ul class="- topic/ul ul" id="GUID-A60D9137-F6AE-4C54-8B16-1A6A7215E670__UL_UCP_1FP_D4B" data-ofbid="GUID-A60D9137-F6AE-4C54-8B16-1A6A7215E670__UL_UCP_1FP_D4B">
                            <li class="- topic/li li" id="GUID-A60D9137-F6AE-4C54-8B16-1A6A7215E670__GUID-96D69468-E5A1-4904-B0D5-2E8DEE227C56" data-ofbid="GUID-A60D9137-F6AE-4C54-8B16-1A6A7215E670__GUID-96D69468-E5A1-4904-B0D5-2E8DEE227C56">Cut, copy, and paste</li>
                            <li class="- topic/li li" id="GUID-A60D9137-F6AE-4C54-8B16-1A6A7215E670__GUID-0F55E9BB-31B3-46AB-AED9-67668E93AD66" data-ofbid="GUID-A60D9137-F6AE-4C54-8B16-1A6A7215E670__GUID-0F55E9BB-31B3-46AB-AED9-67668E93AD66">Go to line</li>
                            <li class="- topic/li li" id="GUID-A60D9137-F6AE-4C54-8B16-1A6A7215E670__GUID-12BA635F-16ED-43B5-982E-4364DF2BB5A1" data-ofbid="GUID-A60D9137-F6AE-4C54-8B16-1A6A7215E670__GUID-12BA635F-16ED-43B5-982E-4364DF2BB5A1">Comment and Uncomment Selection</li>
                            <li class="- topic/li li" id="GUID-A60D9137-F6AE-4C54-8B16-1A6A7215E670__GUID-15B5E201-CCD2-48B4-B47B-A321D3B9A271" data-ofbid="GUID-A60D9137-F6AE-4C54-8B16-1A6A7215E670__GUID-15B5E201-CCD2-48B4-B47B-A321D3B9A271">Check HDL File</li>
                            <li class="- topic/li li" id="GUID-A60D9137-F6AE-4C54-8B16-1A6A7215E670__GUID-619F761F-FDC9-476E-8972-A18D5052DE76" data-ofbid="GUID-A60D9137-F6AE-4C54-8B16-1A6A7215E670__GUID-619F761F-FDC9-476E-8972-A18D5052DE76">Word Wrap mode (disabled by default)</li>
                            <li class="- topic/li li" id="GUID-A60D9137-F6AE-4C54-8B16-1A6A7215E670__GUID-B78C642F-5268-4FA1-9FB1-69B34F0DB5AC" data-ofbid="GUID-A60D9137-F6AE-4C54-8B16-1A6A7215E670__GUID-B78C642F-5268-4FA1-9FB1-69B34F0DB5AC">Font size changes. To increase or decrease the font size of text in
                                the editor, right-click in the editor and choose <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Increase
                                    Font</span> or <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Decrease Font</span>.</li>
                        </ul>
                    </div></li>
                <li class="- topic/li li" id="GUID-A60D9137-F6AE-4C54-8B16-1A6A7215E670__GUID-58B85963-586F-45B4-8A2F-D448D3A10792" data-ofbid="GUID-A60D9137-F6AE-4C54-8B16-1A6A7215E670__GUID-58B85963-586F-45B4-8A2F-D448D3A10792">Save your file to add it to your
                    Libero SoC project by selecting <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Save</span> from the
                        <span class="+ topic/ph ui-d/uicontrol ph uicontrol">File</span> menu.<p class="- topic/p p">or</p><p class="- topic/p p">Clicking the
                            <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Save</span> icon in the toolbar.</p></li>
                <li class="- topic/li li" id="GUID-A60D9137-F6AE-4C54-8B16-1A6A7215E670__GUID-85BF604D-711E-41B9-A99F-37EC79B9EC69" data-ofbid="GUID-A60D9137-F6AE-4C54-8B16-1A6A7215E670__GUID-85BF604D-711E-41B9-A99F-37EC79B9EC69">To print your project, select <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Print</span> from the
                        <span class="+ topic/ph ui-d/uicontrol ph uicontrol">File</span> menu or the toolbar.</li>
            </ol>
        </div><div class="- topic/note note notype note_notype" id="GUID-A60D9137-F6AE-4C54-8B16-1A6A7215E670__GUID-DB30FAA7-98F5-4020-B65D-2D6DB4BE6C66" data-ofbid="GUID-A60D9137-F6AE-4C54-8B16-1A6A7215E670__GUID-DB30FAA7-98F5-4020-B65D-2D6DB4BE6C66"><span class="note__title">Note:</span> To avoid conflicts between changes made in your
            HDL files, use one editor for all your HDL edits.</div></div></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-12CB3BD6-8902-47A0-B9C3-1C1658058B25__GUID-A2CE35F3-F23F-4D64-8137-7F9A0125C592" xml:lang="en-US" lang="en-US" id="GUID-12CB3BD6-8902-47A0-B9C3-1C1658058B25"><h3 class="- topic/title title topictitle3" id="GUID-12CB3BD6-8902-47A0-B9C3-1C1658058B25__GUID-A2CE35F3-F23F-4D64-8137-7F9A0125C592" style="display:inline-block">3.4.4.3 HDL Syntax Checker</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=HDL%20Syntax%20Checker">(Ask a Question)</a><div class="- topic/body body">
        <p class="- topic/p p">The HDL syntax checker parses through HDL files to identify typographical mistakes and
            syntactical errors.</p><p class="- topic/p p" id="GUID-12CB3BD6-8902-47A0-B9C3-1C1658058B25__TO_RUN_THE_SYNTAX_CHECKER_" data-ofbid="GUID-12CB3BD6-8902-47A0-B9C3-1C1658058B25__TO_RUN_THE_SYNTAX_CHECKER_">To run the syntax checker:</p>
        <ol class="- topic/ol ol" id="GUID-12CB3BD6-8902-47A0-B9C3-1C1658058B25__GUID-7A21A695-012F-4F08-998C-EAC8ACF166E3" data-ofbid="GUID-12CB3BD6-8902-47A0-B9C3-1C1658058B25__GUID-7A21A695-012F-4F08-998C-EAC8ACF166E3">
            <li class="- topic/li li" id="GUID-12CB3BD6-8902-47A0-B9C3-1C1658058B25__GUID-2CFF2829-6CA3-413E-AF76-0B79FABC19A3" data-ofbid="GUID-12CB3BD6-8902-47A0-B9C3-1C1658058B25__GUID-2CFF2829-6CA3-413E-AF76-0B79FABC19A3">From the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Files</span>
                list, double-click the HDL file to open it.</li>
            <li class="- topic/li li" id="GUID-12CB3BD6-8902-47A0-B9C3-1C1658058B25__GUID-CAB5A871-5367-41BD-B45D-ABCE2731DA59" data-ofbid="GUID-12CB3BD6-8902-47A0-B9C3-1C1658058B25__GUID-CAB5A871-5367-41BD-B45D-ABCE2731DA59"> Right-click in the body of the HDL
                editor and choose <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Check HDL File</span>. The syntax checker parses
                the selected HDL file and looks for typographical mistakes and syntactical errors.
                Warnings and error messages for the HDL file appear in the Libero SoC Log
                window.</li>
        </ol></div></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-57D4DDE4-8AD2-48FD-870F-A1A0EABECF43__GUID-23EDEA16-48A1-460A-B0AA-8C38D5DDAFA3" xml:lang="en-US" lang="en-US" id="GUID-57D4DDE4-8AD2-48FD-870F-A1A0EABECF43"><h3 class="- topic/title title topictitle3" id="GUID-57D4DDE4-8AD2-48FD-870F-A1A0EABECF43__GUID-23EDEA16-48A1-460A-B0AA-8C38D5DDAFA3" style="display:inline-block">3.4.4.4 Commenting Text</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Commenting%20Text">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">You can comment text as you type in the HDL Editor, or you can comment out blocks of text by
            selecting a group of text and applying the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Comment</span> command.</p><p class="- topic/p p" id="GUID-57D4DDE4-8AD2-48FD-870F-A1A0EABECF43__TO_COMMENT_OR_UNCOMMENT_OUT_TEXT_" data-ofbid="GUID-57D4DDE4-8AD2-48FD-870F-A1A0EABECF43__TO_COMMENT_OR_UNCOMMENT_OUT_TEXT_">To comment or uncomment out text:</p><ol class="- topic/ol ol" id="GUID-57D4DDE4-8AD2-48FD-870F-A1A0EABECF43__GUID-BABB8129-21B9-40A8-B6CC-985B2268E48A" data-ofbid="GUID-57D4DDE4-8AD2-48FD-870F-A1A0EABECF43__GUID-BABB8129-21B9-40A8-B6CC-985B2268E48A"><li class="- topic/li li" id="GUID-57D4DDE4-8AD2-48FD-870F-A1A0EABECF43__GUID-18D403FB-6280-4F90-8670-A84A7364147B" data-ofbid="GUID-57D4DDE4-8AD2-48FD-870F-A1A0EABECF43__GUID-18D403FB-6280-4F90-8670-A84A7364147B">Type your text.</li><li class="- topic/li li" id="GUID-57D4DDE4-8AD2-48FD-870F-A1A0EABECF43__GUID-CBB274CB-F9E9-4B36-8AF5-FC9686AFE919" data-ofbid="GUID-57D4DDE4-8AD2-48FD-870F-A1A0EABECF43__GUID-CBB274CB-F9E9-4B36-8AF5-FC9686AFE919">Select the text.</li><li class="- topic/li li" id="GUID-57D4DDE4-8AD2-48FD-870F-A1A0EABECF43__GUID-0899ED6A-3C6D-4A19-A771-3029CF6B3AF4" data-ofbid="GUID-57D4DDE4-8AD2-48FD-870F-A1A0EABECF43__GUID-0899ED6A-3C6D-4A19-A771-3029CF6B3AF4">Right-click inside the editor and choose
                    <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Comment Selection</span> or <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Uncomment
                    Selection</span>.</li></ol></div></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-997C1FE0-B549-4A75-BC79-21733FF42C78__GUID-8E3C6F3C-6BC0-45BD-B080-1EDCD3D02D2D" xml:lang="en-US" lang="en-US" id="GUID-997C1FE0-B549-4A75-BC79-21733FF42C78"><h3 class="- topic/title title topictitle3" id="GUID-997C1FE0-B549-4A75-BC79-21733FF42C78__GUID-8E3C6F3C-6BC0-45BD-B080-1EDCD3D02D2D" style="display:inline-block">3.4.4.5 Find</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Find">(Ask a Question)</a><div class="- topic/body body">
        <p class="- topic/p p">You can search for a whole or partial word, with or without matching the case.</p>
        <p class="- topic/p p">To find an entire or partial word:</p>
        <ol class="- topic/ol ol" id="GUID-997C1FE0-B549-4A75-BC79-21733FF42C78__GUID-6B75EF7D-12D6-4D1F-B403-9B303EA4D2F5" data-ofbid="GUID-997C1FE0-B549-4A75-BC79-21733FF42C78__GUID-6B75EF7D-12D6-4D1F-B403-9B303EA4D2F5">
            <li class="- topic/li li" id="GUID-997C1FE0-B549-4A75-BC79-21733FF42C78__GUID-2CFF2829-6CA3-413E-AF76-0B79FABC19A3" data-ofbid="GUID-997C1FE0-B549-4A75-BC79-21733FF42C78__GUID-2CFF2829-6CA3-413E-AF76-0B79FABC19A3">From the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">File</span>
                menu, choose <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Find</span>. The Find dialog box appears  below the
                Log/Message window.</li>
            <li class="- topic/li li" id="GUID-997C1FE0-B549-4A75-BC79-21733FF42C78__GUID-D25D47DB-492D-4BC3-83D3-5520C0C80DAC" data-ofbid="GUID-997C1FE0-B549-4A75-BC79-21733FF42C78__GUID-D25D47DB-492D-4BC3-83D3-5520C0C80DAC">Enter the text you want to find.</li>
            <li class="- topic/li li" id="GUID-997C1FE0-B549-4A75-BC79-21733FF42C78__GUID-242DAA41-C406-4919-9CEB-CA8F1E9296AE" data-ofbid="GUID-997C1FE0-B549-4A75-BC79-21733FF42C78__GUID-242DAA41-C406-4919-9CEB-CA8F1E9296AE">Use the options to match case, whole word, and/or regular expression. </li>
        </ol>
        <div class="- topic/note note notype note_notype" id="GUID-997C1FE0-B549-4A75-BC79-21733FF42C78__GUID-03287C4F-555B-4F02-9742-7261532B40B6" data-ofbid="GUID-997C1FE0-B549-4A75-BC79-21733FF42C78__GUID-03287C4F-555B-4F02-9742-7261532B40B6"><span class="note__title">Note:</span> The editor also supports a  Find to Replace function.</div></div></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-C669C4A0-E212-401D-9B1C-BCC7ADE6C992__GUID-45900B90-394E-4A66-9635-9AE6187CA12B" xml:lang="en-US" lang="en-US" id="GUID-C669C4A0-E212-401D-9B1C-BCC7ADE6C992"><h3 class="- topic/title title topictitle3" id="GUID-C669C4A0-E212-401D-9B1C-BCC7ADE6C992__GUID-45900B90-394E-4A66-9635-9AE6187CA12B" style="display:inline-block">3.4.4.6 Editing Columns</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Editing%20Columns">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">To select a column of text to edit, select the column, and then press ALT+Click.</p></div></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-04FD9D8F-D68D-4CC3-B204-BBE5B7B9CF81__GUID-9DE64197-1A45-4575-BA9E-3A25496ADB17" xml:lang="en-US" lang="en-US" id="GUID-04FD9D8F-D68D-4CC3-B204-BBE5B7B9CF81"><h3 class="- topic/title title topictitle3" id="GUID-04FD9D8F-D68D-4CC3-B204-BBE5B7B9CF81__GUID-9DE64197-1A45-4575-BA9E-3A25496ADB17" style="display:inline-block">3.4.4.7 Importing HDL Source Files</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Importing%20HDL%20Source%20Files">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">To import an HDL source file:</p><ol class="- topic/ol ol" id="GUID-04FD9D8F-D68D-4CC3-B204-BBE5B7B9CF81__GUID-1C6A572B-07CC-4ADF-BB1D-A1D1C776F028" data-ofbid="GUID-04FD9D8F-D68D-4CC3-B204-BBE5B7B9CF81__GUID-1C6A572B-07CC-4ADF-BB1D-A1D1C776F028"><li class="- topic/li li" id="GUID-04FD9D8F-D68D-4CC3-B204-BBE5B7B9CF81__GUID-876F166A-5EF7-4BE8-8FCF-FC64707B5AAA" data-ofbid="GUID-04FD9D8F-D68D-4CC3-B204-BBE5B7B9CF81__GUID-876F166A-5EF7-4BE8-8FCF-FC64707B5AAA">In the Design Flow window, right-click
                    <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Create HDL</span> and choose <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Import
                Files</span>. The Import Files window appears.</li><li class="- topic/li li" id="GUID-04FD9D8F-D68D-4CC3-B204-BBE5B7B9CF81__GUID-B6B15456-0009-40EE-BC74-4B6BBF05E69D" data-ofbid="GUID-04FD9D8F-D68D-4CC3-B204-BBE5B7B9CF81__GUID-B6B15456-0009-40EE-BC74-4B6BBF05E69D">Go to the location where the HDL file is
                located.</li><li class="- topic/li li" id="GUID-04FD9D8F-D68D-4CC3-B204-BBE5B7B9CF81__GUID-793C766E-2070-43B7-91EE-6DB934751357" data-ofbid="GUID-04FD9D8F-D68D-4CC3-B204-BBE5B7B9CF81__GUID-793C766E-2070-43B7-91EE-6DB934751357">Select the file to import and click
                    <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Open</span>.<div class="- topic/p p">
                    <div class="- topic/note note notype note_notype" id="GUID-04FD9D8F-D68D-4CC3-B204-BBE5B7B9CF81__GUID-00D4FED3-72D3-40B2-8A6E-9183A89C2DEC" data-ofbid="GUID-04FD9D8F-D68D-4CC3-B204-BBE5B7B9CF81__GUID-00D4FED3-72D3-40B2-8A6E-9183A89C2DEC"><span class="note__title">Note:</span> You can import SystemVerilog (<code class="+ topic/ph pr-d/codeph ph codeph">*.sv</code>), Verilog
                            (<code class="+ topic/ph pr-d/codeph ph codeph">*.v</code>), and VHDL
                            (<code class="+ topic/ph pr-d/codeph ph codeph">*.vhd</code>/<code class="+ topic/ph pr-d/codeph ph codeph">*.vhdl</code>) files.</div>
                </div></li></ol></div></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-A980DF51-1F2F-47AC-9767-7343F33E49E8__GUID-BACE37CC-EFAA-434A-9BC4-A14C0A6BE63B" xml:lang="en-US" lang="en-US" id="GUID-A980DF51-1F2F-47AC-9767-7343F33E49E8"><h3 class="- topic/title title topictitle3" id="GUID-A980DF51-1F2F-47AC-9767-7343F33E49E8__GUID-BACE37CC-EFAA-434A-9BC4-A14C0A6BE63B" style="display:inline-block">3.4.4.8 Mixed HDL Support in Libero SoC</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Mixed%20HDL%20Support%20in%20Libero%20SoC">(Ask a Question)</a><div class="- topic/body body"><div class="- topic/p p">To use mixed HDL in the Libero SoC, you require:<ul class="- topic/ul ul" id="GUID-A980DF51-1F2F-47AC-9767-7343F33E49E8__UL_GJV_DBQ_D4B" data-ofbid="GUID-A980DF51-1F2F-47AC-9767-7343F33E49E8__UL_GJV_DBQ_D4B"><li class="- topic/li li" id="GUID-A980DF51-1F2F-47AC-9767-7343F33E49E8__GUID-39641836-E602-40F1-89C7-FE7CCAE38925" data-ofbid="GUID-A980DF51-1F2F-47AC-9767-7343F33E49E8__GUID-39641836-E602-40F1-89C7-FE7CCAE38925">ModelSim ME Pro </li><li class="- topic/li li" id="GUID-A980DF51-1F2F-47AC-9767-7343F33E49E8__GUID-DF9837E7-6EE4-47CA-8267-629914ABA4C4" data-ofbid="GUID-A980DF51-1F2F-47AC-9767-7343F33E49E8__GUID-DF9837E7-6EE4-47CA-8267-629914ABA4C4">SynplifyPro to synthesize a mixed HDL design</li></ul></div><p class="- topic/p p">When you <a class="- topic/xref xref" href="GUID-F9EBA308-305F-4288-8D09-CB856AA26995.html#GUID-A74D35E5-B7E5-4F58-B7A2-304D1D65FEFC">create a new
                project</a>, you select a preferred language. The HDL files generated in the flow
            are created in the preferred language. If your preferred language is Verilog, the
            post-synthesis and post-layout netlists are in Verilog 2001.</p><p class="- topic/p p">The language used for simulation is the same language as the last compiled testbench. For
            example, if <code class="+ topic/ph pr-d/codeph ph codeph">tb_top</code> is in Verilog, <code class="+ topic/ph pr-d/codeph ph codeph">&lt;fam&gt;.v</code> is
            compiled.</p></div></article></article><article class="- topic/topic topic nested1" aria-labelledby="GUID-8BD2D2C6-1DF1-4DA5-A74D-CA952F93EEFA__GUID-1FCC4323-1153-4AFB-B0A0-17C9BDDFA19D" xml:lang="en-US" lang="en-US" id="GUID-8BD2D2C6-1DF1-4DA5-A74D-CA952F93EEFA"><h2 class="- topic/title title topictitle2" id="GUID-8BD2D2C6-1DF1-4DA5-A74D-CA952F93EEFA__GUID-1FCC4323-1153-4AFB-B0A0-17C9BDDFA19D" style="display:inline-block">3.4.5 HDL Testbench</h2><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=HDL%20Testbench">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">To create an HDL testbench, right-click a SmartDesign in the Design Hierarchy and choose
                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Create Testbench &gt; HDL</span>. The HDL testbench instantiates the
            selected SmartDesign into the component automatically.</p><p class="- topic/p p">To create a new testbench file, double-click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Create HDL Testbench</span> to
            display the Create New HDL Testbench dialog box. This dialog box allows you to create a
            new testbench file, with the option to include standard testbench content and your
            design data.</p></div><article class="- topic/topic topic nested2" aria-labelledby="GUID-B7EA3FE5-0E28-4DDA-92F4-4F114093DD07__GUID-0A8BF078-2FBE-431C-9FC0-B799267C1426" xml:lang="en-US" lang="en-US" id="GUID-B7EA3FE5-0E28-4DDA-92F4-4F114093DD07"><h3 class="- topic/title title topictitle3" id="GUID-B7EA3FE5-0E28-4DDA-92F4-4F114093DD07__GUID-0A8BF078-2FBE-431C-9FC0-B799267C1426" style="display:inline-block">3.4.5.1 HDL Type</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=HDL%20Type">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">Set <span class="+ topic/ph ui-d/uicontrol ph uicontrol">HDL Type</span> to <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Verilog</span> or
                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">VHDL</span> for the testbench.</p></div></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-66580345-FC8A-46D6-A630-8B9B89AD12FD__GUID-B9634AB6-163C-4259-B99C-FE27C682B3E1" xml:lang="en-US" lang="en-US" id="GUID-66580345-FC8A-46D6-A630-8B9B89AD12FD"><h3 class="- topic/title title topictitle3" id="GUID-66580345-FC8A-46D6-A630-8B9B89AD12FD__GUID-B9634AB6-163C-4259-B99C-FE27C682B3E1" style="display:inline-block">3.4.5.2 Name</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Name">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">Specify a testbench file name. A <code class="+ topic/ph pr-d/codeph ph codeph">*.v</code> or a <code class="+ topic/ph pr-d/codeph ph codeph">*.vhd</code> file is created
            and opened in the HDL Editor.</p></div></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-A5A9B1C6-4D20-4910-B212-49E1718D6261__GUID-6601484C-D524-483F-9D2F-00439995F8A8" xml:lang="en-US" lang="en-US" id="GUID-A5A9B1C6-4D20-4910-B212-49E1718D6261"><h3 class="- topic/title title topictitle3" id="GUID-A5A9B1C6-4D20-4910-B212-49E1718D6261__GUID-6601484C-D524-483F-9D2F-00439995F8A8" style="display:inline-block">3.4.5.3 Clock Period (ns)</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Clock%20Period%20%28ns%29">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">Enter a clock period in nanoseconds (ns) for the clock to drive the simulation. The default value is 100 ns (10 MHz). Libero creates in the testbench a SYSCLK signal with the specified frequency to drive the simulation.</p><div class="table-container"><table class="- topic/table table frame-all" id="GUID-A5A9B1C6-4D20-4910-B212-49E1718D6261__TABLE_RQP_M3Q_D4B" data-ofbid="GUID-A5A9B1C6-4D20-4910-B212-49E1718D6261__TABLE_RQP_M3Q_D4B" data-cols="2"><caption class="- topic/title title tablecap" data-caption-side="top" data-is-repeated="true"><span class="table--title-label"><span class="table--title-label">Table 3-23. </span></span><span class="table--title" id="GUID-A5A9B1C6-4D20-4910-B212-49E1718D6261__GUID-1451C181-1F97-4E84-B79C-179964B82A7C">Clock Period Options</span></caption><colgroup><col style="width:50%"/><col style="width:50%"/></colgroup><thead class="- topic/thead thead"><tr class="- topic/row"><th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-A5A9B1C6-4D20-4910-B212-49E1718D6261__TABLE_RQP_M3Q_D4B__entry__1">Option</th><th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-A5A9B1C6-4D20-4910-B212-49E1718D6261__TABLE_RQP_M3Q_D4B__entry__2">Description</th></tr></thead><tbody class="- topic/tbody tbody"><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-A5A9B1C6-4D20-4910-B212-49E1718D6261__TABLE_RQP_M3Q_D4B__entry__1">Set as Active Stimulus</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-A5A9B1C6-4D20-4910-B212-49E1718D6261__TABLE_RQP_M3Q_D4B__entry__2">Sets the HDL Testbench as the stimulus file to use for simulations. The active stimulus file/testbench is included in the <code class="+ topic/ph pr-d/codeph ph codeph">run.do</code> file that Libero generates to drive the simulation. <div class="- topic/note note notype note_notype" id="GUID-A5A9B1C6-4D20-4910-B212-49E1718D6261__GUID-57FDFAD5-731D-4CE2-AFB1-E5EB31DB3251" data-ofbid="GUID-A5A9B1C6-4D20-4910-B212-49E1718D6261__GUID-57FDFAD5-731D-4CE2-AFB1-E5EB31DB3251"><span class="note__title">Note:</span> Setting one testbench as the Active Stimulus is necessary when there are multiple test benches in the stimulus hierarchy. When you select the testbench ensure that the Active Stimulus matches the DUT (from the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Design Hierarchy</span> view) that you want to stimulate.</div></td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-A5A9B1C6-4D20-4910-B212-49E1718D6261__TABLE_RQP_M3Q_D4B__entry__1">Initialize with Standard Template</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-A5A9B1C6-4D20-4910-B212-49E1718D6261__TABLE_RQP_M3Q_D4B__entry__2"> Adds boilerplate for a minimal standard test module. This test module does not include an instantiation of the root module under test.</td></tr><tr class="- topic/row"><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-A5A9B1C6-4D20-4910-B212-49E1718D6261__TABLE_RQP_M3Q_D4B__entry__1">Instantiate Root Design</td><td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-A5A9B1C6-4D20-4910-B212-49E1718D6261__TABLE_RQP_M3Q_D4B__entry__2">Creates a test module that includes an instance of the root module under test, and clocking logic in the test module that drives the base clock of the root module under test.</td></tr></tbody></table></div><div class="- topic/p p"><figure class="- topic/fig fig fignone" id="GUID-A5A9B1C6-4D20-4910-B212-49E1718D6261__FIG_KQM_BZS_PNB" data-ofbid="GUID-A5A9B1C6-4D20-4910-B212-49E1718D6261__FIG_KQM_BZS_PNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-36. <span id="GUID-A5A9B1C6-4D20-4910-B212-49E1718D6261__GUID-CC8D6BC6-37CE-4C93-A998-81C72746892B" class="fig--title">Create New HDL Testbench File Dialog Box</span></span></figcaption><img class="- topic/image image" id="GUID-A5A9B1C6-4D20-4910-B212-49E1718D6261__IMAGE_LQM_BZS_PNB" src="GUID-ED8E06AE-F964-475F-8C0B-D9A2DE88026D-low.jpg"/></figure></div><figure class="- topic/fig fig fignone" id="GUID-A5A9B1C6-4D20-4910-B212-49E1718D6261__FIG_XX1_GZS_PNB" data-ofbid="GUID-A5A9B1C6-4D20-4910-B212-49E1718D6261__FIG_XX1_GZS_PNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-37. <span id="GUID-A5A9B1C6-4D20-4910-B212-49E1718D6261__GUID-A8DF4CC3-918E-42EB-AFDB-63ED442D2CF3" class="fig--title">HDL Testbench Example - VHDL, Standard Template, and Root Design Enabled</span></span></figcaption><img class="- topic/image image" id="GUID-A5A9B1C6-4D20-4910-B212-49E1718D6261__IMAGE_YX1_GZS_PNB" src="GUID-C845CE5E-97EB-40C3-8C6E-1960B3D0736E-low.jpg" width="540" height="450"/></figure></div></article></article><article class="- topic/topic topic nested1" aria-labelledby="GUID-C3B84ABD-DEB2-49F9-BD89-6F9C520035AE__GUID-1C4897C5-7FB4-48E4-924A-6A77B89476E3" xml:lang="en-US" lang="en-US" id="GUID-C3B84ABD-DEB2-49F9-BD89-6F9C520035AE"><h2 class="- topic/title title topictitle2" id="GUID-C3B84ABD-DEB2-49F9-BD89-6F9C520035AE__GUID-1C4897C5-7FB4-48E4-924A-6A77B89476E3" style="display:inline-block">3.4.6 Designing with Block Flow</h2><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Designing%20with%20Block%20Flow">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">For information about designing with Block Flow, see the <span class="- topic/ph ph">
        <a class="- topic/xref xref" href="https://coredocs.s3.amazonaws.com/Libero/2021_3/Tool/pf_block_flow_ug.pdf" target="_blank" rel="external noopener">PolarFire Block Flow User Guide</a>
      </span>.</p></div></article><article class="- topic/topic concept/concept topic concept nested1" aria-labelledby="GUID-7B42D921-160C-4667-B1C8-B5DA850A5553__GUID-0813D8B2-AE1B-4A96-980F-4C0BB3E9D4A4" xml:lang="en-US" lang="en-US" id="GUID-7B42D921-160C-4667-B1C8-B5DA850A5553">
<h2 class="- topic/title title topictitle2" id="GUID-7B42D921-160C-4667-B1C8-B5DA850A5553__GUID-0813D8B2-AE1B-4A96-980F-4C0BB3E9D4A4" style="display:inline-block">3.4.7 Viewing Configured Components and SmartDesigns
        in a Project</h2><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Viewing%20Configured%20Components%20and%20SmartDesigns%20in%20a%20Project">(Ask a Question)</a>

<div class="- topic/body concept/conbody body conbody"><p class="- topic/shortdesc shortdesc">Libero SoC supports the Components view that lists all the configured components and
        SmartDesigns in a project. </p>
        <p class="- topic/p p">To open the view, click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">View &gt; Windows &gt; Components</span>. Follow
            the same procedure to close the Components view.</p>
        <figure class="- topic/fig fig fignone" id="GUID-7B42D921-160C-4667-B1C8-B5DA850A5553__FIG_PT5_BN1_Q4B" data-ofbid="GUID-7B42D921-160C-4667-B1C8-B5DA850A5553__FIG_PT5_BN1_Q4B"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-38. <span id="GUID-7B42D921-160C-4667-B1C8-B5DA850A5553__GUID-B4002D68-69E9-4D94-9218-DEA6BE98ACFF" class="fig--title">Opening the Components
                View</span></span></figcaption>
            
            <img class="- topic/image image break" id="GUID-7B42D921-160C-4667-B1C8-B5DA850A5553__IMAGE_F2X_HQ1_Q4B" src="GUID-509F4ADE-596C-41D9-A9A5-660FDD98B4FE-low.png"/>
        </figure>
        <div class="- topic/p p">When you open the Components view, it appears as a tab in the left-side area of the
            Libero SoC and lists all configured components and SmartDesigns in the project. If you
            open the Components view when a project is not open, the tab is empty.<figure class="- topic/fig fig fignone" id="GUID-7B42D921-160C-4667-B1C8-B5DA850A5553__FIG_MVK_RN1_Q4B" data-ofbid="GUID-7B42D921-160C-4667-B1C8-B5DA850A5553__FIG_MVK_RN1_Q4B"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-39. <span id="GUID-7B42D921-160C-4667-B1C8-B5DA850A5553__GUID-979199AC-DF57-4893-885B-04F41C42A0E9" class="fig--title">Example of the Components
                    View</span></span></figcaption>
                
                <img class="- topic/image image break" id="GUID-7B42D921-160C-4667-B1C8-B5DA850A5553__IMAGE_PSR_LFM_X4B" src="GUID-24B8BED6-2417-4C75-A2C8-0B1FA139CD67-low.png"/>
            </figure></div>
        <div class="- topic/p p">Right-clicking a component in the Components view tab displays a menu that is similar to
            the one that appears when you right-click entries in the Components section of the
            Design Hierarchy.<figure class="- topic/fig fig fignone" id="GUID-7B42D921-160C-4667-B1C8-B5DA850A5553__FIG_RJH_241_Q4B" data-ofbid="GUID-7B42D921-160C-4667-B1C8-B5DA850A5553__FIG_RJH_241_Q4B"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-40. <span id="GUID-7B42D921-160C-4667-B1C8-B5DA850A5553__GUID-3C835893-A06A-4687-A8F3-CDD9D6A106DC" class="fig--title">Right-Click Menu in Components
                    View</span></span></figcaption>
                
                <img class="- topic/image image break" id="GUID-7B42D921-160C-4667-B1C8-B5DA850A5553__IMAGE_JQB_MGM_X4B" src="GUID-133DF31D-AF0E-442D-A166-8F15F31D2982-low.png"/>
            </figure></div>
        <div class="- topic/p p">HDL source files present at various levels in
                <code class="+ topic/ph pr-d/codeph ph codeph">&lt;project&gt;/Component/work/&lt;core_name&gt;/</code> appear  under
                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">HDL Source Files</span>.<figure class="- topic/fig fig fignone" id="GUID-7B42D921-160C-4667-B1C8-B5DA850A5553__FIG_TXC_3P1_Q4B" data-ofbid="GUID-7B42D921-160C-4667-B1C8-B5DA850A5553__FIG_TXC_3P1_Q4B"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-41. <span id="GUID-7B42D921-160C-4667-B1C8-B5DA850A5553__GUID-248DF071-2732-4A85-89F3-24334020CFEE" class="fig--title">Example of HDL Source
                    Files</span></span></figcaption>
                
                <img class="- topic/image image break" id="GUID-7B42D921-160C-4667-B1C8-B5DA850A5553__IMAGE_UKR_WGM_X4B" src="GUID-AC392447-3083-4828-BDC7-3F628B859DA5-low.png"/>
            </figure></div>
        <p class="- topic/p p">The <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Vendor</span>, <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Library</span>,
                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">CoreName</span>, and <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Version</span> columns show the
            appropriate information. </p>
        <p class="- topic/p p">The timestamp shown for <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Generation</span> appears in the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Date
                Generated</span> column and gets updated when the component gets
            regenerated.</p>
</div>
</article><article class="- topic/topic topic nested1" aria-labelledby="GUID-6902C233-8BFF-49A6-A477-150DC95B1D6F__GUID-360E5E03-100E-473F-A0A0-BDA3E6CA8607" xml:lang="en-US" lang="en-US" id="GUID-6902C233-8BFF-49A6-A477-150DC95B1D6F"><h2 class="- topic/title title topictitle2" id="GUID-6902C233-8BFF-49A6-A477-150DC95B1D6F__GUID-360E5E03-100E-473F-A0A0-BDA3E6CA8607" style="display:inline-block">3.4.8 Create a New SmartDesign Testbench</h2><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Create%20a%20New%20SmartDesign%20Testbench">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">The SmartDesign Testbench component can be the top level of the design. It can also be used as a lower level SmartDesign Testbench component in another design following a successful generation.</p><ol class="- topic/ol ol" id="GUID-6902C233-8BFF-49A6-A477-150DC95B1D6F__GUID-D4D54D40-8341-4DF3-97E1-676CB9F45CC3" data-ofbid="GUID-6902C233-8BFF-49A6-A477-150DC95B1D6F__GUID-D4D54D40-8341-4DF3-97E1-676CB9F45CC3"><li class="- topic/li li" id="GUID-6902C233-8BFF-49A6-A477-150DC95B1D6F__GUID-CF41B8F2-36EA-4E19-A18F-ED24D0E9E5ED" data-ofbid="GUID-6902C233-8BFF-49A6-A477-150DC95B1D6F__GUID-CF41B8F2-36EA-4E19-A18F-ED24D0E9E5ED">From the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">File</span> menu, choose <span class="+ topic/ph ui-d/uicontrol ph uicontrol">New &gt; SmartDesign Testbench</span>.<p class="- topic/p p">or</p><p class="- topic/p p">In the Design Flow window, double-click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Create SmartDesign Testbench</span>. </p>The Create New SmartDesign Testbench dialog box appears.<figure class="- topic/fig fig fignone" id="GUID-6902C233-8BFF-49A6-A477-150DC95B1D6F__FIG_LBQ_QYS_PNB" data-ofbid="GUID-6902C233-8BFF-49A6-A477-150DC95B1D6F__FIG_LBQ_QYS_PNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-42. <span id="GUID-6902C233-8BFF-49A6-A477-150DC95B1D6F__GUID-42755B65-E27C-4917-AE22-D99E84363B5D" class="fig--title">Create New SmartDesign Testbench</span></span></figcaption><img class="- topic/image image" id="GUID-6902C233-8BFF-49A6-A477-150DC95B1D6F__IMAGE_MBQ_QYS_PNB" src="GUID-11761D66-2A76-4004-936B-DABF9FECCC0D-low.jpg" width="370"/></figure></li><li class="- topic/li li" id="GUID-6902C233-8BFF-49A6-A477-150DC95B1D6F__GUID-5BAF81E9-CCD7-47DC-8A8B-96169068516B" data-ofbid="GUID-6902C233-8BFF-49A6-A477-150DC95B1D6F__GUID-5BAF81E9-CCD7-47DC-8A8B-96169068516B">Enter a name. <div class="- topic/note note notype note_notype" id="GUID-6902C233-8BFF-49A6-A477-150DC95B1D6F__GUID-A97E8E8F-F2B3-427D-8277-5DC1476BF7CB" data-ofbid="GUID-6902C233-8BFF-49A6-A477-150DC95B1D6F__GUID-A97E8E8F-F2B3-427D-8277-5DC1476BF7CB"><span class="note__title">Note:</span> The component name must be unique in your project.</div></li><li class="- topic/li li" id="GUID-6902C233-8BFF-49A6-A477-150DC95B1D6F__GUID-FECFF888-8351-4F1D-B30D-A048567D0AC8" data-ofbid="GUID-6902C233-8BFF-49A6-A477-150DC95B1D6F__GUID-FECFF888-8351-4F1D-B30D-A048567D0AC8">To make this SmartDesign Testbench your active
                stimulus, check the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Set as Active Stimulus</span> check box.<div class="- topic/note note notype note_notype" id="GUID-6902C233-8BFF-49A6-A477-150DC95B1D6F__GUID-79B4B292-06BD-483B-B98C-51F9A1E6C3D3" data-ofbid="GUID-6902C233-8BFF-49A6-A477-150DC95B1D6F__GUID-79B4B292-06BD-483B-B98C-51F9A1E6C3D3"><span class="note__title">Note:</span> Setting one testbench as the
                    Active Stimulus is necessary when there are multiple test benches in the
                    stimulus hierarchy. When you select the test bench, make sure the Active
                    Stimulus matches the DUT (from the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Design Hierarchy</span> view)
                    that you want to stimulate.</div></li><li class="- topic/li li" id="GUID-6902C233-8BFF-49A6-A477-150DC95B1D6F__GUID-968053B3-188C-4185-8954-7C5070E76D26" data-ofbid="GUID-6902C233-8BFF-49A6-A477-150DC95B1D6F__GUID-968053B3-188C-4185-8954-7C5070E76D26">Click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">OK</span>. The component appears in the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Stimulus Hierarchy</span> tab of the Design Explorer.</li></ol><p class="- topic/p p">For more information, see the <span class="- topic/ph ph">
        <a class="- topic/xref xref" href="http://coredocs.s3.amazonaws.com/Libero/2023_1/Tool/smartdesign_ug.pdf" target="_blank" rel="external noopener">SmartDesign User Guide</a>
      </span>.</p></div></article><article class="- topic/topic topic nested1" aria-labelledby="GUID-13840443-39A1-4E22-BE81-2AFD9260CBC1__GUID-CE691E11-94F6-4761-974F-E68EA2F3B11C" xml:lang="en-US" lang="en-US" id="GUID-13840443-39A1-4E22-BE81-2AFD9260CBC1"><h2 class="- topic/title title topictitle2" id="GUID-13840443-39A1-4E22-BE81-2AFD9260CBC1__GUID-CE691E11-94F6-4761-974F-E68EA2F3B11C" style="display:inline-block">3.4.9 Import MSS</h2><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Import%20MSS">(Ask a Question)</a><div class="- topic/body body">
        <div class="- topic/p p">If you use a device from the PolarFire SoC family, a new tool called <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Import
                MSS</span> is added under <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Create Design</span> in the design
            flow process. When you run this tool, an Import MSS Component dialog box allows you to
            select the MSS Component (<code class="+ topic/ph pr-d/codeph ph codeph">*.cxz</code>) files. After importing the selected
                <code class="+ topic/ph pr-d/codeph ph codeph">*.cxz</code> module file, it appears in the Design Hierarchy window
            preceded by a new icon, as shown in the following figure.<figure class="- topic/fig fig fignone" id="GUID-13840443-39A1-4E22-BE81-2AFD9260CBC1__FIG_YCD_WZS_PNB" data-ofbid="GUID-13840443-39A1-4E22-BE81-2AFD9260CBC1__FIG_YCD_WZS_PNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-43. <span id="GUID-13840443-39A1-4E22-BE81-2AFD9260CBC1__GUID-0E8A1012-34F6-44CC-9C38-B0479DC31EDE" class="fig--title">MSS Component File in Design
                    Hierarchy Window</span></span></figcaption>
                
                <img class="- topic/image image" id="GUID-13840443-39A1-4E22-BE81-2AFD9260CBC1__IMAGE_ZCD_WZS_PNB" src="GUID-70AC19D8-9343-45C6-9CA6-5222072CFA28-low.png"/>
            </figure></div>
        <div class="- topic/p p">When importing an MSS block created using an ES device in a Libero project created using
            a non-ES device, the following error message appears:<figure class="- topic/fig fig fignone" id="GUID-13840443-39A1-4E22-BE81-2AFD9260CBC1__FIG_P4V_PVK_GRB" data-ofbid="GUID-13840443-39A1-4E22-BE81-2AFD9260CBC1__FIG_P4V_PVK_GRB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-44. <span id="GUID-13840443-39A1-4E22-BE81-2AFD9260CBC1__GUID-7763EEEC-7095-42CF-95B7-72B6095E4449" class="fig--title">Error Message Generated on
                    Importing an ES Device to a Libero Project Created Using a Non-ES Device</span></span></figcaption>
                
                <img class="- topic/image image" id="GUID-13840443-39A1-4E22-BE81-2AFD9260CBC1__IMAGE_YSF_GWK_GRB" src="GUID-33ABF778-382F-4535-A464-0E5646BE224C-low.png"/>
            </figure></div>
        <div class="- topic/p p">When importing an MSS block created using an non-ES device, in a Libero project created
            using ES device, the following error message appears:<figure class="- topic/fig fig fignone" id="GUID-13840443-39A1-4E22-BE81-2AFD9260CBC1__FIG_PP5_HWK_GRB" data-ofbid="GUID-13840443-39A1-4E22-BE81-2AFD9260CBC1__FIG_PP5_HWK_GRB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-45. <span id="GUID-13840443-39A1-4E22-BE81-2AFD9260CBC1__GUID-0D8A7D89-B471-4ACC-9A21-59903053EC80" class="fig--title">Error Message Generated on
                    Importing a Non-ES Device to a Libero Project Created Using an ES Device</span></span></figcaption>
                
                <img class="- topic/image image" id="GUID-13840443-39A1-4E22-BE81-2AFD9260CBC1__IMAGE_RSB_4WK_GRB" src="GUID-845DCE8C-A53D-4E3A-9CFA-BE10C4EE17CD-low.png"/>
            </figure></div>
        <p class="- topic/p p">On right-clicking the MSS component and choosing <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Open Component</span>,
            PolarFire SoC MSS Configurator opens up in read-only mode. If the MSS component is
            instantiated in your SmartDesign, you can also open the PolarFire SoC MSS component in
            the read-only mode on double-clicking the MSS Component instance in the SmartDesign
            Canvas. You will not be able to regenerate the design files from the PolarFire SoC MSS
            Configurator in the read-only mode.</p>
        <div class="- topic/p p">You can also launch the PolarFire SoC MSS Configurator from the Libero tool as
            follows:<pre class="+ topic/pre pr-d/codeblock pre codeblock"><code>pfsoc_mss.exe \
-LIBERO_READ_ONLY_MODE \ 
-CONFIGURATION_FILE:&lt;location_to_file&gt;/&lt;file_name&gt;.cfg</code></pre></div>
        <p class="- topic/p p">Both the arguments are mandatory. This opens the PolarFire SoC MSS Configurator from the
            Libero tool in read-only mode. You must mention the path to the configuration file. </p></div></article><article class="- topic/topic topic nested1" aria-labelledby="GUID-8751419E-E40C-4534-969D-8A6E9DB4D5F2__GUID-2A2392A3-2B28-4FDC-8B27-D4BF9990811E" xml:lang="en-US" lang="en-US" id="GUID-8751419E-E40C-4534-969D-8A6E9DB4D5F2"><h2 class="- topic/title title topictitle2" id="GUID-8751419E-E40C-4534-969D-8A6E9DB4D5F2__GUID-2A2392A3-2B28-4FDC-8B27-D4BF9990811E" style="display:inline-block">3.4.10 Verify Pre-Synthesized Design - RTL Simulation</h2><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Verify%20Pre-Synthesized%20Design%20-%20RTL%20Simulation">(Ask a Question)</a><div class="- topic/body body"><div class="- topic/p p">To perform pre-synthesis simulation, either:<ul class="- topic/ul ul" id="GUID-8751419E-E40C-4534-969D-8A6E9DB4D5F2__UL_MLT_FKQ_D4B" data-ofbid="GUID-8751419E-E40C-4534-969D-8A6E9DB4D5F2__UL_MLT_FKQ_D4B">
                <li class="- topic/li li" id="GUID-8751419E-E40C-4534-969D-8A6E9DB4D5F2__GUID-05DA9373-F615-4BB1-A08E-A984D101449E" data-ofbid="GUID-8751419E-E40C-4534-969D-8A6E9DB4D5F2__GUID-05DA9373-F615-4BB1-A08E-A984D101449E">Double-click
                        <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Simulate</span> under <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Verify Pre-Synthesized
                        Design</span> in the Design Flow window.<p class="- topic/p p">or</p></li>
                <li class="- topic/li li" id="GUID-8751419E-E40C-4534-969D-8A6E9DB4D5F2__GUID-957F006E-02A4-4321-9D96-E8029DD463AC" data-ofbid="GUID-8751419E-E40C-4534-969D-8A6E9DB4D5F2__GUID-957F006E-02A4-4321-9D96-E8029DD463AC">In the Stimulus Hierarchy, right-click the testbench and choose
                        <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Simulate Pre-Synth Design &gt; Run</span></li>
            </ul></div><p class="- topic/p p">The default tool for RTL simulation in Libero SoC PolarFire is ModelSim ME Pro.</p><p class="- topic/p p">ModelSim ME Pro is a custom edition of ModelSim PE that is integrated into Libero SoC's design
            environment. ModelSim for Microchip is an OEM edition of Mentor Graphics ModelSim tools.
            ModelSim ME Pro supports mixed VHDL, Verilog, and SystemVerilog simulation. It works
            only with Microchip simulation libraries and is supported by Microchip.</p><p class="- topic/p p">Libero SoC supports other editions of ModelSim. To use other ModelSim editions, do not install
            ModelSim ME from the Libero SoC media.</p><div class="- topic/p p">
            <div class="- topic/note note notype note_notype" id="GUID-8751419E-E40C-4534-969D-8A6E9DB4D5F2__GUID-1D5AD6FD-2D79-48D0-BEAA-133782772608" data-ofbid="GUID-8751419E-E40C-4534-969D-8A6E9DB4D5F2__GUID-1D5AD6FD-2D79-48D0-BEAA-133782772608"><span class="note__title">Note:</span> ModelSim for Microchip includes
                online help and documentation. After starting ModelSim, click the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Help
                </span>menu to display the help.</div>
        </div><p class="- topic/p p">For more information about simulations in Libero SoC, see the following topics:</p>
    <ul class="- topic/ul ul">
        <li class="- topic/li li" id="GUID-8751419E-E40C-4534-969D-8A6E9DB4D5F2__GUID-E5AF3952-08FA-4DE3-AC7C-0DC6BB4C974E" data-ofbid="GUID-8751419E-E40C-4534-969D-8A6E9DB4D5F2__GUID-E5AF3952-08FA-4DE3-AC7C-0DC6BB4C974E"><a class="- topic/xref xref" href="GUID-DD5BFD75-BB76-49D8-99EA-EC328F43A5FD.html#GUID-6EAE77F9-B5D7-4875-AC70-759D036CDAF4___BOOKMARK142">Simulation Options</a></li>
    <li class="- topic/li li" id="GUID-8751419E-E40C-4534-969D-8A6E9DB4D5F2__GUID-1E2EE953-7E7C-4ABE-BABA-2B3A9AFE4754" data-ofbid="GUID-8751419E-E40C-4534-969D-8A6E9DB4D5F2__GUID-1E2EE953-7E7C-4ABE-BABA-2B3A9AFE4754"><a class="- topic/xref xref" href="GUID-BA52F539-E830-4341-B5FA-D07408FE99BC.html#GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E">Selecting a Stimulus File for Simulation</a></li>
        <li class="- topic/li li" id="GUID-8751419E-E40C-4534-969D-8A6E9DB4D5F2__GUID-7BFDF6D8-7267-4DDF-B84E-E95C87291C04" data-ofbid="GUID-8751419E-E40C-4534-969D-8A6E9DB4D5F2__GUID-7BFDF6D8-7267-4DDF-B84E-E95C87291C04"><a class="- topic/xref xref" href="GUID-BA52F539-E830-4341-B5FA-D07408FE99BC.html#GUID-87536DB0-AD8E-4EAE-87F8-196B804C18ED">Selecting additional modules for simulation</a>
            </li><li class="- topic/li li" id="GUID-8751419E-E40C-4534-969D-8A6E9DB4D5F2__GUID-C745CDAD-2490-4C3E-8488-A83E0D3E07B8" data-ofbid="GUID-8751419E-E40C-4534-969D-8A6E9DB4D5F2__GUID-C745CDAD-2490-4C3E-8488-A83E0D3E07B8"><a class="- topic/xref xref" href="GUID-BA52F539-E830-4341-B5FA-D07408FE99BC.html#GUID-22BC52C1-E83A-4EE1-8048-72F6E8FF15FA">Performing Functional Simulation</a></li></ul></div><article class="- topic/topic topic nested2" aria-labelledby="GUID-CD0F0454-455C-4E49-88CA-1F9509236A14__GUID-EFCE4A62-F535-485F-B05B-F517A06EDEE0" xml:lang="en-US" lang="en-US" id="GUID-CD0F0454-455C-4E49-88CA-1F9509236A14"><h3 class="- topic/title title topictitle3" id="GUID-CD0F0454-455C-4E49-88CA-1F9509236A14__GUID-EFCE4A62-F535-485F-B05B-F517A06EDEE0" style="display:inline-block">3.4.10.1 Project Settings: Simulation - Options and Libraries</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Project%20Settings%3A%20Simulation%20-%20Options%20and%20Libraries">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">The Project Settings dialog box allows you to change how Libero SoC handles DO files in
                        simulation and imports your DO files. You can also set simulation run time,
                        change the DUT name used in your simulation, and change your library
                        mapping.</p>
                <p class="- topic/p p">To access the Project Settings dialog box:</p>
                <ol class="- topic/ol ol" id="GUID-CD0F0454-455C-4E49-88CA-1F9509236A14__GUID-E5399D89-D168-49F4-BE42-BB7CA3BC9D96" data-ofbid="GUID-CD0F0454-455C-4E49-88CA-1F9509236A14__GUID-E5399D89-D168-49F4-BE42-BB7CA3BC9D96">
                        <li class="- topic/li li" id="GUID-CD0F0454-455C-4E49-88CA-1F9509236A14__GUID-CF41B8F2-36EA-4E19-A18F-ED24D0E9E5ED" data-ofbid="GUID-CD0F0454-455C-4E49-88CA-1F9509236A14__GUID-CF41B8F2-36EA-4E19-A18F-ED24D0E9E5ED">From the
                                        <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Project</span> menu, choose
                                        <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Project Settings</span>.</li>
                        <li class="- topic/li li" id="GUID-CD0F0454-455C-4E49-88CA-1F9509236A14__GUID-B9D2F01C-AF9A-4D3F-8B11-2CDBA8596A60" data-ofbid="GUID-CD0F0454-455C-4E49-88CA-1F9509236A14__GUID-B9D2F01C-AF9A-4D3F-8B11-2CDBA8596A60">In the left pane, click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Simulation options</span> or
                                        <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Simulation libraries</span> to expand the
                                options.</li>
                        <li class="- topic/li li" id="GUID-CD0F0454-455C-4E49-88CA-1F9509236A14__GUID-28F6EB9A-6B55-4E57-8AF5-55C06CE9D866" data-ofbid="GUID-CD0F0454-455C-4E49-88CA-1F9509236A14__GUID-28F6EB9A-6B55-4E57-8AF5-55C06CE9D866">For <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Simulation
                                        options</span>, click the option you want to edit:<ul class="- topic/ul ul" id="GUID-CD0F0454-455C-4E49-88CA-1F9509236A14__UL_VFZ_K5V_D4B" data-ofbid="GUID-CD0F0454-455C-4E49-88CA-1F9509236A14__UL_VFZ_K5V_D4B">
                                        <li class="- topic/li li" id="GUID-CD0F0454-455C-4E49-88CA-1F9509236A14__GUID-57C28FA4-EBBB-4D84-AC91-BD0DCB562540" data-ofbid="GUID-CD0F0454-455C-4E49-88CA-1F9509236A14__GUID-57C28FA4-EBBB-4D84-AC91-BD0DCB562540"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">DO file</span></li>
                                        <li class="- topic/li li" id="GUID-CD0F0454-455C-4E49-88CA-1F9509236A14__GUID-D54A4233-7EE2-43AA-89D3-971E9A742F0D" data-ofbid="GUID-CD0F0454-455C-4E49-88CA-1F9509236A14__GUID-D54A4233-7EE2-43AA-89D3-971E9A742F0D"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">Waveforms</span></li>
                                        <li class="- topic/li li" id="GUID-CD0F0454-455C-4E49-88CA-1F9509236A14__GUID-1FEBA24A-1B4A-4C92-BB1D-F67D552D0F6E" data-ofbid="GUID-CD0F0454-455C-4E49-88CA-1F9509236A14__GUID-1FEBA24A-1B4A-4C92-BB1D-F67D552D0F6E"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">Vsim commands</span></li>
                                        <li class="- topic/li li" id="GUID-CD0F0454-455C-4E49-88CA-1F9509236A14__GUID-BBFD4DF1-138A-4AD0-AF6E-4C9EAF44B378" data-ofbid="GUID-CD0F0454-455C-4E49-88CA-1F9509236A14__GUID-BBFD4DF1-138A-4AD0-AF6E-4C9EAF44B378"><span class="+ topic/ph ui-d/uicontrol ph uicontrol">Timescale</span></li>
                                </ul></li>
                        <li class="- topic/li li" id="GUID-CD0F0454-455C-4E49-88CA-1F9509236A14__GUID-4AB5EE33-5B39-4E2C-8341-3A736E5497C2" data-ofbid="GUID-CD0F0454-455C-4E49-88CA-1F9509236A14__GUID-4AB5EE33-5B39-4E2C-8341-3A736E5497C2">For <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Simulation libraries</span>, click the library whose
                                path you want to change.</li>
                </ol>
        <div class="- topic/p p">
                        <figure class="- topic/fig fig fignone" id="GUID-CD0F0454-455C-4E49-88CA-1F9509236A14__FIG_QPT_G1T_PNB" data-ofbid="GUID-CD0F0454-455C-4E49-88CA-1F9509236A14__FIG_QPT_G1T_PNB"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-46. <span id="GUID-CD0F0454-455C-4E49-88CA-1F9509236A14__GUID-38A90B79-3908-4116-A101-E95577E06A2E" class="fig--title">Project
                                        Settings: DO File</span></span></figcaption>
                                
                                <img class="- topic/image image" src="GUID-0E47B48D-D87D-4C3E-A931-553002AF699A-low.jpg" height="251" width="537" alt="???"/>
                        </figure>
                </div></div></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-AA851DF9-C02D-40B3-A665-B05CAA008FF0__GUID-CD7287F3-B8B6-44E4-A1E4-B72788EA1AB2" xml:lang="en-US" lang="en-US" id="GUID-AA851DF9-C02D-40B3-A665-B05CAA008FF0"><h3 class="- topic/title title topictitle3" id="GUID-AA851DF9-C02D-40B3-A665-B05CAA008FF0__GUID-CD7287F3-B8B6-44E4-A1E4-B72788EA1AB2" style="display:inline-block">3.4.10.2 DO file</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=DO%20file">(Ask a Question)</a><div class="- topic/body body">
        <div class="table-container"><table class="- topic/table table frame-all" id="GUID-AA851DF9-C02D-40B3-A665-B05CAA008FF0__TABLE_CQS_VXV_D4B" data-ofbid="GUID-AA851DF9-C02D-40B3-A665-B05CAA008FF0__TABLE_CQS_VXV_D4B" data-cols="2"><caption class="- topic/title title tablecap" data-caption-side="top" data-is-repeated="true"><span class="table--title-label"><span class="table--title-label">Table 3-24. </span></span><span class="table--title" id="GUID-AA851DF9-C02D-40B3-A665-B05CAA008FF0__GUID-9ADDCA23-BBD5-447A-85FD-B9A2BB9B3AF5">DO File Options</span></caption><colgroup><col style="width:50%"/><col style="width:50%"/></colgroup><thead class="- topic/thead thead">
                    <tr class="- topic/row">
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-AA851DF9-C02D-40B3-A665-B05CAA008FF0__TABLE_CQS_VXV_D4B__entry__1">Option</th>
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-AA851DF9-C02D-40B3-A665-B05CAA008FF0__TABLE_CQS_VXV_D4B__entry__2">Description</th>
                    </tr>
                </thead><tbody class="- topic/tbody tbody">
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-AA851DF9-C02D-40B3-A665-B05CAA008FF0__TABLE_CQS_VXV_D4B__entry__1">Use automatic DO file</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-AA851DF9-C02D-40B3-A665-B05CAA008FF0__TABLE_CQS_VXV_D4B__entry__2">Allows Project Manager to create a DO file automatically that will
                            allow you to simulate your design.</td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-AA851DF9-C02D-40B3-A665-B05CAA008FF0__TABLE_CQS_VXV_D4B__entry__1">Simulation Run Time</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-AA851DF9-C02D-40B3-A665-B05CAA008FF0__TABLE_CQS_VXV_D4B__entry__2">Available when <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Use automatic DO file</span> is
                            checked. Specifies how long the simulation must run. If the value is 0
                            or if the field is empty, the run command is omitted from the
                                <code class="+ topic/ph pr-d/codeph ph codeph">run.do</code> file.</td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-AA851DF9-C02D-40B3-A665-B05CAA008FF0__TABLE_CQS_VXV_D4B__entry__1">Testbench module name</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-AA851DF9-C02D-40B3-A665-B05CAA008FF0__TABLE_CQS_VXV_D4B__entry__2">Available when <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Use automatic DO file</span> is
                            checked. Specifies the name of your testbench entity name. Default is
                                <code class="+ topic/ph pr-d/codeph ph codeph">testbench</code>, which is the value that WaveFormer Pro
                            uses.</td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-AA851DF9-C02D-40B3-A665-B05CAA008FF0__TABLE_CQS_VXV_D4B__entry__1">Top Level instance name</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-AA851DF9-C02D-40B3-A665-B05CAA008FF0__TABLE_CQS_VXV_D4B__entry__2">Available when <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Use automatic DO file</span> is
                            checked. Default is <code class="+ topic/ph pr-d/codeph ph codeph">&lt;top_0&gt;</code>, the value that
                            WaveFormer Pro uses. Project Manager replaces
                                <code class="+ topic/ph pr-d/codeph ph codeph">&lt;top&gt;</code> with the top-level macro when you run
                            simulation (presynth/postsynth/postlayout).</td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-AA851DF9-C02D-40B3-A665-B05CAA008FF0__TABLE_CQS_VXV_D4B__entry__1">Generate VCD file</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-AA851DF9-C02D-40B3-A665-B05CAA008FF0__TABLE_CQS_VXV_D4B__entry__2">Available when <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Use automatic DO file</span> is
                            checked. Checking the check box generates a VCD file.</td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-AA851DF9-C02D-40B3-A665-B05CAA008FF0__TABLE_CQS_VXV_D4B__entry__1">VCD file name</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-AA851DF9-C02D-40B3-A665-B05CAA008FF0__TABLE_CQS_VXV_D4B__entry__2">Available when <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Use automatic DO file</span> is
                            checked. Specifies the name of your generated VCD file. The default is
                                <code class="+ topic/ph pr-d/codeph ph codeph">power.vcd</code>. To change the name, click
                                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">power.vcd</span> and enter the new name.</td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-AA851DF9-C02D-40B3-A665-B05CAA008FF0__TABLE_CQS_VXV_D4B__entry__1">User defined DO file</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-AA851DF9-C02D-40B3-A665-B05CAA008FF0__TABLE_CQS_VXV_D4B__entry__2">Enter the DO file name or click the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Browse</span>
                            button to go to the file.</td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-AA851DF9-C02D-40B3-A665-B05CAA008FF0__TABLE_CQS_VXV_D4B__entry__1">DO command parameters</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-AA851DF9-C02D-40B3-A665-B05CAA008FF0__TABLE_CQS_VXV_D4B__entry__2">Text in this field is added to the DO command.</td>
                    </tr>
                </tbody></table></div>
    </div></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-B4B21D34-8F65-4376-9DBB-23E46ACE71E3__GUID-5BBE52C3-BB4E-492F-9B59-B44DC7408D93" xml:lang="en-US" lang="en-US" id="GUID-B4B21D34-8F65-4376-9DBB-23E46ACE71E3">
    <h3 class="- topic/title title topictitle3" id="GUID-B4B21D34-8F65-4376-9DBB-23E46ACE71E3__GUID-5BBE52C3-BB4E-492F-9B59-B44DC7408D93" style="display:inline-block">3.4.10.3 Waveforms</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Waveforms">(Ask a Question)</a>
    <div class="- topic/body body">
        <div class="table-container"><table class="- topic/table table frame-all" id="GUID-B4B21D34-8F65-4376-9DBB-23E46ACE71E3__TABLE_GDG_DZV_D4B" data-ofbid="GUID-B4B21D34-8F65-4376-9DBB-23E46ACE71E3__TABLE_GDG_DZV_D4B" data-cols="2"><caption class="- topic/title title tablecap" data-caption-side="top" data-is-repeated="true"><span class="table--title-label"><span class="table--title-label">Table 3-25. </span></span><span class="table--title" id="GUID-B4B21D34-8F65-4376-9DBB-23E46ACE71E3__GUID-6F26C693-1DE0-45B9-9CD8-66E519E584B7">Waveforms Options</span></caption><colgroup><col style="width:50%"/><col style="width:50%"/></colgroup><thead class="- topic/thead thead">
                    <tr class="- topic/row">
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-B4B21D34-8F65-4376-9DBB-23E46ACE71E3__TABLE_GDG_DZV_D4B__entry__1">Option</th>
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-B4B21D34-8F65-4376-9DBB-23E46ACE71E3__TABLE_GDG_DZV_D4B__entry__2">Description</th>
                    </tr>
                </thead><tbody class="- topic/tbody tbody">
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-B4B21D34-8F65-4376-9DBB-23E46ACE71E3__TABLE_GDG_DZV_D4B__entry__1">Include DO file </td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-B4B21D34-8F65-4376-9DBB-23E46ACE71E3__TABLE_GDG_DZV_D4B__entry__2">Allows you to customize the set of signal waveforms displayed in
                            ModelSim.</td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-B4B21D34-8F65-4376-9DBB-23E46ACE71E3__TABLE_GDG_DZV_D4B__entry__1">Display waveforms for</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-B4B21D34-8F65-4376-9DBB-23E46ACE71E3__TABLE_GDG_DZV_D4B__entry__2">Displays signal waveforms for the top-level testbench or for the
                            design under test. <ul class="- topic/ul ul" id="GUID-B4B21D34-8F65-4376-9DBB-23E46ACE71E3__UL_CJY_HZV_D4B" data-ofbid="GUID-B4B21D34-8F65-4376-9DBB-23E46ACE71E3__UL_CJY_HZV_D4B">
                                <li class="- topic/li li" id="GUID-B4B21D34-8F65-4376-9DBB-23E46ACE71E3__GUID-D620D21B-95FA-4D4A-A838-06C142BFC1FA" data-ofbid="GUID-B4B21D34-8F65-4376-9DBB-23E46ACE71E3__GUID-D620D21B-95FA-4D4A-A838-06C142BFC1FA">top-level
                                    testbench: Project Manager outputs the line
                                        <code class="+ topic/ph pr-d/codeph ph codeph">addwave/testbench/*</code> in the DO file
                                        <code class="+ topic/ph pr-d/codeph ph codeph">run.do</code>.</li>
                                <li class="- topic/li li" id="GUID-B4B21D34-8F65-4376-9DBB-23E46ACE71E3__GUID-912E5023-E82D-48DD-B869-842155A65F48" data-ofbid="GUID-B4B21D34-8F65-4376-9DBB-23E46ACE71E3__GUID-912E5023-E82D-48DD-B869-842155A65F48">DUT: Project
                                    Manager outputs the line <code class="+ topic/ph pr-d/codeph ph codeph">add
                                        wave/testbench/DUT/*</code> in the <code class="+ topic/ph pr-d/codeph ph codeph">run.do</code>
                                    file.</li>
                            </ul></td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-B4B21D34-8F65-4376-9DBB-23E46ACE71E3__TABLE_GDG_DZV_D4B__entry__1">Log all signals in the design</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-B4B21D34-8F65-4376-9DBB-23E46ACE71E3__TABLE_GDG_DZV_D4B__entry__2">Saves and logs all signals during simulation.</td>
                    </tr>
                </tbody></table></div>
    </div>
</article><article class="- topic/topic topic nested2" aria-labelledby="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E__GUID-DB9ECE0E-9DEC-4C81-A168-1EA4BF945EA1" xml:lang="en-US" lang="en-US" id="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E"><h3 class="- topic/title title topictitle3" id="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E__GUID-DB9ECE0E-9DEC-4C81-A168-1EA4BF945EA1" style="display:inline-block">3.4.10.4 Vsim Commands</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Vsim%20Commands">(Ask a Question)</a><div class="- topic/body body">
        <div class="table-container"><table class="- topic/table table frame-all" id="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E__TABLE_YTW_5ZV_D4B" data-ofbid="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E__TABLE_YTW_5ZV_D4B" data-cols="2"><caption class="- topic/title title tablecap" data-caption-side="top" data-is-repeated="true"><span class="table--title-label"><span class="table--title-label">Table 3-26. </span></span><span class="table--title" id="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E__GUID-4EEE0814-588C-4834-AFFB-A8ED49033273">Vsim Command Options</span></caption><colgroup><col style="width:33.003300330033%"/><col style="width:66.996699669967%"/></colgroup><thead class="- topic/thead thead">
                    <tr class="- topic/row">
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E__TABLE_YTW_5ZV_D4B__entry__1">Option</th>
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E__TABLE_YTW_5ZV_D4B__entry__2">Description</th>
                    </tr>
                </thead><tbody class="- topic/tbody tbody">
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E__TABLE_YTW_5ZV_D4B__entry__1">Resolution</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E__TABLE_YTW_5ZV_D4B__entry__2">Default is 1 ps. Some custom simulation resolutions might not work
                            with your simulation library. Consult your simulation help for
                            information about how to work with your simulation library and detect
                            infinite zero-delay loops caused by high resolution values.</td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E__TABLE_YTW_5ZV_D4B__entry__1">Additional options</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E__TABLE_YTW_5ZV_D4B__entry__2">Text entered in this field is added to the <code class="+ topic/ph pr-d/codeph ph codeph">vsim</code>
                                command.<ul class="- topic/ul ul" id="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E__UL_DSQ_ZZV_D4B" data-ofbid="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E__UL_DSQ_ZZV_D4B">
                                <li class="- topic/li li" id="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E__GUID-6B17F4BC-3356-4A62-A0EF-6CC098DC989F" data-ofbid="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E__GUID-6B17F4BC-3356-4A62-A0EF-6CC098DC989F">SRAM ECC
                                    Simulation: Two options can be added to specify the simulated
                                    error and correction probabilities of all ECC SRAMs in the
                                        design:<ul class="- topic/ul ul" id="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E__UL_OYZ_B1W_D4B" data-ofbid="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E__UL_OYZ_B1W_D4B">
                                        <li class="- topic/li li" id="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E__GUID-3799DFD8-AED9-43A5-BB7D-0135A36B673B" data-ofbid="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E__GUID-3799DFD8-AED9-43A5-BB7D-0135A36B673B"><kbd class="+ topic/ph sw-d/userinput ph userinput">-gERROR_PROBABILITY=&lt;value&gt;</kbd>,
                                            where 0 &lt;= value &lt;= 1.</li>
                                        <li class="- topic/li li" id="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E__GUID-CFEC8EEE-EAA3-4445-B637-41004DF8F4AA" data-ofbid="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E__GUID-CFEC8EEE-EAA3-4445-B637-41004DF8F4AA"><kbd class="+ topic/ph sw-d/userinput ph userinput">-gCORRECTION_PROBABILITY=&lt;value&gt;</kbd>,
                                            where 0 &lt;= value &lt;= 1.</li>
                                    </ul></li>
                                <li class="- topic/li li" id="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E__GUID-C853BC61-38DF-4630-8B66-D24F7645218C" data-ofbid="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E__GUID-C853BC61-38DF-4630-8B66-D24F7645218C">During
                                    Simulation: Raises SB_CORRECT and DB_DETECT flags on each SRAM
                                    block based on generated random numbers that fall below the
                                    specified <code class="+ topic/ph pr-d/codeph ph codeph">&lt;value&gt;</code>s.</li>
                            </ul><div class="- topic/p p">When you run the Post-Layout Simulation Tool, a
                                    <code class="+ topic/ph pr-d/codeph ph codeph">run.do</code> file is created that consists of
                                information that must be sent to a simulator. To run a simulation on
                                a corner, select an SDF corner and the type of delay needed from one
                                of the options in SDF timing delays section.<ul class="- topic/ul ul" id="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E__UL_TTW_PHW_D4B" data-ofbid="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E__UL_TTW_PHW_D4B">
                                    <li class="- topic/li li" id="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E__GUID-E9ED6A6A-4496-4886-B515-1BDD03A03242" data-ofbid="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E__GUID-E9ED6A6A-4496-4886-B515-1BDD03A03242">SDF
                                            Corners:<ul class="- topic/ul ul" id="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E__UL_ZXM_QHW_D4B" data-ofbid="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E__UL_ZXM_QHW_D4B">
                                            <li class="- topic/li li" id="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E__GUID-32D4ABD8-3F59-4B22-9918-9E703FEDD4F6" data-ofbid="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E__GUID-32D4ABD8-3F59-4B22-9918-9E703FEDD4F6">Slow
                                                Process, Low Voltage and High Temperature</li>
                                            <li class="- topic/li li" id="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E__GUID-EEBA6043-5364-43D4-BB79-82A2AE6C7075" data-ofbid="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E__GUID-EEBA6043-5364-43D4-BB79-82A2AE6C7075">Slow
                                                Process, Low Voltage and Low Temperature</li>
                                            <li class="- topic/li li" id="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E__GUID-985DB6F6-C2B2-49EE-9AC6-9DE61F8BFEDF" data-ofbid="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E__GUID-985DB6F6-C2B2-49EE-9AC6-9DE61F8BFEDF">Fast
                                                Process, High Voltage and Low Temperature</li>
                                        </ul></li>
                                    <li class="- topic/li li" id="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E__GUID-C2742F60-E7C6-4FB8-86B4-150233AFD1A7" data-ofbid="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E__GUID-C2742F60-E7C6-4FB8-86B4-150233AFD1A7">SDF Timing
                                            Delays<ul class="- topic/ul ul" id="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E__UL_PFF_SHW_D4B" data-ofbid="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E__UL_PFF_SHW_D4B">
                                            <li class="- topic/li li" id="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E__GUID-4272A32A-FDCD-46A6-84B0-67A45EA9D9D4" data-ofbid="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E__GUID-4272A32A-FDCD-46A6-84B0-67A45EA9D9D4">Minimum</li>
                                            <li class="- topic/li li" id="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E__GUID-CD7E9282-F580-4E88-AC2C-72BF744071C6" data-ofbid="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E__GUID-CD7E9282-F580-4E88-AC2C-72BF744071C6">Typical</li>
                                            <li class="- topic/li li" id="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E__GUID-9835F1B2-5851-4563-8874-8EC8859794D6" data-ofbid="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E__GUID-9835F1B2-5851-4563-8874-8EC8859794D6">Maximum</li>
                                        </ul></li>
                                </ul><ul class="- topic/ul ul" id="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E__UL_KT5_XHW_D4B" data-ofbid="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E__UL_KT5_XHW_D4B">
                                    <li class="- topic/li li" id="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E__GUID-F5C5A79B-0EFD-41C9-8AD3-70B8FD22ACBE" data-ofbid="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E__GUID-F5C5A79B-0EFD-41C9-8AD3-70B8FD22ACBE">Disable pulse
                                        filtering during SDF-based simulations: This option disables
                                        pulse filtering during SDF simulations.</li>
                                    <li class="- topic/li li" id="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E__GUID-0D089DCB-D022-409A-9E7E-B52529E965F9" data-ofbid="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E__GUID-0D089DCB-D022-409A-9E7E-B52529E965F9">After you
                                        select the corner, appropriate files for simulation are
                                        written in the <code class="+ topic/ph pr-d/codeph ph codeph">run.do</code> file, as shown in the
                                        following figure.</li>
                                </ul></div></td>
                    </tr>
                </tbody></table></div>
        <figure class="- topic/fig fig fignone" id="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E__FIG_K3V_13W_D4B" data-ofbid="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E__FIG_K3V_13W_D4B"><figcaption class="- topic/title title figcap"><span class="figtitleprefix fig--title-label">Figure 3-47. <span id="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E__GUID-15522D1E-3FFE-40C7-A599-6C5F0CC9BE14" class="fig--title">Files Written to the run.do File</span></span></figcaption>
            
            <pre class="+ topic/pre pr-d/codeblock pre codeblock"><code>vlog -sv-work postlayout “$(PROJECT_DIR)/designer/sd1/sd1_fast_hv_lt_ba.v” 
vsim -L PolarFire -L postlayout -t 1ps -sdfmax
/sd1=$(PROJECT_DIR)/designer/sd1/sd1_fast_hv_lt_ba.sdf +pulse_int_e/1
+pulse_int_r/1 +transport _int_delays postlayout.sd1</code></pre>
        </figure></div></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-20843907-7AC1-4564-BF54-5EC8F79E3360__GUID-9CF6B295-E186-44B0-8292-0CD5A1068AFD" xml:lang="en-US" lang="en-US" id="GUID-20843907-7AC1-4564-BF54-5EC8F79E3360">
    <h3 class="- topic/title title topictitle3" id="GUID-20843907-7AC1-4564-BF54-5EC8F79E3360__GUID-9CF6B295-E186-44B0-8292-0CD5A1068AFD" style="display:inline-block">3.4.10.5 Timescale</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Timescale">(Ask a Question)</a>
    <div class="- topic/body body">
        <div class="table-container"><table class="- topic/table table frame-all" id="GUID-20843907-7AC1-4564-BF54-5EC8F79E3360__TABLE_KC1_P1W_D4B" data-ofbid="GUID-20843907-7AC1-4564-BF54-5EC8F79E3360__TABLE_KC1_P1W_D4B" data-cols="2"><caption class="- topic/title title tablecap" data-caption-side="top" data-is-repeated="true"><span class="table--title-label"><span class="table--title-label">Table 3-27. </span></span><span class="table--title" id="GUID-20843907-7AC1-4564-BF54-5EC8F79E3360__GUID-664C058D-E54C-4E4E-8369-60C0D38296E7">Timescale Options</span></caption><colgroup><col style="width:50%"/><col style="width:50%"/></colgroup><thead class="- topic/thead thead">
                    <tr class="- topic/row">
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-20843907-7AC1-4564-BF54-5EC8F79E3360__TABLE_KC1_P1W_D4B__entry__1">Option</th>
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-20843907-7AC1-4564-BF54-5EC8F79E3360__TABLE_KC1_P1W_D4B__entry__2">Description</th>
                    </tr>
                </thead><tbody class="- topic/tbody tbody">
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-20843907-7AC1-4564-BF54-5EC8F79E3360__TABLE_KC1_P1W_D4B__entry__1">TimeUnit</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-20843907-7AC1-4564-BF54-5EC8F79E3360__TABLE_KC1_P1W_D4B__entry__2">Time base for each unit. Enter a value and select s, ms, us, ns, ps,
                            or fs from the drop-down list.<p class="- topic/p p">Default: ns</p></td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-20843907-7AC1-4564-BF54-5EC8F79E3360__TABLE_KC1_P1W_D4B__entry__1">Precision</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-20843907-7AC1-4564-BF54-5EC8F79E3360__TABLE_KC1_P1W_D4B__entry__2">Enter a value and select s, ms, us, ns, ps, or fs from the drop-down
                            list. <p class="- topic/p p">Default: isps</p></td>
                    </tr>
                </tbody></table></div>
    </div>
</article><article class="- topic/topic topic nested2" aria-labelledby="GUID-806F84DB-4CE8-4E08-B47B-5FF3EB3B6E66__GUID-43D0605A-AEC1-48B6-947C-35B83636FB35" xml:lang="en-US" lang="en-US" id="GUID-806F84DB-4CE8-4E08-B47B-5FF3EB3B6E66"><h3 class="- topic/title title topictitle3" id="GUID-806F84DB-4CE8-4E08-B47B-5FF3EB3B6E66__GUID-43D0605A-AEC1-48B6-947C-35B83636FB35" style="display:inline-block">3.4.10.6 Simulation Libraries</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Simulation%20Libraries">(Ask a Question)</a><div class="- topic/body body">
        <div class="table-container"><table class="- topic/table table frame-all" id="GUID-806F84DB-4CE8-4E08-B47B-5FF3EB3B6E66__TABLE_WKL_KBW_D4B" data-ofbid="GUID-806F84DB-4CE8-4E08-B47B-5FF3EB3B6E66__TABLE_WKL_KBW_D4B" data-cols="2"><caption class="- topic/title title tablecap" data-caption-side="top" data-is-repeated="true"><span class="table--title-label"><span class="table--title-label">Table 3-28. </span></span><span class="table--title" id="GUID-806F84DB-4CE8-4E08-B47B-5FF3EB3B6E66__GUID-6D28AB6A-6867-4910-84AE-0C5518D5A0D7">Simulation Libraries Options</span></caption><colgroup><col style="width:50%"/><col style="width:50%"/></colgroup><thead class="- topic/thead thead">
                    <tr class="- topic/row">
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-806F84DB-4CE8-4E08-B47B-5FF3EB3B6E66__TABLE_WKL_KBW_D4B__entry__1">Option</th>
                        <th class="- topic/entry entry colsep-0 rowsep-0" id="GUID-806F84DB-4CE8-4E08-B47B-5FF3EB3B6E66__TABLE_WKL_KBW_D4B__entry__2">Description</th>
                    </tr>
                </thead><tbody class="- topic/tbody tbody">
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-806F84DB-4CE8-4E08-B47B-5FF3EB3B6E66__TABLE_WKL_KBW_D4B__entry__1">Restore Defaults</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-806F84DB-4CE8-4E08-B47B-5FF3EB3B6E66__TABLE_WKL_KBW_D4B__entry__2">Sets the library path to default from your Libero SoC
                            installation.</td>
                    </tr>
                    <tr class="- topic/row">
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-806F84DB-4CE8-4E08-B47B-5FF3EB3B6E66__TABLE_WKL_KBW_D4B__entry__1">Library path</td>
                        <td class="- topic/entry entry colsep-0 rowsep-0" headers="GUID-806F84DB-4CE8-4E08-B47B-5FF3EB3B6E66__TABLE_WKL_KBW_D4B__entry__2"> Allows you to change the mapping for your Verilog and VHDL
                            simulation libraries. Enter the pathname or click the
                                <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Browse</span> button to go to your library
                            directory.</td>
                    </tr>
                </tbody></table></div></div></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-0AE46AF4-F5E4-4E2A-841A-43440927B12E__GUID-2C1120DF-AB87-4C75-8E35-B7E818A6A30C" xml:lang="en-US" lang="en-US" id="GUID-0AE46AF4-F5E4-4E2A-841A-43440927B12E"><h3 class="- topic/title title topictitle3" id="GUID-0AE46AF4-F5E4-4E2A-841A-43440927B12E__GUID-2C1120DF-AB87-4C75-8E35-B7E818A6A30C" style="display:inline-block">3.4.10.7 Selecting a Stimulus File for Simulation</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Selecting%20a%20Stimulus%20File%20for%20Simulation">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">Before running simulation, associate a testbench. If you try to run simulation without an
            associated testbench, the Libero SoC Project Manager prompts you to associate a
            testbench or open Model<em class="+ topic/ph hi-d/i ph i">Sim</em> without a testbench.</p><p class="- topic/p p" id="GUID-0AE46AF4-F5E4-4E2A-841A-43440927B12E__TO_ASSOCIATE_A_STIMULUS_" data-ofbid="GUID-0AE46AF4-F5E4-4E2A-841A-43440927B12E__TO_ASSOCIATE_A_STIMULUS_">To associate a stimulus:</p><ol class="- topic/ol ol" id="GUID-0AE46AF4-F5E4-4E2A-841A-43440927B12E__GUID-AA821E0D-5333-4565-9C55-7BBFFCEB9A46" data-ofbid="GUID-0AE46AF4-F5E4-4E2A-841A-43440927B12E__GUID-AA821E0D-5333-4565-9C55-7BBFFCEB9A46"><li class="- topic/li li" id="GUID-0AE46AF4-F5E4-4E2A-841A-43440927B12E__GUID-50C6EB5F-A742-4089-9707-252D29DCDAE4" data-ofbid="GUID-0AE46AF4-F5E4-4E2A-841A-43440927B12E__GUID-50C6EB5F-A742-4089-9707-252D29DCDAE4">Run the simulation.<p class="- topic/p p">or</p><p class="- topic/p p">In the Design Flow
                    window, under <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Verify Pre-Synthesized Design</span>, right-click
                        <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Simulate</span> and choose <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Organize Input Files
                        &gt; Organize Stimulus Files</span>.</p>The Organize Stimulus Files
                dialog box appears.</li><li class="- topic/li li" id="GUID-0AE46AF4-F5E4-4E2A-841A-43440927B12E__GUID-F4334A73-8B68-4AEE-960B-929498A81111" data-ofbid="GUID-0AE46AF4-F5E4-4E2A-841A-43440927B12E__GUID-F4334A73-8B68-4AEE-960B-929498A81111">Associate your testbenches. In the Organize
                Stimulus Files dialog box, all the stimulus files in the current project appear in
                    <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Source Files</span> in the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Project</span> list
                box. Files already associated with the block appear in the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Associated
                    Source Files</span> list box.<p class="- topic/p p">In most cases, you will  have one testbench
                    associated with your block. However, if you want simultaneous association of
                    multiple testbench files for one simulation session, as in the case of PCI
                    cores, add multiple files to the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Associated Source Files</span>
                    list.</p><ul class="- topic/ul ul">
                    <li class="- topic/li li" id="GUID-0AE46AF4-F5E4-4E2A-841A-43440927B12E__GUID-797FB446-1D65-4B03-801B-5AA32F96298A" data-ofbid="GUID-0AE46AF4-F5E4-4E2A-841A-43440927B12E__GUID-797FB446-1D65-4B03-801B-5AA32F96298A">To add a testbench: Select
                        the testbench you want to associate with the block in <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Source
                            Files</span> in the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Project</span> list box and
                        click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Add</span> to add it to the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Associated
                            Source Files</span> list.</li>
                    <li class="- topic/li li" id="GUID-0AE46AF4-F5E4-4E2A-841A-43440927B12E__GUID-2BC15201-79ED-4D69-A3F5-BCBE846A0994" data-ofbid="GUID-0AE46AF4-F5E4-4E2A-841A-43440927B12E__GUID-2BC15201-79ED-4D69-A3F5-BCBE846A0994">To remove a testbench or change the files in the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Associated
                            Source Files</span> list box: Select the files and click
                            <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Remove</span>.</li>
                    <li class="- topic/li li" id="GUID-0AE46AF4-F5E4-4E2A-841A-43440927B12E__GUID-6602E309-96B7-4F70-993B-91E65FF4AFFD" data-ofbid="GUID-0AE46AF4-F5E4-4E2A-841A-43440927B12E__GUID-6602E309-96B7-4F70-993B-91E65FF4AFFD">To order testbenches: Use the
                        up and down arrows to arrange the order in which you want the testbenches
                        compiled. The top level-entity must be at the bottom of the list.</li>
                </ul></li><li class="- topic/li li" id="GUID-0AE46AF4-F5E4-4E2A-841A-43440927B12E__GUID-AD80F60B-C1A5-4E1D-B987-A9705178126F" data-ofbid="GUID-0AE46AF4-F5E4-4E2A-841A-43440927B12E__GUID-AD80F60B-C1A5-4E1D-B987-A9705178126F">When you are satisfied with the
                    <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Associated Source Files</span> list, click
                    <span class="+ topic/ph ui-d/uicontrol ph uicontrol">OK</span>.</li></ol></div></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-87536DB0-AD8E-4EAE-87F8-196B804C18ED__GUID-0F15D640-E89F-4516-B799-FC026D8579DF" xml:lang="en-US" lang="en-US" id="GUID-87536DB0-AD8E-4EAE-87F8-196B804C18ED"><h3 class="- topic/title title topictitle3" id="GUID-87536DB0-AD8E-4EAE-87F8-196B804C18ED__GUID-0F15D640-E89F-4516-B799-FC026D8579DF" style="display:inline-block">3.4.10.8 Selecting Additional Modules for Simulation</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Selecting%20Additional%20Modules%20for%20Simulation">(Ask a Question)</a><div class="- topic/body body"><p class="- topic/p p">Libero SoC passes all the source files related to the top-level module to simulation.</p><p class="- topic/p p">If you need additional modules in simulation:</p>
                                <div class="- topic/p p">
                                                <ol class="- topic/ol ol" id="GUID-87536DB0-AD8E-4EAE-87F8-196B804C18ED__GUID-62C44953-D0FD-4CB6-8056-898DAD9B55CE" data-ofbid="GUID-87536DB0-AD8E-4EAE-87F8-196B804C18ED__GUID-62C44953-D0FD-4CB6-8056-898DAD9B55CE">
                                                  <li class="- topic/li li" id="GUID-87536DB0-AD8E-4EAE-87F8-196B804C18ED__GUID-CF41B8F2-36EA-4E19-A18F-ED24D0E9E5ED" data-ofbid="GUID-87536DB0-AD8E-4EAE-87F8-196B804C18ED__GUID-CF41B8F2-36EA-4E19-A18F-ED24D0E9E5ED">Right-click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Simulate</span> in
                                                  the Design Flow window and choose
                                                  <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Organize Input Files &gt; Organize
                                                  Source Files</span>. The Organize Files for
                                                  Simulation dialog box appears.</li>
                                                  <li class="- topic/li li" id="GUID-87536DB0-AD8E-4EAE-87F8-196B804C18ED__GUID-973FFAA5-6B43-4954-93A2-88E36EB8E215" data-ofbid="GUID-87536DB0-AD8E-4EAE-87F8-196B804C18ED__GUID-973FFAA5-6B43-4954-93A2-88E36EB8E215">From the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Simulation
                                                  Files</span> in the
                                                  <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Project</span> list, select the
                                                  HDL modules you want to add and click
                                                  <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Add</span> to add them to the
                                                  <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Associated Stimulus Files</span>
                                                  list.</li>
                                                </ol>
                                </div></div></article><article class="- topic/topic topic nested2" aria-labelledby="GUID-22BC52C1-E83A-4EE1-8048-72F6E8FF15FA__GUID-A730DDCA-ACCB-4058-81A8-F1A02BA6664F" xml:lang="en-US" lang="en-US" id="GUID-22BC52C1-E83A-4EE1-8048-72F6E8FF15FA">
    <h3 class="- topic/title title topictitle3" id="GUID-22BC52C1-E83A-4EE1-8048-72F6E8FF15FA__GUID-A730DDCA-ACCB-4058-81A8-F1A02BA6664F" style="display:inline-block">3.4.10.9 Performing Functional Simulation</h3><a class="feedback" target="_blank" href="https://microchipsupport.force.com/s/newcase?pub_guid=GUID-AFCB5DCC-964F-4BE7-AA46-C756FA87ED7B&amp;pub_lang=en-US&amp;pub_ver=7&amp;pub_type=Online%20Reference&amp;bu=fpga&amp;tpc_guid=&amp;cover_title=Libero%20SoC%20Design%20Suite%20Help%20Documentation&amp;tech_support_link=NA&amp;revision_letter=2023.1&amp;source=Webhelp%20Responsive&amp;title=Performing%20Functional%20Simulation">(Ask a Question)</a>
    <div class="- topic/body body">
        <p class="- topic/p p">To perform functional simulation:</p>
        <ol class="- topic/ol ol" id="GUID-22BC52C1-E83A-4EE1-8048-72F6E8FF15FA__GUID-C78579D5-E0B6-4AD7-B157-5721E3F51843" data-ofbid="GUID-22BC52C1-E83A-4EE1-8048-72F6E8FF15FA__GUID-C78579D5-E0B6-4AD7-B157-5721E3F51843">
            <li class="- topic/li li" id="GUID-22BC52C1-E83A-4EE1-8048-72F6E8FF15FA__GUID-BF3CB269-58DC-467C-B85F-9F4D3DB43271" data-ofbid="GUID-22BC52C1-E83A-4EE1-8048-72F6E8FF15FA__GUID-BF3CB269-58DC-467C-B85F-9F4D3DB43271">Create your testbench.</li>
            <li class="- topic/li li" id="GUID-22BC52C1-E83A-4EE1-8048-72F6E8FF15FA__GUID-5891F212-26B7-4DFE-9EDF-D9724B0A34FD" data-ofbid="GUID-22BC52C1-E83A-4EE1-8048-72F6E8FF15FA__GUID-5891F212-26B7-4DFE-9EDF-D9724B0A34FD">In the Design Flow window, select
                    <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Implement Design &gt; Verify Post-Synthesis
                    Implementation</span>.</li>
            <li class="- topic/li li" id="GUID-22BC52C1-E83A-4EE1-8048-72F6E8FF15FA__GUID-2CA47C02-71D1-4E89-A50C-6A6064C84A9E" data-ofbid="GUID-22BC52C1-E83A-4EE1-8048-72F6E8FF15FA__GUID-2CA47C02-71D1-4E89-A50C-6A6064C84A9E">Right-click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Simulate</span> and choose <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Organize Input
                    Files &gt; Organize Simulation Files</span> from the right-click menu. In
                the Organize Files for Source dialog box, all the stimulus files in the current
                project appear under <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Source Files</span> in the
                    <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Project</span> list box. Files associated with the block appear
                in the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Associated Source Files</span> list box.</li>
            <li class="- topic/li li" id="GUID-22BC52C1-E83A-4EE1-8048-72F6E8FF15FA__GUID-B0BF49F7-7F12-41B9-9EB7-E6708BCC77F7" data-ofbid="GUID-22BC52C1-E83A-4EE1-8048-72F6E8FF15FA__GUID-B0BF49F7-7F12-41B9-9EB7-E6708BCC77F7">In most cases, you will have one testbench associated with your block. However, if
                you want simultaneous association of multiple testbench files for one simulation
                session, as in the case of PCI cores, add multiple files to the
                    <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Associated Source Files</span> list.<ul class="- topic/ul ul" id="GUID-22BC52C1-E83A-4EE1-8048-72F6E8FF15FA__UL_ZMR_5CQ_D4B" data-ofbid="GUID-22BC52C1-E83A-4EE1-8048-72F6E8FF15FA__UL_ZMR_5CQ_D4B">
                    <li class="- topic/li li" id="GUID-22BC52C1-E83A-4EE1-8048-72F6E8FF15FA__GUID-E9EA3876-7F23-4A05-B6D9-44F781ECCC9E" data-ofbid="GUID-22BC52C1-E83A-4EE1-8048-72F6E8FF15FA__GUID-E9EA3876-7F23-4A05-B6D9-44F781ECCC9E">To add a testbench: In the
                            <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Source Files </span>of the
                            <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Project</span> list box, select the testbench you want
                        to associate with the block. Click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Add</span> to add it to
                        the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Associated Source Files</span> list.</li>
                    <li class="- topic/li li" id="GUID-22BC52C1-E83A-4EE1-8048-72F6E8FF15FA__GUID-884D6CAF-DF82-451C-B45F-B0AF31C08E6E" data-ofbid="GUID-22BC52C1-E83A-4EE1-8048-72F6E8FF15FA__GUID-884D6CAF-DF82-451C-B45F-B0AF31C08E6E">To remove a testbench or
                        change the files in the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Associated Source Files</span> list
                        box: Select the files and click <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Remove</span>.</li>
                </ul></li>
            <li class="- topic/li li" id="GUID-22BC52C1-E83A-4EE1-8048-72F6E8FF15FA__GUID-D46CB54C-AE04-4D0C-BA81-150ECCD720D8" data-ofbid="GUID-22BC52C1-E83A-4EE1-8048-72F6E8FF15FA__GUID-D46CB54C-AE04-4D0C-BA81-150ECCD720D8">When you are satisfied with the
                    <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Associated Simulation Files</span> list, click
                    <span class="+ topic/ph ui-d/uicontrol ph uicontrol">OK</span>.</li>
            <li class="- topic/li li" id="GUID-22BC52C1-E83A-4EE1-8048-72F6E8FF15FA__GUID-6EF98FEB-B26F-4817-9981-0A3E7B52F86D" data-ofbid="GUID-22BC52C1-E83A-4EE1-8048-72F6E8FF15FA__GUID-6EF98FEB-B26F-4817-9981-0A3E7B52F86D">To start ModelSim ME Pro, right-click
                    <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Simulate</span> in the Design Hierarchy window and choose
                    <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Open Interactively</span>. ModelSim starts and compiles the
                appropriate source files. When the compilation completes, the simulator runs for 1̮
                ms and the Wave window shows the simulation results.</li>
            <li class="- topic/li li" id="GUID-22BC52C1-E83A-4EE1-8048-72F6E8FF15FA__GUID-E81305FD-3231-47C4-95C9-E28EA66A9FE2" data-ofbid="GUID-22BC52C1-E83A-4EE1-8048-72F6E8FF15FA__GUID-E81305FD-3231-47C4-95C9-E28EA66A9FE2">Scroll in the Wave window to verify that the logic of your design functions as
                intended. Use the zoom buttons to zoom in and out as necessary.</li>
            <li class="- topic/li li" id="GUID-22BC52C1-E83A-4EE1-8048-72F6E8FF15FA__GUID-85821E08-FA28-41C4-9FAC-56F5C8C1AD7F" data-ofbid="GUID-22BC52C1-E83A-4EE1-8048-72F6E8FF15FA__GUID-85821E08-FA28-41C4-9FAC-56F5C8C1AD7F">When finished, select
                    <span class="+ topic/ph ui-d/uicontrol ph uicontrol">Quit</span> from the <span class="+ topic/ph ui-d/uicontrol ph uicontrol">File</span> menu.</li>
        </ol>
    </div>
</article></article></article></article></main></div>
                        
                        
                        
                        
                        
                        
                    </div>
                    
                        <nav role="navigation" id="wh_topic_toc" aria-label="On this page" class="col-lg-2 d-none d-lg-block navbar d-print-none"> 
                            <div id="wh_topic_toc_content">
		                        
	                            <div class=" wh_topic_toc "><div class="wh_topic_label">On this page</div><ul><li class="topic-item"><a href="#GUID-0746607A-0C59-43F8-B096-0652E537D99C" data-tocid="GUID-0746607A-0C59-43F8-B096-0652E537D99C">3.4.1 SmartFusion 2 and IGLOO 2 Tools</a><ul><li class="topic-item"><a href="#GUID-1BE4DDB4-5F03-4CFD-B547-BDFA15232A7A" data-tocid="GUID-1BE4DDB4-5F03-4CFD-B547-BDFA15232A7A">3.4.1.1 System Builder</a></li><li class="topic-item"><a href="#GUID-7A4A7343-50F5-41C2-80DA-93E791362C01" data-tocid="GUID-7A4A7343-50F5-41C2-80DA-93E791362C01">3.4.1.2 Using the MSS in Your SmartFusion 2
                                    Designs</a><ul><li class="topic-item"><a href="#GUID-226035C5-1921-4657-B377-9C4B11AD2BCD" data-tocid="GUID-226035C5-1921-4657-B377-9C4B11AD2BCD">3.4.1.2.1 Instantiating a SmartFusion 2 MSS in Your
        Design</a><ul><li class="section-item"><div class="section-title"><a href="#GUID-226035C5-1921-4657-B377-9C4B11AD2BCD__SECTION_OX5_DJK_F4B" data-tocid="GUID-226035C5-1921-4657-B377-9C4B11AD2BCD__SECTION_OX5_DJK_F4B">Instantiating a SmartFusion 2 MSS
                from the New Project Creation Wizard</a></div></li><li class="section-item"><div class="section-title"><a href="#GUID-226035C5-1921-4657-B377-9C4B11AD2BCD__SECTION_X1Y_FKK_F4B" data-tocid="GUID-226035C5-1921-4657-B377-9C4B11AD2BCD__SECTION_X1Y_FKK_F4B">Not Using a Design Tool when You Create a Project</a></div></li></ul></li><li class="topic-item"><a href="#GUID-A7B278F3-C86D-46CC-9CA3-8AD8D559452C" data-tocid="GUID-A7B278F3-C86D-46CC-9CA3-8AD8D559452C">3.4.1.2.2 Configure the SmartFusion 2 MSS</a></li><li class="topic-item"><a href="#GUID-A51CBAE8-4A56-4031-97F5-25588D8224D2" data-tocid="GUID-A51CBAE8-4A56-4031-97F5-25588D8224D2">3.4.1.2.3 Generate SmartFusion 2 MSS Files</a></li></ul></li></ul></li><li class="topic-item"><a href="#GUID-71A2B662-DE5E-4D25-8430-051A7E40E6F2" data-tocid="GUID-71A2B662-DE5E-4D25-8430-051A7E40E6F2">3.4.2 Create SmartDesign</a><ul><li class="topic-item"><a href="#GUID-17C1306F-1483-431E-B476-3781AD90BC03" data-tocid="GUID-17C1306F-1483-431E-B476-3781AD90BC03">3.4.2.1 Create New SmartDesign</a></li><li class="topic-item"><a href="#GUID-E3EBA9C7-B8F4-47CE-A43A-CCE851299217" data-tocid="GUID-E3EBA9C7-B8F4-47CE-A43A-CCE851299217">3.4.2.2 Export Component Description (Tcl)</a></li><li class="topic-item"><a href="#GUID-1FDD32EA-9976-42BB-B899-5F3E66F8B44D" data-tocid="GUID-1FDD32EA-9976-42BB-B899-5F3E66F8B44D">3.4.2.3 Examples</a></li><li class="topic-item"><a href="#GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6" data-tocid="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6">3.4.2.4 Hierarchical Export Component Description
        (Tcl)</a><ul><li class="section-item"><div class="section-title"><a href="#GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6__SECTION_J15_T1K_D4B" data-tocid="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6__SECTION_J15_T1K_D4B">Limitations</a></div></li><li class="section-item"><div class="section-title"><a href="#GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6__SECTION_EZQ_51K_D4B" data-tocid="GUID-B6F30101-64BC-4668-A96F-0F56B4CCB4B6__SECTION_EZQ_51K_D4B">Messages</a></div></li></ul></li><li class="topic-item"><a href="#GUID-98A5984E-FCBC-4B8A-8ADF-CE1FC81E3D4D" data-tocid="GUID-98A5984E-FCBC-4B8A-8ADF-CE1FC81E3D4D">3.4.2.5 Generating a SmartDesign Component</a><ul><li class="section-item"><div class="section-title"><a href="#GUID-98A5984E-FCBC-4B8A-8ADF-CE1FC81E3D4D__SECTION_TKT_LNK_D4B" data-tocid="GUID-98A5984E-FCBC-4B8A-8ADF-CE1FC81E3D4D__SECTION_TKT_LNK_D4B">Generate Recursively vs.
                Non-Recursively</a></div></li></ul></li></ul></li><li class="topic-item"><a href="#GUID-FB95FE1E-A122-4CAB-86F6-76B9FECA1E67" data-tocid="GUID-FB95FE1E-A122-4CAB-86F6-76B9FECA1E67">3.4.3 Create Core from HDL</a><ul><li class="topic-item"><a href="#GUID-C73FBD53-A5B0-493F-A9E2-3AB11F0DDC09" data-tocid="GUID-C73FBD53-A5B0-493F-A9E2-3AB11F0DDC09">3.4.3.1 Creating a Core from Your HDL</a></li><li class="topic-item"><a href="#GUID-0212C0D9-1D55-4060-9B1F-7667A3F175DD" data-tocid="GUID-0212C0D9-1D55-4060-9B1F-7667A3F175DD">3.4.3.2 Editing Core Definitions</a></li><li class="topic-item"><a href="#GUID-6DBA230E-0508-48A9-9C9C-C7CCAFBE1053" data-tocid="GUID-6DBA230E-0508-48A9-9C9C-C7CCAFBE1053">3.4.3.3 Removing Core Definitions</a></li></ul></li><li class="topic-item"><a href="#GUID-64733C55-0527-4943-A305-030B650B28B2" data-tocid="GUID-64733C55-0527-4943-A305-030B650B28B2">3.4.4 Designing with HDL</a><ul><li class="topic-item"><a href="#GUID-E68B73A1-7FFC-4104-97B6-FA09AC2AF49E" data-tocid="GUID-E68B73A1-7FFC-4104-97B6-FA09AC2AF49E">3.4.4.1 Create HDL</a></li><li class="topic-item"><a href="#GUID-A60D9137-F6AE-4C54-8B16-1A6A7215E670" data-tocid="GUID-A60D9137-F6AE-4C54-8B16-1A6A7215E670">3.4.4.2 Using the HDL Editor</a></li><li class="topic-item"><a href="#GUID-12CB3BD6-8902-47A0-B9C3-1C1658058B25" data-tocid="GUID-12CB3BD6-8902-47A0-B9C3-1C1658058B25">3.4.4.3 HDL Syntax Checker</a></li><li class="topic-item"><a href="#GUID-57D4DDE4-8AD2-48FD-870F-A1A0EABECF43" data-tocid="GUID-57D4DDE4-8AD2-48FD-870F-A1A0EABECF43">3.4.4.4 Commenting Text</a></li><li class="topic-item"><a href="#GUID-997C1FE0-B549-4A75-BC79-21733FF42C78" data-tocid="GUID-997C1FE0-B549-4A75-BC79-21733FF42C78">3.4.4.5 Find</a></li><li class="topic-item"><a href="#GUID-C669C4A0-E212-401D-9B1C-BCC7ADE6C992" data-tocid="GUID-C669C4A0-E212-401D-9B1C-BCC7ADE6C992">3.4.4.6 Editing Columns</a></li><li class="topic-item"><a href="#GUID-04FD9D8F-D68D-4CC3-B204-BBE5B7B9CF81" data-tocid="GUID-04FD9D8F-D68D-4CC3-B204-BBE5B7B9CF81">3.4.4.7 Importing HDL Source Files</a></li><li class="topic-item"><a href="#GUID-A980DF51-1F2F-47AC-9767-7343F33E49E8" data-tocid="GUID-A980DF51-1F2F-47AC-9767-7343F33E49E8">3.4.4.8 Mixed HDL Support in Libero SoC</a></li></ul></li><li class="topic-item"><a href="#GUID-8BD2D2C6-1DF1-4DA5-A74D-CA952F93EEFA" data-tocid="GUID-8BD2D2C6-1DF1-4DA5-A74D-CA952F93EEFA">3.4.5 HDL Testbench</a><ul><li class="topic-item"><a href="#GUID-B7EA3FE5-0E28-4DDA-92F4-4F114093DD07" data-tocid="GUID-B7EA3FE5-0E28-4DDA-92F4-4F114093DD07">3.4.5.1 HDL Type</a></li><li class="topic-item"><a href="#GUID-66580345-FC8A-46D6-A630-8B9B89AD12FD" data-tocid="GUID-66580345-FC8A-46D6-A630-8B9B89AD12FD">3.4.5.2 Name</a></li><li class="topic-item"><a href="#GUID-A5A9B1C6-4D20-4910-B212-49E1718D6261" data-tocid="GUID-A5A9B1C6-4D20-4910-B212-49E1718D6261">3.4.5.3 Clock Period (ns)</a></li></ul></li><li class="topic-item"><a href="#GUID-C3B84ABD-DEB2-49F9-BD89-6F9C520035AE" data-tocid="GUID-C3B84ABD-DEB2-49F9-BD89-6F9C520035AE">3.4.6 Designing with Block Flow</a></li><li class="topic-item"><a href="#GUID-7B42D921-160C-4667-B1C8-B5DA850A5553" data-tocid="GUID-7B42D921-160C-4667-B1C8-B5DA850A5553">3.4.7 Viewing Configured Components and SmartDesigns
        in a Project</a></li><li class="topic-item"><a href="#GUID-6902C233-8BFF-49A6-A477-150DC95B1D6F" data-tocid="GUID-6902C233-8BFF-49A6-A477-150DC95B1D6F">3.4.8 Create a New SmartDesign Testbench</a></li><li class="topic-item"><a href="#GUID-13840443-39A1-4E22-BE81-2AFD9260CBC1" data-tocid="GUID-13840443-39A1-4E22-BE81-2AFD9260CBC1">3.4.9 Import MSS</a></li><li class="topic-item"><a href="#GUID-8751419E-E40C-4534-969D-8A6E9DB4D5F2" data-tocid="GUID-8751419E-E40C-4534-969D-8A6E9DB4D5F2">3.4.10 Verify Pre-Synthesized Design - RTL Simulation</a><ul><li class="topic-item"><a href="#GUID-CD0F0454-455C-4E49-88CA-1F9509236A14" data-tocid="GUID-CD0F0454-455C-4E49-88CA-1F9509236A14">3.4.10.1 Project Settings: Simulation - Options and Libraries</a></li><li class="topic-item"><a href="#GUID-AA851DF9-C02D-40B3-A665-B05CAA008FF0" data-tocid="GUID-AA851DF9-C02D-40B3-A665-B05CAA008FF0">3.4.10.2 DO file</a></li><li class="topic-item"><a href="#GUID-B4B21D34-8F65-4376-9DBB-23E46ACE71E3" data-tocid="GUID-B4B21D34-8F65-4376-9DBB-23E46ACE71E3">3.4.10.3 Waveforms</a></li><li class="topic-item"><a href="#GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E" data-tocid="GUID-6DDD66CD-BAB2-4B1A-AD9F-9C65497F8D4E">3.4.10.4 Vsim Commands</a></li><li class="topic-item"><a href="#GUID-20843907-7AC1-4564-BF54-5EC8F79E3360" data-tocid="GUID-20843907-7AC1-4564-BF54-5EC8F79E3360">3.4.10.5 Timescale</a></li><li class="topic-item"><a href="#GUID-806F84DB-4CE8-4E08-B47B-5FF3EB3B6E66" data-tocid="GUID-806F84DB-4CE8-4E08-B47B-5FF3EB3B6E66">3.4.10.6 Simulation Libraries</a></li><li class="topic-item"><a href="#GUID-0AE46AF4-F5E4-4E2A-841A-43440927B12E" data-tocid="GUID-0AE46AF4-F5E4-4E2A-841A-43440927B12E">3.4.10.7 Selecting a Stimulus File for Simulation</a></li><li class="topic-item"><a href="#GUID-87536DB0-AD8E-4EAE-87F8-196B804C18ED" data-tocid="GUID-87536DB0-AD8E-4EAE-87F8-196B804C18ED">3.4.10.8 Selecting Additional Modules for Simulation</a></li><li class="topic-item"><a href="#GUID-22BC52C1-E83A-4EE1-8048-72F6E8FF15FA" data-tocid="GUID-22BC52C1-E83A-4EE1-8048-72F6E8FF15FA">3.4.10.9 Performing Functional Simulation</a></li></ul></li></ul></div>
	                        	
                        	</div>
                        </nav>
                    
                </div>
            </div>
            
            
            
        </div> 
        <footer class="navbar navbar-default wh_footer">
  <div class=" footer-container mx-auto ">
    <div class="footer">
  <div class="mchp-wh-footer">
    <div class="mchp-footer">
      <div class="mchp-footer-tier1">
        <div class="spacer"></div>
        <div class="mchp-footer-container">
          <div class="mchp-footer-links mchp-social-media-links">
            <div class="mchp-component-items">
              <div class="mchp-component-item">
                <a class="cmp-image__link" href="https://www.facebook.com/pages/Microchip-Technology-Inc/20320981741" target="_blank">
                  <img class="cmp-image__image" alt="Microchip Facebook" src="oxygen-webhelp/template/resources/images/201016-corp-facebook.png"/>
                </a>
              </div>
              <div class="mchp-component-item">
                <a class="cmp-image__link" href="https://www.linkedin.com/company/microchip-technology" target="_blank">
                  <img class="cmp-image__image" alt="Microchip LinkedIn" src="oxygen-webhelp/template/resources/images/201016-corp-linkedin.png"/>
                </a>
              </div>
              <div class="mchp-component-item">
                <a class="cmp-image__link" href="https://twitter.com/MicrochipTech" target="_blank">
                  <img class="cmp-image__image" alt="Microchip Twitter" src="oxygen-webhelp/template/resources/images/201016-corp-twitter.png"/>
                </a>
              </div>
              <div class="mchp-component-item">
                <a class="cmp-image__link" href="https://www.youtube.com/user/MicrochipTechnology" target="_blank">
                  <img class="cmp-image__image" alt="Microchip YouTube" src="oxygen-webhelp/template/resources/images/201016-corp-youtube.png"/>
                </a>
              </div>
              <div class="mchp-component-item">
                <a class="cmp-image__link" href="https://www.instagram.com/microchiptechnologyinc/" target="_blank">
                  <img class="cmp-image__image" alt="Microchip Instagram" src="oxygen-webhelp/template/resources/images/201016-corp-instagram.png"/>
                </a>
              </div>
              <div class="mchp-component-item">
                <a class="cmp-image__link" href="https://www.weibo.com/microchiptech" target="_blank">
                  <img class="cmp-image__image" alt="Microchip Weibo" src="oxygen-webhelp/template/resources/images/201016-corp-weibo.png"/>
                </a>
              </div>
              <div class="mchp-component-item">
                <a class="cmp-image__link" href="https://www.microchip.com/en-us/about/blog" target="_blank">
                  <img class="cmp-image__image" alt="Microchip Blog" src="oxygen-webhelp/template/resources/images/201016-corp-blog.png"/>
                </a>
              </div>
            </div>
          </div>
          <div class="mchp-footer-links">
            <div class="mchp-component-items">
              <div class="mchp-component-item">
                <div class="link">
                  <a href="https://www.microchip.com/about-us/contact-us" class="mchp-link__link">Contact</a>
                  <span class="mchp-link__separator">|</span>
                </div>
              </div>
              <div class="mchp-component-item ">
                <div class="link">
                  <a href="https://www.microchip.com/en-us/about/legal-information" class="mchp-link__link">Legal</a>
                  <span class="mchp-link__separator">|</span>
                </div>
              </div>
              <div class="mchp-component-item ">
                <div class="link">
                  <a href="https://www.microchip.com/en-us/about/legal-information/privacy-policy" class="mchp-link__link">Privacy Policy</a>
                  <span class="mchp-link__separator">|</span>
                </div>
              </div>
              <div class="mchp-component-item ">
                <div class="link">
                  <a href="https://www.microchip.com/en-us/about/legal-information/microchip-cookie-statement" class="mchp-link__link">Cookies</a>
                  <span class="mchp-link__separator">|</span>
                </div>
              </div>
              <div class="mchp-component-item">
                <div class="link">
                  <a href="https://careers.microchip.com/" class="mchp-link__link">Careers</a>
                  <span class="mchp-link__separator"></span>
                </div>
              </div>
            </div>
          </div>
          <div class="mchp-footer-newsletter">
            <div class="cmp-text">
              <p>Stay on the leading edge with our blog</p>
            </div>
            <div class="mchp-button-wrapper">
              <a role="button" href="https://www.microchip.com/en-us/about/blog" class="mchp-button mchp-button-regular solid">
                <span class="mchp-button__span">MicroSolutions</span>
              </a>
            </div>
          </div>
        </div>
        <div class="graphic">
          <img src="oxygen-webhelp/template/resources/images/footer-graphic.png"/>
        </div>
      </div>
      <div class="mchp-footer-tier2">
        <p class="mchp-copyright">© Copyright 1998-2022 Microchip Technology Inc. All rights reserved.</p>
      </div>
    </div>
  </div>
  <!-- Global site tag (gtag.js) - Google Analytics -->
  <script async="true" src="https://www.googletagmanager.com/gtag/js?id=UA-2724382-19"></script>
  <script>
    window.dataLayer = window.dataLayer || [];  
    function gtag(){dataLayer.push(arguments);}  
    gtag('js', new Date());   
    gtag('config', 'UA-2724382-19');
  </script>
</div>
  </div>
</footer>
        
        <div id="go2top" class="d-print-none">
            <span class="oxy-icon oxy-icon-up"></span>
        </div>
        
        <div id="modal_img_large" class="modal">
            <span class="close oxy-icon oxy-icon-remove"></span>
            <div id="modal_img_container"></div>
            <div id="caption"></div>
        </div>
        
        
        
    </body>
</html>