#-----------------------------------------------------------
# PlanAhead v11.3
# Build 48858 by hdbuild on Fri Aug 21 18:43:38 PDT 2009
# Start of session at: 11/28/17 4:17:17 PM
# Process ID: 18691
#-----------------------------------------------------------
source /home/jikken17/FPGA_TOP/ISE/pa.fromNetlist.tcl
# hdi::project new -name ISE -dir /home/jikken17/FPGA_TOP/ISE/planAhead_run_1 -netlist /home/jikken17/FPGA_TOP/ISE/fpga_top.ngc -search_path  {/home/jikken17/FPGA_TOP/ISE} 
# hdi::project setArch -name ISE -arch virtex5
# hdi::param set -name project.paUcfFile -svalue /home/jikken17/FPGA_TOP/fpga/fpga_top.ucf
# hdi::floorplan new -name floorplan_1 -part xc5vlx50ff676-1 -project ISE
# hdi::pconst import -project ISE -floorplan floorplan_1 -file /home/jikken17/FPGA_TOP/fpga/fpga_top.ucf
#-----------------------------------------------------------
# End of session at: 11/28/17 4:17:23 PM
# Process ID: 18691
#-----------------------------------------------------------
