// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _SgdLR_sw_HH_
#define _SgdLR_sw_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "SgdLR_sw_fadd_32nbkb.h"
#include "SgdLR_sw_fdiv_32ncud.h"
#include "SgdLR_sw_fpext_32dEe.h"
#include "SgdLR_sw_fexp_32neOg.h"
#include "SgdLR_sw_gradient_V.h"

namespace ap_rtl {

struct SgdLR_sw : public sc_module {
    // Port declarations 19
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<23> > data_V_address0;
    sc_out< sc_logic > data_V_ce0;
    sc_in< sc_lv<16> > data_V_q0;
    sc_out< sc_lv<13> > label_V_address0;
    sc_out< sc_logic > label_V_ce0;
    sc_in< sc_lv<8> > label_V_q0;
    sc_out< sc_lv<10> > theta_V_address0;
    sc_out< sc_logic > theta_V_ce0;
    sc_in< sc_lv<32> > theta_V_q0;
    sc_out< sc_lv<10> > theta_V_address1;
    sc_out< sc_logic > theta_V_ce1;
    sc_out< sc_logic > theta_V_we1;
    sc_out< sc_lv<32> > theta_V_d1;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<32> > ap_var_for_const0;


    // Module declarations
    SgdLR_sw(sc_module_name name);
    SC_HAS_PROCESS(SgdLR_sw);

    ~SgdLR_sw();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    SgdLR_sw_gradient_V* gradient_V_U;
    SgdLR_sw_fadd_32nbkb<1,5,32,32,32>* SgdLR_sw_fadd_32nbkb_U1;
    SgdLR_sw_fdiv_32ncud<1,16,32,32,32>* SgdLR_sw_fdiv_32ncud_U2;
    SgdLR_sw_fpext_32dEe<1,2,32,64>* SgdLR_sw_fpext_32dEe_U3;
    SgdLR_sw_fexp_32neOg<1,9,32,32,32>* SgdLR_sw_fexp_32neOg_U4;
    sc_signal< sc_lv<45> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<32> > p_Val2_s_reg_285;
    sc_signal< sc_lv<11> > i_0_i_reg_297;
    sc_signal< sc_lv<11> > i_0_i_reg_297_pp0_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter5;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<11> > i_0_i9_reg_309;
    sc_signal< sc_lv<11> > i_0_i9_reg_309_pp1_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state47_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state48_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state49_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state50_pp1_stage0_iter3;
    sc_signal< bool > ap_block_state51_pp1_stage0_iter4;
    sc_signal< bool > ap_block_state52_pp1_stage0_iter5;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<11> > i_0_i9_reg_309_pp1_iter2_reg;
    sc_signal< sc_lv<11> > i_0_i9_reg_309_pp1_iter3_reg;
    sc_signal< sc_lv<11> > i_0_i9_reg_309_pp1_iter4_reg;
    sc_signal< sc_lv<11> > i_0_i17_reg_321;
    sc_signal< sc_lv<32> > reg_350;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<1> > icmp_ln21_reg_1163;
    sc_signal< sc_lv<1> > icmp_ln21_reg_1163_pp0_iter2_reg;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter2;
    sc_signal< bool > ap_block_state54_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state55_pp2_stage0_iter1;
    sc_signal< bool > ap_block_state56_pp2_stage0_iter2;
    sc_signal< bool > ap_block_state57_pp2_stage0_iter3;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln77_reg_1355;
    sc_signal< sc_lv<1> > icmp_ln77_reg_1355_pp2_iter1_reg;
    sc_signal< sc_lv<16> > reg_354;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< sc_lv<1> > icmp_ln52_reg_1336;
    sc_signal< sc_lv<1> > icmp_ln52_reg_1336_pp1_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln107_fu_358_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<15> > add_ln107_fu_364_p2;
    sc_signal< sc_lv<15> > add_ln107_reg_1146;
    sc_signal< sc_lv<13> > select_ln110_fu_376_p3;
    sc_signal< sc_lv<13> > select_ln110_reg_1151;
    sc_signal< sc_lv<23> > shl_ln_fu_384_p3;
    sc_signal< sc_lv<23> > shl_ln_reg_1157;
    sc_signal< sc_lv<1> > icmp_ln21_fu_392_p2;
    sc_signal< sc_lv<1> > icmp_ln21_reg_1163_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln21_reg_1163_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln21_reg_1163_pp0_iter4_reg;
    sc_signal< sc_lv<11> > i_fu_398_p2;
    sc_signal< sc_lv<11> > i_reg_1167;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<44> > mul_ln1192_fu_431_p2;
    sc_signal< sc_lv<44> > mul_ln1192_reg_1182;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_lv<1> > p_Result_8_fu_466_p2;
    sc_signal< sc_lv<1> > p_Result_8_reg_1192;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<32> > tmp_V_fu_472_p3;
    sc_signal< sc_lv<32> > tmp_V_reg_1197;
    sc_signal< sc_lv<33> > zext_ln938_fu_480_p1;
    sc_signal< sc_lv<33> > zext_ln938_reg_1203;
    sc_signal< sc_lv<32> > l_fu_510_p1;
    sc_signal< sc_lv<32> > l_reg_1209;
    sc_signal< sc_lv<8> > trunc_ln943_fu_514_p1;
    sc_signal< sc_lv<8> > trunc_ln943_reg_1214;
    sc_signal< sc_lv<32> > sub_ln944_fu_518_p2;
    sc_signal< sc_lv<32> > sub_ln944_reg_1219;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<32> > or_ln_i_fu_615_p3;
    sc_signal< sc_lv<32> > or_ln_i_reg_1225;
    sc_signal< sc_lv<1> > icmp_ln954_fu_623_p2;
    sc_signal< sc_lv<1> > icmp_ln954_reg_1230;
    sc_signal< sc_lv<31> > m_4_reg_1235;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<1> > tmp_2_reg_1240;
    sc_signal< sc_lv<32> > select_ln935_fu_729_p3;
    sc_signal< sc_lv<32> > select_ln935_reg_1245;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<32> > grp_fu_345_p2;
    sc_signal< sc_lv<32> > tmp_1_i_reg_1250;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_lv<32> > grp_fu_332_p2;
    sc_signal< sc_lv<32> > tmp_2_i_reg_1255;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_lv<32> > grp_fu_337_p2;
    sc_signal< sc_lv<32> > v_assign_reg_1260;
    sc_signal< sc_logic > ap_CS_fsm_state42;
    sc_signal< sc_lv<54> > man_V_2_fu_789_p3;
    sc_signal< sc_lv<54> > man_V_2_reg_1266;
    sc_signal< sc_logic > ap_CS_fsm_state44;
    sc_signal< sc_lv<1> > icmp_ln571_fu_797_p2;
    sc_signal< sc_lv<1> > icmp_ln571_reg_1271;
    sc_signal< sc_lv<1> > icmp_ln581_fu_809_p2;
    sc_signal< sc_lv<1> > icmp_ln581_reg_1277;
    sc_signal< sc_lv<12> > sh_amt_fu_827_p3;
    sc_signal< sc_lv<12> > sh_amt_reg_1283;
    sc_signal< sc_lv<1> > icmp_ln582_fu_835_p2;
    sc_signal< sc_lv<1> > icmp_ln582_reg_1289;
    sc_signal< sc_lv<32> > trunc_ln583_fu_841_p1;
    sc_signal< sc_lv<32> > trunc_ln583_reg_1295;
    sc_signal< sc_lv<7> > tmp_4_reg_1301;
    sc_signal< sc_lv<32> > select_ln603_fu_965_p3;
    sc_signal< sc_lv<32> > select_ln603_reg_1306;
    sc_signal< sc_logic > ap_CS_fsm_state45;
    sc_signal< sc_lv<1> > or_ln603_fu_973_p2;
    sc_signal< sc_lv<1> > or_ln603_reg_1311;
    sc_signal< sc_lv<32> > select_ln603_1_fu_979_p3;
    sc_signal< sc_lv<32> > select_ln603_1_reg_1316;
    sc_signal< sc_lv<1> > or_ln603_2_fu_992_p2;
    sc_signal< sc_lv<1> > or_ln603_2_reg_1321;
    sc_signal< sc_lv<44> > sext_ln52_fu_1032_p1;
    sc_signal< sc_lv<44> > sext_ln52_reg_1331;
    sc_signal< sc_logic > ap_CS_fsm_state46;
    sc_signal< sc_lv<1> > icmp_ln52_fu_1036_p2;
    sc_signal< sc_lv<1> > icmp_ln52_reg_1336_pp1_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln52_reg_1336_pp1_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln52_reg_1336_pp1_iter4_reg;
    sc_signal< sc_lv<11> > i_1_fu_1042_p2;
    sc_signal< sc_lv<11> > i_1_reg_1340;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<32> > trunc_ln7_reg_1350;
    sc_signal< sc_lv<1> > icmp_ln77_fu_1086_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< sc_lv<1> > icmp_ln77_reg_1355_pp2_iter2_reg;
    sc_signal< sc_lv<11> > i_2_fu_1092_p2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<10> > theta_V_addr_1_reg_1369;
    sc_signal< sc_lv<10> > theta_V_addr_1_reg_1369_pp2_iter1_reg;
    sc_signal< sc_lv<10> > theta_V_addr_1_reg_1369_pp2_iter2_reg;
    sc_signal< sc_lv<32> > gradient_V_q0;
    sc_signal< sc_lv<32> > gradient_V_load_reg_1375;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< sc_lv<51> > mul_ln1192_1_fu_1107_p2;
    sc_signal< sc_lv<51> > mul_ln1192_1_reg_1380;
    sc_signal< sc_lv<13> > training_id_fu_1137_p2;
    sc_signal< sc_logic > ap_CS_fsm_state58;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state47;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter5;
    sc_signal< sc_logic > ap_CS_fsm_state53;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state54;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter3;
    sc_signal< sc_lv<10> > gradient_V_address0;
    sc_signal< sc_logic > gradient_V_ce0;
    sc_signal< sc_logic > gradient_V_we0;
    sc_signal< sc_lv<15> > indvar_flatten_reg_263;
    sc_signal< sc_lv<13> > training_id_0_reg_274;
    sc_signal< sc_lv<11> > ap_phi_mux_i_0_i_phi_fu_301_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<11> > ap_phi_mux_i_0_i9_phi_fu_313_p4;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<64> > zext_ln1117_fu_413_p1;
    sc_signal< sc_lv<64> > zext_ln25_fu_418_p1;
    sc_signal< sc_lv<64> > zext_ln117_fu_998_p1;
    sc_signal< sc_lv<64> > zext_ln1117_1_fu_1057_p1;
    sc_signal< sc_lv<64> > zext_ln57_fu_1081_p1;
    sc_signal< sc_lv<64> > zext_ln82_fu_1098_p1;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_logic > ap_CS_fsm_state43;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<1> > icmp_ln110_fu_370_p2;
    sc_signal< sc_lv<23> > zext_ln1116_fu_404_p1;
    sc_signal< sc_lv<23> > add_ln1117_fu_408_p2;
    sc_signal< sc_lv<16> > mul_ln1192_fu_431_p0;
    sc_signal< sc_lv<32> > mul_ln1192_fu_431_p1;
    sc_signal< sc_lv<44> > lhs_V_fu_437_p3;
    sc_signal< sc_lv<44> > ret_V_fu_445_p2;
    sc_signal< sc_lv<32> > sub_ln1253_fu_460_p2;
    sc_signal< sc_lv<33> > p_Result_s_fu_484_p4;
    sc_signal< sc_lv<64> > p_Result_9_fu_494_p3;
    sc_signal< sc_lv<64> > tmp_i3_fu_502_p3;
    sc_signal< sc_lv<32> > lsb_index_fu_523_p2;
    sc_signal< sc_lv<31> > tmp_fu_529_p4;
    sc_signal< sc_lv<6> > trunc_ln947_fu_545_p1;
    sc_signal< sc_lv<6> > sub_ln947_fu_549_p2;
    sc_signal< sc_lv<33> > zext_ln947_fu_555_p1;
    sc_signal< sc_lv<33> > lshr_ln947_fu_559_p2;
    sc_signal< sc_lv<33> > p_Result_4_fu_565_p2;
    sc_signal< sc_lv<1> > icmp_ln947_fu_539_p2;
    sc_signal< sc_lv<1> > icmp_ln947_1_fu_570_p2;
    sc_signal< sc_lv<1> > tmp_1_fu_582_p3;
    sc_signal< sc_lv<1> > p_Result_3_fu_596_p3;
    sc_signal< sc_lv<1> > xor_ln949_fu_590_p2;
    sc_signal< sc_lv<1> > and_ln949_fu_603_p2;
    sc_signal< sc_lv<1> > a_fu_576_p2;
    sc_signal< sc_lv<1> > or_ln949_fu_609_p2;
    sc_signal< sc_lv<32> > add_ln954_fu_629_p2;
    sc_signal< sc_lv<32> > sub_ln954_fu_639_p2;
    sc_signal< sc_lv<32> > lshr_ln954_fu_634_p2;
    sc_signal< sc_lv<32> > shl_ln954_fu_644_p2;
    sc_signal< sc_lv<32> > m_fu_649_p3;
    sc_signal< sc_lv<32> > m_1_fu_656_p2;
    sc_signal< sc_lv<8> > sub_ln964_fu_695_p2;
    sc_signal< sc_lv<8> > select_ln964_fu_688_p3;
    sc_signal< sc_lv<8> > add_ln964_fu_700_p2;
    sc_signal< sc_lv<32> > m_5_fu_685_p1;
    sc_signal< sc_lv<9> > tmp_4_i_fu_706_p3;
    sc_signal< sc_lv<32> > p_Result_10_fu_713_p5;
    sc_signal< sc_lv<1> > icmp_ln935_fu_679_p2;
    sc_signal< sc_lv<32> > bitcast_ln739_fu_725_p1;
    sc_signal< sc_lv<64> > grp_fu_342_p1;
    sc_signal< sc_lv<64> > ireg_V_fu_737_p1;
    sc_signal< sc_lv<11> > exp_tmp_V_fu_753_p4;
    sc_signal< sc_lv<52> > trunc_ln565_fu_767_p1;
    sc_signal< sc_lv<53> > tmp_5_i_fu_771_p3;
    sc_signal< sc_lv<54> > p_Result_12_fu_779_p1;
    sc_signal< sc_lv<1> > p_Result_11_fu_745_p3;
    sc_signal< sc_lv<54> > man_V_1_fu_783_p2;
    sc_signal< sc_lv<63> > trunc_ln556_fu_741_p1;
    sc_signal< sc_lv<12> > zext_ln461_fu_763_p1;
    sc_signal< sc_lv<12> > F2_fu_803_p2;
    sc_signal< sc_lv<12> > add_ln581_fu_815_p2;
    sc_signal< sc_lv<12> > sub_ln581_fu_821_p2;
    sc_signal< sc_lv<32> > sext_ln581_fu_855_p1;
    sc_signal< sc_lv<54> > zext_ln586_fu_868_p1;
    sc_signal< sc_lv<54> > ashr_ln586_fu_872_p2;
    sc_signal< sc_lv<32> > bitcast_ln696_fu_881_p1;
    sc_signal< sc_lv<1> > tmp_5_fu_884_p3;
    sc_signal< sc_lv<1> > xor_ln571_fu_905_p2;
    sc_signal< sc_lv<1> > or_ln582_fu_915_p2;
    sc_signal< sc_lv<1> > xor_ln582_fu_919_p2;
    sc_signal< sc_lv<1> > icmp_ln585_fu_858_p2;
    sc_signal< sc_lv<1> > and_ln581_fu_925_p2;
    sc_signal< sc_lv<1> > xor_ln585_fu_930_p2;
    sc_signal< sc_lv<1> > or_ln581_fu_948_p2;
    sc_signal< sc_lv<1> > icmp_ln603_fu_863_p2;
    sc_signal< sc_lv<1> > xor_ln581_fu_953_p2;
    sc_signal< sc_lv<1> > and_ln603_fu_959_p2;
    sc_signal< sc_lv<32> > shl_ln604_fu_900_p2;
    sc_signal< sc_lv<32> > trunc_ln586_fu_877_p1;
    sc_signal< sc_lv<1> > and_ln585_1_fu_942_p2;
    sc_signal< sc_lv<1> > and_ln585_fu_936_p2;
    sc_signal< sc_lv<32> > select_ln588_fu_892_p3;
    sc_signal< sc_lv<1> > and_ln582_fu_910_p2;
    sc_signal< sc_lv<1> > or_ln603_1_fu_986_p2;
    sc_signal< sc_lv<32> > select_ln603_2_fu_1002_p3;
    sc_signal< sc_lv<27> > shl_ln1_fu_1014_p3;
    sc_signal< sc_lv<32> > prob_V_fu_1007_p3;
    sc_signal< sc_lv<32> > zext_ln1193_fu_1022_p1;
    sc_signal< sc_lv<32> > sub_ln703_fu_1026_p2;
    sc_signal< sc_lv<23> > zext_ln1116_1_fu_1048_p1;
    sc_signal< sc_lv<23> > add_ln1117_1_fu_1052_p2;
    sc_signal< sc_lv<32> > r_V_fu_1066_p0;
    sc_signal< sc_lv<16> > r_V_fu_1066_p1;
    sc_signal< sc_lv<44> > r_V_fu_1066_p2;
    sc_signal< sc_lv<32> > mul_ln1192_1_fu_1107_p0;
    sc_signal< sc_lv<51> > lhs_V_1_fu_1113_p3;
    sc_signal< sc_lv<51> > ret_V_1_fu_1121_p2;
    sc_signal< sc_lv<45> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<45> ap_ST_fsm_state1;
    static const sc_lv<45> ap_ST_fsm_state2;
    static const sc_lv<45> ap_ST_fsm_pp0_stage0;
    static const sc_lv<45> ap_ST_fsm_state9;
    static const sc_lv<45> ap_ST_fsm_state10;
    static const sc_lv<45> ap_ST_fsm_state11;
    static const sc_lv<45> ap_ST_fsm_state12;
    static const sc_lv<45> ap_ST_fsm_state13;
    static const sc_lv<45> ap_ST_fsm_state14;
    static const sc_lv<45> ap_ST_fsm_state15;
    static const sc_lv<45> ap_ST_fsm_state16;
    static const sc_lv<45> ap_ST_fsm_state17;
    static const sc_lv<45> ap_ST_fsm_state18;
    static const sc_lv<45> ap_ST_fsm_state19;
    static const sc_lv<45> ap_ST_fsm_state20;
    static const sc_lv<45> ap_ST_fsm_state21;
    static const sc_lv<45> ap_ST_fsm_state22;
    static const sc_lv<45> ap_ST_fsm_state23;
    static const sc_lv<45> ap_ST_fsm_state24;
    static const sc_lv<45> ap_ST_fsm_state25;
    static const sc_lv<45> ap_ST_fsm_state26;
    static const sc_lv<45> ap_ST_fsm_state27;
    static const sc_lv<45> ap_ST_fsm_state28;
    static const sc_lv<45> ap_ST_fsm_state29;
    static const sc_lv<45> ap_ST_fsm_state30;
    static const sc_lv<45> ap_ST_fsm_state31;
    static const sc_lv<45> ap_ST_fsm_state32;
    static const sc_lv<45> ap_ST_fsm_state33;
    static const sc_lv<45> ap_ST_fsm_state34;
    static const sc_lv<45> ap_ST_fsm_state35;
    static const sc_lv<45> ap_ST_fsm_state36;
    static const sc_lv<45> ap_ST_fsm_state37;
    static const sc_lv<45> ap_ST_fsm_state38;
    static const sc_lv<45> ap_ST_fsm_state39;
    static const sc_lv<45> ap_ST_fsm_state40;
    static const sc_lv<45> ap_ST_fsm_state41;
    static const sc_lv<45> ap_ST_fsm_state42;
    static const sc_lv<45> ap_ST_fsm_state43;
    static const sc_lv<45> ap_ST_fsm_state44;
    static const sc_lv<45> ap_ST_fsm_state45;
    static const sc_lv<45> ap_ST_fsm_state46;
    static const sc_lv<45> ap_ST_fsm_pp1_stage0;
    static const sc_lv<45> ap_ST_fsm_state53;
    static const sc_lv<45> ap_ST_fsm_pp2_stage0;
    static const sc_lv<45> ap_ST_fsm_state58;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<32> ap_const_lv32_2C;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<32> ap_const_lv32_3F800000;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<15> ap_const_lv15_57E4;
    static const sc_lv<15> ap_const_lv15_1;
    static const sc_lv<13> ap_const_lv13_1194;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<11> ap_const_lv11_400;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<31> ap_const_lv31_7FFFFFFF;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_FFFFFFE8;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<6> ap_const_lv6_3A;
    static const sc_lv<33> ap_const_lv33_1FFFFFFFF;
    static const sc_lv<33> ap_const_lv33_0;
    static const sc_lv<32> ap_const_lv32_FFFFFFE7;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<8> ap_const_lv8_7F;
    static const sc_lv<8> ap_const_lv8_7E;
    static const sc_lv<8> ap_const_lv8_E;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<54> ap_const_lv54_0;
    static const sc_lv<63> ap_const_lv63_0;
    static const sc_lv<12> ap_const_lv12_433;
    static const sc_lv<12> ap_const_lv12_13;
    static const sc_lv<12> ap_const_lv12_FED;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<12> ap_const_lv12_36;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_FFFFFFFF;
    static const sc_lv<19> ap_const_lv19_0;
    static const sc_lv<51> ap_const_lv51_7FFFFAD000000;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_32;
    static const sc_lv<13> ap_const_lv13_1;
    // Thread declarations
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_F2_fu_803_p2();
    void thread_a_fu_576_p2();
    void thread_add_ln107_fu_364_p2();
    void thread_add_ln1117_1_fu_1052_p2();
    void thread_add_ln1117_fu_408_p2();
    void thread_add_ln581_fu_815_p2();
    void thread_add_ln954_fu_629_p2();
    void thread_add_ln964_fu_700_p2();
    void thread_and_ln581_fu_925_p2();
    void thread_and_ln582_fu_910_p2();
    void thread_and_ln585_1_fu_942_p2();
    void thread_and_ln585_fu_936_p2();
    void thread_and_ln603_fu_959_p2();
    void thread_and_ln949_fu_603_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state42();
    void thread_ap_CS_fsm_state43();
    void thread_ap_CS_fsm_state44();
    void thread_ap_CS_fsm_state45();
    void thread_ap_CS_fsm_state46();
    void thread_ap_CS_fsm_state53();
    void thread_ap_CS_fsm_state58();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state47_pp1_stage0_iter0();
    void thread_ap_block_state48_pp1_stage0_iter1();
    void thread_ap_block_state49_pp1_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state50_pp1_stage0_iter3();
    void thread_ap_block_state51_pp1_stage0_iter4();
    void thread_ap_block_state52_pp1_stage0_iter5();
    void thread_ap_block_state54_pp2_stage0_iter0();
    void thread_ap_block_state55_pp2_stage0_iter1();
    void thread_ap_block_state56_pp2_stage0_iter2();
    void thread_ap_block_state57_pp2_stage0_iter3();
    void thread_ap_block_state5_pp0_stage0_iter2();
    void thread_ap_block_state6_pp0_stage0_iter3();
    void thread_ap_block_state7_pp0_stage0_iter4();
    void thread_ap_block_state8_pp0_stage0_iter5();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_condition_pp1_exit_iter0_state47();
    void thread_ap_condition_pp2_exit_iter0_state54();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_phi_mux_i_0_i9_phi_fu_313_p4();
    void thread_ap_phi_mux_i_0_i_phi_fu_301_p4();
    void thread_ap_ready();
    void thread_ashr_ln586_fu_872_p2();
    void thread_bitcast_ln696_fu_881_p1();
    void thread_bitcast_ln739_fu_725_p1();
    void thread_data_V_address0();
    void thread_data_V_ce0();
    void thread_exp_tmp_V_fu_753_p4();
    void thread_gradient_V_address0();
    void thread_gradient_V_ce0();
    void thread_gradient_V_we0();
    void thread_i_1_fu_1042_p2();
    void thread_i_2_fu_1092_p2();
    void thread_i_fu_398_p2();
    void thread_icmp_ln107_fu_358_p2();
    void thread_icmp_ln110_fu_370_p2();
    void thread_icmp_ln21_fu_392_p2();
    void thread_icmp_ln52_fu_1036_p2();
    void thread_icmp_ln571_fu_797_p2();
    void thread_icmp_ln581_fu_809_p2();
    void thread_icmp_ln582_fu_835_p2();
    void thread_icmp_ln585_fu_858_p2();
    void thread_icmp_ln603_fu_863_p2();
    void thread_icmp_ln77_fu_1086_p2();
    void thread_icmp_ln935_fu_679_p2();
    void thread_icmp_ln947_1_fu_570_p2();
    void thread_icmp_ln947_fu_539_p2();
    void thread_icmp_ln954_fu_623_p2();
    void thread_ireg_V_fu_737_p1();
    void thread_l_fu_510_p1();
    void thread_label_V_address0();
    void thread_label_V_ce0();
    void thread_lhs_V_1_fu_1113_p3();
    void thread_lhs_V_fu_437_p3();
    void thread_lsb_index_fu_523_p2();
    void thread_lshr_ln947_fu_559_p2();
    void thread_lshr_ln954_fu_634_p2();
    void thread_m_1_fu_656_p2();
    void thread_m_5_fu_685_p1();
    void thread_m_fu_649_p3();
    void thread_man_V_1_fu_783_p2();
    void thread_man_V_2_fu_789_p3();
    void thread_mul_ln1192_1_fu_1107_p0();
    void thread_mul_ln1192_1_fu_1107_p2();
    void thread_mul_ln1192_fu_431_p0();
    void thread_mul_ln1192_fu_431_p1();
    void thread_mul_ln1192_fu_431_p2();
    void thread_or_ln581_fu_948_p2();
    void thread_or_ln582_fu_915_p2();
    void thread_or_ln603_1_fu_986_p2();
    void thread_or_ln603_2_fu_992_p2();
    void thread_or_ln603_fu_973_p2();
    void thread_or_ln949_fu_609_p2();
    void thread_or_ln_i_fu_615_p3();
    void thread_p_Result_10_fu_713_p5();
    void thread_p_Result_11_fu_745_p3();
    void thread_p_Result_12_fu_779_p1();
    void thread_p_Result_3_fu_596_p3();
    void thread_p_Result_4_fu_565_p2();
    void thread_p_Result_8_fu_466_p2();
    void thread_p_Result_9_fu_494_p3();
    void thread_p_Result_s_fu_484_p4();
    void thread_prob_V_fu_1007_p3();
    void thread_r_V_fu_1066_p0();
    void thread_r_V_fu_1066_p1();
    void thread_r_V_fu_1066_p2();
    void thread_ret_V_1_fu_1121_p2();
    void thread_ret_V_fu_445_p2();
    void thread_select_ln110_fu_376_p3();
    void thread_select_ln588_fu_892_p3();
    void thread_select_ln603_1_fu_979_p3();
    void thread_select_ln603_2_fu_1002_p3();
    void thread_select_ln603_fu_965_p3();
    void thread_select_ln935_fu_729_p3();
    void thread_select_ln964_fu_688_p3();
    void thread_sext_ln52_fu_1032_p1();
    void thread_sext_ln581_fu_855_p1();
    void thread_sh_amt_fu_827_p3();
    void thread_shl_ln1_fu_1014_p3();
    void thread_shl_ln604_fu_900_p2();
    void thread_shl_ln954_fu_644_p2();
    void thread_shl_ln_fu_384_p3();
    void thread_sub_ln1253_fu_460_p2();
    void thread_sub_ln581_fu_821_p2();
    void thread_sub_ln703_fu_1026_p2();
    void thread_sub_ln944_fu_518_p2();
    void thread_sub_ln947_fu_549_p2();
    void thread_sub_ln954_fu_639_p2();
    void thread_sub_ln964_fu_695_p2();
    void thread_theta_V_address0();
    void thread_theta_V_address1();
    void thread_theta_V_ce0();
    void thread_theta_V_ce1();
    void thread_theta_V_d1();
    void thread_theta_V_we1();
    void thread_tmp_1_fu_582_p3();
    void thread_tmp_4_i_fu_706_p3();
    void thread_tmp_5_fu_884_p3();
    void thread_tmp_5_i_fu_771_p3();
    void thread_tmp_V_fu_472_p3();
    void thread_tmp_fu_529_p4();
    void thread_tmp_i3_fu_502_p3();
    void thread_training_id_fu_1137_p2();
    void thread_trunc_ln556_fu_741_p1();
    void thread_trunc_ln565_fu_767_p1();
    void thread_trunc_ln583_fu_841_p1();
    void thread_trunc_ln586_fu_877_p1();
    void thread_trunc_ln943_fu_514_p1();
    void thread_trunc_ln947_fu_545_p1();
    void thread_xor_ln571_fu_905_p2();
    void thread_xor_ln581_fu_953_p2();
    void thread_xor_ln582_fu_919_p2();
    void thread_xor_ln585_fu_930_p2();
    void thread_xor_ln949_fu_590_p2();
    void thread_zext_ln1116_1_fu_1048_p1();
    void thread_zext_ln1116_fu_404_p1();
    void thread_zext_ln1117_1_fu_1057_p1();
    void thread_zext_ln1117_fu_413_p1();
    void thread_zext_ln117_fu_998_p1();
    void thread_zext_ln1193_fu_1022_p1();
    void thread_zext_ln25_fu_418_p1();
    void thread_zext_ln461_fu_763_p1();
    void thread_zext_ln57_fu_1081_p1();
    void thread_zext_ln586_fu_868_p1();
    void thread_zext_ln82_fu_1098_p1();
    void thread_zext_ln938_fu_480_p1();
    void thread_zext_ln947_fu_555_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
