

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Wed Sep  7 18:58:42 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690t-ffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.25 ns | 4.237 ns |   1.88 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max   | min | max |   Type   |
    +---------+---------+-----------+----------+-----+-----+----------+
    |       14|       16| 87.500 ns | 0.100 us |    4|    5| dataflow |
    +---------+---------+-----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.85>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%Inputs_V_channel = call fastcc i2520 @Block_codeRepl320123_proc(i128* %link_in_0_V, i128* %link_in_1_V, i128* %link_in_2_V, i128* %link_in_3_V, i128* %link_in_4_V, i128* %link_in_5_V, i128* %link_in_6_V, i128* %link_in_7_V, i128* %link_in_8_V, i128* %link_in_9_V, i128* %link_in_10_V, i128* %link_in_11_V, i128* %link_in_12_V, i128* %link_in_13_V, i128* %link_in_14_V, i128* %link_in_15_V, i128* %link_in_16_V, i128* %link_in_17_V, i128* %link_in_18_V, i128* %link_in_19_V, i128* %link_in_20_V, i128* %link_in_21_V, i128* %link_in_22_V, i128* %link_in_23_V, i128* %link_in_24_V, i128* %link_in_25_V, i128* %link_in_26_V, i128* %link_in_27_V, i128* %link_in_28_V, i128* %link_in_29_V, i128* %link_in_30_V, i128* %link_in_31_V, i128* %link_in_32_V, i128* %link_in_33_V, i128* %link_in_34_V, i128* %link_in_35_V)"   --->   Operation 5 'call' 'Inputs_V_channel' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_1 : Operation 6 [2/2] (0.85ns)   --->   "%call_ret1 = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_resource<ap_ufixed,ap_fixed,config2>"(i2520 %Inputs_V_channel)"   --->   Operation 6 'call' 'call_ret1' <Predicate = true> <Delay = 0.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 3.47>
ST_2 : Operation 7 [1/2] (2.09ns)   --->   "%call_ret1 = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @"dense_resource<ap_ufixed,ap_fixed,config2>"(i2520 %Inputs_V_channel)"   --->   Operation 7 'call' 'call_ret1' <Predicate = true> <Delay = 2.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%layer2_out_0_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret1, 0"   --->   Operation 8 'extractvalue' 'layer2_out_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%layer2_out_1_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret1, 1"   --->   Operation 9 'extractvalue' 'layer2_out_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%layer2_out_2_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret1, 2"   --->   Operation 10 'extractvalue' 'layer2_out_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%layer2_out_3_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret1, 3"   --->   Operation 11 'extractvalue' 'layer2_out_3_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%layer2_out_4_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret1, 4"   --->   Operation 12 'extractvalue' 'layer2_out_4_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%layer2_out_5_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret1, 5"   --->   Operation 13 'extractvalue' 'layer2_out_5_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%layer2_out_6_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret1, 6"   --->   Operation 14 'extractvalue' 'layer2_out_6_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%layer2_out_7_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret1, 7"   --->   Operation 15 'extractvalue' 'layer2_out_7_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%layer2_out_8_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret1, 8"   --->   Operation 16 'extractvalue' 'layer2_out_8_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%layer2_out_9_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret1, 9"   --->   Operation 17 'extractvalue' 'layer2_out_9_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%layer2_out_10_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret1, 10"   --->   Operation 18 'extractvalue' 'layer2_out_10_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%layer2_out_11_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret1, 11"   --->   Operation 19 'extractvalue' 'layer2_out_11_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%layer2_out_12_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret1, 12"   --->   Operation 20 'extractvalue' 'layer2_out_12_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%layer2_out_13_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret1, 13"   --->   Operation 21 'extractvalue' 'layer2_out_13_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%layer2_out_14_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret1, 14"   --->   Operation 22 'extractvalue' 'layer2_out_14_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 23 [1/1] (1.38ns)   --->   "%call_ret = call fastcc { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } @normalize.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.(i20 %layer2_out_0_V, i20 %layer2_out_1_V, i20 %layer2_out_2_V, i20 %layer2_out_3_V, i20 %layer2_out_4_V, i20 %layer2_out_5_V, i20 %layer2_out_6_V, i20 %layer2_out_7_V, i20 %layer2_out_8_V, i20 %layer2_out_9_V, i20 %layer2_out_10_V, i20 %layer2_out_11_V, i20 %layer2_out_12_V, i20 %layer2_out_13_V, i20 %layer2_out_14_V)" [firmware/myproject.cpp:113]   --->   Operation 23 'call' 'call_ret' <Predicate = true> <Delay = 1.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%layer4_out_0_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret, 0" [firmware/myproject.cpp:113]   --->   Operation 24 'extractvalue' 'layer4_out_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%layer4_out_1_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret, 1" [firmware/myproject.cpp:113]   --->   Operation 25 'extractvalue' 'layer4_out_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%layer4_out_2_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret, 2" [firmware/myproject.cpp:113]   --->   Operation 26 'extractvalue' 'layer4_out_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%layer4_out_3_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret, 3" [firmware/myproject.cpp:113]   --->   Operation 27 'extractvalue' 'layer4_out_3_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%layer4_out_4_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret, 4" [firmware/myproject.cpp:113]   --->   Operation 28 'extractvalue' 'layer4_out_4_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%layer4_out_5_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret, 5" [firmware/myproject.cpp:113]   --->   Operation 29 'extractvalue' 'layer4_out_5_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%layer4_out_6_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret, 6" [firmware/myproject.cpp:113]   --->   Operation 30 'extractvalue' 'layer4_out_6_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%layer4_out_7_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret, 7" [firmware/myproject.cpp:113]   --->   Operation 31 'extractvalue' 'layer4_out_7_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%layer4_out_8_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret, 8" [firmware/myproject.cpp:113]   --->   Operation 32 'extractvalue' 'layer4_out_8_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%layer4_out_9_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret, 9" [firmware/myproject.cpp:113]   --->   Operation 33 'extractvalue' 'layer4_out_9_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%layer4_out_10_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret, 10" [firmware/myproject.cpp:113]   --->   Operation 34 'extractvalue' 'layer4_out_10_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%layer4_out_11_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret, 11" [firmware/myproject.cpp:113]   --->   Operation 35 'extractvalue' 'layer4_out_11_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%layer4_out_12_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret, 12" [firmware/myproject.cpp:113]   --->   Operation 36 'extractvalue' 'layer4_out_12_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%layer4_out_13_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret, 13" [firmware/myproject.cpp:113]   --->   Operation 37 'extractvalue' 'layer4_out_13_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%layer4_out_14_V = extractvalue { i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20, i20 } %call_ret, 14" [firmware/myproject.cpp:113]   --->   Operation 38 'extractvalue' 'layer4_out_14_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 3.56>
ST_3 : Operation 39 [1/1] (1.82ns)   --->   "%call_ret2 = call fastcc { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } @"relu<ap_fixed,ap_ufixed<5,2,0,0,0>,relu_config5>"(i20 %layer4_out_0_V, i20 %layer4_out_1_V, i20 %layer4_out_2_V, i20 %layer4_out_3_V, i20 %layer4_out_4_V, i20 %layer4_out_5_V, i20 %layer4_out_6_V, i20 %layer4_out_7_V, i20 %layer4_out_8_V, i20 %layer4_out_9_V, i20 %layer4_out_10_V, i20 %layer4_out_11_V, i20 %layer4_out_12_V, i20 %layer4_out_13_V, i20 %layer4_out_14_V)" [firmware/myproject.cpp:117]   --->   Operation 39 'call' 'call_ret2' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%layer5_out_0_V = extractvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %call_ret2, 0" [firmware/myproject.cpp:117]   --->   Operation 40 'extractvalue' 'layer5_out_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%layer5_out_1_V = extractvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %call_ret2, 1" [firmware/myproject.cpp:117]   --->   Operation 41 'extractvalue' 'layer5_out_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%layer5_out_2_V = extractvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %call_ret2, 2" [firmware/myproject.cpp:117]   --->   Operation 42 'extractvalue' 'layer5_out_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%layer5_out_3_V = extractvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %call_ret2, 3" [firmware/myproject.cpp:117]   --->   Operation 43 'extractvalue' 'layer5_out_3_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%layer5_out_4_V = extractvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %call_ret2, 4" [firmware/myproject.cpp:117]   --->   Operation 44 'extractvalue' 'layer5_out_4_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%layer5_out_5_V = extractvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %call_ret2, 5" [firmware/myproject.cpp:117]   --->   Operation 45 'extractvalue' 'layer5_out_5_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%layer5_out_6_V = extractvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %call_ret2, 6" [firmware/myproject.cpp:117]   --->   Operation 46 'extractvalue' 'layer5_out_6_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%layer5_out_7_V = extractvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %call_ret2, 7" [firmware/myproject.cpp:117]   --->   Operation 47 'extractvalue' 'layer5_out_7_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%layer5_out_8_V = extractvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %call_ret2, 8" [firmware/myproject.cpp:117]   --->   Operation 48 'extractvalue' 'layer5_out_8_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%layer5_out_9_V = extractvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %call_ret2, 9" [firmware/myproject.cpp:117]   --->   Operation 49 'extractvalue' 'layer5_out_9_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%layer5_out_10_V = extractvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %call_ret2, 10" [firmware/myproject.cpp:117]   --->   Operation 50 'extractvalue' 'layer5_out_10_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%layer5_out_11_V = extractvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %call_ret2, 11" [firmware/myproject.cpp:117]   --->   Operation 51 'extractvalue' 'layer5_out_11_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%layer5_out_12_V = extractvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %call_ret2, 12" [firmware/myproject.cpp:117]   --->   Operation 52 'extractvalue' 'layer5_out_12_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%layer5_out_13_V = extractvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %call_ret2, 13" [firmware/myproject.cpp:117]   --->   Operation 53 'extractvalue' 'layer5_out_13_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%layer5_out_14_V = extractvalue { i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5, i5 } %call_ret2, 14" [firmware/myproject.cpp:117]   --->   Operation 54 'extractvalue' 'layer5_out_14_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 2> <FIFO>
ST_3 : Operation 55 [2/2] (1.73ns)   --->   "call fastcc void @Block_codeRepl320123320129_proc72(i5 %layer5_out_0_V, i5 %layer5_out_1_V, i5 %layer5_out_2_V, i5 %layer5_out_3_V, i5 %layer5_out_4_V, i5 %layer5_out_5_V, i5 %layer5_out_6_V, i5 %layer5_out_7_V, i5 %layer5_out_8_V, i5 %layer5_out_9_V, i5 %layer5_out_10_V, i5 %layer5_out_11_V, i5 %layer5_out_12_V, i5 %layer5_out_13_V, i5 %layer5_out_14_V, i128* %link_out_0_V)" [firmware/myproject.cpp:117]   --->   Operation 55 'call' <Predicate = true> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecClockDomain([8 x i8]* @default, [1 x i8]* @empty)"   --->   Operation 56 'specclockdomain' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str7) nounwind" [firmware/myproject.cpp:79]   --->   Operation 57 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_out_0_V), !map !175"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_35_V), !map !181"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_34_V), !map !187"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_33_V), !map !193"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_32_V), !map !199"   --->   Operation 62 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_31_V), !map !205"   --->   Operation 63 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_30_V), !map !211"   --->   Operation 64 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_29_V), !map !217"   --->   Operation 65 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_28_V), !map !223"   --->   Operation 66 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_27_V), !map !229"   --->   Operation 67 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_26_V), !map !235"   --->   Operation 68 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_25_V), !map !241"   --->   Operation 69 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_24_V), !map !247"   --->   Operation 70 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_23_V), !map !253"   --->   Operation 71 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_22_V), !map !259"   --->   Operation 72 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_21_V), !map !265"   --->   Operation 73 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_20_V), !map !271"   --->   Operation 74 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_19_V), !map !277"   --->   Operation 75 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_18_V), !map !283"   --->   Operation 76 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_17_V), !map !289"   --->   Operation 77 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_16_V), !map !295"   --->   Operation 78 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_15_V), !map !301"   --->   Operation 79 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_14_V), !map !307"   --->   Operation 80 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_13_V), !map !313"   --->   Operation 81 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_12_V), !map !319"   --->   Operation 82 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_11_V), !map !325"   --->   Operation 83 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_10_V), !map !331"   --->   Operation 84 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_9_V), !map !337"   --->   Operation 85 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_8_V), !map !343"   --->   Operation 86 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_7_V), !map !349"   --->   Operation 87 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_6_V), !map !355"   --->   Operation 88 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_5_V), !map !361"   --->   Operation 89 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_4_V), !map !367"   --->   Operation 90 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_3_V), !map !373"   --->   Operation 91 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_2_V), !map !379"   --->   Operation 92 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_1_V), !map !385"   --->   Operation 93 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %link_in_0_V), !map !391"   --->   Operation 94 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 95 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [11 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind" [firmware/myproject.cpp:44]   --->   Operation 96 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 4, i32 65535, [1 x i8]* @p_str7) nounwind" [firmware/myproject.cpp:48]   --->   Operation 97 'speclatency' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* null, [7 x i8]* @p_str11, i32 0, i32 0, [1 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind" [firmware/myproject.cpp:78]   --->   Operation 98 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/2] (0.00ns)   --->   "call fastcc void @Block_codeRepl320123320129_proc72(i5 %layer5_out_0_V, i5 %layer5_out_1_V, i5 %layer5_out_2_V, i5 %layer5_out_3_V, i5 %layer5_out_4_V, i5 %layer5_out_5_V, i5 %layer5_out_6_V, i5 %layer5_out_7_V, i5 %layer5_out_8_V, i5 %layer5_out_9_V, i5 %layer5_out_10_V, i5 %layer5_out_11_V, i5 %layer5_out_12_V, i5 %layer5_out_13_V, i5 %layer5_out_14_V, i128* %link_out_0_V)" [firmware/myproject.cpp:117]   --->   Operation 99 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:122]   --->   Operation 100 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.25ns, clock uncertainty: 1.88ns.

 <State 1>: 0.85ns
The critical path consists of the following:
	'call' operation ('Inputs_V_channel') to 'Block_codeRepl320123_proc' [83]  (0 ns)
	'call' operation ('call_ret1') to 'dense_resource<ap_ufixed,ap_fixed,config2>' [84]  (0.85 ns)

 <State 2>: 3.48ns
The critical path consists of the following:
	'call' operation ('call_ret1') to 'dense_resource<ap_ufixed,ap_fixed,config2>' [84]  (2.09 ns)
	'call' operation ('call_ret', firmware/myproject.cpp:113) to 'normalize.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.' [100]  (1.39 ns)

 <State 3>: 3.56ns
The critical path consists of the following:
	'call' operation ('call_ret2', firmware/myproject.cpp:117) to 'relu<ap_fixed,ap_ufixed<5,2,0,0,0>,relu_config5>' [116]  (1.83 ns)
	'call' operation ('call_ln117', firmware/myproject.cpp:117) to 'Block_codeRepl320123320129_proc72' [132]  (1.74 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
