# This is a Makefile for a project

# Defining variables
CC = gcc
CFLAGS = -Wall -g
LIBS = -lm

# Source files
SRCS = main.c helper.c math.c

# Object files
OBJS = $(SRCS:.c=.o)

# Default target
all: project

# Target rule for creating executable
project: $(OBJS)
	$(CC) $(CFLAGS) $(OBJS) -o project $(LIBS)

# Rule for creating object files from source files
%.o: %.c
	$(CC) $(CFLAGS) -c $< -o $@

# Phony target for cleaning up generated files
.PHONY: clean
clean:
	rm -f project $(OBJS)

# Target for printing a hello message
.PHONY: hello
hello:
	@echo "Hello world!"