<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:43:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 512 has been inferred" OldID="for.inc.load.20, for.inc.load.24, for.inc.load.28, for.inc.load.32, for.inc.load.36, for.inc.load.40, for.inc.load.44, for.inc.load.48," ID="histogram_rowsseq" BundleName="gmem0" VarName="histogram_rows" LoopLoc="/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:43:19" LoopName="VITIS_LOOP_43_1" ParentFunc="setup_marginal_aie" Length="512" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstWidenedPassed" src_info="/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:43:19" msg_id="214-119" msg_severity="INFO" msg_body="Sequential read of 512 x 32bit words has been widened by 8: 64 x 256bit words" OldID="histogram_rowsseq," ID="wseq" BundleName="gmem0" VarName="histogram_rows" LoopLoc="/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:43:19" LoopName="VITIS_LOOP_43_1" ParentFunc="setup_marginal_aie" Length="64" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstWidenedPassed" src_info="/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:43:19" msg_id="214-119" msg_severity="INFO" msg_body="Sequential read of 64 x 256bit words has been widened by 2: 32 x 512bit words" OldID="wseq," ID="wseq18" BundleName="gmem0" VarName="histogram_rows" LoopLoc="/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:43:19" LoopName="VITIS_LOOP_43_1" ParentFunc="setup_marginal_aie" Length="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="/home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:43:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 32 and bit width 512 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem0" Length="32" Width="512" Direction="read"/>
</VitisHLS:BurstInfo>

