// distributed under the mit license
// https://opensource.org/licenses/mit-license.php

`timescale 1 ns / 1 ps

module fifomem #(
    parameter DATASIZE    = 8,      // Memory data word width
    parameter ADDRSIZE    = 4,      // Number of mem address bits
    parameter FALLTHROUGH = "TRUE"  // First word fall-through
) (
    input  wire                wclk,
    input  wire                wrst_n,
    input  wire                wclken,
    input  wire [ADDRSIZE-1:0] waddr,
    input  wire [DATASIZE-1:0] wdata,
    input  wire                wfull,
    input  wire                rclk,
    input  wire                rrst_n,
    input  wire                rclken,
    input  wire [ADDRSIZE-1:0] raddr,
    output wire [DATASIZE-1:0] rdata,
    input  wire                rempty
);

    localparam DEPTH = 1 << ADDRSIZE;

    reg [DATASIZE-1:0] mem     [0:DEPTH-1];
    reg [DATASIZE-1:0] rdata_r;

    always @(posedge wclk) begin
        if (wclken && !wfull) mem[waddr] <= wdata;
    end

    // generate
    //     if (FALLTHROUGH == "TRUE")
    //     begin : fallthrough
    //         assign rdata = mem[raddr];
    //     end
    //     else
    //     begin : registered_read
    //         always @(posedge rclk) begin
    //             if (rclken)
    //                 rdata_r <= mem[raddr];
    //         end
    //         assign rdata = rdata_r;
    //     end
    // endgenerate

    wire [ADDRSIZE-1:0] raddr_next = raddr + 1;

    generate
        if (FALLTHROUGH == "TRUE") begin : fallthrough
            always @(posedge rclk) begin
                if (rclken && !rempty) rdata_r <= mem[raddr_next];
                else rdata_r <= mem[raddr];
            end
        end else begin : registered_read
            always @(posedge rclk) begin
                rdata_r <= mem[raddr];
            end
        end
        assign rdata = rdata_r;
    endgenerate


endmodule

`resetall
