
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'li' on host 'tennin.deib.polimi.it' (Linux_x86_64 version 5.15.0-2-amd64) on Tue Dec 21 14:16:04 CET 2021
INFO: [HLS 200-10] On os Debian GNU/Linux 11 (bullseye)
INFO: [HLS 200-10] In directory '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-10] Opening project '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj'.
INFO: [HLS 200-10] Adding design file 'firmware/myproject_axi.cpp' to the project
INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-10] Opening solution '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
***** C SIMULATION *****
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make: 'csim.exe' is up to date.
INFO: Unable to open input/predictions file, using default input.
{ data: 0, last: 0 }
 { data: 0, last: 0 }
 { data: 0, last: 0 }
 { data: 0, last: 1 }
 
INFO: Saved inference results to file: tb_data/csim_results.log
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
***** C SIMULATION COMPLETED IN 0h0m0s *****
***** C/RTL SYNTHESIS *****
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
WARNING: [HLS 200-471] Dataflow form checks found 3 issue(s) in file firmware/myproject.cpp
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject_axi.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 930.258 ; gain = 526.004 ; free physical = 134214 ; free virtual = 245872
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 930.258 ; gain = 526.004 ; free physical = 134214 ; free virtual = 245872
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::limit' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:57).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:96).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'myproject' (firmware/myproject.cpp:56).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 934.965 ; gain = 530.711 ; free physical = 134117 ; free virtual = 245777
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
WARNING: [SYNCHK 200-23] firmware/myproject_axi.cpp:29: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 997.914 ; gain = 593.660 ; free physical = 134073 ; free virtual = 245738
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out.data' (firmware/myproject_axi.cpp:5).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in.data' (firmware/myproject_axi.cpp:4).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:39:55).
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:85) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:90) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:101) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:109) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:113) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:120) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 4.
INFO: [XFORM 203-131] Reshaping array 'in_local.V' (firmware/myproject_axi.cpp:16) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_local.V' (firmware/myproject_axi.cpp:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:40) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:117) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:55) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:56) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:125) automatically.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'(firmware/nnet_utils/nnet_dense_latency.h:45:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0' by setting 'weights.V' to 'w2.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0'(firmware/nnet_utils/nnet_dense_latency.h:45:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0' by setting 'biases[0].V' to 'b2.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0' by setting 'biases[1].V' to 'b2.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0' by setting 'biases[2].V' to 'b2.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:45:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0' by setting 'biases[3].V' to 'b2.V.3'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/myproject_axi.cpp:19:40) to (firmware/myproject_axi.cpp:19:35) in function 'myproject_axi'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/myproject_axi.cpp:27:41) to (firmware/myproject_axi.cpp:27:36) in function 'myproject_axi'... converting 10 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:45:1)...60 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 997.914 ; gain = 593.660 ; free physical = 134041 ; free virtual = 245687
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0' to 'dense_latency<ap_fixed,ap_fixed,config2>.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:45:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1058.258 ; gain = 654.004 ; free physical = 134026 ; free virtual = 245672
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myproject_axi' ...
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed,ap_fixed,config2>.0.0.0.0.0' to 'dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed,ap_fixed,config2>.0.0.0.0.0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.59 seconds; current allocated memory: 277.533 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 279.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'myproject'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 279.546 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 279.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 280.381 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 281.238 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_10ns_16s_26_2_0': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_10s_16s_26_2_0': 14 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_11ns_16s_26_2_0': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_7ns_16s_23_2_0': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_8ns_16s_24_2_0': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_8s_16s_24_2_0': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_9ns_16s_25_2_0': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_9s_16s_25_2_0': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 284.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 290.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject_axi' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_ashr_54ns_32ns_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_fpext_32ns_64_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_lshr_32ns_32ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_42_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_shl_64ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_axi'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 292.514 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 228.99 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_11ns_16s_26_2_0_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_10ns_16s_26_2_0_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_8ns_16s_24_2_0_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_10s_16s_26_2_0_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_7ns_16s_23_2_0_MulnS_4'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_9ns_16s_25_2_0_MulnS_5'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_9s_16s_25_2_0_MulnS_6'
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_8s_16s_24_2_0_MulnS_7'
INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_ashr_54ns_32ns_54_2_1'
INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_lshr_32ns_32ns_32_2_1'
INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_shl_64ns_32ns_64_2_1'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 1058.258 ; gain = 654.004 ; free physical = 133984 ; free virtual = 245638
INFO: [VHDL 208-304] Generating VHDL RTL for myproject_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject_axi.
***** C/RTL SYNTHESIS COMPLETED IN 0h0m39s *****
***** C/RTL SIMULATION *****
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/opt/Xilinx/Vivado/2019.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_myproject_axi.cpp
   Compiling myproject_axi.cpp_pre.cpp.tb.cpp
   Compiling myproject.cpp_pre.cpp.tb.cpp
   Compiling myproject_test.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: Unable to open input/predictions file, using default input.
{ data: 0, last: 0 }
 { data: 0, last: 0 }
 { data: 0, last: 0 }
 { data: 0, last: 1 }
 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_myproject_axi_top glbl -prj myproject_axi.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s myproject_axi -debug wave 
Multi-threading is on. Using 54 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/AESL_axi_s_out_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_out_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_myproject_axi_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi_mul_9ns_16s_25_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_axi_mul_9ns_16s_25_2_0_MulnS_5
INFO: [VRFC 10-311] analyzing module myproject_axi_mul_9ns_16s_25_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi_mul_8ns_16s_24_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_axi_mul_8ns_16s_24_2_0_MulnS_2
INFO: [VRFC 10-311] analyzing module myproject_axi_mul_8ns_16s_24_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi_mul_8s_16s_24_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_axi_mul_8s_16s_24_2_0_MulnS_7
INFO: [VRFC 10-311] analyzing module myproject_axi_mul_8s_16s_24_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/regslice_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regslice_both
INFO: [VRFC 10-311] analyzing module regslice_forward
INFO: [VRFC 10-311] analyzing module regslice_reverse
INFO: [VRFC 10-311] analyzing module regslice_both_w1
INFO: [VRFC 10-311] analyzing module regslice_forward_w1
INFO: [VRFC 10-311] analyzing module regslice_reverse_w1
INFO: [VRFC 10-311] analyzing module ibuf
INFO: [VRFC 10-311] analyzing module obuf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi_mux_42_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_axi_mux_42_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi_mul_11ns_16s_26_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_axi_mul_11ns_16s_26_2_0_MulnS_0
INFO: [VRFC 10-311] analyzing module myproject_axi_mul_11ns_16s_26_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi_mul_10s_16s_26_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_axi_mul_10s_16s_26_2_0_MulnS_3
INFO: [VRFC 10-311] analyzing module myproject_axi_mul_10s_16s_26_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi_shl_64ns_32ns_64_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_axi_shl_64ns_32ns_64_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi_lshr_32ns_32ns_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_axi_lshr_32ns_32ns_32_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi_fpext_32ns_64_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_axi_fpext_32ns_64_3_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi_mul_7ns_16s_23_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_axi_mul_7ns_16s_23_2_0_MulnS_4
INFO: [VRFC 10-311] analyzing module myproject_axi_mul_7ns_16s_23_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/AESL_axi_s_in_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_in_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi_mul_10ns_16s_26_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_axi_mul_10ns_16s_26_2_0_MulnS_1
INFO: [VRFC 10-311] analyzing module myproject_axi_mul_10ns_16s_26_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi_mul_9s_16s_25_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_axi_mul_9s_16s_25_2_0_MulnS_6
INFO: [VRFC 10-311] analyzing module myproject_axi_mul_9s_16s_25_2_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi_ashr_54ns_32ns_54_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_axi_ashr_54ns_32ns_54_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_axi
INFO: [VRFC 10-163] Analyzing VHDL file "/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/ip/xil_defaultlib/myproject_axi_ap_fpext_1_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'myproject_axi_ap_fpext_1_no_dsp_32'
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_9' of instantiated unit conflicts with visible identifier [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/ip/xil_defaultlib/myproject_axi_ap_fpext_1_no_dsp_32.vhd:196]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_9.floating_point_v7_1_9_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_9.floating_point_v7_1_9_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_9.floating_point_v7_1_9_exp_table_...
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_9.floating_point_v7_1_9_pkg
Compiling package floating_point_v7_1_9.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling module xil_defaultlib.myproject_axi_mul_11ns_16s_26_2_...
Compiling module xil_defaultlib.myproject_axi_mul_11ns_16s_26_2_...
Compiling module xil_defaultlib.myproject_axi_mul_10ns_16s_26_2_...
Compiling module xil_defaultlib.myproject_axi_mul_10ns_16s_26_2_...
Compiling module xil_defaultlib.myproject_axi_mul_8ns_16s_24_2_0...
Compiling module xil_defaultlib.myproject_axi_mul_8ns_16s_24_2_0...
Compiling module xil_defaultlib.myproject_axi_mul_10s_16s_26_2_0...
Compiling module xil_defaultlib.myproject_axi_mul_10s_16s_26_2_0...
Compiling module xil_defaultlib.myproject_axi_mul_7ns_16s_23_2_0...
Compiling module xil_defaultlib.myproject_axi_mul_7ns_16s_23_2_0...
Compiling module xil_defaultlib.myproject_axi_mul_9ns_16s_25_2_0...
Compiling module xil_defaultlib.myproject_axi_mul_9ns_16s_25_2_0...
Compiling module xil_defaultlib.myproject_axi_mul_9s_16s_25_2_0_...
Compiling module xil_defaultlib.myproject_axi_mul_9s_16s_25_2_0(...
Compiling module xil_defaultlib.myproject_axi_mul_8s_16s_24_2_0_...
Compiling module xil_defaultlib.myproject_axi_mul_8s_16s_24_2_0(...
Compiling module xil_defaultlib.dense_latency_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.myproject
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=8,length=0)\]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_9.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_9.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_9.special_detect [\special_detect(a_fw=24,op_delay...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_9.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(r_w=64,r_ew...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [delay_default]
Compiling architecture synth of entity floating_point_v7_1_9.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_9.flt_to_flt_conv [\flt_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_9.delay [\delay(width=64,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9_viv [\floating_point_v7_1_9_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_9.floating_point_v7_1_9 [\floating_point_v7_1_9(c_xdevice...]
Compiling architecture myproject_axi_ap_fpext_1_no_dsp_32_arch of entity xil_defaultlib.myproject_axi_ap_fpext_1_no_dsp_32 [myproject_axi_ap_fpext_1_no_dsp_...]
Compiling module xil_defaultlib.myproject_axi_fpext_32ns_64_3_1(...
Compiling module xil_defaultlib.myproject_axi_ashr_54ns_32ns_54_...
Compiling module xil_defaultlib.myproject_axi_mux_42_16_1_1(ID=1...
Compiling module xil_defaultlib.myproject_axi_lshr_32ns_32ns_32_...
Compiling module xil_defaultlib.myproject_axi_shl_64ns_32ns_64_2...
Compiling module xil_defaultlib.ibuf(W=33)
Compiling module xil_defaultlib.obuf(W=33)
Compiling module xil_defaultlib.regslice_both_default
Compiling module xil_defaultlib.ibuf(W=2)
Compiling module xil_defaultlib.obuf(W=2)
Compiling module xil_defaultlib.regslice_both(DataWidth=1)
Compiling module xil_defaultlib.myproject_axi
Compiling module xil_defaultlib.fifo(WIDTH=32)
Compiling module xil_defaultlib.fifo(WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_in_r
Compiling module xil_defaultlib.fifo(DEPTH=4,WIDTH=32)
Compiling module xil_defaultlib.fifo(DEPTH=4,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_out_r
Compiling module xil_defaultlib.apatb_myproject_axi_top
Compiling module work.glbl
Built simulation snapshot myproject_axi

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/xsim.dir/myproject_axi/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 21 14:17:34 2021...

****** xsim v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/myproject_axi/xsim_script.tcl
# xsim {myproject_axi} -autoloadwcfg -tclbatch {myproject_axi.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source myproject_axi.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set out_group [add_wave_group out(axis) -into $coutputgroup]
## add_wave /apatb_myproject_axi_top/AESL_inst_myproject_axi/out_r_TLAST -into $out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_axi_top/AESL_inst_myproject_axi/out_r_TREADY -into $out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_axi_top/AESL_inst_myproject_axi/out_r_TVALID -into $out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_axi_top/AESL_inst_myproject_axi/out_r_TDATA -into $out_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set in_group [add_wave_group in(axis) -into $cinputgroup]
## add_wave /apatb_myproject_axi_top/AESL_inst_myproject_axi/in_r_TLAST -into $in_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_axi_top/AESL_inst_myproject_axi/in_r_TREADY -into $in_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_axi_top/AESL_inst_myproject_axi/in_r_TVALID -into $in_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_axi_top/AESL_inst_myproject_axi/in_r_TDATA -into $in_group -radix hex
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_myproject_axi_top/AESL_inst_myproject_axi/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_myproject_axi_top/AESL_inst_myproject_axi/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_myproject_axi_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_axi_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_axi_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_axi_top/ap_c_n_tvin_trans_num_in_data -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_axi_top/ap_c_n_tvin_trans_num_in_last_V -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_axi_top/ap_c_n_tvout_trans_num_out_data -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_axi_top/ap_c_n_tvout_trans_num_out_last_V -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_axi_top/LENGTH_in_data -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_axi_top/LENGTH_in_last_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_axi_top/LENGTH_out_data -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_axi_top/LENGTH_out_last_V -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_out_group [add_wave_group out(axis) -into $tbcoutputgroup]
## add_wave /apatb_myproject_axi_top/out_r_TLAST -into $tb_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_axi_top/out_r_TREADY -into $tb_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_axi_top/out_r_TVALID -into $tb_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_axi_top/out_r_TDATA -into $tb_out_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_in_group [add_wave_group in(axis) -into $tbcinputgroup]
## add_wave /apatb_myproject_axi_top/in_r_TLAST -into $tb_in_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_axi_top/in_r_TREADY -into $tb_in_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_axi_top/in_r_TVALID -into $tb_in_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_axi_top/in_r_TDATA -into $tb_in_group -radix hex
## save_wave_config myproject_axi.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "113000"
// RTL Simulation : 1 / 1 [100.00%] @ "338000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 357500 ps : File "/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/sim/verilog/myproject_axi.autotb.v" Line 218
## quit
INFO: [Common 17-206] Exiting xsim at Tue Dec 21 14:17:44 2021...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: Unable to open input/predictions file, using default input.
{ data: 0, last: 0 }
 { data: 0, last: 0 }
 { data: 0, last: 0 }
 { data: 0, last: 1 }
 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO:
Report time       : Tue Dec 21 02:17:44 PM CET 2021.
Solution          : solution1.
Simulation tool   : xsim.

+----------+----------+-----------------------------------------------+-----------------------------------------------+
|          |          |                    Latency                    |                    Interval                   |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+
|      VHDL|        NA|             NA|             NA|             NA|             NA|             NA|             NA|
|   Verilog|      Pass|             44|             44|             44|             NA|             NA|             NA|
+----------+----------+-----------------------------------------------+-----------------------------------------------+

***** C/RTL SIMULATION COMPLETED IN 0h0m58s *****
***** VIVADO SYNTHESIS *****

****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source vivado_synth.tcl
# add_files myproject_prj/solution1/syn/vhdl
# synth_design -top myproject -part xc7z020clg400-1
Command: synth_design -top myproject -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2812439 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1599.645 ; gain = 164.637 ; free physical = 132838 ; free virtual = 244494
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myproject' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:30]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:38]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:41]
INFO: [Synth 8-3491] module 'dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:12' bound to instance 'grp_dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0_fu_26' of component 'dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:94]
INFO: [Synth 8-638] synthesizing module 'dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_11ns_16s_26_2_0' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_11ns_16s_26_2_0.vhd:43' bound to instance 'myproject_axi_mul_11ns_16s_26_2_0_U1' of component 'myproject_axi_mul_11ns_16s_26_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:774]
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_11ns_16s_26_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_11ns_16s_26_2_0.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_11ns_16s_26_2_0_MulnS_0' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_11ns_16s_26_2_0.vhd:9' bound to instance 'myproject_axi_mul_11ns_16s_26_2_0_MulnS_0_U' of component 'myproject_axi_mul_11ns_16s_26_2_0_MulnS_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_11ns_16s_26_2_0.vhd:72]
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_11ns_16s_26_2_0_MulnS_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_11ns_16s_26_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_11ns_16s_26_2_0_MulnS_0' (1#1) [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_11ns_16s_26_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_11ns_16s_26_2_0' (2#1) [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_11ns_16s_26_2_0.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_10ns_16s_26_2_0' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_10ns_16s_26_2_0.vhd:43' bound to instance 'myproject_axi_mul_10ns_16s_26_2_0_U2' of component 'myproject_axi_mul_10ns_16s_26_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:789]
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_10ns_16s_26_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_10ns_16s_26_2_0.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_10ns_16s_26_2_0_MulnS_1' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_10ns_16s_26_2_0.vhd:9' bound to instance 'myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U' of component 'myproject_axi_mul_10ns_16s_26_2_0_MulnS_1' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_10ns_16s_26_2_0.vhd:72]
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_10ns_16s_26_2_0_MulnS_1' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_10ns_16s_26_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_10ns_16s_26_2_0_MulnS_1' (3#1) [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_10ns_16s_26_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_10ns_16s_26_2_0' (4#1) [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_10ns_16s_26_2_0.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_8ns_16s_24_2_0' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_8ns_16s_24_2_0.vhd:43' bound to instance 'myproject_axi_mul_8ns_16s_24_2_0_U3' of component 'myproject_axi_mul_8ns_16s_24_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:804]
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_8ns_16s_24_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_8ns_16s_24_2_0.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_8ns_16s_24_2_0_MulnS_2' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_8ns_16s_24_2_0.vhd:9' bound to instance 'myproject_axi_mul_8ns_16s_24_2_0_MulnS_2_U' of component 'myproject_axi_mul_8ns_16s_24_2_0_MulnS_2' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_8ns_16s_24_2_0.vhd:72]
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_8ns_16s_24_2_0_MulnS_2' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_8ns_16s_24_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_8ns_16s_24_2_0_MulnS_2' (5#1) [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_8ns_16s_24_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_8ns_16s_24_2_0' (6#1) [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_8ns_16s_24_2_0.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_10s_16s_26_2_0' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_10s_16s_26_2_0.vhd:43' bound to instance 'myproject_axi_mul_10s_16s_26_2_0_U4' of component 'myproject_axi_mul_10s_16s_26_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:819]
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_10s_16s_26_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_10s_16s_26_2_0.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_10s_16s_26_2_0_MulnS_3' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_10s_16s_26_2_0.vhd:9' bound to instance 'myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U' of component 'myproject_axi_mul_10s_16s_26_2_0_MulnS_3' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_10s_16s_26_2_0.vhd:72]
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_10s_16s_26_2_0_MulnS_3' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_10s_16s_26_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_10s_16s_26_2_0_MulnS_3' (7#1) [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_10s_16s_26_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_10s_16s_26_2_0' (8#1) [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_10s_16s_26_2_0.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_7ns_16s_23_2_0' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_7ns_16s_23_2_0.vhd:43' bound to instance 'myproject_axi_mul_7ns_16s_23_2_0_U5' of component 'myproject_axi_mul_7ns_16s_23_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:834]
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_7ns_16s_23_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_7ns_16s_23_2_0.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_7ns_16s_23_2_0_MulnS_4' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_7ns_16s_23_2_0.vhd:9' bound to instance 'myproject_axi_mul_7ns_16s_23_2_0_MulnS_4_U' of component 'myproject_axi_mul_7ns_16s_23_2_0_MulnS_4' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_7ns_16s_23_2_0.vhd:72]
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_7ns_16s_23_2_0_MulnS_4' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_7ns_16s_23_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_7ns_16s_23_2_0_MulnS_4' (9#1) [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_7ns_16s_23_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_7ns_16s_23_2_0' (10#1) [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_7ns_16s_23_2_0.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_10ns_16s_26_2_0' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_10ns_16s_26_2_0.vhd:43' bound to instance 'myproject_axi_mul_10ns_16s_26_2_0_U6' of component 'myproject_axi_mul_10ns_16s_26_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:849]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_9ns_16s_25_2_0' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_9ns_16s_25_2_0.vhd:43' bound to instance 'myproject_axi_mul_9ns_16s_25_2_0_U7' of component 'myproject_axi_mul_9ns_16s_25_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:864]
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_9ns_16s_25_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_9ns_16s_25_2_0.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_9ns_16s_25_2_0_MulnS_5' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_9ns_16s_25_2_0.vhd:9' bound to instance 'myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U' of component 'myproject_axi_mul_9ns_16s_25_2_0_MulnS_5' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_9ns_16s_25_2_0.vhd:72]
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_9ns_16s_25_2_0_MulnS_5' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_9ns_16s_25_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_9ns_16s_25_2_0_MulnS_5' (11#1) [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_9ns_16s_25_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_9ns_16s_25_2_0' (12#1) [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_9ns_16s_25_2_0.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_8ns_16s_24_2_0' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_8ns_16s_24_2_0.vhd:43' bound to instance 'myproject_axi_mul_8ns_16s_24_2_0_U8' of component 'myproject_axi_mul_8ns_16s_24_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:879]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_10s_16s_26_2_0' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_10s_16s_26_2_0.vhd:43' bound to instance 'myproject_axi_mul_10s_16s_26_2_0_U9' of component 'myproject_axi_mul_10s_16s_26_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:894]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_9s_16s_25_2_0' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_9s_16s_25_2_0.vhd:43' bound to instance 'myproject_axi_mul_9s_16s_25_2_0_U10' of component 'myproject_axi_mul_9s_16s_25_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:909]
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_9s_16s_25_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_9s_16s_25_2_0.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_9s_16s_25_2_0_MulnS_6' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_9s_16s_25_2_0.vhd:9' bound to instance 'myproject_axi_mul_9s_16s_25_2_0_MulnS_6_U' of component 'myproject_axi_mul_9s_16s_25_2_0_MulnS_6' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_9s_16s_25_2_0.vhd:72]
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_9s_16s_25_2_0_MulnS_6' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_9s_16s_25_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_9s_16s_25_2_0_MulnS_6' (13#1) [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_9s_16s_25_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_9s_16s_25_2_0' (14#1) [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_9s_16s_25_2_0.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_10ns_16s_26_2_0' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_10ns_16s_26_2_0.vhd:43' bound to instance 'myproject_axi_mul_10ns_16s_26_2_0_U11' of component 'myproject_axi_mul_10ns_16s_26_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:924]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_11ns_16s_26_2_0' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_11ns_16s_26_2_0.vhd:43' bound to instance 'myproject_axi_mul_11ns_16s_26_2_0_U12' of component 'myproject_axi_mul_11ns_16s_26_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:939]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_10ns_16s_26_2_0' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_10ns_16s_26_2_0.vhd:43' bound to instance 'myproject_axi_mul_10ns_16s_26_2_0_U13' of component 'myproject_axi_mul_10ns_16s_26_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:954]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_10s_16s_26_2_0' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_10s_16s_26_2_0.vhd:43' bound to instance 'myproject_axi_mul_10s_16s_26_2_0_U14' of component 'myproject_axi_mul_10s_16s_26_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:969]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_8ns_16s_24_2_0' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_8ns_16s_24_2_0.vhd:43' bound to instance 'myproject_axi_mul_8ns_16s_24_2_0_U15' of component 'myproject_axi_mul_8ns_16s_24_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:984]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_10s_16s_26_2_0' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_10s_16s_26_2_0.vhd:43' bound to instance 'myproject_axi_mul_10s_16s_26_2_0_U16' of component 'myproject_axi_mul_10s_16s_26_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:999]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_10ns_16s_26_2_0' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_10ns_16s_26_2_0.vhd:43' bound to instance 'myproject_axi_mul_10ns_16s_26_2_0_U17' of component 'myproject_axi_mul_10ns_16s_26_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:1014]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_9ns_16s_25_2_0' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_9ns_16s_25_2_0.vhd:43' bound to instance 'myproject_axi_mul_9ns_16s_25_2_0_U18' of component 'myproject_axi_mul_9ns_16s_25_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:1029]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_10s_16s_26_2_0' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_10s_16s_26_2_0.vhd:43' bound to instance 'myproject_axi_mul_10s_16s_26_2_0_U19' of component 'myproject_axi_mul_10s_16s_26_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:1044]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_10s_16s_26_2_0' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_10s_16s_26_2_0.vhd:43' bound to instance 'myproject_axi_mul_10s_16s_26_2_0_U20' of component 'myproject_axi_mul_10s_16s_26_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:1059]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_8ns_16s_24_2_0' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_8ns_16s_24_2_0.vhd:43' bound to instance 'myproject_axi_mul_8ns_16s_24_2_0_U21' of component 'myproject_axi_mul_8ns_16s_24_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:1074]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_10s_16s_26_2_0' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_10s_16s_26_2_0.vhd:43' bound to instance 'myproject_axi_mul_10s_16s_26_2_0_U22' of component 'myproject_axi_mul_10s_16s_26_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:1089]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_10ns_16s_26_2_0' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_10ns_16s_26_2_0.vhd:43' bound to instance 'myproject_axi_mul_10ns_16s_26_2_0_U23' of component 'myproject_axi_mul_10ns_16s_26_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:1104]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_9s_16s_25_2_0' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_9s_16s_25_2_0.vhd:43' bound to instance 'myproject_axi_mul_9s_16s_25_2_0_U24' of component 'myproject_axi_mul_9s_16s_25_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:1119]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_10ns_16s_26_2_0' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_10ns_16s_26_2_0.vhd:43' bound to instance 'myproject_axi_mul_10ns_16s_26_2_0_U25' of component 'myproject_axi_mul_10ns_16s_26_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:1134]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_10ns_16s_26_2_0' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_10ns_16s_26_2_0.vhd:43' bound to instance 'myproject_axi_mul_10ns_16s_26_2_0_U26' of component 'myproject_axi_mul_10ns_16s_26_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:1149]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_10ns_16s_26_2_0' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_10ns_16s_26_2_0.vhd:43' bound to instance 'myproject_axi_mul_10ns_16s_26_2_0_U27' of component 'myproject_axi_mul_10ns_16s_26_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:1164]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_9s_16s_25_2_0' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_9s_16s_25_2_0.vhd:43' bound to instance 'myproject_axi_mul_9s_16s_25_2_0_U28' of component 'myproject_axi_mul_9s_16s_25_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:1179]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_9ns_16s_25_2_0' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_9ns_16s_25_2_0.vhd:43' bound to instance 'myproject_axi_mul_9ns_16s_25_2_0_U29' of component 'myproject_axi_mul_9ns_16s_25_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:1194]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_10s_16s_26_2_0' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_10s_16s_26_2_0.vhd:43' bound to instance 'myproject_axi_mul_10s_16s_26_2_0_U30' of component 'myproject_axi_mul_10s_16s_26_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:1209]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_9ns_16s_25_2_0' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_9ns_16s_25_2_0.vhd:43' bound to instance 'myproject_axi_mul_9ns_16s_25_2_0_U31' of component 'myproject_axi_mul_9ns_16s_25_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:1224]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_9ns_16s_25_2_0' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_9ns_16s_25_2_0.vhd:43' bound to instance 'myproject_axi_mul_9ns_16s_25_2_0_U32' of component 'myproject_axi_mul_9ns_16s_25_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:1239]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_9s_16s_25_2_0' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_9s_16s_25_2_0.vhd:43' bound to instance 'myproject_axi_mul_9s_16s_25_2_0_U33' of component 'myproject_axi_mul_9s_16s_25_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:1254]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_10s_16s_26_2_0' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_10s_16s_26_2_0.vhd:43' bound to instance 'myproject_axi_mul_10s_16s_26_2_0_U34' of component 'myproject_axi_mul_10s_16s_26_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:1269]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_10s_16s_26_2_0' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_10s_16s_26_2_0.vhd:43' bound to instance 'myproject_axi_mul_10s_16s_26_2_0_U35' of component 'myproject_axi_mul_10s_16s_26_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:1284]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_10ns_16s_26_2_0' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_10ns_16s_26_2_0.vhd:43' bound to instance 'myproject_axi_mul_10ns_16s_26_2_0_U36' of component 'myproject_axi_mul_10ns_16s_26_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:1299]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_10ns_16s_26_2_0' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_10ns_16s_26_2_0.vhd:43' bound to instance 'myproject_axi_mul_10ns_16s_26_2_0_U37' of component 'myproject_axi_mul_10ns_16s_26_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:1314]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_8ns_16s_24_2_0' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_8ns_16s_24_2_0.vhd:43' bound to instance 'myproject_axi_mul_8ns_16s_24_2_0_U38' of component 'myproject_axi_mul_8ns_16s_24_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:1329]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_7ns_16s_23_2_0' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_7ns_16s_23_2_0.vhd:43' bound to instance 'myproject_axi_mul_7ns_16s_23_2_0_U39' of component 'myproject_axi_mul_7ns_16s_23_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:1344]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_9s_16s_25_2_0' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_9s_16s_25_2_0.vhd:43' bound to instance 'myproject_axi_mul_9s_16s_25_2_0_U40' of component 'myproject_axi_mul_9s_16s_25_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:1359]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_9ns_16s_25_2_0' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_9ns_16s_25_2_0.vhd:43' bound to instance 'myproject_axi_mul_9ns_16s_25_2_0_U41' of component 'myproject_axi_mul_9ns_16s_25_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:1374]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_8s_16s_24_2_0' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_8s_16s_24_2_0.vhd:43' bound to instance 'myproject_axi_mul_8s_16s_24_2_0_U42' of component 'myproject_axi_mul_8s_16s_24_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:1389]
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_8s_16s_24_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_8s_16s_24_2_0.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_8s_16s_24_2_0_MulnS_7' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_8s_16s_24_2_0.vhd:9' bound to instance 'myproject_axi_mul_8s_16s_24_2_0_MulnS_7_U' of component 'myproject_axi_mul_8s_16s_24_2_0_MulnS_7' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_8s_16s_24_2_0.vhd:72]
INFO: [Synth 8-638] synthesizing module 'myproject_axi_mul_8s_16s_24_2_0_MulnS_7' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_8s_16s_24_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_8s_16s_24_2_0_MulnS_7' (15#1) [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_8s_16s_24_2_0.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'myproject_axi_mul_8s_16s_24_2_0' (16#1) [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_8s_16s_24_2_0.vhd:59]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_10s_16s_26_2_0' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_10s_16s_26_2_0.vhd:43' bound to instance 'myproject_axi_mul_10s_16s_26_2_0_U43' of component 'myproject_axi_mul_10s_16s_26_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:1404]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_10s_16s_26_2_0' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_10s_16s_26_2_0.vhd:43' bound to instance 'myproject_axi_mul_10s_16s_26_2_0_U44' of component 'myproject_axi_mul_10s_16s_26_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:1419]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_11ns_16s_26_2_0' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_11ns_16s_26_2_0.vhd:43' bound to instance 'myproject_axi_mul_11ns_16s_26_2_0_U45' of component 'myproject_axi_mul_11ns_16s_26_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:1434]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_9ns_16s_25_2_0' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_9ns_16s_25_2_0.vhd:43' bound to instance 'myproject_axi_mul_9ns_16s_25_2_0_U46' of component 'myproject_axi_mul_9ns_16s_25_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:1449]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_10s_16s_26_2_0' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_10s_16s_26_2_0.vhd:43' bound to instance 'myproject_axi_mul_10s_16s_26_2_0_U47' of component 'myproject_axi_mul_10s_16s_26_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:1464]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_8s_16s_24_2_0' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_8s_16s_24_2_0.vhd:43' bound to instance 'myproject_axi_mul_8s_16s_24_2_0_U48' of component 'myproject_axi_mul_8s_16s_24_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:1479]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_10ns_16s_26_2_0' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_10ns_16s_26_2_0.vhd:43' bound to instance 'myproject_axi_mul_10ns_16s_26_2_0_U49' of component 'myproject_axi_mul_10ns_16s_26_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:1494]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'myproject_axi_mul_10s_16s_26_2_0' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject_axi_mul_10s_16s_26_2_0.vhd:43' bound to instance 'myproject_axi_mul_10s_16s_26_2_0_U50' of component 'myproject_axi_mul_10s_16s_26_2_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:1509]
INFO: [Synth 8-256] done synthesizing module 'dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0' (17#1) [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'myproject' (18#1) [/home/li/vivadohls/model_single_dense/hls4ml_prj/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:30]
WARNING: [Synth 8-3331] design myproject_axi_mul_10s_16s_26_2_0 has unconnected port reset
WARNING: [Synth 8-3331] design myproject_axi_mul_10ns_16s_26_2_0 has unconnected port reset
WARNING: [Synth 8-3331] design myproject_axi_mul_8s_16s_24_2_0 has unconnected port reset
WARNING: [Synth 8-3331] design myproject_axi_mul_9ns_16s_25_2_0 has unconnected port reset
WARNING: [Synth 8-3331] design myproject_axi_mul_11ns_16s_26_2_0 has unconnected port reset
WARNING: [Synth 8-3331] design myproject_axi_mul_9s_16s_25_2_0 has unconnected port reset
WARNING: [Synth 8-3331] design myproject_axi_mul_7ns_16s_23_2_0 has unconnected port reset
WARNING: [Synth 8-3331] design myproject_axi_mul_8ns_16s_24_2_0 has unconnected port reset
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1665.395 ; gain = 230.387 ; free physical = 132800 ; free virtual = 244445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1665.395 ; gain = 230.387 ; free physical = 132770 ; free virtual = 244436
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1673.398 ; gain = 238.391 ; free physical = 132776 ; free virtual = 244442
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1682.305 ; gain = 247.297 ; free physical = 132708 ; free virtual = 244366
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     26 Bit       Adders := 4     
	   3 Input     25 Bit       Adders := 2     
	   3 Input     24 Bit       Adders := 2     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     22 Bit       Adders := 1     
	   3 Input     22 Bit       Adders := 2     
	   2 Input     21 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 17    
	   3 Input     16 Bit       Adders := 20    
	   2 Input     15 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               16 Bit    Registers := 94    
	               15 Bit    Registers := 17    
	               14 Bit    Registers := 11    
	               13 Bit    Registers := 4     
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module myproject 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     26 Bit       Adders := 4     
	   3 Input     25 Bit       Adders := 2     
	   3 Input     24 Bit       Adders := 2     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     22 Bit       Adders := 1     
	   3 Input     22 Bit       Adders := 2     
	   2 Input     21 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 17    
	   3 Input     16 Bit       Adders := 20    
	   2 Input     15 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               16 Bit    Registers := 94    
	               15 Bit    Registers := 17    
	               14 Bit    Registers := 11    
	               13 Bit    Registers := 4     
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP myproject_axi_mul_10s_16s_26_2_0_U14/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A''*(B:0x3fe28))'.
DSP Report: register tmp_13_reg_12922_reg is absorbed into DSP myproject_axi_mul_10s_16s_26_2_0_U14/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: register tmp_13_reg_12922_pp0_iter1_reg_reg is absorbed into DSP myproject_axi_mul_10s_16s_26_2_0_U14/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_10s_16s_26_2_0_U14/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_10s_16s_26_2_0_U14/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_10s_16s_26_2_0_U14/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_10s_16s_26_2_0_U14/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_10ns_16s_26_2_0_U37/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg, operation Mode is: (A''*(B:0x1db))'.
DSP Report: register tmp_14_reg_12931_reg is absorbed into DSP myproject_axi_mul_10ns_16s_26_2_0_U37/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: register tmp_14_reg_12931_pp0_iter1_reg_reg is absorbed into DSP myproject_axi_mul_10ns_16s_26_2_0_U37/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_10ns_16s_26_2_0_U37/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_10ns_16s_26_2_0_U37/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_10ns_16s_26_2_0_U37/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_10ns_16s_26_2_0_U37/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_8ns_16s_24_2_0_U15/myproject_axi_mul_8ns_16s_24_2_0_MulnS_2_U/p_tmp_reg, operation Mode is: (A''*(B:0x46))'.
DSP Report: register myproject_axi_mul_8ns_16s_24_2_0_U15/myproject_axi_mul_8ns_16s_24_2_0_MulnS_2_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_8ns_16s_24_2_0_U15/myproject_axi_mul_8ns_16s_24_2_0_MulnS_2_U/p_tmp_reg.
DSP Report: register tmp_11_reg_12907_reg is absorbed into DSP myproject_axi_mul_8ns_16s_24_2_0_U15/myproject_axi_mul_8ns_16s_24_2_0_MulnS_2_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_8ns_16s_24_2_0_U15/myproject_axi_mul_8ns_16s_24_2_0_MulnS_2_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_8ns_16s_24_2_0_U15/myproject_axi_mul_8ns_16s_24_2_0_MulnS_2_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_8ns_16s_24_2_0_U15/myproject_axi_mul_8ns_16s_24_2_0_MulnS_2_U/tmp_product is absorbed into DSP myproject_axi_mul_8ns_16s_24_2_0_U15/myproject_axi_mul_8ns_16s_24_2_0_MulnS_2_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_10ns_16s_26_2_0_U49/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg, operation Mode is: (A''*(B:0x1f3))'.
DSP Report: register myproject_axi_mul_10ns_16s_26_2_0_U49/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_10ns_16s_26_2_0_U49/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: register tmp_12_reg_12913_reg is absorbed into DSP myproject_axi_mul_10ns_16s_26_2_0_U49/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_10ns_16s_26_2_0_U49/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_10ns_16s_26_2_0_U49/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_10ns_16s_26_2_0_U49/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_10ns_16s_26_2_0_U49/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_10s_16s_26_2_0_U43/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A''*(B:0x3fe3c))'.
DSP Report: register tmp_1_reg_12887_reg is absorbed into DSP myproject_axi_mul_10s_16s_26_2_0_U43/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: register tmp_1_reg_12887_pp0_iter1_reg_reg is absorbed into DSP myproject_axi_mul_10s_16s_26_2_0_U43/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_10s_16s_26_2_0_U43/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_10s_16s_26_2_0_U43/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_10s_16s_26_2_0_U43/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_10s_16s_26_2_0_U43/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_11ns_16s_26_2_0_U12/myproject_axi_mul_11ns_16s_26_2_0_MulnS_0_U/p_tmp_reg, operation Mode is: (A''*(B:0x21c))'.
DSP Report: register tmp_10_reg_12895_reg is absorbed into DSP myproject_axi_mul_11ns_16s_26_2_0_U12/myproject_axi_mul_11ns_16s_26_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: register tmp_10_reg_12895_pp0_iter1_reg_reg is absorbed into DSP myproject_axi_mul_11ns_16s_26_2_0_U12/myproject_axi_mul_11ns_16s_26_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_11ns_16s_26_2_0_U12/myproject_axi_mul_11ns_16s_26_2_0_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_11ns_16s_26_2_0_U12/myproject_axi_mul_11ns_16s_26_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_11ns_16s_26_2_0_U12/myproject_axi_mul_11ns_16s_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_11ns_16s_26_2_0_U12/myproject_axi_mul_11ns_16s_26_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_9s_16s_25_2_0_U40/myproject_axi_mul_9s_16s_25_2_0_MulnS_6_U/p_tmp_reg, operation Mode is: (A''*(B:0x3ff15))'.
DSP Report: register myproject_axi_mul_9s_16s_25_2_0_U40/myproject_axi_mul_9s_16s_25_2_0_MulnS_6_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_9s_16s_25_2_0_U40/myproject_axi_mul_9s_16s_25_2_0_MulnS_6_U/p_tmp_reg.
DSP Report: register tmp_9_reg_12874_reg is absorbed into DSP myproject_axi_mul_9s_16s_25_2_0_U40/myproject_axi_mul_9s_16s_25_2_0_MulnS_6_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_9s_16s_25_2_0_U40/myproject_axi_mul_9s_16s_25_2_0_MulnS_6_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_9s_16s_25_2_0_U40/myproject_axi_mul_9s_16s_25_2_0_MulnS_6_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_9s_16s_25_2_0_U40/myproject_axi_mul_9s_16s_25_2_0_MulnS_6_U/tmp_product is absorbed into DSP myproject_axi_mul_9s_16s_25_2_0_U40/myproject_axi_mul_9s_16s_25_2_0_MulnS_6_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_9ns_16s_25_2_0_U18/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/p_tmp_reg, operation Mode is: (A''*(B:0xc9))'.
DSP Report: register myproject_axi_mul_9ns_16s_25_2_0_U18/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_9ns_16s_25_2_0_U18/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/p_tmp_reg.
DSP Report: register tmp_7_reg_12859_reg is absorbed into DSP myproject_axi_mul_9ns_16s_25_2_0_U18/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_9ns_16s_25_2_0_U18/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_9ns_16s_25_2_0_U18/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_9ns_16s_25_2_0_U18/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/tmp_product is absorbed into DSP myproject_axi_mul_9ns_16s_25_2_0_U18/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_10s_16s_26_2_0_U35/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A''*(B:0x3fe07))'.
DSP Report: register myproject_axi_mul_10s_16s_26_2_0_U35/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_10s_16s_26_2_0_U35/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: register tmp_8_reg_12868_reg is absorbed into DSP myproject_axi_mul_10s_16s_26_2_0_U35/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_10s_16s_26_2_0_U35/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_10s_16s_26_2_0_U35/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_10s_16s_26_2_0_U35/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_10s_16s_26_2_0_U35/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_10ns_16s_26_2_0_U6/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg, operation Mode is: (A''*(B:0x1d0))'.
DSP Report: register myproject_axi_mul_10ns_16s_26_2_0_U6/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_10ns_16s_26_2_0_U6/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: register tmp_5_reg_12843_reg is absorbed into DSP myproject_axi_mul_10ns_16s_26_2_0_U6/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_10ns_16s_26_2_0_U6/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_10ns_16s_26_2_0_U6/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_10ns_16s_26_2_0_U6/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_10ns_16s_26_2_0_U6/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_9ns_16s_25_2_0_U32/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/p_tmp_reg, operation Mode is: (A''*(B:0xdc))'.
DSP Report: register myproject_axi_mul_9ns_16s_25_2_0_U32/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_9ns_16s_25_2_0_U32/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/p_tmp_reg.
DSP Report: register tmp_3_reg_12831_reg is absorbed into DSP myproject_axi_mul_9ns_16s_25_2_0_U32/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_9ns_16s_25_2_0_U32/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_9ns_16s_25_2_0_U32/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_9ns_16s_25_2_0_U32/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/tmp_product is absorbed into DSP myproject_axi_mul_9ns_16s_25_2_0_U32/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_8ns_16s_24_2_0_U21/myproject_axi_mul_8ns_16s_24_2_0_MulnS_2_U/p_tmp_reg, operation Mode is: (A''*(B:0x51))'.
DSP Report: register myproject_axi_mul_8ns_16s_24_2_0_U21/myproject_axi_mul_8ns_16s_24_2_0_MulnS_2_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_8ns_16s_24_2_0_U21/myproject_axi_mul_8ns_16s_24_2_0_MulnS_2_U/p_tmp_reg.
DSP Report: register tmp_4_reg_12837_reg is absorbed into DSP myproject_axi_mul_8ns_16s_24_2_0_U21/myproject_axi_mul_8ns_16s_24_2_0_MulnS_2_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_8ns_16s_24_2_0_U21/myproject_axi_mul_8ns_16s_24_2_0_MulnS_2_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_8ns_16s_24_2_0_U21/myproject_axi_mul_8ns_16s_24_2_0_MulnS_2_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_8ns_16s_24_2_0_U21/myproject_axi_mul_8ns_16s_24_2_0_MulnS_2_U/tmp_product is absorbed into DSP myproject_axi_mul_8ns_16s_24_2_0_U21/myproject_axi_mul_8ns_16s_24_2_0_MulnS_2_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_9s_16s_25_2_0_U28/myproject_axi_mul_9s_16s_25_2_0_MulnS_6_U/p_tmp_reg, operation Mode is: (A2*(B:0x3ff16))'.
DSP Report: register data_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_9s_16s_25_2_0_U28/myproject_axi_mul_9s_16s_25_2_0_MulnS_6_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_9s_16s_25_2_0_U28/myproject_axi_mul_9s_16s_25_2_0_MulnS_6_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_9s_16s_25_2_0_U28/myproject_axi_mul_9s_16s_25_2_0_MulnS_6_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_9s_16s_25_2_0_U28/myproject_axi_mul_9s_16s_25_2_0_MulnS_6_U/tmp_product is absorbed into DSP myproject_axi_mul_9s_16s_25_2_0_U28/myproject_axi_mul_9s_16s_25_2_0_MulnS_6_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_8s_16s_24_2_0_U48/myproject_axi_mul_8s_16s_24_2_0_MulnS_7_U/p_tmp_reg, operation Mode is: (A2*(B:0x3ffa2))'.
DSP Report: register myproject_axi_mul_8s_16s_24_2_0_U48/myproject_axi_mul_8s_16s_24_2_0_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_8s_16s_24_2_0_U48/myproject_axi_mul_8s_16s_24_2_0_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_8s_16s_24_2_0_U48/myproject_axi_mul_8s_16s_24_2_0_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_8s_16s_24_2_0_U48/myproject_axi_mul_8s_16s_24_2_0_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_8s_16s_24_2_0_U48/myproject_axi_mul_8s_16s_24_2_0_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_8s_16s_24_2_0_U48/myproject_axi_mul_8s_16s_24_2_0_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_10ns_16s_26_2_0_U25/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg, operation Mode is: (A''*(B:0x1a4))'.
DSP Report: register tmp_14_reg_12931_reg is absorbed into DSP myproject_axi_mul_10ns_16s_26_2_0_U25/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: register tmp_14_reg_12931_pp0_iter1_reg_reg is absorbed into DSP myproject_axi_mul_10ns_16s_26_2_0_U25/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_10ns_16s_26_2_0_U25/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_10ns_16s_26_2_0_U25/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_10ns_16s_26_2_0_U25/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_10ns_16s_26_2_0_U25/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_10ns_16s_26_2_0_U2/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg, operation Mode is: (A''*(B:0x156))'.
DSP Report: register myproject_axi_mul_10ns_16s_26_2_0_U2/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_10ns_16s_26_2_0_U2/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: register tmp_11_reg_12907_reg is absorbed into DSP myproject_axi_mul_10ns_16s_26_2_0_U2/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_10ns_16s_26_2_0_U2/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_10ns_16s_26_2_0_U2/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_10ns_16s_26_2_0_U2/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_10ns_16s_26_2_0_U2/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_9s_16s_25_2_0_U10/myproject_axi_mul_9s_16s_25_2_0_MulnS_6_U/p_tmp_reg, operation Mode is: (A''*(B:0x3ff0c))'.
DSP Report: register myproject_axi_mul_9s_16s_25_2_0_U10/myproject_axi_mul_9s_16s_25_2_0_MulnS_6_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_9s_16s_25_2_0_U10/myproject_axi_mul_9s_16s_25_2_0_MulnS_6_U/p_tmp_reg.
DSP Report: register tmp_12_reg_12913_reg is absorbed into DSP myproject_axi_mul_9s_16s_25_2_0_U10/myproject_axi_mul_9s_16s_25_2_0_MulnS_6_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_9s_16s_25_2_0_U10/myproject_axi_mul_9s_16s_25_2_0_MulnS_6_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_9s_16s_25_2_0_U10/myproject_axi_mul_9s_16s_25_2_0_MulnS_6_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_9s_16s_25_2_0_U10/myproject_axi_mul_9s_16s_25_2_0_MulnS_6_U/tmp_product is absorbed into DSP myproject_axi_mul_9s_16s_25_2_0_U10/myproject_axi_mul_9s_16s_25_2_0_MulnS_6_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_8ns_16s_24_2_0_U3/myproject_axi_mul_8ns_16s_24_2_0_MulnS_2_U/p_tmp_reg, operation Mode is: (A''*(B:0x77))'.
DSP Report: register tmp_1_reg_12887_reg is absorbed into DSP myproject_axi_mul_8ns_16s_24_2_0_U3/myproject_axi_mul_8ns_16s_24_2_0_MulnS_2_U/p_tmp_reg.
DSP Report: register tmp_1_reg_12887_pp0_iter1_reg_reg is absorbed into DSP myproject_axi_mul_8ns_16s_24_2_0_U3/myproject_axi_mul_8ns_16s_24_2_0_MulnS_2_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_8ns_16s_24_2_0_U3/myproject_axi_mul_8ns_16s_24_2_0_MulnS_2_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_8ns_16s_24_2_0_U3/myproject_axi_mul_8ns_16s_24_2_0_MulnS_2_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_8ns_16s_24_2_0_U3/myproject_axi_mul_8ns_16s_24_2_0_MulnS_2_U/tmp_product is absorbed into DSP myproject_axi_mul_8ns_16s_24_2_0_U3/myproject_axi_mul_8ns_16s_24_2_0_MulnS_2_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_10s_16s_26_2_0_U4/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A''*(B:0x3fe94))'.
DSP Report: register tmp_10_reg_12895_reg is absorbed into DSP myproject_axi_mul_10s_16s_26_2_0_U4/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: register tmp_10_reg_12895_pp0_iter1_reg_reg is absorbed into DSP myproject_axi_mul_10s_16s_26_2_0_U4/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_10s_16s_26_2_0_U4/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_10s_16s_26_2_0_U4/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_10s_16s_26_2_0_U4/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_10s_16s_26_2_0_U4/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_10s_16s_26_2_0_U19/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A''*(B:0x3fe3f))'.
DSP Report: register myproject_axi_mul_10s_16s_26_2_0_U19/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_10s_16s_26_2_0_U19/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: register tmp_9_reg_12874_reg is absorbed into DSP myproject_axi_mul_10s_16s_26_2_0_U19/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_10s_16s_26_2_0_U19/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_10s_16s_26_2_0_U19/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_10s_16s_26_2_0_U19/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_10s_16s_26_2_0_U19/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_11ns_16s_26_2_0_U45/myproject_axi_mul_11ns_16s_26_2_0_MulnS_0_U/p_tmp_reg, operation Mode is: (A''*(B:0x21c))'.
DSP Report: register myproject_axi_mul_11ns_16s_26_2_0_U45/myproject_axi_mul_11ns_16s_26_2_0_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_11ns_16s_26_2_0_U45/myproject_axi_mul_11ns_16s_26_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: register tmp_s_reg_12880_reg is absorbed into DSP myproject_axi_mul_11ns_16s_26_2_0_U45/myproject_axi_mul_11ns_16s_26_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_11ns_16s_26_2_0_U45/myproject_axi_mul_11ns_16s_26_2_0_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_11ns_16s_26_2_0_U45/myproject_axi_mul_11ns_16s_26_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_11ns_16s_26_2_0_U45/myproject_axi_mul_11ns_16s_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_11ns_16s_26_2_0_U45/myproject_axi_mul_11ns_16s_26_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_10ns_16s_26_2_0_U13/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg, operation Mode is: (A''*(B:0x11a))'.
DSP Report: register myproject_axi_mul_10ns_16s_26_2_0_U13/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_10ns_16s_26_2_0_U13/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: register tmp_8_reg_12868_reg is absorbed into DSP myproject_axi_mul_10ns_16s_26_2_0_U13/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_10ns_16s_26_2_0_U13/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_10ns_16s_26_2_0_U13/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_10ns_16s_26_2_0_U13/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_10ns_16s_26_2_0_U13/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_9ns_16s_25_2_0_U31/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/p_tmp_reg, operation Mode is: (A''*(B:0xb5))'.
DSP Report: register myproject_axi_mul_9ns_16s_25_2_0_U31/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_9ns_16s_25_2_0_U31/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/p_tmp_reg.
DSP Report: register tmp_5_reg_12843_reg is absorbed into DSP myproject_axi_mul_9ns_16s_25_2_0_U31/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_9ns_16s_25_2_0_U31/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_9ns_16s_25_2_0_U31/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_9ns_16s_25_2_0_U31/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/tmp_product is absorbed into DSP myproject_axi_mul_9ns_16s_25_2_0_U31/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_10s_16s_26_2_0_U16/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A''*(B:0x3fe5b))'.
DSP Report: register myproject_axi_mul_10s_16s_26_2_0_U16/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_10s_16s_26_2_0_U16/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: register tmp_3_reg_12831_reg is absorbed into DSP myproject_axi_mul_10s_16s_26_2_0_U16/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_10s_16s_26_2_0_U16/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_10s_16s_26_2_0_U16/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_10s_16s_26_2_0_U16/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_10s_16s_26_2_0_U16/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_9s_16s_25_2_0_U24/myproject_axi_mul_9s_16s_25_2_0_MulnS_6_U/p_tmp_reg, operation Mode is: (A''*(B:0x3ff68))'.
DSP Report: register myproject_axi_mul_9s_16s_25_2_0_U24/myproject_axi_mul_9s_16s_25_2_0_MulnS_6_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_9s_16s_25_2_0_U24/myproject_axi_mul_9s_16s_25_2_0_MulnS_6_U/p_tmp_reg.
DSP Report: register tmp_4_reg_12837_reg is absorbed into DSP myproject_axi_mul_9s_16s_25_2_0_U24/myproject_axi_mul_9s_16s_25_2_0_MulnS_6_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_9s_16s_25_2_0_U24/myproject_axi_mul_9s_16s_25_2_0_MulnS_6_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_9s_16s_25_2_0_U24/myproject_axi_mul_9s_16s_25_2_0_MulnS_6_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_9s_16s_25_2_0_U24/myproject_axi_mul_9s_16s_25_2_0_MulnS_6_U/tmp_product is absorbed into DSP myproject_axi_mul_9s_16s_25_2_0_U24/myproject_axi_mul_9s_16s_25_2_0_MulnS_6_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_10s_16s_26_2_0_U9/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A2*(B:0x3feb6))'.
DSP Report: register data_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_10s_16s_26_2_0_U9/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_10s_16s_26_2_0_U9/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_10s_16s_26_2_0_U9/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_10s_16s_26_2_0_U9/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_10s_16s_26_2_0_U9/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_10ns_16s_26_2_0_U26/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg, operation Mode is: (A2*(B:0x159))'.
DSP Report: register myproject_axi_mul_10ns_16s_26_2_0_U26/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_10ns_16s_26_2_0_U26/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_10ns_16s_26_2_0_U26/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_10ns_16s_26_2_0_U26/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_10ns_16s_26_2_0_U26/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_10ns_16s_26_2_0_U26/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_10s_16s_26_2_0_U22/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A''*(B:0x3fe1d))'.
DSP Report: register tmp_13_reg_12922_reg is absorbed into DSP myproject_axi_mul_10s_16s_26_2_0_U22/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: register tmp_13_reg_12922_pp0_iter1_reg_reg is absorbed into DSP myproject_axi_mul_10s_16s_26_2_0_U22/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_10s_16s_26_2_0_U22/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_10s_16s_26_2_0_U22/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_10s_16s_26_2_0_U22/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_10s_16s_26_2_0_U22/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_8ns_16s_24_2_0_U38/myproject_axi_mul_8ns_16s_24_2_0_MulnS_2_U/p_tmp_reg, operation Mode is: (A''*(B:0x5e))'.
DSP Report: register myproject_axi_mul_8ns_16s_24_2_0_U38/myproject_axi_mul_8ns_16s_24_2_0_MulnS_2_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_8ns_16s_24_2_0_U38/myproject_axi_mul_8ns_16s_24_2_0_MulnS_2_U/p_tmp_reg.
DSP Report: register tmp_11_reg_12907_reg is absorbed into DSP myproject_axi_mul_8ns_16s_24_2_0_U38/myproject_axi_mul_8ns_16s_24_2_0_MulnS_2_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_8ns_16s_24_2_0_U38/myproject_axi_mul_8ns_16s_24_2_0_MulnS_2_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_8ns_16s_24_2_0_U38/myproject_axi_mul_8ns_16s_24_2_0_MulnS_2_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_8ns_16s_24_2_0_U38/myproject_axi_mul_8ns_16s_24_2_0_MulnS_2_U/tmp_product is absorbed into DSP myproject_axi_mul_8ns_16s_24_2_0_U38/myproject_axi_mul_8ns_16s_24_2_0_MulnS_2_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_7ns_16s_23_2_0_U39/myproject_axi_mul_7ns_16s_23_2_0_MulnS_4_U/p_tmp_reg, operation Mode is: (A''*(B:0x3b))'.
DSP Report: register myproject_axi_mul_7ns_16s_23_2_0_U39/myproject_axi_mul_7ns_16s_23_2_0_MulnS_4_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_7ns_16s_23_2_0_U39/myproject_axi_mul_7ns_16s_23_2_0_MulnS_4_U/p_tmp_reg.
DSP Report: register tmp_12_reg_12913_reg is absorbed into DSP myproject_axi_mul_7ns_16s_23_2_0_U39/myproject_axi_mul_7ns_16s_23_2_0_MulnS_4_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_7ns_16s_23_2_0_U39/myproject_axi_mul_7ns_16s_23_2_0_MulnS_4_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_7ns_16s_23_2_0_U39/myproject_axi_mul_7ns_16s_23_2_0_MulnS_4_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_7ns_16s_23_2_0_U39/myproject_axi_mul_7ns_16s_23_2_0_MulnS_4_U/tmp_product is absorbed into DSP myproject_axi_mul_7ns_16s_23_2_0_U39/myproject_axi_mul_7ns_16s_23_2_0_MulnS_4_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_10s_16s_26_2_0_U44/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A''*(B:0x3fe96))'.
DSP Report: register tmp_1_reg_12887_reg is absorbed into DSP myproject_axi_mul_10s_16s_26_2_0_U44/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: register tmp_1_reg_12887_pp0_iter1_reg_reg is absorbed into DSP myproject_axi_mul_10s_16s_26_2_0_U44/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_10s_16s_26_2_0_U44/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_10s_16s_26_2_0_U44/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_10s_16s_26_2_0_U44/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_10s_16s_26_2_0_U44/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_10s_16s_26_2_0_U30/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A''*(B:0x3fe88))'.
DSP Report: register myproject_axi_mul_10s_16s_26_2_0_U30/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_10s_16s_26_2_0_U30/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: register tmp_9_reg_12874_reg is absorbed into DSP myproject_axi_mul_10s_16s_26_2_0_U30/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_10s_16s_26_2_0_U30/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_10s_16s_26_2_0_U30/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_10s_16s_26_2_0_U30/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_10s_16s_26_2_0_U30/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_10ns_16s_26_2_0_U27/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg, operation Mode is: (A''*(B:0x1d1))'.
DSP Report: register myproject_axi_mul_10ns_16s_26_2_0_U27/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_10ns_16s_26_2_0_U27/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: register tmp_s_reg_12880_reg is absorbed into DSP myproject_axi_mul_10ns_16s_26_2_0_U27/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_10ns_16s_26_2_0_U27/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_10ns_16s_26_2_0_U27/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_10ns_16s_26_2_0_U27/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_10ns_16s_26_2_0_U27/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_10ns_16s_26_2_0_U23/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg, operation Mode is: (A''*(B:0x11f))'.
DSP Report: register myproject_axi_mul_10ns_16s_26_2_0_U23/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_10ns_16s_26_2_0_U23/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: register tmp_7_reg_12859_reg is absorbed into DSP myproject_axi_mul_10ns_16s_26_2_0_U23/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_10ns_16s_26_2_0_U23/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_10ns_16s_26_2_0_U23/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_10ns_16s_26_2_0_U23/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_10ns_16s_26_2_0_U23/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_10s_16s_26_2_0_U50/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A''*(B:0x3fe90))'.
DSP Report: register myproject_axi_mul_10s_16s_26_2_0_U50/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_10s_16s_26_2_0_U50/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: register tmp_8_reg_12868_reg is absorbed into DSP myproject_axi_mul_10s_16s_26_2_0_U50/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_10s_16s_26_2_0_U50/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_10s_16s_26_2_0_U50/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_10s_16s_26_2_0_U50/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_10s_16s_26_2_0_U50/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_10ns_16s_26_2_0_U17/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg, operation Mode is: (A''*(B:0x176))'.
DSP Report: register myproject_axi_mul_10ns_16s_26_2_0_U17/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_10ns_16s_26_2_0_U17/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: register tmp_5_reg_12843_reg is absorbed into DSP myproject_axi_mul_10ns_16s_26_2_0_U17/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_10ns_16s_26_2_0_U17/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_10ns_16s_26_2_0_U17/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_10ns_16s_26_2_0_U17/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_10ns_16s_26_2_0_U17/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_9ns_16s_25_2_0_U29/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/p_tmp_reg, operation Mode is: (A''*(B:0xfd))'.
DSP Report: register myproject_axi_mul_9ns_16s_25_2_0_U29/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_9ns_16s_25_2_0_U29/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/p_tmp_reg.
DSP Report: register tmp_6_reg_12849_reg is absorbed into DSP myproject_axi_mul_9ns_16s_25_2_0_U29/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_9ns_16s_25_2_0_U29/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_9ns_16s_25_2_0_U29/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_9ns_16s_25_2_0_U29/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/tmp_product is absorbed into DSP myproject_axi_mul_9ns_16s_25_2_0_U29/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_9ns_16s_25_2_0_U46/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/p_tmp_reg, operation Mode is: (A''*(B:0xeb))'.
DSP Report: register myproject_axi_mul_9ns_16s_25_2_0_U46/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_9ns_16s_25_2_0_U46/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/p_tmp_reg.
DSP Report: register tmp_3_reg_12831_reg is absorbed into DSP myproject_axi_mul_9ns_16s_25_2_0_U46/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_9ns_16s_25_2_0_U46/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_9ns_16s_25_2_0_U46/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_9ns_16s_25_2_0_U46/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/tmp_product is absorbed into DSP myproject_axi_mul_9ns_16s_25_2_0_U46/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_8s_16s_24_2_0_U42/myproject_axi_mul_8s_16s_24_2_0_MulnS_7_U/p_tmp_reg, operation Mode is: (A''*(B:0x3ffa6))'.
DSP Report: register myproject_axi_mul_8s_16s_24_2_0_U42/myproject_axi_mul_8s_16s_24_2_0_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_8s_16s_24_2_0_U42/myproject_axi_mul_8s_16s_24_2_0_MulnS_7_U/p_tmp_reg.
DSP Report: register tmp_4_reg_12837_reg is absorbed into DSP myproject_axi_mul_8s_16s_24_2_0_U42/myproject_axi_mul_8s_16s_24_2_0_MulnS_7_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_8s_16s_24_2_0_U42/myproject_axi_mul_8s_16s_24_2_0_MulnS_7_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_8s_16s_24_2_0_U42/myproject_axi_mul_8s_16s_24_2_0_MulnS_7_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_8s_16s_24_2_0_U42/myproject_axi_mul_8s_16s_24_2_0_MulnS_7_U/tmp_product is absorbed into DSP myproject_axi_mul_8s_16s_24_2_0_U42/myproject_axi_mul_8s_16s_24_2_0_MulnS_7_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_7ns_16s_23_2_0_U5/myproject_axi_mul_7ns_16s_23_2_0_MulnS_4_U/p_tmp_reg, operation Mode is: (A2*(B:0x27))'.
DSP Report: register data_V_read_int_reg_reg is absorbed into DSP myproject_axi_mul_7ns_16s_23_2_0_U5/myproject_axi_mul_7ns_16s_23_2_0_MulnS_4_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_7ns_16s_23_2_0_U5/myproject_axi_mul_7ns_16s_23_2_0_MulnS_4_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_7ns_16s_23_2_0_U5/myproject_axi_mul_7ns_16s_23_2_0_MulnS_4_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_7ns_16s_23_2_0_U5/myproject_axi_mul_7ns_16s_23_2_0_MulnS_4_U/tmp_product is absorbed into DSP myproject_axi_mul_7ns_16s_23_2_0_U5/myproject_axi_mul_7ns_16s_23_2_0_MulnS_4_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_10s_16s_26_2_0_U20/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A''*(B:0x3fe42))'.
DSP Report: register myproject_axi_mul_10s_16s_26_2_0_U20/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_10s_16s_26_2_0_U20/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: register tmp_11_reg_12907_reg is absorbed into DSP myproject_axi_mul_10s_16s_26_2_0_U20/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_10s_16s_26_2_0_U20/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_10s_16s_26_2_0_U20/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_10s_16s_26_2_0_U20/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_10s_16s_26_2_0_U20/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_10ns_16s_26_2_0_U11/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg, operation Mode is: (A''*(B:0x12e))'.
DSP Report: register myproject_axi_mul_10ns_16s_26_2_0_U11/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_10ns_16s_26_2_0_U11/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: register tmp_9_reg_12874_reg is absorbed into DSP myproject_axi_mul_10ns_16s_26_2_0_U11/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_10ns_16s_26_2_0_U11/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_10ns_16s_26_2_0_U11/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_10ns_16s_26_2_0_U11/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_10ns_16s_26_2_0_U11/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_8ns_16s_24_2_0_U8/myproject_axi_mul_8ns_16s_24_2_0_MulnS_2_U/p_tmp_reg, operation Mode is: (A2*(B:0x6d))'.
DSP Report: register myproject_axi_mul_8ns_16s_24_2_0_U8/myproject_axi_mul_8ns_16s_24_2_0_MulnS_2_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_8ns_16s_24_2_0_U8/myproject_axi_mul_8ns_16s_24_2_0_MulnS_2_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_8ns_16s_24_2_0_U8/myproject_axi_mul_8ns_16s_24_2_0_MulnS_2_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_8ns_16s_24_2_0_U8/myproject_axi_mul_8ns_16s_24_2_0_MulnS_2_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_8ns_16s_24_2_0_U8/myproject_axi_mul_8ns_16s_24_2_0_MulnS_2_U/tmp_product is absorbed into DSP myproject_axi_mul_8ns_16s_24_2_0_U8/myproject_axi_mul_8ns_16s_24_2_0_MulnS_2_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_10s_16s_26_2_0_U34/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A''*(B:0x3fe6e))'.
DSP Report: register myproject_axi_mul_10s_16s_26_2_0_U34/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_10s_16s_26_2_0_U34/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: register tmp_s_reg_12880_reg is absorbed into DSP myproject_axi_mul_10s_16s_26_2_0_U34/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_10s_16s_26_2_0_U34/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_10s_16s_26_2_0_U34/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_10s_16s_26_2_0_U34/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_10s_16s_26_2_0_U34/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_9s_16s_25_2_0_U33/myproject_axi_mul_9s_16s_25_2_0_MulnS_6_U/p_tmp_reg, operation Mode is: (A''*(B:0x3ff2d))'.
DSP Report: register myproject_axi_mul_9s_16s_25_2_0_U33/myproject_axi_mul_9s_16s_25_2_0_MulnS_6_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_9s_16s_25_2_0_U33/myproject_axi_mul_9s_16s_25_2_0_MulnS_6_U/p_tmp_reg.
DSP Report: register tmp_8_reg_12868_reg is absorbed into DSP myproject_axi_mul_9s_16s_25_2_0_U33/myproject_axi_mul_9s_16s_25_2_0_MulnS_6_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_9s_16s_25_2_0_U33/myproject_axi_mul_9s_16s_25_2_0_MulnS_6_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_9s_16s_25_2_0_U33/myproject_axi_mul_9s_16s_25_2_0_MulnS_6_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_9s_16s_25_2_0_U33/myproject_axi_mul_9s_16s_25_2_0_MulnS_6_U/tmp_product is absorbed into DSP myproject_axi_mul_9s_16s_25_2_0_U33/myproject_axi_mul_9s_16s_25_2_0_MulnS_6_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_10s_16s_26_2_0_U47/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg, operation Mode is: (A''*(B:0x3fe2d))'.
DSP Report: register myproject_axi_mul_10s_16s_26_2_0_U47/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_10s_16s_26_2_0_U47/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: register tmp_5_reg_12843_reg is absorbed into DSP myproject_axi_mul_10s_16s_26_2_0_U47/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_10s_16s_26_2_0_U47/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_10s_16s_26_2_0_U47/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_10s_16s_26_2_0_U47/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_axi_mul_10s_16s_26_2_0_U47/myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_10ns_16s_26_2_0_U36/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg, operation Mode is: (A''*(B:0x129))'.
DSP Report: register myproject_axi_mul_10ns_16s_26_2_0_U36/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_10ns_16s_26_2_0_U36/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: register tmp_6_reg_12849_reg is absorbed into DSP myproject_axi_mul_10ns_16s_26_2_0_U36/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_10ns_16s_26_2_0_U36/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_10ns_16s_26_2_0_U36/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_10ns_16s_26_2_0_U36/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_axi_mul_10ns_16s_26_2_0_U36/myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_9ns_16s_25_2_0_U7/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/p_tmp_reg, operation Mode is: (A''*(B:0xb6))'.
DSP Report: register myproject_axi_mul_9ns_16s_25_2_0_U7/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_9ns_16s_25_2_0_U7/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/p_tmp_reg.
DSP Report: register tmp_3_reg_12831_reg is absorbed into DSP myproject_axi_mul_9ns_16s_25_2_0_U7/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_9ns_16s_25_2_0_U7/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_9ns_16s_25_2_0_U7/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_9ns_16s_25_2_0_U7/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/tmp_product is absorbed into DSP myproject_axi_mul_9ns_16s_25_2_0_U7/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_9ns_16s_25_2_0_U41/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/p_tmp_reg, operation Mode is: (A''*(B:0x91))'.
DSP Report: register myproject_axi_mul_9ns_16s_25_2_0_U41/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_9ns_16s_25_2_0_U41/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/p_tmp_reg.
DSP Report: register tmp_4_reg_12837_reg is absorbed into DSP myproject_axi_mul_9ns_16s_25_2_0_U41/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_9ns_16s_25_2_0_U41/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_9ns_16s_25_2_0_U41/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_9ns_16s_25_2_0_U41/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/tmp_product is absorbed into DSP myproject_axi_mul_9ns_16s_25_2_0_U41/myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U/p_tmp_reg.
DSP Report: Generating DSP myproject_axi_mul_11ns_16s_26_2_0_U1/myproject_axi_mul_11ns_16s_26_2_0_MulnS_0_U/p_tmp_reg, operation Mode is: (A2*(B:0x22e))'.
DSP Report: register myproject_axi_mul_11ns_16s_26_2_0_U1/myproject_axi_mul_11ns_16s_26_2_0_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_11ns_16s_26_2_0_U1/myproject_axi_mul_11ns_16s_26_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: register myproject_axi_mul_11ns_16s_26_2_0_U1/myproject_axi_mul_11ns_16s_26_2_0_MulnS_0_U/p_tmp_reg is absorbed into DSP myproject_axi_mul_11ns_16s_26_2_0_U1/myproject_axi_mul_11ns_16s_26_2_0_MulnS_0_U/p_tmp_reg.
DSP Report: operator myproject_axi_mul_11ns_16s_26_2_0_U1/myproject_axi_mul_11ns_16s_26_2_0_MulnS_0_U/tmp_product is absorbed into DSP myproject_axi_mul_11ns_16s_26_2_0_U1/myproject_axi_mul_11ns_16s_26_2_0_MulnS_0_U/p_tmp_reg.
WARNING: [Synth 8-3331] design dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 has unconnected port ap_rst
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_CS_fsm_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1833.625 ; gain = 398.617 ; free physical = 133258 ; free virtual = 244934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+--------------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                       | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A''*(B:0x3fe28))' | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A''*(B:0x1db))'   | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A''*(B:0x46))'    | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A''*(B:0x1f3))'   | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A''*(B:0x3fe3c))' | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A''*(B:0x21c))'   | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A''*(B:0x3ff15))' | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A''*(B:0xc9))'    | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A''*(B:0x3fe07))' | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A''*(B:0x1d0))'   | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A''*(B:0xdc))'    | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A''*(B:0x51))'    | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A2*(B:0x3ff16))'  | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A2*(B:0x3ffa2))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A''*(B:0x1a4))'   | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A''*(B:0x156))'   | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A''*(B:0x3ff0c))' | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A''*(B:0x77))'    | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A''*(B:0x3fe94))' | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A''*(B:0x3fe3f))' | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A''*(B:0x21c))'   | 16     | 11     | -      | -      | 27     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A''*(B:0x11a))'   | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A''*(B:0xb5))'    | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A''*(B:0x3fe5b))' | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A''*(B:0x3ff68))' | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A2*(B:0x3feb6))'  | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A2*(B:0x159))'    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A''*(B:0x3fe1d))' | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A''*(B:0x5e))'    | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A''*(B:0x3b))'    | 16     | 7      | -      | -      | 23     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A''*(B:0x3fe96))' | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A''*(B:0x3fe88))' | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A''*(B:0x1d1))'   | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A''*(B:0x11f))'   | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A''*(B:0x3fe90))' | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A''*(B:0x176))'   | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A''*(B:0xfd))'    | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A''*(B:0xeb))'    | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A''*(B:0x3ffa6))' | 16     | 8      | -      | -      | 24     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A2*(B:0x27))'     | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A''*(B:0x3fe42))' | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A''*(B:0x12e))'   | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A2*(B:0x6d))'     | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A''*(B:0x3fe6e))' | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A''*(B:0x3ff2d))' | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A''*(B:0x3fe2d))' | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A''*(B:0x129))'   | 16     | 10     | -      | -      | 26     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A''*(B:0xb6))'    | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A''*(B:0x91))'    | 16     | 9      | -      | -      | 25     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A2*(B:0x22e))'    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 1    | 0    | 
+--------------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1836.594 ; gain = 401.586 ; free physical = 133285 ; free virtual = 244941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1836.594 ; gain = 401.586 ; free physical = 133250 ; free virtual = 244913
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \grp_dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0_fu_26/ce  is driving 152 big block pins (URAM, BRAM and DSP loads). Created 16 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1839.562 ; gain = 404.555 ; free physical = 133190 ; free virtual = 244866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1839.562 ; gain = 404.555 ; free physical = 133188 ; free virtual = 244864
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1839.562 ; gain = 404.555 ; free physical = 133190 ; free virtual = 244849
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1839.562 ; gain = 404.555 ; free physical = 133188 ; free virtual = 244847
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1839.562 ; gain = 404.555 ; free physical = 133191 ; free virtual = 244855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1839.562 ; gain = 404.555 ; free physical = 133184 ; free virtual = 244850
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|myproject   | grp_dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0_fu_26/tmp_13_reg_12922_pp0_iter2_reg_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|myproject   | grp_dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0_fu_26/tmp_10_reg_12895_pp0_iter2_reg_reg[15] | 3      | 16    | NO           | NO                 | YES               | 16     | 0       | 
+------------+----------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   240|
|3     |DSP48E1 |    50|
|4     |LUT1    |    68|
|5     |LUT2    |   515|
|6     |LUT3    |   370|
|7     |LUT4    |   332|
|8     |LUT5    |     9|
|9     |LUT6    |    25|
|10    |SRL16E  |    32|
|11    |FDRE    |  1295|
|12    |IBUF    |   260|
|13    |OBUF    |    68|
+------+--------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------+--------------------------------------------------+------+
|      |Instance                                                      |Module                                            |Cells |
+------+--------------------------------------------------------------+--------------------------------------------------+------+
|1     |top                                                           |                                                  |  3265|
|2     |  grp_dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0_fu_26 |dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 |  2925|
|3     |    myproject_axi_mul_10ns_16s_26_2_0_U11                     |myproject_axi_mul_10ns_16s_26_2_0                 |     1|
|4     |      myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U             |myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_83      |     1|
|5     |    myproject_axi_mul_10ns_16s_26_2_0_U13                     |myproject_axi_mul_10ns_16s_26_2_0_0               |     5|
|6     |      myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U             |myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_82      |     5|
|7     |    myproject_axi_mul_10ns_16s_26_2_0_U17                     |myproject_axi_mul_10ns_16s_26_2_0_1               |     3|
|8     |      myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U             |myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_81      |     3|
|9     |    myproject_axi_mul_10ns_16s_26_2_0_U2                      |myproject_axi_mul_10ns_16s_26_2_0_2               |     3|
|10    |      myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U             |myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_80      |     3|
|11    |    myproject_axi_mul_10ns_16s_26_2_0_U23                     |myproject_axi_mul_10ns_16s_26_2_0_3               |     1|
|12    |      myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U             |myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_79      |     1|
|13    |    myproject_axi_mul_10ns_16s_26_2_0_U25                     |myproject_axi_mul_10ns_16s_26_2_0_4               |     1|
|14    |      myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U             |myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_78      |     1|
|15    |    myproject_axi_mul_10ns_16s_26_2_0_U26                     |myproject_axi_mul_10ns_16s_26_2_0_5               |     1|
|16    |      myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U             |myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_77      |     1|
|17    |    myproject_axi_mul_10ns_16s_26_2_0_U27                     |myproject_axi_mul_10ns_16s_26_2_0_6               |     1|
|18    |      myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U             |myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_76      |     1|
|19    |    myproject_axi_mul_10ns_16s_26_2_0_U36                     |myproject_axi_mul_10ns_16s_26_2_0_7               |     1|
|20    |      myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U             |myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_75      |     1|
|21    |    myproject_axi_mul_10ns_16s_26_2_0_U37                     |myproject_axi_mul_10ns_16s_26_2_0_8               |     1|
|22    |      myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U             |myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_74      |     1|
|23    |    myproject_axi_mul_10ns_16s_26_2_0_U49                     |myproject_axi_mul_10ns_16s_26_2_0_9               |     2|
|24    |      myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U             |myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_73      |     2|
|25    |    myproject_axi_mul_10ns_16s_26_2_0_U6                      |myproject_axi_mul_10ns_16s_26_2_0_10              |     3|
|26    |      myproject_axi_mul_10ns_16s_26_2_0_MulnS_1_U             |myproject_axi_mul_10ns_16s_26_2_0_MulnS_1         |     3|
|27    |    myproject_axi_mul_10s_16s_26_2_0_U14                      |myproject_axi_mul_10s_16s_26_2_0                  |     1|
|28    |      myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U              |myproject_axi_mul_10s_16s_26_2_0_MulnS_3_72       |     1|
|29    |    myproject_axi_mul_10s_16s_26_2_0_U16                      |myproject_axi_mul_10s_16s_26_2_0_11               |     1|
|30    |      myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U              |myproject_axi_mul_10s_16s_26_2_0_MulnS_3_71       |     1|
|31    |    myproject_axi_mul_10s_16s_26_2_0_U19                      |myproject_axi_mul_10s_16s_26_2_0_12               |     1|
|32    |      myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U              |myproject_axi_mul_10s_16s_26_2_0_MulnS_3_70       |     1|
|33    |    myproject_axi_mul_10s_16s_26_2_0_U20                      |myproject_axi_mul_10s_16s_26_2_0_13               |     3|
|34    |      myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U              |myproject_axi_mul_10s_16s_26_2_0_MulnS_3_69       |     3|
|35    |    myproject_axi_mul_10s_16s_26_2_0_U22                      |myproject_axi_mul_10s_16s_26_2_0_14               |     5|
|36    |      myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U              |myproject_axi_mul_10s_16s_26_2_0_MulnS_3_68       |     5|
|37    |    myproject_axi_mul_10s_16s_26_2_0_U30                      |myproject_axi_mul_10s_16s_26_2_0_15               |     1|
|38    |      myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U              |myproject_axi_mul_10s_16s_26_2_0_MulnS_3_67       |     1|
|39    |    myproject_axi_mul_10s_16s_26_2_0_U34                      |myproject_axi_mul_10s_16s_26_2_0_16               |     1|
|40    |      myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U              |myproject_axi_mul_10s_16s_26_2_0_MulnS_3_66       |     1|
|41    |    myproject_axi_mul_10s_16s_26_2_0_U35                      |myproject_axi_mul_10s_16s_26_2_0_17               |     1|
|42    |      myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U              |myproject_axi_mul_10s_16s_26_2_0_MulnS_3_65       |     1|
|43    |    myproject_axi_mul_10s_16s_26_2_0_U4                       |myproject_axi_mul_10s_16s_26_2_0_18               |     1|
|44    |      myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U              |myproject_axi_mul_10s_16s_26_2_0_MulnS_3_64       |     1|
|45    |    myproject_axi_mul_10s_16s_26_2_0_U43                      |myproject_axi_mul_10s_16s_26_2_0_19               |     1|
|46    |      myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U              |myproject_axi_mul_10s_16s_26_2_0_MulnS_3_63       |     1|
|47    |    myproject_axi_mul_10s_16s_26_2_0_U44                      |myproject_axi_mul_10s_16s_26_2_0_20               |     1|
|48    |      myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U              |myproject_axi_mul_10s_16s_26_2_0_MulnS_3_62       |     1|
|49    |    myproject_axi_mul_10s_16s_26_2_0_U47                      |myproject_axi_mul_10s_16s_26_2_0_21               |     1|
|50    |      myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U              |myproject_axi_mul_10s_16s_26_2_0_MulnS_3_61       |     1|
|51    |    myproject_axi_mul_10s_16s_26_2_0_U50                      |myproject_axi_mul_10s_16s_26_2_0_22               |     1|
|52    |      myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U              |myproject_axi_mul_10s_16s_26_2_0_MulnS_3_60       |     1|
|53    |    myproject_axi_mul_10s_16s_26_2_0_U9                       |myproject_axi_mul_10s_16s_26_2_0_23               |     1|
|54    |      myproject_axi_mul_10s_16s_26_2_0_MulnS_3_U              |myproject_axi_mul_10s_16s_26_2_0_MulnS_3          |     1|
|55    |    myproject_axi_mul_11ns_16s_26_2_0_U1                      |myproject_axi_mul_11ns_16s_26_2_0                 |     5|
|56    |      myproject_axi_mul_11ns_16s_26_2_0_MulnS_0_U             |myproject_axi_mul_11ns_16s_26_2_0_MulnS_0_59      |     5|
|57    |    myproject_axi_mul_11ns_16s_26_2_0_U12                     |myproject_axi_mul_11ns_16s_26_2_0_24              |     1|
|58    |      myproject_axi_mul_11ns_16s_26_2_0_MulnS_0_U             |myproject_axi_mul_11ns_16s_26_2_0_MulnS_0_58      |     1|
|59    |    myproject_axi_mul_11ns_16s_26_2_0_U45                     |myproject_axi_mul_11ns_16s_26_2_0_25              |     1|
|60    |      myproject_axi_mul_11ns_16s_26_2_0_MulnS_0_U             |myproject_axi_mul_11ns_16s_26_2_0_MulnS_0         |     1|
|61    |    myproject_axi_mul_7ns_16s_23_2_0_U39                      |myproject_axi_mul_7ns_16s_23_2_0                  |     1|
|62    |      myproject_axi_mul_7ns_16s_23_2_0_MulnS_4_U              |myproject_axi_mul_7ns_16s_23_2_0_MulnS_4_57       |     1|
|63    |    myproject_axi_mul_7ns_16s_23_2_0_U5                       |myproject_axi_mul_7ns_16s_23_2_0_26               |     5|
|64    |      myproject_axi_mul_7ns_16s_23_2_0_MulnS_4_U              |myproject_axi_mul_7ns_16s_23_2_0_MulnS_4          |     5|
|65    |    myproject_axi_mul_8ns_16s_24_2_0_U15                      |myproject_axi_mul_8ns_16s_24_2_0                  |     2|
|66    |      myproject_axi_mul_8ns_16s_24_2_0_MulnS_2_U              |myproject_axi_mul_8ns_16s_24_2_0_MulnS_2_56       |     2|
|67    |    myproject_axi_mul_8ns_16s_24_2_0_U21                      |myproject_axi_mul_8ns_16s_24_2_0_27               |     1|
|68    |      myproject_axi_mul_8ns_16s_24_2_0_MulnS_2_U              |myproject_axi_mul_8ns_16s_24_2_0_MulnS_2_55       |     1|
|69    |    myproject_axi_mul_8ns_16s_24_2_0_U3                       |myproject_axi_mul_8ns_16s_24_2_0_28               |     1|
|70    |      myproject_axi_mul_8ns_16s_24_2_0_MulnS_2_U              |myproject_axi_mul_8ns_16s_24_2_0_MulnS_2_54       |     1|
|71    |    myproject_axi_mul_8ns_16s_24_2_0_U38                      |myproject_axi_mul_8ns_16s_24_2_0_29               |     3|
|72    |      myproject_axi_mul_8ns_16s_24_2_0_MulnS_2_U              |myproject_axi_mul_8ns_16s_24_2_0_MulnS_2_53       |     3|
|73    |    myproject_axi_mul_8ns_16s_24_2_0_U8                       |myproject_axi_mul_8ns_16s_24_2_0_30               |    15|
|74    |      myproject_axi_mul_8ns_16s_24_2_0_MulnS_2_U              |myproject_axi_mul_8ns_16s_24_2_0_MulnS_2          |    15|
|75    |    myproject_axi_mul_8s_16s_24_2_0_U42                       |myproject_axi_mul_8s_16s_24_2_0                   |     1|
|76    |      myproject_axi_mul_8s_16s_24_2_0_MulnS_7_U               |myproject_axi_mul_8s_16s_24_2_0_MulnS_7_52        |     1|
|77    |    myproject_axi_mul_8s_16s_24_2_0_U48                       |myproject_axi_mul_8s_16s_24_2_0_31                |     1|
|78    |      myproject_axi_mul_8s_16s_24_2_0_MulnS_7_U               |myproject_axi_mul_8s_16s_24_2_0_MulnS_7           |     1|
|79    |    myproject_axi_mul_9ns_16s_25_2_0_U18                      |myproject_axi_mul_9ns_16s_25_2_0                  |     2|
|80    |      myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U              |myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_51       |     2|
|81    |    myproject_axi_mul_9ns_16s_25_2_0_U29                      |myproject_axi_mul_9ns_16s_25_2_0_32               |     1|
|82    |      myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U              |myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_50       |     1|
|83    |    myproject_axi_mul_9ns_16s_25_2_0_U31                      |myproject_axi_mul_9ns_16s_25_2_0_33               |     2|
|84    |      myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U              |myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_49       |     2|
|85    |    myproject_axi_mul_9ns_16s_25_2_0_U32                      |myproject_axi_mul_9ns_16s_25_2_0_34               |     3|
|86    |      myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U              |myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_48       |     3|
|87    |    myproject_axi_mul_9ns_16s_25_2_0_U41                      |myproject_axi_mul_9ns_16s_25_2_0_35               |     2|
|88    |      myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U              |myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_47       |     2|
|89    |    myproject_axi_mul_9ns_16s_25_2_0_U46                      |myproject_axi_mul_9ns_16s_25_2_0_36               |     2|
|90    |      myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U              |myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_46       |     2|
|91    |    myproject_axi_mul_9ns_16s_25_2_0_U7                       |myproject_axi_mul_9ns_16s_25_2_0_37               |     1|
|92    |      myproject_axi_mul_9ns_16s_25_2_0_MulnS_5_U              |myproject_axi_mul_9ns_16s_25_2_0_MulnS_5          |     1|
|93    |    myproject_axi_mul_9s_16s_25_2_0_U10                       |myproject_axi_mul_9s_16s_25_2_0                   |     1|
|94    |      myproject_axi_mul_9s_16s_25_2_0_MulnS_6_U               |myproject_axi_mul_9s_16s_25_2_0_MulnS_6_45        |     1|
|95    |    myproject_axi_mul_9s_16s_25_2_0_U24                       |myproject_axi_mul_9s_16s_25_2_0_38                |     1|
|96    |      myproject_axi_mul_9s_16s_25_2_0_MulnS_6_U               |myproject_axi_mul_9s_16s_25_2_0_MulnS_6_44        |     1|
|97    |    myproject_axi_mul_9s_16s_25_2_0_U28                       |myproject_axi_mul_9s_16s_25_2_0_39                |     3|
|98    |      myproject_axi_mul_9s_16s_25_2_0_MulnS_6_U               |myproject_axi_mul_9s_16s_25_2_0_MulnS_6_43        |     3|
|99    |    myproject_axi_mul_9s_16s_25_2_0_U33                       |myproject_axi_mul_9s_16s_25_2_0_40                |     2|
|100   |      myproject_axi_mul_9s_16s_25_2_0_MulnS_6_U               |myproject_axi_mul_9s_16s_25_2_0_MulnS_6_42        |     2|
|101   |    myproject_axi_mul_9s_16s_25_2_0_U40                       |myproject_axi_mul_9s_16s_25_2_0_41                |     3|
|102   |      myproject_axi_mul_9s_16s_25_2_0_MulnS_6_U               |myproject_axi_mul_9s_16s_25_2_0_MulnS_6           |     3|
+------+--------------------------------------------------------------+--------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1839.562 ; gain = 404.555 ; free physical = 133180 ; free virtual = 244847
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1839.562 ; gain = 404.555 ; free physical = 133185 ; free virtual = 244856
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1839.570 ; gain = 404.555 ; free physical = 133183 ; free virtual = 244855
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1852.438 ; gain = 0.000 ; free physical = 132961 ; free virtual = 244627
INFO: [Netlist 29-17] Analyzing 290 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'myproject' is not ideal for floorplanning, since the cellview 'dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1981.152 ; gain = 0.000 ; free physical = 132866 ; free virtual = 244535
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
108 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 1981.152 ; gain = 546.227 ; free physical = 132989 ; free virtual = 244660
# report_utilization -file vivado_synth.rpt
INFO: [Common 17-206] Exiting Vivado at Tue Dec 21 14:18:26 2021...
***** VIVADO SYNTHESIS COMPLETED IN 0h0m51s *****
INFO: [HLS 200-112] Total elapsed time: 152.26 seconds; peak allocated memory: 292.514 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue Dec 21 14:18:36 2021...
