SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE FALSE
SET_PREFERENCE devicefamily virtex5
SET_PREFERENCE device xc5vlx110t
SET_PREFERENCE speedgrade -1
SET_PREFERENCE package ff1136
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim true
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE outputdirectory C:/Users/Ayoosh/Documents/GitHub/forbidden_architecture/NPU/coregens/
SET_PREFERENCE workingdirectory C:/Users/Ayoosh/Documents/GitHub/forbidden_architecture/NPU/coregens/tmp/
SET_PREFERENCE subworkingdirectory C:/Users/Ayoosh/Documents/GitHub/forbidden_architecture/NPU/coregens/tmp/_cg/
SET_PREFERENCE transientdirectory C:/Users/Ayoosh/Documents/GitHub/forbidden_architecture/NPU/coregens/tmp/_cg/_dbg/
SET_PREFERENCE designentry Advanced
SET_PREFERENCE flowvendor Other
SET_PREFERENCE addpads false
SET_PREFERENCE projectname coregen
SET_PREFERENCE formalverification false
SET_PREFERENCE asysymbol false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE foundationsym false
SET_PREFERENCE createndf false
SET_PREFERENCE removerpms false
SET_PARAMETER Component_Name npu_shifter
SET_CORE_NAME RAM-based Shift Register
SET_CORE_VERSION 11.0
SET_CORE_VLNV xilinx.com:ip:c_shift_ram:11.0
SET_CORE_CLASS com.xilinx.ip.c_shift_ram_v11_0.c_shift_ram_v11_0
SET_CORE_PATH C:/Xilinx/13.1/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/c_shift_ram_v11_0
SET_CORE_GUIPATH C:/Xilinx/13.1/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/c_shift_ram_v11_0/gui/c_shift_ram_v11_0.tcl
SET_CORE_DATASHEET C:\Xilinx\13.1\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\c_shift_ram_v11_0\doc\c_shift_ram_ds228.pdf
ADD_CORE_DOCUMENT <C:\Xilinx\13.1\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\c_shift_ram_v11_0\doc\c_shift_ram_ds228.pdf><c_shift_ram_ds228.pdf>
ADD_CORE_DOCUMENT <C:\Xilinx\13.1\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\c_shift_ram_v11_0\doc\c_shift_ram_v11_0_vinfo.html><c_shift_ram_v11_0_vinfo.html>
ADD_CORE_DOCUMENT <C:\Xilinx\13.1\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\c_shift_ram_v11_0\doc\c_shift_ram_v11_0_readme.txt><c_shift_ram_v11_0_readme.txt>
