{
  "name": "ostd::arch::enable_cpu_features",
  "span": "ostd/src/arch/x86/mod.rs:152:1: 152:36",
  "mir": "fn ostd::arch::enable_cpu_features() -> () {\n    let mut _0: ();\n    let  _1: ();\n    let mut _2: x86_64::registers::control::Cr0Flags;\n    let  _3: ();\n    let mut _4: &mut x86_64::registers::control::Cr0Flags;\n    let  _5: ();\n    let mut _6: &mut x86_64::registers::control::Cr0Flags;\n    let mut _7: x86_64::registers::control::Cr0Flags;\n    let  _8: ();\n    let mut _9: x86_64::registers::control::Cr0Flags;\n    let mut _10: x86_64::registers::control::Cr4Flags;\n    let  _11: ();\n    let mut _12: &mut x86_64::registers::control::Cr4Flags;\n    let mut _13: x86_64::registers::control::Cr4Flags;\n    let mut _14: x86_64::registers::control::Cr4Flags;\n    let mut _15: bool;\n    let  _16: ();\n    let mut _17: &mut x86_64::registers::control::Cr4Flags;\n    let mut _18: bool;\n    let  _19: ();\n    let mut _20: &mut x86_64::registers::control::Cr4Flags;\n    let  _21: ();\n    let mut _22: x86_64::registers::control::Cr4Flags;\n    let mut _23: bool;\n    let mut _24: x86_64::registers::xcontrol::XCr0Flags;\n    let  _25: ();\n    let mut _26: &mut x86_64::registers::xcontrol::XCr0Flags;\n    let mut _27: bool;\n    let  _28: ();\n    let mut _29: &mut x86_64::registers::xcontrol::XCr0Flags;\n    let mut _30: bool;\n    let  _31: ();\n    let mut _32: &mut x86_64::registers::xcontrol::XCr0Flags;\n    let mut _33: x86_64::registers::xcontrol::XCr0Flags;\n    let mut _34: x86_64::registers::xcontrol::XCr0Flags;\n    let  _35: ();\n    let mut _36: x86_64::registers::xcontrol::XCr0Flags;\n    let  _37: ();\n    let  _38: ();\n    debug cr0 => _2;\n    debug cr4 => _10;\n    debug xcr0 => _24;\n    bb0: {\n        _1 = arch::cpu::extension::init() -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_2);\n        _2 = x86_64::registers::control::x86_64::<impl x86_64::registers::control::Cr0>::read() -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageLive(_4);\n        _4 = &mut _2;\n        _3 = <x86_64::registers::control::Cr0Flags as core::ops::BitOrAssign>::bitor_assign(move _4, x86_64::registers::control::Cr0Flags::WRITE_PROTECT) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_4);\n        StorageLive(_6);\n        _6 = &mut _2;\n        StorageLive(_7);\n        _7 = <x86_64::registers::control::Cr0Flags as core::ops::BitOr>::bitor(x86_64::registers::control::Cr0Flags::NUMERIC_ERROR, x86_64::registers::control::Cr0Flags::MONITOR_COPROCESSOR) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        _5 = <x86_64::registers::control::Cr0Flags as core::ops::BitOrAssign>::bitor_assign(move _6, move _7) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        StorageDead(_7);\n        StorageDead(_6);\n        StorageLive(_9);\n        _9 = _2;\n        _8 = x86_64::registers::control::x86_64::<impl x86_64::registers::control::Cr0>::write(move _9) -> [return: bb6, unwind unreachable];\n    }\n    bb6: {\n        StorageDead(_9);\n        StorageLive(_10);\n        _10 = x86_64::registers::control::x86_64::<impl x86_64::registers::control::Cr4>::read() -> [return: bb7, unwind unreachable];\n    }\n    bb7: {\n        StorageLive(_12);\n        _12 = &mut _10;\n        StorageLive(_13);\n        StorageLive(_14);\n        _14 = <x86_64::registers::control::Cr4Flags as core::ops::BitOr>::bitor(x86_64::registers::control::Cr4Flags::OSFXSR, x86_64::registers::control::Cr4Flags::OSXMMEXCPT_ENABLE) -> [return: bb8, unwind unreachable];\n    }\n    bb8: {\n        _13 = <x86_64::registers::control::Cr4Flags as core::ops::BitOr>::bitor(move _14, x86_64::registers::control::Cr4Flags::PAGE_GLOBAL) -> [return: bb9, unwind unreachable];\n    }\n    bb9: {\n        StorageDead(_14);\n        _11 = <x86_64::registers::control::Cr4Flags as core::ops::BitOrAssign>::bitor_assign(move _12, move _13) -> [return: bb10, unwind unreachable];\n    }\n    bb10: {\n        StorageDead(_13);\n        StorageDead(_12);\n        StorageLive(_15);\n        _15 = arch::cpu::extension::has_extensions(arch::cpu::extension::IsaExtensions::XSAVE) -> [return: bb11, unwind unreachable];\n    }\n    bb11: {\n        switchInt(move _15) -> [0: bb14, otherwise: bb12];\n    }\n    bb12: {\n        StorageLive(_17);\n        _17 = &mut _10;\n        _16 = <x86_64::registers::control::Cr4Flags as core::ops::BitOrAssign>::bitor_assign(move _17, x86_64::registers::control::Cr4Flags::OSXSAVE) -> [return: bb13, unwind unreachable];\n    }\n    bb13: {\n        StorageDead(_17);\n        goto -> bb14;\n    }\n    bb14: {\n        StorageDead(_15);\n        StorageLive(_18);\n        _18 = arch::cpu::extension::has_extensions(arch::cpu::extension::IsaExtensions::FSGSBASE) -> [return: bb15, unwind unreachable];\n    }\n    bb15: {\n        switchInt(move _18) -> [0: bb18, otherwise: bb16];\n    }\n    bb16: {\n        StorageLive(_20);\n        _20 = &mut _10;\n        _19 = <x86_64::registers::control::Cr4Flags as core::ops::BitOrAssign>::bitor_assign(move _20, x86_64::registers::control::Cr4Flags::FSGSBASE) -> [return: bb17, unwind unreachable];\n    }\n    bb17: {\n        StorageDead(_20);\n        goto -> bb18;\n    }\n    bb18: {\n        StorageDead(_18);\n        StorageLive(_22);\n        _22 = _10;\n        _21 = x86_64::registers::control::x86_64::<impl x86_64::registers::control::Cr4>::write(move _22) -> [return: bb19, unwind unreachable];\n    }\n    bb19: {\n        StorageDead(_22);\n        StorageLive(_23);\n        _23 = arch::cpu::extension::has_extensions(arch::cpu::extension::IsaExtensions::XSAVE) -> [return: bb20, unwind unreachable];\n    }\n    bb20: {\n        switchInt(move _23) -> [0: bb35, otherwise: bb21];\n    }\n    bb21: {\n        StorageLive(_24);\n        _24 = x86_64::registers::xcontrol::x86_64::<impl x86_64::registers::xcontrol::XCr0>::read() -> [return: bb22, unwind unreachable];\n    }\n    bb22: {\n        StorageLive(_26);\n        _26 = &mut _24;\n        _25 = <x86_64::registers::xcontrol::XCr0Flags as core::ops::BitOrAssign>::bitor_assign(move _26, x86_64::registers::xcontrol::XCr0Flags::SSE) -> [return: bb23, unwind unreachable];\n    }\n    bb23: {\n        StorageDead(_26);\n        StorageLive(_27);\n        _27 = arch::cpu::extension::has_extensions(arch::cpu::extension::IsaExtensions::AVX) -> [return: bb24, unwind unreachable];\n    }\n    bb24: {\n        switchInt(move _27) -> [0: bb27, otherwise: bb25];\n    }\n    bb25: {\n        StorageLive(_29);\n        _29 = &mut _24;\n        _28 = <x86_64::registers::xcontrol::XCr0Flags as core::ops::BitOrAssign>::bitor_assign(move _29, x86_64::registers::xcontrol::XCr0Flags::AVX) -> [return: bb26, unwind unreachable];\n    }\n    bb26: {\n        StorageDead(_29);\n        goto -> bb27;\n    }\n    bb27: {\n        StorageDead(_27);\n        StorageLive(_30);\n        _30 = arch::cpu::extension::has_extensions(arch::cpu::extension::IsaExtensions::AVX512F) -> [return: bb28, unwind unreachable];\n    }\n    bb28: {\n        switchInt(move _30) -> [0: bb33, otherwise: bb29];\n    }\n    bb29: {\n        StorageLive(_32);\n        _32 = &mut _24;\n        StorageLive(_33);\n        StorageLive(_34);\n        _34 = <x86_64::registers::xcontrol::XCr0Flags as core::ops::BitOr>::bitor(x86_64::registers::xcontrol::XCr0Flags::OPMASK, x86_64::registers::xcontrol::XCr0Flags::ZMM_HI256) -> [return: bb30, unwind unreachable];\n    }\n    bb30: {\n        _33 = <x86_64::registers::xcontrol::XCr0Flags as core::ops::BitOr>::bitor(move _34, x86_64::registers::xcontrol::XCr0Flags::HI16_ZMM) -> [return: bb31, unwind unreachable];\n    }\n    bb31: {\n        StorageDead(_34);\n        _31 = <x86_64::registers::xcontrol::XCr0Flags as core::ops::BitOrAssign>::bitor_assign(move _32, move _33) -> [return: bb32, unwind unreachable];\n    }\n    bb32: {\n        StorageDead(_33);\n        StorageDead(_32);\n        goto -> bb33;\n    }\n    bb33: {\n        StorageDead(_30);\n        StorageLive(_36);\n        _36 = _24;\n        _35 = x86_64::registers::xcontrol::x86_64::<impl x86_64::registers::xcontrol::XCr0>::write(move _36) -> [return: bb34, unwind unreachable];\n    }\n    bb34: {\n        StorageDead(_36);\n        StorageDead(_24);\n        goto -> bb35;\n    }\n    bb35: {\n        StorageDead(_23);\n        _37 = arch::cpu::context::enable_essential_features() -> [return: bb36, unwind unreachable];\n    }\n    bb36: {\n        _38 = arch::mm::enable_essential_features() -> [return: bb37, unwind unreachable];\n    }\n    bb37: {\n        StorageDead(_10);\n        StorageDead(_2);\n        return;\n    }\n}\n"
}