{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702258380360 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702258380360 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 22:33:00 2023 " "Processing started: Sun Dec 10 22:33:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702258380360 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702258380360 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pilha -c Pilha " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pilha -c Pilha" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702258380360 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702258381250 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702258381250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pilha.sv 1 1 " "Found 1 design units, including 1 entities, in source file pilha.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Pilha " "Found entity 1: Pilha" {  } { { "Pilha.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Pilha.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702258398975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702258398975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.sv 1 1 " "Found 1 design units, including 1 entities, in source file ula.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/ULA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702258398978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702258398978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barramento.sv 1 1 " "Found 1 design units, including 1 entities, in source file barramento.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Barramento " "Found entity 1: Barramento" {  } { { "Barramento.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Barramento.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702258398982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702258398982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702258398986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702258398986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp.sv 1 1 " "Found 1 design units, including 1 entities, in source file temp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 temp " "Found entity 1: temp" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702258398989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702258398989 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "temp " "Elaborating entity \"temp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702258399038 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wI temp.sv(29) " "Verilog HDL Always Construct warning at temp.sv(29): variable \"wI\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702258399045 "|temp"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tmp temp.sv(33) " "Verilog HDL Always Construct warning at temp.sv(33): variable \"tmp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702258399046 "|temp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp temp.sv(25) " "Verilog HDL Always Construct warning at temp.sv(25): inferring latch(es) for variable \"tmp\", which holds its previous value in one or more paths through the always construct" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702258399046 "|temp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wo temp.sv(25) " "Verilog HDL Always Construct warning at temp.sv(25): inferring latch(es) for variable \"wo\", which holds its previous value in one or more paths through the always construct" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702258399046 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wo\[0\] temp.sv(33) " "Inferred latch for \"wo\[0\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702258399047 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wo\[1\] temp.sv(33) " "Inferred latch for \"wo\[1\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702258399047 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wo\[2\] temp.sv(33) " "Inferred latch for \"wo\[2\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702258399047 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wo\[3\] temp.sv(33) " "Inferred latch for \"wo\[3\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702258399047 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wo\[4\] temp.sv(33) " "Inferred latch for \"wo\[4\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702258399047 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wo\[5\] temp.sv(33) " "Inferred latch for \"wo\[5\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702258399047 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wo\[6\] temp.sv(33) " "Inferred latch for \"wo\[6\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702258399047 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wo\[7\] temp.sv(33) " "Inferred latch for \"wo\[7\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702258399047 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wo\[8\] temp.sv(33) " "Inferred latch for \"wo\[8\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702258399048 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wo\[9\] temp.sv(33) " "Inferred latch for \"wo\[9\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702258399048 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wo\[10\] temp.sv(33) " "Inferred latch for \"wo\[10\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702258399048 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wo\[11\] temp.sv(33) " "Inferred latch for \"wo\[11\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702258399048 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wo\[12\] temp.sv(33) " "Inferred latch for \"wo\[12\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702258399048 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wo\[13\] temp.sv(33) " "Inferred latch for \"wo\[13\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702258399048 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wo\[14\] temp.sv(33) " "Inferred latch for \"wo\[14\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702258399048 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wo\[15\] temp.sv(33) " "Inferred latch for \"wo\[15\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702258399048 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[0\] temp.sv(33) " "Inferred latch for \"tmp\[0\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702258399048 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[1\] temp.sv(33) " "Inferred latch for \"tmp\[1\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702258399048 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[2\] temp.sv(33) " "Inferred latch for \"tmp\[2\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702258399048 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[3\] temp.sv(33) " "Inferred latch for \"tmp\[3\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702258399048 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[4\] temp.sv(33) " "Inferred latch for \"tmp\[4\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702258399048 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[5\] temp.sv(33) " "Inferred latch for \"tmp\[5\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702258399048 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[6\] temp.sv(33) " "Inferred latch for \"tmp\[6\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702258399048 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[7\] temp.sv(33) " "Inferred latch for \"tmp\[7\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702258399048 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[8\] temp.sv(33) " "Inferred latch for \"tmp\[8\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702258399048 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[9\] temp.sv(33) " "Inferred latch for \"tmp\[9\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702258399048 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[10\] temp.sv(33) " "Inferred latch for \"tmp\[10\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702258399048 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[11\] temp.sv(33) " "Inferred latch for \"tmp\[11\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702258399049 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[12\] temp.sv(33) " "Inferred latch for \"tmp\[12\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702258399049 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[13\] temp.sv(33) " "Inferred latch for \"tmp\[13\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702258399049 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[14\] temp.sv(33) " "Inferred latch for \"tmp\[14\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702258399049 "|temp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[15\] temp.sv(33) " "Inferred latch for \"tmp\[15\]\" at temp.sv(33)" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702258399049 "|temp"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bf\[0\].ctrl_i tmp\[0\] " "Converted the fan-out from the tri-state buffer \"bf\[0\].ctrl_i\" to the node \"tmp\[0\]\" into an OR gate" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1702258399462 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bf\[1\].ctrl_i tmp\[1\] " "Converted the fan-out from the tri-state buffer \"bf\[1\].ctrl_i\" to the node \"tmp\[1\]\" into an OR gate" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1702258399462 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bf\[2\].ctrl_i tmp\[2\] " "Converted the fan-out from the tri-state buffer \"bf\[2\].ctrl_i\" to the node \"tmp\[2\]\" into an OR gate" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1702258399462 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bf\[3\].ctrl_i tmp\[3\] " "Converted the fan-out from the tri-state buffer \"bf\[3\].ctrl_i\" to the node \"tmp\[3\]\" into an OR gate" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1702258399462 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bf\[4\].ctrl_i tmp\[4\] " "Converted the fan-out from the tri-state buffer \"bf\[4\].ctrl_i\" to the node \"tmp\[4\]\" into an OR gate" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1702258399462 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bf\[5\].ctrl_i tmp\[5\] " "Converted the fan-out from the tri-state buffer \"bf\[5\].ctrl_i\" to the node \"tmp\[5\]\" into an OR gate" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1702258399462 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bf\[6\].ctrl_i tmp\[6\] " "Converted the fan-out from the tri-state buffer \"bf\[6\].ctrl_i\" to the node \"tmp\[6\]\" into an OR gate" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1702258399462 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bf\[7\].ctrl_i tmp\[7\] " "Converted the fan-out from the tri-state buffer \"bf\[7\].ctrl_i\" to the node \"tmp\[7\]\" into an OR gate" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1702258399462 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bf\[8\].ctrl_i tmp\[8\] " "Converted the fan-out from the tri-state buffer \"bf\[8\].ctrl_i\" to the node \"tmp\[8\]\" into an OR gate" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1702258399462 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bf\[9\].ctrl_i tmp\[9\] " "Converted the fan-out from the tri-state buffer \"bf\[9\].ctrl_i\" to the node \"tmp\[9\]\" into an OR gate" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1702258399462 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bf\[10\].ctrl_i tmp\[10\] " "Converted the fan-out from the tri-state buffer \"bf\[10\].ctrl_i\" to the node \"tmp\[10\]\" into an OR gate" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1702258399462 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bf\[11\].ctrl_i tmp\[11\] " "Converted the fan-out from the tri-state buffer \"bf\[11\].ctrl_i\" to the node \"tmp\[11\]\" into an OR gate" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1702258399462 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bf\[12\].ctrl_i tmp\[12\] " "Converted the fan-out from the tri-state buffer \"bf\[12\].ctrl_i\" to the node \"tmp\[12\]\" into an OR gate" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1702258399462 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bf\[13\].ctrl_i tmp\[13\] " "Converted the fan-out from the tri-state buffer \"bf\[13\].ctrl_i\" to the node \"tmp\[13\]\" into an OR gate" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1702258399462 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bf\[14\].ctrl_i tmp\[14\] " "Converted the fan-out from the tri-state buffer \"bf\[14\].ctrl_i\" to the node \"tmp\[14\]\" into an OR gate" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1702258399462 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bf\[15\].ctrl_i tmp\[15\] " "Converted the fan-out from the tri-state buffer \"bf\[15\].ctrl_i\" to the node \"tmp\[15\]\" into an OR gate" {  } { { "temp.sv" "" { Text "C:/Users/anton/OneDrive/Documentos/GitHub/PROCESSADOR/Projeto quartus/temp.sv" 20 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1702258399462 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1702258399462 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702258399555 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702258400218 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702258400218 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "65 " "Implemented 65 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702258400367 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702258400367 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1702258400367 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702258400367 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702258400367 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702258400385 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 22:33:20 2023 " "Processing ended: Sun Dec 10 22:33:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702258400385 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702258400385 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702258400385 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702258400385 ""}
