#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x28919a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x28dcf10 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x288fcd0 .functor NOT 1, L_0x29078e0, C4<0>, C4<0>, C4<0>;
L_0x28a8c80 .functor XOR 8, L_0x2907470, L_0x2907630, C4<00000000>, C4<00000000>;
L_0x28de330 .functor XOR 8, L_0x28a8c80, L_0x2907770, C4<00000000>, C4<00000000>;
v0x2905050_0 .net *"_ivl_10", 7 0, L_0x2907770;  1 drivers
v0x2905150_0 .net *"_ivl_12", 7 0, L_0x28de330;  1 drivers
v0x2905230_0 .net *"_ivl_2", 7 0, L_0x29073d0;  1 drivers
v0x29052f0_0 .net *"_ivl_4", 7 0, L_0x2907470;  1 drivers
v0x29053d0_0 .net *"_ivl_6", 7 0, L_0x2907630;  1 drivers
v0x2905500_0 .net *"_ivl_8", 7 0, L_0x28a8c80;  1 drivers
v0x29055e0_0 .net "areset", 0 0, L_0x28900e0;  1 drivers
v0x2905680_0 .var "clk", 0 0;
v0x2905720_0 .net "predict_history_dut", 6 0, v0x29043e0_0;  1 drivers
v0x2905870_0 .net "predict_history_ref", 6 0, L_0x2907240;  1 drivers
v0x2905910_0 .net "predict_pc", 6 0, L_0x29064d0;  1 drivers
v0x29059b0_0 .net "predict_taken_dut", 0 0, v0x2904620_0;  1 drivers
v0x2905a50_0 .net "predict_taken_ref", 0 0, L_0x2907080;  1 drivers
v0x2905af0_0 .net "predict_valid", 0 0, v0x2901310_0;  1 drivers
v0x2905b90_0 .var/2u "stats1", 223 0;
v0x2905c30_0 .var/2u "strobe", 0 0;
v0x2905cf0_0 .net "tb_match", 0 0, L_0x29078e0;  1 drivers
v0x2905ea0_0 .net "tb_mismatch", 0 0, L_0x288fcd0;  1 drivers
v0x2905f40_0 .net "train_history", 6 0, L_0x2906a80;  1 drivers
v0x2906000_0 .net "train_mispredicted", 0 0, L_0x2906920;  1 drivers
v0x29060a0_0 .net "train_pc", 6 0, L_0x2906c10;  1 drivers
v0x2906160_0 .net "train_taken", 0 0, L_0x2906700;  1 drivers
v0x2906200_0 .net "train_valid", 0 0, v0x2901c90_0;  1 drivers
v0x29062a0_0 .net "wavedrom_enable", 0 0, v0x2901d60_0;  1 drivers
v0x2906340_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x2901e00_0;  1 drivers
v0x29063e0_0 .net "wavedrom_title", 511 0, v0x2901ee0_0;  1 drivers
L_0x29073d0 .concat [ 7 1 0 0], L_0x2907240, L_0x2907080;
L_0x2907470 .concat [ 7 1 0 0], L_0x2907240, L_0x2907080;
L_0x2907630 .concat [ 7 1 0 0], v0x29043e0_0, v0x2904620_0;
L_0x2907770 .concat [ 7 1 0 0], L_0x2907240, L_0x2907080;
L_0x29078e0 .cmp/eeq 8, L_0x29073d0, L_0x28de330;
S_0x288f050 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x28dcf10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x2895410 .param/l "LNT" 0 3 22, C4<01>;
P_0x2895450 .param/l "LT" 0 3 22, C4<10>;
P_0x2895490 .param/l "SNT" 0 3 22, C4<00>;
P_0x28954d0 .param/l "ST" 0 3 22, C4<11>;
P_0x2895510 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x28905c0 .functor XOR 7, v0x28ff4b0_0, L_0x29064d0, C4<0000000>, C4<0000000>;
L_0x28b9f10 .functor XOR 7, L_0x2906a80, L_0x2906c10, C4<0000000>, C4<0000000>;
v0x28cd2a0_0 .net *"_ivl_11", 0 0, L_0x2906f90;  1 drivers
L_0x7fad328361c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x28cd570_0 .net *"_ivl_12", 0 0, L_0x7fad328361c8;  1 drivers
L_0x7fad32836210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x288fd40_0 .net *"_ivl_16", 6 0, L_0x7fad32836210;  1 drivers
v0x288ff80_0 .net *"_ivl_4", 1 0, L_0x2906da0;  1 drivers
v0x2890150_0 .net *"_ivl_6", 8 0, L_0x2906ea0;  1 drivers
L_0x7fad32836180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x28906b0_0 .net *"_ivl_9", 1 0, L_0x7fad32836180;  1 drivers
v0x28ff190_0 .net "areset", 0 0, L_0x28900e0;  alias, 1 drivers
v0x28ff250_0 .net "clk", 0 0, v0x2905680_0;  1 drivers
v0x28ff310 .array "pht", 0 127, 1 0;
v0x28ff3d0_0 .net "predict_history", 6 0, L_0x2907240;  alias, 1 drivers
v0x28ff4b0_0 .var "predict_history_r", 6 0;
v0x28ff590_0 .net "predict_index", 6 0, L_0x28905c0;  1 drivers
v0x28ff670_0 .net "predict_pc", 6 0, L_0x29064d0;  alias, 1 drivers
v0x28ff750_0 .net "predict_taken", 0 0, L_0x2907080;  alias, 1 drivers
v0x28ff810_0 .net "predict_valid", 0 0, v0x2901310_0;  alias, 1 drivers
v0x28ff8d0_0 .net "train_history", 6 0, L_0x2906a80;  alias, 1 drivers
v0x28ff9b0_0 .net "train_index", 6 0, L_0x28b9f10;  1 drivers
v0x28ffa90_0 .net "train_mispredicted", 0 0, L_0x2906920;  alias, 1 drivers
v0x28ffb50_0 .net "train_pc", 6 0, L_0x2906c10;  alias, 1 drivers
v0x28ffc30_0 .net "train_taken", 0 0, L_0x2906700;  alias, 1 drivers
v0x28ffcf0_0 .net "train_valid", 0 0, v0x2901c90_0;  alias, 1 drivers
E_0x289f900 .event posedge, v0x28ff190_0, v0x28ff250_0;
L_0x2906da0 .array/port v0x28ff310, L_0x2906ea0;
L_0x2906ea0 .concat [ 7 2 0 0], L_0x28905c0, L_0x7fad32836180;
L_0x2906f90 .part L_0x2906da0, 1, 1;
L_0x2907080 .functor MUXZ 1, L_0x7fad328361c8, L_0x2906f90, v0x2901310_0, C4<>;
L_0x2907240 .functor MUXZ 7, L_0x7fad32836210, v0x28ff4b0_0, v0x2901310_0, C4<>;
S_0x28b9240 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 30, 3 30 0, S_0x288f050;
 .timescale -12 -12;
v0x28cce80_0 .var/i "i", 31 0;
S_0x28fff10 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x28dcf10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x29000c0 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x28900e0 .functor BUFZ 1, v0x29013e0_0, C4<0>, C4<0>, C4<0>;
L_0x7fad328360a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2900ba0_0 .net *"_ivl_10", 0 0, L_0x7fad328360a8;  1 drivers
L_0x7fad328360f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x2900c80_0 .net *"_ivl_14", 6 0, L_0x7fad328360f0;  1 drivers
L_0x7fad32836138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x2900d60_0 .net *"_ivl_18", 6 0, L_0x7fad32836138;  1 drivers
L_0x7fad32836018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x2900e20_0 .net *"_ivl_2", 6 0, L_0x7fad32836018;  1 drivers
L_0x7fad32836060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2900f00_0 .net *"_ivl_6", 0 0, L_0x7fad32836060;  1 drivers
v0x2901030_0 .net "areset", 0 0, L_0x28900e0;  alias, 1 drivers
v0x29010d0_0 .net "clk", 0 0, v0x2905680_0;  alias, 1 drivers
v0x29011a0_0 .net "predict_pc", 6 0, L_0x29064d0;  alias, 1 drivers
v0x2901270_0 .var "predict_pc_r", 6 0;
v0x2901310_0 .var "predict_valid", 0 0;
v0x29013e0_0 .var "reset", 0 0;
v0x2901480_0 .net "tb_match", 0 0, L_0x29078e0;  alias, 1 drivers
v0x2901540_0 .net "train_history", 6 0, L_0x2906a80;  alias, 1 drivers
v0x2901630_0 .var "train_history_r", 6 0;
v0x29016f0_0 .net "train_mispredicted", 0 0, L_0x2906920;  alias, 1 drivers
v0x29017c0_0 .var "train_mispredicted_r", 0 0;
v0x2901860_0 .net "train_pc", 6 0, L_0x2906c10;  alias, 1 drivers
v0x2901a60_0 .var "train_pc_r", 6 0;
v0x2901b20_0 .net "train_taken", 0 0, L_0x2906700;  alias, 1 drivers
v0x2901bf0_0 .var "train_taken_r", 0 0;
v0x2901c90_0 .var "train_valid", 0 0;
v0x2901d60_0 .var "wavedrom_enable", 0 0;
v0x2901e00_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x2901ee0_0 .var "wavedrom_title", 511 0;
E_0x289eda0/0 .event negedge, v0x28ff250_0;
E_0x289eda0/1 .event posedge, v0x28ff250_0;
E_0x289eda0 .event/or E_0x289eda0/0, E_0x289eda0/1;
L_0x29064d0 .functor MUXZ 7, L_0x7fad32836018, v0x2901270_0, v0x2901310_0, C4<>;
L_0x2906700 .functor MUXZ 1, L_0x7fad32836060, v0x2901bf0_0, v0x2901c90_0, C4<>;
L_0x2906920 .functor MUXZ 1, L_0x7fad328360a8, v0x29017c0_0, v0x2901c90_0, C4<>;
L_0x2906a80 .functor MUXZ 7, L_0x7fad328360f0, v0x2901630_0, v0x2901c90_0, C4<>;
L_0x2906c10 .functor MUXZ 7, L_0x7fad32836138, v0x2901a60_0, v0x2901c90_0, C4<>;
S_0x2900180 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x28fff10;
 .timescale -12 -12;
v0x29003e0_0 .var/2u "arfail", 0 0;
v0x29004c0_0 .var "async", 0 0;
v0x2900580_0 .var/2u "datafail", 0 0;
v0x2900620_0 .var/2u "srfail", 0 0;
E_0x289eb50 .event posedge, v0x28ff250_0;
E_0x28819f0 .event negedge, v0x28ff250_0;
TD_tb.stim1.reset_test ;
    %wait E_0x289eb50;
    %wait E_0x289eb50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x29013e0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x289eb50;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x28819f0;
    %load/vec4 v0x2901480_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x2900580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x29013e0_0, 0;
    %wait E_0x289eb50;
    %load/vec4 v0x2901480_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x29003e0_0, 0, 1;
    %wait E_0x289eb50;
    %load/vec4 v0x2901480_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x2900620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x29013e0_0, 0;
    %load/vec4 v0x2900620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x29003e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x29004c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x2900580_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x29004c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x29006e0 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x28fff10;
 .timescale -12 -12;
v0x29008e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x29009c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x28fff10;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2902160 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x28dcf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
v0x2903060_0 .net "areset", 0 0, L_0x28900e0;  alias, 1 drivers
v0x2903170_0 .net "clk", 0 0, v0x2905680_0;  alias, 1 drivers
v0x2903280_0 .var "global_history", 6 0;
v0x2903320 .array "pht", 0 127, 1 0;
v0x29043e0_0 .var "predict_history", 6 0;
v0x2904510_0 .net "predict_pc", 6 0, L_0x29064d0;  alias, 1 drivers
v0x2904620_0 .var "predict_taken", 0 0;
v0x29046e0_0 .net "predict_valid", 0 0, v0x2901310_0;  alias, 1 drivers
v0x29047d0_0 .net "train_history", 6 0, L_0x2906a80;  alias, 1 drivers
v0x2904890_0 .net "train_mispredicted", 0 0, L_0x2906920;  alias, 1 drivers
v0x2904980_0 .net "train_pc", 6 0, L_0x2906c10;  alias, 1 drivers
v0x2904a90_0 .net "train_taken", 0 0, L_0x2906700;  alias, 1 drivers
v0x2904b80_0 .net "train_valid", 0 0, v0x2901c90_0;  alias, 1 drivers
v0x2903320_0 .array/port v0x2903320, 0;
E_0x28e4cd0/0 .event anyedge, v0x28ff810_0, v0x28ff670_0, v0x2903280_0, v0x2903320_0;
v0x2903320_1 .array/port v0x2903320, 1;
v0x2903320_2 .array/port v0x2903320, 2;
v0x2903320_3 .array/port v0x2903320, 3;
v0x2903320_4 .array/port v0x2903320, 4;
E_0x28e4cd0/1 .event anyedge, v0x2903320_1, v0x2903320_2, v0x2903320_3, v0x2903320_4;
v0x2903320_5 .array/port v0x2903320, 5;
v0x2903320_6 .array/port v0x2903320, 6;
v0x2903320_7 .array/port v0x2903320, 7;
v0x2903320_8 .array/port v0x2903320, 8;
E_0x28e4cd0/2 .event anyedge, v0x2903320_5, v0x2903320_6, v0x2903320_7, v0x2903320_8;
v0x2903320_9 .array/port v0x2903320, 9;
v0x2903320_10 .array/port v0x2903320, 10;
v0x2903320_11 .array/port v0x2903320, 11;
v0x2903320_12 .array/port v0x2903320, 12;
E_0x28e4cd0/3 .event anyedge, v0x2903320_9, v0x2903320_10, v0x2903320_11, v0x2903320_12;
v0x2903320_13 .array/port v0x2903320, 13;
v0x2903320_14 .array/port v0x2903320, 14;
v0x2903320_15 .array/port v0x2903320, 15;
v0x2903320_16 .array/port v0x2903320, 16;
E_0x28e4cd0/4 .event anyedge, v0x2903320_13, v0x2903320_14, v0x2903320_15, v0x2903320_16;
v0x2903320_17 .array/port v0x2903320, 17;
v0x2903320_18 .array/port v0x2903320, 18;
v0x2903320_19 .array/port v0x2903320, 19;
v0x2903320_20 .array/port v0x2903320, 20;
E_0x28e4cd0/5 .event anyedge, v0x2903320_17, v0x2903320_18, v0x2903320_19, v0x2903320_20;
v0x2903320_21 .array/port v0x2903320, 21;
v0x2903320_22 .array/port v0x2903320, 22;
v0x2903320_23 .array/port v0x2903320, 23;
v0x2903320_24 .array/port v0x2903320, 24;
E_0x28e4cd0/6 .event anyedge, v0x2903320_21, v0x2903320_22, v0x2903320_23, v0x2903320_24;
v0x2903320_25 .array/port v0x2903320, 25;
v0x2903320_26 .array/port v0x2903320, 26;
v0x2903320_27 .array/port v0x2903320, 27;
v0x2903320_28 .array/port v0x2903320, 28;
E_0x28e4cd0/7 .event anyedge, v0x2903320_25, v0x2903320_26, v0x2903320_27, v0x2903320_28;
v0x2903320_29 .array/port v0x2903320, 29;
v0x2903320_30 .array/port v0x2903320, 30;
v0x2903320_31 .array/port v0x2903320, 31;
v0x2903320_32 .array/port v0x2903320, 32;
E_0x28e4cd0/8 .event anyedge, v0x2903320_29, v0x2903320_30, v0x2903320_31, v0x2903320_32;
v0x2903320_33 .array/port v0x2903320, 33;
v0x2903320_34 .array/port v0x2903320, 34;
v0x2903320_35 .array/port v0x2903320, 35;
v0x2903320_36 .array/port v0x2903320, 36;
E_0x28e4cd0/9 .event anyedge, v0x2903320_33, v0x2903320_34, v0x2903320_35, v0x2903320_36;
v0x2903320_37 .array/port v0x2903320, 37;
v0x2903320_38 .array/port v0x2903320, 38;
v0x2903320_39 .array/port v0x2903320, 39;
v0x2903320_40 .array/port v0x2903320, 40;
E_0x28e4cd0/10 .event anyedge, v0x2903320_37, v0x2903320_38, v0x2903320_39, v0x2903320_40;
v0x2903320_41 .array/port v0x2903320, 41;
v0x2903320_42 .array/port v0x2903320, 42;
v0x2903320_43 .array/port v0x2903320, 43;
v0x2903320_44 .array/port v0x2903320, 44;
E_0x28e4cd0/11 .event anyedge, v0x2903320_41, v0x2903320_42, v0x2903320_43, v0x2903320_44;
v0x2903320_45 .array/port v0x2903320, 45;
v0x2903320_46 .array/port v0x2903320, 46;
v0x2903320_47 .array/port v0x2903320, 47;
v0x2903320_48 .array/port v0x2903320, 48;
E_0x28e4cd0/12 .event anyedge, v0x2903320_45, v0x2903320_46, v0x2903320_47, v0x2903320_48;
v0x2903320_49 .array/port v0x2903320, 49;
v0x2903320_50 .array/port v0x2903320, 50;
v0x2903320_51 .array/port v0x2903320, 51;
v0x2903320_52 .array/port v0x2903320, 52;
E_0x28e4cd0/13 .event anyedge, v0x2903320_49, v0x2903320_50, v0x2903320_51, v0x2903320_52;
v0x2903320_53 .array/port v0x2903320, 53;
v0x2903320_54 .array/port v0x2903320, 54;
v0x2903320_55 .array/port v0x2903320, 55;
v0x2903320_56 .array/port v0x2903320, 56;
E_0x28e4cd0/14 .event anyedge, v0x2903320_53, v0x2903320_54, v0x2903320_55, v0x2903320_56;
v0x2903320_57 .array/port v0x2903320, 57;
v0x2903320_58 .array/port v0x2903320, 58;
v0x2903320_59 .array/port v0x2903320, 59;
v0x2903320_60 .array/port v0x2903320, 60;
E_0x28e4cd0/15 .event anyedge, v0x2903320_57, v0x2903320_58, v0x2903320_59, v0x2903320_60;
v0x2903320_61 .array/port v0x2903320, 61;
v0x2903320_62 .array/port v0x2903320, 62;
v0x2903320_63 .array/port v0x2903320, 63;
v0x2903320_64 .array/port v0x2903320, 64;
E_0x28e4cd0/16 .event anyedge, v0x2903320_61, v0x2903320_62, v0x2903320_63, v0x2903320_64;
v0x2903320_65 .array/port v0x2903320, 65;
v0x2903320_66 .array/port v0x2903320, 66;
v0x2903320_67 .array/port v0x2903320, 67;
v0x2903320_68 .array/port v0x2903320, 68;
E_0x28e4cd0/17 .event anyedge, v0x2903320_65, v0x2903320_66, v0x2903320_67, v0x2903320_68;
v0x2903320_69 .array/port v0x2903320, 69;
v0x2903320_70 .array/port v0x2903320, 70;
v0x2903320_71 .array/port v0x2903320, 71;
v0x2903320_72 .array/port v0x2903320, 72;
E_0x28e4cd0/18 .event anyedge, v0x2903320_69, v0x2903320_70, v0x2903320_71, v0x2903320_72;
v0x2903320_73 .array/port v0x2903320, 73;
v0x2903320_74 .array/port v0x2903320, 74;
v0x2903320_75 .array/port v0x2903320, 75;
v0x2903320_76 .array/port v0x2903320, 76;
E_0x28e4cd0/19 .event anyedge, v0x2903320_73, v0x2903320_74, v0x2903320_75, v0x2903320_76;
v0x2903320_77 .array/port v0x2903320, 77;
v0x2903320_78 .array/port v0x2903320, 78;
v0x2903320_79 .array/port v0x2903320, 79;
v0x2903320_80 .array/port v0x2903320, 80;
E_0x28e4cd0/20 .event anyedge, v0x2903320_77, v0x2903320_78, v0x2903320_79, v0x2903320_80;
v0x2903320_81 .array/port v0x2903320, 81;
v0x2903320_82 .array/port v0x2903320, 82;
v0x2903320_83 .array/port v0x2903320, 83;
v0x2903320_84 .array/port v0x2903320, 84;
E_0x28e4cd0/21 .event anyedge, v0x2903320_81, v0x2903320_82, v0x2903320_83, v0x2903320_84;
v0x2903320_85 .array/port v0x2903320, 85;
v0x2903320_86 .array/port v0x2903320, 86;
v0x2903320_87 .array/port v0x2903320, 87;
v0x2903320_88 .array/port v0x2903320, 88;
E_0x28e4cd0/22 .event anyedge, v0x2903320_85, v0x2903320_86, v0x2903320_87, v0x2903320_88;
v0x2903320_89 .array/port v0x2903320, 89;
v0x2903320_90 .array/port v0x2903320, 90;
v0x2903320_91 .array/port v0x2903320, 91;
v0x2903320_92 .array/port v0x2903320, 92;
E_0x28e4cd0/23 .event anyedge, v0x2903320_89, v0x2903320_90, v0x2903320_91, v0x2903320_92;
v0x2903320_93 .array/port v0x2903320, 93;
v0x2903320_94 .array/port v0x2903320, 94;
v0x2903320_95 .array/port v0x2903320, 95;
v0x2903320_96 .array/port v0x2903320, 96;
E_0x28e4cd0/24 .event anyedge, v0x2903320_93, v0x2903320_94, v0x2903320_95, v0x2903320_96;
v0x2903320_97 .array/port v0x2903320, 97;
v0x2903320_98 .array/port v0x2903320, 98;
v0x2903320_99 .array/port v0x2903320, 99;
v0x2903320_100 .array/port v0x2903320, 100;
E_0x28e4cd0/25 .event anyedge, v0x2903320_97, v0x2903320_98, v0x2903320_99, v0x2903320_100;
v0x2903320_101 .array/port v0x2903320, 101;
v0x2903320_102 .array/port v0x2903320, 102;
v0x2903320_103 .array/port v0x2903320, 103;
v0x2903320_104 .array/port v0x2903320, 104;
E_0x28e4cd0/26 .event anyedge, v0x2903320_101, v0x2903320_102, v0x2903320_103, v0x2903320_104;
v0x2903320_105 .array/port v0x2903320, 105;
v0x2903320_106 .array/port v0x2903320, 106;
v0x2903320_107 .array/port v0x2903320, 107;
v0x2903320_108 .array/port v0x2903320, 108;
E_0x28e4cd0/27 .event anyedge, v0x2903320_105, v0x2903320_106, v0x2903320_107, v0x2903320_108;
v0x2903320_109 .array/port v0x2903320, 109;
v0x2903320_110 .array/port v0x2903320, 110;
v0x2903320_111 .array/port v0x2903320, 111;
v0x2903320_112 .array/port v0x2903320, 112;
E_0x28e4cd0/28 .event anyedge, v0x2903320_109, v0x2903320_110, v0x2903320_111, v0x2903320_112;
v0x2903320_113 .array/port v0x2903320, 113;
v0x2903320_114 .array/port v0x2903320, 114;
v0x2903320_115 .array/port v0x2903320, 115;
v0x2903320_116 .array/port v0x2903320, 116;
E_0x28e4cd0/29 .event anyedge, v0x2903320_113, v0x2903320_114, v0x2903320_115, v0x2903320_116;
v0x2903320_117 .array/port v0x2903320, 117;
v0x2903320_118 .array/port v0x2903320, 118;
v0x2903320_119 .array/port v0x2903320, 119;
v0x2903320_120 .array/port v0x2903320, 120;
E_0x28e4cd0/30 .event anyedge, v0x2903320_117, v0x2903320_118, v0x2903320_119, v0x2903320_120;
v0x2903320_121 .array/port v0x2903320, 121;
v0x2903320_122 .array/port v0x2903320, 122;
v0x2903320_123 .array/port v0x2903320, 123;
v0x2903320_124 .array/port v0x2903320, 124;
E_0x28e4cd0/31 .event anyedge, v0x2903320_121, v0x2903320_122, v0x2903320_123, v0x2903320_124;
v0x2903320_125 .array/port v0x2903320, 125;
v0x2903320_126 .array/port v0x2903320, 126;
v0x2903320_127 .array/port v0x2903320, 127;
E_0x28e4cd0/32 .event anyedge, v0x2903320_125, v0x2903320_126, v0x2903320_127;
E_0x28e4cd0 .event/or E_0x28e4cd0/0, E_0x28e4cd0/1, E_0x28e4cd0/2, E_0x28e4cd0/3, E_0x28e4cd0/4, E_0x28e4cd0/5, E_0x28e4cd0/6, E_0x28e4cd0/7, E_0x28e4cd0/8, E_0x28e4cd0/9, E_0x28e4cd0/10, E_0x28e4cd0/11, E_0x28e4cd0/12, E_0x28e4cd0/13, E_0x28e4cd0/14, E_0x28e4cd0/15, E_0x28e4cd0/16, E_0x28e4cd0/17, E_0x28e4cd0/18, E_0x28e4cd0/19, E_0x28e4cd0/20, E_0x28e4cd0/21, E_0x28e4cd0/22, E_0x28e4cd0/23, E_0x28e4cd0/24, E_0x28e4cd0/25, E_0x28e4cd0/26, E_0x28e4cd0/27, E_0x28e4cd0/28, E_0x28e4cd0/29, E_0x28e4cd0/30, E_0x28e4cd0/31, E_0x28e4cd0/32;
S_0x29028b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 44, 4 44 0, S_0x2902160;
 .timescale 0 0;
v0x2902ab0_0 .var/2s "i", 31 0;
S_0x2902bb0 .scope function.vec4.s7, "hash_index" "hash_index" 4 24, 4 24 0, S_0x2902160;
 .timescale 0 0;
; Variable hash_index is vec4 return value of scope S_0x2902bb0
v0x2902e90_0 .var "history", 6 0;
v0x2902f70_0 .var "pc", 6 0;
TD_tb.top_module1.hash_index ;
    %load/vec4 v0x2902f70_0;
    %load/vec4 v0x2902e90_0;
    %xor;
    %ret/vec4 0, 0, 7;  Assign to hash_index (store_vec4_to_lval)
    %end;
S_0x2904e30 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x28dcf10;
 .timescale -12 -12;
E_0x28e4fc0 .event anyedge, v0x2905c30_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_4.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.11, 5;
    %jmp/1 T_4.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2905c30_0;
    %nor/r;
    %assign/vec4 v0x2905c30_0, 0;
    %wait E_0x28e4fc0;
    %jmp T_4.10;
T_4.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x28fff10;
T_5 ;
    %wait E_0x289eb50;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x29013e0_0, 0;
    %wait E_0x289eb50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x29013e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2901310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x29017c0_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x2901630_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x2901a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2901bf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2901c90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2901310_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x2901270_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x29004c0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x2900180;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x29009c0;
    %join;
    %wait E_0x289eb50;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x29013e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2901310_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x2901270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2901310_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2901630_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x2901a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2901bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2901c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x29017c0_0, 0;
    %wait E_0x28819f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x29013e0_0, 0;
    %wait E_0x289eb50;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2901c90_0, 0;
    %wait E_0x289eb50;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x2901630_0, 0;
    %wait E_0x289eb50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2901c90_0, 0;
    %pushi/vec4 4, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x289eb50;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2901630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2901bf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2901c90_0, 0;
    %wait E_0x289eb50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2901c90_0, 0;
    %pushi/vec4 8, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x289eb50;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x29009c0;
    %join;
    %wait E_0x289eb50;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x29013e0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x2901270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2901310_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2901630_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x2901a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2901bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2901c90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x29017c0_0, 0;
    %wait E_0x28819f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x29013e0_0, 0;
    %wait E_0x289eb50;
    %wait E_0x289eb50;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2901c90_0, 0;
    %wait E_0x289eb50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2901c90_0, 0;
    %wait E_0x289eb50;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2901c90_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x2901630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2901bf0_0, 0;
    %wait E_0x289eb50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2901c90_0, 0;
    %pushi/vec4 4, 0, 32;
T_5.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.5, 5;
    %jmp/1 T_5.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x289eb50;
    %jmp T_5.4;
T_5.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2901630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2901bf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2901c90_0, 0;
    %wait E_0x289eb50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2901c90_0, 0;
    %wait E_0x289eb50;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2901c90_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x2901630_0, 0;
    %wait E_0x289eb50;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2901c90_0, 0;
    %pushi/vec4 3, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x289eb50;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x29009c0;
    %join;
    %pushi/vec4 1000, 0, 32;
T_5.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.9, 5;
    %jmp/1 T_5.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x289eda0;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x2901c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2901bf0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x2901a60_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x2901270_0, 0;
    %assign/vec4 v0x2901310_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x2901630_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x29017c0_0, 0;
    %jmp T_5.8;
T_5.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x288f050;
T_6 ;
    %wait E_0x289f900;
    %load/vec4 v0x28ff190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %fork t_1, S_0x28b9240;
    %jmp t_0;
    .scope S_0x28b9240;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x28cce80_0, 0, 32;
T_6.2 ; Top of for-loop 
    %load/vec4 v0x28cce80_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x28cce80_0;
    %store/vec4a v0x28ff310, 4, 0;
T_6.4 ; for-loop step statement
    %load/vec4 v0x28cce80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x28cce80_0, 0, 32;
    %jmp T_6.2;
T_6.3 ; for-loop exit label
    %end;
    .scope S_0x288f050;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x28ff4b0_0, 0, 7;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x28ff810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v0x28ff4b0_0;
    %load/vec4 v0x28ff750_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x28ff4b0_0, 0;
T_6.5 ;
    %load/vec4 v0x28ffcf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v0x28ff9b0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x28ff310, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_6.11, 5;
    %load/vec4 v0x28ffc30_0;
    %and;
T_6.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.9, 8;
    %load/vec4 v0x28ff9b0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x28ff310, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x28ff9b0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x28ff310, 0, 4;
    %jmp T_6.10;
T_6.9 ;
    %load/vec4 v0x28ff9b0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x28ff310, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_6.14, 5;
    %load/vec4 v0x28ffc30_0;
    %nor/r;
    %and;
T_6.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %load/vec4 v0x28ff9b0_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x28ff310, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x28ff9b0_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x28ff310, 0, 4;
T_6.12 ;
T_6.10 ;
    %load/vec4 v0x28ffa90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %load/vec4 v0x28ff8d0_0;
    %load/vec4 v0x28ffc30_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x28ff4b0_0, 0;
T_6.15 ;
T_6.7 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x2902160;
T_7 ;
    %wait E_0x28e4cd0;
    %load/vec4 v0x29046e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x2904510_0;
    %load/vec4 v0x2903280_0;
    %store/vec4 v0x2902e90_0, 0, 7;
    %store/vec4 v0x2902f70_0, 0, 7;
    %callf/vec4 TD_tb.top_module1.hash_index, S_0x2902bb0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2903320, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v0x2904620_0, 0, 1;
    %load/vec4 v0x2903280_0;
    %store/vec4 v0x29043e0_0, 0, 7;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x2902160;
T_8 ;
    %wait E_0x289f900;
    %load/vec4 v0x2903060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2903280_0, 0;
    %fork t_3, S_0x29028b0;
    %jmp t_2;
    .scope S_0x29028b0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2902ab0_0, 0, 32;
T_8.2 ; Top of for-loop 
    %load/vec4 v0x2902ab0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 2, 0, 2;
    %ix/getv/s 3, v0x2902ab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2903320, 0, 4;
T_8.4 ; for-loop step statement
    %load/vec4 v0x2902ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x2902ab0_0, 0, 32;
    %jmp T_8.2;
T_8.3 ; for-loop exit label
    %end;
    .scope S_0x2902160;
t_2 %join;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x2904b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %load/vec4 v0x2904a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.7, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x2904980_0;
    %load/vec4 v0x29047d0_0;
    %store/vec4 v0x2902e90_0, 0, 7;
    %store/vec4 v0x2902f70_0, 0, 7;
    %callf/vec4 TD_tb.top_module1.hash_index, S_0x2902bb0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2903320, 4, 5;
    %jmp T_8.8;
T_8.7 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x2904980_0;
    %load/vec4 v0x29047d0_0;
    %store/vec4 v0x2902e90_0, 0, 7;
    %store/vec4 v0x2902f70_0, 0, 7;
    %callf/vec4 TD_tb.top_module1.hash_index, S_0x2902bb0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x2903320, 4, 5;
T_8.8 ;
    %load/vec4 v0x2904890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.9, 8;
    %load/vec4 v0x29047d0_0;
    %assign/vec4 v0x2903280_0, 0;
    %jmp T_8.10;
T_8.9 ;
    %load/vec4 v0x2903280_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x2904a90_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x2903280_0, 0;
T_8.10 ;
T_8.5 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x28dcf10;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2905680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2905c30_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x28dcf10;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x2905680_0;
    %inv;
    %store/vec4 v0x2905680_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x28dcf10;
T_11 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x29010d0_0, v0x2905ea0_0, v0x2905680_0, v0x29055e0_0, v0x2905af0_0, v0x2905910_0, v0x2906200_0, v0x2906160_0, v0x2906000_0, v0x2905f40_0, v0x29060a0_0, v0x2905a50_0, v0x29059b0_0, v0x2905870_0, v0x2905720_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x28dcf10;
T_12 ;
    %load/vec4 v0x2905b90_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x2905b90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2905b90_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_12.1 ;
    %load/vec4 v0x2905b90_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x2905b90_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2905b90_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_12.3 ;
    %load/vec4 v0x2905b90_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2905b90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2905b90_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2905b90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x28dcf10;
T_13 ;
    %wait E_0x289eda0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2905b90_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2905b90_0, 4, 32;
    %load/vec4 v0x2905cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x2905b90_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2905b90_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2905b90_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2905b90_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x2905a50_0;
    %load/vec4 v0x2905a50_0;
    %load/vec4 v0x29059b0_0;
    %xor;
    %load/vec4 v0x2905a50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x2905b90_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2905b90_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x2905b90_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2905b90_0, 4, 32;
T_13.4 ;
    %load/vec4 v0x2905870_0;
    %load/vec4 v0x2905870_0;
    %load/vec4 v0x2905720_0;
    %xor;
    %load/vec4 v0x2905870_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.8, 6;
    %load/vec4 v0x2905b90_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2905b90_0, 4, 32;
T_13.10 ;
    %load/vec4 v0x2905b90_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2905b90_0, 4, 32;
T_13.8 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/gshare/iter0/response11/top_module.sv";
