verilog work "/home/saul/projects/digital/DIGIMP/VIN_SPC/FPGA/project_1/project_1.srcs/sources_1/imports/FPGA/vin_spc.v"
verilog work "/home/saul/projects/digital/DIGIMP/VIN_SPC/FPGA/project_1/project_1.srcs/sources_1/imports/FPGA/top.v"
verilog work "/home/saul/projects/digital/DIGIMP/VIN_SPC/FPGA/project_1/project_1.srcs/sim_1/imports/FPGA/vin_spc_tb.v"
verilog work /pkg/Xilinx/14.7/ISE_DS/PlanAhead/data/verilog/src/glbl.v
